
SelfDriving_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb3c  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000078c  0810ede0  0810ede0  0001ede0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0810f56c  0810f56c  0001f56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000008  0810f574  0810f574  0001f574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000290  10000000  0810f57c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000041c  10000290  0810f80c  00020290  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  100006ac  0810f80c  000206ac  2**0
                  ALLOC
  8 .openamp_section 0000008c  38000000  0810f80c  00030000  2**2
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004be97  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007e12  00000000  00000000  0006c157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001c60  00000000  00000000  00073f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001990  00000000  00000000  00075bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00046e27  00000000  00000000  00077560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002da87  00000000  00000000  000be387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00194daa  00000000  00000000  000ebe0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00280bb8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008a70  00000000  00000000  00280c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000290 	.word	0x10000290
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810edc4 	.word	0x0810edc4

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000294 	.word	0x10000294
 81002dc:	0810edc4 	.word	0x0810edc4

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr

081002f4 <strlen>:
 81002f4:	4603      	mov	r3, r0
 81002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002fa:	2a00      	cmp	r2, #0
 81002fc:	d1fb      	bne.n	81002f6 <strlen+0x2>
 81002fe:	1a18      	subs	r0, r3, r0
 8100300:	3801      	subs	r0, #1
 8100302:	4770      	bx	lr
	...

08100310 <memchr>:
 8100310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100314:	2a10      	cmp	r2, #16
 8100316:	db2b      	blt.n	8100370 <memchr+0x60>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	d008      	beq.n	8100330 <memchr+0x20>
 810031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100322:	3a01      	subs	r2, #1
 8100324:	428b      	cmp	r3, r1
 8100326:	d02d      	beq.n	8100384 <memchr+0x74>
 8100328:	f010 0f07 	tst.w	r0, #7
 810032c:	b342      	cbz	r2, 8100380 <memchr+0x70>
 810032e:	d1f6      	bne.n	810031e <memchr+0xe>
 8100330:	b4f0      	push	{r4, r5, r6, r7}
 8100332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810033a:	f022 0407 	bic.w	r4, r2, #7
 810033e:	f07f 0700 	mvns.w	r7, #0
 8100342:	2300      	movs	r3, #0
 8100344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100348:	3c08      	subs	r4, #8
 810034a:	ea85 0501 	eor.w	r5, r5, r1
 810034e:	ea86 0601 	eor.w	r6, r6, r1
 8100352:	fa85 f547 	uadd8	r5, r5, r7
 8100356:	faa3 f587 	sel	r5, r3, r7
 810035a:	fa86 f647 	uadd8	r6, r6, r7
 810035e:	faa5 f687 	sel	r6, r5, r7
 8100362:	b98e      	cbnz	r6, 8100388 <memchr+0x78>
 8100364:	d1ee      	bne.n	8100344 <memchr+0x34>
 8100366:	bcf0      	pop	{r4, r5, r6, r7}
 8100368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810036c:	f002 0207 	and.w	r2, r2, #7
 8100370:	b132      	cbz	r2, 8100380 <memchr+0x70>
 8100372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100376:	3a01      	subs	r2, #1
 8100378:	ea83 0301 	eor.w	r3, r3, r1
 810037c:	b113      	cbz	r3, 8100384 <memchr+0x74>
 810037e:	d1f8      	bne.n	8100372 <memchr+0x62>
 8100380:	2000      	movs	r0, #0
 8100382:	4770      	bx	lr
 8100384:	3801      	subs	r0, #1
 8100386:	4770      	bx	lr
 8100388:	2d00      	cmp	r5, #0
 810038a:	bf06      	itte	eq
 810038c:	4635      	moveq	r5, r6
 810038e:	3803      	subeq	r0, #3
 8100390:	3807      	subne	r0, #7
 8100392:	f015 0f01 	tst.w	r5, #1
 8100396:	d107      	bne.n	81003a8 <memchr+0x98>
 8100398:	3001      	adds	r0, #1
 810039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810039e:	bf02      	ittt	eq
 81003a0:	3001      	addeq	r0, #1
 81003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 81003a6:	3001      	addeq	r0, #1
 81003a8:	bcf0      	pop	{r4, r5, r6, r7}
 81003aa:	3801      	subs	r0, #1
 81003ac:	4770      	bx	lr
 81003ae:	bf00      	nop

081003b0 <__aeabi_drsub>:
 81003b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 81003b4:	e002      	b.n	81003bc <__adddf3>
 81003b6:	bf00      	nop

081003b8 <__aeabi_dsub>:
 81003b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

081003bc <__adddf3>:
 81003bc:	b530      	push	{r4, r5, lr}
 81003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003c6:	ea94 0f05 	teq	r4, r5
 81003ca:	bf08      	it	eq
 81003cc:	ea90 0f02 	teqeq	r0, r2
 81003d0:	bf1f      	itttt	ne
 81003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003e2:	f000 80e2 	beq.w	81005aa <__adddf3+0x1ee>
 81003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ee:	bfb8      	it	lt
 81003f0:	426d      	neglt	r5, r5
 81003f2:	dd0c      	ble.n	810040e <__adddf3+0x52>
 81003f4:	442c      	add	r4, r5
 81003f6:	ea80 0202 	eor.w	r2, r0, r2
 81003fa:	ea81 0303 	eor.w	r3, r1, r3
 81003fe:	ea82 0000 	eor.w	r0, r2, r0
 8100402:	ea83 0101 	eor.w	r1, r3, r1
 8100406:	ea80 0202 	eor.w	r2, r0, r2
 810040a:	ea81 0303 	eor.w	r3, r1, r3
 810040e:	2d36      	cmp	r5, #54	; 0x36
 8100410:	bf88      	it	hi
 8100412:	bd30      	pophi	{r4, r5, pc}
 8100414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810041c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100424:	d002      	beq.n	810042c <__adddf3+0x70>
 8100426:	4240      	negs	r0, r0
 8100428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810042c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100438:	d002      	beq.n	8100440 <__adddf3+0x84>
 810043a:	4252      	negs	r2, r2
 810043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100440:	ea94 0f05 	teq	r4, r5
 8100444:	f000 80a7 	beq.w	8100596 <__adddf3+0x1da>
 8100448:	f1a4 0401 	sub.w	r4, r4, #1
 810044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100450:	db0d      	blt.n	810046e <__adddf3+0xb2>
 8100452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100456:	fa22 f205 	lsr.w	r2, r2, r5
 810045a:	1880      	adds	r0, r0, r2
 810045c:	f141 0100 	adc.w	r1, r1, #0
 8100460:	fa03 f20e 	lsl.w	r2, r3, lr
 8100464:	1880      	adds	r0, r0, r2
 8100466:	fa43 f305 	asr.w	r3, r3, r5
 810046a:	4159      	adcs	r1, r3
 810046c:	e00e      	b.n	810048c <__adddf3+0xd0>
 810046e:	f1a5 0520 	sub.w	r5, r5, #32
 8100472:	f10e 0e20 	add.w	lr, lr, #32
 8100476:	2a01      	cmp	r2, #1
 8100478:	fa03 fc0e 	lsl.w	ip, r3, lr
 810047c:	bf28      	it	cs
 810047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100482:	fa43 f305 	asr.w	r3, r3, r5
 8100486:	18c0      	adds	r0, r0, r3
 8100488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100490:	d507      	bpl.n	81004a2 <__adddf3+0xe6>
 8100492:	f04f 0e00 	mov.w	lr, #0
 8100496:	f1dc 0c00 	rsbs	ip, ip, #0
 810049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810049e:	eb6e 0101 	sbc.w	r1, lr, r1
 81004a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 81004a6:	d31b      	bcc.n	81004e0 <__adddf3+0x124>
 81004a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 81004ac:	d30c      	bcc.n	81004c8 <__adddf3+0x10c>
 81004ae:	0849      	lsrs	r1, r1, #1
 81004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 81004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81004b8:	f104 0401 	add.w	r4, r4, #1
 81004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004c4:	f080 809a 	bcs.w	81005fc <__adddf3+0x240>
 81004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004cc:	bf08      	it	eq
 81004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004d2:	f150 0000 	adcs.w	r0, r0, #0
 81004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004da:	ea41 0105 	orr.w	r1, r1, r5
 81004de:	bd30      	pop	{r4, r5, pc}
 81004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004e4:	4140      	adcs	r0, r0
 81004e6:	eb41 0101 	adc.w	r1, r1, r1
 81004ea:	3c01      	subs	r4, #1
 81004ec:	bf28      	it	cs
 81004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004f2:	d2e9      	bcs.n	81004c8 <__adddf3+0x10c>
 81004f4:	f091 0f00 	teq	r1, #0
 81004f8:	bf04      	itt	eq
 81004fa:	4601      	moveq	r1, r0
 81004fc:	2000      	moveq	r0, #0
 81004fe:	fab1 f381 	clz	r3, r1
 8100502:	bf08      	it	eq
 8100504:	3320      	addeq	r3, #32
 8100506:	f1a3 030b 	sub.w	r3, r3, #11
 810050a:	f1b3 0220 	subs.w	r2, r3, #32
 810050e:	da0c      	bge.n	810052a <__adddf3+0x16e>
 8100510:	320c      	adds	r2, #12
 8100512:	dd08      	ble.n	8100526 <__adddf3+0x16a>
 8100514:	f102 0c14 	add.w	ip, r2, #20
 8100518:	f1c2 020c 	rsb	r2, r2, #12
 810051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100520:	fa21 f102 	lsr.w	r1, r1, r2
 8100524:	e00c      	b.n	8100540 <__adddf3+0x184>
 8100526:	f102 0214 	add.w	r2, r2, #20
 810052a:	bfd8      	it	le
 810052c:	f1c2 0c20 	rsble	ip, r2, #32
 8100530:	fa01 f102 	lsl.w	r1, r1, r2
 8100534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100538:	bfdc      	itt	le
 810053a:	ea41 010c 	orrle.w	r1, r1, ip
 810053e:	4090      	lslle	r0, r2
 8100540:	1ae4      	subs	r4, r4, r3
 8100542:	bfa2      	ittt	ge
 8100544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100548:	4329      	orrge	r1, r5
 810054a:	bd30      	popge	{r4, r5, pc}
 810054c:	ea6f 0404 	mvn.w	r4, r4
 8100550:	3c1f      	subs	r4, #31
 8100552:	da1c      	bge.n	810058e <__adddf3+0x1d2>
 8100554:	340c      	adds	r4, #12
 8100556:	dc0e      	bgt.n	8100576 <__adddf3+0x1ba>
 8100558:	f104 0414 	add.w	r4, r4, #20
 810055c:	f1c4 0220 	rsb	r2, r4, #32
 8100560:	fa20 f004 	lsr.w	r0, r0, r4
 8100564:	fa01 f302 	lsl.w	r3, r1, r2
 8100568:	ea40 0003 	orr.w	r0, r0, r3
 810056c:	fa21 f304 	lsr.w	r3, r1, r4
 8100570:	ea45 0103 	orr.w	r1, r5, r3
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f1c4 040c 	rsb	r4, r4, #12
 810057a:	f1c4 0220 	rsb	r2, r4, #32
 810057e:	fa20 f002 	lsr.w	r0, r0, r2
 8100582:	fa01 f304 	lsl.w	r3, r1, r4
 8100586:	ea40 0003 	orr.w	r0, r0, r3
 810058a:	4629      	mov	r1, r5
 810058c:	bd30      	pop	{r4, r5, pc}
 810058e:	fa21 f004 	lsr.w	r0, r1, r4
 8100592:	4629      	mov	r1, r5
 8100594:	bd30      	pop	{r4, r5, pc}
 8100596:	f094 0f00 	teq	r4, #0
 810059a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810059e:	bf06      	itte	eq
 81005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 81005a4:	3401      	addeq	r4, #1
 81005a6:	3d01      	subne	r5, #1
 81005a8:	e74e      	b.n	8100448 <__adddf3+0x8c>
 81005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ae:	bf18      	it	ne
 81005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81005b4:	d029      	beq.n	810060a <__adddf3+0x24e>
 81005b6:	ea94 0f05 	teq	r4, r5
 81005ba:	bf08      	it	eq
 81005bc:	ea90 0f02 	teqeq	r0, r2
 81005c0:	d005      	beq.n	81005ce <__adddf3+0x212>
 81005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005c6:	bf04      	itt	eq
 81005c8:	4619      	moveq	r1, r3
 81005ca:	4610      	moveq	r0, r2
 81005cc:	bd30      	pop	{r4, r5, pc}
 81005ce:	ea91 0f03 	teq	r1, r3
 81005d2:	bf1e      	ittt	ne
 81005d4:	2100      	movne	r1, #0
 81005d6:	2000      	movne	r0, #0
 81005d8:	bd30      	popne	{r4, r5, pc}
 81005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005de:	d105      	bne.n	81005ec <__adddf3+0x230>
 81005e0:	0040      	lsls	r0, r0, #1
 81005e2:	4149      	adcs	r1, r1
 81005e4:	bf28      	it	cs
 81005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ea:	bd30      	pop	{r4, r5, pc}
 81005ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005f0:	bf3c      	itt	cc
 81005f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005f6:	bd30      	popcc	{r4, r5, pc}
 81005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8100600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8100604:	f04f 0000 	mov.w	r0, #0
 8100608:	bd30      	pop	{r4, r5, pc}
 810060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810060e:	bf1a      	itte	ne
 8100610:	4619      	movne	r1, r3
 8100612:	4610      	movne	r0, r2
 8100614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100618:	bf1c      	itt	ne
 810061a:	460b      	movne	r3, r1
 810061c:	4602      	movne	r2, r0
 810061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100622:	bf06      	itte	eq
 8100624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100628:	ea91 0f03 	teqeq	r1, r3
 810062c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100630:	bd30      	pop	{r4, r5, pc}
 8100632:	bf00      	nop

08100634 <__aeabi_ui2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f04f 0500 	mov.w	r5, #0
 810064c:	f04f 0100 	mov.w	r1, #0
 8100650:	e750      	b.n	81004f4 <__adddf3+0x138>
 8100652:	bf00      	nop

08100654 <__aeabi_i2d>:
 8100654:	f090 0f00 	teq	r0, #0
 8100658:	bf04      	itt	eq
 810065a:	2100      	moveq	r1, #0
 810065c:	4770      	bxeq	lr
 810065e:	b530      	push	{r4, r5, lr}
 8100660:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100664:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810066c:	bf48      	it	mi
 810066e:	4240      	negmi	r0, r0
 8100670:	f04f 0100 	mov.w	r1, #0
 8100674:	e73e      	b.n	81004f4 <__adddf3+0x138>
 8100676:	bf00      	nop

08100678 <__aeabi_f2d>:
 8100678:	0042      	lsls	r2, r0, #1
 810067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100686:	bf1f      	itttt	ne
 8100688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810068c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100694:	4770      	bxne	lr
 8100696:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810069a:	bf08      	it	eq
 810069c:	4770      	bxeq	lr
 810069e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 81006a2:	bf04      	itt	eq
 81006a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 81006a8:	4770      	bxeq	lr
 81006aa:	b530      	push	{r4, r5, lr}
 81006ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 81006b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 81006b8:	e71c      	b.n	81004f4 <__adddf3+0x138>
 81006ba:	bf00      	nop

081006bc <__aeabi_ul2d>:
 81006bc:	ea50 0201 	orrs.w	r2, r0, r1
 81006c0:	bf08      	it	eq
 81006c2:	4770      	bxeq	lr
 81006c4:	b530      	push	{r4, r5, lr}
 81006c6:	f04f 0500 	mov.w	r5, #0
 81006ca:	e00a      	b.n	81006e2 <__aeabi_l2d+0x16>

081006cc <__aeabi_l2d>:
 81006cc:	ea50 0201 	orrs.w	r2, r0, r1
 81006d0:	bf08      	it	eq
 81006d2:	4770      	bxeq	lr
 81006d4:	b530      	push	{r4, r5, lr}
 81006d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006da:	d502      	bpl.n	81006e2 <__aeabi_l2d+0x16>
 81006dc:	4240      	negs	r0, r0
 81006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ee:	f43f aed8 	beq.w	81004a2 <__adddf3+0xe6>
 81006f2:	f04f 0203 	mov.w	r2, #3
 81006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006fa:	bf18      	it	ne
 81006fc:	3203      	addne	r2, #3
 81006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100702:	bf18      	it	ne
 8100704:	3203      	addne	r2, #3
 8100706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810070a:	f1c2 0320 	rsb	r3, r2, #32
 810070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100712:	fa20 f002 	lsr.w	r0, r0, r2
 8100716:	fa01 fe03 	lsl.w	lr, r1, r3
 810071a:	ea40 000e 	orr.w	r0, r0, lr
 810071e:	fa21 f102 	lsr.w	r1, r1, r2
 8100722:	4414      	add	r4, r2
 8100724:	e6bd      	b.n	81004a2 <__adddf3+0xe6>
 8100726:	bf00      	nop

08100728 <__aeabi_dmul>:
 8100728:	b570      	push	{r4, r5, r6, lr}
 810072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100736:	bf1d      	ittte	ne
 8100738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810073c:	ea94 0f0c 	teqne	r4, ip
 8100740:	ea95 0f0c 	teqne	r5, ip
 8100744:	f000 f8de 	bleq	8100904 <__aeabi_dmul+0x1dc>
 8100748:	442c      	add	r4, r5
 810074a:	ea81 0603 	eor.w	r6, r1, r3
 810074e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100752:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100756:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810075a:	bf18      	it	ne
 810075c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100760:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100764:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100768:	d038      	beq.n	81007dc <__aeabi_dmul+0xb4>
 810076a:	fba0 ce02 	umull	ip, lr, r0, r2
 810076e:	f04f 0500 	mov.w	r5, #0
 8100772:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100776:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810077a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810077e:	f04f 0600 	mov.w	r6, #0
 8100782:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100786:	f09c 0f00 	teq	ip, #0
 810078a:	bf18      	it	ne
 810078c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100790:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100794:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100798:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810079c:	d204      	bcs.n	81007a8 <__aeabi_dmul+0x80>
 810079e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81007a2:	416d      	adcs	r5, r5
 81007a4:	eb46 0606 	adc.w	r6, r6, r6
 81007a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81007ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81007b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81007b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81007b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81007bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007c0:	bf88      	it	hi
 81007c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007c6:	d81e      	bhi.n	8100806 <__aeabi_dmul+0xde>
 81007c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007cc:	bf08      	it	eq
 81007ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007d2:	f150 0000 	adcs.w	r0, r0, #0
 81007d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007da:	bd70      	pop	{r4, r5, r6, pc}
 81007dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007e0:	ea46 0101 	orr.w	r1, r6, r1
 81007e4:	ea40 0002 	orr.w	r0, r0, r2
 81007e8:	ea81 0103 	eor.w	r1, r1, r3
 81007ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007f0:	bfc2      	ittt	gt
 81007f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007fa:	bd70      	popgt	{r4, r5, r6, pc}
 81007fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100800:	f04f 0e00 	mov.w	lr, #0
 8100804:	3c01      	subs	r4, #1
 8100806:	f300 80ab 	bgt.w	8100960 <__aeabi_dmul+0x238>
 810080a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 810080e:	bfde      	ittt	le
 8100810:	2000      	movle	r0, #0
 8100812:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8100816:	bd70      	pople	{r4, r5, r6, pc}
 8100818:	f1c4 0400 	rsb	r4, r4, #0
 810081c:	3c20      	subs	r4, #32
 810081e:	da35      	bge.n	810088c <__aeabi_dmul+0x164>
 8100820:	340c      	adds	r4, #12
 8100822:	dc1b      	bgt.n	810085c <__aeabi_dmul+0x134>
 8100824:	f104 0414 	add.w	r4, r4, #20
 8100828:	f1c4 0520 	rsb	r5, r4, #32
 810082c:	fa00 f305 	lsl.w	r3, r0, r5
 8100830:	fa20 f004 	lsr.w	r0, r0, r4
 8100834:	fa01 f205 	lsl.w	r2, r1, r5
 8100838:	ea40 0002 	orr.w	r0, r0, r2
 810083c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100840:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100848:	fa21 f604 	lsr.w	r6, r1, r4
 810084c:	eb42 0106 	adc.w	r1, r2, r6
 8100850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100854:	bf08      	it	eq
 8100856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810085a:	bd70      	pop	{r4, r5, r6, pc}
 810085c:	f1c4 040c 	rsb	r4, r4, #12
 8100860:	f1c4 0520 	rsb	r5, r4, #32
 8100864:	fa00 f304 	lsl.w	r3, r0, r4
 8100868:	fa20 f005 	lsr.w	r0, r0, r5
 810086c:	fa01 f204 	lsl.w	r2, r1, r4
 8100870:	ea40 0002 	orr.w	r0, r0, r2
 8100874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810087c:	f141 0100 	adc.w	r1, r1, #0
 8100880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100884:	bf08      	it	eq
 8100886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810088a:	bd70      	pop	{r4, r5, r6, pc}
 810088c:	f1c4 0520 	rsb	r5, r4, #32
 8100890:	fa00 f205 	lsl.w	r2, r0, r5
 8100894:	ea4e 0e02 	orr.w	lr, lr, r2
 8100898:	fa20 f304 	lsr.w	r3, r0, r4
 810089c:	fa01 f205 	lsl.w	r2, r1, r5
 81008a0:	ea43 0302 	orr.w	r3, r3, r2
 81008a4:	fa21 f004 	lsr.w	r0, r1, r4
 81008a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81008ac:	fa21 f204 	lsr.w	r2, r1, r4
 81008b0:	ea20 0002 	bic.w	r0, r0, r2
 81008b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81008b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81008bc:	bf08      	it	eq
 81008be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008c2:	bd70      	pop	{r4, r5, r6, pc}
 81008c4:	f094 0f00 	teq	r4, #0
 81008c8:	d10f      	bne.n	81008ea <__aeabi_dmul+0x1c2>
 81008ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ce:	0040      	lsls	r0, r0, #1
 81008d0:	eb41 0101 	adc.w	r1, r1, r1
 81008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3c01      	subeq	r4, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1a6>
 81008de:	ea41 0106 	orr.w	r1, r1, r6
 81008e2:	f095 0f00 	teq	r5, #0
 81008e6:	bf18      	it	ne
 81008e8:	4770      	bxne	lr
 81008ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ee:	0052      	lsls	r2, r2, #1
 81008f0:	eb43 0303 	adc.w	r3, r3, r3
 81008f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008f8:	bf08      	it	eq
 81008fa:	3d01      	subeq	r5, #1
 81008fc:	d0f7      	beq.n	81008ee <__aeabi_dmul+0x1c6>
 81008fe:	ea43 0306 	orr.w	r3, r3, r6
 8100902:	4770      	bx	lr
 8100904:	ea94 0f0c 	teq	r4, ip
 8100908:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810090c:	bf18      	it	ne
 810090e:	ea95 0f0c 	teqne	r5, ip
 8100912:	d00c      	beq.n	810092e <__aeabi_dmul+0x206>
 8100914:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100918:	bf18      	it	ne
 810091a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091e:	d1d1      	bne.n	81008c4 <__aeabi_dmul+0x19c>
 8100920:	ea81 0103 	eor.w	r1, r1, r3
 8100924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100928:	f04f 0000 	mov.w	r0, #0
 810092c:	bd70      	pop	{r4, r5, r6, pc}
 810092e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100932:	bf06      	itte	eq
 8100934:	4610      	moveq	r0, r2
 8100936:	4619      	moveq	r1, r3
 8100938:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810093c:	d019      	beq.n	8100972 <__aeabi_dmul+0x24a>
 810093e:	ea94 0f0c 	teq	r4, ip
 8100942:	d102      	bne.n	810094a <__aeabi_dmul+0x222>
 8100944:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100948:	d113      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810094a:	ea95 0f0c 	teq	r5, ip
 810094e:	d105      	bne.n	810095c <__aeabi_dmul+0x234>
 8100950:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100954:	bf1c      	itt	ne
 8100956:	4610      	movne	r0, r2
 8100958:	4619      	movne	r1, r3
 810095a:	d10a      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810095c:	ea81 0103 	eor.w	r1, r1, r3
 8100960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100964:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100968:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810096c:	f04f 0000 	mov.w	r0, #0
 8100970:	bd70      	pop	{r4, r5, r6, pc}
 8100972:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100976:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810097a:	bd70      	pop	{r4, r5, r6, pc}

0810097c <__aeabi_ddiv>:
 810097c:	b570      	push	{r4, r5, r6, lr}
 810097e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100982:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810098a:	bf1d      	ittte	ne
 810098c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100990:	ea94 0f0c 	teqne	r4, ip
 8100994:	ea95 0f0c 	teqne	r5, ip
 8100998:	f000 f8a7 	bleq	8100aea <__aeabi_ddiv+0x16e>
 810099c:	eba4 0405 	sub.w	r4, r4, r5
 81009a0:	ea81 0e03 	eor.w	lr, r1, r3
 81009a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81009a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81009ac:	f000 8088 	beq.w	8100ac0 <__aeabi_ddiv+0x144>
 81009b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81009b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 81009b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81009bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009d4:	429d      	cmp	r5, r3
 81009d6:	bf08      	it	eq
 81009d8:	4296      	cmpeq	r6, r2
 81009da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009e2:	d202      	bcs.n	81009ea <__aeabi_ddiv+0x6e>
 81009e4:	085b      	lsrs	r3, r3, #1
 81009e6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ea:	1ab6      	subs	r6, r6, r2
 81009ec:	eb65 0503 	sbc.w	r5, r5, r3
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a06:	bf22      	ittt	cs
 8100a08:	1ab6      	subcs	r6, r6, r2
 8100a0a:	4675      	movcs	r5, lr
 8100a0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100a10:	085b      	lsrs	r3, r3, #1
 8100a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a1e:	bf22      	ittt	cs
 8100a20:	1ab6      	subcs	r6, r6, r2
 8100a22:	4675      	movcs	r5, lr
 8100a24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a28:	085b      	lsrs	r3, r3, #1
 8100a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a36:	bf22      	ittt	cs
 8100a38:	1ab6      	subcs	r6, r6, r2
 8100a3a:	4675      	movcs	r5, lr
 8100a3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a40:	085b      	lsrs	r3, r3, #1
 8100a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a4e:	bf22      	ittt	cs
 8100a50:	1ab6      	subcs	r6, r6, r2
 8100a52:	4675      	movcs	r5, lr
 8100a54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a58:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a5c:	d018      	beq.n	8100a90 <__aeabi_ddiv+0x114>
 8100a5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a7a:	d1c0      	bne.n	81009fe <__aeabi_ddiv+0x82>
 8100a7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a80:	d10b      	bne.n	8100a9a <__aeabi_ddiv+0x11e>
 8100a82:	ea41 0100 	orr.w	r1, r1, r0
 8100a86:	f04f 0000 	mov.w	r0, #0
 8100a8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a8e:	e7b6      	b.n	81009fe <__aeabi_ddiv+0x82>
 8100a90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a94:	bf04      	itt	eq
 8100a96:	4301      	orreq	r1, r0
 8100a98:	2000      	moveq	r0, #0
 8100a9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a9e:	bf88      	it	hi
 8100aa0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100aa4:	f63f aeaf 	bhi.w	8100806 <__aeabi_dmul+0xde>
 8100aa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8100aac:	bf04      	itt	eq
 8100aae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100ab2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100ab6:	f150 0000 	adcs.w	r0, r0, #0
 8100aba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100abe:	bd70      	pop	{r4, r5, r6, pc}
 8100ac0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100ac4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100ac8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100acc:	bfc2      	ittt	gt
 8100ace:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ad6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ad8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100adc:	f04f 0e00 	mov.w	lr, #0
 8100ae0:	3c01      	subs	r4, #1
 8100ae2:	e690      	b.n	8100806 <__aeabi_dmul+0xde>
 8100ae4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ae8:	e68d      	b.n	8100806 <__aeabi_dmul+0xde>
 8100aea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100aee:	ea94 0f0c 	teq	r4, ip
 8100af2:	bf08      	it	eq
 8100af4:	ea95 0f0c 	teqeq	r5, ip
 8100af8:	f43f af3b 	beq.w	8100972 <__aeabi_dmul+0x24a>
 8100afc:	ea94 0f0c 	teq	r4, ip
 8100b00:	d10a      	bne.n	8100b18 <__aeabi_ddiv+0x19c>
 8100b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100b06:	f47f af34 	bne.w	8100972 <__aeabi_dmul+0x24a>
 8100b0a:	ea95 0f0c 	teq	r5, ip
 8100b0e:	f47f af25 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b12:	4610      	mov	r0, r2
 8100b14:	4619      	mov	r1, r3
 8100b16:	e72c      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b18:	ea95 0f0c 	teq	r5, ip
 8100b1c:	d106      	bne.n	8100b2c <__aeabi_ddiv+0x1b0>
 8100b1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b22:	f43f aefd 	beq.w	8100920 <__aeabi_dmul+0x1f8>
 8100b26:	4610      	mov	r0, r2
 8100b28:	4619      	mov	r1, r3
 8100b2a:	e722      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b30:	bf18      	it	ne
 8100b32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b36:	f47f aec5 	bne.w	81008c4 <__aeabi_dmul+0x19c>
 8100b3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b3e:	f47f af0d 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b46:	f47f aeeb 	bne.w	8100920 <__aeabi_dmul+0x1f8>
 8100b4a:	e712      	b.n	8100972 <__aeabi_dmul+0x24a>

08100b4c <__gedf2>:
 8100b4c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b50:	e006      	b.n	8100b60 <__cmpdf2+0x4>
 8100b52:	bf00      	nop

08100b54 <__ledf2>:
 8100b54:	f04f 0c01 	mov.w	ip, #1
 8100b58:	e002      	b.n	8100b60 <__cmpdf2+0x4>
 8100b5a:	bf00      	nop

08100b5c <__cmpdf2>:
 8100b5c:	f04f 0c01 	mov.w	ip, #1
 8100b60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b70:	bf18      	it	ne
 8100b72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b76:	d01b      	beq.n	8100bb0 <__cmpdf2+0x54>
 8100b78:	b001      	add	sp, #4
 8100b7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b7e:	bf0c      	ite	eq
 8100b80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b84:	ea91 0f03 	teqne	r1, r3
 8100b88:	bf02      	ittt	eq
 8100b8a:	ea90 0f02 	teqeq	r0, r2
 8100b8e:	2000      	moveq	r0, #0
 8100b90:	4770      	bxeq	lr
 8100b92:	f110 0f00 	cmn.w	r0, #0
 8100b96:	ea91 0f03 	teq	r1, r3
 8100b9a:	bf58      	it	pl
 8100b9c:	4299      	cmppl	r1, r3
 8100b9e:	bf08      	it	eq
 8100ba0:	4290      	cmpeq	r0, r2
 8100ba2:	bf2c      	ite	cs
 8100ba4:	17d8      	asrcs	r0, r3, #31
 8100ba6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100baa:	f040 0001 	orr.w	r0, r0, #1
 8100bae:	4770      	bx	lr
 8100bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb8:	d102      	bne.n	8100bc0 <__cmpdf2+0x64>
 8100bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100bbe:	d107      	bne.n	8100bd0 <__cmpdf2+0x74>
 8100bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bc8:	d1d6      	bne.n	8100b78 <__cmpdf2+0x1c>
 8100bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bce:	d0d3      	beq.n	8100b78 <__cmpdf2+0x1c>
 8100bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bd4:	4770      	bx	lr
 8100bd6:	bf00      	nop

08100bd8 <__aeabi_cdrcmple>:
 8100bd8:	4684      	mov	ip, r0
 8100bda:	4610      	mov	r0, r2
 8100bdc:	4662      	mov	r2, ip
 8100bde:	468c      	mov	ip, r1
 8100be0:	4619      	mov	r1, r3
 8100be2:	4663      	mov	r3, ip
 8100be4:	e000      	b.n	8100be8 <__aeabi_cdcmpeq>
 8100be6:	bf00      	nop

08100be8 <__aeabi_cdcmpeq>:
 8100be8:	b501      	push	{r0, lr}
 8100bea:	f7ff ffb7 	bl	8100b5c <__cmpdf2>
 8100bee:	2800      	cmp	r0, #0
 8100bf0:	bf48      	it	mi
 8100bf2:	f110 0f00 	cmnmi.w	r0, #0
 8100bf6:	bd01      	pop	{r0, pc}

08100bf8 <__aeabi_dcmpeq>:
 8100bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bfc:	f7ff fff4 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c00:	bf0c      	ite	eq
 8100c02:	2001      	moveq	r0, #1
 8100c04:	2000      	movne	r0, #0
 8100c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c0a:	bf00      	nop

08100c0c <__aeabi_dcmplt>:
 8100c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c10:	f7ff ffea 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c14:	bf34      	ite	cc
 8100c16:	2001      	movcc	r0, #1
 8100c18:	2000      	movcs	r0, #0
 8100c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c1e:	bf00      	nop

08100c20 <__aeabi_dcmple>:
 8100c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c24:	f7ff ffe0 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c28:	bf94      	ite	ls
 8100c2a:	2001      	movls	r0, #1
 8100c2c:	2000      	movhi	r0, #0
 8100c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c32:	bf00      	nop

08100c34 <__aeabi_dcmpge>:
 8100c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c38:	f7ff ffce 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c3c:	bf94      	ite	ls
 8100c3e:	2001      	movls	r0, #1
 8100c40:	2000      	movhi	r0, #0
 8100c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c46:	bf00      	nop

08100c48 <__aeabi_dcmpgt>:
 8100c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c4c:	f7ff ffc4 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c50:	bf34      	ite	cc
 8100c52:	2001      	movcc	r0, #1
 8100c54:	2000      	movcs	r0, #0
 8100c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c5a:	bf00      	nop

08100c5c <__aeabi_dcmpun>:
 8100c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c64:	d102      	bne.n	8100c6c <__aeabi_dcmpun+0x10>
 8100c66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c6a:	d10a      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c74:	d102      	bne.n	8100c7c <__aeabi_dcmpun+0x20>
 8100c76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c7a:	d102      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c7c:	f04f 0000 	mov.w	r0, #0
 8100c80:	4770      	bx	lr
 8100c82:	f04f 0001 	mov.w	r0, #1
 8100c86:	4770      	bx	lr

08100c88 <__aeabi_d2iz>:
 8100c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c90:	d215      	bcs.n	8100cbe <__aeabi_d2iz+0x36>
 8100c92:	d511      	bpl.n	8100cb8 <__aeabi_d2iz+0x30>
 8100c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c9c:	d912      	bls.n	8100cc4 <__aeabi_d2iz+0x3c>
 8100c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100caa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100cae:	fa23 f002 	lsr.w	r0, r3, r2
 8100cb2:	bf18      	it	ne
 8100cb4:	4240      	negne	r0, r0
 8100cb6:	4770      	bx	lr
 8100cb8:	f04f 0000 	mov.w	r0, #0
 8100cbc:	4770      	bx	lr
 8100cbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cc2:	d105      	bne.n	8100cd0 <__aeabi_d2iz+0x48>
 8100cc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100cc8:	bf08      	it	eq
 8100cca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cce:	4770      	bx	lr
 8100cd0:	f04f 0000 	mov.w	r0, #0
 8100cd4:	4770      	bx	lr
 8100cd6:	bf00      	nop

08100cd8 <__aeabi_d2uiz>:
 8100cd8:	004a      	lsls	r2, r1, #1
 8100cda:	d211      	bcs.n	8100d00 <__aeabi_d2uiz+0x28>
 8100cdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100ce0:	d211      	bcs.n	8100d06 <__aeabi_d2uiz+0x2e>
 8100ce2:	d50d      	bpl.n	8100d00 <__aeabi_d2uiz+0x28>
 8100ce4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100ce8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100cec:	d40e      	bmi.n	8100d0c <__aeabi_d2uiz+0x34>
 8100cee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cfa:	fa23 f002 	lsr.w	r0, r3, r2
 8100cfe:	4770      	bx	lr
 8100d00:	f04f 0000 	mov.w	r0, #0
 8100d04:	4770      	bx	lr
 8100d06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100d0a:	d102      	bne.n	8100d12 <__aeabi_d2uiz+0x3a>
 8100d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8100d10:	4770      	bx	lr
 8100d12:	f04f 0000 	mov.w	r0, #0
 8100d16:	4770      	bx	lr

08100d18 <__aeabi_d2f>:
 8100d18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100d1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d20:	bf24      	itt	cs
 8100d22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d2a:	d90d      	bls.n	8100d48 <__aeabi_d2f+0x30>
 8100d2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d40:	bf08      	it	eq
 8100d42:	f020 0001 	biceq.w	r0, r0, #1
 8100d46:	4770      	bx	lr
 8100d48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d4c:	d121      	bne.n	8100d92 <__aeabi_d2f+0x7a>
 8100d4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d52:	bfbc      	itt	lt
 8100d54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d58:	4770      	bxlt	lr
 8100d5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d62:	f1c2 0218 	rsb	r2, r2, #24
 8100d66:	f1c2 0c20 	rsb	ip, r2, #32
 8100d6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d6e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d72:	bf18      	it	ne
 8100d74:	f040 0001 	orrne.w	r0, r0, #1
 8100d78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d84:	ea40 000c 	orr.w	r0, r0, ip
 8100d88:	fa23 f302 	lsr.w	r3, r3, r2
 8100d8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d90:	e7cc      	b.n	8100d2c <__aeabi_d2f+0x14>
 8100d92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d96:	d107      	bne.n	8100da8 <__aeabi_d2f+0x90>
 8100d98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d9c:	bf1e      	ittt	ne
 8100d9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100da2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100da6:	4770      	bxne	lr
 8100da8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100dac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100db0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100db4:	4770      	bx	lr
 8100db6:	bf00      	nop

08100db8 <__aeabi_d2lz>:
 8100db8:	b538      	push	{r3, r4, r5, lr}
 8100dba:	2200      	movs	r2, #0
 8100dbc:	2300      	movs	r3, #0
 8100dbe:	4604      	mov	r4, r0
 8100dc0:	460d      	mov	r5, r1
 8100dc2:	f7ff ff23 	bl	8100c0c <__aeabi_dcmplt>
 8100dc6:	b928      	cbnz	r0, 8100dd4 <__aeabi_d2lz+0x1c>
 8100dc8:	4620      	mov	r0, r4
 8100dca:	4629      	mov	r1, r5
 8100dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100dd0:	f000 b80a 	b.w	8100de8 <__aeabi_d2ulz>
 8100dd4:	4620      	mov	r0, r4
 8100dd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dda:	f000 f805 	bl	8100de8 <__aeabi_d2ulz>
 8100dde:	4240      	negs	r0, r0
 8100de0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100de4:	bd38      	pop	{r3, r4, r5, pc}
 8100de6:	bf00      	nop

08100de8 <__aeabi_d2ulz>:
 8100de8:	b5d0      	push	{r4, r6, r7, lr}
 8100dea:	4b0c      	ldr	r3, [pc, #48]	; (8100e1c <__aeabi_d2ulz+0x34>)
 8100dec:	2200      	movs	r2, #0
 8100dee:	4606      	mov	r6, r0
 8100df0:	460f      	mov	r7, r1
 8100df2:	f7ff fc99 	bl	8100728 <__aeabi_dmul>
 8100df6:	f7ff ff6f 	bl	8100cd8 <__aeabi_d2uiz>
 8100dfa:	4604      	mov	r4, r0
 8100dfc:	f7ff fc1a 	bl	8100634 <__aeabi_ui2d>
 8100e00:	4b07      	ldr	r3, [pc, #28]	; (8100e20 <__aeabi_d2ulz+0x38>)
 8100e02:	2200      	movs	r2, #0
 8100e04:	f7ff fc90 	bl	8100728 <__aeabi_dmul>
 8100e08:	4602      	mov	r2, r0
 8100e0a:	460b      	mov	r3, r1
 8100e0c:	4630      	mov	r0, r6
 8100e0e:	4639      	mov	r1, r7
 8100e10:	f7ff fad2 	bl	81003b8 <__aeabi_dsub>
 8100e14:	f7ff ff60 	bl	8100cd8 <__aeabi_d2uiz>
 8100e18:	4621      	mov	r1, r4
 8100e1a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e1c:	3df00000 	.word	0x3df00000
 8100e20:	41f00000 	.word	0x41f00000

08100e24 <_ZN13PIDControllerC1Effff>:
{
	// TODO Auto-generated constructor stub
	
}

PIDController::PIDController(float newKi, float newKp, float newKd, float newSP)
 8100e24:	b480      	push	{r7}
 8100e26:	b087      	sub	sp, #28
 8100e28:	af00      	add	r7, sp, #0
 8100e2a:	6178      	str	r0, [r7, #20]
 8100e2c:	ed87 0a04 	vstr	s0, [r7, #16]
 8100e30:	edc7 0a03 	vstr	s1, [r7, #12]
 8100e34:	ed87 1a02 	vstr	s2, [r7, #8]
 8100e38:	edc7 1a01 	vstr	s3, [r7, #4]
 8100e3c:	4a0a      	ldr	r2, [pc, #40]	; (8100e68 <_ZN13PIDControllerC1Effff+0x44>)
 8100e3e:	697b      	ldr	r3, [r7, #20]
 8100e40:	601a      	str	r2, [r3, #0]
{
	Ki = newKi;
 8100e42:	697b      	ldr	r3, [r7, #20]
 8100e44:	693a      	ldr	r2, [r7, #16]
 8100e46:	605a      	str	r2, [r3, #4]
	Kp = newKp;
 8100e48:	697b      	ldr	r3, [r7, #20]
 8100e4a:	68fa      	ldr	r2, [r7, #12]
 8100e4c:	609a      	str	r2, [r3, #8]
	Kd = newKd;
 8100e4e:	697b      	ldr	r3, [r7, #20]
 8100e50:	68ba      	ldr	r2, [r7, #8]
 8100e52:	60da      	str	r2, [r3, #12]
	SetPoint = newSP;
 8100e54:	697b      	ldr	r3, [r7, #20]
 8100e56:	687a      	ldr	r2, [r7, #4]
 8100e58:	621a      	str	r2, [r3, #32]
}
 8100e5a:	697b      	ldr	r3, [r7, #20]
 8100e5c:	4618      	mov	r0, r3
 8100e5e:	371c      	adds	r7, #28
 8100e60:	46bd      	mov	sp, r7
 8100e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e66:	4770      	bx	lr
 8100e68:	0810efdc 	.word	0x0810efdc

08100e6c <_ZN13PIDControllerD1Ev>:

PIDController::~PIDController()
 8100e6c:	b480      	push	{r7}
 8100e6e:	b083      	sub	sp, #12
 8100e70:	af00      	add	r7, sp, #0
 8100e72:	6078      	str	r0, [r7, #4]
 8100e74:	4a04      	ldr	r2, [pc, #16]	; (8100e88 <_ZN13PIDControllerD1Ev+0x1c>)
 8100e76:	687b      	ldr	r3, [r7, #4]
 8100e78:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 8100e7a:	687b      	ldr	r3, [r7, #4]
 8100e7c:	4618      	mov	r0, r3
 8100e7e:	370c      	adds	r7, #12
 8100e80:	46bd      	mov	sp, r7
 8100e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e86:	4770      	bx	lr
 8100e88:	0810efdc 	.word	0x0810efdc

08100e8c <_ZN13PIDControllerD0Ev>:
PIDController::~PIDController()
 8100e8c:	b580      	push	{r7, lr}
 8100e8e:	b082      	sub	sp, #8
 8100e90:	af00      	add	r7, sp, #0
 8100e92:	6078      	str	r0, [r7, #4]
}
 8100e94:	6878      	ldr	r0, [r7, #4]
 8100e96:	f7ff ffe9 	bl	8100e6c <_ZN13PIDControllerD1Ev>
 8100e9a:	2128      	movs	r1, #40	; 0x28
 8100e9c:	6878      	ldr	r0, [r7, #4]
 8100e9e:	f008 fd6c 	bl	810997a <_ZdlPvj>
 8100ea2:	687b      	ldr	r3, [r7, #4]
 8100ea4:	4618      	mov	r0, r3
 8100ea6:	3708      	adds	r7, #8
 8100ea8:	46bd      	mov	sp, r7
 8100eaa:	bd80      	pop	{r7, pc}

08100eac <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
 8100eac:	b580      	push	{r7, lr}
 8100eae:	b086      	sub	sp, #24
 8100eb0:	af02      	add	r7, sp, #8
 8100eb2:	60f8      	str	r0, [r7, #12]
 8100eb4:	60b9      	str	r1, [r7, #8]
 8100eb6:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 8100eb8:	68fb      	ldr	r3, [r7, #12]
 8100eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100ec0:	d101      	bne.n	8100ec6 <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 8100ec2:	4b09      	ldr	r3, [pc, #36]	; (8100ee8 <rpmsg_send+0x3c>)
 8100ec4:	e00c      	b.n	8100ee0 <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 8100ec6:	68fb      	ldr	r3, [r7, #12]
 8100ec8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8100eca:	68fb      	ldr	r3, [r7, #12]
 8100ecc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8100ece:	2301      	movs	r3, #1
 8100ed0:	9301      	str	r3, [sp, #4]
 8100ed2:	687b      	ldr	r3, [r7, #4]
 8100ed4:	9300      	str	r3, [sp, #0]
 8100ed6:	68bb      	ldr	r3, [r7, #8]
 8100ed8:	68f8      	ldr	r0, [r7, #12]
 8100eda:	f006 f83d 	bl	8106f58 <rpmsg_send_offchannel_raw>
 8100ede:	4603      	mov	r3, r0
					 len, true);
}
 8100ee0:	4618      	mov	r0, r3
 8100ee2:	3710      	adds	r7, #16
 8100ee4:	46bd      	mov	sp, r7
 8100ee6:	bd80      	pop	{r7, pc}
 8100ee8:	fffff829 	.word	0xfffff829

08100eec <rpmsg_recv_callback>:

uint32_t receivedDataPointer = 0;

int rpmsg_recv_callback(struct rpmsg_endpoint *ept, void *data,
		size_t len, uint32_t src, void *priv)
{
 8100eec:	b580      	push	{r7, lr}
 8100eee:	b084      	sub	sp, #16
 8100ef0:	af00      	add	r7, sp, #0
 8100ef2:	60f8      	str	r0, [r7, #12]
 8100ef4:	60b9      	str	r1, [r7, #8]
 8100ef6:	607a      	str	r2, [r7, #4]
 8100ef8:	603b      	str	r3, [r7, #0]
	received_data = *((unsigned int *) data);
 8100efa:	68bb      	ldr	r3, [r7, #8]
 8100efc:	681b      	ldr	r3, [r3, #0]
 8100efe:	4a09      	ldr	r2, [pc, #36]	; (8100f24 <rpmsg_recv_callback+0x38>)
 8100f00:	6013      	str	r3, [r2, #0]
	receivedDataPointer = (uint32_t)((unsigned int *) data);
 8100f02:	68bb      	ldr	r3, [r7, #8]
 8100f04:	4a08      	ldr	r2, [pc, #32]	; (8100f28 <rpmsg_recv_callback+0x3c>)
 8100f06:	6013      	str	r3, [r2, #0]
	message_received=1;
 8100f08:	4b08      	ldr	r3, [pc, #32]	; (8100f2c <rpmsg_recv_callback+0x40>)
 8100f0a:	2201      	movs	r2, #1
 8100f0c:	601a      	str	r2, [r3, #0]
	parseRecievedMessages((uint8_t)received_data);
 8100f0e:	4b05      	ldr	r3, [pc, #20]	; (8100f24 <rpmsg_recv_callback+0x38>)
 8100f10:	681b      	ldr	r3, [r3, #0]
 8100f12:	b2db      	uxtb	r3, r3
 8100f14:	4618      	mov	r0, r3
 8100f16:	f000 f853 	bl	8100fc0 <parseRecievedMessages>
	return 0;
 8100f1a:	2300      	movs	r3, #0
}
 8100f1c:	4618      	mov	r0, r3
 8100f1e:	3710      	adds	r7, #16
 8100f20:	46bd      	mov	sp, r7
 8100f22:	bd80      	pop	{r7, pc}
 8100f24:	10000418 	.word	0x10000418
 8100f28:	100002ac 	.word	0x100002ac
 8100f2c:	100004ac 	.word	0x100004ac

08100f30 <receive_message>:

#ifdef CORE_CM4
unsigned int receive_message(void)
{
 8100f30:	b580      	push	{r7, lr}
 8100f32:	af00      	add	r7, sp, #0
	while (message_received == 0)
 8100f34:	e001      	b.n	8100f3a <receive_message+0xa>
	{
		OPENAMP_check_for_message();
 8100f36:	f008 fcbd 	bl	81098b4 <OPENAMP_check_for_message>
	while (message_received == 0)
 8100f3a:	4b05      	ldr	r3, [pc, #20]	; (8100f50 <receive_message+0x20>)
 8100f3c:	681b      	ldr	r3, [r3, #0]
 8100f3e:	2b00      	cmp	r3, #0
 8100f40:	d0f9      	beq.n	8100f36 <receive_message+0x6>
	}
	message_received = 0;
 8100f42:	4b03      	ldr	r3, [pc, #12]	; (8100f50 <receive_message+0x20>)
 8100f44:	2200      	movs	r2, #0
 8100f46:	601a      	str	r2, [r3, #0]

	return received_data;
 8100f48:	4b02      	ldr	r3, [pc, #8]	; (8100f54 <receive_message+0x24>)
 8100f4a:	681b      	ldr	r3, [r3, #0]
}
 8100f4c:	4618      	mov	r0, r3
 8100f4e:	bd80      	pop	{r7, pc}
 8100f50:	100004ac 	.word	0x100004ac
 8100f54:	10000418 	.word	0x10000418

08100f58 <sendAngles>:

void sendAngles(tAHRSDATA chasisAHRS, tAHRSDATA lidarAHRS)
{
 8100f58:	b084      	sub	sp, #16
 8100f5a:	b580      	push	{r7, lr}
 8100f5c:	b088      	sub	sp, #32
 8100f5e:	af00      	add	r7, sp, #0
 8100f60:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8100f64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (HAL_GetTick() - lastAnglesSentToCM7Time > 100)
 8100f68:	f000 fe4e 	bl	8101c08 <HAL_GetTick>
 8100f6c:	4602      	mov	r2, r0
 8100f6e:	4b12      	ldr	r3, [pc, #72]	; (8100fb8 <sendAngles+0x60>)
 8100f70:	681b      	ldr	r3, [r3, #0]
 8100f72:	1ad3      	subs	r3, r2, r3
 8100f74:	2b64      	cmp	r3, #100	; 0x64
 8100f76:	d918      	bls.n	8100faa <sendAngles+0x52>
	{
		tANGLESMESSAGES sentAnglesData;

		sentAnglesData.opCode = 1;
 8100f78:	2301      	movs	r3, #1
 8100f7a:	713b      	strb	r3, [r7, #4]
		sentAnglesData.bodyAngles.Pitch = chasisAHRS.Pitch;
 8100f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8100f7e:	60fb      	str	r3, [r7, #12]
		sentAnglesData.bodyAngles.Roll = chasisAHRS.Roll;
 8100f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8100f82:	60bb      	str	r3, [r7, #8]
		sentAnglesData.bodyAngles.Yaw = chasisAHRS.Yaw;
 8100f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8100f86:	613b      	str	r3, [r7, #16]
		sentAnglesData.lidarAngles.Pitch = lidarAHRS.Pitch;
 8100f88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8100f8a:	61bb      	str	r3, [r7, #24]
		sentAnglesData.lidarAngles.Roll = lidarAHRS.Roll;
 8100f8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8100f8e:	617b      	str	r3, [r7, #20]
		sentAnglesData.lidarAngles.Yaw = lidarAHRS.Yaw;
 8100f90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8100f92:	61fb      	str	r3, [r7, #28]

		OPENAMP_send(&rp_endpoint,&sentAnglesData, sizeof(sentAnglesData));
 8100f94:	1d3b      	adds	r3, r7, #4
 8100f96:	221c      	movs	r2, #28
 8100f98:	4619      	mov	r1, r3
 8100f9a:	4808      	ldr	r0, [pc, #32]	; (8100fbc <sendAngles+0x64>)
 8100f9c:	f7ff ff86 	bl	8100eac <rpmsg_send>
		lastAnglesSentToCM7Time = HAL_GetTick();
 8100fa0:	f000 fe32 	bl	8101c08 <HAL_GetTick>
 8100fa4:	4603      	mov	r3, r0
 8100fa6:	4a04      	ldr	r2, [pc, #16]	; (8100fb8 <sendAngles+0x60>)
 8100fa8:	6013      	str	r3, [r2, #0]
	}
}
 8100faa:	bf00      	nop
 8100fac:	3720      	adds	r7, #32
 8100fae:	46bd      	mov	sp, r7
 8100fb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8100fb4:	b004      	add	sp, #16
 8100fb6:	4770      	bx	lr
 8100fb8:	100002b4 	.word	0x100002b4
 8100fbc:	1000046c 	.word	0x1000046c

08100fc0 <parseRecievedMessages>:
#ifdef CORE_CM7
#include "GUI_Paint.h"
#endif

void parseRecievedMessages(uint8_t opCode)
{
 8100fc0:	b480      	push	{r7}
 8100fc2:	b083      	sub	sp, #12
 8100fc4:	af00      	add	r7, sp, #0
 8100fc6:	4603      	mov	r3, r0
 8100fc8:	71fb      	strb	r3, [r7, #7]
		default:
		{

		}
	}
}
 8100fca:	bf00      	nop
 8100fcc:	370c      	adds	r7, #12
 8100fce:	46bd      	mov	sp, r7
 8100fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fd4:	4770      	bx	lr
	...

08100fd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100fd8:	b480      	push	{r7}
 8100fda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100fdc:	4b0b      	ldr	r3, [pc, #44]	; (810100c <SystemInit+0x34>)
 8100fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100fe2:	4a0a      	ldr	r2, [pc, #40]	; (810100c <SystemInit+0x34>)
 8100fe4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100fe8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100fec:	4b07      	ldr	r3, [pc, #28]	; (810100c <SystemInit+0x34>)
 8100fee:	691b      	ldr	r3, [r3, #16]
 8100ff0:	4a06      	ldr	r2, [pc, #24]	; (810100c <SystemInit+0x34>)
 8100ff2:	f043 0310 	orr.w	r3, r3, #16
 8100ff6:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100ff8:	4b04      	ldr	r3, [pc, #16]	; (810100c <SystemInit+0x34>)
 8100ffa:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8100ffe:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101000:	bf00      	nop
 8101002:	46bd      	mov	sp, r7
 8101004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101008:	4770      	bx	lr
 810100a:	bf00      	nop
 810100c:	e000ed00 	.word	0xe000ed00

08101010 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8101010:	b480      	push	{r7}
 8101012:	b085      	sub	sp, #20
 8101014:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101016:	4b19      	ldr	r3, [pc, #100]	; (810107c <MX_GPIO_Init+0x6c>)
 8101018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810101c:	4a17      	ldr	r2, [pc, #92]	; (810107c <MX_GPIO_Init+0x6c>)
 810101e:	f043 0301 	orr.w	r3, r3, #1
 8101022:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101026:	4b15      	ldr	r3, [pc, #84]	; (810107c <MX_GPIO_Init+0x6c>)
 8101028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810102c:	f003 0301 	and.w	r3, r3, #1
 8101030:	60fb      	str	r3, [r7, #12]
 8101032:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101034:	4b11      	ldr	r3, [pc, #68]	; (810107c <MX_GPIO_Init+0x6c>)
 8101036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810103a:	4a10      	ldr	r2, [pc, #64]	; (810107c <MX_GPIO_Init+0x6c>)
 810103c:	f043 0302 	orr.w	r3, r3, #2
 8101040:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101044:	4b0d      	ldr	r3, [pc, #52]	; (810107c <MX_GPIO_Init+0x6c>)
 8101046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810104a:	f003 0302 	and.w	r3, r3, #2
 810104e:	60bb      	str	r3, [r7, #8]
 8101050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101052:	4b0a      	ldr	r3, [pc, #40]	; (810107c <MX_GPIO_Init+0x6c>)
 8101054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101058:	4a08      	ldr	r2, [pc, #32]	; (810107c <MX_GPIO_Init+0x6c>)
 810105a:	f043 0308 	orr.w	r3, r3, #8
 810105e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101062:	4b06      	ldr	r3, [pc, #24]	; (810107c <MX_GPIO_Init+0x6c>)
 8101064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101068:	f003 0308 	and.w	r3, r3, #8
 810106c:	607b      	str	r3, [r7, #4]
 810106e:	687b      	ldr	r3, [r7, #4]

}
 8101070:	bf00      	nop
 8101072:	3714      	adds	r7, #20
 8101074:	46bd      	mov	sp, r7
 8101076:	f85d 7b04 	ldr.w	r7, [sp], #4
 810107a:	4770      	bx	lr
 810107c:	58024400 	.word	0x58024400

08101080 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8101080:	b580      	push	{r7, lr}
 8101082:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8101084:	4b1b      	ldr	r3, [pc, #108]	; (81010f4 <MX_I2C2_Init+0x74>)
 8101086:	4a1c      	ldr	r2, [pc, #112]	; (81010f8 <MX_I2C2_Init+0x78>)
 8101088:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00301242;
 810108a:	4b1a      	ldr	r3, [pc, #104]	; (81010f4 <MX_I2C2_Init+0x74>)
 810108c:	4a1b      	ldr	r2, [pc, #108]	; (81010fc <MX_I2C2_Init+0x7c>)
 810108e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8101090:	4b18      	ldr	r3, [pc, #96]	; (81010f4 <MX_I2C2_Init+0x74>)
 8101092:	2200      	movs	r2, #0
 8101094:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101096:	4b17      	ldr	r3, [pc, #92]	; (81010f4 <MX_I2C2_Init+0x74>)
 8101098:	2201      	movs	r2, #1
 810109a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 810109c:	4b15      	ldr	r3, [pc, #84]	; (81010f4 <MX_I2C2_Init+0x74>)
 810109e:	2200      	movs	r2, #0
 81010a0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 81010a2:	4b14      	ldr	r3, [pc, #80]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010a4:	2200      	movs	r2, #0
 81010a6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81010a8:	4b12      	ldr	r3, [pc, #72]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010aa:	2200      	movs	r2, #0
 81010ac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81010ae:	4b11      	ldr	r3, [pc, #68]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010b0:	2200      	movs	r2, #0
 81010b2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81010b4:	4b0f      	ldr	r3, [pc, #60]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010b6:	2200      	movs	r2, #0
 81010b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 81010ba:	480e      	ldr	r0, [pc, #56]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010bc:	f001 f92e 	bl	810231c <HAL_I2C_Init>
 81010c0:	4603      	mov	r3, r0
 81010c2:	2b00      	cmp	r3, #0
 81010c4:	d001      	beq.n	81010ca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 81010c6:	f000 f9b7 	bl	8101438 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81010ca:	2100      	movs	r1, #0
 81010cc:	4809      	ldr	r0, [pc, #36]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010ce:	f001 fe19 	bl	8102d04 <HAL_I2CEx_ConfigAnalogFilter>
 81010d2:	4603      	mov	r3, r0
 81010d4:	2b00      	cmp	r3, #0
 81010d6:	d001      	beq.n	81010dc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 81010d8:	f000 f9ae 	bl	8101438 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 81010dc:	2100      	movs	r1, #0
 81010de:	4805      	ldr	r0, [pc, #20]	; (81010f4 <MX_I2C2_Init+0x74>)
 81010e0:	f001 fe5b 	bl	8102d9a <HAL_I2CEx_ConfigDigitalFilter>
 81010e4:	4603      	mov	r3, r0
 81010e6:	2b00      	cmp	r3, #0
 81010e8:	d001      	beq.n	81010ee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81010ea:	f000 f9a5 	bl	8101438 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 81010ee:	bf00      	nop
 81010f0:	bd80      	pop	{r7, pc}
 81010f2:	bf00      	nop
 81010f4:	100003c8 	.word	0x100003c8
 81010f8:	40005800 	.word	0x40005800
 81010fc:	00301242 	.word	0x00301242

08101100 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8101100:	b580      	push	{r7, lr}
 8101102:	b0b8      	sub	sp, #224	; 0xe0
 8101104:	af00      	add	r7, sp, #0
 8101106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101108:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810110c:	2200      	movs	r2, #0
 810110e:	601a      	str	r2, [r3, #0]
 8101110:	605a      	str	r2, [r3, #4]
 8101112:	609a      	str	r2, [r3, #8]
 8101114:	60da      	str	r2, [r3, #12]
 8101116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101118:	f107 0310 	add.w	r3, r7, #16
 810111c:	22bc      	movs	r2, #188	; 0xbc
 810111e:	2100      	movs	r1, #0
 8101120:	4618      	mov	r0, r3
 8101122:	f009 fa61 	bl	810a5e8 <memset>
  if(i2cHandle->Instance==I2C2)
 8101126:	687b      	ldr	r3, [r7, #4]
 8101128:	681b      	ldr	r3, [r3, #0]
 810112a:	4a29      	ldr	r2, [pc, #164]	; (81011d0 <HAL_I2C_MspInit+0xd0>)
 810112c:	4293      	cmp	r3, r2
 810112e:	d14a      	bne.n	81011c6 <HAL_I2C_MspInit+0xc6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8101130:	2308      	movs	r3, #8
 8101132:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8101134:	2300      	movs	r3, #0
 8101136:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810113a:	f107 0310 	add.w	r3, r7, #16
 810113e:	4618      	mov	r0, r3
 8101140:	f002 f87a 	bl	8103238 <HAL_RCCEx_PeriphCLKConfig>
 8101144:	4603      	mov	r3, r0
 8101146:	2b00      	cmp	r3, #0
 8101148:	d001      	beq.n	810114e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 810114a:	f000 f975 	bl	8101438 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810114e:	4b21      	ldr	r3, [pc, #132]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 8101150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101154:	4a1f      	ldr	r2, [pc, #124]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 8101156:	f043 0302 	orr.w	r3, r3, #2
 810115a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810115e:	4b1d      	ldr	r3, [pc, #116]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 8101160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101164:	f003 0302 	and.w	r3, r3, #2
 8101168:	60fb      	str	r3, [r7, #12]
 810116a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL___OLED_Screen_Pin|I2C2_SDA___OLED_Screen_Pin;
 810116c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101170:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101174:	2312      	movs	r3, #18
 8101176:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810117a:	2300      	movs	r3, #0
 810117c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101180:	2300      	movs	r3, #0
 8101182:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8101186:	2304      	movs	r3, #4
 8101188:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810118c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101190:	4619      	mov	r1, r3
 8101192:	4811      	ldr	r0, [pc, #68]	; (81011d8 <HAL_I2C_MspInit+0xd8>)
 8101194:	f000 feb8 	bl	8101f08 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8101198:	4b0e      	ldr	r3, [pc, #56]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 810119a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810119e:	4a0d      	ldr	r2, [pc, #52]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 81011a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81011a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81011a8:	4b0a      	ldr	r3, [pc, #40]	; (81011d4 <HAL_I2C_MspInit+0xd4>)
 81011aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81011ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81011b2:	60bb      	str	r3, [r7, #8]
 81011b4:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 81011b6:	2200      	movs	r2, #0
 81011b8:	2100      	movs	r1, #0
 81011ba:	2021      	movs	r0, #33	; 0x21
 81011bc:	f000 fe4d 	bl	8101e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 81011c0:	2021      	movs	r0, #33	; 0x21
 81011c2:	f000 fe64 	bl	8101e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 81011c6:	bf00      	nop
 81011c8:	37e0      	adds	r7, #224	; 0xe0
 81011ca:	46bd      	mov	sp, r7
 81011cc:	bd80      	pop	{r7, pc}
 81011ce:	bf00      	nop
 81011d0:	40005800 	.word	0x40005800
 81011d4:	58024400 	.word	0x58024400
 81011d8:	58020400 	.word	0x58020400

081011dc <rpmsg_send>:
{
 81011dc:	b580      	push	{r7, lr}
 81011de:	b086      	sub	sp, #24
 81011e0:	af02      	add	r7, sp, #8
 81011e2:	60f8      	str	r0, [r7, #12]
 81011e4:	60b9      	str	r1, [r7, #8]
 81011e6:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 81011e8:	68fb      	ldr	r3, [r7, #12]
 81011ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81011ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 81011f0:	d101      	bne.n	81011f6 <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 81011f2:	4b09      	ldr	r3, [pc, #36]	; (8101218 <rpmsg_send+0x3c>)
 81011f4:	e00c      	b.n	8101210 <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 81011f6:	68fb      	ldr	r3, [r7, #12]
 81011f8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 81011fa:	68fb      	ldr	r3, [r7, #12]
 81011fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 81011fe:	2301      	movs	r3, #1
 8101200:	9301      	str	r3, [sp, #4]
 8101202:	687b      	ldr	r3, [r7, #4]
 8101204:	9300      	str	r3, [sp, #0]
 8101206:	68bb      	ldr	r3, [r7, #8]
 8101208:	68f8      	ldr	r0, [r7, #12]
 810120a:	f005 fea5 	bl	8106f58 <rpmsg_send_offchannel_raw>
 810120e:	4603      	mov	r3, r0
}
 8101210:	4618      	mov	r0, r3
 8101212:	3710      	adds	r7, #16
 8101214:	46bd      	mov	sp, r7
 8101216:	bd80      	pop	{r7, pc}
 8101218:	fffff829 	.word	0xfffff829

0810121c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810121c:	b5f0      	push	{r4, r5, r6, r7, lr}
 810121e:	b0a9      	sub	sp, #164	; 0xa4
 8101220:	af26      	add	r7, sp, #152	; 0x98
  /* USER CODE BEGIN 1 */
	int32_t status = 0;
 8101222:	2300      	movs	r3, #0
 8101224:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8101226:	4b77      	ldr	r3, [pc, #476]	; (8101404 <main+0x1e8>)
 8101228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810122c:	4a75      	ldr	r2, [pc, #468]	; (8101404 <main+0x1e8>)
 810122e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101232:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101236:	4b73      	ldr	r3, [pc, #460]	; (8101404 <main+0x1e8>)
 8101238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810123c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101240:	603b      	str	r3, [r7, #0]
 8101242:	683b      	ldr	r3, [r7, #0]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101244:	2001      	movs	r0, #1
 8101246:	f001 f83d 	bl	81022c4 <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 810124a:	f001 fe6d 	bl	8102f28 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810124e:	2201      	movs	r2, #1
 8101250:	2102      	movs	r1, #2
 8101252:	2000      	movs	r0, #0
 8101254:	f001 fdee 	bl	8102e34 <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101258:	4b6b      	ldr	r3, [pc, #428]	; (8101408 <main+0x1ec>)
 810125a:	681b      	ldr	r3, [r3, #0]
 810125c:	091b      	lsrs	r3, r3, #4
 810125e:	f003 030f 	and.w	r3, r3, #15
 8101262:	2b07      	cmp	r3, #7
 8101264:	d108      	bne.n	8101278 <main+0x5c>
 8101266:	4b69      	ldr	r3, [pc, #420]	; (810140c <main+0x1f0>)
 8101268:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810126c:	4a67      	ldr	r2, [pc, #412]	; (810140c <main+0x1f0>)
 810126e:	f043 0301 	orr.w	r3, r3, #1
 8101272:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8101276:	e007      	b.n	8101288 <main+0x6c>
 8101278:	4b64      	ldr	r3, [pc, #400]	; (810140c <main+0x1f0>)
 810127a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810127e:	4a63      	ldr	r2, [pc, #396]	; (810140c <main+0x1f0>)
 8101280:	f043 0301 	orr.w	r3, r3, #1
 8101284:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	HAL_NVIC_ClearPendingIRQ(HSEM2_IRQn);
 8101288:	207e      	movs	r0, #126	; 0x7e
 810128a:	f000 fe1a 	bl	8101ec2 <HAL_NVIC_ClearPendingIRQ>

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810128e:	f000 fc13 	bl	8101ab8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101292:	f7ff febd 	bl	8101010 <MX_GPIO_Init>
  MX_I2C2_Init();
 8101296:	f7ff fef3 	bl	8101080 <MX_I2C2_Init>
  MX_SPI1_Init();
 810129a:	f000 f8d3 	bl	8101444 <MX_SPI1_Init>
  MX_TIM2_Init();
 810129e:	f000 fafb 	bl	8101898 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	/* Inilitize the mailbox use notify the other core on new message */
	MAILBOX_Init();
 81012a2:	f008 f949 	bl	8109538 <MAILBOX_Init>

	if (MX_OPENAMP_Init(RPMSG_REMOTE, NULL)!= HAL_OK)
 81012a6:	2100      	movs	r1, #0
 81012a8:	2001      	movs	r0, #1
 81012aa:	f008 fa4f 	bl	810974c <MX_OPENAMP_Init>
 81012ae:	4603      	mov	r3, r0
 81012b0:	2b00      	cmp	r3, #0
 81012b2:	d001      	beq.n	81012b8 <main+0x9c>
	{
		Error_Handler();
 81012b4:	f000 f8c0 	bl	8101438 <Error_Handler>
	}

	/* create a endpoint for rmpsg communication */
	status = OPENAMP_create_endpoint(&rp_endpoint, RPMSG_SERVICE_NAME, RPMSG_ADDR_ANY,
 81012b8:	2300      	movs	r3, #0
 81012ba:	9300      	str	r3, [sp, #0]
 81012bc:	4b54      	ldr	r3, [pc, #336]	; (8101410 <main+0x1f4>)
 81012be:	f04f 32ff 	mov.w	r2, #4294967295
 81012c2:	4954      	ldr	r1, [pc, #336]	; (8101414 <main+0x1f8>)
 81012c4:	4854      	ldr	r0, [pc, #336]	; (8101418 <main+0x1fc>)
 81012c6:	f008 fad7 	bl	8109878 <OPENAMP_create_endpoint>
 81012ca:	6078      	str	r0, [r7, #4]
			rpmsg_recv_callback, NULL);
	if (status < 0)
 81012cc:	687b      	ldr	r3, [r7, #4]
 81012ce:	2b00      	cmp	r3, #0
 81012d0:	da17      	bge.n	8101302 <main+0xe6>
	{
		Error_Handler();
 81012d2:	f000 f8b1 	bl	8101438 <Error_Handler>
	}

	/* Pingpong application*/
	/* Reveice an interger from the master, incremennt it and send back the result to the master*/
	while (message < 100)
 81012d6:	e014      	b.n	8101302 <main+0xe6>
	{
		message = receive_message();
 81012d8:	f7ff fe2a 	bl	8100f30 <receive_message>
 81012dc:	4603      	mov	r3, r0
 81012de:	4a4f      	ldr	r2, [pc, #316]	; (810141c <main+0x200>)
 81012e0:	6013      	str	r3, [r2, #0]
		message++;
 81012e2:	4b4e      	ldr	r3, [pc, #312]	; (810141c <main+0x200>)
 81012e4:	681b      	ldr	r3, [r3, #0]
 81012e6:	3301      	adds	r3, #1
 81012e8:	4a4c      	ldr	r2, [pc, #304]	; (810141c <main+0x200>)
 81012ea:	6013      	str	r3, [r2, #0]
		status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 81012ec:	2204      	movs	r2, #4
 81012ee:	494b      	ldr	r1, [pc, #300]	; (810141c <main+0x200>)
 81012f0:	4849      	ldr	r0, [pc, #292]	; (8101418 <main+0x1fc>)
 81012f2:	f7ff ff73 	bl	81011dc <rpmsg_send>
 81012f6:	6078      	str	r0, [r7, #4]
		if (status < 0)
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	2b00      	cmp	r3, #0
 81012fc:	da01      	bge.n	8101302 <main+0xe6>
		{
			Error_Handler();
 81012fe:	f000 f89b 	bl	8101438 <Error_Handler>
	while (message < 100)
 8101302:	4b46      	ldr	r3, [pc, #280]	; (810141c <main+0x200>)
 8101304:	681b      	ldr	r3, [r3, #0]
 8101306:	2b63      	cmp	r3, #99	; 0x63
 8101308:	d9e6      	bls.n	81012d8 <main+0xbc>
		}
	}

	chasisIMU.deviceAddress = 0x68<<1;
 810130a:	4b45      	ldr	r3, [pc, #276]	; (8101420 <main+0x204>)
 810130c:	22d0      	movs	r2, #208	; 0xd0
 810130e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	chasisIMU.i2cID = hi2c2;
 8101312:	4a43      	ldr	r2, [pc, #268]	; (8101420 <main+0x204>)
 8101314:	4b43      	ldr	r3, [pc, #268]	; (8101424 <main+0x208>)
 8101316:	4610      	mov	r0, r2
 8101318:	4619      	mov	r1, r3
 810131a:	234c      	movs	r3, #76	; 0x4c
 810131c:	461a      	mov	r2, r3
 810131e:	f009 f955 	bl	810a5cc <memcpy>
	initMPU(chasisIMU);
 8101322:	4e3f      	ldr	r6, [pc, #252]	; (8101420 <main+0x204>)
 8101324:	466d      	mov	r5, sp
 8101326:	f106 0410 	add.w	r4, r6, #16
 810132a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810132c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810132e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101330:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101332:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101334:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101336:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810133a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810133e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8101342:	f008 f8c3 	bl	81094cc <initMPU>

	initAHRS(&chasisIMUAHRS);
 8101346:	4838      	ldr	r0, [pc, #224]	; (8101428 <main+0x20c>)
 8101348:	f007 fece 	bl	81090e8 <initAHRS>

	initServo(chasisServo, htim2, TIM_CHANNEL_1, TIM2);
 810134c:	4c37      	ldr	r4, [pc, #220]	; (810142c <main+0x210>)
 810134e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8101352:	9325      	str	r3, [sp, #148]	; 0x94
 8101354:	2300      	movs	r3, #0
 8101356:	9324      	str	r3, [sp, #144]	; 0x90
 8101358:	4a35      	ldr	r2, [pc, #212]	; (8101430 <main+0x214>)
 810135a:	ab11      	add	r3, sp, #68	; 0x44
 810135c:	4611      	mov	r1, r2
 810135e:	224c      	movs	r2, #76	; 0x4c
 8101360:	4618      	mov	r0, r3
 8101362:	f009 f933 	bl	810a5cc <memcpy>
 8101366:	4668      	mov	r0, sp
 8101368:	f104 0310 	add.w	r3, r4, #16
 810136c:	2244      	movs	r2, #68	; 0x44
 810136e:	4619      	mov	r1, r3
 8101370:	f009 f92c 	bl	810a5cc <memcpy>
 8101374:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8101378:	f008 fac4 	bl	8109904 <initServo>
	initServo(lidarServo, htim2, TIM_CHANNEL_2, TIM2);
 810137c:	4c2d      	ldr	r4, [pc, #180]	; (8101434 <main+0x218>)
 810137e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8101382:	9325      	str	r3, [sp, #148]	; 0x94
 8101384:	2304      	movs	r3, #4
 8101386:	9324      	str	r3, [sp, #144]	; 0x90
 8101388:	4a29      	ldr	r2, [pc, #164]	; (8101430 <main+0x214>)
 810138a:	ab11      	add	r3, sp, #68	; 0x44
 810138c:	4611      	mov	r1, r2
 810138e:	224c      	movs	r2, #76	; 0x4c
 8101390:	4618      	mov	r0, r3
 8101392:	f009 f91b 	bl	810a5cc <memcpy>
 8101396:	4668      	mov	r0, sp
 8101398:	f104 0310 	add.w	r3, r4, #16
 810139c:	2244      	movs	r2, #68	; 0x44
 810139e:	4619      	mov	r1, r3
 81013a0:	f009 f914 	bl	810a5cc <memcpy>
 81013a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81013a8:	f008 faac 	bl	8109904 <initServo>
	startPWM(chasisServo, 1500);
 81013ac:	4c1f      	ldr	r4, [pc, #124]	; (810142c <main+0x210>)
 81013ae:	f240 53dc 	movw	r3, #1500	; 0x5dc
 81013b2:	9311      	str	r3, [sp, #68]	; 0x44
 81013b4:	4668      	mov	r0, sp
 81013b6:	f104 0310 	add.w	r3, r4, #16
 81013ba:	2244      	movs	r2, #68	; 0x44
 81013bc:	4619      	mov	r1, r3
 81013be:	f009 f905 	bl	810a5cc <memcpy>
 81013c2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81013c6:	f008 fab8 	bl	810993a <startPWM>
  /* USER CODE BEGIN WHILE */


	while (1)
	{
		runAHRSCycle();
 81013ca:	f007 fead 	bl	8109128 <runAHRSCycle>
		sendAngles(chasisIMUAHRS, chasisIMUAHRS);
 81013ce:	4e16      	ldr	r6, [pc, #88]	; (8101428 <main+0x20c>)
 81013d0:	4a15      	ldr	r2, [pc, #84]	; (8101428 <main+0x20c>)
 81013d2:	ab0f      	add	r3, sp, #60	; 0x3c
 81013d4:	4611      	mov	r1, r2
 81013d6:	224c      	movs	r2, #76	; 0x4c
 81013d8:	4618      	mov	r0, r3
 81013da:	f009 f8f7 	bl	810a5cc <memcpy>
 81013de:	466d      	mov	r5, sp
 81013e0:	f106 0410 	add.w	r4, r6, #16
 81013e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81013e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81013e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81013ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81013ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81013ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81013f0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 81013f4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 81013f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 81013fc:	f7ff fdac 	bl	8100f58 <sendAngles>
		runAHRSCycle();
 8101400:	e7e3      	b.n	81013ca <main+0x1ae>
 8101402:	bf00      	nop
 8101404:	58024400 	.word	0x58024400
 8101408:	e000ed00 	.word	0xe000ed00
 810140c:	58026400 	.word	0x58026400
 8101410:	08100eed 	.word	0x08100eed
 8101414:	0810ede0 	.word	0x0810ede0
 8101418:	1000046c 	.word	0x1000046c
 810141c:	10000414 	.word	0x10000414
 8101420:	1000041c 	.word	0x1000041c
 8101424:	100003c8 	.word	0x100003c8
 8101428:	100004b0 	.word	0x100004b0
 810142c:	100005f4 	.word	0x100005f4
 8101430:	10000584 	.word	0x10000584
 8101434:	10000648 	.word	0x10000648

08101438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101438:	b480      	push	{r7}
 810143a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810143c:	b672      	cpsid	i
}
 810143e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8101440:	e7fe      	b.n	8101440 <Error_Handler+0x8>
	...

08101444 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8101444:	b580      	push	{r7, lr}
 8101446:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8101448:	4b28      	ldr	r3, [pc, #160]	; (81014ec <MX_SPI1_Init+0xa8>)
 810144a:	4a29      	ldr	r2, [pc, #164]	; (81014f0 <MX_SPI1_Init+0xac>)
 810144c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810144e:	4b27      	ldr	r3, [pc, #156]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101450:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8101454:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8101456:	4b25      	ldr	r3, [pc, #148]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101458:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 810145c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 810145e:	4b23      	ldr	r3, [pc, #140]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101460:	2203      	movs	r2, #3
 8101462:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8101464:	4b21      	ldr	r3, [pc, #132]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101466:	2200      	movs	r2, #0
 8101468:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 810146a:	4b20      	ldr	r3, [pc, #128]	; (81014ec <MX_SPI1_Init+0xa8>)
 810146c:	2200      	movs	r2, #0
 810146e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8101470:	4b1e      	ldr	r3, [pc, #120]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101472:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101476:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8101478:	4b1c      	ldr	r3, [pc, #112]	; (81014ec <MX_SPI1_Init+0xa8>)
 810147a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 810147e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8101480:	4b1a      	ldr	r3, [pc, #104]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101482:	2200      	movs	r2, #0
 8101484:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8101486:	4b19      	ldr	r3, [pc, #100]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101488:	2200      	movs	r2, #0
 810148a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810148c:	4b17      	ldr	r3, [pc, #92]	; (81014ec <MX_SPI1_Init+0xa8>)
 810148e:	2200      	movs	r2, #0
 8101490:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8101492:	4b16      	ldr	r3, [pc, #88]	; (81014ec <MX_SPI1_Init+0xa8>)
 8101494:	2200      	movs	r2, #0
 8101496:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101498:	4b14      	ldr	r3, [pc, #80]	; (81014ec <MX_SPI1_Init+0xa8>)
 810149a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810149e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81014a0:	4b12      	ldr	r3, [pc, #72]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014a2:	2200      	movs	r2, #0
 81014a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81014a6:	4b11      	ldr	r3, [pc, #68]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014a8:	2200      	movs	r2, #0
 81014aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81014ac:	4b0f      	ldr	r3, [pc, #60]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014ae:	2200      	movs	r2, #0
 81014b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81014b2:	4b0e      	ldr	r3, [pc, #56]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014b4:	2200      	movs	r2, #0
 81014b6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81014b8:	4b0c      	ldr	r3, [pc, #48]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014ba:	2200      	movs	r2, #0
 81014bc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81014be:	4b0b      	ldr	r3, [pc, #44]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014c0:	2200      	movs	r2, #0
 81014c2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81014c4:	4b09      	ldr	r3, [pc, #36]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014c6:	2200      	movs	r2, #0
 81014c8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81014ca:	4b08      	ldr	r3, [pc, #32]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014cc:	2200      	movs	r2, #0
 81014ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81014d0:	4b06      	ldr	r3, [pc, #24]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014d2:	2200      	movs	r2, #0
 81014d4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81014d6:	4805      	ldr	r0, [pc, #20]	; (81014ec <MX_SPI1_Init+0xa8>)
 81014d8:	f002 ff52 	bl	8104380 <HAL_SPI_Init>
 81014dc:	4603      	mov	r3, r0
 81014de:	2b00      	cmp	r3, #0
 81014e0:	d001      	beq.n	81014e6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 81014e2:	f7ff ffa9 	bl	8101438 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 81014e6:	bf00      	nop
 81014e8:	bd80      	pop	{r7, pc}
 81014ea:	bf00      	nop
 81014ec:	100004fc 	.word	0x100004fc
 81014f0:	40013000 	.word	0x40013000

081014f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 81014f4:	b580      	push	{r7, lr}
 81014f6:	b0ba      	sub	sp, #232	; 0xe8
 81014f8:	af00      	add	r7, sp, #0
 81014fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81014fc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101500:	2200      	movs	r2, #0
 8101502:	601a      	str	r2, [r3, #0]
 8101504:	605a      	str	r2, [r3, #4]
 8101506:	609a      	str	r2, [r3, #8]
 8101508:	60da      	str	r2, [r3, #12]
 810150a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810150c:	f107 0318 	add.w	r3, r7, #24
 8101510:	22bc      	movs	r2, #188	; 0xbc
 8101512:	2100      	movs	r1, #0
 8101514:	4618      	mov	r0, r3
 8101516:	f009 f867 	bl	810a5e8 <memset>
  if(spiHandle->Instance==SPI1)
 810151a:	687b      	ldr	r3, [r7, #4]
 810151c:	681b      	ldr	r3, [r3, #0]
 810151e:	4a36      	ldr	r2, [pc, #216]	; (81015f8 <HAL_SPI_MspInit+0x104>)
 8101520:	4293      	cmp	r3, r2
 8101522:	d165      	bne.n	81015f0 <HAL_SPI_MspInit+0xfc>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8101524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101528:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 810152a:	2300      	movs	r3, #0
 810152c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810152e:	f107 0318 	add.w	r3, r7, #24
 8101532:	4618      	mov	r0, r3
 8101534:	f001 fe80 	bl	8103238 <HAL_RCCEx_PeriphCLKConfig>
 8101538:	4603      	mov	r3, r0
 810153a:	2b00      	cmp	r3, #0
 810153c:	d001      	beq.n	8101542 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 810153e:	f7ff ff7b 	bl	8101438 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8101542:	4b2e      	ldr	r3, [pc, #184]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101548:	4a2c      	ldr	r2, [pc, #176]	; (81015fc <HAL_SPI_MspInit+0x108>)
 810154a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 810154e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101552:	4b2a      	ldr	r3, [pc, #168]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101558:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810155c:	617b      	str	r3, [r7, #20]
 810155e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101560:	4b26      	ldr	r3, [pc, #152]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101566:	4a25      	ldr	r2, [pc, #148]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101568:	f043 0301 	orr.w	r3, r3, #1
 810156c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101570:	4b22      	ldr	r3, [pc, #136]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101576:	f003 0301 	and.w	r3, r3, #1
 810157a:	613b      	str	r3, [r7, #16]
 810157c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810157e:	4b1f      	ldr	r3, [pc, #124]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101584:	4a1d      	ldr	r2, [pc, #116]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101586:	f043 0308 	orr.w	r3, r3, #8
 810158a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810158e:	4b1b      	ldr	r3, [pc, #108]	; (81015fc <HAL_SPI_MspInit+0x108>)
 8101590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101594:	f003 0308 	and.w	r3, r3, #8
 8101598:	60fb      	str	r3, [r7, #12]
 810159a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 810159c:	2320      	movs	r3, #32
 810159e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015a2:	2302      	movs	r3, #2
 81015a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015a8:	2300      	movs	r3, #0
 81015aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015ae:	2300      	movs	r3, #0
 81015b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81015b4:	2305      	movs	r3, #5
 81015b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81015ba:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81015be:	4619      	mov	r1, r3
 81015c0:	480f      	ldr	r0, [pc, #60]	; (8101600 <HAL_SPI_MspInit+0x10c>)
 81015c2:	f000 fca1 	bl	8101f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 81015c6:	2380      	movs	r3, #128	; 0x80
 81015c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015cc:	2302      	movs	r3, #2
 81015ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d2:	2300      	movs	r3, #0
 81015d4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015d8:	2300      	movs	r3, #0
 81015da:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81015de:	2305      	movs	r3, #5
 81015e0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81015e4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81015e8:	4619      	mov	r1, r3
 81015ea:	4806      	ldr	r0, [pc, #24]	; (8101604 <HAL_SPI_MspInit+0x110>)
 81015ec:	f000 fc8c 	bl	8101f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 81015f0:	bf00      	nop
 81015f2:	37e8      	adds	r7, #232	; 0xe8
 81015f4:	46bd      	mov	sp, r7
 81015f6:	bd80      	pop	{r7, pc}
 81015f8:	40013000 	.word	0x40013000
 81015fc:	58024400 	.word	0x58024400
 8101600:	58020000 	.word	0x58020000
 8101604:	58020c00 	.word	0x58020c00

08101608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101608:	b580      	push	{r7, lr}
 810160a:	b082      	sub	sp, #8
 810160c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810160e:	4b15      	ldr	r3, [pc, #84]	; (8101664 <HAL_MspInit+0x5c>)
 8101610:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101614:	4a13      	ldr	r2, [pc, #76]	; (8101664 <HAL_MspInit+0x5c>)
 8101616:	f043 0302 	orr.w	r3, r3, #2
 810161a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810161e:	4b11      	ldr	r3, [pc, #68]	; (8101664 <HAL_MspInit+0x5c>)
 8101620:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101624:	f003 0302 	and.w	r3, r3, #2
 8101628:	607b      	str	r3, [r7, #4]
 810162a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* CM7_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM7_SEV_IRQn, 4, 0);
 810162c:	2200      	movs	r2, #0
 810162e:	2104      	movs	r1, #4
 8101630:	2040      	movs	r0, #64	; 0x40
 8101632:	f000 fc12 	bl	8101e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM7_SEV_IRQn);
 8101636:	2040      	movs	r0, #64	; 0x40
 8101638:	f000 fc29 	bl	8101e8e <HAL_NVIC_EnableIRQ>
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 4, 0);
 810163c:	2200      	movs	r2, #0
 810163e:	2104      	movs	r1, #4
 8101640:	207e      	movs	r0, #126	; 0x7e
 8101642:	f000 fc0a 	bl	8101e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8101646:	207e      	movs	r0, #126	; 0x7e
 8101648:	f000 fc21 	bl	8101e8e <HAL_NVIC_EnableIRQ>
  /* HOLD_CORE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HOLD_CORE_IRQn, 4, 0);
 810164c:	2200      	movs	r2, #0
 810164e:	2104      	movs	r1, #4
 8101650:	2094      	movs	r0, #148	; 0x94
 8101652:	f000 fc02 	bl	8101e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HOLD_CORE_IRQn);
 8101656:	2094      	movs	r0, #148	; 0x94
 8101658:	f000 fc19 	bl	8101e8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810165c:	bf00      	nop
 810165e:	3708      	adds	r7, #8
 8101660:	46bd      	mov	sp, r7
 8101662:	bd80      	pop	{r7, pc}
 8101664:	58024400 	.word	0x58024400

08101668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101668:	b480      	push	{r7}
 810166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810166c:	e7fe      	b.n	810166c <NMI_Handler+0x4>

0810166e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810166e:	b480      	push	{r7}
 8101670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101672:	e7fe      	b.n	8101672 <HardFault_Handler+0x4>

08101674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101674:	b480      	push	{r7}
 8101676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101678:	e7fe      	b.n	8101678 <MemManage_Handler+0x4>

0810167a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810167a:	b480      	push	{r7}
 810167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810167e:	e7fe      	b.n	810167e <BusFault_Handler+0x4>

08101680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101680:	b480      	push	{r7}
 8101682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101684:	e7fe      	b.n	8101684 <UsageFault_Handler+0x4>

08101686 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101686:	b480      	push	{r7}
 8101688:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810168a:	bf00      	nop
 810168c:	46bd      	mov	sp, r7
 810168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101692:	4770      	bx	lr

08101694 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101694:	b480      	push	{r7}
 8101696:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101698:	bf00      	nop
 810169a:	46bd      	mov	sp, r7
 810169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016a0:	4770      	bx	lr

081016a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81016a2:	b480      	push	{r7}
 81016a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81016a6:	bf00      	nop
 81016a8:	46bd      	mov	sp, r7
 81016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016ae:	4770      	bx	lr

081016b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81016b0:	b580      	push	{r7, lr}
 81016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81016b4:	f000 fa94 	bl	8101be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81016b8:	bf00      	nop
 81016ba:	bd80      	pop	{r7, pc}

081016bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81016bc:	b580      	push	{r7, lr}
 81016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81016c0:	4802      	ldr	r0, [pc, #8]	; (81016cc <TIM2_IRQHandler+0x10>)
 81016c2:	f003 f8d9 	bl	8104878 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81016c6:	bf00      	nop
 81016c8:	bd80      	pop	{r7, pc}
 81016ca:	bf00      	nop
 81016cc:	10000584 	.word	0x10000584

081016d0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 81016d0:	b580      	push	{r7, lr}
 81016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 81016d4:	4802      	ldr	r0, [pc, #8]	; (81016e0 <I2C2_EV_IRQHandler+0x10>)
 81016d6:	f001 f8df 	bl	8102898 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 81016da:	bf00      	nop
 81016dc:	bd80      	pop	{r7, pc}
 81016de:	bf00      	nop
 81016e0:	100003c8 	.word	0x100003c8

081016e4 <CM7_SEV_IRQHandler>:

/**
  * @brief This function handles CM7 send event interrupt for CM4.
  */
void CM7_SEV_IRQHandler(void)
{
 81016e4:	b480      	push	{r7}
 81016e6:	af00      	add	r7, sp, #0

  /* USER CODE END CM7_SEV_IRQn 0 */
  /* USER CODE BEGIN CM7_SEV_IRQn 1 */

  /* USER CODE END CM7_SEV_IRQn 1 */
}
 81016e8:	bf00      	nop
 81016ea:	46bd      	mov	sp, r7
 81016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016f0:	4770      	bx	lr

081016f2 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 81016f2:	b580      	push	{r7, lr}
 81016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 81016f6:	f000 fdf7 	bl	81022e8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 81016fa:	bf00      	nop
 81016fc:	bd80      	pop	{r7, pc}

081016fe <HOLD_CORE_IRQHandler>:

/**
  * @brief This function handles Hold core interrupt.
  */
void HOLD_CORE_IRQHandler(void)
{
 81016fe:	b480      	push	{r7}
 8101700:	af00      	add	r7, sp, #0

  /* USER CODE END HOLD_CORE_IRQn 0 */
  /* USER CODE BEGIN HOLD_CORE_IRQn 1 */

  /* USER CODE END HOLD_CORE_IRQn 1 */
}
 8101702:	bf00      	nop
 8101704:	46bd      	mov	sp, r7
 8101706:	f85d 7b04 	ldr.w	r7, [sp], #4
 810170a:	4770      	bx	lr

0810170c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 810170c:	b480      	push	{r7}
 810170e:	af00      	add	r7, sp, #0
	return 1;
 8101710:	2301      	movs	r3, #1
}
 8101712:	4618      	mov	r0, r3
 8101714:	46bd      	mov	sp, r7
 8101716:	f85d 7b04 	ldr.w	r7, [sp], #4
 810171a:	4770      	bx	lr

0810171c <_kill>:

int _kill(int pid, int sig)
{
 810171c:	b580      	push	{r7, lr}
 810171e:	b082      	sub	sp, #8
 8101720:	af00      	add	r7, sp, #0
 8101722:	6078      	str	r0, [r7, #4]
 8101724:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8101726:	f008 ff05 	bl	810a534 <__errno>
 810172a:	4603      	mov	r3, r0
 810172c:	2216      	movs	r2, #22
 810172e:	601a      	str	r2, [r3, #0]
	return -1;
 8101730:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101734:	4618      	mov	r0, r3
 8101736:	3708      	adds	r7, #8
 8101738:	46bd      	mov	sp, r7
 810173a:	bd80      	pop	{r7, pc}

0810173c <_exit>:

void _exit (int status)
{
 810173c:	b580      	push	{r7, lr}
 810173e:	b082      	sub	sp, #8
 8101740:	af00      	add	r7, sp, #0
 8101742:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8101744:	f04f 31ff 	mov.w	r1, #4294967295
 8101748:	6878      	ldr	r0, [r7, #4]
 810174a:	f7ff ffe7 	bl	810171c <_kill>
	while (1) {}		/* Make sure we hang here */
 810174e:	e7fe      	b.n	810174e <_exit+0x12>

08101750 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101750:	b580      	push	{r7, lr}
 8101752:	b086      	sub	sp, #24
 8101754:	af00      	add	r7, sp, #0
 8101756:	60f8      	str	r0, [r7, #12]
 8101758:	60b9      	str	r1, [r7, #8]
 810175a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810175c:	2300      	movs	r3, #0
 810175e:	617b      	str	r3, [r7, #20]
 8101760:	e00a      	b.n	8101778 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8101762:	f3af 8000 	nop.w
 8101766:	4601      	mov	r1, r0
 8101768:	68bb      	ldr	r3, [r7, #8]
 810176a:	1c5a      	adds	r2, r3, #1
 810176c:	60ba      	str	r2, [r7, #8]
 810176e:	b2ca      	uxtb	r2, r1
 8101770:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101772:	697b      	ldr	r3, [r7, #20]
 8101774:	3301      	adds	r3, #1
 8101776:	617b      	str	r3, [r7, #20]
 8101778:	697a      	ldr	r2, [r7, #20]
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	429a      	cmp	r2, r3
 810177e:	dbf0      	blt.n	8101762 <_read+0x12>
	}

return len;
 8101780:	687b      	ldr	r3, [r7, #4]
}
 8101782:	4618      	mov	r0, r3
 8101784:	3718      	adds	r7, #24
 8101786:	46bd      	mov	sp, r7
 8101788:	bd80      	pop	{r7, pc}

0810178a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 810178a:	b580      	push	{r7, lr}
 810178c:	b086      	sub	sp, #24
 810178e:	af00      	add	r7, sp, #0
 8101790:	60f8      	str	r0, [r7, #12]
 8101792:	60b9      	str	r1, [r7, #8]
 8101794:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101796:	2300      	movs	r3, #0
 8101798:	617b      	str	r3, [r7, #20]
 810179a:	e009      	b.n	81017b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 810179c:	68bb      	ldr	r3, [r7, #8]
 810179e:	1c5a      	adds	r2, r3, #1
 81017a0:	60ba      	str	r2, [r7, #8]
 81017a2:	781b      	ldrb	r3, [r3, #0]
 81017a4:	4618      	mov	r0, r3
 81017a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81017aa:	697b      	ldr	r3, [r7, #20]
 81017ac:	3301      	adds	r3, #1
 81017ae:	617b      	str	r3, [r7, #20]
 81017b0:	697a      	ldr	r2, [r7, #20]
 81017b2:	687b      	ldr	r3, [r7, #4]
 81017b4:	429a      	cmp	r2, r3
 81017b6:	dbf1      	blt.n	810179c <_write+0x12>
	}
	return len;
 81017b8:	687b      	ldr	r3, [r7, #4]
}
 81017ba:	4618      	mov	r0, r3
 81017bc:	3718      	adds	r7, #24
 81017be:	46bd      	mov	sp, r7
 81017c0:	bd80      	pop	{r7, pc}

081017c2 <_close>:

int _close(int file)
{
 81017c2:	b480      	push	{r7}
 81017c4:	b083      	sub	sp, #12
 81017c6:	af00      	add	r7, sp, #0
 81017c8:	6078      	str	r0, [r7, #4]
	return -1;
 81017ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 81017ce:	4618      	mov	r0, r3
 81017d0:	370c      	adds	r7, #12
 81017d2:	46bd      	mov	sp, r7
 81017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017d8:	4770      	bx	lr

081017da <_fstat>:


int _fstat(int file, struct stat *st)
{
 81017da:	b480      	push	{r7}
 81017dc:	b083      	sub	sp, #12
 81017de:	af00      	add	r7, sp, #0
 81017e0:	6078      	str	r0, [r7, #4]
 81017e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 81017e4:	683b      	ldr	r3, [r7, #0]
 81017e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81017ea:	605a      	str	r2, [r3, #4]
	return 0;
 81017ec:	2300      	movs	r3, #0
}
 81017ee:	4618      	mov	r0, r3
 81017f0:	370c      	adds	r7, #12
 81017f2:	46bd      	mov	sp, r7
 81017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017f8:	4770      	bx	lr

081017fa <_isatty>:

int _isatty(int file)
{
 81017fa:	b480      	push	{r7}
 81017fc:	b083      	sub	sp, #12
 81017fe:	af00      	add	r7, sp, #0
 8101800:	6078      	str	r0, [r7, #4]
	return 1;
 8101802:	2301      	movs	r3, #1
}
 8101804:	4618      	mov	r0, r3
 8101806:	370c      	adds	r7, #12
 8101808:	46bd      	mov	sp, r7
 810180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810180e:	4770      	bx	lr

08101810 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101810:	b480      	push	{r7}
 8101812:	b085      	sub	sp, #20
 8101814:	af00      	add	r7, sp, #0
 8101816:	60f8      	str	r0, [r7, #12]
 8101818:	60b9      	str	r1, [r7, #8]
 810181a:	607a      	str	r2, [r7, #4]
	return 0;
 810181c:	2300      	movs	r3, #0
}
 810181e:	4618      	mov	r0, r3
 8101820:	3714      	adds	r7, #20
 8101822:	46bd      	mov	sp, r7
 8101824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101828:	4770      	bx	lr
	...

0810182c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 810182c:	b580      	push	{r7, lr}
 810182e:	b086      	sub	sp, #24
 8101830:	af00      	add	r7, sp, #0
 8101832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101834:	4a14      	ldr	r2, [pc, #80]	; (8101888 <_sbrk+0x5c>)
 8101836:	4b15      	ldr	r3, [pc, #84]	; (810188c <_sbrk+0x60>)
 8101838:	1ad3      	subs	r3, r2, r3
 810183a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 810183c:	697b      	ldr	r3, [r7, #20]
 810183e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101840:	4b13      	ldr	r3, [pc, #76]	; (8101890 <_sbrk+0x64>)
 8101842:	681b      	ldr	r3, [r3, #0]
 8101844:	2b00      	cmp	r3, #0
 8101846:	d102      	bne.n	810184e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101848:	4b11      	ldr	r3, [pc, #68]	; (8101890 <_sbrk+0x64>)
 810184a:	4a12      	ldr	r2, [pc, #72]	; (8101894 <_sbrk+0x68>)
 810184c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810184e:	4b10      	ldr	r3, [pc, #64]	; (8101890 <_sbrk+0x64>)
 8101850:	681a      	ldr	r2, [r3, #0]
 8101852:	687b      	ldr	r3, [r7, #4]
 8101854:	4413      	add	r3, r2
 8101856:	693a      	ldr	r2, [r7, #16]
 8101858:	429a      	cmp	r2, r3
 810185a:	d207      	bcs.n	810186c <_sbrk+0x40>
  {
    errno = ENOMEM;
 810185c:	f008 fe6a 	bl	810a534 <__errno>
 8101860:	4603      	mov	r3, r0
 8101862:	220c      	movs	r2, #12
 8101864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101866:	f04f 33ff 	mov.w	r3, #4294967295
 810186a:	e009      	b.n	8101880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 810186c:	4b08      	ldr	r3, [pc, #32]	; (8101890 <_sbrk+0x64>)
 810186e:	681b      	ldr	r3, [r3, #0]
 8101870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101872:	4b07      	ldr	r3, [pc, #28]	; (8101890 <_sbrk+0x64>)
 8101874:	681a      	ldr	r2, [r3, #0]
 8101876:	687b      	ldr	r3, [r7, #4]
 8101878:	4413      	add	r3, r2
 810187a:	4a05      	ldr	r2, [pc, #20]	; (8101890 <_sbrk+0x64>)
 810187c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810187e:	68fb      	ldr	r3, [r7, #12]
}
 8101880:	4618      	mov	r0, r3
 8101882:	3718      	adds	r7, #24
 8101884:	46bd      	mov	sp, r7
 8101886:	bd80      	pop	{r7, pc}
 8101888:	10048000 	.word	0x10048000
 810188c:	00000400 	.word	0x00000400
 8101890:	100002b8 	.word	0x100002b8
 8101894:	100006b0 	.word	0x100006b0

08101898 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8101898:	b580      	push	{r7, lr}
 810189a:	b08a      	sub	sp, #40	; 0x28
 810189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810189e:	f107 031c 	add.w	r3, r7, #28
 81018a2:	2200      	movs	r2, #0
 81018a4:	601a      	str	r2, [r3, #0]
 81018a6:	605a      	str	r2, [r3, #4]
 81018a8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81018aa:	463b      	mov	r3, r7
 81018ac:	2200      	movs	r2, #0
 81018ae:	601a      	str	r2, [r3, #0]
 81018b0:	605a      	str	r2, [r3, #4]
 81018b2:	609a      	str	r2, [r3, #8]
 81018b4:	60da      	str	r2, [r3, #12]
 81018b6:	611a      	str	r2, [r3, #16]
 81018b8:	615a      	str	r2, [r3, #20]
 81018ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 81018bc:	4b28      	ldr	r3, [pc, #160]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 81018c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75;
 81018c4:	4b26      	ldr	r3, [pc, #152]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018c6:	224b      	movs	r2, #75	; 0x4b
 81018c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 81018ca:	4b25      	ldr	r3, [pc, #148]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018cc:	2200      	movs	r2, #0
 81018ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 81018d0:	4b23      	ldr	r3, [pc, #140]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018d2:	f644 6220 	movw	r2, #20000	; 0x4e20
 81018d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81018d8:	4b21      	ldr	r3, [pc, #132]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018da:	2200      	movs	r2, #0
 81018dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 81018de:	4b20      	ldr	r3, [pc, #128]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018e0:	2280      	movs	r2, #128	; 0x80
 81018e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 81018e4:	481e      	ldr	r0, [pc, #120]	; (8101960 <MX_TIM2_Init+0xc8>)
 81018e6:	f002 fe68 	bl	81045ba <HAL_TIM_PWM_Init>
 81018ea:	4603      	mov	r3, r0
 81018ec:	2b00      	cmp	r3, #0
 81018ee:	d001      	beq.n	81018f4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 81018f0:	f7ff fda2 	bl	8101438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81018f4:	2300      	movs	r3, #0
 81018f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81018f8:	2300      	movs	r3, #0
 81018fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 81018fc:	f107 031c 	add.w	r3, r7, #28
 8101900:	4619      	mov	r1, r3
 8101902:	4817      	ldr	r0, [pc, #92]	; (8101960 <MX_TIM2_Init+0xc8>)
 8101904:	f003 fda8 	bl	8105458 <HAL_TIMEx_MasterConfigSynchronization>
 8101908:	4603      	mov	r3, r0
 810190a:	2b00      	cmp	r3, #0
 810190c:	d001      	beq.n	8101912 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 810190e:	f7ff fd93 	bl	8101438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101912:	2360      	movs	r3, #96	; 0x60
 8101914:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8101916:	f240 53dc 	movw	r3, #1500	; 0x5dc
 810191a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 810191c:	2300      	movs	r3, #0
 810191e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101920:	2300      	movs	r3, #0
 8101922:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101924:	463b      	mov	r3, r7
 8101926:	2200      	movs	r2, #0
 8101928:	4619      	mov	r1, r3
 810192a:	480d      	ldr	r0, [pc, #52]	; (8101960 <MX_TIM2_Init+0xc8>)
 810192c:	f003 f8c4 	bl	8104ab8 <HAL_TIM_PWM_ConfigChannel>
 8101930:	4603      	mov	r3, r0
 8101932:	2b00      	cmp	r3, #0
 8101934:	d001      	beq.n	810193a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8101936:	f7ff fd7f 	bl	8101438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 810193a:	463b      	mov	r3, r7
 810193c:	2204      	movs	r2, #4
 810193e:	4619      	mov	r1, r3
 8101940:	4807      	ldr	r0, [pc, #28]	; (8101960 <MX_TIM2_Init+0xc8>)
 8101942:	f003 f8b9 	bl	8104ab8 <HAL_TIM_PWM_ConfigChannel>
 8101946:	4603      	mov	r3, r0
 8101948:	2b00      	cmp	r3, #0
 810194a:	d001      	beq.n	8101950 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 810194c:	f7ff fd74 	bl	8101438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8101950:	4803      	ldr	r0, [pc, #12]	; (8101960 <MX_TIM2_Init+0xc8>)
 8101952:	f000 f82d 	bl	81019b0 <HAL_TIM_MspPostInit>

}
 8101956:	bf00      	nop
 8101958:	3728      	adds	r7, #40	; 0x28
 810195a:	46bd      	mov	sp, r7
 810195c:	bd80      	pop	{r7, pc}
 810195e:	bf00      	nop
 8101960:	10000584 	.word	0x10000584

08101964 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8101964:	b580      	push	{r7, lr}
 8101966:	b084      	sub	sp, #16
 8101968:	af00      	add	r7, sp, #0
 810196a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 810196c:	687b      	ldr	r3, [r7, #4]
 810196e:	681b      	ldr	r3, [r3, #0]
 8101970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101974:	d116      	bne.n	81019a4 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8101976:	4b0d      	ldr	r3, [pc, #52]	; (81019ac <HAL_TIM_PWM_MspInit+0x48>)
 8101978:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810197c:	4a0b      	ldr	r2, [pc, #44]	; (81019ac <HAL_TIM_PWM_MspInit+0x48>)
 810197e:	f043 0301 	orr.w	r3, r3, #1
 8101982:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101986:	4b09      	ldr	r3, [pc, #36]	; (81019ac <HAL_TIM_PWM_MspInit+0x48>)
 8101988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810198c:	f003 0301 	and.w	r3, r3, #1
 8101990:	60fb      	str	r3, [r7, #12]
 8101992:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8101994:	2200      	movs	r2, #0
 8101996:	2100      	movs	r1, #0
 8101998:	201c      	movs	r0, #28
 810199a:	f000 fa5e 	bl	8101e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 810199e:	201c      	movs	r0, #28
 81019a0:	f000 fa75 	bl	8101e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 81019a4:	bf00      	nop
 81019a6:	3710      	adds	r7, #16
 81019a8:	46bd      	mov	sp, r7
 81019aa:	bd80      	pop	{r7, pc}
 81019ac:	58024400 	.word	0x58024400

081019b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 81019b0:	b580      	push	{r7, lr}
 81019b2:	b08a      	sub	sp, #40	; 0x28
 81019b4:	af00      	add	r7, sp, #0
 81019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019b8:	f107 0314 	add.w	r3, r7, #20
 81019bc:	2200      	movs	r2, #0
 81019be:	601a      	str	r2, [r3, #0]
 81019c0:	605a      	str	r2, [r3, #4]
 81019c2:	609a      	str	r2, [r3, #8]
 81019c4:	60da      	str	r2, [r3, #12]
 81019c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 81019c8:	687b      	ldr	r3, [r7, #4]
 81019ca:	681b      	ldr	r3, [r3, #0]
 81019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81019d0:	d13d      	bne.n	8101a4e <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81019d2:	4b21      	ldr	r3, [pc, #132]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 81019d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019d8:	4a1f      	ldr	r2, [pc, #124]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 81019da:	f043 0301 	orr.w	r3, r3, #1
 81019de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019e2:	4b1d      	ldr	r3, [pc, #116]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 81019e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019e8:	f003 0301 	and.w	r3, r3, #1
 81019ec:	613b      	str	r3, [r7, #16]
 81019ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81019f0:	4b19      	ldr	r3, [pc, #100]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 81019f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019f6:	4a18      	ldr	r2, [pc, #96]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 81019f8:	f043 0302 	orr.w	r3, r3, #2
 81019fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a00:	4b15      	ldr	r3, [pc, #84]	; (8101a58 <HAL_TIM_MspPostInit+0xa8>)
 8101a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a06:	f003 0302 	and.w	r3, r3, #2
 8101a0a:	60fb      	str	r3, [r7, #12]
 8101a0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8101a0e:	2301      	movs	r3, #1
 8101a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a12:	2302      	movs	r3, #2
 8101a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a16:	2300      	movs	r3, #0
 8101a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a1a:	2300      	movs	r3, #0
 8101a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8101a1e:	2301      	movs	r3, #1
 8101a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101a22:	f107 0314 	add.w	r3, r7, #20
 8101a26:	4619      	mov	r1, r3
 8101a28:	480c      	ldr	r0, [pc, #48]	; (8101a5c <HAL_TIM_MspPostInit+0xac>)
 8101a2a:	f000 fa6d 	bl	8101f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8101a2e:	2308      	movs	r3, #8
 8101a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a32:	2302      	movs	r3, #2
 8101a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a36:	2300      	movs	r3, #0
 8101a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a3a:	2300      	movs	r3, #0
 8101a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8101a3e:	2301      	movs	r3, #1
 8101a40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101a42:	f107 0314 	add.w	r3, r7, #20
 8101a46:	4619      	mov	r1, r3
 8101a48:	4805      	ldr	r0, [pc, #20]	; (8101a60 <HAL_TIM_MspPostInit+0xb0>)
 8101a4a:	f000 fa5d 	bl	8101f08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8101a4e:	bf00      	nop
 8101a50:	3728      	adds	r7, #40	; 0x28
 8101a52:	46bd      	mov	sp, r7
 8101a54:	bd80      	pop	{r7, pc}
 8101a56:	bf00      	nop
 8101a58:	58024400 	.word	0x58024400
 8101a5c:	58020000 	.word	0x58020000
 8101a60:	58020400 	.word	0x58020400

08101a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101a9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101a68:	f7ff fab6 	bl	8100fd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101a6c:	480c      	ldr	r0, [pc, #48]	; (8101aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101a6e:	490d      	ldr	r1, [pc, #52]	; (8101aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101a70:	4a0d      	ldr	r2, [pc, #52]	; (8101aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101a74:	e002      	b.n	8101a7c <LoopCopyDataInit>

08101a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101a7a:	3304      	adds	r3, #4

08101a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101a80:	d3f9      	bcc.n	8101a76 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101a82:	4a0a      	ldr	r2, [pc, #40]	; (8101aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101a84:	4c0a      	ldr	r4, [pc, #40]	; (8101ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101a88:	e001      	b.n	8101a8e <LoopFillZerobss>

08101a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101a8c:	3204      	adds	r2, #4

08101a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101a90:	d3fb      	bcc.n	8101a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101a92:	f008 fd67 	bl	810a564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101a96:	f7ff fbc1 	bl	810121c <main>
  bx  lr
 8101a9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101a9c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101aa0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101aa4:	10000290 	.word	0x10000290
  ldr r2, =_sidata
 8101aa8:	0810f57c 	.word	0x0810f57c
  ldr r2, =_sbss
 8101aac:	10000290 	.word	0x10000290
  ldr r4, =_ebss
 8101ab0:	100006ac 	.word	0x100006ac

08101ab4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101ab4:	e7fe      	b.n	8101ab4 <ADC3_IRQHandler>
	...

08101ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101ab8:	b580      	push	{r7, lr}
 8101aba:	b082      	sub	sp, #8
 8101abc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101abe:	4b28      	ldr	r3, [pc, #160]	; (8101b60 <HAL_Init+0xa8>)
 8101ac0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101ac4:	4a26      	ldr	r2, [pc, #152]	; (8101b60 <HAL_Init+0xa8>)
 8101ac6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101aca:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101ace:	4b24      	ldr	r3, [pc, #144]	; (8101b60 <HAL_Init+0xa8>)
 8101ad0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101ad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101ad8:	603b      	str	r3, [r7, #0]
 8101ada:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101adc:	4b21      	ldr	r3, [pc, #132]	; (8101b64 <HAL_Init+0xac>)
 8101ade:	681b      	ldr	r3, [r3, #0]
 8101ae0:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101ae4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101ae8:	4a1e      	ldr	r2, [pc, #120]	; (8101b64 <HAL_Init+0xac>)
 8101aea:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101aee:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101af0:	4b1c      	ldr	r3, [pc, #112]	; (8101b64 <HAL_Init+0xac>)
 8101af2:	681b      	ldr	r3, [r3, #0]
 8101af4:	4a1b      	ldr	r2, [pc, #108]	; (8101b64 <HAL_Init+0xac>)
 8101af6:	f043 0301 	orr.w	r3, r3, #1
 8101afa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101afc:	2003      	movs	r0, #3
 8101afe:	f000 f9a1 	bl	8101e44 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101b02:	f001 fa1f 	bl	8102f44 <HAL_RCC_GetSysClockFreq>
 8101b06:	4602      	mov	r2, r0
 8101b08:	4b15      	ldr	r3, [pc, #84]	; (8101b60 <HAL_Init+0xa8>)
 8101b0a:	699b      	ldr	r3, [r3, #24]
 8101b0c:	0a1b      	lsrs	r3, r3, #8
 8101b0e:	f003 030f 	and.w	r3, r3, #15
 8101b12:	4915      	ldr	r1, [pc, #84]	; (8101b68 <HAL_Init+0xb0>)
 8101b14:	5ccb      	ldrb	r3, [r1, r3]
 8101b16:	f003 031f 	and.w	r3, r3, #31
 8101b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8101b1e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101b20:	4b0f      	ldr	r3, [pc, #60]	; (8101b60 <HAL_Init+0xa8>)
 8101b22:	699b      	ldr	r3, [r3, #24]
 8101b24:	f003 030f 	and.w	r3, r3, #15
 8101b28:	4a0f      	ldr	r2, [pc, #60]	; (8101b68 <HAL_Init+0xb0>)
 8101b2a:	5cd3      	ldrb	r3, [r2, r3]
 8101b2c:	f003 031f 	and.w	r3, r3, #31
 8101b30:	687a      	ldr	r2, [r7, #4]
 8101b32:	fa22 f303 	lsr.w	r3, r2, r3
 8101b36:	4a0d      	ldr	r2, [pc, #52]	; (8101b6c <HAL_Init+0xb4>)
 8101b38:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101b3a:	4b0c      	ldr	r3, [pc, #48]	; (8101b6c <HAL_Init+0xb4>)
 8101b3c:	681b      	ldr	r3, [r3, #0]
 8101b3e:	4a0c      	ldr	r2, [pc, #48]	; (8101b70 <HAL_Init+0xb8>)
 8101b40:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101b42:	2000      	movs	r0, #0
 8101b44:	f000 f816 	bl	8101b74 <HAL_InitTick>
 8101b48:	4603      	mov	r3, r0
 8101b4a:	2b00      	cmp	r3, #0
 8101b4c:	d001      	beq.n	8101b52 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101b4e:	2301      	movs	r3, #1
 8101b50:	e002      	b.n	8101b58 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101b52:	f7ff fd59 	bl	8101608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101b56:	2300      	movs	r3, #0
}
 8101b58:	4618      	mov	r0, r3
 8101b5a:	3708      	adds	r7, #8
 8101b5c:	46bd      	mov	sp, r7
 8101b5e:	bd80      	pop	{r7, pc}
 8101b60:	58024400 	.word	0x58024400
 8101b64:	40024400 	.word	0x40024400
 8101b68:	0810efe4 	.word	0x0810efe4
 8101b6c:	10000004 	.word	0x10000004
 8101b70:	10000000 	.word	0x10000000

08101b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101b74:	b580      	push	{r7, lr}
 8101b76:	b082      	sub	sp, #8
 8101b78:	af00      	add	r7, sp, #0
 8101b7a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101b7c:	4b15      	ldr	r3, [pc, #84]	; (8101bd4 <HAL_InitTick+0x60>)
 8101b7e:	781b      	ldrb	r3, [r3, #0]
 8101b80:	2b00      	cmp	r3, #0
 8101b82:	d101      	bne.n	8101b88 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101b84:	2301      	movs	r3, #1
 8101b86:	e021      	b.n	8101bcc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101b88:	4b13      	ldr	r3, [pc, #76]	; (8101bd8 <HAL_InitTick+0x64>)
 8101b8a:	681a      	ldr	r2, [r3, #0]
 8101b8c:	4b11      	ldr	r3, [pc, #68]	; (8101bd4 <HAL_InitTick+0x60>)
 8101b8e:	781b      	ldrb	r3, [r3, #0]
 8101b90:	4619      	mov	r1, r3
 8101b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8101b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8101b9e:	4618      	mov	r0, r3
 8101ba0:	f000 f983 	bl	8101eaa <HAL_SYSTICK_Config>
 8101ba4:	4603      	mov	r3, r0
 8101ba6:	2b00      	cmp	r3, #0
 8101ba8:	d001      	beq.n	8101bae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101baa:	2301      	movs	r3, #1
 8101bac:	e00e      	b.n	8101bcc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101bae:	687b      	ldr	r3, [r7, #4]
 8101bb0:	2b0f      	cmp	r3, #15
 8101bb2:	d80a      	bhi.n	8101bca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101bb4:	2200      	movs	r2, #0
 8101bb6:	6879      	ldr	r1, [r7, #4]
 8101bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8101bbc:	f000 f94d 	bl	8101e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101bc0:	4a06      	ldr	r2, [pc, #24]	; (8101bdc <HAL_InitTick+0x68>)
 8101bc2:	687b      	ldr	r3, [r7, #4]
 8101bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101bc6:	2300      	movs	r3, #0
 8101bc8:	e000      	b.n	8101bcc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101bca:	2301      	movs	r3, #1
}
 8101bcc:	4618      	mov	r0, r3
 8101bce:	3708      	adds	r7, #8
 8101bd0:	46bd      	mov	sp, r7
 8101bd2:	bd80      	pop	{r7, pc}
 8101bd4:	1000000c 	.word	0x1000000c
 8101bd8:	10000000 	.word	0x10000000
 8101bdc:	10000008 	.word	0x10000008

08101be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101be0:	b480      	push	{r7}
 8101be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101be4:	4b06      	ldr	r3, [pc, #24]	; (8101c00 <HAL_IncTick+0x20>)
 8101be6:	781b      	ldrb	r3, [r3, #0]
 8101be8:	461a      	mov	r2, r3
 8101bea:	4b06      	ldr	r3, [pc, #24]	; (8101c04 <HAL_IncTick+0x24>)
 8101bec:	681b      	ldr	r3, [r3, #0]
 8101bee:	4413      	add	r3, r2
 8101bf0:	4a04      	ldr	r2, [pc, #16]	; (8101c04 <HAL_IncTick+0x24>)
 8101bf2:	6013      	str	r3, [r2, #0]
}
 8101bf4:	bf00      	nop
 8101bf6:	46bd      	mov	sp, r7
 8101bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bfc:	4770      	bx	lr
 8101bfe:	bf00      	nop
 8101c00:	1000000c 	.word	0x1000000c
 8101c04:	100005d0 	.word	0x100005d0

08101c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101c08:	b480      	push	{r7}
 8101c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8101c0c:	4b03      	ldr	r3, [pc, #12]	; (8101c1c <HAL_GetTick+0x14>)
 8101c0e:	681b      	ldr	r3, [r3, #0]
}
 8101c10:	4618      	mov	r0, r3
 8101c12:	46bd      	mov	sp, r7
 8101c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c18:	4770      	bx	lr
 8101c1a:	bf00      	nop
 8101c1c:	100005d0 	.word	0x100005d0

08101c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101c20:	b580      	push	{r7, lr}
 8101c22:	b084      	sub	sp, #16
 8101c24:	af00      	add	r7, sp, #0
 8101c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101c28:	f7ff ffee 	bl	8101c08 <HAL_GetTick>
 8101c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101c2e:	687b      	ldr	r3, [r7, #4]
 8101c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101c32:	68fb      	ldr	r3, [r7, #12]
 8101c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101c38:	d005      	beq.n	8101c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101c3a:	4b0a      	ldr	r3, [pc, #40]	; (8101c64 <HAL_Delay+0x44>)
 8101c3c:	781b      	ldrb	r3, [r3, #0]
 8101c3e:	461a      	mov	r2, r3
 8101c40:	68fb      	ldr	r3, [r7, #12]
 8101c42:	4413      	add	r3, r2
 8101c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101c46:	bf00      	nop
 8101c48:	f7ff ffde 	bl	8101c08 <HAL_GetTick>
 8101c4c:	4602      	mov	r2, r0
 8101c4e:	68bb      	ldr	r3, [r7, #8]
 8101c50:	1ad3      	subs	r3, r2, r3
 8101c52:	68fa      	ldr	r2, [r7, #12]
 8101c54:	429a      	cmp	r2, r3
 8101c56:	d8f7      	bhi.n	8101c48 <HAL_Delay+0x28>
  {
  }
}
 8101c58:	bf00      	nop
 8101c5a:	bf00      	nop
 8101c5c:	3710      	adds	r7, #16
 8101c5e:	46bd      	mov	sp, r7
 8101c60:	bd80      	pop	{r7, pc}
 8101c62:	bf00      	nop
 8101c64:	1000000c 	.word	0x1000000c

08101c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101c68:	b480      	push	{r7}
 8101c6a:	b085      	sub	sp, #20
 8101c6c:	af00      	add	r7, sp, #0
 8101c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101c70:	687b      	ldr	r3, [r7, #4]
 8101c72:	f003 0307 	and.w	r3, r3, #7
 8101c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101c78:	4b0c      	ldr	r3, [pc, #48]	; (8101cac <__NVIC_SetPriorityGrouping+0x44>)
 8101c7a:	68db      	ldr	r3, [r3, #12]
 8101c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101c7e:	68ba      	ldr	r2, [r7, #8]
 8101c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101c84:	4013      	ands	r3, r2
 8101c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101c88:	68fb      	ldr	r3, [r7, #12]
 8101c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101c8c:	68bb      	ldr	r3, [r7, #8]
 8101c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101c9a:	4a04      	ldr	r2, [pc, #16]	; (8101cac <__NVIC_SetPriorityGrouping+0x44>)
 8101c9c:	68bb      	ldr	r3, [r7, #8]
 8101c9e:	60d3      	str	r3, [r2, #12]
}
 8101ca0:	bf00      	nop
 8101ca2:	3714      	adds	r7, #20
 8101ca4:	46bd      	mov	sp, r7
 8101ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101caa:	4770      	bx	lr
 8101cac:	e000ed00 	.word	0xe000ed00

08101cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101cb0:	b480      	push	{r7}
 8101cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101cb4:	4b04      	ldr	r3, [pc, #16]	; (8101cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8101cb6:	68db      	ldr	r3, [r3, #12]
 8101cb8:	0a1b      	lsrs	r3, r3, #8
 8101cba:	f003 0307 	and.w	r3, r3, #7
}
 8101cbe:	4618      	mov	r0, r3
 8101cc0:	46bd      	mov	sp, r7
 8101cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cc6:	4770      	bx	lr
 8101cc8:	e000ed00 	.word	0xe000ed00

08101ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101ccc:	b480      	push	{r7}
 8101cce:	b083      	sub	sp, #12
 8101cd0:	af00      	add	r7, sp, #0
 8101cd2:	4603      	mov	r3, r0
 8101cd4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101cd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101cda:	2b00      	cmp	r3, #0
 8101cdc:	db0b      	blt.n	8101cf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101cde:	88fb      	ldrh	r3, [r7, #6]
 8101ce0:	f003 021f 	and.w	r2, r3, #31
 8101ce4:	4907      	ldr	r1, [pc, #28]	; (8101d04 <__NVIC_EnableIRQ+0x38>)
 8101ce6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101cea:	095b      	lsrs	r3, r3, #5
 8101cec:	2001      	movs	r0, #1
 8101cee:	fa00 f202 	lsl.w	r2, r0, r2
 8101cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8101cf6:	bf00      	nop
 8101cf8:	370c      	adds	r7, #12
 8101cfa:	46bd      	mov	sp, r7
 8101cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d00:	4770      	bx	lr
 8101d02:	bf00      	nop
 8101d04:	e000e100 	.word	0xe000e100

08101d08 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8101d08:	b480      	push	{r7}
 8101d0a:	b083      	sub	sp, #12
 8101d0c:	af00      	add	r7, sp, #0
 8101d0e:	4603      	mov	r3, r0
 8101d10:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101d12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d16:	2b00      	cmp	r3, #0
 8101d18:	db0c      	blt.n	8101d34 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101d1a:	88fb      	ldrh	r3, [r7, #6]
 8101d1c:	f003 021f 	and.w	r2, r3, #31
 8101d20:	4907      	ldr	r1, [pc, #28]	; (8101d40 <__NVIC_ClearPendingIRQ+0x38>)
 8101d22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d26:	095b      	lsrs	r3, r3, #5
 8101d28:	2001      	movs	r0, #1
 8101d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8101d2e:	3360      	adds	r3, #96	; 0x60
 8101d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8101d34:	bf00      	nop
 8101d36:	370c      	adds	r7, #12
 8101d38:	46bd      	mov	sp, r7
 8101d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d3e:	4770      	bx	lr
 8101d40:	e000e100 	.word	0xe000e100

08101d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101d44:	b480      	push	{r7}
 8101d46:	b083      	sub	sp, #12
 8101d48:	af00      	add	r7, sp, #0
 8101d4a:	4603      	mov	r3, r0
 8101d4c:	6039      	str	r1, [r7, #0]
 8101d4e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101d50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d54:	2b00      	cmp	r3, #0
 8101d56:	db0a      	blt.n	8101d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101d58:	683b      	ldr	r3, [r7, #0]
 8101d5a:	b2da      	uxtb	r2, r3
 8101d5c:	490c      	ldr	r1, [pc, #48]	; (8101d90 <__NVIC_SetPriority+0x4c>)
 8101d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d62:	0112      	lsls	r2, r2, #4
 8101d64:	b2d2      	uxtb	r2, r2
 8101d66:	440b      	add	r3, r1
 8101d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101d6c:	e00a      	b.n	8101d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101d6e:	683b      	ldr	r3, [r7, #0]
 8101d70:	b2da      	uxtb	r2, r3
 8101d72:	4908      	ldr	r1, [pc, #32]	; (8101d94 <__NVIC_SetPriority+0x50>)
 8101d74:	88fb      	ldrh	r3, [r7, #6]
 8101d76:	f003 030f 	and.w	r3, r3, #15
 8101d7a:	3b04      	subs	r3, #4
 8101d7c:	0112      	lsls	r2, r2, #4
 8101d7e:	b2d2      	uxtb	r2, r2
 8101d80:	440b      	add	r3, r1
 8101d82:	761a      	strb	r2, [r3, #24]
}
 8101d84:	bf00      	nop
 8101d86:	370c      	adds	r7, #12
 8101d88:	46bd      	mov	sp, r7
 8101d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d8e:	4770      	bx	lr
 8101d90:	e000e100 	.word	0xe000e100
 8101d94:	e000ed00 	.word	0xe000ed00

08101d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101d98:	b480      	push	{r7}
 8101d9a:	b089      	sub	sp, #36	; 0x24
 8101d9c:	af00      	add	r7, sp, #0
 8101d9e:	60f8      	str	r0, [r7, #12]
 8101da0:	60b9      	str	r1, [r7, #8]
 8101da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101da4:	68fb      	ldr	r3, [r7, #12]
 8101da6:	f003 0307 	and.w	r3, r3, #7
 8101daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101dac:	69fb      	ldr	r3, [r7, #28]
 8101dae:	f1c3 0307 	rsb	r3, r3, #7
 8101db2:	2b04      	cmp	r3, #4
 8101db4:	bf28      	it	cs
 8101db6:	2304      	movcs	r3, #4
 8101db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101dba:	69fb      	ldr	r3, [r7, #28]
 8101dbc:	3304      	adds	r3, #4
 8101dbe:	2b06      	cmp	r3, #6
 8101dc0:	d902      	bls.n	8101dc8 <NVIC_EncodePriority+0x30>
 8101dc2:	69fb      	ldr	r3, [r7, #28]
 8101dc4:	3b03      	subs	r3, #3
 8101dc6:	e000      	b.n	8101dca <NVIC_EncodePriority+0x32>
 8101dc8:	2300      	movs	r3, #0
 8101dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8101dd0:	69bb      	ldr	r3, [r7, #24]
 8101dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8101dd6:	43da      	mvns	r2, r3
 8101dd8:	68bb      	ldr	r3, [r7, #8]
 8101dda:	401a      	ands	r2, r3
 8101ddc:	697b      	ldr	r3, [r7, #20]
 8101dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101de0:	f04f 31ff 	mov.w	r1, #4294967295
 8101de4:	697b      	ldr	r3, [r7, #20]
 8101de6:	fa01 f303 	lsl.w	r3, r1, r3
 8101dea:	43d9      	mvns	r1, r3
 8101dec:	687b      	ldr	r3, [r7, #4]
 8101dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101df0:	4313      	orrs	r3, r2
         );
}
 8101df2:	4618      	mov	r0, r3
 8101df4:	3724      	adds	r7, #36	; 0x24
 8101df6:	46bd      	mov	sp, r7
 8101df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dfc:	4770      	bx	lr
	...

08101e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101e00:	b580      	push	{r7, lr}
 8101e02:	b082      	sub	sp, #8
 8101e04:	af00      	add	r7, sp, #0
 8101e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101e08:	687b      	ldr	r3, [r7, #4]
 8101e0a:	3b01      	subs	r3, #1
 8101e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101e10:	d301      	bcc.n	8101e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101e12:	2301      	movs	r3, #1
 8101e14:	e00f      	b.n	8101e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101e16:	4a0a      	ldr	r2, [pc, #40]	; (8101e40 <SysTick_Config+0x40>)
 8101e18:	687b      	ldr	r3, [r7, #4]
 8101e1a:	3b01      	subs	r3, #1
 8101e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101e1e:	210f      	movs	r1, #15
 8101e20:	f04f 30ff 	mov.w	r0, #4294967295
 8101e24:	f7ff ff8e 	bl	8101d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101e28:	4b05      	ldr	r3, [pc, #20]	; (8101e40 <SysTick_Config+0x40>)
 8101e2a:	2200      	movs	r2, #0
 8101e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101e2e:	4b04      	ldr	r3, [pc, #16]	; (8101e40 <SysTick_Config+0x40>)
 8101e30:	2207      	movs	r2, #7
 8101e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101e34:	2300      	movs	r3, #0
}
 8101e36:	4618      	mov	r0, r3
 8101e38:	3708      	adds	r7, #8
 8101e3a:	46bd      	mov	sp, r7
 8101e3c:	bd80      	pop	{r7, pc}
 8101e3e:	bf00      	nop
 8101e40:	e000e010 	.word	0xe000e010

08101e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101e44:	b580      	push	{r7, lr}
 8101e46:	b082      	sub	sp, #8
 8101e48:	af00      	add	r7, sp, #0
 8101e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101e4c:	6878      	ldr	r0, [r7, #4]
 8101e4e:	f7ff ff0b 	bl	8101c68 <__NVIC_SetPriorityGrouping>
}
 8101e52:	bf00      	nop
 8101e54:	3708      	adds	r7, #8
 8101e56:	46bd      	mov	sp, r7
 8101e58:	bd80      	pop	{r7, pc}

08101e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101e5a:	b580      	push	{r7, lr}
 8101e5c:	b086      	sub	sp, #24
 8101e5e:	af00      	add	r7, sp, #0
 8101e60:	4603      	mov	r3, r0
 8101e62:	60b9      	str	r1, [r7, #8]
 8101e64:	607a      	str	r2, [r7, #4]
 8101e66:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101e68:	f7ff ff22 	bl	8101cb0 <__NVIC_GetPriorityGrouping>
 8101e6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101e6e:	687a      	ldr	r2, [r7, #4]
 8101e70:	68b9      	ldr	r1, [r7, #8]
 8101e72:	6978      	ldr	r0, [r7, #20]
 8101e74:	f7ff ff90 	bl	8101d98 <NVIC_EncodePriority>
 8101e78:	4602      	mov	r2, r0
 8101e7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101e7e:	4611      	mov	r1, r2
 8101e80:	4618      	mov	r0, r3
 8101e82:	f7ff ff5f 	bl	8101d44 <__NVIC_SetPriority>
}
 8101e86:	bf00      	nop
 8101e88:	3718      	adds	r7, #24
 8101e8a:	46bd      	mov	sp, r7
 8101e8c:	bd80      	pop	{r7, pc}

08101e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101e8e:	b580      	push	{r7, lr}
 8101e90:	b082      	sub	sp, #8
 8101e92:	af00      	add	r7, sp, #0
 8101e94:	4603      	mov	r3, r0
 8101e96:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101e98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101e9c:	4618      	mov	r0, r3
 8101e9e:	f7ff ff15 	bl	8101ccc <__NVIC_EnableIRQ>
}
 8101ea2:	bf00      	nop
 8101ea4:	3708      	adds	r7, #8
 8101ea6:	46bd      	mov	sp, r7
 8101ea8:	bd80      	pop	{r7, pc}

08101eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101eaa:	b580      	push	{r7, lr}
 8101eac:	b082      	sub	sp, #8
 8101eae:	af00      	add	r7, sp, #0
 8101eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101eb2:	6878      	ldr	r0, [r7, #4]
 8101eb4:	f7ff ffa4 	bl	8101e00 <SysTick_Config>
 8101eb8:	4603      	mov	r3, r0
}
 8101eba:	4618      	mov	r0, r3
 8101ebc:	3708      	adds	r7, #8
 8101ebe:	46bd      	mov	sp, r7
 8101ec0:	bd80      	pop	{r7, pc}

08101ec2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8101ec2:	b580      	push	{r7, lr}
 8101ec4:	b082      	sub	sp, #8
 8101ec6:	af00      	add	r7, sp, #0
 8101ec8:	4603      	mov	r3, r0
 8101eca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8101ecc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101ed0:	4618      	mov	r0, r3
 8101ed2:	f7ff ff19 	bl	8101d08 <__NVIC_ClearPendingIRQ>
}
 8101ed6:	bf00      	nop
 8101ed8:	3708      	adds	r7, #8
 8101eda:	46bd      	mov	sp, r7
 8101edc:	bd80      	pop	{r7, pc}
	...

08101ee0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101ee0:	b480      	push	{r7}
 8101ee2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101ee4:	4b07      	ldr	r3, [pc, #28]	; (8101f04 <HAL_GetCurrentCPUID+0x24>)
 8101ee6:	681b      	ldr	r3, [r3, #0]
 8101ee8:	091b      	lsrs	r3, r3, #4
 8101eea:	f003 030f 	and.w	r3, r3, #15
 8101eee:	2b07      	cmp	r3, #7
 8101ef0:	d101      	bne.n	8101ef6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101ef2:	2303      	movs	r3, #3
 8101ef4:	e000      	b.n	8101ef8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101ef6:	2301      	movs	r3, #1
  }
}
 8101ef8:	4618      	mov	r0, r3
 8101efa:	46bd      	mov	sp, r7
 8101efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f00:	4770      	bx	lr
 8101f02:	bf00      	nop
 8101f04:	e000ed00 	.word	0xe000ed00

08101f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101f08:	b480      	push	{r7}
 8101f0a:	b089      	sub	sp, #36	; 0x24
 8101f0c:	af00      	add	r7, sp, #0
 8101f0e:	6078      	str	r0, [r7, #4]
 8101f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101f12:	2300      	movs	r3, #0
 8101f14:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101f16:	4b89      	ldr	r3, [pc, #548]	; (810213c <HAL_GPIO_Init+0x234>)
 8101f18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101f1a:	e194      	b.n	8102246 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101f1c:	683b      	ldr	r3, [r7, #0]
 8101f1e:	681a      	ldr	r2, [r3, #0]
 8101f20:	2101      	movs	r1, #1
 8101f22:	69fb      	ldr	r3, [r7, #28]
 8101f24:	fa01 f303 	lsl.w	r3, r1, r3
 8101f28:	4013      	ands	r3, r2
 8101f2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101f2c:	693b      	ldr	r3, [r7, #16]
 8101f2e:	2b00      	cmp	r3, #0
 8101f30:	f000 8186 	beq.w	8102240 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101f34:	683b      	ldr	r3, [r7, #0]
 8101f36:	685b      	ldr	r3, [r3, #4]
 8101f38:	2b01      	cmp	r3, #1
 8101f3a:	d00b      	beq.n	8101f54 <HAL_GPIO_Init+0x4c>
 8101f3c:	683b      	ldr	r3, [r7, #0]
 8101f3e:	685b      	ldr	r3, [r3, #4]
 8101f40:	2b02      	cmp	r3, #2
 8101f42:	d007      	beq.n	8101f54 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101f44:	683b      	ldr	r3, [r7, #0]
 8101f46:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101f48:	2b11      	cmp	r3, #17
 8101f4a:	d003      	beq.n	8101f54 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101f4c:	683b      	ldr	r3, [r7, #0]
 8101f4e:	685b      	ldr	r3, [r3, #4]
 8101f50:	2b12      	cmp	r3, #18
 8101f52:	d130      	bne.n	8101fb6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101f54:	687b      	ldr	r3, [r7, #4]
 8101f56:	689b      	ldr	r3, [r3, #8]
 8101f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8101f5a:	69fb      	ldr	r3, [r7, #28]
 8101f5c:	005b      	lsls	r3, r3, #1
 8101f5e:	2203      	movs	r2, #3
 8101f60:	fa02 f303 	lsl.w	r3, r2, r3
 8101f64:	43db      	mvns	r3, r3
 8101f66:	69ba      	ldr	r2, [r7, #24]
 8101f68:	4013      	ands	r3, r2
 8101f6a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8101f6c:	683b      	ldr	r3, [r7, #0]
 8101f6e:	68da      	ldr	r2, [r3, #12]
 8101f70:	69fb      	ldr	r3, [r7, #28]
 8101f72:	005b      	lsls	r3, r3, #1
 8101f74:	fa02 f303 	lsl.w	r3, r2, r3
 8101f78:	69ba      	ldr	r2, [r7, #24]
 8101f7a:	4313      	orrs	r3, r2
 8101f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8101f7e:	687b      	ldr	r3, [r7, #4]
 8101f80:	69ba      	ldr	r2, [r7, #24]
 8101f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101f84:	687b      	ldr	r3, [r7, #4]
 8101f86:	685b      	ldr	r3, [r3, #4]
 8101f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8101f8a:	2201      	movs	r2, #1
 8101f8c:	69fb      	ldr	r3, [r7, #28]
 8101f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8101f92:	43db      	mvns	r3, r3
 8101f94:	69ba      	ldr	r2, [r7, #24]
 8101f96:	4013      	ands	r3, r2
 8101f98:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8101f9a:	683b      	ldr	r3, [r7, #0]
 8101f9c:	685b      	ldr	r3, [r3, #4]
 8101f9e:	091b      	lsrs	r3, r3, #4
 8101fa0:	f003 0201 	and.w	r2, r3, #1
 8101fa4:	69fb      	ldr	r3, [r7, #28]
 8101fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8101faa:	69ba      	ldr	r2, [r7, #24]
 8101fac:	4313      	orrs	r3, r2
 8101fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101fb0:	687b      	ldr	r3, [r7, #4]
 8101fb2:	69ba      	ldr	r2, [r7, #24]
 8101fb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101fb6:	687b      	ldr	r3, [r7, #4]
 8101fb8:	68db      	ldr	r3, [r3, #12]
 8101fba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101fbc:	69fb      	ldr	r3, [r7, #28]
 8101fbe:	005b      	lsls	r3, r3, #1
 8101fc0:	2203      	movs	r2, #3
 8101fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8101fc6:	43db      	mvns	r3, r3
 8101fc8:	69ba      	ldr	r2, [r7, #24]
 8101fca:	4013      	ands	r3, r2
 8101fcc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101fce:	683b      	ldr	r3, [r7, #0]
 8101fd0:	689a      	ldr	r2, [r3, #8]
 8101fd2:	69fb      	ldr	r3, [r7, #28]
 8101fd4:	005b      	lsls	r3, r3, #1
 8101fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8101fda:	69ba      	ldr	r2, [r7, #24]
 8101fdc:	4313      	orrs	r3, r2
 8101fde:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101fe0:	687b      	ldr	r3, [r7, #4]
 8101fe2:	69ba      	ldr	r2, [r7, #24]
 8101fe4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101fe6:	683b      	ldr	r3, [r7, #0]
 8101fe8:	685b      	ldr	r3, [r3, #4]
 8101fea:	2b02      	cmp	r3, #2
 8101fec:	d003      	beq.n	8101ff6 <HAL_GPIO_Init+0xee>
 8101fee:	683b      	ldr	r3, [r7, #0]
 8101ff0:	685b      	ldr	r3, [r3, #4]
 8101ff2:	2b12      	cmp	r3, #18
 8101ff4:	d123      	bne.n	810203e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101ff6:	69fb      	ldr	r3, [r7, #28]
 8101ff8:	08da      	lsrs	r2, r3, #3
 8101ffa:	687b      	ldr	r3, [r7, #4]
 8101ffc:	3208      	adds	r2, #8
 8101ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102004:	69fb      	ldr	r3, [r7, #28]
 8102006:	f003 0307 	and.w	r3, r3, #7
 810200a:	009b      	lsls	r3, r3, #2
 810200c:	220f      	movs	r2, #15
 810200e:	fa02 f303 	lsl.w	r3, r2, r3
 8102012:	43db      	mvns	r3, r3
 8102014:	69ba      	ldr	r2, [r7, #24]
 8102016:	4013      	ands	r3, r2
 8102018:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810201a:	683b      	ldr	r3, [r7, #0]
 810201c:	691a      	ldr	r2, [r3, #16]
 810201e:	69fb      	ldr	r3, [r7, #28]
 8102020:	f003 0307 	and.w	r3, r3, #7
 8102024:	009b      	lsls	r3, r3, #2
 8102026:	fa02 f303 	lsl.w	r3, r2, r3
 810202a:	69ba      	ldr	r2, [r7, #24]
 810202c:	4313      	orrs	r3, r2
 810202e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102030:	69fb      	ldr	r3, [r7, #28]
 8102032:	08da      	lsrs	r2, r3, #3
 8102034:	687b      	ldr	r3, [r7, #4]
 8102036:	3208      	adds	r2, #8
 8102038:	69b9      	ldr	r1, [r7, #24]
 810203a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810203e:	687b      	ldr	r3, [r7, #4]
 8102040:	681b      	ldr	r3, [r3, #0]
 8102042:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102044:	69fb      	ldr	r3, [r7, #28]
 8102046:	005b      	lsls	r3, r3, #1
 8102048:	2203      	movs	r2, #3
 810204a:	fa02 f303 	lsl.w	r3, r2, r3
 810204e:	43db      	mvns	r3, r3
 8102050:	69ba      	ldr	r2, [r7, #24]
 8102052:	4013      	ands	r3, r2
 8102054:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102056:	683b      	ldr	r3, [r7, #0]
 8102058:	685b      	ldr	r3, [r3, #4]
 810205a:	f003 0203 	and.w	r2, r3, #3
 810205e:	69fb      	ldr	r3, [r7, #28]
 8102060:	005b      	lsls	r3, r3, #1
 8102062:	fa02 f303 	lsl.w	r3, r2, r3
 8102066:	69ba      	ldr	r2, [r7, #24]
 8102068:	4313      	orrs	r3, r2
 810206a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810206c:	687b      	ldr	r3, [r7, #4]
 810206e:	69ba      	ldr	r2, [r7, #24]
 8102070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8102072:	683b      	ldr	r3, [r7, #0]
 8102074:	685b      	ldr	r3, [r3, #4]
 8102076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810207a:	2b00      	cmp	r3, #0
 810207c:	f000 80e0 	beq.w	8102240 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102080:	4b2f      	ldr	r3, [pc, #188]	; (8102140 <HAL_GPIO_Init+0x238>)
 8102082:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102086:	4a2e      	ldr	r2, [pc, #184]	; (8102140 <HAL_GPIO_Init+0x238>)
 8102088:	f043 0302 	orr.w	r3, r3, #2
 810208c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102090:	4b2b      	ldr	r3, [pc, #172]	; (8102140 <HAL_GPIO_Init+0x238>)
 8102092:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102096:	f003 0302 	and.w	r3, r3, #2
 810209a:	60fb      	str	r3, [r7, #12]
 810209c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810209e:	4a29      	ldr	r2, [pc, #164]	; (8102144 <HAL_GPIO_Init+0x23c>)
 81020a0:	69fb      	ldr	r3, [r7, #28]
 81020a2:	089b      	lsrs	r3, r3, #2
 81020a4:	3302      	adds	r3, #2
 81020a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81020aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81020ac:	69fb      	ldr	r3, [r7, #28]
 81020ae:	f003 0303 	and.w	r3, r3, #3
 81020b2:	009b      	lsls	r3, r3, #2
 81020b4:	220f      	movs	r2, #15
 81020b6:	fa02 f303 	lsl.w	r3, r2, r3
 81020ba:	43db      	mvns	r3, r3
 81020bc:	69ba      	ldr	r2, [r7, #24]
 81020be:	4013      	ands	r3, r2
 81020c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	4a20      	ldr	r2, [pc, #128]	; (8102148 <HAL_GPIO_Init+0x240>)
 81020c6:	4293      	cmp	r3, r2
 81020c8:	d052      	beq.n	8102170 <HAL_GPIO_Init+0x268>
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	4a1f      	ldr	r2, [pc, #124]	; (810214c <HAL_GPIO_Init+0x244>)
 81020ce:	4293      	cmp	r3, r2
 81020d0:	d031      	beq.n	8102136 <HAL_GPIO_Init+0x22e>
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	4a1e      	ldr	r2, [pc, #120]	; (8102150 <HAL_GPIO_Init+0x248>)
 81020d6:	4293      	cmp	r3, r2
 81020d8:	d02b      	beq.n	8102132 <HAL_GPIO_Init+0x22a>
 81020da:	687b      	ldr	r3, [r7, #4]
 81020dc:	4a1d      	ldr	r2, [pc, #116]	; (8102154 <HAL_GPIO_Init+0x24c>)
 81020de:	4293      	cmp	r3, r2
 81020e0:	d025      	beq.n	810212e <HAL_GPIO_Init+0x226>
 81020e2:	687b      	ldr	r3, [r7, #4]
 81020e4:	4a1c      	ldr	r2, [pc, #112]	; (8102158 <HAL_GPIO_Init+0x250>)
 81020e6:	4293      	cmp	r3, r2
 81020e8:	d01f      	beq.n	810212a <HAL_GPIO_Init+0x222>
 81020ea:	687b      	ldr	r3, [r7, #4]
 81020ec:	4a1b      	ldr	r2, [pc, #108]	; (810215c <HAL_GPIO_Init+0x254>)
 81020ee:	4293      	cmp	r3, r2
 81020f0:	d019      	beq.n	8102126 <HAL_GPIO_Init+0x21e>
 81020f2:	687b      	ldr	r3, [r7, #4]
 81020f4:	4a1a      	ldr	r2, [pc, #104]	; (8102160 <HAL_GPIO_Init+0x258>)
 81020f6:	4293      	cmp	r3, r2
 81020f8:	d013      	beq.n	8102122 <HAL_GPIO_Init+0x21a>
 81020fa:	687b      	ldr	r3, [r7, #4]
 81020fc:	4a19      	ldr	r2, [pc, #100]	; (8102164 <HAL_GPIO_Init+0x25c>)
 81020fe:	4293      	cmp	r3, r2
 8102100:	d00d      	beq.n	810211e <HAL_GPIO_Init+0x216>
 8102102:	687b      	ldr	r3, [r7, #4]
 8102104:	4a18      	ldr	r2, [pc, #96]	; (8102168 <HAL_GPIO_Init+0x260>)
 8102106:	4293      	cmp	r3, r2
 8102108:	d007      	beq.n	810211a <HAL_GPIO_Init+0x212>
 810210a:	687b      	ldr	r3, [r7, #4]
 810210c:	4a17      	ldr	r2, [pc, #92]	; (810216c <HAL_GPIO_Init+0x264>)
 810210e:	4293      	cmp	r3, r2
 8102110:	d101      	bne.n	8102116 <HAL_GPIO_Init+0x20e>
 8102112:	2309      	movs	r3, #9
 8102114:	e02d      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 8102116:	230a      	movs	r3, #10
 8102118:	e02b      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 810211a:	2308      	movs	r3, #8
 810211c:	e029      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 810211e:	2307      	movs	r3, #7
 8102120:	e027      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 8102122:	2306      	movs	r3, #6
 8102124:	e025      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 8102126:	2305      	movs	r3, #5
 8102128:	e023      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 810212a:	2304      	movs	r3, #4
 810212c:	e021      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 810212e:	2303      	movs	r3, #3
 8102130:	e01f      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 8102132:	2302      	movs	r3, #2
 8102134:	e01d      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 8102136:	2301      	movs	r3, #1
 8102138:	e01b      	b.n	8102172 <HAL_GPIO_Init+0x26a>
 810213a:	bf00      	nop
 810213c:	580000c0 	.word	0x580000c0
 8102140:	58024400 	.word	0x58024400
 8102144:	58000400 	.word	0x58000400
 8102148:	58020000 	.word	0x58020000
 810214c:	58020400 	.word	0x58020400
 8102150:	58020800 	.word	0x58020800
 8102154:	58020c00 	.word	0x58020c00
 8102158:	58021000 	.word	0x58021000
 810215c:	58021400 	.word	0x58021400
 8102160:	58021800 	.word	0x58021800
 8102164:	58021c00 	.word	0x58021c00
 8102168:	58022000 	.word	0x58022000
 810216c:	58022400 	.word	0x58022400
 8102170:	2300      	movs	r3, #0
 8102172:	69fa      	ldr	r2, [r7, #28]
 8102174:	f002 0203 	and.w	r2, r2, #3
 8102178:	0092      	lsls	r2, r2, #2
 810217a:	4093      	lsls	r3, r2
 810217c:	69ba      	ldr	r2, [r7, #24]
 810217e:	4313      	orrs	r3, r2
 8102180:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102182:	4938      	ldr	r1, [pc, #224]	; (8102264 <HAL_GPIO_Init+0x35c>)
 8102184:	69fb      	ldr	r3, [r7, #28]
 8102186:	089b      	lsrs	r3, r3, #2
 8102188:	3302      	adds	r3, #2
 810218a:	69ba      	ldr	r2, [r7, #24]
 810218c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102190:	697b      	ldr	r3, [r7, #20]
 8102192:	681b      	ldr	r3, [r3, #0]
 8102194:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102196:	693b      	ldr	r3, [r7, #16]
 8102198:	43db      	mvns	r3, r3
 810219a:	69ba      	ldr	r2, [r7, #24]
 810219c:	4013      	ands	r3, r2
 810219e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 81021a0:	683b      	ldr	r3, [r7, #0]
 81021a2:	685b      	ldr	r3, [r3, #4]
 81021a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81021a8:	2b00      	cmp	r3, #0
 81021aa:	d003      	beq.n	81021b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 81021ac:	69ba      	ldr	r2, [r7, #24]
 81021ae:	693b      	ldr	r3, [r7, #16]
 81021b0:	4313      	orrs	r3, r2
 81021b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81021b4:	697b      	ldr	r3, [r7, #20]
 81021b6:	69ba      	ldr	r2, [r7, #24]
 81021b8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 81021ba:	697b      	ldr	r3, [r7, #20]
 81021bc:	685b      	ldr	r3, [r3, #4]
 81021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81021c0:	693b      	ldr	r3, [r7, #16]
 81021c2:	43db      	mvns	r3, r3
 81021c4:	69ba      	ldr	r2, [r7, #24]
 81021c6:	4013      	ands	r3, r2
 81021c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 81021ca:	683b      	ldr	r3, [r7, #0]
 81021cc:	685b      	ldr	r3, [r3, #4]
 81021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81021d2:	2b00      	cmp	r3, #0
 81021d4:	d003      	beq.n	81021de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 81021d6:	69ba      	ldr	r2, [r7, #24]
 81021d8:	693b      	ldr	r3, [r7, #16]
 81021da:	4313      	orrs	r3, r2
 81021dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81021de:	697b      	ldr	r3, [r7, #20]
 81021e0:	69ba      	ldr	r2, [r7, #24]
 81021e2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81021e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81021e8:	681b      	ldr	r3, [r3, #0]
 81021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81021ec:	693b      	ldr	r3, [r7, #16]
 81021ee:	43db      	mvns	r3, r3
 81021f0:	69ba      	ldr	r2, [r7, #24]
 81021f2:	4013      	ands	r3, r2
 81021f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 81021f6:	683b      	ldr	r3, [r7, #0]
 81021f8:	685b      	ldr	r3, [r3, #4]
 81021fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81021fe:	2b00      	cmp	r3, #0
 8102200:	d003      	beq.n	810220a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8102202:	69ba      	ldr	r2, [r7, #24]
 8102204:	693b      	ldr	r3, [r7, #16]
 8102206:	4313      	orrs	r3, r2
 8102208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810220a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810220e:	69bb      	ldr	r3, [r7, #24]
 8102210:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102216:	685b      	ldr	r3, [r3, #4]
 8102218:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810221a:	693b      	ldr	r3, [r7, #16]
 810221c:	43db      	mvns	r3, r3
 810221e:	69ba      	ldr	r2, [r7, #24]
 8102220:	4013      	ands	r3, r2
 8102222:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8102224:	683b      	ldr	r3, [r7, #0]
 8102226:	685b      	ldr	r3, [r3, #4]
 8102228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810222c:	2b00      	cmp	r3, #0
 810222e:	d003      	beq.n	8102238 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8102230:	69ba      	ldr	r2, [r7, #24]
 8102232:	693b      	ldr	r3, [r7, #16]
 8102234:	4313      	orrs	r3, r2
 8102236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102238:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810223c:	69bb      	ldr	r3, [r7, #24]
 810223e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8102240:	69fb      	ldr	r3, [r7, #28]
 8102242:	3301      	adds	r3, #1
 8102244:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102246:	683b      	ldr	r3, [r7, #0]
 8102248:	681a      	ldr	r2, [r3, #0]
 810224a:	69fb      	ldr	r3, [r7, #28]
 810224c:	fa22 f303 	lsr.w	r3, r2, r3
 8102250:	2b00      	cmp	r3, #0
 8102252:	f47f ae63 	bne.w	8101f1c <HAL_GPIO_Init+0x14>
  }
}
 8102256:	bf00      	nop
 8102258:	bf00      	nop
 810225a:	3724      	adds	r7, #36	; 0x24
 810225c:	46bd      	mov	sp, r7
 810225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102262:	4770      	bx	lr
 8102264:	58000400 	.word	0x58000400

08102268 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8102268:	b480      	push	{r7}
 810226a:	b083      	sub	sp, #12
 810226c:	af00      	add	r7, sp, #0
 810226e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8102270:	4a08      	ldr	r2, [pc, #32]	; (8102294 <HAL_HSEM_FastTake+0x2c>)
 8102272:	687b      	ldr	r3, [r7, #4]
 8102274:	3320      	adds	r3, #32
 8102276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810227a:	4a07      	ldr	r2, [pc, #28]	; (8102298 <HAL_HSEM_FastTake+0x30>)
 810227c:	4293      	cmp	r3, r2
 810227e:	d101      	bne.n	8102284 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8102280:	2300      	movs	r3, #0
 8102282:	e000      	b.n	8102286 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8102284:	2301      	movs	r3, #1
}
 8102286:	4618      	mov	r0, r3
 8102288:	370c      	adds	r7, #12
 810228a:	46bd      	mov	sp, r7
 810228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102290:	4770      	bx	lr
 8102292:	bf00      	nop
 8102294:	58026400 	.word	0x58026400
 8102298:	80000100 	.word	0x80000100

0810229c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 810229c:	b480      	push	{r7}
 810229e:	b083      	sub	sp, #12
 81022a0:	af00      	add	r7, sp, #0
 81022a2:	6078      	str	r0, [r7, #4]
 81022a4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 81022a6:	4906      	ldr	r1, [pc, #24]	; (81022c0 <HAL_HSEM_Release+0x24>)
 81022a8:	683b      	ldr	r3, [r7, #0]
 81022aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81022ae:	687b      	ldr	r3, [r7, #4]
 81022b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 81022b4:	bf00      	nop
 81022b6:	370c      	adds	r7, #12
 81022b8:	46bd      	mov	sp, r7
 81022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022be:	4770      	bx	lr
 81022c0:	58026400 	.word	0x58026400

081022c4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81022c4:	b480      	push	{r7}
 81022c6:	b083      	sub	sp, #12
 81022c8:	af00      	add	r7, sp, #0
 81022ca:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81022cc:	4b05      	ldr	r3, [pc, #20]	; (81022e4 <HAL_HSEM_ActivateNotification+0x20>)
 81022ce:	681a      	ldr	r2, [r3, #0]
 81022d0:	4904      	ldr	r1, [pc, #16]	; (81022e4 <HAL_HSEM_ActivateNotification+0x20>)
 81022d2:	687b      	ldr	r3, [r7, #4]
 81022d4:	4313      	orrs	r3, r2
 81022d6:	600b      	str	r3, [r1, #0]
#endif
}
 81022d8:	bf00      	nop
 81022da:	370c      	adds	r7, #12
 81022dc:	46bd      	mov	sp, r7
 81022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022e2:	4770      	bx	lr
 81022e4:	58026510 	.word	0x58026510

081022e8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 81022e8:	b580      	push	{r7, lr}
 81022ea:	b082      	sub	sp, #8
 81022ec:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 81022ee:	4b0a      	ldr	r3, [pc, #40]	; (8102318 <HAL_HSEM_IRQHandler+0x30>)
 81022f0:	68db      	ldr	r3, [r3, #12]
 81022f2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 81022f4:	4b08      	ldr	r3, [pc, #32]	; (8102318 <HAL_HSEM_IRQHandler+0x30>)
 81022f6:	681a      	ldr	r2, [r3, #0]
 81022f8:	687b      	ldr	r3, [r7, #4]
 81022fa:	43db      	mvns	r3, r3
 81022fc:	4906      	ldr	r1, [pc, #24]	; (8102318 <HAL_HSEM_IRQHandler+0x30>)
 81022fe:	4013      	ands	r3, r2
 8102300:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8102302:	4a05      	ldr	r2, [pc, #20]	; (8102318 <HAL_HSEM_IRQHandler+0x30>)
 8102304:	687b      	ldr	r3, [r7, #4]
 8102306:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8102308:	6878      	ldr	r0, [r7, #4]
 810230a:	f007 f905 	bl	8109518 <HAL_HSEM_FreeCallback>
}
 810230e:	bf00      	nop
 8102310:	3708      	adds	r7, #8
 8102312:	46bd      	mov	sp, r7
 8102314:	bd80      	pop	{r7, pc}
 8102316:	bf00      	nop
 8102318:	58026510 	.word	0x58026510

0810231c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 810231c:	b580      	push	{r7, lr}
 810231e:	b082      	sub	sp, #8
 8102320:	af00      	add	r7, sp, #0
 8102322:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8102324:	687b      	ldr	r3, [r7, #4]
 8102326:	2b00      	cmp	r3, #0
 8102328:	d101      	bne.n	810232e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 810232a:	2301      	movs	r3, #1
 810232c:	e081      	b.n	8102432 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 810232e:	687b      	ldr	r3, [r7, #4]
 8102330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102334:	b2db      	uxtb	r3, r3
 8102336:	2b00      	cmp	r3, #0
 8102338:	d106      	bne.n	8102348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 810233a:	687b      	ldr	r3, [r7, #4]
 810233c:	2200      	movs	r2, #0
 810233e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8102342:	6878      	ldr	r0, [r7, #4]
 8102344:	f7fe fedc 	bl	8101100 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	2224      	movs	r2, #36	; 0x24
 810234c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8102350:	687b      	ldr	r3, [r7, #4]
 8102352:	681b      	ldr	r3, [r3, #0]
 8102354:	681a      	ldr	r2, [r3, #0]
 8102356:	687b      	ldr	r3, [r7, #4]
 8102358:	681b      	ldr	r3, [r3, #0]
 810235a:	f022 0201 	bic.w	r2, r2, #1
 810235e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8102360:	687b      	ldr	r3, [r7, #4]
 8102362:	685a      	ldr	r2, [r3, #4]
 8102364:	687b      	ldr	r3, [r7, #4]
 8102366:	681b      	ldr	r3, [r3, #0]
 8102368:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 810236c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810236e:	687b      	ldr	r3, [r7, #4]
 8102370:	681b      	ldr	r3, [r3, #0]
 8102372:	689a      	ldr	r2, [r3, #8]
 8102374:	687b      	ldr	r3, [r7, #4]
 8102376:	681b      	ldr	r3, [r3, #0]
 8102378:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 810237c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810237e:	687b      	ldr	r3, [r7, #4]
 8102380:	68db      	ldr	r3, [r3, #12]
 8102382:	2b01      	cmp	r3, #1
 8102384:	d107      	bne.n	8102396 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8102386:	687b      	ldr	r3, [r7, #4]
 8102388:	689a      	ldr	r2, [r3, #8]
 810238a:	687b      	ldr	r3, [r7, #4]
 810238c:	681b      	ldr	r3, [r3, #0]
 810238e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8102392:	609a      	str	r2, [r3, #8]
 8102394:	e006      	b.n	81023a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8102396:	687b      	ldr	r3, [r7, #4]
 8102398:	689a      	ldr	r2, [r3, #8]
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	681b      	ldr	r3, [r3, #0]
 810239e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 81023a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	68db      	ldr	r3, [r3, #12]
 81023a8:	2b02      	cmp	r3, #2
 81023aa:	d104      	bne.n	81023b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 81023ac:	687b      	ldr	r3, [r7, #4]
 81023ae:	681b      	ldr	r3, [r3, #0]
 81023b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81023b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	681b      	ldr	r3, [r3, #0]
 81023ba:	685b      	ldr	r3, [r3, #4]
 81023bc:	687a      	ldr	r2, [r7, #4]
 81023be:	6812      	ldr	r2, [r2, #0]
 81023c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81023c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81023c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81023ca:	687b      	ldr	r3, [r7, #4]
 81023cc:	681b      	ldr	r3, [r3, #0]
 81023ce:	68da      	ldr	r2, [r3, #12]
 81023d0:	687b      	ldr	r3, [r7, #4]
 81023d2:	681b      	ldr	r3, [r3, #0]
 81023d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81023d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 81023da:	687b      	ldr	r3, [r7, #4]
 81023dc:	691a      	ldr	r2, [r3, #16]
 81023de:	687b      	ldr	r3, [r7, #4]
 81023e0:	695b      	ldr	r3, [r3, #20]
 81023e2:	ea42 0103 	orr.w	r1, r2, r3
 81023e6:	687b      	ldr	r3, [r7, #4]
 81023e8:	699b      	ldr	r3, [r3, #24]
 81023ea:	021a      	lsls	r2, r3, #8
 81023ec:	687b      	ldr	r3, [r7, #4]
 81023ee:	681b      	ldr	r3, [r3, #0]
 81023f0:	430a      	orrs	r2, r1
 81023f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 81023f4:	687b      	ldr	r3, [r7, #4]
 81023f6:	69d9      	ldr	r1, [r3, #28]
 81023f8:	687b      	ldr	r3, [r7, #4]
 81023fa:	6a1a      	ldr	r2, [r3, #32]
 81023fc:	687b      	ldr	r3, [r7, #4]
 81023fe:	681b      	ldr	r3, [r3, #0]
 8102400:	430a      	orrs	r2, r1
 8102402:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8102404:	687b      	ldr	r3, [r7, #4]
 8102406:	681b      	ldr	r3, [r3, #0]
 8102408:	681a      	ldr	r2, [r3, #0]
 810240a:	687b      	ldr	r3, [r7, #4]
 810240c:	681b      	ldr	r3, [r3, #0]
 810240e:	f042 0201 	orr.w	r2, r2, #1
 8102412:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102414:	687b      	ldr	r3, [r7, #4]
 8102416:	2200      	movs	r2, #0
 8102418:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810241a:	687b      	ldr	r3, [r7, #4]
 810241c:	2220      	movs	r2, #32
 810241e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8102422:	687b      	ldr	r3, [r7, #4]
 8102424:	2200      	movs	r2, #0
 8102426:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8102428:	687b      	ldr	r3, [r7, #4]
 810242a:	2200      	movs	r2, #0
 810242c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8102430:	2300      	movs	r3, #0
}
 8102432:	4618      	mov	r0, r3
 8102434:	3708      	adds	r7, #8
 8102436:	46bd      	mov	sp, r7
 8102438:	bd80      	pop	{r7, pc}
	...

0810243c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810243c:	b580      	push	{r7, lr}
 810243e:	b088      	sub	sp, #32
 8102440:	af02      	add	r7, sp, #8
 8102442:	60f8      	str	r0, [r7, #12]
 8102444:	4608      	mov	r0, r1
 8102446:	4611      	mov	r1, r2
 8102448:	461a      	mov	r2, r3
 810244a:	4603      	mov	r3, r0
 810244c:	817b      	strh	r3, [r7, #10]
 810244e:	460b      	mov	r3, r1
 8102450:	813b      	strh	r3, [r7, #8]
 8102452:	4613      	mov	r3, r2
 8102454:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102456:	68fb      	ldr	r3, [r7, #12]
 8102458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810245c:	b2db      	uxtb	r3, r3
 810245e:	2b20      	cmp	r3, #32
 8102460:	f040 80f9 	bne.w	8102656 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8102464:	6a3b      	ldr	r3, [r7, #32]
 8102466:	2b00      	cmp	r3, #0
 8102468:	d002      	beq.n	8102470 <HAL_I2C_Mem_Write+0x34>
 810246a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 810246c:	2b00      	cmp	r3, #0
 810246e:	d105      	bne.n	810247c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102470:	68fb      	ldr	r3, [r7, #12]
 8102472:	f44f 7200 	mov.w	r2, #512	; 0x200
 8102476:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8102478:	2301      	movs	r3, #1
 810247a:	e0ed      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 810247c:	68fb      	ldr	r3, [r7, #12]
 810247e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102482:	2b01      	cmp	r3, #1
 8102484:	d101      	bne.n	810248a <HAL_I2C_Mem_Write+0x4e>
 8102486:	2302      	movs	r3, #2
 8102488:	e0e6      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
 810248a:	68fb      	ldr	r3, [r7, #12]
 810248c:	2201      	movs	r2, #1
 810248e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102492:	f7ff fbb9 	bl	8101c08 <HAL_GetTick>
 8102496:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102498:	697b      	ldr	r3, [r7, #20]
 810249a:	9300      	str	r3, [sp, #0]
 810249c:	2319      	movs	r3, #25
 810249e:	2201      	movs	r2, #1
 81024a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81024a4:	68f8      	ldr	r0, [r7, #12]
 81024a6:	f000 fadd 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 81024aa:	4603      	mov	r3, r0
 81024ac:	2b00      	cmp	r3, #0
 81024ae:	d001      	beq.n	81024b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 81024b0:	2301      	movs	r3, #1
 81024b2:	e0d1      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81024b4:	68fb      	ldr	r3, [r7, #12]
 81024b6:	2221      	movs	r2, #33	; 0x21
 81024b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 81024bc:	68fb      	ldr	r3, [r7, #12]
 81024be:	2240      	movs	r2, #64	; 0x40
 81024c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81024c4:	68fb      	ldr	r3, [r7, #12]
 81024c6:	2200      	movs	r2, #0
 81024c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81024ca:	68fb      	ldr	r3, [r7, #12]
 81024cc:	6a3a      	ldr	r2, [r7, #32]
 81024ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 81024d0:	68fb      	ldr	r3, [r7, #12]
 81024d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 81024d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 81024d6:	68fb      	ldr	r3, [r7, #12]
 81024d8:	2200      	movs	r2, #0
 81024da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 81024dc:	88f8      	ldrh	r0, [r7, #6]
 81024de:	893a      	ldrh	r2, [r7, #8]
 81024e0:	8979      	ldrh	r1, [r7, #10]
 81024e2:	697b      	ldr	r3, [r7, #20]
 81024e4:	9301      	str	r3, [sp, #4]
 81024e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81024e8:	9300      	str	r3, [sp, #0]
 81024ea:	4603      	mov	r3, r0
 81024ec:	68f8      	ldr	r0, [r7, #12]
 81024ee:	f000 f9ed 	bl	81028cc <I2C_RequestMemoryWrite>
 81024f2:	4603      	mov	r3, r0
 81024f4:	2b00      	cmp	r3, #0
 81024f6:	d005      	beq.n	8102504 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81024f8:	68fb      	ldr	r3, [r7, #12]
 81024fa:	2200      	movs	r2, #0
 81024fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8102500:	2301      	movs	r3, #1
 8102502:	e0a9      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102504:	68fb      	ldr	r3, [r7, #12]
 8102506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102508:	b29b      	uxth	r3, r3
 810250a:	2bff      	cmp	r3, #255	; 0xff
 810250c:	d90e      	bls.n	810252c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810250e:	68fb      	ldr	r3, [r7, #12]
 8102510:	22ff      	movs	r2, #255	; 0xff
 8102512:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8102514:	68fb      	ldr	r3, [r7, #12]
 8102516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102518:	b2da      	uxtb	r2, r3
 810251a:	8979      	ldrh	r1, [r7, #10]
 810251c:	2300      	movs	r3, #0
 810251e:	9300      	str	r3, [sp, #0]
 8102520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102524:	68f8      	ldr	r0, [r7, #12]
 8102526:	f000 fbbf 	bl	8102ca8 <I2C_TransferConfig>
 810252a:	e00f      	b.n	810254c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810252c:	68fb      	ldr	r3, [r7, #12]
 810252e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102530:	b29a      	uxth	r2, r3
 8102532:	68fb      	ldr	r3, [r7, #12]
 8102534:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8102536:	68fb      	ldr	r3, [r7, #12]
 8102538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810253a:	b2da      	uxtb	r2, r3
 810253c:	8979      	ldrh	r1, [r7, #10]
 810253e:	2300      	movs	r3, #0
 8102540:	9300      	str	r3, [sp, #0]
 8102542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102546:	68f8      	ldr	r0, [r7, #12]
 8102548:	f000 fbae 	bl	8102ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810254c:	697a      	ldr	r2, [r7, #20]
 810254e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8102550:	68f8      	ldr	r0, [r7, #12]
 8102552:	f000 fac7 	bl	8102ae4 <I2C_WaitOnTXISFlagUntilTimeout>
 8102556:	4603      	mov	r3, r0
 8102558:	2b00      	cmp	r3, #0
 810255a:	d001      	beq.n	8102560 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 810255c:	2301      	movs	r3, #1
 810255e:	e07b      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102560:	68fb      	ldr	r3, [r7, #12]
 8102562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102564:	781a      	ldrb	r2, [r3, #0]
 8102566:	68fb      	ldr	r3, [r7, #12]
 8102568:	681b      	ldr	r3, [r3, #0]
 810256a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810256c:	68fb      	ldr	r3, [r7, #12]
 810256e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102570:	1c5a      	adds	r2, r3, #1
 8102572:	68fb      	ldr	r3, [r7, #12]
 8102574:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8102576:	68fb      	ldr	r3, [r7, #12]
 8102578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810257a:	b29b      	uxth	r3, r3
 810257c:	3b01      	subs	r3, #1
 810257e:	b29a      	uxth	r2, r3
 8102580:	68fb      	ldr	r3, [r7, #12]
 8102582:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8102584:	68fb      	ldr	r3, [r7, #12]
 8102586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102588:	3b01      	subs	r3, #1
 810258a:	b29a      	uxth	r2, r3
 810258c:	68fb      	ldr	r3, [r7, #12]
 810258e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102590:	68fb      	ldr	r3, [r7, #12]
 8102592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102594:	b29b      	uxth	r3, r3
 8102596:	2b00      	cmp	r3, #0
 8102598:	d034      	beq.n	8102604 <HAL_I2C_Mem_Write+0x1c8>
 810259a:	68fb      	ldr	r3, [r7, #12]
 810259c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810259e:	2b00      	cmp	r3, #0
 81025a0:	d130      	bne.n	8102604 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81025a2:	697b      	ldr	r3, [r7, #20]
 81025a4:	9300      	str	r3, [sp, #0]
 81025a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81025a8:	2200      	movs	r2, #0
 81025aa:	2180      	movs	r1, #128	; 0x80
 81025ac:	68f8      	ldr	r0, [r7, #12]
 81025ae:	f000 fa59 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 81025b2:	4603      	mov	r3, r0
 81025b4:	2b00      	cmp	r3, #0
 81025b6:	d001      	beq.n	81025bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 81025b8:	2301      	movs	r3, #1
 81025ba:	e04d      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81025bc:	68fb      	ldr	r3, [r7, #12]
 81025be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81025c0:	b29b      	uxth	r3, r3
 81025c2:	2bff      	cmp	r3, #255	; 0xff
 81025c4:	d90e      	bls.n	81025e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81025c6:	68fb      	ldr	r3, [r7, #12]
 81025c8:	22ff      	movs	r2, #255	; 0xff
 81025ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81025cc:	68fb      	ldr	r3, [r7, #12]
 81025ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81025d0:	b2da      	uxtb	r2, r3
 81025d2:	8979      	ldrh	r1, [r7, #10]
 81025d4:	2300      	movs	r3, #0
 81025d6:	9300      	str	r3, [sp, #0]
 81025d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81025dc:	68f8      	ldr	r0, [r7, #12]
 81025de:	f000 fb63 	bl	8102ca8 <I2C_TransferConfig>
 81025e2:	e00f      	b.n	8102604 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81025e4:	68fb      	ldr	r3, [r7, #12]
 81025e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81025e8:	b29a      	uxth	r2, r3
 81025ea:	68fb      	ldr	r3, [r7, #12]
 81025ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 81025ee:	68fb      	ldr	r3, [r7, #12]
 81025f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81025f2:	b2da      	uxtb	r2, r3
 81025f4:	8979      	ldrh	r1, [r7, #10]
 81025f6:	2300      	movs	r3, #0
 81025f8:	9300      	str	r3, [sp, #0]
 81025fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81025fe:	68f8      	ldr	r0, [r7, #12]
 8102600:	f000 fb52 	bl	8102ca8 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8102604:	68fb      	ldr	r3, [r7, #12]
 8102606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102608:	b29b      	uxth	r3, r3
 810260a:	2b00      	cmp	r3, #0
 810260c:	d19e      	bne.n	810254c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810260e:	697a      	ldr	r2, [r7, #20]
 8102610:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8102612:	68f8      	ldr	r0, [r7, #12]
 8102614:	f000 faa6 	bl	8102b64 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102618:	4603      	mov	r3, r0
 810261a:	2b00      	cmp	r3, #0
 810261c:	d001      	beq.n	8102622 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 810261e:	2301      	movs	r3, #1
 8102620:	e01a      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102622:	68fb      	ldr	r3, [r7, #12]
 8102624:	681b      	ldr	r3, [r3, #0]
 8102626:	2220      	movs	r2, #32
 8102628:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810262a:	68fb      	ldr	r3, [r7, #12]
 810262c:	681b      	ldr	r3, [r3, #0]
 810262e:	6859      	ldr	r1, [r3, #4]
 8102630:	68fb      	ldr	r3, [r7, #12]
 8102632:	681a      	ldr	r2, [r3, #0]
 8102634:	4b0a      	ldr	r3, [pc, #40]	; (8102660 <HAL_I2C_Mem_Write+0x224>)
 8102636:	400b      	ands	r3, r1
 8102638:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810263a:	68fb      	ldr	r3, [r7, #12]
 810263c:	2220      	movs	r2, #32
 810263e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102642:	68fb      	ldr	r3, [r7, #12]
 8102644:	2200      	movs	r2, #0
 8102646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810264a:	68fb      	ldr	r3, [r7, #12]
 810264c:	2200      	movs	r2, #0
 810264e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102652:	2300      	movs	r3, #0
 8102654:	e000      	b.n	8102658 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8102656:	2302      	movs	r3, #2
  }
}
 8102658:	4618      	mov	r0, r3
 810265a:	3718      	adds	r7, #24
 810265c:	46bd      	mov	sp, r7
 810265e:	bd80      	pop	{r7, pc}
 8102660:	fe00e800 	.word	0xfe00e800

08102664 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8102664:	b580      	push	{r7, lr}
 8102666:	b088      	sub	sp, #32
 8102668:	af02      	add	r7, sp, #8
 810266a:	60f8      	str	r0, [r7, #12]
 810266c:	4608      	mov	r0, r1
 810266e:	4611      	mov	r1, r2
 8102670:	461a      	mov	r2, r3
 8102672:	4603      	mov	r3, r0
 8102674:	817b      	strh	r3, [r7, #10]
 8102676:	460b      	mov	r3, r1
 8102678:	813b      	strh	r3, [r7, #8]
 810267a:	4613      	mov	r3, r2
 810267c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810267e:	68fb      	ldr	r3, [r7, #12]
 8102680:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102684:	b2db      	uxtb	r3, r3
 8102686:	2b20      	cmp	r3, #32
 8102688:	f040 80fd 	bne.w	8102886 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 810268c:	6a3b      	ldr	r3, [r7, #32]
 810268e:	2b00      	cmp	r3, #0
 8102690:	d002      	beq.n	8102698 <HAL_I2C_Mem_Read+0x34>
 8102692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8102694:	2b00      	cmp	r3, #0
 8102696:	d105      	bne.n	81026a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102698:	68fb      	ldr	r3, [r7, #12]
 810269a:	f44f 7200 	mov.w	r2, #512	; 0x200
 810269e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81026a0:	2301      	movs	r3, #1
 81026a2:	e0f1      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81026a4:	68fb      	ldr	r3, [r7, #12]
 81026a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81026aa:	2b01      	cmp	r3, #1
 81026ac:	d101      	bne.n	81026b2 <HAL_I2C_Mem_Read+0x4e>
 81026ae:	2302      	movs	r3, #2
 81026b0:	e0ea      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
 81026b2:	68fb      	ldr	r3, [r7, #12]
 81026b4:	2201      	movs	r2, #1
 81026b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81026ba:	f7ff faa5 	bl	8101c08 <HAL_GetTick>
 81026be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81026c0:	697b      	ldr	r3, [r7, #20]
 81026c2:	9300      	str	r3, [sp, #0]
 81026c4:	2319      	movs	r3, #25
 81026c6:	2201      	movs	r2, #1
 81026c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81026cc:	68f8      	ldr	r0, [r7, #12]
 81026ce:	f000 f9c9 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 81026d2:	4603      	mov	r3, r0
 81026d4:	2b00      	cmp	r3, #0
 81026d6:	d001      	beq.n	81026dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 81026d8:	2301      	movs	r3, #1
 81026da:	e0d5      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 81026dc:	68fb      	ldr	r3, [r7, #12]
 81026de:	2222      	movs	r2, #34	; 0x22
 81026e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 81026e4:	68fb      	ldr	r3, [r7, #12]
 81026e6:	2240      	movs	r2, #64	; 0x40
 81026e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81026ec:	68fb      	ldr	r3, [r7, #12]
 81026ee:	2200      	movs	r2, #0
 81026f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81026f2:	68fb      	ldr	r3, [r7, #12]
 81026f4:	6a3a      	ldr	r2, [r7, #32]
 81026f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 81026f8:	68fb      	ldr	r3, [r7, #12]
 81026fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 81026fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 81026fe:	68fb      	ldr	r3, [r7, #12]
 8102700:	2200      	movs	r2, #0
 8102702:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8102704:	88f8      	ldrh	r0, [r7, #6]
 8102706:	893a      	ldrh	r2, [r7, #8]
 8102708:	8979      	ldrh	r1, [r7, #10]
 810270a:	697b      	ldr	r3, [r7, #20]
 810270c:	9301      	str	r3, [sp, #4]
 810270e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102710:	9300      	str	r3, [sp, #0]
 8102712:	4603      	mov	r3, r0
 8102714:	68f8      	ldr	r0, [r7, #12]
 8102716:	f000 f92d 	bl	8102974 <I2C_RequestMemoryRead>
 810271a:	4603      	mov	r3, r0
 810271c:	2b00      	cmp	r3, #0
 810271e:	d005      	beq.n	810272c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102720:	68fb      	ldr	r3, [r7, #12]
 8102722:	2200      	movs	r2, #0
 8102724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8102728:	2301      	movs	r3, #1
 810272a:	e0ad      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810272c:	68fb      	ldr	r3, [r7, #12]
 810272e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102730:	b29b      	uxth	r3, r3
 8102732:	2bff      	cmp	r3, #255	; 0xff
 8102734:	d90e      	bls.n	8102754 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102736:	68fb      	ldr	r3, [r7, #12]
 8102738:	22ff      	movs	r2, #255	; 0xff
 810273a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 810273c:	68fb      	ldr	r3, [r7, #12]
 810273e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102740:	b2da      	uxtb	r2, r3
 8102742:	8979      	ldrh	r1, [r7, #10]
 8102744:	4b52      	ldr	r3, [pc, #328]	; (8102890 <HAL_I2C_Mem_Read+0x22c>)
 8102746:	9300      	str	r3, [sp, #0]
 8102748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810274c:	68f8      	ldr	r0, [r7, #12]
 810274e:	f000 faab 	bl	8102ca8 <I2C_TransferConfig>
 8102752:	e00f      	b.n	8102774 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102754:	68fb      	ldr	r3, [r7, #12]
 8102756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102758:	b29a      	uxth	r2, r3
 810275a:	68fb      	ldr	r3, [r7, #12]
 810275c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 810275e:	68fb      	ldr	r3, [r7, #12]
 8102760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102762:	b2da      	uxtb	r2, r3
 8102764:	8979      	ldrh	r1, [r7, #10]
 8102766:	4b4a      	ldr	r3, [pc, #296]	; (8102890 <HAL_I2C_Mem_Read+0x22c>)
 8102768:	9300      	str	r3, [sp, #0]
 810276a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810276e:	68f8      	ldr	r0, [r7, #12]
 8102770:	f000 fa9a 	bl	8102ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8102774:	697b      	ldr	r3, [r7, #20]
 8102776:	9300      	str	r3, [sp, #0]
 8102778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810277a:	2200      	movs	r2, #0
 810277c:	2104      	movs	r1, #4
 810277e:	68f8      	ldr	r0, [r7, #12]
 8102780:	f000 f970 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 8102784:	4603      	mov	r3, r0
 8102786:	2b00      	cmp	r3, #0
 8102788:	d001      	beq.n	810278e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 810278a:	2301      	movs	r3, #1
 810278c:	e07c      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 810278e:	68fb      	ldr	r3, [r7, #12]
 8102790:	681b      	ldr	r3, [r3, #0]
 8102792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8102794:	68fb      	ldr	r3, [r7, #12]
 8102796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102798:	b2d2      	uxtb	r2, r2
 810279a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810279c:	68fb      	ldr	r3, [r7, #12]
 810279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027a0:	1c5a      	adds	r2, r3, #1
 81027a2:	68fb      	ldr	r3, [r7, #12]
 81027a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81027a6:	68fb      	ldr	r3, [r7, #12]
 81027a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81027aa:	3b01      	subs	r3, #1
 81027ac:	b29a      	uxth	r2, r3
 81027ae:	68fb      	ldr	r3, [r7, #12]
 81027b0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 81027b2:	68fb      	ldr	r3, [r7, #12]
 81027b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81027b6:	b29b      	uxth	r3, r3
 81027b8:	3b01      	subs	r3, #1
 81027ba:	b29a      	uxth	r2, r3
 81027bc:	68fb      	ldr	r3, [r7, #12]
 81027be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81027c0:	68fb      	ldr	r3, [r7, #12]
 81027c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81027c4:	b29b      	uxth	r3, r3
 81027c6:	2b00      	cmp	r3, #0
 81027c8:	d034      	beq.n	8102834 <HAL_I2C_Mem_Read+0x1d0>
 81027ca:	68fb      	ldr	r3, [r7, #12]
 81027cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81027ce:	2b00      	cmp	r3, #0
 81027d0:	d130      	bne.n	8102834 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81027d2:	697b      	ldr	r3, [r7, #20]
 81027d4:	9300      	str	r3, [sp, #0]
 81027d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81027d8:	2200      	movs	r2, #0
 81027da:	2180      	movs	r1, #128	; 0x80
 81027dc:	68f8      	ldr	r0, [r7, #12]
 81027de:	f000 f941 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 81027e2:	4603      	mov	r3, r0
 81027e4:	2b00      	cmp	r3, #0
 81027e6:	d001      	beq.n	81027ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 81027e8:	2301      	movs	r3, #1
 81027ea:	e04d      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81027ec:	68fb      	ldr	r3, [r7, #12]
 81027ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81027f0:	b29b      	uxth	r3, r3
 81027f2:	2bff      	cmp	r3, #255	; 0xff
 81027f4:	d90e      	bls.n	8102814 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81027f6:	68fb      	ldr	r3, [r7, #12]
 81027f8:	22ff      	movs	r2, #255	; 0xff
 81027fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81027fc:	68fb      	ldr	r3, [r7, #12]
 81027fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102800:	b2da      	uxtb	r2, r3
 8102802:	8979      	ldrh	r1, [r7, #10]
 8102804:	2300      	movs	r3, #0
 8102806:	9300      	str	r3, [sp, #0]
 8102808:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810280c:	68f8      	ldr	r0, [r7, #12]
 810280e:	f000 fa4b 	bl	8102ca8 <I2C_TransferConfig>
 8102812:	e00f      	b.n	8102834 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102814:	68fb      	ldr	r3, [r7, #12]
 8102816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102818:	b29a      	uxth	r2, r3
 810281a:	68fb      	ldr	r3, [r7, #12]
 810281c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810281e:	68fb      	ldr	r3, [r7, #12]
 8102820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102822:	b2da      	uxtb	r2, r3
 8102824:	8979      	ldrh	r1, [r7, #10]
 8102826:	2300      	movs	r3, #0
 8102828:	9300      	str	r3, [sp, #0]
 810282a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810282e:	68f8      	ldr	r0, [r7, #12]
 8102830:	f000 fa3a 	bl	8102ca8 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8102834:	68fb      	ldr	r3, [r7, #12]
 8102836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102838:	b29b      	uxth	r3, r3
 810283a:	2b00      	cmp	r3, #0
 810283c:	d19a      	bne.n	8102774 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810283e:	697a      	ldr	r2, [r7, #20]
 8102840:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8102842:	68f8      	ldr	r0, [r7, #12]
 8102844:	f000 f98e 	bl	8102b64 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102848:	4603      	mov	r3, r0
 810284a:	2b00      	cmp	r3, #0
 810284c:	d001      	beq.n	8102852 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 810284e:	2301      	movs	r3, #1
 8102850:	e01a      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102852:	68fb      	ldr	r3, [r7, #12]
 8102854:	681b      	ldr	r3, [r3, #0]
 8102856:	2220      	movs	r2, #32
 8102858:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810285a:	68fb      	ldr	r3, [r7, #12]
 810285c:	681b      	ldr	r3, [r3, #0]
 810285e:	6859      	ldr	r1, [r3, #4]
 8102860:	68fb      	ldr	r3, [r7, #12]
 8102862:	681a      	ldr	r2, [r3, #0]
 8102864:	4b0b      	ldr	r3, [pc, #44]	; (8102894 <HAL_I2C_Mem_Read+0x230>)
 8102866:	400b      	ands	r3, r1
 8102868:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810286a:	68fb      	ldr	r3, [r7, #12]
 810286c:	2220      	movs	r2, #32
 810286e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102872:	68fb      	ldr	r3, [r7, #12]
 8102874:	2200      	movs	r2, #0
 8102876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810287a:	68fb      	ldr	r3, [r7, #12]
 810287c:	2200      	movs	r2, #0
 810287e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102882:	2300      	movs	r3, #0
 8102884:	e000      	b.n	8102888 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8102886:	2302      	movs	r3, #2
  }
}
 8102888:	4618      	mov	r0, r3
 810288a:	3718      	adds	r7, #24
 810288c:	46bd      	mov	sp, r7
 810288e:	bd80      	pop	{r7, pc}
 8102890:	80002400 	.word	0x80002400
 8102894:	fe00e800 	.word	0xfe00e800

08102898 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8102898:	b580      	push	{r7, lr}
 810289a:	b084      	sub	sp, #16
 810289c:	af00      	add	r7, sp, #0
 810289e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 81028a0:	687b      	ldr	r3, [r7, #4]
 81028a2:	681b      	ldr	r3, [r3, #0]
 81028a4:	699b      	ldr	r3, [r3, #24]
 81028a6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	681b      	ldr	r3, [r3, #0]
 81028ac:	681b      	ldr	r3, [r3, #0]
 81028ae:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 81028b0:	687b      	ldr	r3, [r7, #4]
 81028b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81028b4:	2b00      	cmp	r3, #0
 81028b6:	d005      	beq.n	81028c4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 81028b8:	687b      	ldr	r3, [r7, #4]
 81028ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81028bc:	68ba      	ldr	r2, [r7, #8]
 81028be:	68f9      	ldr	r1, [r7, #12]
 81028c0:	6878      	ldr	r0, [r7, #4]
 81028c2:	4798      	blx	r3
  }
}
 81028c4:	bf00      	nop
 81028c6:	3710      	adds	r7, #16
 81028c8:	46bd      	mov	sp, r7
 81028ca:	bd80      	pop	{r7, pc}

081028cc <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 81028cc:	b580      	push	{r7, lr}
 81028ce:	b086      	sub	sp, #24
 81028d0:	af02      	add	r7, sp, #8
 81028d2:	60f8      	str	r0, [r7, #12]
 81028d4:	4608      	mov	r0, r1
 81028d6:	4611      	mov	r1, r2
 81028d8:	461a      	mov	r2, r3
 81028da:	4603      	mov	r3, r0
 81028dc:	817b      	strh	r3, [r7, #10]
 81028de:	460b      	mov	r3, r1
 81028e0:	813b      	strh	r3, [r7, #8]
 81028e2:	4613      	mov	r3, r2
 81028e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 81028e6:	88fb      	ldrh	r3, [r7, #6]
 81028e8:	b2da      	uxtb	r2, r3
 81028ea:	8979      	ldrh	r1, [r7, #10]
 81028ec:	4b20      	ldr	r3, [pc, #128]	; (8102970 <I2C_RequestMemoryWrite+0xa4>)
 81028ee:	9300      	str	r3, [sp, #0]
 81028f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81028f4:	68f8      	ldr	r0, [r7, #12]
 81028f6:	f000 f9d7 	bl	8102ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81028fa:	69fa      	ldr	r2, [r7, #28]
 81028fc:	69b9      	ldr	r1, [r7, #24]
 81028fe:	68f8      	ldr	r0, [r7, #12]
 8102900:	f000 f8f0 	bl	8102ae4 <I2C_WaitOnTXISFlagUntilTimeout>
 8102904:	4603      	mov	r3, r0
 8102906:	2b00      	cmp	r3, #0
 8102908:	d001      	beq.n	810290e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 810290a:	2301      	movs	r3, #1
 810290c:	e02c      	b.n	8102968 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810290e:	88fb      	ldrh	r3, [r7, #6]
 8102910:	2b01      	cmp	r3, #1
 8102912:	d105      	bne.n	8102920 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102914:	893b      	ldrh	r3, [r7, #8]
 8102916:	b2da      	uxtb	r2, r3
 8102918:	68fb      	ldr	r3, [r7, #12]
 810291a:	681b      	ldr	r3, [r3, #0]
 810291c:	629a      	str	r2, [r3, #40]	; 0x28
 810291e:	e015      	b.n	810294c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8102920:	893b      	ldrh	r3, [r7, #8]
 8102922:	0a1b      	lsrs	r3, r3, #8
 8102924:	b29b      	uxth	r3, r3
 8102926:	b2da      	uxtb	r2, r3
 8102928:	68fb      	ldr	r3, [r7, #12]
 810292a:	681b      	ldr	r3, [r3, #0]
 810292c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810292e:	69fa      	ldr	r2, [r7, #28]
 8102930:	69b9      	ldr	r1, [r7, #24]
 8102932:	68f8      	ldr	r0, [r7, #12]
 8102934:	f000 f8d6 	bl	8102ae4 <I2C_WaitOnTXISFlagUntilTimeout>
 8102938:	4603      	mov	r3, r0
 810293a:	2b00      	cmp	r3, #0
 810293c:	d001      	beq.n	8102942 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 810293e:	2301      	movs	r3, #1
 8102940:	e012      	b.n	8102968 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102942:	893b      	ldrh	r3, [r7, #8]
 8102944:	b2da      	uxtb	r2, r3
 8102946:	68fb      	ldr	r3, [r7, #12]
 8102948:	681b      	ldr	r3, [r3, #0]
 810294a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 810294c:	69fb      	ldr	r3, [r7, #28]
 810294e:	9300      	str	r3, [sp, #0]
 8102950:	69bb      	ldr	r3, [r7, #24]
 8102952:	2200      	movs	r2, #0
 8102954:	2180      	movs	r1, #128	; 0x80
 8102956:	68f8      	ldr	r0, [r7, #12]
 8102958:	f000 f884 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 810295c:	4603      	mov	r3, r0
 810295e:	2b00      	cmp	r3, #0
 8102960:	d001      	beq.n	8102966 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8102962:	2301      	movs	r3, #1
 8102964:	e000      	b.n	8102968 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8102966:	2300      	movs	r3, #0
}
 8102968:	4618      	mov	r0, r3
 810296a:	3710      	adds	r7, #16
 810296c:	46bd      	mov	sp, r7
 810296e:	bd80      	pop	{r7, pc}
 8102970:	80002000 	.word	0x80002000

08102974 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8102974:	b580      	push	{r7, lr}
 8102976:	b086      	sub	sp, #24
 8102978:	af02      	add	r7, sp, #8
 810297a:	60f8      	str	r0, [r7, #12]
 810297c:	4608      	mov	r0, r1
 810297e:	4611      	mov	r1, r2
 8102980:	461a      	mov	r2, r3
 8102982:	4603      	mov	r3, r0
 8102984:	817b      	strh	r3, [r7, #10]
 8102986:	460b      	mov	r3, r1
 8102988:	813b      	strh	r3, [r7, #8]
 810298a:	4613      	mov	r3, r2
 810298c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810298e:	88fb      	ldrh	r3, [r7, #6]
 8102990:	b2da      	uxtb	r2, r3
 8102992:	8979      	ldrh	r1, [r7, #10]
 8102994:	4b20      	ldr	r3, [pc, #128]	; (8102a18 <I2C_RequestMemoryRead+0xa4>)
 8102996:	9300      	str	r3, [sp, #0]
 8102998:	2300      	movs	r3, #0
 810299a:	68f8      	ldr	r0, [r7, #12]
 810299c:	f000 f984 	bl	8102ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81029a0:	69fa      	ldr	r2, [r7, #28]
 81029a2:	69b9      	ldr	r1, [r7, #24]
 81029a4:	68f8      	ldr	r0, [r7, #12]
 81029a6:	f000 f89d 	bl	8102ae4 <I2C_WaitOnTXISFlagUntilTimeout>
 81029aa:	4603      	mov	r3, r0
 81029ac:	2b00      	cmp	r3, #0
 81029ae:	d001      	beq.n	81029b4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 81029b0:	2301      	movs	r3, #1
 81029b2:	e02c      	b.n	8102a0e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 81029b4:	88fb      	ldrh	r3, [r7, #6]
 81029b6:	2b01      	cmp	r3, #1
 81029b8:	d105      	bne.n	81029c6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81029ba:	893b      	ldrh	r3, [r7, #8]
 81029bc:	b2da      	uxtb	r2, r3
 81029be:	68fb      	ldr	r3, [r7, #12]
 81029c0:	681b      	ldr	r3, [r3, #0]
 81029c2:	629a      	str	r2, [r3, #40]	; 0x28
 81029c4:	e015      	b.n	81029f2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 81029c6:	893b      	ldrh	r3, [r7, #8]
 81029c8:	0a1b      	lsrs	r3, r3, #8
 81029ca:	b29b      	uxth	r3, r3
 81029cc:	b2da      	uxtb	r2, r3
 81029ce:	68fb      	ldr	r3, [r7, #12]
 81029d0:	681b      	ldr	r3, [r3, #0]
 81029d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81029d4:	69fa      	ldr	r2, [r7, #28]
 81029d6:	69b9      	ldr	r1, [r7, #24]
 81029d8:	68f8      	ldr	r0, [r7, #12]
 81029da:	f000 f883 	bl	8102ae4 <I2C_WaitOnTXISFlagUntilTimeout>
 81029de:	4603      	mov	r3, r0
 81029e0:	2b00      	cmp	r3, #0
 81029e2:	d001      	beq.n	81029e8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 81029e4:	2301      	movs	r3, #1
 81029e6:	e012      	b.n	8102a0e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81029e8:	893b      	ldrh	r3, [r7, #8]
 81029ea:	b2da      	uxtb	r2, r3
 81029ec:	68fb      	ldr	r3, [r7, #12]
 81029ee:	681b      	ldr	r3, [r3, #0]
 81029f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 81029f2:	69fb      	ldr	r3, [r7, #28]
 81029f4:	9300      	str	r3, [sp, #0]
 81029f6:	69bb      	ldr	r3, [r7, #24]
 81029f8:	2200      	movs	r2, #0
 81029fa:	2140      	movs	r1, #64	; 0x40
 81029fc:	68f8      	ldr	r0, [r7, #12]
 81029fe:	f000 f831 	bl	8102a64 <I2C_WaitOnFlagUntilTimeout>
 8102a02:	4603      	mov	r3, r0
 8102a04:	2b00      	cmp	r3, #0
 8102a06:	d001      	beq.n	8102a0c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8102a08:	2301      	movs	r3, #1
 8102a0a:	e000      	b.n	8102a0e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8102a0c:	2300      	movs	r3, #0
}
 8102a0e:	4618      	mov	r0, r3
 8102a10:	3710      	adds	r7, #16
 8102a12:	46bd      	mov	sp, r7
 8102a14:	bd80      	pop	{r7, pc}
 8102a16:	bf00      	nop
 8102a18:	80002000 	.word	0x80002000

08102a1c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8102a1c:	b480      	push	{r7}
 8102a1e:	b083      	sub	sp, #12
 8102a20:	af00      	add	r7, sp, #0
 8102a22:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8102a24:	687b      	ldr	r3, [r7, #4]
 8102a26:	681b      	ldr	r3, [r3, #0]
 8102a28:	699b      	ldr	r3, [r3, #24]
 8102a2a:	f003 0302 	and.w	r3, r3, #2
 8102a2e:	2b02      	cmp	r3, #2
 8102a30:	d103      	bne.n	8102a3a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8102a32:	687b      	ldr	r3, [r7, #4]
 8102a34:	681b      	ldr	r3, [r3, #0]
 8102a36:	2200      	movs	r2, #0
 8102a38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	681b      	ldr	r3, [r3, #0]
 8102a3e:	699b      	ldr	r3, [r3, #24]
 8102a40:	f003 0301 	and.w	r3, r3, #1
 8102a44:	2b01      	cmp	r3, #1
 8102a46:	d007      	beq.n	8102a58 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	699a      	ldr	r2, [r3, #24]
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	681b      	ldr	r3, [r3, #0]
 8102a52:	f042 0201 	orr.w	r2, r2, #1
 8102a56:	619a      	str	r2, [r3, #24]
  }
}
 8102a58:	bf00      	nop
 8102a5a:	370c      	adds	r7, #12
 8102a5c:	46bd      	mov	sp, r7
 8102a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a62:	4770      	bx	lr

08102a64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8102a64:	b580      	push	{r7, lr}
 8102a66:	b084      	sub	sp, #16
 8102a68:	af00      	add	r7, sp, #0
 8102a6a:	60f8      	str	r0, [r7, #12]
 8102a6c:	60b9      	str	r1, [r7, #8]
 8102a6e:	603b      	str	r3, [r7, #0]
 8102a70:	4613      	mov	r3, r2
 8102a72:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102a74:	e022      	b.n	8102abc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102a76:	683b      	ldr	r3, [r7, #0]
 8102a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102a7c:	d01e      	beq.n	8102abc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102a7e:	f7ff f8c3 	bl	8101c08 <HAL_GetTick>
 8102a82:	4602      	mov	r2, r0
 8102a84:	69bb      	ldr	r3, [r7, #24]
 8102a86:	1ad3      	subs	r3, r2, r3
 8102a88:	683a      	ldr	r2, [r7, #0]
 8102a8a:	429a      	cmp	r2, r3
 8102a8c:	d302      	bcc.n	8102a94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8102a8e:	683b      	ldr	r3, [r7, #0]
 8102a90:	2b00      	cmp	r3, #0
 8102a92:	d113      	bne.n	8102abc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102a94:	68fb      	ldr	r3, [r7, #12]
 8102a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102a98:	f043 0220 	orr.w	r2, r3, #32
 8102a9c:	68fb      	ldr	r3, [r7, #12]
 8102a9e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8102aa0:	68fb      	ldr	r3, [r7, #12]
 8102aa2:	2220      	movs	r2, #32
 8102aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8102aa8:	68fb      	ldr	r3, [r7, #12]
 8102aaa:	2200      	movs	r2, #0
 8102aac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102ab0:	68fb      	ldr	r3, [r7, #12]
 8102ab2:	2200      	movs	r2, #0
 8102ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8102ab8:	2301      	movs	r3, #1
 8102aba:	e00f      	b.n	8102adc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102abc:	68fb      	ldr	r3, [r7, #12]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	699a      	ldr	r2, [r3, #24]
 8102ac2:	68bb      	ldr	r3, [r7, #8]
 8102ac4:	4013      	ands	r3, r2
 8102ac6:	68ba      	ldr	r2, [r7, #8]
 8102ac8:	429a      	cmp	r2, r3
 8102aca:	bf0c      	ite	eq
 8102acc:	2301      	moveq	r3, #1
 8102ace:	2300      	movne	r3, #0
 8102ad0:	b2db      	uxtb	r3, r3
 8102ad2:	461a      	mov	r2, r3
 8102ad4:	79fb      	ldrb	r3, [r7, #7]
 8102ad6:	429a      	cmp	r2, r3
 8102ad8:	d0cd      	beq.n	8102a76 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8102ada:	2300      	movs	r3, #0
}
 8102adc:	4618      	mov	r0, r3
 8102ade:	3710      	adds	r7, #16
 8102ae0:	46bd      	mov	sp, r7
 8102ae2:	bd80      	pop	{r7, pc}

08102ae4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8102ae4:	b580      	push	{r7, lr}
 8102ae6:	b084      	sub	sp, #16
 8102ae8:	af00      	add	r7, sp, #0
 8102aea:	60f8      	str	r0, [r7, #12]
 8102aec:	60b9      	str	r1, [r7, #8]
 8102aee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102af0:	e02c      	b.n	8102b4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8102af2:	687a      	ldr	r2, [r7, #4]
 8102af4:	68b9      	ldr	r1, [r7, #8]
 8102af6:	68f8      	ldr	r0, [r7, #12]
 8102af8:	f000 f870 	bl	8102bdc <I2C_IsAcknowledgeFailed>
 8102afc:	4603      	mov	r3, r0
 8102afe:	2b00      	cmp	r3, #0
 8102b00:	d001      	beq.n	8102b06 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102b02:	2301      	movs	r3, #1
 8102b04:	e02a      	b.n	8102b5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102b06:	68bb      	ldr	r3, [r7, #8]
 8102b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102b0c:	d01e      	beq.n	8102b4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102b0e:	f7ff f87b 	bl	8101c08 <HAL_GetTick>
 8102b12:	4602      	mov	r2, r0
 8102b14:	687b      	ldr	r3, [r7, #4]
 8102b16:	1ad3      	subs	r3, r2, r3
 8102b18:	68ba      	ldr	r2, [r7, #8]
 8102b1a:	429a      	cmp	r2, r3
 8102b1c:	d302      	bcc.n	8102b24 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8102b1e:	68bb      	ldr	r3, [r7, #8]
 8102b20:	2b00      	cmp	r3, #0
 8102b22:	d113      	bne.n	8102b4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102b24:	68fb      	ldr	r3, [r7, #12]
 8102b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102b28:	f043 0220 	orr.w	r2, r3, #32
 8102b2c:	68fb      	ldr	r3, [r7, #12]
 8102b2e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8102b30:	68fb      	ldr	r3, [r7, #12]
 8102b32:	2220      	movs	r2, #32
 8102b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8102b38:	68fb      	ldr	r3, [r7, #12]
 8102b3a:	2200      	movs	r2, #0
 8102b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102b40:	68fb      	ldr	r3, [r7, #12]
 8102b42:	2200      	movs	r2, #0
 8102b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8102b48:	2301      	movs	r3, #1
 8102b4a:	e007      	b.n	8102b5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102b4c:	68fb      	ldr	r3, [r7, #12]
 8102b4e:	681b      	ldr	r3, [r3, #0]
 8102b50:	699b      	ldr	r3, [r3, #24]
 8102b52:	f003 0302 	and.w	r3, r3, #2
 8102b56:	2b02      	cmp	r3, #2
 8102b58:	d1cb      	bne.n	8102af2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8102b5a:	2300      	movs	r3, #0
}
 8102b5c:	4618      	mov	r0, r3
 8102b5e:	3710      	adds	r7, #16
 8102b60:	46bd      	mov	sp, r7
 8102b62:	bd80      	pop	{r7, pc}

08102b64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8102b64:	b580      	push	{r7, lr}
 8102b66:	b084      	sub	sp, #16
 8102b68:	af00      	add	r7, sp, #0
 8102b6a:	60f8      	str	r0, [r7, #12]
 8102b6c:	60b9      	str	r1, [r7, #8]
 8102b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102b70:	e028      	b.n	8102bc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8102b72:	687a      	ldr	r2, [r7, #4]
 8102b74:	68b9      	ldr	r1, [r7, #8]
 8102b76:	68f8      	ldr	r0, [r7, #12]
 8102b78:	f000 f830 	bl	8102bdc <I2C_IsAcknowledgeFailed>
 8102b7c:	4603      	mov	r3, r0
 8102b7e:	2b00      	cmp	r3, #0
 8102b80:	d001      	beq.n	8102b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102b82:	2301      	movs	r3, #1
 8102b84:	e026      	b.n	8102bd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102b86:	f7ff f83f 	bl	8101c08 <HAL_GetTick>
 8102b8a:	4602      	mov	r2, r0
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	1ad3      	subs	r3, r2, r3
 8102b90:	68ba      	ldr	r2, [r7, #8]
 8102b92:	429a      	cmp	r2, r3
 8102b94:	d302      	bcc.n	8102b9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8102b96:	68bb      	ldr	r3, [r7, #8]
 8102b98:	2b00      	cmp	r3, #0
 8102b9a:	d113      	bne.n	8102bc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102b9c:	68fb      	ldr	r3, [r7, #12]
 8102b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102ba0:	f043 0220 	orr.w	r2, r3, #32
 8102ba4:	68fb      	ldr	r3, [r7, #12]
 8102ba6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8102ba8:	68fb      	ldr	r3, [r7, #12]
 8102baa:	2220      	movs	r2, #32
 8102bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8102bb0:	68fb      	ldr	r3, [r7, #12]
 8102bb2:	2200      	movs	r2, #0
 8102bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102bb8:	68fb      	ldr	r3, [r7, #12]
 8102bba:	2200      	movs	r2, #0
 8102bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8102bc0:	2301      	movs	r3, #1
 8102bc2:	e007      	b.n	8102bd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102bc4:	68fb      	ldr	r3, [r7, #12]
 8102bc6:	681b      	ldr	r3, [r3, #0]
 8102bc8:	699b      	ldr	r3, [r3, #24]
 8102bca:	f003 0320 	and.w	r3, r3, #32
 8102bce:	2b20      	cmp	r3, #32
 8102bd0:	d1cf      	bne.n	8102b72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8102bd2:	2300      	movs	r3, #0
}
 8102bd4:	4618      	mov	r0, r3
 8102bd6:	3710      	adds	r7, #16
 8102bd8:	46bd      	mov	sp, r7
 8102bda:	bd80      	pop	{r7, pc}

08102bdc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8102bdc:	b580      	push	{r7, lr}
 8102bde:	b084      	sub	sp, #16
 8102be0:	af00      	add	r7, sp, #0
 8102be2:	60f8      	str	r0, [r7, #12]
 8102be4:	60b9      	str	r1, [r7, #8]
 8102be6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8102be8:	68fb      	ldr	r3, [r7, #12]
 8102bea:	681b      	ldr	r3, [r3, #0]
 8102bec:	699b      	ldr	r3, [r3, #24]
 8102bee:	f003 0310 	and.w	r3, r3, #16
 8102bf2:	2b10      	cmp	r3, #16
 8102bf4:	d151      	bne.n	8102c9a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102bf6:	e022      	b.n	8102c3e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8102bf8:	68bb      	ldr	r3, [r7, #8]
 8102bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102bfe:	d01e      	beq.n	8102c3e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102c00:	f7ff f802 	bl	8101c08 <HAL_GetTick>
 8102c04:	4602      	mov	r2, r0
 8102c06:	687b      	ldr	r3, [r7, #4]
 8102c08:	1ad3      	subs	r3, r2, r3
 8102c0a:	68ba      	ldr	r2, [r7, #8]
 8102c0c:	429a      	cmp	r2, r3
 8102c0e:	d302      	bcc.n	8102c16 <I2C_IsAcknowledgeFailed+0x3a>
 8102c10:	68bb      	ldr	r3, [r7, #8]
 8102c12:	2b00      	cmp	r3, #0
 8102c14:	d113      	bne.n	8102c3e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102c16:	68fb      	ldr	r3, [r7, #12]
 8102c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102c1a:	f043 0220 	orr.w	r2, r3, #32
 8102c1e:	68fb      	ldr	r3, [r7, #12]
 8102c20:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8102c22:	68fb      	ldr	r3, [r7, #12]
 8102c24:	2220      	movs	r2, #32
 8102c26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8102c2a:	68fb      	ldr	r3, [r7, #12]
 8102c2c:	2200      	movs	r2, #0
 8102c2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8102c32:	68fb      	ldr	r3, [r7, #12]
 8102c34:	2200      	movs	r2, #0
 8102c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8102c3a:	2301      	movs	r3, #1
 8102c3c:	e02e      	b.n	8102c9c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102c3e:	68fb      	ldr	r3, [r7, #12]
 8102c40:	681b      	ldr	r3, [r3, #0]
 8102c42:	699b      	ldr	r3, [r3, #24]
 8102c44:	f003 0320 	and.w	r3, r3, #32
 8102c48:	2b20      	cmp	r3, #32
 8102c4a:	d1d5      	bne.n	8102bf8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8102c4c:	68fb      	ldr	r3, [r7, #12]
 8102c4e:	681b      	ldr	r3, [r3, #0]
 8102c50:	2210      	movs	r2, #16
 8102c52:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102c54:	68fb      	ldr	r3, [r7, #12]
 8102c56:	681b      	ldr	r3, [r3, #0]
 8102c58:	2220      	movs	r2, #32
 8102c5a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8102c5c:	68f8      	ldr	r0, [r7, #12]
 8102c5e:	f7ff fedd 	bl	8102a1c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102c62:	68fb      	ldr	r3, [r7, #12]
 8102c64:	681b      	ldr	r3, [r3, #0]
 8102c66:	6859      	ldr	r1, [r3, #4]
 8102c68:	68fb      	ldr	r3, [r7, #12]
 8102c6a:	681a      	ldr	r2, [r3, #0]
 8102c6c:	4b0d      	ldr	r3, [pc, #52]	; (8102ca4 <I2C_IsAcknowledgeFailed+0xc8>)
 8102c6e:	400b      	ands	r3, r1
 8102c70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8102c72:	68fb      	ldr	r3, [r7, #12]
 8102c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102c76:	f043 0204 	orr.w	r2, r3, #4
 8102c7a:	68fb      	ldr	r3, [r7, #12]
 8102c7c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8102c7e:	68fb      	ldr	r3, [r7, #12]
 8102c80:	2220      	movs	r2, #32
 8102c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8102c86:	68fb      	ldr	r3, [r7, #12]
 8102c88:	2200      	movs	r2, #0
 8102c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102c8e:	68fb      	ldr	r3, [r7, #12]
 8102c90:	2200      	movs	r2, #0
 8102c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8102c96:	2301      	movs	r3, #1
 8102c98:	e000      	b.n	8102c9c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8102c9a:	2300      	movs	r3, #0
}
 8102c9c:	4618      	mov	r0, r3
 8102c9e:	3710      	adds	r7, #16
 8102ca0:	46bd      	mov	sp, r7
 8102ca2:	bd80      	pop	{r7, pc}
 8102ca4:	fe00e800 	.word	0xfe00e800

08102ca8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8102ca8:	b480      	push	{r7}
 8102caa:	b085      	sub	sp, #20
 8102cac:	af00      	add	r7, sp, #0
 8102cae:	60f8      	str	r0, [r7, #12]
 8102cb0:	607b      	str	r3, [r7, #4]
 8102cb2:	460b      	mov	r3, r1
 8102cb4:	817b      	strh	r3, [r7, #10]
 8102cb6:	4613      	mov	r3, r2
 8102cb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8102cba:	68fb      	ldr	r3, [r7, #12]
 8102cbc:	681b      	ldr	r3, [r3, #0]
 8102cbe:	685a      	ldr	r2, [r3, #4]
 8102cc0:	69bb      	ldr	r3, [r7, #24]
 8102cc2:	0d5b      	lsrs	r3, r3, #21
 8102cc4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8102cc8:	4b0d      	ldr	r3, [pc, #52]	; (8102d00 <I2C_TransferConfig+0x58>)
 8102cca:	430b      	orrs	r3, r1
 8102ccc:	43db      	mvns	r3, r3
 8102cce:	ea02 0103 	and.w	r1, r2, r3
 8102cd2:	897b      	ldrh	r3, [r7, #10]
 8102cd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8102cd8:	7a7b      	ldrb	r3, [r7, #9]
 8102cda:	041b      	lsls	r3, r3, #16
 8102cdc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8102ce0:	431a      	orrs	r2, r3
 8102ce2:	687b      	ldr	r3, [r7, #4]
 8102ce4:	431a      	orrs	r2, r3
 8102ce6:	69bb      	ldr	r3, [r7, #24]
 8102ce8:	431a      	orrs	r2, r3
 8102cea:	68fb      	ldr	r3, [r7, #12]
 8102cec:	681b      	ldr	r3, [r3, #0]
 8102cee:	430a      	orrs	r2, r1
 8102cf0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8102cf2:	bf00      	nop
 8102cf4:	3714      	adds	r7, #20
 8102cf6:	46bd      	mov	sp, r7
 8102cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cfc:	4770      	bx	lr
 8102cfe:	bf00      	nop
 8102d00:	03ff63ff 	.word	0x03ff63ff

08102d04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8102d04:	b480      	push	{r7}
 8102d06:	b083      	sub	sp, #12
 8102d08:	af00      	add	r7, sp, #0
 8102d0a:	6078      	str	r0, [r7, #4]
 8102d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102d0e:	687b      	ldr	r3, [r7, #4]
 8102d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102d14:	b2db      	uxtb	r3, r3
 8102d16:	2b20      	cmp	r3, #32
 8102d18:	d138      	bne.n	8102d8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102d20:	2b01      	cmp	r3, #1
 8102d22:	d101      	bne.n	8102d28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8102d24:	2302      	movs	r3, #2
 8102d26:	e032      	b.n	8102d8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8102d28:	687b      	ldr	r3, [r7, #4]
 8102d2a:	2201      	movs	r2, #1
 8102d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8102d30:	687b      	ldr	r3, [r7, #4]
 8102d32:	2224      	movs	r2, #36	; 0x24
 8102d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8102d38:	687b      	ldr	r3, [r7, #4]
 8102d3a:	681b      	ldr	r3, [r3, #0]
 8102d3c:	681a      	ldr	r2, [r3, #0]
 8102d3e:	687b      	ldr	r3, [r7, #4]
 8102d40:	681b      	ldr	r3, [r3, #0]
 8102d42:	f022 0201 	bic.w	r2, r2, #1
 8102d46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8102d48:	687b      	ldr	r3, [r7, #4]
 8102d4a:	681b      	ldr	r3, [r3, #0]
 8102d4c:	681a      	ldr	r2, [r3, #0]
 8102d4e:	687b      	ldr	r3, [r7, #4]
 8102d50:	681b      	ldr	r3, [r3, #0]
 8102d52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8102d56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	681b      	ldr	r3, [r3, #0]
 8102d5c:	6819      	ldr	r1, [r3, #0]
 8102d5e:	687b      	ldr	r3, [r7, #4]
 8102d60:	681b      	ldr	r3, [r3, #0]
 8102d62:	683a      	ldr	r2, [r7, #0]
 8102d64:	430a      	orrs	r2, r1
 8102d66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8102d68:	687b      	ldr	r3, [r7, #4]
 8102d6a:	681b      	ldr	r3, [r3, #0]
 8102d6c:	681a      	ldr	r2, [r3, #0]
 8102d6e:	687b      	ldr	r3, [r7, #4]
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	f042 0201 	orr.w	r2, r2, #1
 8102d76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8102d78:	687b      	ldr	r3, [r7, #4]
 8102d7a:	2220      	movs	r2, #32
 8102d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	2200      	movs	r2, #0
 8102d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102d88:	2300      	movs	r3, #0
 8102d8a:	e000      	b.n	8102d8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8102d8c:	2302      	movs	r3, #2
  }
}
 8102d8e:	4618      	mov	r0, r3
 8102d90:	370c      	adds	r7, #12
 8102d92:	46bd      	mov	sp, r7
 8102d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d98:	4770      	bx	lr

08102d9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8102d9a:	b480      	push	{r7}
 8102d9c:	b085      	sub	sp, #20
 8102d9e:	af00      	add	r7, sp, #0
 8102da0:	6078      	str	r0, [r7, #4]
 8102da2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102da4:	687b      	ldr	r3, [r7, #4]
 8102da6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102daa:	b2db      	uxtb	r3, r3
 8102dac:	2b20      	cmp	r3, #32
 8102dae:	d139      	bne.n	8102e24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102db0:	687b      	ldr	r3, [r7, #4]
 8102db2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102db6:	2b01      	cmp	r3, #1
 8102db8:	d101      	bne.n	8102dbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8102dba:	2302      	movs	r3, #2
 8102dbc:	e033      	b.n	8102e26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8102dbe:	687b      	ldr	r3, [r7, #4]
 8102dc0:	2201      	movs	r2, #1
 8102dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8102dc6:	687b      	ldr	r3, [r7, #4]
 8102dc8:	2224      	movs	r2, #36	; 0x24
 8102dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8102dce:	687b      	ldr	r3, [r7, #4]
 8102dd0:	681b      	ldr	r3, [r3, #0]
 8102dd2:	681a      	ldr	r2, [r3, #0]
 8102dd4:	687b      	ldr	r3, [r7, #4]
 8102dd6:	681b      	ldr	r3, [r3, #0]
 8102dd8:	f022 0201 	bic.w	r2, r2, #1
 8102ddc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8102dde:	687b      	ldr	r3, [r7, #4]
 8102de0:	681b      	ldr	r3, [r3, #0]
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8102de6:	68fb      	ldr	r3, [r7, #12]
 8102de8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102dec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8102dee:	683b      	ldr	r3, [r7, #0]
 8102df0:	021b      	lsls	r3, r3, #8
 8102df2:	68fa      	ldr	r2, [r7, #12]
 8102df4:	4313      	orrs	r3, r2
 8102df6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8102df8:	687b      	ldr	r3, [r7, #4]
 8102dfa:	681b      	ldr	r3, [r3, #0]
 8102dfc:	68fa      	ldr	r2, [r7, #12]
 8102dfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8102e00:	687b      	ldr	r3, [r7, #4]
 8102e02:	681b      	ldr	r3, [r3, #0]
 8102e04:	681a      	ldr	r2, [r3, #0]
 8102e06:	687b      	ldr	r3, [r7, #4]
 8102e08:	681b      	ldr	r3, [r3, #0]
 8102e0a:	f042 0201 	orr.w	r2, r2, #1
 8102e0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8102e10:	687b      	ldr	r3, [r7, #4]
 8102e12:	2220      	movs	r2, #32
 8102e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102e18:	687b      	ldr	r3, [r7, #4]
 8102e1a:	2200      	movs	r2, #0
 8102e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102e20:	2300      	movs	r3, #0
 8102e22:	e000      	b.n	8102e26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8102e24:	2302      	movs	r3, #2
  }
}
 8102e26:	4618      	mov	r0, r3
 8102e28:	3714      	adds	r7, #20
 8102e2a:	46bd      	mov	sp, r7
 8102e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e30:	4770      	bx	lr
	...

08102e34 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8102e34:	b580      	push	{r7, lr}
 8102e36:	b084      	sub	sp, #16
 8102e38:	af00      	add	r7, sp, #0
 8102e3a:	60f8      	str	r0, [r7, #12]
 8102e3c:	460b      	mov	r3, r1
 8102e3e:	607a      	str	r2, [r7, #4]
 8102e40:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8102e42:	4b37      	ldr	r3, [pc, #220]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e44:	681b      	ldr	r3, [r3, #0]
 8102e46:	f023 0201 	bic.w	r2, r3, #1
 8102e4a:	4935      	ldr	r1, [pc, #212]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e4c:	68fb      	ldr	r3, [r7, #12]
 8102e4e:	4313      	orrs	r3, r2
 8102e50:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8102e52:	687b      	ldr	r3, [r7, #4]
 8102e54:	2b00      	cmp	r3, #0
 8102e56:	d123      	bne.n	8102ea0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8102e58:	f7ff f842 	bl	8101ee0 <HAL_GetCurrentCPUID>
 8102e5c:	4603      	mov	r3, r0
 8102e5e:	2b03      	cmp	r3, #3
 8102e60:	d158      	bne.n	8102f14 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102e62:	4b2f      	ldr	r3, [pc, #188]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e64:	691b      	ldr	r3, [r3, #16]
 8102e66:	4a2e      	ldr	r2, [pc, #184]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e68:	f023 0301 	bic.w	r3, r3, #1
 8102e6c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102e6e:	4b2d      	ldr	r3, [pc, #180]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e70:	691b      	ldr	r3, [r3, #16]
 8102e72:	4a2c      	ldr	r2, [pc, #176]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e74:	f043 0304 	orr.w	r3, r3, #4
 8102e78:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102e7a:	f3bf 8f4f 	dsb	sy
}
 8102e7e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102e80:	f3bf 8f6f 	isb	sy
}
 8102e84:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102e86:	7afb      	ldrb	r3, [r7, #11]
 8102e88:	2b01      	cmp	r3, #1
 8102e8a:	d101      	bne.n	8102e90 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102e8c:	bf30      	wfi
 8102e8e:	e000      	b.n	8102e92 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102e90:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102e92:	4b24      	ldr	r3, [pc, #144]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e94:	691b      	ldr	r3, [r3, #16]
 8102e96:	4a23      	ldr	r2, [pc, #140]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e98:	f023 0304 	bic.w	r3, r3, #4
 8102e9c:	6113      	str	r3, [r2, #16]
 8102e9e:	e03c      	b.n	8102f1a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102ea0:	687b      	ldr	r3, [r7, #4]
 8102ea2:	2b01      	cmp	r3, #1
 8102ea4:	d123      	bne.n	8102eee <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102ea6:	f7ff f81b 	bl	8101ee0 <HAL_GetCurrentCPUID>
 8102eaa:	4603      	mov	r3, r0
 8102eac:	2b01      	cmp	r3, #1
 8102eae:	d133      	bne.n	8102f18 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102eb0:	4b1b      	ldr	r3, [pc, #108]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102eb2:	695b      	ldr	r3, [r3, #20]
 8102eb4:	4a1a      	ldr	r2, [pc, #104]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102eb6:	f023 0302 	bic.w	r3, r3, #2
 8102eba:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102ebc:	4b19      	ldr	r3, [pc, #100]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102ebe:	691b      	ldr	r3, [r3, #16]
 8102ec0:	4a18      	ldr	r2, [pc, #96]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102ec2:	f043 0304 	orr.w	r3, r3, #4
 8102ec6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102ec8:	f3bf 8f4f 	dsb	sy
}
 8102ecc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102ece:	f3bf 8f6f 	isb	sy
}
 8102ed2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102ed4:	7afb      	ldrb	r3, [r7, #11]
 8102ed6:	2b01      	cmp	r3, #1
 8102ed8:	d101      	bne.n	8102ede <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102eda:	bf30      	wfi
 8102edc:	e000      	b.n	8102ee0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102ede:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102ee0:	4b10      	ldr	r3, [pc, #64]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102ee2:	691b      	ldr	r3, [r3, #16]
 8102ee4:	4a0f      	ldr	r2, [pc, #60]	; (8102f24 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102ee6:	f023 0304 	bic.w	r3, r3, #4
 8102eea:	6113      	str	r3, [r2, #16]
 8102eec:	e015      	b.n	8102f1a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102eee:	f7fe fff7 	bl	8101ee0 <HAL_GetCurrentCPUID>
 8102ef2:	4603      	mov	r3, r0
 8102ef4:	2b03      	cmp	r3, #3
 8102ef6:	d106      	bne.n	8102f06 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102ef8:	4b09      	ldr	r3, [pc, #36]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102efa:	691b      	ldr	r3, [r3, #16]
 8102efc:	4a08      	ldr	r2, [pc, #32]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102efe:	f023 0304 	bic.w	r3, r3, #4
 8102f02:	6113      	str	r3, [r2, #16]
 8102f04:	e009      	b.n	8102f1a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102f06:	4b06      	ldr	r3, [pc, #24]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102f08:	695b      	ldr	r3, [r3, #20]
 8102f0a:	4a05      	ldr	r2, [pc, #20]	; (8102f20 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102f0c:	f023 0304 	bic.w	r3, r3, #4
 8102f10:	6153      	str	r3, [r2, #20]
 8102f12:	e002      	b.n	8102f1a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102f14:	bf00      	nop
 8102f16:	e000      	b.n	8102f1a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102f18:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102f1a:	3710      	adds	r7, #16
 8102f1c:	46bd      	mov	sp, r7
 8102f1e:	bd80      	pop	{r7, pc}
 8102f20:	58024800 	.word	0x58024800
 8102f24:	e000ed00 	.word	0xe000ed00

08102f28 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102f28:	b580      	push	{r7, lr}
 8102f2a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102f2c:	f7fe ffd8 	bl	8101ee0 <HAL_GetCurrentCPUID>
 8102f30:	4603      	mov	r3, r0
 8102f32:	2b03      	cmp	r3, #3
 8102f34:	d101      	bne.n	8102f3a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102f36:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102f38:	e001      	b.n	8102f3e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102f3a:	bf40      	sev
    __WFE ();
 8102f3c:	bf20      	wfe
}
 8102f3e:	bf00      	nop
 8102f40:	bd80      	pop	{r7, pc}
	...

08102f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102f44:	b480      	push	{r7}
 8102f46:	b089      	sub	sp, #36	; 0x24
 8102f48:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102f4a:	4bb3      	ldr	r3, [pc, #716]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f4c:	691b      	ldr	r3, [r3, #16]
 8102f4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8102f52:	2b18      	cmp	r3, #24
 8102f54:	f200 8155 	bhi.w	8103202 <HAL_RCC_GetSysClockFreq+0x2be>
 8102f58:	a201      	add	r2, pc, #4	; (adr r2, 8102f60 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102f5e:	bf00      	nop
 8102f60:	08102fc5 	.word	0x08102fc5
 8102f64:	08103203 	.word	0x08103203
 8102f68:	08103203 	.word	0x08103203
 8102f6c:	08103203 	.word	0x08103203
 8102f70:	08103203 	.word	0x08103203
 8102f74:	08103203 	.word	0x08103203
 8102f78:	08103203 	.word	0x08103203
 8102f7c:	08103203 	.word	0x08103203
 8102f80:	08102feb 	.word	0x08102feb
 8102f84:	08103203 	.word	0x08103203
 8102f88:	08103203 	.word	0x08103203
 8102f8c:	08103203 	.word	0x08103203
 8102f90:	08103203 	.word	0x08103203
 8102f94:	08103203 	.word	0x08103203
 8102f98:	08103203 	.word	0x08103203
 8102f9c:	08103203 	.word	0x08103203
 8102fa0:	08102ff1 	.word	0x08102ff1
 8102fa4:	08103203 	.word	0x08103203
 8102fa8:	08103203 	.word	0x08103203
 8102fac:	08103203 	.word	0x08103203
 8102fb0:	08103203 	.word	0x08103203
 8102fb4:	08103203 	.word	0x08103203
 8102fb8:	08103203 	.word	0x08103203
 8102fbc:	08103203 	.word	0x08103203
 8102fc0:	08102ff7 	.word	0x08102ff7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102fc4:	4b94      	ldr	r3, [pc, #592]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	f003 0320 	and.w	r3, r3, #32
 8102fcc:	2b00      	cmp	r3, #0
 8102fce:	d009      	beq.n	8102fe4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102fd0:	4b91      	ldr	r3, [pc, #580]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102fd2:	681b      	ldr	r3, [r3, #0]
 8102fd4:	08db      	lsrs	r3, r3, #3
 8102fd6:	f003 0303 	and.w	r3, r3, #3
 8102fda:	4a90      	ldr	r2, [pc, #576]	; (810321c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8102fe0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8102fe2:	e111      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102fe4:	4b8d      	ldr	r3, [pc, #564]	; (810321c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102fe6:	61bb      	str	r3, [r7, #24]
    break;
 8102fe8:	e10e      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8102fea:	4b8d      	ldr	r3, [pc, #564]	; (8103220 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102fec:	61bb      	str	r3, [r7, #24]
    break;
 8102fee:	e10b      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8102ff0:	4b8c      	ldr	r3, [pc, #560]	; (8103224 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102ff2:	61bb      	str	r3, [r7, #24]
    break;
 8102ff4:	e108      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102ff6:	4b88      	ldr	r3, [pc, #544]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102ffa:	f003 0303 	and.w	r3, r3, #3
 8102ffe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8103000:	4b85      	ldr	r3, [pc, #532]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103004:	091b      	lsrs	r3, r3, #4
 8103006:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810300a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 810300c:	4b82      	ldr	r3, [pc, #520]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810300e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103010:	f003 0301 	and.w	r3, r3, #1
 8103014:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103016:	4b80      	ldr	r3, [pc, #512]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810301a:	08db      	lsrs	r3, r3, #3
 810301c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103020:	68fa      	ldr	r2, [r7, #12]
 8103022:	fb02 f303 	mul.w	r3, r2, r3
 8103026:	ee07 3a90 	vmov	s15, r3
 810302a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810302e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103032:	693b      	ldr	r3, [r7, #16]
 8103034:	2b00      	cmp	r3, #0
 8103036:	f000 80e1 	beq.w	81031fc <HAL_RCC_GetSysClockFreq+0x2b8>
 810303a:	697b      	ldr	r3, [r7, #20]
 810303c:	2b02      	cmp	r3, #2
 810303e:	f000 8083 	beq.w	8103148 <HAL_RCC_GetSysClockFreq+0x204>
 8103042:	697b      	ldr	r3, [r7, #20]
 8103044:	2b02      	cmp	r3, #2
 8103046:	f200 80a1 	bhi.w	810318c <HAL_RCC_GetSysClockFreq+0x248>
 810304a:	697b      	ldr	r3, [r7, #20]
 810304c:	2b00      	cmp	r3, #0
 810304e:	d003      	beq.n	8103058 <HAL_RCC_GetSysClockFreq+0x114>
 8103050:	697b      	ldr	r3, [r7, #20]
 8103052:	2b01      	cmp	r3, #1
 8103054:	d056      	beq.n	8103104 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103056:	e099      	b.n	810318c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103058:	4b6f      	ldr	r3, [pc, #444]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810305a:	681b      	ldr	r3, [r3, #0]
 810305c:	f003 0320 	and.w	r3, r3, #32
 8103060:	2b00      	cmp	r3, #0
 8103062:	d02d      	beq.n	81030c0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103064:	4b6c      	ldr	r3, [pc, #432]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	08db      	lsrs	r3, r3, #3
 810306a:	f003 0303 	and.w	r3, r3, #3
 810306e:	4a6b      	ldr	r2, [pc, #428]	; (810321c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103070:	fa22 f303 	lsr.w	r3, r2, r3
 8103074:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103076:	687b      	ldr	r3, [r7, #4]
 8103078:	ee07 3a90 	vmov	s15, r3
 810307c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103080:	693b      	ldr	r3, [r7, #16]
 8103082:	ee07 3a90 	vmov	s15, r3
 8103086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810308a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810308e:	4b62      	ldr	r3, [pc, #392]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103096:	ee07 3a90 	vmov	s15, r3
 810309a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810309e:	ed97 6a02 	vldr	s12, [r7, #8]
 81030a2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103228 <HAL_RCC_GetSysClockFreq+0x2e4>
 81030a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81030aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81030ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81030b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81030b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81030ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81030be:	e087      	b.n	81031d0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81030c0:	693b      	ldr	r3, [r7, #16]
 81030c2:	ee07 3a90 	vmov	s15, r3
 81030c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030ca:	eddf 6a58 	vldr	s13, [pc, #352]	; 810322c <HAL_RCC_GetSysClockFreq+0x2e8>
 81030ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81030d2:	4b51      	ldr	r3, [pc, #324]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81030d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81030da:	ee07 3a90 	vmov	s15, r3
 81030de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81030e2:	ed97 6a02 	vldr	s12, [r7, #8]
 81030e6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103228 <HAL_RCC_GetSysClockFreq+0x2e4>
 81030ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81030ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81030f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81030f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81030fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81030fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103102:	e065      	b.n	81031d0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103104:	693b      	ldr	r3, [r7, #16]
 8103106:	ee07 3a90 	vmov	s15, r3
 810310a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810310e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103230 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103116:	4b40      	ldr	r3, [pc, #256]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810311a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810311e:	ee07 3a90 	vmov	s15, r3
 8103122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103126:	ed97 6a02 	vldr	s12, [r7, #8]
 810312a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103228 <HAL_RCC_GetSysClockFreq+0x2e4>
 810312e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103136:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810313a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810313e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103146:	e043      	b.n	81031d0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103148:	693b      	ldr	r3, [r7, #16]
 810314a:	ee07 3a90 	vmov	s15, r3
 810314e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103152:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103234 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810315a:	4b2f      	ldr	r3, [pc, #188]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810315e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103162:	ee07 3a90 	vmov	s15, r3
 8103166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810316a:	ed97 6a02 	vldr	s12, [r7, #8]
 810316e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103228 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810317a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810317e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103186:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810318a:	e021      	b.n	81031d0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810318c:	693b      	ldr	r3, [r7, #16]
 810318e:	ee07 3a90 	vmov	s15, r3
 8103192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103196:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103230 <HAL_RCC_GetSysClockFreq+0x2ec>
 810319a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810319e:	4b1e      	ldr	r3, [pc, #120]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81031a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81031a6:	ee07 3a90 	vmov	s15, r3
 81031aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81031ae:	ed97 6a02 	vldr	s12, [r7, #8]
 81031b2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103228 <HAL_RCC_GetSysClockFreq+0x2e4>
 81031b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81031ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81031be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81031c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81031c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81031ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81031ce:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81031d0:	4b11      	ldr	r3, [pc, #68]	; (8103218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81031d4:	0a5b      	lsrs	r3, r3, #9
 81031d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81031da:	3301      	adds	r3, #1
 81031dc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81031de:	683b      	ldr	r3, [r7, #0]
 81031e0:	ee07 3a90 	vmov	s15, r3
 81031e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81031e8:	edd7 6a07 	vldr	s13, [r7, #28]
 81031ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81031f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81031f4:	ee17 3a90 	vmov	r3, s15
 81031f8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81031fa:	e005      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81031fc:	2300      	movs	r3, #0
 81031fe:	61bb      	str	r3, [r7, #24]
    break;
 8103200:	e002      	b.n	8103208 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8103202:	4b07      	ldr	r3, [pc, #28]	; (8103220 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103204:	61bb      	str	r3, [r7, #24]
    break;
 8103206:	bf00      	nop
  }

  return sysclockfreq;
 8103208:	69bb      	ldr	r3, [r7, #24]
}
 810320a:	4618      	mov	r0, r3
 810320c:	3724      	adds	r7, #36	; 0x24
 810320e:	46bd      	mov	sp, r7
 8103210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103214:	4770      	bx	lr
 8103216:	bf00      	nop
 8103218:	58024400 	.word	0x58024400
 810321c:	03d09000 	.word	0x03d09000
 8103220:	003d0900 	.word	0x003d0900
 8103224:	007a1200 	.word	0x007a1200
 8103228:	46000000 	.word	0x46000000
 810322c:	4c742400 	.word	0x4c742400
 8103230:	4a742400 	.word	0x4a742400
 8103234:	4af42400 	.word	0x4af42400

08103238 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103238:	b580      	push	{r7, lr}
 810323a:	b086      	sub	sp, #24
 810323c:	af00      	add	r7, sp, #0
 810323e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103240:	2300      	movs	r3, #0
 8103242:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103244:	2300      	movs	r3, #0
 8103246:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8103248:	687b      	ldr	r3, [r7, #4]
 810324a:	681b      	ldr	r3, [r3, #0]
 810324c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103250:	2b00      	cmp	r3, #0
 8103252:	d03f      	beq.n	81032d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8103254:	687b      	ldr	r3, [r7, #4]
 8103256:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103258:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810325c:	d02a      	beq.n	81032b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 810325e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103262:	d824      	bhi.n	81032ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103268:	d018      	beq.n	810329c <HAL_RCCEx_PeriphCLKConfig+0x64>
 810326a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810326e:	d81e      	bhi.n	81032ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103270:	2b00      	cmp	r3, #0
 8103272:	d003      	beq.n	810327c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8103274:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103278:	d007      	beq.n	810328a <HAL_RCCEx_PeriphCLKConfig+0x52>
 810327a:	e018      	b.n	81032ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810327c:	4bab      	ldr	r3, [pc, #684]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810327e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103280:	4aaa      	ldr	r2, [pc, #680]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103286:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103288:	e015      	b.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810328a:	687b      	ldr	r3, [r7, #4]
 810328c:	3304      	adds	r3, #4
 810328e:	2102      	movs	r1, #2
 8103290:	4618      	mov	r0, r3
 8103292:	f000 ff11 	bl	81040b8 <RCCEx_PLL2_Config>
 8103296:	4603      	mov	r3, r0
 8103298:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810329a:	e00c      	b.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810329c:	687b      	ldr	r3, [r7, #4]
 810329e:	3324      	adds	r3, #36	; 0x24
 81032a0:	2102      	movs	r1, #2
 81032a2:	4618      	mov	r0, r3
 81032a4:	f000 ffba 	bl	810421c <RCCEx_PLL3_Config>
 81032a8:	4603      	mov	r3, r0
 81032aa:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81032ac:	e003      	b.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81032ae:	2301      	movs	r3, #1
 81032b0:	75fb      	strb	r3, [r7, #23]
      break;
 81032b2:	e000      	b.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 81032b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81032b6:	7dfb      	ldrb	r3, [r7, #23]
 81032b8:	2b00      	cmp	r3, #0
 81032ba:	d109      	bne.n	81032d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81032bc:	4b9b      	ldr	r3, [pc, #620]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81032be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81032c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81032c8:	4998      	ldr	r1, [pc, #608]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81032ca:	4313      	orrs	r3, r2
 81032cc:	650b      	str	r3, [r1, #80]	; 0x50
 81032ce:	e001      	b.n	81032d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032d0:	7dfb      	ldrb	r3, [r7, #23]
 81032d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81032dc:	2b00      	cmp	r3, #0
 81032de:	d03d      	beq.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81032e0:	687b      	ldr	r3, [r7, #4]
 81032e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81032e4:	2b04      	cmp	r3, #4
 81032e6:	d826      	bhi.n	8103336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81032e8:	a201      	add	r2, pc, #4	; (adr r2, 81032f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81032ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81032ee:	bf00      	nop
 81032f0:	08103305 	.word	0x08103305
 81032f4:	08103313 	.word	0x08103313
 81032f8:	08103325 	.word	0x08103325
 81032fc:	0810333d 	.word	0x0810333d
 8103300:	0810333d 	.word	0x0810333d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103304:	4b89      	ldr	r3, [pc, #548]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103308:	4a88      	ldr	r2, [pc, #544]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810330a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810330e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103310:	e015      	b.n	810333e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103312:	687b      	ldr	r3, [r7, #4]
 8103314:	3304      	adds	r3, #4
 8103316:	2100      	movs	r1, #0
 8103318:	4618      	mov	r0, r3
 810331a:	f000 fecd 	bl	81040b8 <RCCEx_PLL2_Config>
 810331e:	4603      	mov	r3, r0
 8103320:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103322:	e00c      	b.n	810333e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	3324      	adds	r3, #36	; 0x24
 8103328:	2100      	movs	r1, #0
 810332a:	4618      	mov	r0, r3
 810332c:	f000 ff76 	bl	810421c <RCCEx_PLL3_Config>
 8103330:	4603      	mov	r3, r0
 8103332:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103334:	e003      	b.n	810333e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103336:	2301      	movs	r3, #1
 8103338:	75fb      	strb	r3, [r7, #23]
      break;
 810333a:	e000      	b.n	810333e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 810333c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810333e:	7dfb      	ldrb	r3, [r7, #23]
 8103340:	2b00      	cmp	r3, #0
 8103342:	d109      	bne.n	8103358 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103344:	4b79      	ldr	r3, [pc, #484]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103346:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103348:	f023 0207 	bic.w	r2, r3, #7
 810334c:	687b      	ldr	r3, [r7, #4]
 810334e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103350:	4976      	ldr	r1, [pc, #472]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103352:	4313      	orrs	r3, r2
 8103354:	650b      	str	r3, [r1, #80]	; 0x50
 8103356:	e001      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103358:	7dfb      	ldrb	r3, [r7, #23]
 810335a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810335c:	687b      	ldr	r3, [r7, #4]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103364:	2b00      	cmp	r3, #0
 8103366:	d042      	beq.n	81033ee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8103368:	687b      	ldr	r3, [r7, #4]
 810336a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810336c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103370:	d02b      	beq.n	81033ca <HAL_RCCEx_PeriphCLKConfig+0x192>
 8103372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103376:	d825      	bhi.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103378:	2bc0      	cmp	r3, #192	; 0xc0
 810337a:	d028      	beq.n	81033ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 810337c:	2bc0      	cmp	r3, #192	; 0xc0
 810337e:	d821      	bhi.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103380:	2b80      	cmp	r3, #128	; 0x80
 8103382:	d016      	beq.n	81033b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8103384:	2b80      	cmp	r3, #128	; 0x80
 8103386:	d81d      	bhi.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103388:	2b00      	cmp	r3, #0
 810338a:	d002      	beq.n	8103392 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 810338c:	2b40      	cmp	r3, #64	; 0x40
 810338e:	d007      	beq.n	81033a0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8103390:	e018      	b.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103392:	4b66      	ldr	r3, [pc, #408]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103396:	4a65      	ldr	r2, [pc, #404]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810339c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810339e:	e017      	b.n	81033d0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81033a0:	687b      	ldr	r3, [r7, #4]
 81033a2:	3304      	adds	r3, #4
 81033a4:	2100      	movs	r1, #0
 81033a6:	4618      	mov	r0, r3
 81033a8:	f000 fe86 	bl	81040b8 <RCCEx_PLL2_Config>
 81033ac:	4603      	mov	r3, r0
 81033ae:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81033b0:	e00e      	b.n	81033d0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81033b2:	687b      	ldr	r3, [r7, #4]
 81033b4:	3324      	adds	r3, #36	; 0x24
 81033b6:	2100      	movs	r1, #0
 81033b8:	4618      	mov	r0, r3
 81033ba:	f000 ff2f 	bl	810421c <RCCEx_PLL3_Config>
 81033be:	4603      	mov	r3, r0
 81033c0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81033c2:	e005      	b.n	81033d0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81033c4:	2301      	movs	r3, #1
 81033c6:	75fb      	strb	r3, [r7, #23]
      break;
 81033c8:	e002      	b.n	81033d0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81033ca:	bf00      	nop
 81033cc:	e000      	b.n	81033d0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81033ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 81033d0:	7dfb      	ldrb	r3, [r7, #23]
 81033d2:	2b00      	cmp	r3, #0
 81033d4:	d109      	bne.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81033d6:	4b55      	ldr	r3, [pc, #340]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81033d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81033da:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81033de:	687b      	ldr	r3, [r7, #4]
 81033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033e2:	4952      	ldr	r1, [pc, #328]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81033e4:	4313      	orrs	r3, r2
 81033e6:	650b      	str	r3, [r1, #80]	; 0x50
 81033e8:	e001      	b.n	81033ee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81033ea:	7dfb      	ldrb	r3, [r7, #23]
 81033ec:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81033ee:	687b      	ldr	r3, [r7, #4]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81033f6:	2b00      	cmp	r3, #0
 81033f8:	d049      	beq.n	810348e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81033fa:	687b      	ldr	r3, [r7, #4]
 81033fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103400:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103404:	d030      	beq.n	8103468 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8103406:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810340a:	d82a      	bhi.n	8103462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 810340c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103410:	d02c      	beq.n	810346c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8103412:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103416:	d824      	bhi.n	8103462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103418:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810341c:	d018      	beq.n	8103450 <HAL_RCCEx_PeriphCLKConfig+0x218>
 810341e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103422:	d81e      	bhi.n	8103462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103424:	2b00      	cmp	r3, #0
 8103426:	d003      	beq.n	8103430 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8103428:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810342c:	d007      	beq.n	810343e <HAL_RCCEx_PeriphCLKConfig+0x206>
 810342e:	e018      	b.n	8103462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103430:	4b3e      	ldr	r3, [pc, #248]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103434:	4a3d      	ldr	r2, [pc, #244]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103436:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810343a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810343c:	e017      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810343e:	687b      	ldr	r3, [r7, #4]
 8103440:	3304      	adds	r3, #4
 8103442:	2100      	movs	r1, #0
 8103444:	4618      	mov	r0, r3
 8103446:	f000 fe37 	bl	81040b8 <RCCEx_PLL2_Config>
 810344a:	4603      	mov	r3, r0
 810344c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810344e:	e00e      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103450:	687b      	ldr	r3, [r7, #4]
 8103452:	3324      	adds	r3, #36	; 0x24
 8103454:	2100      	movs	r1, #0
 8103456:	4618      	mov	r0, r3
 8103458:	f000 fee0 	bl	810421c <RCCEx_PLL3_Config>
 810345c:	4603      	mov	r3, r0
 810345e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103460:	e005      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103462:	2301      	movs	r3, #1
 8103464:	75fb      	strb	r3, [r7, #23]
      break;
 8103466:	e002      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103468:	bf00      	nop
 810346a:	e000      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810346c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810346e:	7dfb      	ldrb	r3, [r7, #23]
 8103470:	2b00      	cmp	r3, #0
 8103472:	d10a      	bne.n	810348a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103474:	4b2d      	ldr	r3, [pc, #180]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103478:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810347c:	687b      	ldr	r3, [r7, #4]
 810347e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103482:	492a      	ldr	r1, [pc, #168]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103484:	4313      	orrs	r3, r2
 8103486:	658b      	str	r3, [r1, #88]	; 0x58
 8103488:	e001      	b.n	810348e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810348a:	7dfb      	ldrb	r3, [r7, #23]
 810348c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810348e:	687b      	ldr	r3, [r7, #4]
 8103490:	681b      	ldr	r3, [r3, #0]
 8103492:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8103496:	2b00      	cmp	r3, #0
 8103498:	d04c      	beq.n	8103534 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810349a:	687b      	ldr	r3, [r7, #4]
 810349c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81034a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81034a4:	d030      	beq.n	8103508 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 81034a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81034aa:	d82a      	bhi.n	8103502 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81034ac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81034b0:	d02c      	beq.n	810350c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 81034b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81034b6:	d824      	bhi.n	8103502 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81034b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81034bc:	d018      	beq.n	81034f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81034be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81034c2:	d81e      	bhi.n	8103502 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81034c4:	2b00      	cmp	r3, #0
 81034c6:	d003      	beq.n	81034d0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81034c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81034cc:	d007      	beq.n	81034de <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81034ce:	e018      	b.n	8103502 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81034d0:	4b16      	ldr	r3, [pc, #88]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034d4:	4a15      	ldr	r2, [pc, #84]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81034d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81034da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81034dc:	e017      	b.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81034de:	687b      	ldr	r3, [r7, #4]
 81034e0:	3304      	adds	r3, #4
 81034e2:	2100      	movs	r1, #0
 81034e4:	4618      	mov	r0, r3
 81034e6:	f000 fde7 	bl	81040b8 <RCCEx_PLL2_Config>
 81034ea:	4603      	mov	r3, r0
 81034ec:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81034ee:	e00e      	b.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81034f0:	687b      	ldr	r3, [r7, #4]
 81034f2:	3324      	adds	r3, #36	; 0x24
 81034f4:	2100      	movs	r1, #0
 81034f6:	4618      	mov	r0, r3
 81034f8:	f000 fe90 	bl	810421c <RCCEx_PLL3_Config>
 81034fc:	4603      	mov	r3, r0
 81034fe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103500:	e005      	b.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103502:	2301      	movs	r3, #1
 8103504:	75fb      	strb	r3, [r7, #23]
      break;
 8103506:	e002      	b.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8103508:	bf00      	nop
 810350a:	e000      	b.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 810350c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810350e:	7dfb      	ldrb	r3, [r7, #23]
 8103510:	2b00      	cmp	r3, #0
 8103512:	d10d      	bne.n	8103530 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103514:	4b05      	ldr	r3, [pc, #20]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103518:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103522:	4902      	ldr	r1, [pc, #8]	; (810352c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103524:	4313      	orrs	r3, r2
 8103526:	658b      	str	r3, [r1, #88]	; 0x58
 8103528:	e004      	b.n	8103534 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 810352a:	bf00      	nop
 810352c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103530:	7dfb      	ldrb	r3, [r7, #23]
 8103532:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103534:	687b      	ldr	r3, [r7, #4]
 8103536:	681b      	ldr	r3, [r3, #0]
 8103538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810353c:	2b00      	cmp	r3, #0
 810353e:	d032      	beq.n	81035a6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8103540:	687b      	ldr	r3, [r7, #4]
 8103542:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103544:	2b30      	cmp	r3, #48	; 0x30
 8103546:	d01c      	beq.n	8103582 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103548:	2b30      	cmp	r3, #48	; 0x30
 810354a:	d817      	bhi.n	810357c <HAL_RCCEx_PeriphCLKConfig+0x344>
 810354c:	2b20      	cmp	r3, #32
 810354e:	d00c      	beq.n	810356a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8103550:	2b20      	cmp	r3, #32
 8103552:	d813      	bhi.n	810357c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8103554:	2b00      	cmp	r3, #0
 8103556:	d016      	beq.n	8103586 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8103558:	2b10      	cmp	r3, #16
 810355a:	d10f      	bne.n	810357c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810355c:	4baf      	ldr	r3, [pc, #700]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103560:	4aae      	ldr	r2, [pc, #696]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103562:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103566:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103568:	e00e      	b.n	8103588 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	3304      	adds	r3, #4
 810356e:	2102      	movs	r1, #2
 8103570:	4618      	mov	r0, r3
 8103572:	f000 fda1 	bl	81040b8 <RCCEx_PLL2_Config>
 8103576:	4603      	mov	r3, r0
 8103578:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810357a:	e005      	b.n	8103588 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810357c:	2301      	movs	r3, #1
 810357e:	75fb      	strb	r3, [r7, #23]
      break;
 8103580:	e002      	b.n	8103588 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8103582:	bf00      	nop
 8103584:	e000      	b.n	8103588 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8103586:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103588:	7dfb      	ldrb	r3, [r7, #23]
 810358a:	2b00      	cmp	r3, #0
 810358c:	d109      	bne.n	81035a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810358e:	4ba3      	ldr	r3, [pc, #652]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103592:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8103596:	687b      	ldr	r3, [r7, #4]
 8103598:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810359a:	49a0      	ldr	r1, [pc, #640]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810359c:	4313      	orrs	r3, r2
 810359e:	64cb      	str	r3, [r1, #76]	; 0x4c
 81035a0:	e001      	b.n	81035a6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035a2:	7dfb      	ldrb	r3, [r7, #23]
 81035a4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81035a6:	687b      	ldr	r3, [r7, #4]
 81035a8:	681b      	ldr	r3, [r3, #0]
 81035aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81035ae:	2b00      	cmp	r3, #0
 81035b0:	d047      	beq.n	8103642 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81035b2:	687b      	ldr	r3, [r7, #4]
 81035b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81035b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81035ba:	d030      	beq.n	810361e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81035bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81035c0:	d82a      	bhi.n	8103618 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81035c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81035c6:	d02c      	beq.n	8103622 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81035c8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81035cc:	d824      	bhi.n	8103618 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81035ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81035d2:	d018      	beq.n	8103606 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81035d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81035d8:	d81e      	bhi.n	8103618 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81035da:	2b00      	cmp	r3, #0
 81035dc:	d003      	beq.n	81035e6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81035de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81035e2:	d007      	beq.n	81035f4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81035e4:	e018      	b.n	8103618 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81035e6:	4b8d      	ldr	r3, [pc, #564]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81035e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81035ea:	4a8c      	ldr	r2, [pc, #560]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81035ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81035f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81035f2:	e017      	b.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81035f4:	687b      	ldr	r3, [r7, #4]
 81035f6:	3304      	adds	r3, #4
 81035f8:	2100      	movs	r1, #0
 81035fa:	4618      	mov	r0, r3
 81035fc:	f000 fd5c 	bl	81040b8 <RCCEx_PLL2_Config>
 8103600:	4603      	mov	r3, r0
 8103602:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103604:	e00e      	b.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103606:	687b      	ldr	r3, [r7, #4]
 8103608:	3324      	adds	r3, #36	; 0x24
 810360a:	2100      	movs	r1, #0
 810360c:	4618      	mov	r0, r3
 810360e:	f000 fe05 	bl	810421c <RCCEx_PLL3_Config>
 8103612:	4603      	mov	r3, r0
 8103614:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103616:	e005      	b.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103618:	2301      	movs	r3, #1
 810361a:	75fb      	strb	r3, [r7, #23]
      break;
 810361c:	e002      	b.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 810361e:	bf00      	nop
 8103620:	e000      	b.n	8103624 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8103622:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103624:	7dfb      	ldrb	r3, [r7, #23]
 8103626:	2b00      	cmp	r3, #0
 8103628:	d109      	bne.n	810363e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810362a:	4b7c      	ldr	r3, [pc, #496]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810362c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810362e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103636:	4979      	ldr	r1, [pc, #484]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103638:	4313      	orrs	r3, r2
 810363a:	650b      	str	r3, [r1, #80]	; 0x50
 810363c:	e001      	b.n	8103642 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810363e:	7dfb      	ldrb	r3, [r7, #23]
 8103640:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	681b      	ldr	r3, [r3, #0]
 8103646:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810364a:	2b00      	cmp	r3, #0
 810364c:	d049      	beq.n	81036e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810364e:	687b      	ldr	r3, [r7, #4]
 8103650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103652:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103656:	d02e      	beq.n	81036b6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8103658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810365c:	d828      	bhi.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810365e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103662:	d02a      	beq.n	81036ba <HAL_RCCEx_PeriphCLKConfig+0x482>
 8103664:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103668:	d822      	bhi.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810366a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810366e:	d026      	beq.n	81036be <HAL_RCCEx_PeriphCLKConfig+0x486>
 8103670:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103674:	d81c      	bhi.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103676:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810367a:	d010      	beq.n	810369e <HAL_RCCEx_PeriphCLKConfig+0x466>
 810367c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103680:	d816      	bhi.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103682:	2b00      	cmp	r3, #0
 8103684:	d01d      	beq.n	81036c2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8103686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810368a:	d111      	bne.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810368c:	687b      	ldr	r3, [r7, #4]
 810368e:	3304      	adds	r3, #4
 8103690:	2101      	movs	r1, #1
 8103692:	4618      	mov	r0, r3
 8103694:	f000 fd10 	bl	81040b8 <RCCEx_PLL2_Config>
 8103698:	4603      	mov	r3, r0
 810369a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810369c:	e012      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810369e:	687b      	ldr	r3, [r7, #4]
 81036a0:	3324      	adds	r3, #36	; 0x24
 81036a2:	2101      	movs	r1, #1
 81036a4:	4618      	mov	r0, r3
 81036a6:	f000 fdb9 	bl	810421c <RCCEx_PLL3_Config>
 81036aa:	4603      	mov	r3, r0
 81036ac:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81036ae:	e009      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81036b0:	2301      	movs	r3, #1
 81036b2:	75fb      	strb	r3, [r7, #23]
      break;
 81036b4:	e006      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81036b6:	bf00      	nop
 81036b8:	e004      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81036ba:	bf00      	nop
 81036bc:	e002      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81036be:	bf00      	nop
 81036c0:	e000      	b.n	81036c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81036c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81036c4:	7dfb      	ldrb	r3, [r7, #23]
 81036c6:	2b00      	cmp	r3, #0
 81036c8:	d109      	bne.n	81036de <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81036ca:	4b54      	ldr	r3, [pc, #336]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81036cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81036ce:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81036d2:	687b      	ldr	r3, [r7, #4]
 81036d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81036d6:	4951      	ldr	r1, [pc, #324]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81036d8:	4313      	orrs	r3, r2
 81036da:	650b      	str	r3, [r1, #80]	; 0x50
 81036dc:	e001      	b.n	81036e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81036de:	7dfb      	ldrb	r3, [r7, #23]
 81036e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	681b      	ldr	r3, [r3, #0]
 81036e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81036ea:	2b00      	cmp	r3, #0
 81036ec:	d04b      	beq.n	8103786 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81036f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81036f8:	d02e      	beq.n	8103758 <HAL_RCCEx_PeriphCLKConfig+0x520>
 81036fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81036fe:	d828      	bhi.n	8103752 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103704:	d02a      	beq.n	810375c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8103706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810370a:	d822      	bhi.n	8103752 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 810370c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103710:	d026      	beq.n	8103760 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8103712:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103716:	d81c      	bhi.n	8103752 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103718:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810371c:	d010      	beq.n	8103740 <HAL_RCCEx_PeriphCLKConfig+0x508>
 810371e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103722:	d816      	bhi.n	8103752 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103724:	2b00      	cmp	r3, #0
 8103726:	d01d      	beq.n	8103764 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8103728:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810372c:	d111      	bne.n	8103752 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810372e:	687b      	ldr	r3, [r7, #4]
 8103730:	3304      	adds	r3, #4
 8103732:	2101      	movs	r1, #1
 8103734:	4618      	mov	r0, r3
 8103736:	f000 fcbf 	bl	81040b8 <RCCEx_PLL2_Config>
 810373a:	4603      	mov	r3, r0
 810373c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810373e:	e012      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103740:	687b      	ldr	r3, [r7, #4]
 8103742:	3324      	adds	r3, #36	; 0x24
 8103744:	2101      	movs	r1, #1
 8103746:	4618      	mov	r0, r3
 8103748:	f000 fd68 	bl	810421c <RCCEx_PLL3_Config>
 810374c:	4603      	mov	r3, r0
 810374e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103750:	e009      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8103752:	2301      	movs	r3, #1
 8103754:	75fb      	strb	r3, [r7, #23]
      break;
 8103756:	e006      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103758:	bf00      	nop
 810375a:	e004      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 810375c:	bf00      	nop
 810375e:	e002      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103760:	bf00      	nop
 8103762:	e000      	b.n	8103766 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103764:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103766:	7dfb      	ldrb	r3, [r7, #23]
 8103768:	2b00      	cmp	r3, #0
 810376a:	d10a      	bne.n	8103782 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810376c:	4b2b      	ldr	r3, [pc, #172]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103770:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8103774:	687b      	ldr	r3, [r7, #4]
 8103776:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810377a:	4928      	ldr	r1, [pc, #160]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810377c:	4313      	orrs	r3, r2
 810377e:	658b      	str	r3, [r1, #88]	; 0x58
 8103780:	e001      	b.n	8103786 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103782:	7dfb      	ldrb	r3, [r7, #23]
 8103784:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8103786:	687b      	ldr	r3, [r7, #4]
 8103788:	681b      	ldr	r3, [r3, #0]
 810378a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810378e:	2b00      	cmp	r3, #0
 8103790:	d02f      	beq.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8103792:	687b      	ldr	r3, [r7, #4]
 8103794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810379a:	d00e      	beq.n	81037ba <HAL_RCCEx_PeriphCLKConfig+0x582>
 810379c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81037a0:	d814      	bhi.n	81037cc <HAL_RCCEx_PeriphCLKConfig+0x594>
 81037a2:	2b00      	cmp	r3, #0
 81037a4:	d015      	beq.n	81037d2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81037a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81037aa:	d10f      	bne.n	81037cc <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81037ac:	4b1b      	ldr	r3, [pc, #108]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81037ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81037b0:	4a1a      	ldr	r2, [pc, #104]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81037b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81037b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81037b8:	e00c      	b.n	81037d4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	3304      	adds	r3, #4
 81037be:	2101      	movs	r1, #1
 81037c0:	4618      	mov	r0, r3
 81037c2:	f000 fc79 	bl	81040b8 <RCCEx_PLL2_Config>
 81037c6:	4603      	mov	r3, r0
 81037c8:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81037ca:	e003      	b.n	81037d4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81037cc:	2301      	movs	r3, #1
 81037ce:	75fb      	strb	r3, [r7, #23]
      break;
 81037d0:	e000      	b.n	81037d4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 81037d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81037d4:	7dfb      	ldrb	r3, [r7, #23]
 81037d6:	2b00      	cmp	r3, #0
 81037d8:	d109      	bne.n	81037ee <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81037da:	4b10      	ldr	r3, [pc, #64]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81037dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81037de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81037e2:	687b      	ldr	r3, [r7, #4]
 81037e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81037e6:	490d      	ldr	r1, [pc, #52]	; (810381c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81037e8:	4313      	orrs	r3, r2
 81037ea:	650b      	str	r3, [r1, #80]	; 0x50
 81037ec:	e001      	b.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81037ee:	7dfb      	ldrb	r3, [r7, #23]
 81037f0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81037f2:	687b      	ldr	r3, [r7, #4]
 81037f4:	681b      	ldr	r3, [r3, #0]
 81037f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81037fa:	2b00      	cmp	r3, #0
 81037fc:	d033      	beq.n	8103866 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81037fe:	687b      	ldr	r3, [r7, #4]
 8103800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103802:	2b03      	cmp	r3, #3
 8103804:	d81c      	bhi.n	8103840 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8103806:	a201      	add	r2, pc, #4	; (adr r2, 810380c <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8103808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810380c:	08103847 	.word	0x08103847
 8103810:	08103821 	.word	0x08103821
 8103814:	0810382f 	.word	0x0810382f
 8103818:	08103847 	.word	0x08103847
 810381c:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103820:	4bb9      	ldr	r3, [pc, #740]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103824:	4ab8      	ldr	r2, [pc, #736]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810382a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 810382c:	e00c      	b.n	8103848 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810382e:	687b      	ldr	r3, [r7, #4]
 8103830:	3304      	adds	r3, #4
 8103832:	2102      	movs	r1, #2
 8103834:	4618      	mov	r0, r3
 8103836:	f000 fc3f 	bl	81040b8 <RCCEx_PLL2_Config>
 810383a:	4603      	mov	r3, r0
 810383c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 810383e:	e003      	b.n	8103848 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103840:	2301      	movs	r3, #1
 8103842:	75fb      	strb	r3, [r7, #23]
      break;
 8103844:	e000      	b.n	8103848 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8103846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103848:	7dfb      	ldrb	r3, [r7, #23]
 810384a:	2b00      	cmp	r3, #0
 810384c:	d109      	bne.n	8103862 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810384e:	4bae      	ldr	r3, [pc, #696]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103852:	f023 0203 	bic.w	r2, r3, #3
 8103856:	687b      	ldr	r3, [r7, #4]
 8103858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810385a:	49ab      	ldr	r1, [pc, #684]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810385c:	4313      	orrs	r3, r2
 810385e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103860:	e001      	b.n	8103866 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103862:	7dfb      	ldrb	r3, [r7, #23]
 8103864:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8103866:	687b      	ldr	r3, [r7, #4]
 8103868:	681b      	ldr	r3, [r3, #0]
 810386a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810386e:	2b00      	cmp	r3, #0
 8103870:	f000 8088 	beq.w	8103984 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8103874:	4ba5      	ldr	r3, [pc, #660]	; (8103b0c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8103876:	681b      	ldr	r3, [r3, #0]
 8103878:	4aa4      	ldr	r2, [pc, #656]	; (8103b0c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810387a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810387e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8103880:	f7fe f9c2 	bl	8101c08 <HAL_GetTick>
 8103884:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103886:	e009      	b.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8103888:	f7fe f9be 	bl	8101c08 <HAL_GetTick>
 810388c:	4602      	mov	r2, r0
 810388e:	693b      	ldr	r3, [r7, #16]
 8103890:	1ad3      	subs	r3, r2, r3
 8103892:	2b64      	cmp	r3, #100	; 0x64
 8103894:	d902      	bls.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8103896:	2303      	movs	r3, #3
 8103898:	75fb      	strb	r3, [r7, #23]
        break;
 810389a:	e005      	b.n	81038a8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810389c:	4b9b      	ldr	r3, [pc, #620]	; (8103b0c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810389e:	681b      	ldr	r3, [r3, #0]
 81038a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81038a4:	2b00      	cmp	r3, #0
 81038a6:	d0ef      	beq.n	8103888 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 81038a8:	7dfb      	ldrb	r3, [r7, #23]
 81038aa:	2b00      	cmp	r3, #0
 81038ac:	d168      	bne.n	8103980 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81038ae:	4b96      	ldr	r3, [pc, #600]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81038b2:	687b      	ldr	r3, [r7, #4]
 81038b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81038b8:	4053      	eors	r3, r2
 81038ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81038be:	2b00      	cmp	r3, #0
 81038c0:	d013      	beq.n	81038ea <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81038c2:	4b91      	ldr	r3, [pc, #580]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81038c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81038ca:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81038cc:	4b8e      	ldr	r3, [pc, #568]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81038d0:	4a8d      	ldr	r2, [pc, #564]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81038d6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81038d8:	4b8b      	ldr	r3, [pc, #556]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81038dc:	4a8a      	ldr	r2, [pc, #552]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81038e2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81038e4:	4a88      	ldr	r2, [pc, #544]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81038e6:	68fb      	ldr	r3, [r7, #12]
 81038e8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81038ea:	687b      	ldr	r3, [r7, #4]
 81038ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81038f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81038f4:	d115      	bne.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81038f6:	f7fe f987 	bl	8101c08 <HAL_GetTick>
 81038fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81038fc:	e00b      	b.n	8103916 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81038fe:	f7fe f983 	bl	8101c08 <HAL_GetTick>
 8103902:	4602      	mov	r2, r0
 8103904:	693b      	ldr	r3, [r7, #16]
 8103906:	1ad3      	subs	r3, r2, r3
 8103908:	f241 3288 	movw	r2, #5000	; 0x1388
 810390c:	4293      	cmp	r3, r2
 810390e:	d902      	bls.n	8103916 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8103910:	2303      	movs	r3, #3
 8103912:	75fb      	strb	r3, [r7, #23]
            break;
 8103914:	e005      	b.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103916:	4b7c      	ldr	r3, [pc, #496]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810391a:	f003 0302 	and.w	r3, r3, #2
 810391e:	2b00      	cmp	r3, #0
 8103920:	d0ed      	beq.n	81038fe <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8103922:	7dfb      	ldrb	r3, [r7, #23]
 8103924:	2b00      	cmp	r3, #0
 8103926:	d128      	bne.n	810397a <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8103928:	687b      	ldr	r3, [r7, #4]
 810392a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810392e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103932:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103936:	d10f      	bne.n	8103958 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8103938:	4b73      	ldr	r3, [pc, #460]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810393a:	691b      	ldr	r3, [r3, #16]
 810393c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8103940:	687b      	ldr	r3, [r7, #4]
 8103942:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103946:	091b      	lsrs	r3, r3, #4
 8103948:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810394c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8103950:	496d      	ldr	r1, [pc, #436]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103952:	4313      	orrs	r3, r2
 8103954:	610b      	str	r3, [r1, #16]
 8103956:	e005      	b.n	8103964 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8103958:	4b6b      	ldr	r3, [pc, #428]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810395a:	691b      	ldr	r3, [r3, #16]
 810395c:	4a6a      	ldr	r2, [pc, #424]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810395e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8103962:	6113      	str	r3, [r2, #16]
 8103964:	4b68      	ldr	r3, [pc, #416]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103966:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8103968:	687b      	ldr	r3, [r7, #4]
 810396a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810396e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8103972:	4965      	ldr	r1, [pc, #404]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103974:	4313      	orrs	r3, r2
 8103976:	670b      	str	r3, [r1, #112]	; 0x70
 8103978:	e004      	b.n	8103984 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810397a:	7dfb      	ldrb	r3, [r7, #23]
 810397c:	75bb      	strb	r3, [r7, #22]
 810397e:	e001      	b.n	8103984 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103980:	7dfb      	ldrb	r3, [r7, #23]
 8103982:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8103984:	687b      	ldr	r3, [r7, #4]
 8103986:	681b      	ldr	r3, [r3, #0]
 8103988:	f003 0301 	and.w	r3, r3, #1
 810398c:	2b00      	cmp	r3, #0
 810398e:	d07e      	beq.n	8103a8e <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8103990:	687b      	ldr	r3, [r7, #4]
 8103992:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8103994:	2b28      	cmp	r3, #40	; 0x28
 8103996:	d867      	bhi.n	8103a68 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8103998:	a201      	add	r2, pc, #4	; (adr r2, 81039a0 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 810399a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810399e:	bf00      	nop
 81039a0:	08103a6f 	.word	0x08103a6f
 81039a4:	08103a69 	.word	0x08103a69
 81039a8:	08103a69 	.word	0x08103a69
 81039ac:	08103a69 	.word	0x08103a69
 81039b0:	08103a69 	.word	0x08103a69
 81039b4:	08103a69 	.word	0x08103a69
 81039b8:	08103a69 	.word	0x08103a69
 81039bc:	08103a69 	.word	0x08103a69
 81039c0:	08103a45 	.word	0x08103a45
 81039c4:	08103a69 	.word	0x08103a69
 81039c8:	08103a69 	.word	0x08103a69
 81039cc:	08103a69 	.word	0x08103a69
 81039d0:	08103a69 	.word	0x08103a69
 81039d4:	08103a69 	.word	0x08103a69
 81039d8:	08103a69 	.word	0x08103a69
 81039dc:	08103a69 	.word	0x08103a69
 81039e0:	08103a57 	.word	0x08103a57
 81039e4:	08103a69 	.word	0x08103a69
 81039e8:	08103a69 	.word	0x08103a69
 81039ec:	08103a69 	.word	0x08103a69
 81039f0:	08103a69 	.word	0x08103a69
 81039f4:	08103a69 	.word	0x08103a69
 81039f8:	08103a69 	.word	0x08103a69
 81039fc:	08103a69 	.word	0x08103a69
 8103a00:	08103a6f 	.word	0x08103a6f
 8103a04:	08103a69 	.word	0x08103a69
 8103a08:	08103a69 	.word	0x08103a69
 8103a0c:	08103a69 	.word	0x08103a69
 8103a10:	08103a69 	.word	0x08103a69
 8103a14:	08103a69 	.word	0x08103a69
 8103a18:	08103a69 	.word	0x08103a69
 8103a1c:	08103a69 	.word	0x08103a69
 8103a20:	08103a6f 	.word	0x08103a6f
 8103a24:	08103a69 	.word	0x08103a69
 8103a28:	08103a69 	.word	0x08103a69
 8103a2c:	08103a69 	.word	0x08103a69
 8103a30:	08103a69 	.word	0x08103a69
 8103a34:	08103a69 	.word	0x08103a69
 8103a38:	08103a69 	.word	0x08103a69
 8103a3c:	08103a69 	.word	0x08103a69
 8103a40:	08103a6f 	.word	0x08103a6f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103a44:	687b      	ldr	r3, [r7, #4]
 8103a46:	3304      	adds	r3, #4
 8103a48:	2101      	movs	r1, #1
 8103a4a:	4618      	mov	r0, r3
 8103a4c:	f000 fb34 	bl	81040b8 <RCCEx_PLL2_Config>
 8103a50:	4603      	mov	r3, r0
 8103a52:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8103a54:	e00c      	b.n	8103a70 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	3324      	adds	r3, #36	; 0x24
 8103a5a:	2101      	movs	r1, #1
 8103a5c:	4618      	mov	r0, r3
 8103a5e:	f000 fbdd 	bl	810421c <RCCEx_PLL3_Config>
 8103a62:	4603      	mov	r3, r0
 8103a64:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8103a66:	e003      	b.n	8103a70 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103a68:	2301      	movs	r3, #1
 8103a6a:	75fb      	strb	r3, [r7, #23]
      break;
 8103a6c:	e000      	b.n	8103a70 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8103a6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103a70:	7dfb      	ldrb	r3, [r7, #23]
 8103a72:	2b00      	cmp	r3, #0
 8103a74:	d109      	bne.n	8103a8a <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8103a76:	4b24      	ldr	r3, [pc, #144]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a7a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8103a82:	4921      	ldr	r1, [pc, #132]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103a84:	4313      	orrs	r3, r2
 8103a86:	654b      	str	r3, [r1, #84]	; 0x54
 8103a88:	e001      	b.n	8103a8e <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a8a:	7dfb      	ldrb	r3, [r7, #23]
 8103a8c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103a8e:	687b      	ldr	r3, [r7, #4]
 8103a90:	681b      	ldr	r3, [r3, #0]
 8103a92:	f003 0302 	and.w	r3, r3, #2
 8103a96:	2b00      	cmp	r3, #0
 8103a98:	d03c      	beq.n	8103b14 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8103a9a:	687b      	ldr	r3, [r7, #4]
 8103a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103a9e:	2b05      	cmp	r3, #5
 8103aa0:	d820      	bhi.n	8103ae4 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8103aa2:	a201      	add	r2, pc, #4	; (adr r2, 8103aa8 <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8103aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103aa8:	08103aeb 	.word	0x08103aeb
 8103aac:	08103ac1 	.word	0x08103ac1
 8103ab0:	08103ad3 	.word	0x08103ad3
 8103ab4:	08103aeb 	.word	0x08103aeb
 8103ab8:	08103aeb 	.word	0x08103aeb
 8103abc:	08103aeb 	.word	0x08103aeb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103ac0:	687b      	ldr	r3, [r7, #4]
 8103ac2:	3304      	adds	r3, #4
 8103ac4:	2101      	movs	r1, #1
 8103ac6:	4618      	mov	r0, r3
 8103ac8:	f000 faf6 	bl	81040b8 <RCCEx_PLL2_Config>
 8103acc:	4603      	mov	r3, r0
 8103ace:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8103ad0:	e00c      	b.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103ad2:	687b      	ldr	r3, [r7, #4]
 8103ad4:	3324      	adds	r3, #36	; 0x24
 8103ad6:	2101      	movs	r1, #1
 8103ad8:	4618      	mov	r0, r3
 8103ada:	f000 fb9f 	bl	810421c <RCCEx_PLL3_Config>
 8103ade:	4603      	mov	r3, r0
 8103ae0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8103ae2:	e003      	b.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103ae4:	2301      	movs	r3, #1
 8103ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8103ae8:	e000      	b.n	8103aec <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 8103aea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103aec:	7dfb      	ldrb	r3, [r7, #23]
 8103aee:	2b00      	cmp	r3, #0
 8103af0:	d10e      	bne.n	8103b10 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8103af2:	4b05      	ldr	r3, [pc, #20]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103af6:	f023 0207 	bic.w	r2, r3, #7
 8103afa:	687b      	ldr	r3, [r7, #4]
 8103afc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103afe:	4902      	ldr	r1, [pc, #8]	; (8103b08 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103b00:	4313      	orrs	r3, r2
 8103b02:	654b      	str	r3, [r1, #84]	; 0x54
 8103b04:	e006      	b.n	8103b14 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8103b06:	bf00      	nop
 8103b08:	58024400 	.word	0x58024400
 8103b0c:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b10:	7dfb      	ldrb	r3, [r7, #23]
 8103b12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	681b      	ldr	r3, [r3, #0]
 8103b18:	f003 0304 	and.w	r3, r3, #4
 8103b1c:	2b00      	cmp	r3, #0
 8103b1e:	d039      	beq.n	8103b94 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8103b26:	2b05      	cmp	r3, #5
 8103b28:	d820      	bhi.n	8103b6c <HAL_RCCEx_PeriphCLKConfig+0x934>
 8103b2a:	a201      	add	r2, pc, #4	; (adr r2, 8103b30 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8103b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b30:	08103b73 	.word	0x08103b73
 8103b34:	08103b49 	.word	0x08103b49
 8103b38:	08103b5b 	.word	0x08103b5b
 8103b3c:	08103b73 	.word	0x08103b73
 8103b40:	08103b73 	.word	0x08103b73
 8103b44:	08103b73 	.word	0x08103b73
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103b48:	687b      	ldr	r3, [r7, #4]
 8103b4a:	3304      	adds	r3, #4
 8103b4c:	2101      	movs	r1, #1
 8103b4e:	4618      	mov	r0, r3
 8103b50:	f000 fab2 	bl	81040b8 <RCCEx_PLL2_Config>
 8103b54:	4603      	mov	r3, r0
 8103b56:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8103b58:	e00c      	b.n	8103b74 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103b5a:	687b      	ldr	r3, [r7, #4]
 8103b5c:	3324      	adds	r3, #36	; 0x24
 8103b5e:	2101      	movs	r1, #1
 8103b60:	4618      	mov	r0, r3
 8103b62:	f000 fb5b 	bl	810421c <RCCEx_PLL3_Config>
 8103b66:	4603      	mov	r3, r0
 8103b68:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8103b6a:	e003      	b.n	8103b74 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103b6c:	2301      	movs	r3, #1
 8103b6e:	75fb      	strb	r3, [r7, #23]
      break;
 8103b70:	e000      	b.n	8103b74 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8103b72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103b74:	7dfb      	ldrb	r3, [r7, #23]
 8103b76:	2b00      	cmp	r3, #0
 8103b78:	d10a      	bne.n	8103b90 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103b7a:	4bb7      	ldr	r3, [pc, #732]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b7e:	f023 0207 	bic.w	r2, r3, #7
 8103b82:	687b      	ldr	r3, [r7, #4]
 8103b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8103b88:	49b3      	ldr	r1, [pc, #716]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103b8a:	4313      	orrs	r3, r2
 8103b8c:	658b      	str	r3, [r1, #88]	; 0x58
 8103b8e:	e001      	b.n	8103b94 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b90:	7dfb      	ldrb	r3, [r7, #23]
 8103b92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103b94:	687b      	ldr	r3, [r7, #4]
 8103b96:	681b      	ldr	r3, [r3, #0]
 8103b98:	f003 0320 	and.w	r3, r3, #32
 8103b9c:	2b00      	cmp	r3, #0
 8103b9e:	d04b      	beq.n	8103c38 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8103ba6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103baa:	d02e      	beq.n	8103c0a <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8103bac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103bb0:	d828      	bhi.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103bb6:	d02a      	beq.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8103bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103bbc:	d822      	bhi.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103bbe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103bc2:	d026      	beq.n	8103c12 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8103bc4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103bc8:	d81c      	bhi.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103bca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103bce:	d010      	beq.n	8103bf2 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8103bd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103bd4:	d816      	bhi.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103bd6:	2b00      	cmp	r3, #0
 8103bd8:	d01d      	beq.n	8103c16 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8103bda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103bde:	d111      	bne.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103be0:	687b      	ldr	r3, [r7, #4]
 8103be2:	3304      	adds	r3, #4
 8103be4:	2100      	movs	r1, #0
 8103be6:	4618      	mov	r0, r3
 8103be8:	f000 fa66 	bl	81040b8 <RCCEx_PLL2_Config>
 8103bec:	4603      	mov	r3, r0
 8103bee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8103bf0:	e012      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103bf2:	687b      	ldr	r3, [r7, #4]
 8103bf4:	3324      	adds	r3, #36	; 0x24
 8103bf6:	2102      	movs	r1, #2
 8103bf8:	4618      	mov	r0, r3
 8103bfa:	f000 fb0f 	bl	810421c <RCCEx_PLL3_Config>
 8103bfe:	4603      	mov	r3, r0
 8103c00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8103c02:	e009      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103c04:	2301      	movs	r3, #1
 8103c06:	75fb      	strb	r3, [r7, #23]
      break;
 8103c08:	e006      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8103c0a:	bf00      	nop
 8103c0c:	e004      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8103c0e:	bf00      	nop
 8103c10:	e002      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8103c12:	bf00      	nop
 8103c14:	e000      	b.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8103c16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103c18:	7dfb      	ldrb	r3, [r7, #23]
 8103c1a:	2b00      	cmp	r3, #0
 8103c1c:	d10a      	bne.n	8103c34 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103c1e:	4b8e      	ldr	r3, [pc, #568]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103c22:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8103c26:	687b      	ldr	r3, [r7, #4]
 8103c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8103c2c:	498a      	ldr	r1, [pc, #552]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103c2e:	4313      	orrs	r3, r2
 8103c30:	654b      	str	r3, [r1, #84]	; 0x54
 8103c32:	e001      	b.n	8103c38 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c34:	7dfb      	ldrb	r3, [r7, #23]
 8103c36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103c38:	687b      	ldr	r3, [r7, #4]
 8103c3a:	681b      	ldr	r3, [r3, #0]
 8103c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103c40:	2b00      	cmp	r3, #0
 8103c42:	d04b      	beq.n	8103cdc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8103c44:	687b      	ldr	r3, [r7, #4]
 8103c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8103c4a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8103c4e:	d02e      	beq.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8103c50:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8103c54:	d828      	bhi.n	8103ca8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103c5a:	d02a      	beq.n	8103cb2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8103c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103c60:	d822      	bhi.n	8103ca8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103c62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8103c66:	d026      	beq.n	8103cb6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8103c68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8103c6c:	d81c      	bhi.n	8103ca8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103c6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103c72:	d010      	beq.n	8103c96 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8103c74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103c78:	d816      	bhi.n	8103ca8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103c7a:	2b00      	cmp	r3, #0
 8103c7c:	d01d      	beq.n	8103cba <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8103c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8103c82:	d111      	bne.n	8103ca8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103c84:	687b      	ldr	r3, [r7, #4]
 8103c86:	3304      	adds	r3, #4
 8103c88:	2100      	movs	r1, #0
 8103c8a:	4618      	mov	r0, r3
 8103c8c:	f000 fa14 	bl	81040b8 <RCCEx_PLL2_Config>
 8103c90:	4603      	mov	r3, r0
 8103c92:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8103c94:	e012      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103c96:	687b      	ldr	r3, [r7, #4]
 8103c98:	3324      	adds	r3, #36	; 0x24
 8103c9a:	2102      	movs	r1, #2
 8103c9c:	4618      	mov	r0, r3
 8103c9e:	f000 fabd 	bl	810421c <RCCEx_PLL3_Config>
 8103ca2:	4603      	mov	r3, r0
 8103ca4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8103ca6:	e009      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103ca8:	2301      	movs	r3, #1
 8103caa:	75fb      	strb	r3, [r7, #23]
      break;
 8103cac:	e006      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103cae:	bf00      	nop
 8103cb0:	e004      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103cb2:	bf00      	nop
 8103cb4:	e002      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103cb6:	bf00      	nop
 8103cb8:	e000      	b.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103cba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103cbc:	7dfb      	ldrb	r3, [r7, #23]
 8103cbe:	2b00      	cmp	r3, #0
 8103cc0:	d10a      	bne.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103cc2:	4b65      	ldr	r3, [pc, #404]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103cc6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8103cca:	687b      	ldr	r3, [r7, #4]
 8103ccc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8103cd0:	4961      	ldr	r1, [pc, #388]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103cd2:	4313      	orrs	r3, r2
 8103cd4:	658b      	str	r3, [r1, #88]	; 0x58
 8103cd6:	e001      	b.n	8103cdc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103cd8:	7dfb      	ldrb	r3, [r7, #23]
 8103cda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103cdc:	687b      	ldr	r3, [r7, #4]
 8103cde:	681b      	ldr	r3, [r3, #0]
 8103ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103ce4:	2b00      	cmp	r3, #0
 8103ce6:	d04b      	beq.n	8103d80 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8103ce8:	687b      	ldr	r3, [r7, #4]
 8103cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103cee:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8103cf2:	d02e      	beq.n	8103d52 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8103cf4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8103cf8:	d828      	bhi.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103cfe:	d02a      	beq.n	8103d56 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8103d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103d04:	d822      	bhi.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103d06:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8103d0a:	d026      	beq.n	8103d5a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8103d0c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8103d10:	d81c      	bhi.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103d12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d16:	d010      	beq.n	8103d3a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8103d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d1c:	d816      	bhi.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103d1e:	2b00      	cmp	r3, #0
 8103d20:	d01d      	beq.n	8103d5e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8103d22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103d26:	d111      	bne.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103d28:	687b      	ldr	r3, [r7, #4]
 8103d2a:	3304      	adds	r3, #4
 8103d2c:	2100      	movs	r1, #0
 8103d2e:	4618      	mov	r0, r3
 8103d30:	f000 f9c2 	bl	81040b8 <RCCEx_PLL2_Config>
 8103d34:	4603      	mov	r3, r0
 8103d36:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8103d38:	e012      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103d3a:	687b      	ldr	r3, [r7, #4]
 8103d3c:	3324      	adds	r3, #36	; 0x24
 8103d3e:	2102      	movs	r1, #2
 8103d40:	4618      	mov	r0, r3
 8103d42:	f000 fa6b 	bl	810421c <RCCEx_PLL3_Config>
 8103d46:	4603      	mov	r3, r0
 8103d48:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8103d4a:	e009      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103d4c:	2301      	movs	r3, #1
 8103d4e:	75fb      	strb	r3, [r7, #23]
      break;
 8103d50:	e006      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103d52:	bf00      	nop
 8103d54:	e004      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103d56:	bf00      	nop
 8103d58:	e002      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103d5a:	bf00      	nop
 8103d5c:	e000      	b.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8103d5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103d60:	7dfb      	ldrb	r3, [r7, #23]
 8103d62:	2b00      	cmp	r3, #0
 8103d64:	d10a      	bne.n	8103d7c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103d66:	4b3c      	ldr	r3, [pc, #240]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103d6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8103d6e:	687b      	ldr	r3, [r7, #4]
 8103d70:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103d74:	4938      	ldr	r1, [pc, #224]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103d76:	4313      	orrs	r3, r2
 8103d78:	658b      	str	r3, [r1, #88]	; 0x58
 8103d7a:	e001      	b.n	8103d80 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d7c:	7dfb      	ldrb	r3, [r7, #23]
 8103d7e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	681b      	ldr	r3, [r3, #0]
 8103d84:	f003 0308 	and.w	r3, r3, #8
 8103d88:	2b00      	cmp	r3, #0
 8103d8a:	d01a      	beq.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8103d8c:	687b      	ldr	r3, [r7, #4]
 8103d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103d96:	d10a      	bne.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103d98:	687b      	ldr	r3, [r7, #4]
 8103d9a:	3324      	adds	r3, #36	; 0x24
 8103d9c:	2102      	movs	r1, #2
 8103d9e:	4618      	mov	r0, r3
 8103da0:	f000 fa3c 	bl	810421c <RCCEx_PLL3_Config>
 8103da4:	4603      	mov	r3, r0
 8103da6:	2b00      	cmp	r3, #0
 8103da8:	d001      	beq.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8103daa:	2301      	movs	r3, #1
 8103dac:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103dae:	4b2a      	ldr	r3, [pc, #168]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103db2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8103db6:	687b      	ldr	r3, [r7, #4]
 8103db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103dbc:	4926      	ldr	r1, [pc, #152]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103dbe:	4313      	orrs	r3, r2
 8103dc0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103dc2:	687b      	ldr	r3, [r7, #4]
 8103dc4:	681b      	ldr	r3, [r3, #0]
 8103dc6:	f003 0310 	and.w	r3, r3, #16
 8103dca:	2b00      	cmp	r3, #0
 8103dcc:	d01a      	beq.n	8103e04 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8103dce:	687b      	ldr	r3, [r7, #4]
 8103dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103dd8:	d10a      	bne.n	8103df0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103dda:	687b      	ldr	r3, [r7, #4]
 8103ddc:	3324      	adds	r3, #36	; 0x24
 8103dde:	2102      	movs	r1, #2
 8103de0:	4618      	mov	r0, r3
 8103de2:	f000 fa1b 	bl	810421c <RCCEx_PLL3_Config>
 8103de6:	4603      	mov	r3, r0
 8103de8:	2b00      	cmp	r3, #0
 8103dea:	d001      	beq.n	8103df0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8103dec:	2301      	movs	r3, #1
 8103dee:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103df0:	4b19      	ldr	r3, [pc, #100]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103df4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103df8:	687b      	ldr	r3, [r7, #4]
 8103dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103dfe:	4916      	ldr	r1, [pc, #88]	; (8103e58 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103e00:	4313      	orrs	r3, r2
 8103e02:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103e04:	687b      	ldr	r3, [r7, #4]
 8103e06:	681b      	ldr	r3, [r3, #0]
 8103e08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103e0c:	2b00      	cmp	r3, #0
 8103e0e:	d036      	beq.n	8103e7e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103e16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e1a:	d01f      	beq.n	8103e5c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8103e1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e20:	d817      	bhi.n	8103e52 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8103e22:	2b00      	cmp	r3, #0
 8103e24:	d003      	beq.n	8103e2e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8103e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103e2a:	d009      	beq.n	8103e40 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8103e2c:	e011      	b.n	8103e52 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103e2e:	687b      	ldr	r3, [r7, #4]
 8103e30:	3304      	adds	r3, #4
 8103e32:	2100      	movs	r1, #0
 8103e34:	4618      	mov	r0, r3
 8103e36:	f000 f93f 	bl	81040b8 <RCCEx_PLL2_Config>
 8103e3a:	4603      	mov	r3, r0
 8103e3c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103e3e:	e00e      	b.n	8103e5e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103e40:	687b      	ldr	r3, [r7, #4]
 8103e42:	3324      	adds	r3, #36	; 0x24
 8103e44:	2102      	movs	r1, #2
 8103e46:	4618      	mov	r0, r3
 8103e48:	f000 f9e8 	bl	810421c <RCCEx_PLL3_Config>
 8103e4c:	4603      	mov	r3, r0
 8103e4e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103e50:	e005      	b.n	8103e5e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103e52:	2301      	movs	r3, #1
 8103e54:	75fb      	strb	r3, [r7, #23]
      break;
 8103e56:	e002      	b.n	8103e5e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8103e58:	58024400 	.word	0x58024400
      break;
 8103e5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103e5e:	7dfb      	ldrb	r3, [r7, #23]
 8103e60:	2b00      	cmp	r3, #0
 8103e62:	d10a      	bne.n	8103e7a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103e64:	4b93      	ldr	r3, [pc, #588]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103e68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8103e6c:	687b      	ldr	r3, [r7, #4]
 8103e6e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103e72:	4990      	ldr	r1, [pc, #576]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103e74:	4313      	orrs	r3, r2
 8103e76:	658b      	str	r3, [r1, #88]	; 0x58
 8103e78:	e001      	b.n	8103e7e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e7a:	7dfb      	ldrb	r3, [r7, #23]
 8103e7c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103e7e:	687b      	ldr	r3, [r7, #4]
 8103e80:	681b      	ldr	r3, [r3, #0]
 8103e82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103e86:	2b00      	cmp	r3, #0
 8103e88:	d033      	beq.n	8103ef2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8103e8a:	687b      	ldr	r3, [r7, #4]
 8103e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103e90:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103e94:	d01c      	beq.n	8103ed0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8103e96:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103e9a:	d816      	bhi.n	8103eca <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8103e9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103ea0:	d003      	beq.n	8103eaa <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8103ea2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103ea6:	d007      	beq.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8103ea8:	e00f      	b.n	8103eca <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103eaa:	4b82      	ldr	r3, [pc, #520]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103eae:	4a81      	ldr	r2, [pc, #516]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103eb4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8103eb6:	e00c      	b.n	8103ed2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103eb8:	687b      	ldr	r3, [r7, #4]
 8103eba:	3324      	adds	r3, #36	; 0x24
 8103ebc:	2101      	movs	r1, #1
 8103ebe:	4618      	mov	r0, r3
 8103ec0:	f000 f9ac 	bl	810421c <RCCEx_PLL3_Config>
 8103ec4:	4603      	mov	r3, r0
 8103ec6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8103ec8:	e003      	b.n	8103ed2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103eca:	2301      	movs	r3, #1
 8103ecc:	75fb      	strb	r3, [r7, #23]
      break;
 8103ece:	e000      	b.n	8103ed2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8103ed0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103ed2:	7dfb      	ldrb	r3, [r7, #23]
 8103ed4:	2b00      	cmp	r3, #0
 8103ed6:	d10a      	bne.n	8103eee <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8103ed8:	4b76      	ldr	r3, [pc, #472]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103edc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103ee0:	687b      	ldr	r3, [r7, #4]
 8103ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103ee6:	4973      	ldr	r1, [pc, #460]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ee8:	4313      	orrs	r3, r2
 8103eea:	654b      	str	r3, [r1, #84]	; 0x54
 8103eec:	e001      	b.n	8103ef2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103eee:	7dfb      	ldrb	r3, [r7, #23]
 8103ef0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8103ef2:	687b      	ldr	r3, [r7, #4]
 8103ef4:	681b      	ldr	r3, [r3, #0]
 8103ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103efa:	2b00      	cmp	r3, #0
 8103efc:	d029      	beq.n	8103f52 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8103efe:	687b      	ldr	r3, [r7, #4]
 8103f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103f02:	2b00      	cmp	r3, #0
 8103f04:	d003      	beq.n	8103f0e <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8103f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103f0a:	d007      	beq.n	8103f1c <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8103f0c:	e00f      	b.n	8103f2e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103f0e:	4b69      	ldr	r3, [pc, #420]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f12:	4a68      	ldr	r2, [pc, #416]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103f18:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103f1a:	e00b      	b.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103f1c:	687b      	ldr	r3, [r7, #4]
 8103f1e:	3304      	adds	r3, #4
 8103f20:	2102      	movs	r1, #2
 8103f22:	4618      	mov	r0, r3
 8103f24:	f000 f8c8 	bl	81040b8 <RCCEx_PLL2_Config>
 8103f28:	4603      	mov	r3, r0
 8103f2a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103f2c:	e002      	b.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8103f2e:	2301      	movs	r3, #1
 8103f30:	75fb      	strb	r3, [r7, #23]
      break;
 8103f32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103f34:	7dfb      	ldrb	r3, [r7, #23]
 8103f36:	2b00      	cmp	r3, #0
 8103f38:	d109      	bne.n	8103f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103f3a:	4b5e      	ldr	r3, [pc, #376]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103f3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103f42:	687b      	ldr	r3, [r7, #4]
 8103f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103f46:	495b      	ldr	r1, [pc, #364]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103f48:	4313      	orrs	r3, r2
 8103f4a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103f4c:	e001      	b.n	8103f52 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f4e:	7dfb      	ldrb	r3, [r7, #23]
 8103f50:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103f52:	687b      	ldr	r3, [r7, #4]
 8103f54:	681b      	ldr	r3, [r3, #0]
 8103f56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103f5a:	2b00      	cmp	r3, #0
 8103f5c:	d00a      	beq.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8103f5e:	687b      	ldr	r3, [r7, #4]
 8103f60:	3324      	adds	r3, #36	; 0x24
 8103f62:	2102      	movs	r1, #2
 8103f64:	4618      	mov	r0, r3
 8103f66:	f000 f959 	bl	810421c <RCCEx_PLL3_Config>
 8103f6a:	4603      	mov	r3, r0
 8103f6c:	2b00      	cmp	r3, #0
 8103f6e:	d001      	beq.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8103f70:	2301      	movs	r3, #1
 8103f72:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103f74:	687b      	ldr	r3, [r7, #4]
 8103f76:	681b      	ldr	r3, [r3, #0]
 8103f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103f7c:	2b00      	cmp	r3, #0
 8103f7e:	d030      	beq.n	8103fe2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8103f80:	687b      	ldr	r3, [r7, #4]
 8103f82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103f84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103f88:	d017      	beq.n	8103fba <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8103f8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103f8e:	d811      	bhi.n	8103fb4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103f94:	d013      	beq.n	8103fbe <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8103f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103f9a:	d80b      	bhi.n	8103fb4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103f9c:	2b00      	cmp	r3, #0
 8103f9e:	d010      	beq.n	8103fc2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8103fa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103fa4:	d106      	bne.n	8103fb4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103fa6:	4b43      	ldr	r3, [pc, #268]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103faa:	4a42      	ldr	r2, [pc, #264]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103fb0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8103fb2:	e007      	b.n	8103fc4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103fb4:	2301      	movs	r3, #1
 8103fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8103fb8:	e004      	b.n	8103fc4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103fba:	bf00      	nop
 8103fbc:	e002      	b.n	8103fc4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103fbe:	bf00      	nop
 8103fc0:	e000      	b.n	8103fc4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103fc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103fc4:	7dfb      	ldrb	r3, [r7, #23]
 8103fc6:	2b00      	cmp	r3, #0
 8103fc8:	d109      	bne.n	8103fde <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103fca:	4b3a      	ldr	r3, [pc, #232]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103fce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103fd2:	687b      	ldr	r3, [r7, #4]
 8103fd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103fd6:	4937      	ldr	r1, [pc, #220]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103fd8:	4313      	orrs	r3, r2
 8103fda:	654b      	str	r3, [r1, #84]	; 0x54
 8103fdc:	e001      	b.n	8103fe2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103fde:	7dfb      	ldrb	r3, [r7, #23]
 8103fe0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8103fe2:	687b      	ldr	r3, [r7, #4]
 8103fe4:	681b      	ldr	r3, [r3, #0]
 8103fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103fea:	2b00      	cmp	r3, #0
 8103fec:	d008      	beq.n	8104000 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8103fee:	4b31      	ldr	r3, [pc, #196]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ff2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8103ff6:	687b      	ldr	r3, [r7, #4]
 8103ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103ffa:	492e      	ldr	r1, [pc, #184]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ffc:	4313      	orrs	r3, r2
 8103ffe:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104000:	687b      	ldr	r3, [r7, #4]
 8104002:	681b      	ldr	r3, [r3, #0]
 8104004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8104008:	2b00      	cmp	r3, #0
 810400a:	d009      	beq.n	8104020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810400c:	4b29      	ldr	r3, [pc, #164]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810400e:	691b      	ldr	r3, [r3, #16]
 8104010:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8104014:	687b      	ldr	r3, [r7, #4]
 8104016:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810401a:	4926      	ldr	r1, [pc, #152]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810401c:	4313      	orrs	r3, r2
 810401e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8104020:	687b      	ldr	r3, [r7, #4]
 8104022:	681b      	ldr	r3, [r3, #0]
 8104024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104028:	2b00      	cmp	r3, #0
 810402a:	d008      	beq.n	810403e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810402c:	4b21      	ldr	r3, [pc, #132]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810402e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104030:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104038:	491e      	ldr	r1, [pc, #120]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810403a:	4313      	orrs	r3, r2
 810403c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810403e:	687b      	ldr	r3, [r7, #4]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8104046:	2b00      	cmp	r3, #0
 8104048:	d00d      	beq.n	8104066 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810404a:	4b1a      	ldr	r3, [pc, #104]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810404c:	691b      	ldr	r3, [r3, #16]
 810404e:	4a19      	ldr	r2, [pc, #100]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104050:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8104054:	6113      	str	r3, [r2, #16]
 8104056:	4b17      	ldr	r3, [pc, #92]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104058:	691a      	ldr	r2, [r3, #16]
 810405a:	687b      	ldr	r3, [r7, #4]
 810405c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8104060:	4914      	ldr	r1, [pc, #80]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104062:	4313      	orrs	r3, r2
 8104064:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104066:	687b      	ldr	r3, [r7, #4]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	2b00      	cmp	r3, #0
 810406c:	da08      	bge.n	8104080 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810406e:	4b11      	ldr	r3, [pc, #68]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104072:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8104076:	687b      	ldr	r3, [r7, #4]
 8104078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810407a:	490e      	ldr	r1, [pc, #56]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810407c:	4313      	orrs	r3, r2
 810407e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104080:	687b      	ldr	r3, [r7, #4]
 8104082:	681b      	ldr	r3, [r3, #0]
 8104084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8104088:	2b00      	cmp	r3, #0
 810408a:	d009      	beq.n	81040a0 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810408c:	4b09      	ldr	r3, [pc, #36]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104090:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8104094:	687b      	ldr	r3, [r7, #4]
 8104096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810409a:	4906      	ldr	r1, [pc, #24]	; (81040b4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810409c:	4313      	orrs	r3, r2
 810409e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 81040a0:	7dbb      	ldrb	r3, [r7, #22]
 81040a2:	2b00      	cmp	r3, #0
 81040a4:	d101      	bne.n	81040aa <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 81040a6:	2300      	movs	r3, #0
 81040a8:	e000      	b.n	81040ac <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 81040aa:	2301      	movs	r3, #1
}
 81040ac:	4618      	mov	r0, r3
 81040ae:	3718      	adds	r7, #24
 81040b0:	46bd      	mov	sp, r7
 81040b2:	bd80      	pop	{r7, pc}
 81040b4:	58024400 	.word	0x58024400

081040b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81040b8:	b580      	push	{r7, lr}
 81040ba:	b084      	sub	sp, #16
 81040bc:	af00      	add	r7, sp, #0
 81040be:	6078      	str	r0, [r7, #4]
 81040c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81040c2:	2300      	movs	r3, #0
 81040c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81040c6:	4b54      	ldr	r3, [pc, #336]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81040c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81040ca:	f003 0303 	and.w	r3, r3, #3
 81040ce:	2b03      	cmp	r3, #3
 81040d0:	d101      	bne.n	81040d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81040d2:	2301      	movs	r3, #1
 81040d4:	e09b      	b.n	810420e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81040d6:	4b50      	ldr	r3, [pc, #320]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81040d8:	681b      	ldr	r3, [r3, #0]
 81040da:	4a4f      	ldr	r2, [pc, #316]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81040dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 81040e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81040e2:	f7fd fd91 	bl	8101c08 <HAL_GetTick>
 81040e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81040e8:	e008      	b.n	81040fc <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 81040ea:	f7fd fd8d 	bl	8101c08 <HAL_GetTick>
 81040ee:	4602      	mov	r2, r0
 81040f0:	68bb      	ldr	r3, [r7, #8]
 81040f2:	1ad3      	subs	r3, r2, r3
 81040f4:	2b02      	cmp	r3, #2
 81040f6:	d901      	bls.n	81040fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81040f8:	2303      	movs	r3, #3
 81040fa:	e088      	b.n	810420e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81040fc:	4b46      	ldr	r3, [pc, #280]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81040fe:	681b      	ldr	r3, [r3, #0]
 8104100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104104:	2b00      	cmp	r3, #0
 8104106:	d1f0      	bne.n	81040ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104108:	4b43      	ldr	r3, [pc, #268]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 810410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810410c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8104110:	687b      	ldr	r3, [r7, #4]
 8104112:	681b      	ldr	r3, [r3, #0]
 8104114:	031b      	lsls	r3, r3, #12
 8104116:	4940      	ldr	r1, [pc, #256]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104118:	4313      	orrs	r3, r2
 810411a:	628b      	str	r3, [r1, #40]	; 0x28
 810411c:	687b      	ldr	r3, [r7, #4]
 810411e:	685b      	ldr	r3, [r3, #4]
 8104120:	3b01      	subs	r3, #1
 8104122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104126:	687b      	ldr	r3, [r7, #4]
 8104128:	689b      	ldr	r3, [r3, #8]
 810412a:	3b01      	subs	r3, #1
 810412c:	025b      	lsls	r3, r3, #9
 810412e:	b29b      	uxth	r3, r3
 8104130:	431a      	orrs	r2, r3
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	68db      	ldr	r3, [r3, #12]
 8104136:	3b01      	subs	r3, #1
 8104138:	041b      	lsls	r3, r3, #16
 810413a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810413e:	431a      	orrs	r2, r3
 8104140:	687b      	ldr	r3, [r7, #4]
 8104142:	691b      	ldr	r3, [r3, #16]
 8104144:	3b01      	subs	r3, #1
 8104146:	061b      	lsls	r3, r3, #24
 8104148:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 810414c:	4932      	ldr	r1, [pc, #200]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 810414e:	4313      	orrs	r3, r2
 8104150:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104152:	4b31      	ldr	r3, [pc, #196]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104156:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	695b      	ldr	r3, [r3, #20]
 810415e:	492e      	ldr	r1, [pc, #184]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104160:	4313      	orrs	r3, r2
 8104162:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104164:	4b2c      	ldr	r3, [pc, #176]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104168:	f023 0220 	bic.w	r2, r3, #32
 810416c:	687b      	ldr	r3, [r7, #4]
 810416e:	699b      	ldr	r3, [r3, #24]
 8104170:	4929      	ldr	r1, [pc, #164]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104172:	4313      	orrs	r3, r2
 8104174:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104176:	4b28      	ldr	r3, [pc, #160]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810417a:	4a27      	ldr	r2, [pc, #156]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 810417c:	f023 0310 	bic.w	r3, r3, #16
 8104180:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104182:	4b25      	ldr	r3, [pc, #148]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104186:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810418a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810418e:	687a      	ldr	r2, [r7, #4]
 8104190:	69d2      	ldr	r2, [r2, #28]
 8104192:	00d2      	lsls	r2, r2, #3
 8104194:	4920      	ldr	r1, [pc, #128]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104196:	4313      	orrs	r3, r2
 8104198:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810419a:	4b1f      	ldr	r3, [pc, #124]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 810419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810419e:	4a1e      	ldr	r2, [pc, #120]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041a0:	f043 0310 	orr.w	r3, r3, #16
 81041a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81041a6:	683b      	ldr	r3, [r7, #0]
 81041a8:	2b00      	cmp	r3, #0
 81041aa:	d106      	bne.n	81041ba <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81041ac:	4b1a      	ldr	r3, [pc, #104]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041b0:	4a19      	ldr	r2, [pc, #100]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81041b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 81041b8:	e00f      	b.n	81041da <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81041ba:	683b      	ldr	r3, [r7, #0]
 81041bc:	2b01      	cmp	r3, #1
 81041be:	d106      	bne.n	81041ce <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81041c0:	4b15      	ldr	r3, [pc, #84]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041c4:	4a14      	ldr	r2, [pc, #80]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81041ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 81041cc:	e005      	b.n	81041da <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81041ce:	4b12      	ldr	r3, [pc, #72]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041d2:	4a11      	ldr	r2, [pc, #68]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81041d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81041da:	4b0f      	ldr	r3, [pc, #60]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041dc:	681b      	ldr	r3, [r3, #0]
 81041de:	4a0e      	ldr	r2, [pc, #56]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 81041e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 81041e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81041e6:	f7fd fd0f 	bl	8101c08 <HAL_GetTick>
 81041ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81041ec:	e008      	b.n	8104200 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 81041ee:	f7fd fd0b 	bl	8101c08 <HAL_GetTick>
 81041f2:	4602      	mov	r2, r0
 81041f4:	68bb      	ldr	r3, [r7, #8]
 81041f6:	1ad3      	subs	r3, r2, r3
 81041f8:	2b02      	cmp	r3, #2
 81041fa:	d901      	bls.n	8104200 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81041fc:	2303      	movs	r3, #3
 81041fe:	e006      	b.n	810420e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104200:	4b05      	ldr	r3, [pc, #20]	; (8104218 <RCCEx_PLL2_Config+0x160>)
 8104202:	681b      	ldr	r3, [r3, #0]
 8104204:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104208:	2b00      	cmp	r3, #0
 810420a:	d0f0      	beq.n	81041ee <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810420c:	7bfb      	ldrb	r3, [r7, #15]
}
 810420e:	4618      	mov	r0, r3
 8104210:	3710      	adds	r7, #16
 8104212:	46bd      	mov	sp, r7
 8104214:	bd80      	pop	{r7, pc}
 8104216:	bf00      	nop
 8104218:	58024400 	.word	0x58024400

0810421c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810421c:	b580      	push	{r7, lr}
 810421e:	b084      	sub	sp, #16
 8104220:	af00      	add	r7, sp, #0
 8104222:	6078      	str	r0, [r7, #4]
 8104224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104226:	2300      	movs	r3, #0
 8104228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810422a:	4b54      	ldr	r3, [pc, #336]	; (810437c <RCCEx_PLL3_Config+0x160>)
 810422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810422e:	f003 0303 	and.w	r3, r3, #3
 8104232:	2b03      	cmp	r3, #3
 8104234:	d101      	bne.n	810423a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8104236:	2301      	movs	r3, #1
 8104238:	e09b      	b.n	8104372 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810423a:	4b50      	ldr	r3, [pc, #320]	; (810437c <RCCEx_PLL3_Config+0x160>)
 810423c:	681b      	ldr	r3, [r3, #0]
 810423e:	4a4f      	ldr	r2, [pc, #316]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104240:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8104244:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104246:	f7fd fcdf 	bl	8101c08 <HAL_GetTick>
 810424a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810424c:	e008      	b.n	8104260 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810424e:	f7fd fcdb 	bl	8101c08 <HAL_GetTick>
 8104252:	4602      	mov	r2, r0
 8104254:	68bb      	ldr	r3, [r7, #8]
 8104256:	1ad3      	subs	r3, r2, r3
 8104258:	2b02      	cmp	r3, #2
 810425a:	d901      	bls.n	8104260 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810425c:	2303      	movs	r3, #3
 810425e:	e088      	b.n	8104372 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104260:	4b46      	ldr	r3, [pc, #280]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104262:	681b      	ldr	r3, [r3, #0]
 8104264:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104268:	2b00      	cmp	r3, #0
 810426a:	d1f0      	bne.n	810424e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810426c:	4b43      	ldr	r3, [pc, #268]	; (810437c <RCCEx_PLL3_Config+0x160>)
 810426e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104270:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8104274:	687b      	ldr	r3, [r7, #4]
 8104276:	681b      	ldr	r3, [r3, #0]
 8104278:	051b      	lsls	r3, r3, #20
 810427a:	4940      	ldr	r1, [pc, #256]	; (810437c <RCCEx_PLL3_Config+0x160>)
 810427c:	4313      	orrs	r3, r2
 810427e:	628b      	str	r3, [r1, #40]	; 0x28
 8104280:	687b      	ldr	r3, [r7, #4]
 8104282:	685b      	ldr	r3, [r3, #4]
 8104284:	3b01      	subs	r3, #1
 8104286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810428a:	687b      	ldr	r3, [r7, #4]
 810428c:	689b      	ldr	r3, [r3, #8]
 810428e:	3b01      	subs	r3, #1
 8104290:	025b      	lsls	r3, r3, #9
 8104292:	b29b      	uxth	r3, r3
 8104294:	431a      	orrs	r2, r3
 8104296:	687b      	ldr	r3, [r7, #4]
 8104298:	68db      	ldr	r3, [r3, #12]
 810429a:	3b01      	subs	r3, #1
 810429c:	041b      	lsls	r3, r3, #16
 810429e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81042a2:	431a      	orrs	r2, r3
 81042a4:	687b      	ldr	r3, [r7, #4]
 81042a6:	691b      	ldr	r3, [r3, #16]
 81042a8:	3b01      	subs	r3, #1
 81042aa:	061b      	lsls	r3, r3, #24
 81042ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81042b0:	4932      	ldr	r1, [pc, #200]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042b2:	4313      	orrs	r3, r2
 81042b4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81042b6:	4b31      	ldr	r3, [pc, #196]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81042ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 81042be:	687b      	ldr	r3, [r7, #4]
 81042c0:	695b      	ldr	r3, [r3, #20]
 81042c2:	492e      	ldr	r1, [pc, #184]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042c4:	4313      	orrs	r3, r2
 81042c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81042c8:	4b2c      	ldr	r3, [pc, #176]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81042cc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 81042d0:	687b      	ldr	r3, [r7, #4]
 81042d2:	699b      	ldr	r3, [r3, #24]
 81042d4:	4929      	ldr	r1, [pc, #164]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042d6:	4313      	orrs	r3, r2
 81042d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81042da:	4b28      	ldr	r3, [pc, #160]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81042de:	4a27      	ldr	r2, [pc, #156]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81042e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81042e6:	4b25      	ldr	r3, [pc, #148]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81042ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81042ee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81042f2:	687a      	ldr	r2, [r7, #4]
 81042f4:	69d2      	ldr	r2, [r2, #28]
 81042f6:	00d2      	lsls	r2, r2, #3
 81042f8:	4920      	ldr	r1, [pc, #128]	; (810437c <RCCEx_PLL3_Config+0x160>)
 81042fa:	4313      	orrs	r3, r2
 81042fc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81042fe:	4b1f      	ldr	r3, [pc, #124]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104302:	4a1e      	ldr	r2, [pc, #120]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104308:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810430a:	683b      	ldr	r3, [r7, #0]
 810430c:	2b00      	cmp	r3, #0
 810430e:	d106      	bne.n	810431e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8104310:	4b1a      	ldr	r3, [pc, #104]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104314:	4a19      	ldr	r2, [pc, #100]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104316:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810431a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810431c:	e00f      	b.n	810433e <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810431e:	683b      	ldr	r3, [r7, #0]
 8104320:	2b01      	cmp	r3, #1
 8104322:	d106      	bne.n	8104332 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8104324:	4b15      	ldr	r3, [pc, #84]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104328:	4a14      	ldr	r2, [pc, #80]	; (810437c <RCCEx_PLL3_Config+0x160>)
 810432a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 810432e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104330:	e005      	b.n	810433e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104332:	4b12      	ldr	r3, [pc, #72]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104336:	4a11      	ldr	r2, [pc, #68]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104338:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810433c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810433e:	4b0f      	ldr	r3, [pc, #60]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104340:	681b      	ldr	r3, [r3, #0]
 8104342:	4a0e      	ldr	r2, [pc, #56]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8104348:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810434a:	f7fd fc5d 	bl	8101c08 <HAL_GetTick>
 810434e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104350:	e008      	b.n	8104364 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8104352:	f7fd fc59 	bl	8101c08 <HAL_GetTick>
 8104356:	4602      	mov	r2, r0
 8104358:	68bb      	ldr	r3, [r7, #8]
 810435a:	1ad3      	subs	r3, r2, r3
 810435c:	2b02      	cmp	r3, #2
 810435e:	d901      	bls.n	8104364 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8104360:	2303      	movs	r3, #3
 8104362:	e006      	b.n	8104372 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104364:	4b05      	ldr	r3, [pc, #20]	; (810437c <RCCEx_PLL3_Config+0x160>)
 8104366:	681b      	ldr	r3, [r3, #0]
 8104368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810436c:	2b00      	cmp	r3, #0
 810436e:	d0f0      	beq.n	8104352 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8104370:	7bfb      	ldrb	r3, [r7, #15]
}
 8104372:	4618      	mov	r0, r3
 8104374:	3710      	adds	r7, #16
 8104376:	46bd      	mov	sp, r7
 8104378:	bd80      	pop	{r7, pc}
 810437a:	bf00      	nop
 810437c:	58024400 	.word	0x58024400

08104380 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8104380:	b580      	push	{r7, lr}
 8104382:	b084      	sub	sp, #16
 8104384:	af00      	add	r7, sp, #0
 8104386:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8104388:	2300      	movs	r3, #0
 810438a:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 810438c:	687b      	ldr	r3, [r7, #4]
 810438e:	2b00      	cmp	r3, #0
 8104390:	d101      	bne.n	8104396 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8104392:	2301      	movs	r3, #1
 8104394:	e0eb      	b.n	810456e <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8104396:	687b      	ldr	r3, [r7, #4]
 8104398:	2200      	movs	r2, #0
 810439a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 810439c:	687b      	ldr	r3, [r7, #4]
 810439e:	681b      	ldr	r3, [r3, #0]
 81043a0:	4a75      	ldr	r2, [pc, #468]	; (8104578 <HAL_SPI_Init+0x1f8>)
 81043a2:	4293      	cmp	r3, r2
 81043a4:	d00f      	beq.n	81043c6 <HAL_SPI_Init+0x46>
 81043a6:	687b      	ldr	r3, [r7, #4]
 81043a8:	681b      	ldr	r3, [r3, #0]
 81043aa:	4a74      	ldr	r2, [pc, #464]	; (810457c <HAL_SPI_Init+0x1fc>)
 81043ac:	4293      	cmp	r3, r2
 81043ae:	d00a      	beq.n	81043c6 <HAL_SPI_Init+0x46>
 81043b0:	687b      	ldr	r3, [r7, #4]
 81043b2:	681b      	ldr	r3, [r3, #0]
 81043b4:	4a72      	ldr	r2, [pc, #456]	; (8104580 <HAL_SPI_Init+0x200>)
 81043b6:	4293      	cmp	r3, r2
 81043b8:	d005      	beq.n	81043c6 <HAL_SPI_Init+0x46>
 81043ba:	687b      	ldr	r3, [r7, #4]
 81043bc:	68db      	ldr	r3, [r3, #12]
 81043be:	2b0f      	cmp	r3, #15
 81043c0:	d901      	bls.n	81043c6 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 81043c2:	2301      	movs	r3, #1
 81043c4:	e0d3      	b.n	810456e <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81043c6:	6878      	ldr	r0, [r7, #4]
 81043c8:	f000 f8dc 	bl	8104584 <SPI_GetPacketSize>
 81043cc:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81043ce:	687b      	ldr	r3, [r7, #4]
 81043d0:	681b      	ldr	r3, [r3, #0]
 81043d2:	4a69      	ldr	r2, [pc, #420]	; (8104578 <HAL_SPI_Init+0x1f8>)
 81043d4:	4293      	cmp	r3, r2
 81043d6:	d00c      	beq.n	81043f2 <HAL_SPI_Init+0x72>
 81043d8:	687b      	ldr	r3, [r7, #4]
 81043da:	681b      	ldr	r3, [r3, #0]
 81043dc:	4a67      	ldr	r2, [pc, #412]	; (810457c <HAL_SPI_Init+0x1fc>)
 81043de:	4293      	cmp	r3, r2
 81043e0:	d007      	beq.n	81043f2 <HAL_SPI_Init+0x72>
 81043e2:	687b      	ldr	r3, [r7, #4]
 81043e4:	681b      	ldr	r3, [r3, #0]
 81043e6:	4a66      	ldr	r2, [pc, #408]	; (8104580 <HAL_SPI_Init+0x200>)
 81043e8:	4293      	cmp	r3, r2
 81043ea:	d002      	beq.n	81043f2 <HAL_SPI_Init+0x72>
 81043ec:	68bb      	ldr	r3, [r7, #8]
 81043ee:	2b08      	cmp	r3, #8
 81043f0:	d811      	bhi.n	8104416 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81043f2:	687b      	ldr	r3, [r7, #4]
 81043f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81043f6:	4a60      	ldr	r2, [pc, #384]	; (8104578 <HAL_SPI_Init+0x1f8>)
 81043f8:	4293      	cmp	r3, r2
 81043fa:	d009      	beq.n	8104410 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81043fc:	687b      	ldr	r3, [r7, #4]
 81043fe:	681b      	ldr	r3, [r3, #0]
 8104400:	4a5e      	ldr	r2, [pc, #376]	; (810457c <HAL_SPI_Init+0x1fc>)
 8104402:	4293      	cmp	r3, r2
 8104404:	d004      	beq.n	8104410 <HAL_SPI_Init+0x90>
 8104406:	687b      	ldr	r3, [r7, #4]
 8104408:	681b      	ldr	r3, [r3, #0]
 810440a:	4a5d      	ldr	r2, [pc, #372]	; (8104580 <HAL_SPI_Init+0x200>)
 810440c:	4293      	cmp	r3, r2
 810440e:	d104      	bne.n	810441a <HAL_SPI_Init+0x9a>
 8104410:	68bb      	ldr	r3, [r7, #8]
 8104412:	2b10      	cmp	r3, #16
 8104414:	d901      	bls.n	810441a <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 8104416:	2301      	movs	r3, #1
 8104418:	e0a9      	b.n	810456e <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104420:	b2db      	uxtb	r3, r3
 8104422:	2b00      	cmp	r3, #0
 8104424:	d106      	bne.n	8104434 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8104426:	687b      	ldr	r3, [r7, #4]
 8104428:	2200      	movs	r2, #0
 810442a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810442e:	6878      	ldr	r0, [r7, #4]
 8104430:	f7fd f860 	bl	81014f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8104434:	687b      	ldr	r3, [r7, #4]
 8104436:	2202      	movs	r2, #2
 8104438:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810443c:	687b      	ldr	r3, [r7, #4]
 810443e:	681b      	ldr	r3, [r3, #0]
 8104440:	681a      	ldr	r2, [r3, #0]
 8104442:	687b      	ldr	r3, [r7, #4]
 8104444:	681b      	ldr	r3, [r3, #0]
 8104446:	f022 0201 	bic.w	r2, r2, #1
 810444a:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810444c:	687b      	ldr	r3, [r7, #4]
 810444e:	699b      	ldr	r3, [r3, #24]
 8104450:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104454:	d119      	bne.n	810448a <HAL_SPI_Init+0x10a>
 8104456:	687b      	ldr	r3, [r7, #4]
 8104458:	685b      	ldr	r3, [r3, #4]
 810445a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810445e:	d103      	bne.n	8104468 <HAL_SPI_Init+0xe8>
 8104460:	687b      	ldr	r3, [r7, #4]
 8104462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104464:	2b00      	cmp	r3, #0
 8104466:	d008      	beq.n	810447a <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8104468:	687b      	ldr	r3, [r7, #4]
 810446a:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810446c:	2b00      	cmp	r3, #0
 810446e:	d10c      	bne.n	810448a <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104474:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104478:	d107      	bne.n	810448a <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	681b      	ldr	r3, [r3, #0]
 810447e:	681a      	ldr	r2, [r3, #0]
 8104480:	687b      	ldr	r3, [r7, #4]
 8104482:	681b      	ldr	r3, [r3, #0]
 8104484:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8104488:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 810448a:	687b      	ldr	r3, [r7, #4]
 810448c:	69da      	ldr	r2, [r3, #28]
 810448e:	687b      	ldr	r3, [r7, #4]
 8104490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104492:	431a      	orrs	r2, r3
 8104494:	68fb      	ldr	r3, [r7, #12]
 8104496:	431a      	orrs	r2, r3
 8104498:	687b      	ldr	r3, [r7, #4]
 810449a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810449c:	ea42 0103 	orr.w	r1, r2, r3
 81044a0:	687b      	ldr	r3, [r7, #4]
 81044a2:	68da      	ldr	r2, [r3, #12]
 81044a4:	687b      	ldr	r3, [r7, #4]
 81044a6:	681b      	ldr	r3, [r3, #0]
 81044a8:	430a      	orrs	r2, r1
 81044aa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 81044ac:	687b      	ldr	r3, [r7, #4]
 81044ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81044b0:	687b      	ldr	r3, [r7, #4]
 81044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81044b4:	431a      	orrs	r2, r3
 81044b6:	687b      	ldr	r3, [r7, #4]
 81044b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81044ba:	431a      	orrs	r2, r3
 81044bc:	687b      	ldr	r3, [r7, #4]
 81044be:	699b      	ldr	r3, [r3, #24]
 81044c0:	431a      	orrs	r2, r3
 81044c2:	687b      	ldr	r3, [r7, #4]
 81044c4:	691b      	ldr	r3, [r3, #16]
 81044c6:	431a      	orrs	r2, r3
 81044c8:	687b      	ldr	r3, [r7, #4]
 81044ca:	695b      	ldr	r3, [r3, #20]
 81044cc:	431a      	orrs	r2, r3
 81044ce:	687b      	ldr	r3, [r7, #4]
 81044d0:	6a1b      	ldr	r3, [r3, #32]
 81044d2:	431a      	orrs	r2, r3
 81044d4:	687b      	ldr	r3, [r7, #4]
 81044d6:	685b      	ldr	r3, [r3, #4]
 81044d8:	431a      	orrs	r2, r3
 81044da:	687b      	ldr	r3, [r7, #4]
 81044dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81044de:	431a      	orrs	r2, r3
 81044e0:	687b      	ldr	r3, [r7, #4]
 81044e2:	689b      	ldr	r3, [r3, #8]
 81044e4:	431a      	orrs	r2, r3
 81044e6:	687b      	ldr	r3, [r7, #4]
 81044e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81044ea:	ea42 0103 	orr.w	r1, r2, r3
 81044ee:	687b      	ldr	r3, [r7, #4]
 81044f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 81044f2:	687b      	ldr	r3, [r7, #4]
 81044f4:	681b      	ldr	r3, [r3, #0]
 81044f6:	430a      	orrs	r2, r1
 81044f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 81044fa:	687b      	ldr	r3, [r7, #4]
 81044fc:	685b      	ldr	r3, [r3, #4]
 81044fe:	2b00      	cmp	r3, #0
 8104500:	d113      	bne.n	810452a <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8104502:	687b      	ldr	r3, [r7, #4]
 8104504:	681b      	ldr	r3, [r3, #0]
 8104506:	689b      	ldr	r3, [r3, #8]
 8104508:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 810450c:	687b      	ldr	r3, [r7, #4]
 810450e:	681b      	ldr	r3, [r3, #0]
 8104510:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104514:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8104516:	687b      	ldr	r3, [r7, #4]
 8104518:	681b      	ldr	r3, [r3, #0]
 810451a:	689b      	ldr	r3, [r3, #8]
 810451c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8104520:	687b      	ldr	r3, [r7, #4]
 8104522:	681b      	ldr	r3, [r3, #0]
 8104524:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8104528:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810452a:	687b      	ldr	r3, [r7, #4]
 810452c:	681b      	ldr	r3, [r3, #0]
 810452e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8104530:	687b      	ldr	r3, [r7, #4]
 8104532:	681b      	ldr	r3, [r3, #0]
 8104534:	f022 0201 	bic.w	r2, r2, #1
 8104538:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 810453a:	687b      	ldr	r3, [r7, #4]
 810453c:	685b      	ldr	r3, [r3, #4]
 810453e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104542:	2b00      	cmp	r3, #0
 8104544:	d00a      	beq.n	810455c <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8104546:	687b      	ldr	r3, [r7, #4]
 8104548:	681b      	ldr	r3, [r3, #0]
 810454a:	68db      	ldr	r3, [r3, #12]
 810454c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8104550:	687b      	ldr	r3, [r7, #4]
 8104552:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104554:	687b      	ldr	r3, [r7, #4]
 8104556:	681b      	ldr	r3, [r3, #0]
 8104558:	430a      	orrs	r2, r1
 810455a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 810455c:	687b      	ldr	r3, [r7, #4]
 810455e:	2200      	movs	r2, #0
 8104560:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8104564:	687b      	ldr	r3, [r7, #4]
 8104566:	2201      	movs	r2, #1
 8104568:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 810456c:	2300      	movs	r3, #0
}
 810456e:	4618      	mov	r0, r3
 8104570:	3710      	adds	r7, #16
 8104572:	46bd      	mov	sp, r7
 8104574:	bd80      	pop	{r7, pc}
 8104576:	bf00      	nop
 8104578:	40013000 	.word	0x40013000
 810457c:	40003800 	.word	0x40003800
 8104580:	40003c00 	.word	0x40003c00

08104584 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8104584:	b480      	push	{r7}
 8104586:	b085      	sub	sp, #20
 8104588:	af00      	add	r7, sp, #0
 810458a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 810458c:	687b      	ldr	r3, [r7, #4]
 810458e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104590:	095b      	lsrs	r3, r3, #5
 8104592:	3301      	adds	r3, #1
 8104594:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104596:	687b      	ldr	r3, [r7, #4]
 8104598:	68db      	ldr	r3, [r3, #12]
 810459a:	3301      	adds	r3, #1
 810459c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 810459e:	68bb      	ldr	r3, [r7, #8]
 81045a0:	3307      	adds	r3, #7
 81045a2:	08db      	lsrs	r3, r3, #3
 81045a4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81045a6:	68bb      	ldr	r3, [r7, #8]
 81045a8:	68fa      	ldr	r2, [r7, #12]
 81045aa:	fb02 f303 	mul.w	r3, r2, r3
}
 81045ae:	4618      	mov	r0, r3
 81045b0:	3714      	adds	r7, #20
 81045b2:	46bd      	mov	sp, r7
 81045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045b8:	4770      	bx	lr

081045ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81045ba:	b580      	push	{r7, lr}
 81045bc:	b082      	sub	sp, #8
 81045be:	af00      	add	r7, sp, #0
 81045c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81045c2:	687b      	ldr	r3, [r7, #4]
 81045c4:	2b00      	cmp	r3, #0
 81045c6:	d101      	bne.n	81045cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81045c8:	2301      	movs	r3, #1
 81045ca:	e049      	b.n	8104660 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81045cc:	687b      	ldr	r3, [r7, #4]
 81045ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81045d2:	b2db      	uxtb	r3, r3
 81045d4:	2b00      	cmp	r3, #0
 81045d6:	d106      	bne.n	81045e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81045d8:	687b      	ldr	r3, [r7, #4]
 81045da:	2200      	movs	r2, #0
 81045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 81045e0:	6878      	ldr	r0, [r7, #4]
 81045e2:	f7fd f9bf 	bl	8101964 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81045e6:	687b      	ldr	r3, [r7, #4]
 81045e8:	2202      	movs	r2, #2
 81045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	681a      	ldr	r2, [r3, #0]
 81045f2:	687b      	ldr	r3, [r7, #4]
 81045f4:	3304      	adds	r3, #4
 81045f6:	4619      	mov	r1, r3
 81045f8:	4610      	mov	r0, r2
 81045fa:	f000 fb9f 	bl	8104d3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81045fe:	687b      	ldr	r3, [r7, #4]
 8104600:	2201      	movs	r2, #1
 8104602:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8104606:	687b      	ldr	r3, [r7, #4]
 8104608:	2201      	movs	r2, #1
 810460a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810460e:	687b      	ldr	r3, [r7, #4]
 8104610:	2201      	movs	r2, #1
 8104612:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8104616:	687b      	ldr	r3, [r7, #4]
 8104618:	2201      	movs	r2, #1
 810461a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	2201      	movs	r2, #1
 8104622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8104626:	687b      	ldr	r3, [r7, #4]
 8104628:	2201      	movs	r2, #1
 810462a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	2201      	movs	r2, #1
 8104632:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8104636:	687b      	ldr	r3, [r7, #4]
 8104638:	2201      	movs	r2, #1
 810463a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810463e:	687b      	ldr	r3, [r7, #4]
 8104640:	2201      	movs	r2, #1
 8104642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	2201      	movs	r2, #1
 810464a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810464e:	687b      	ldr	r3, [r7, #4]
 8104650:	2201      	movs	r2, #1
 8104652:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8104656:	687b      	ldr	r3, [r7, #4]
 8104658:	2201      	movs	r2, #1
 810465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810465e:	2300      	movs	r3, #0
}
 8104660:	4618      	mov	r0, r3
 8104662:	3708      	adds	r7, #8
 8104664:	46bd      	mov	sp, r7
 8104666:	bd80      	pop	{r7, pc}

08104668 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8104668:	b580      	push	{r7, lr}
 810466a:	b084      	sub	sp, #16
 810466c:	af00      	add	r7, sp, #0
 810466e:	6078      	str	r0, [r7, #4]
 8104670:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8104672:	683b      	ldr	r3, [r7, #0]
 8104674:	2b00      	cmp	r3, #0
 8104676:	d109      	bne.n	810468c <HAL_TIM_PWM_Start+0x24>
 8104678:	687b      	ldr	r3, [r7, #4]
 810467a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 810467e:	b2db      	uxtb	r3, r3
 8104680:	2b01      	cmp	r3, #1
 8104682:	bf14      	ite	ne
 8104684:	2301      	movne	r3, #1
 8104686:	2300      	moveq	r3, #0
 8104688:	b2db      	uxtb	r3, r3
 810468a:	e03c      	b.n	8104706 <HAL_TIM_PWM_Start+0x9e>
 810468c:	683b      	ldr	r3, [r7, #0]
 810468e:	2b04      	cmp	r3, #4
 8104690:	d109      	bne.n	81046a6 <HAL_TIM_PWM_Start+0x3e>
 8104692:	687b      	ldr	r3, [r7, #4]
 8104694:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8104698:	b2db      	uxtb	r3, r3
 810469a:	2b01      	cmp	r3, #1
 810469c:	bf14      	ite	ne
 810469e:	2301      	movne	r3, #1
 81046a0:	2300      	moveq	r3, #0
 81046a2:	b2db      	uxtb	r3, r3
 81046a4:	e02f      	b.n	8104706 <HAL_TIM_PWM_Start+0x9e>
 81046a6:	683b      	ldr	r3, [r7, #0]
 81046a8:	2b08      	cmp	r3, #8
 81046aa:	d109      	bne.n	81046c0 <HAL_TIM_PWM_Start+0x58>
 81046ac:	687b      	ldr	r3, [r7, #4]
 81046ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81046b2:	b2db      	uxtb	r3, r3
 81046b4:	2b01      	cmp	r3, #1
 81046b6:	bf14      	ite	ne
 81046b8:	2301      	movne	r3, #1
 81046ba:	2300      	moveq	r3, #0
 81046bc:	b2db      	uxtb	r3, r3
 81046be:	e022      	b.n	8104706 <HAL_TIM_PWM_Start+0x9e>
 81046c0:	683b      	ldr	r3, [r7, #0]
 81046c2:	2b0c      	cmp	r3, #12
 81046c4:	d109      	bne.n	81046da <HAL_TIM_PWM_Start+0x72>
 81046c6:	687b      	ldr	r3, [r7, #4]
 81046c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81046cc:	b2db      	uxtb	r3, r3
 81046ce:	2b01      	cmp	r3, #1
 81046d0:	bf14      	ite	ne
 81046d2:	2301      	movne	r3, #1
 81046d4:	2300      	moveq	r3, #0
 81046d6:	b2db      	uxtb	r3, r3
 81046d8:	e015      	b.n	8104706 <HAL_TIM_PWM_Start+0x9e>
 81046da:	683b      	ldr	r3, [r7, #0]
 81046dc:	2b10      	cmp	r3, #16
 81046de:	d109      	bne.n	81046f4 <HAL_TIM_PWM_Start+0x8c>
 81046e0:	687b      	ldr	r3, [r7, #4]
 81046e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81046e6:	b2db      	uxtb	r3, r3
 81046e8:	2b01      	cmp	r3, #1
 81046ea:	bf14      	ite	ne
 81046ec:	2301      	movne	r3, #1
 81046ee:	2300      	moveq	r3, #0
 81046f0:	b2db      	uxtb	r3, r3
 81046f2:	e008      	b.n	8104706 <HAL_TIM_PWM_Start+0x9e>
 81046f4:	687b      	ldr	r3, [r7, #4]
 81046f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 81046fa:	b2db      	uxtb	r3, r3
 81046fc:	2b01      	cmp	r3, #1
 81046fe:	bf14      	ite	ne
 8104700:	2301      	movne	r3, #1
 8104702:	2300      	moveq	r3, #0
 8104704:	b2db      	uxtb	r3, r3
 8104706:	2b00      	cmp	r3, #0
 8104708:	d001      	beq.n	810470e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 810470a:	2301      	movs	r3, #1
 810470c:	e09c      	b.n	8104848 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810470e:	683b      	ldr	r3, [r7, #0]
 8104710:	2b00      	cmp	r3, #0
 8104712:	d104      	bne.n	810471e <HAL_TIM_PWM_Start+0xb6>
 8104714:	687b      	ldr	r3, [r7, #4]
 8104716:	2202      	movs	r2, #2
 8104718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810471c:	e023      	b.n	8104766 <HAL_TIM_PWM_Start+0xfe>
 810471e:	683b      	ldr	r3, [r7, #0]
 8104720:	2b04      	cmp	r3, #4
 8104722:	d104      	bne.n	810472e <HAL_TIM_PWM_Start+0xc6>
 8104724:	687b      	ldr	r3, [r7, #4]
 8104726:	2202      	movs	r2, #2
 8104728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810472c:	e01b      	b.n	8104766 <HAL_TIM_PWM_Start+0xfe>
 810472e:	683b      	ldr	r3, [r7, #0]
 8104730:	2b08      	cmp	r3, #8
 8104732:	d104      	bne.n	810473e <HAL_TIM_PWM_Start+0xd6>
 8104734:	687b      	ldr	r3, [r7, #4]
 8104736:	2202      	movs	r2, #2
 8104738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810473c:	e013      	b.n	8104766 <HAL_TIM_PWM_Start+0xfe>
 810473e:	683b      	ldr	r3, [r7, #0]
 8104740:	2b0c      	cmp	r3, #12
 8104742:	d104      	bne.n	810474e <HAL_TIM_PWM_Start+0xe6>
 8104744:	687b      	ldr	r3, [r7, #4]
 8104746:	2202      	movs	r2, #2
 8104748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810474c:	e00b      	b.n	8104766 <HAL_TIM_PWM_Start+0xfe>
 810474e:	683b      	ldr	r3, [r7, #0]
 8104750:	2b10      	cmp	r3, #16
 8104752:	d104      	bne.n	810475e <HAL_TIM_PWM_Start+0xf6>
 8104754:	687b      	ldr	r3, [r7, #4]
 8104756:	2202      	movs	r2, #2
 8104758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810475c:	e003      	b.n	8104766 <HAL_TIM_PWM_Start+0xfe>
 810475e:	687b      	ldr	r3, [r7, #4]
 8104760:	2202      	movs	r2, #2
 8104762:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8104766:	687b      	ldr	r3, [r7, #4]
 8104768:	681b      	ldr	r3, [r3, #0]
 810476a:	2201      	movs	r2, #1
 810476c:	6839      	ldr	r1, [r7, #0]
 810476e:	4618      	mov	r0, r3
 8104770:	f000 fe4c 	bl	810540c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8104774:	687b      	ldr	r3, [r7, #4]
 8104776:	681b      	ldr	r3, [r3, #0]
 8104778:	4a35      	ldr	r2, [pc, #212]	; (8104850 <HAL_TIM_PWM_Start+0x1e8>)
 810477a:	4293      	cmp	r3, r2
 810477c:	d013      	beq.n	81047a6 <HAL_TIM_PWM_Start+0x13e>
 810477e:	687b      	ldr	r3, [r7, #4]
 8104780:	681b      	ldr	r3, [r3, #0]
 8104782:	4a34      	ldr	r2, [pc, #208]	; (8104854 <HAL_TIM_PWM_Start+0x1ec>)
 8104784:	4293      	cmp	r3, r2
 8104786:	d00e      	beq.n	81047a6 <HAL_TIM_PWM_Start+0x13e>
 8104788:	687b      	ldr	r3, [r7, #4]
 810478a:	681b      	ldr	r3, [r3, #0]
 810478c:	4a32      	ldr	r2, [pc, #200]	; (8104858 <HAL_TIM_PWM_Start+0x1f0>)
 810478e:	4293      	cmp	r3, r2
 8104790:	d009      	beq.n	81047a6 <HAL_TIM_PWM_Start+0x13e>
 8104792:	687b      	ldr	r3, [r7, #4]
 8104794:	681b      	ldr	r3, [r3, #0]
 8104796:	4a31      	ldr	r2, [pc, #196]	; (810485c <HAL_TIM_PWM_Start+0x1f4>)
 8104798:	4293      	cmp	r3, r2
 810479a:	d004      	beq.n	81047a6 <HAL_TIM_PWM_Start+0x13e>
 810479c:	687b      	ldr	r3, [r7, #4]
 810479e:	681b      	ldr	r3, [r3, #0]
 81047a0:	4a2f      	ldr	r2, [pc, #188]	; (8104860 <HAL_TIM_PWM_Start+0x1f8>)
 81047a2:	4293      	cmp	r3, r2
 81047a4:	d101      	bne.n	81047aa <HAL_TIM_PWM_Start+0x142>
 81047a6:	2301      	movs	r3, #1
 81047a8:	e000      	b.n	81047ac <HAL_TIM_PWM_Start+0x144>
 81047aa:	2300      	movs	r3, #0
 81047ac:	2b00      	cmp	r3, #0
 81047ae:	d007      	beq.n	81047c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 81047b0:	687b      	ldr	r3, [r7, #4]
 81047b2:	681b      	ldr	r3, [r3, #0]
 81047b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81047b6:	687b      	ldr	r3, [r7, #4]
 81047b8:	681b      	ldr	r3, [r3, #0]
 81047ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81047be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81047c0:	687b      	ldr	r3, [r7, #4]
 81047c2:	681b      	ldr	r3, [r3, #0]
 81047c4:	4a22      	ldr	r2, [pc, #136]	; (8104850 <HAL_TIM_PWM_Start+0x1e8>)
 81047c6:	4293      	cmp	r3, r2
 81047c8:	d01d      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047ca:	687b      	ldr	r3, [r7, #4]
 81047cc:	681b      	ldr	r3, [r3, #0]
 81047ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81047d2:	d018      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047d4:	687b      	ldr	r3, [r7, #4]
 81047d6:	681b      	ldr	r3, [r3, #0]
 81047d8:	4a22      	ldr	r2, [pc, #136]	; (8104864 <HAL_TIM_PWM_Start+0x1fc>)
 81047da:	4293      	cmp	r3, r2
 81047dc:	d013      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047de:	687b      	ldr	r3, [r7, #4]
 81047e0:	681b      	ldr	r3, [r3, #0]
 81047e2:	4a21      	ldr	r2, [pc, #132]	; (8104868 <HAL_TIM_PWM_Start+0x200>)
 81047e4:	4293      	cmp	r3, r2
 81047e6:	d00e      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047e8:	687b      	ldr	r3, [r7, #4]
 81047ea:	681b      	ldr	r3, [r3, #0]
 81047ec:	4a1f      	ldr	r2, [pc, #124]	; (810486c <HAL_TIM_PWM_Start+0x204>)
 81047ee:	4293      	cmp	r3, r2
 81047f0:	d009      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	681b      	ldr	r3, [r3, #0]
 81047f6:	4a17      	ldr	r2, [pc, #92]	; (8104854 <HAL_TIM_PWM_Start+0x1ec>)
 81047f8:	4293      	cmp	r3, r2
 81047fa:	d004      	beq.n	8104806 <HAL_TIM_PWM_Start+0x19e>
 81047fc:	687b      	ldr	r3, [r7, #4]
 81047fe:	681b      	ldr	r3, [r3, #0]
 8104800:	4a1b      	ldr	r2, [pc, #108]	; (8104870 <HAL_TIM_PWM_Start+0x208>)
 8104802:	4293      	cmp	r3, r2
 8104804:	d115      	bne.n	8104832 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8104806:	687b      	ldr	r3, [r7, #4]
 8104808:	681b      	ldr	r3, [r3, #0]
 810480a:	689a      	ldr	r2, [r3, #8]
 810480c:	4b19      	ldr	r3, [pc, #100]	; (8104874 <HAL_TIM_PWM_Start+0x20c>)
 810480e:	4013      	ands	r3, r2
 8104810:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104812:	68fb      	ldr	r3, [r7, #12]
 8104814:	2b06      	cmp	r3, #6
 8104816:	d015      	beq.n	8104844 <HAL_TIM_PWM_Start+0x1dc>
 8104818:	68fb      	ldr	r3, [r7, #12]
 810481a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810481e:	d011      	beq.n	8104844 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8104820:	687b      	ldr	r3, [r7, #4]
 8104822:	681b      	ldr	r3, [r3, #0]
 8104824:	681a      	ldr	r2, [r3, #0]
 8104826:	687b      	ldr	r3, [r7, #4]
 8104828:	681b      	ldr	r3, [r3, #0]
 810482a:	f042 0201 	orr.w	r2, r2, #1
 810482e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104830:	e008      	b.n	8104844 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8104832:	687b      	ldr	r3, [r7, #4]
 8104834:	681b      	ldr	r3, [r3, #0]
 8104836:	681a      	ldr	r2, [r3, #0]
 8104838:	687b      	ldr	r3, [r7, #4]
 810483a:	681b      	ldr	r3, [r3, #0]
 810483c:	f042 0201 	orr.w	r2, r2, #1
 8104840:	601a      	str	r2, [r3, #0]
 8104842:	e000      	b.n	8104846 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8104844:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8104846:	2300      	movs	r3, #0
}
 8104848:	4618      	mov	r0, r3
 810484a:	3710      	adds	r7, #16
 810484c:	46bd      	mov	sp, r7
 810484e:	bd80      	pop	{r7, pc}
 8104850:	40010000 	.word	0x40010000
 8104854:	40010400 	.word	0x40010400
 8104858:	40014000 	.word	0x40014000
 810485c:	40014400 	.word	0x40014400
 8104860:	40014800 	.word	0x40014800
 8104864:	40000400 	.word	0x40000400
 8104868:	40000800 	.word	0x40000800
 810486c:	40000c00 	.word	0x40000c00
 8104870:	40001800 	.word	0x40001800
 8104874:	00010007 	.word	0x00010007

08104878 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8104878:	b580      	push	{r7, lr}
 810487a:	b082      	sub	sp, #8
 810487c:	af00      	add	r7, sp, #0
 810487e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8104880:	687b      	ldr	r3, [r7, #4]
 8104882:	681b      	ldr	r3, [r3, #0]
 8104884:	691b      	ldr	r3, [r3, #16]
 8104886:	f003 0302 	and.w	r3, r3, #2
 810488a:	2b02      	cmp	r3, #2
 810488c:	d122      	bne.n	81048d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681b      	ldr	r3, [r3, #0]
 8104892:	68db      	ldr	r3, [r3, #12]
 8104894:	f003 0302 	and.w	r3, r3, #2
 8104898:	2b02      	cmp	r3, #2
 810489a:	d11b      	bne.n	81048d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 810489c:	687b      	ldr	r3, [r7, #4]
 810489e:	681b      	ldr	r3, [r3, #0]
 81048a0:	f06f 0202 	mvn.w	r2, #2
 81048a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81048a6:	687b      	ldr	r3, [r7, #4]
 81048a8:	2201      	movs	r2, #1
 81048aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	681b      	ldr	r3, [r3, #0]
 81048b0:	699b      	ldr	r3, [r3, #24]
 81048b2:	f003 0303 	and.w	r3, r3, #3
 81048b6:	2b00      	cmp	r3, #0
 81048b8:	d003      	beq.n	81048c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81048ba:	6878      	ldr	r0, [r7, #4]
 81048bc:	f000 fa20 	bl	8104d00 <HAL_TIM_IC_CaptureCallback>
 81048c0:	e005      	b.n	81048ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81048c2:	6878      	ldr	r0, [r7, #4]
 81048c4:	f000 fa12 	bl	8104cec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81048c8:	6878      	ldr	r0, [r7, #4]
 81048ca:	f000 fa23 	bl	8104d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81048ce:	687b      	ldr	r3, [r7, #4]
 81048d0:	2200      	movs	r2, #0
 81048d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81048d4:	687b      	ldr	r3, [r7, #4]
 81048d6:	681b      	ldr	r3, [r3, #0]
 81048d8:	691b      	ldr	r3, [r3, #16]
 81048da:	f003 0304 	and.w	r3, r3, #4
 81048de:	2b04      	cmp	r3, #4
 81048e0:	d122      	bne.n	8104928 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 81048e2:	687b      	ldr	r3, [r7, #4]
 81048e4:	681b      	ldr	r3, [r3, #0]
 81048e6:	68db      	ldr	r3, [r3, #12]
 81048e8:	f003 0304 	and.w	r3, r3, #4
 81048ec:	2b04      	cmp	r3, #4
 81048ee:	d11b      	bne.n	8104928 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81048f0:	687b      	ldr	r3, [r7, #4]
 81048f2:	681b      	ldr	r3, [r3, #0]
 81048f4:	f06f 0204 	mvn.w	r2, #4
 81048f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	2202      	movs	r2, #2
 81048fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8104900:	687b      	ldr	r3, [r7, #4]
 8104902:	681b      	ldr	r3, [r3, #0]
 8104904:	699b      	ldr	r3, [r3, #24]
 8104906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810490a:	2b00      	cmp	r3, #0
 810490c:	d003      	beq.n	8104916 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810490e:	6878      	ldr	r0, [r7, #4]
 8104910:	f000 f9f6 	bl	8104d00 <HAL_TIM_IC_CaptureCallback>
 8104914:	e005      	b.n	8104922 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8104916:	6878      	ldr	r0, [r7, #4]
 8104918:	f000 f9e8 	bl	8104cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810491c:	6878      	ldr	r0, [r7, #4]
 810491e:	f000 f9f9 	bl	8104d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104922:	687b      	ldr	r3, [r7, #4]
 8104924:	2200      	movs	r2, #0
 8104926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8104928:	687b      	ldr	r3, [r7, #4]
 810492a:	681b      	ldr	r3, [r3, #0]
 810492c:	691b      	ldr	r3, [r3, #16]
 810492e:	f003 0308 	and.w	r3, r3, #8
 8104932:	2b08      	cmp	r3, #8
 8104934:	d122      	bne.n	810497c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8104936:	687b      	ldr	r3, [r7, #4]
 8104938:	681b      	ldr	r3, [r3, #0]
 810493a:	68db      	ldr	r3, [r3, #12]
 810493c:	f003 0308 	and.w	r3, r3, #8
 8104940:	2b08      	cmp	r3, #8
 8104942:	d11b      	bne.n	810497c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8104944:	687b      	ldr	r3, [r7, #4]
 8104946:	681b      	ldr	r3, [r3, #0]
 8104948:	f06f 0208 	mvn.w	r2, #8
 810494c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810494e:	687b      	ldr	r3, [r7, #4]
 8104950:	2204      	movs	r2, #4
 8104952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8104954:	687b      	ldr	r3, [r7, #4]
 8104956:	681b      	ldr	r3, [r3, #0]
 8104958:	69db      	ldr	r3, [r3, #28]
 810495a:	f003 0303 	and.w	r3, r3, #3
 810495e:	2b00      	cmp	r3, #0
 8104960:	d003      	beq.n	810496a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8104962:	6878      	ldr	r0, [r7, #4]
 8104964:	f000 f9cc 	bl	8104d00 <HAL_TIM_IC_CaptureCallback>
 8104968:	e005      	b.n	8104976 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810496a:	6878      	ldr	r0, [r7, #4]
 810496c:	f000 f9be 	bl	8104cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8104970:	6878      	ldr	r0, [r7, #4]
 8104972:	f000 f9cf 	bl	8104d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8104976:	687b      	ldr	r3, [r7, #4]
 8104978:	2200      	movs	r2, #0
 810497a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 810497c:	687b      	ldr	r3, [r7, #4]
 810497e:	681b      	ldr	r3, [r3, #0]
 8104980:	691b      	ldr	r3, [r3, #16]
 8104982:	f003 0310 	and.w	r3, r3, #16
 8104986:	2b10      	cmp	r3, #16
 8104988:	d122      	bne.n	81049d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810498a:	687b      	ldr	r3, [r7, #4]
 810498c:	681b      	ldr	r3, [r3, #0]
 810498e:	68db      	ldr	r3, [r3, #12]
 8104990:	f003 0310 	and.w	r3, r3, #16
 8104994:	2b10      	cmp	r3, #16
 8104996:	d11b      	bne.n	81049d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8104998:	687b      	ldr	r3, [r7, #4]
 810499a:	681b      	ldr	r3, [r3, #0]
 810499c:	f06f 0210 	mvn.w	r2, #16
 81049a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81049a2:	687b      	ldr	r3, [r7, #4]
 81049a4:	2208      	movs	r2, #8
 81049a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 81049a8:	687b      	ldr	r3, [r7, #4]
 81049aa:	681b      	ldr	r3, [r3, #0]
 81049ac:	69db      	ldr	r3, [r3, #28]
 81049ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81049b2:	2b00      	cmp	r3, #0
 81049b4:	d003      	beq.n	81049be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81049b6:	6878      	ldr	r0, [r7, #4]
 81049b8:	f000 f9a2 	bl	8104d00 <HAL_TIM_IC_CaptureCallback>
 81049bc:	e005      	b.n	81049ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81049be:	6878      	ldr	r0, [r7, #4]
 81049c0:	f000 f994 	bl	8104cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81049c4:	6878      	ldr	r0, [r7, #4]
 81049c6:	f000 f9a5 	bl	8104d14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81049ca:	687b      	ldr	r3, [r7, #4]
 81049cc:	2200      	movs	r2, #0
 81049ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 81049d0:	687b      	ldr	r3, [r7, #4]
 81049d2:	681b      	ldr	r3, [r3, #0]
 81049d4:	691b      	ldr	r3, [r3, #16]
 81049d6:	f003 0301 	and.w	r3, r3, #1
 81049da:	2b01      	cmp	r3, #1
 81049dc:	d10e      	bne.n	81049fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 81049de:	687b      	ldr	r3, [r7, #4]
 81049e0:	681b      	ldr	r3, [r3, #0]
 81049e2:	68db      	ldr	r3, [r3, #12]
 81049e4:	f003 0301 	and.w	r3, r3, #1
 81049e8:	2b01      	cmp	r3, #1
 81049ea:	d107      	bne.n	81049fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81049ec:	687b      	ldr	r3, [r7, #4]
 81049ee:	681b      	ldr	r3, [r3, #0]
 81049f0:	f06f 0201 	mvn.w	r2, #1
 81049f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81049f6:	6878      	ldr	r0, [r7, #4]
 81049f8:	f000 f96e 	bl	8104cd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81049fc:	687b      	ldr	r3, [r7, #4]
 81049fe:	681b      	ldr	r3, [r3, #0]
 8104a00:	691b      	ldr	r3, [r3, #16]
 8104a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104a06:	2b80      	cmp	r3, #128	; 0x80
 8104a08:	d10e      	bne.n	8104a28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8104a0a:	687b      	ldr	r3, [r7, #4]
 8104a0c:	681b      	ldr	r3, [r3, #0]
 8104a0e:	68db      	ldr	r3, [r3, #12]
 8104a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104a14:	2b80      	cmp	r3, #128	; 0x80
 8104a16:	d107      	bne.n	8104a28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8104a18:	687b      	ldr	r3, [r7, #4]
 8104a1a:	681b      	ldr	r3, [r3, #0]
 8104a1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8104a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8104a22:	6878      	ldr	r0, [r7, #4]
 8104a24:	f000 fdaa 	bl	810557c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8104a28:	687b      	ldr	r3, [r7, #4]
 8104a2a:	681b      	ldr	r3, [r3, #0]
 8104a2c:	691b      	ldr	r3, [r3, #16]
 8104a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104a32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104a36:	d10e      	bne.n	8104a56 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8104a38:	687b      	ldr	r3, [r7, #4]
 8104a3a:	681b      	ldr	r3, [r3, #0]
 8104a3c:	68db      	ldr	r3, [r3, #12]
 8104a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104a42:	2b80      	cmp	r3, #128	; 0x80
 8104a44:	d107      	bne.n	8104a56 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8104a46:	687b      	ldr	r3, [r7, #4]
 8104a48:	681b      	ldr	r3, [r3, #0]
 8104a4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8104a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8104a50:	6878      	ldr	r0, [r7, #4]
 8104a52:	f000 fd9d 	bl	8105590 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8104a56:	687b      	ldr	r3, [r7, #4]
 8104a58:	681b      	ldr	r3, [r3, #0]
 8104a5a:	691b      	ldr	r3, [r3, #16]
 8104a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104a60:	2b40      	cmp	r3, #64	; 0x40
 8104a62:	d10e      	bne.n	8104a82 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8104a64:	687b      	ldr	r3, [r7, #4]
 8104a66:	681b      	ldr	r3, [r3, #0]
 8104a68:	68db      	ldr	r3, [r3, #12]
 8104a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104a6e:	2b40      	cmp	r3, #64	; 0x40
 8104a70:	d107      	bne.n	8104a82 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8104a72:	687b      	ldr	r3, [r7, #4]
 8104a74:	681b      	ldr	r3, [r3, #0]
 8104a76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8104a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8104a7c:	6878      	ldr	r0, [r7, #4]
 8104a7e:	f000 f953 	bl	8104d28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8104a82:	687b      	ldr	r3, [r7, #4]
 8104a84:	681b      	ldr	r3, [r3, #0]
 8104a86:	691b      	ldr	r3, [r3, #16]
 8104a88:	f003 0320 	and.w	r3, r3, #32
 8104a8c:	2b20      	cmp	r3, #32
 8104a8e:	d10e      	bne.n	8104aae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8104a90:	687b      	ldr	r3, [r7, #4]
 8104a92:	681b      	ldr	r3, [r3, #0]
 8104a94:	68db      	ldr	r3, [r3, #12]
 8104a96:	f003 0320 	and.w	r3, r3, #32
 8104a9a:	2b20      	cmp	r3, #32
 8104a9c:	d107      	bne.n	8104aae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8104a9e:	687b      	ldr	r3, [r7, #4]
 8104aa0:	681b      	ldr	r3, [r3, #0]
 8104aa2:	f06f 0220 	mvn.w	r2, #32
 8104aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8104aa8:	6878      	ldr	r0, [r7, #4]
 8104aaa:	f000 fd5d 	bl	8105568 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8104aae:	bf00      	nop
 8104ab0:	3708      	adds	r7, #8
 8104ab2:	46bd      	mov	sp, r7
 8104ab4:	bd80      	pop	{r7, pc}
	...

08104ab8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8104ab8:	b580      	push	{r7, lr}
 8104aba:	b084      	sub	sp, #16
 8104abc:	af00      	add	r7, sp, #0
 8104abe:	60f8      	str	r0, [r7, #12]
 8104ac0:	60b9      	str	r1, [r7, #8]
 8104ac2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8104ac4:	68fb      	ldr	r3, [r7, #12]
 8104ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8104aca:	2b01      	cmp	r3, #1
 8104acc:	d101      	bne.n	8104ad2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8104ace:	2302      	movs	r3, #2
 8104ad0:	e0fd      	b.n	8104cce <HAL_TIM_PWM_ConfigChannel+0x216>
 8104ad2:	68fb      	ldr	r3, [r7, #12]
 8104ad4:	2201      	movs	r2, #1
 8104ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8104ada:	687b      	ldr	r3, [r7, #4]
 8104adc:	2b14      	cmp	r3, #20
 8104ade:	f200 80f0 	bhi.w	8104cc2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8104ae2:	a201      	add	r2, pc, #4	; (adr r2, 8104ae8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8104ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ae8:	08104b3d 	.word	0x08104b3d
 8104aec:	08104cc3 	.word	0x08104cc3
 8104af0:	08104cc3 	.word	0x08104cc3
 8104af4:	08104cc3 	.word	0x08104cc3
 8104af8:	08104b7d 	.word	0x08104b7d
 8104afc:	08104cc3 	.word	0x08104cc3
 8104b00:	08104cc3 	.word	0x08104cc3
 8104b04:	08104cc3 	.word	0x08104cc3
 8104b08:	08104bbf 	.word	0x08104bbf
 8104b0c:	08104cc3 	.word	0x08104cc3
 8104b10:	08104cc3 	.word	0x08104cc3
 8104b14:	08104cc3 	.word	0x08104cc3
 8104b18:	08104bff 	.word	0x08104bff
 8104b1c:	08104cc3 	.word	0x08104cc3
 8104b20:	08104cc3 	.word	0x08104cc3
 8104b24:	08104cc3 	.word	0x08104cc3
 8104b28:	08104c41 	.word	0x08104c41
 8104b2c:	08104cc3 	.word	0x08104cc3
 8104b30:	08104cc3 	.word	0x08104cc3
 8104b34:	08104cc3 	.word	0x08104cc3
 8104b38:	08104c81 	.word	0x08104c81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8104b3c:	68fb      	ldr	r3, [r7, #12]
 8104b3e:	681b      	ldr	r3, [r3, #0]
 8104b40:	68b9      	ldr	r1, [r7, #8]
 8104b42:	4618      	mov	r0, r3
 8104b44:	f000 f994 	bl	8104e70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8104b48:	68fb      	ldr	r3, [r7, #12]
 8104b4a:	681b      	ldr	r3, [r3, #0]
 8104b4c:	699a      	ldr	r2, [r3, #24]
 8104b4e:	68fb      	ldr	r3, [r7, #12]
 8104b50:	681b      	ldr	r3, [r3, #0]
 8104b52:	f042 0208 	orr.w	r2, r2, #8
 8104b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8104b58:	68fb      	ldr	r3, [r7, #12]
 8104b5a:	681b      	ldr	r3, [r3, #0]
 8104b5c:	699a      	ldr	r2, [r3, #24]
 8104b5e:	68fb      	ldr	r3, [r7, #12]
 8104b60:	681b      	ldr	r3, [r3, #0]
 8104b62:	f022 0204 	bic.w	r2, r2, #4
 8104b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8104b68:	68fb      	ldr	r3, [r7, #12]
 8104b6a:	681b      	ldr	r3, [r3, #0]
 8104b6c:	6999      	ldr	r1, [r3, #24]
 8104b6e:	68bb      	ldr	r3, [r7, #8]
 8104b70:	691a      	ldr	r2, [r3, #16]
 8104b72:	68fb      	ldr	r3, [r7, #12]
 8104b74:	681b      	ldr	r3, [r3, #0]
 8104b76:	430a      	orrs	r2, r1
 8104b78:	619a      	str	r2, [r3, #24]
      break;
 8104b7a:	e0a3      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8104b7c:	68fb      	ldr	r3, [r7, #12]
 8104b7e:	681b      	ldr	r3, [r3, #0]
 8104b80:	68b9      	ldr	r1, [r7, #8]
 8104b82:	4618      	mov	r0, r3
 8104b84:	f000 fa04 	bl	8104f90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8104b88:	68fb      	ldr	r3, [r7, #12]
 8104b8a:	681b      	ldr	r3, [r3, #0]
 8104b8c:	699a      	ldr	r2, [r3, #24]
 8104b8e:	68fb      	ldr	r3, [r7, #12]
 8104b90:	681b      	ldr	r3, [r3, #0]
 8104b92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8104b98:	68fb      	ldr	r3, [r7, #12]
 8104b9a:	681b      	ldr	r3, [r3, #0]
 8104b9c:	699a      	ldr	r2, [r3, #24]
 8104b9e:	68fb      	ldr	r3, [r7, #12]
 8104ba0:	681b      	ldr	r3, [r3, #0]
 8104ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8104ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8104ba8:	68fb      	ldr	r3, [r7, #12]
 8104baa:	681b      	ldr	r3, [r3, #0]
 8104bac:	6999      	ldr	r1, [r3, #24]
 8104bae:	68bb      	ldr	r3, [r7, #8]
 8104bb0:	691b      	ldr	r3, [r3, #16]
 8104bb2:	021a      	lsls	r2, r3, #8
 8104bb4:	68fb      	ldr	r3, [r7, #12]
 8104bb6:	681b      	ldr	r3, [r3, #0]
 8104bb8:	430a      	orrs	r2, r1
 8104bba:	619a      	str	r2, [r3, #24]
      break;
 8104bbc:	e082      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8104bbe:	68fb      	ldr	r3, [r7, #12]
 8104bc0:	681b      	ldr	r3, [r3, #0]
 8104bc2:	68b9      	ldr	r1, [r7, #8]
 8104bc4:	4618      	mov	r0, r3
 8104bc6:	f000 fa6d 	bl	81050a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8104bca:	68fb      	ldr	r3, [r7, #12]
 8104bcc:	681b      	ldr	r3, [r3, #0]
 8104bce:	69da      	ldr	r2, [r3, #28]
 8104bd0:	68fb      	ldr	r3, [r7, #12]
 8104bd2:	681b      	ldr	r3, [r3, #0]
 8104bd4:	f042 0208 	orr.w	r2, r2, #8
 8104bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8104bda:	68fb      	ldr	r3, [r7, #12]
 8104bdc:	681b      	ldr	r3, [r3, #0]
 8104bde:	69da      	ldr	r2, [r3, #28]
 8104be0:	68fb      	ldr	r3, [r7, #12]
 8104be2:	681b      	ldr	r3, [r3, #0]
 8104be4:	f022 0204 	bic.w	r2, r2, #4
 8104be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8104bea:	68fb      	ldr	r3, [r7, #12]
 8104bec:	681b      	ldr	r3, [r3, #0]
 8104bee:	69d9      	ldr	r1, [r3, #28]
 8104bf0:	68bb      	ldr	r3, [r7, #8]
 8104bf2:	691a      	ldr	r2, [r3, #16]
 8104bf4:	68fb      	ldr	r3, [r7, #12]
 8104bf6:	681b      	ldr	r3, [r3, #0]
 8104bf8:	430a      	orrs	r2, r1
 8104bfa:	61da      	str	r2, [r3, #28]
      break;
 8104bfc:	e062      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8104bfe:	68fb      	ldr	r3, [r7, #12]
 8104c00:	681b      	ldr	r3, [r3, #0]
 8104c02:	68b9      	ldr	r1, [r7, #8]
 8104c04:	4618      	mov	r0, r3
 8104c06:	f000 fad3 	bl	81051b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8104c0a:	68fb      	ldr	r3, [r7, #12]
 8104c0c:	681b      	ldr	r3, [r3, #0]
 8104c0e:	69da      	ldr	r2, [r3, #28]
 8104c10:	68fb      	ldr	r3, [r7, #12]
 8104c12:	681b      	ldr	r3, [r3, #0]
 8104c14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104c18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8104c1a:	68fb      	ldr	r3, [r7, #12]
 8104c1c:	681b      	ldr	r3, [r3, #0]
 8104c1e:	69da      	ldr	r2, [r3, #28]
 8104c20:	68fb      	ldr	r3, [r7, #12]
 8104c22:	681b      	ldr	r3, [r3, #0]
 8104c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8104c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8104c2a:	68fb      	ldr	r3, [r7, #12]
 8104c2c:	681b      	ldr	r3, [r3, #0]
 8104c2e:	69d9      	ldr	r1, [r3, #28]
 8104c30:	68bb      	ldr	r3, [r7, #8]
 8104c32:	691b      	ldr	r3, [r3, #16]
 8104c34:	021a      	lsls	r2, r3, #8
 8104c36:	68fb      	ldr	r3, [r7, #12]
 8104c38:	681b      	ldr	r3, [r3, #0]
 8104c3a:	430a      	orrs	r2, r1
 8104c3c:	61da      	str	r2, [r3, #28]
      break;
 8104c3e:	e041      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8104c40:	68fb      	ldr	r3, [r7, #12]
 8104c42:	681b      	ldr	r3, [r3, #0]
 8104c44:	68b9      	ldr	r1, [r7, #8]
 8104c46:	4618      	mov	r0, r3
 8104c48:	f000 fb1a 	bl	8105280 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8104c4c:	68fb      	ldr	r3, [r7, #12]
 8104c4e:	681b      	ldr	r3, [r3, #0]
 8104c50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104c52:	68fb      	ldr	r3, [r7, #12]
 8104c54:	681b      	ldr	r3, [r3, #0]
 8104c56:	f042 0208 	orr.w	r2, r2, #8
 8104c5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8104c5c:	68fb      	ldr	r3, [r7, #12]
 8104c5e:	681b      	ldr	r3, [r3, #0]
 8104c60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104c62:	68fb      	ldr	r3, [r7, #12]
 8104c64:	681b      	ldr	r3, [r3, #0]
 8104c66:	f022 0204 	bic.w	r2, r2, #4
 8104c6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8104c6c:	68fb      	ldr	r3, [r7, #12]
 8104c6e:	681b      	ldr	r3, [r3, #0]
 8104c70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8104c72:	68bb      	ldr	r3, [r7, #8]
 8104c74:	691a      	ldr	r2, [r3, #16]
 8104c76:	68fb      	ldr	r3, [r7, #12]
 8104c78:	681b      	ldr	r3, [r3, #0]
 8104c7a:	430a      	orrs	r2, r1
 8104c7c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8104c7e:	e021      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8104c80:	68fb      	ldr	r3, [r7, #12]
 8104c82:	681b      	ldr	r3, [r3, #0]
 8104c84:	68b9      	ldr	r1, [r7, #8]
 8104c86:	4618      	mov	r0, r3
 8104c88:	f000 fb5c 	bl	8105344 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8104c8c:	68fb      	ldr	r3, [r7, #12]
 8104c8e:	681b      	ldr	r3, [r3, #0]
 8104c90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104c92:	68fb      	ldr	r3, [r7, #12]
 8104c94:	681b      	ldr	r3, [r3, #0]
 8104c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104c9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8104c9c:	68fb      	ldr	r3, [r7, #12]
 8104c9e:	681b      	ldr	r3, [r3, #0]
 8104ca0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104ca2:	68fb      	ldr	r3, [r7, #12]
 8104ca4:	681b      	ldr	r3, [r3, #0]
 8104ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8104caa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8104cac:	68fb      	ldr	r3, [r7, #12]
 8104cae:	681b      	ldr	r3, [r3, #0]
 8104cb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8104cb2:	68bb      	ldr	r3, [r7, #8]
 8104cb4:	691b      	ldr	r3, [r3, #16]
 8104cb6:	021a      	lsls	r2, r3, #8
 8104cb8:	68fb      	ldr	r3, [r7, #12]
 8104cba:	681b      	ldr	r3, [r3, #0]
 8104cbc:	430a      	orrs	r2, r1
 8104cbe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8104cc0:	e000      	b.n	8104cc4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8104cc2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8104cc4:	68fb      	ldr	r3, [r7, #12]
 8104cc6:	2200      	movs	r2, #0
 8104cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8104ccc:	2300      	movs	r3, #0
}
 8104cce:	4618      	mov	r0, r3
 8104cd0:	3710      	adds	r7, #16
 8104cd2:	46bd      	mov	sp, r7
 8104cd4:	bd80      	pop	{r7, pc}
 8104cd6:	bf00      	nop

08104cd8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8104cd8:	b480      	push	{r7}
 8104cda:	b083      	sub	sp, #12
 8104cdc:	af00      	add	r7, sp, #0
 8104cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8104ce0:	bf00      	nop
 8104ce2:	370c      	adds	r7, #12
 8104ce4:	46bd      	mov	sp, r7
 8104ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104cea:	4770      	bx	lr

08104cec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8104cec:	b480      	push	{r7}
 8104cee:	b083      	sub	sp, #12
 8104cf0:	af00      	add	r7, sp, #0
 8104cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8104cf4:	bf00      	nop
 8104cf6:	370c      	adds	r7, #12
 8104cf8:	46bd      	mov	sp, r7
 8104cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104cfe:	4770      	bx	lr

08104d00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8104d00:	b480      	push	{r7}
 8104d02:	b083      	sub	sp, #12
 8104d04:	af00      	add	r7, sp, #0
 8104d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8104d08:	bf00      	nop
 8104d0a:	370c      	adds	r7, #12
 8104d0c:	46bd      	mov	sp, r7
 8104d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d12:	4770      	bx	lr

08104d14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8104d14:	b480      	push	{r7}
 8104d16:	b083      	sub	sp, #12
 8104d18:	af00      	add	r7, sp, #0
 8104d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8104d1c:	bf00      	nop
 8104d1e:	370c      	adds	r7, #12
 8104d20:	46bd      	mov	sp, r7
 8104d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d26:	4770      	bx	lr

08104d28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8104d28:	b480      	push	{r7}
 8104d2a:	b083      	sub	sp, #12
 8104d2c:	af00      	add	r7, sp, #0
 8104d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8104d30:	bf00      	nop
 8104d32:	370c      	adds	r7, #12
 8104d34:	46bd      	mov	sp, r7
 8104d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d3a:	4770      	bx	lr

08104d3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8104d3c:	b480      	push	{r7}
 8104d3e:	b085      	sub	sp, #20
 8104d40:	af00      	add	r7, sp, #0
 8104d42:	6078      	str	r0, [r7, #4]
 8104d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8104d46:	687b      	ldr	r3, [r7, #4]
 8104d48:	681b      	ldr	r3, [r3, #0]
 8104d4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8104d4c:	687b      	ldr	r3, [r7, #4]
 8104d4e:	4a40      	ldr	r2, [pc, #256]	; (8104e50 <TIM_Base_SetConfig+0x114>)
 8104d50:	4293      	cmp	r3, r2
 8104d52:	d013      	beq.n	8104d7c <TIM_Base_SetConfig+0x40>
 8104d54:	687b      	ldr	r3, [r7, #4]
 8104d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104d5a:	d00f      	beq.n	8104d7c <TIM_Base_SetConfig+0x40>
 8104d5c:	687b      	ldr	r3, [r7, #4]
 8104d5e:	4a3d      	ldr	r2, [pc, #244]	; (8104e54 <TIM_Base_SetConfig+0x118>)
 8104d60:	4293      	cmp	r3, r2
 8104d62:	d00b      	beq.n	8104d7c <TIM_Base_SetConfig+0x40>
 8104d64:	687b      	ldr	r3, [r7, #4]
 8104d66:	4a3c      	ldr	r2, [pc, #240]	; (8104e58 <TIM_Base_SetConfig+0x11c>)
 8104d68:	4293      	cmp	r3, r2
 8104d6a:	d007      	beq.n	8104d7c <TIM_Base_SetConfig+0x40>
 8104d6c:	687b      	ldr	r3, [r7, #4]
 8104d6e:	4a3b      	ldr	r2, [pc, #236]	; (8104e5c <TIM_Base_SetConfig+0x120>)
 8104d70:	4293      	cmp	r3, r2
 8104d72:	d003      	beq.n	8104d7c <TIM_Base_SetConfig+0x40>
 8104d74:	687b      	ldr	r3, [r7, #4]
 8104d76:	4a3a      	ldr	r2, [pc, #232]	; (8104e60 <TIM_Base_SetConfig+0x124>)
 8104d78:	4293      	cmp	r3, r2
 8104d7a:	d108      	bne.n	8104d8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8104d7c:	68fb      	ldr	r3, [r7, #12]
 8104d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8104d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8104d84:	683b      	ldr	r3, [r7, #0]
 8104d86:	685b      	ldr	r3, [r3, #4]
 8104d88:	68fa      	ldr	r2, [r7, #12]
 8104d8a:	4313      	orrs	r3, r2
 8104d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8104d8e:	687b      	ldr	r3, [r7, #4]
 8104d90:	4a2f      	ldr	r2, [pc, #188]	; (8104e50 <TIM_Base_SetConfig+0x114>)
 8104d92:	4293      	cmp	r3, r2
 8104d94:	d01f      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104d96:	687b      	ldr	r3, [r7, #4]
 8104d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104d9c:	d01b      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104d9e:	687b      	ldr	r3, [r7, #4]
 8104da0:	4a2c      	ldr	r2, [pc, #176]	; (8104e54 <TIM_Base_SetConfig+0x118>)
 8104da2:	4293      	cmp	r3, r2
 8104da4:	d017      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104da6:	687b      	ldr	r3, [r7, #4]
 8104da8:	4a2b      	ldr	r2, [pc, #172]	; (8104e58 <TIM_Base_SetConfig+0x11c>)
 8104daa:	4293      	cmp	r3, r2
 8104dac:	d013      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	4a2a      	ldr	r2, [pc, #168]	; (8104e5c <TIM_Base_SetConfig+0x120>)
 8104db2:	4293      	cmp	r3, r2
 8104db4:	d00f      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104db6:	687b      	ldr	r3, [r7, #4]
 8104db8:	4a29      	ldr	r2, [pc, #164]	; (8104e60 <TIM_Base_SetConfig+0x124>)
 8104dba:	4293      	cmp	r3, r2
 8104dbc:	d00b      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104dbe:	687b      	ldr	r3, [r7, #4]
 8104dc0:	4a28      	ldr	r2, [pc, #160]	; (8104e64 <TIM_Base_SetConfig+0x128>)
 8104dc2:	4293      	cmp	r3, r2
 8104dc4:	d007      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104dc6:	687b      	ldr	r3, [r7, #4]
 8104dc8:	4a27      	ldr	r2, [pc, #156]	; (8104e68 <TIM_Base_SetConfig+0x12c>)
 8104dca:	4293      	cmp	r3, r2
 8104dcc:	d003      	beq.n	8104dd6 <TIM_Base_SetConfig+0x9a>
 8104dce:	687b      	ldr	r3, [r7, #4]
 8104dd0:	4a26      	ldr	r2, [pc, #152]	; (8104e6c <TIM_Base_SetConfig+0x130>)
 8104dd2:	4293      	cmp	r3, r2
 8104dd4:	d108      	bne.n	8104de8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8104dd6:	68fb      	ldr	r3, [r7, #12]
 8104dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8104dde:	683b      	ldr	r3, [r7, #0]
 8104de0:	68db      	ldr	r3, [r3, #12]
 8104de2:	68fa      	ldr	r2, [r7, #12]
 8104de4:	4313      	orrs	r3, r2
 8104de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8104de8:	68fb      	ldr	r3, [r7, #12]
 8104dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8104dee:	683b      	ldr	r3, [r7, #0]
 8104df0:	695b      	ldr	r3, [r3, #20]
 8104df2:	4313      	orrs	r3, r2
 8104df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8104df6:	687b      	ldr	r3, [r7, #4]
 8104df8:	68fa      	ldr	r2, [r7, #12]
 8104dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8104dfc:	683b      	ldr	r3, [r7, #0]
 8104dfe:	689a      	ldr	r2, [r3, #8]
 8104e00:	687b      	ldr	r3, [r7, #4]
 8104e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8104e04:	683b      	ldr	r3, [r7, #0]
 8104e06:	681a      	ldr	r2, [r3, #0]
 8104e08:	687b      	ldr	r3, [r7, #4]
 8104e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8104e0c:	687b      	ldr	r3, [r7, #4]
 8104e0e:	4a10      	ldr	r2, [pc, #64]	; (8104e50 <TIM_Base_SetConfig+0x114>)
 8104e10:	4293      	cmp	r3, r2
 8104e12:	d00f      	beq.n	8104e34 <TIM_Base_SetConfig+0xf8>
 8104e14:	687b      	ldr	r3, [r7, #4]
 8104e16:	4a12      	ldr	r2, [pc, #72]	; (8104e60 <TIM_Base_SetConfig+0x124>)
 8104e18:	4293      	cmp	r3, r2
 8104e1a:	d00b      	beq.n	8104e34 <TIM_Base_SetConfig+0xf8>
 8104e1c:	687b      	ldr	r3, [r7, #4]
 8104e1e:	4a11      	ldr	r2, [pc, #68]	; (8104e64 <TIM_Base_SetConfig+0x128>)
 8104e20:	4293      	cmp	r3, r2
 8104e22:	d007      	beq.n	8104e34 <TIM_Base_SetConfig+0xf8>
 8104e24:	687b      	ldr	r3, [r7, #4]
 8104e26:	4a10      	ldr	r2, [pc, #64]	; (8104e68 <TIM_Base_SetConfig+0x12c>)
 8104e28:	4293      	cmp	r3, r2
 8104e2a:	d003      	beq.n	8104e34 <TIM_Base_SetConfig+0xf8>
 8104e2c:	687b      	ldr	r3, [r7, #4]
 8104e2e:	4a0f      	ldr	r2, [pc, #60]	; (8104e6c <TIM_Base_SetConfig+0x130>)
 8104e30:	4293      	cmp	r3, r2
 8104e32:	d103      	bne.n	8104e3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8104e34:	683b      	ldr	r3, [r7, #0]
 8104e36:	691a      	ldr	r2, [r3, #16]
 8104e38:	687b      	ldr	r3, [r7, #4]
 8104e3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8104e3c:	687b      	ldr	r3, [r7, #4]
 8104e3e:	2201      	movs	r2, #1
 8104e40:	615a      	str	r2, [r3, #20]
}
 8104e42:	bf00      	nop
 8104e44:	3714      	adds	r7, #20
 8104e46:	46bd      	mov	sp, r7
 8104e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e4c:	4770      	bx	lr
 8104e4e:	bf00      	nop
 8104e50:	40010000 	.word	0x40010000
 8104e54:	40000400 	.word	0x40000400
 8104e58:	40000800 	.word	0x40000800
 8104e5c:	40000c00 	.word	0x40000c00
 8104e60:	40010400 	.word	0x40010400
 8104e64:	40014000 	.word	0x40014000
 8104e68:	40014400 	.word	0x40014400
 8104e6c:	40014800 	.word	0x40014800

08104e70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8104e70:	b480      	push	{r7}
 8104e72:	b087      	sub	sp, #28
 8104e74:	af00      	add	r7, sp, #0
 8104e76:	6078      	str	r0, [r7, #4]
 8104e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8104e7a:	687b      	ldr	r3, [r7, #4]
 8104e7c:	6a1b      	ldr	r3, [r3, #32]
 8104e7e:	f023 0201 	bic.w	r2, r3, #1
 8104e82:	687b      	ldr	r3, [r7, #4]
 8104e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8104e86:	687b      	ldr	r3, [r7, #4]
 8104e88:	6a1b      	ldr	r3, [r3, #32]
 8104e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8104e8c:	687b      	ldr	r3, [r7, #4]
 8104e8e:	685b      	ldr	r3, [r3, #4]
 8104e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8104e92:	687b      	ldr	r3, [r7, #4]
 8104e94:	699b      	ldr	r3, [r3, #24]
 8104e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8104e98:	68fb      	ldr	r3, [r7, #12]
 8104e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8104e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8104ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8104ea4:	68fb      	ldr	r3, [r7, #12]
 8104ea6:	f023 0303 	bic.w	r3, r3, #3
 8104eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8104eac:	683b      	ldr	r3, [r7, #0]
 8104eae:	681b      	ldr	r3, [r3, #0]
 8104eb0:	68fa      	ldr	r2, [r7, #12]
 8104eb2:	4313      	orrs	r3, r2
 8104eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8104eb6:	697b      	ldr	r3, [r7, #20]
 8104eb8:	f023 0302 	bic.w	r3, r3, #2
 8104ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8104ebe:	683b      	ldr	r3, [r7, #0]
 8104ec0:	689b      	ldr	r3, [r3, #8]
 8104ec2:	697a      	ldr	r2, [r7, #20]
 8104ec4:	4313      	orrs	r3, r2
 8104ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8104ec8:	687b      	ldr	r3, [r7, #4]
 8104eca:	4a2c      	ldr	r2, [pc, #176]	; (8104f7c <TIM_OC1_SetConfig+0x10c>)
 8104ecc:	4293      	cmp	r3, r2
 8104ece:	d00f      	beq.n	8104ef0 <TIM_OC1_SetConfig+0x80>
 8104ed0:	687b      	ldr	r3, [r7, #4]
 8104ed2:	4a2b      	ldr	r2, [pc, #172]	; (8104f80 <TIM_OC1_SetConfig+0x110>)
 8104ed4:	4293      	cmp	r3, r2
 8104ed6:	d00b      	beq.n	8104ef0 <TIM_OC1_SetConfig+0x80>
 8104ed8:	687b      	ldr	r3, [r7, #4]
 8104eda:	4a2a      	ldr	r2, [pc, #168]	; (8104f84 <TIM_OC1_SetConfig+0x114>)
 8104edc:	4293      	cmp	r3, r2
 8104ede:	d007      	beq.n	8104ef0 <TIM_OC1_SetConfig+0x80>
 8104ee0:	687b      	ldr	r3, [r7, #4]
 8104ee2:	4a29      	ldr	r2, [pc, #164]	; (8104f88 <TIM_OC1_SetConfig+0x118>)
 8104ee4:	4293      	cmp	r3, r2
 8104ee6:	d003      	beq.n	8104ef0 <TIM_OC1_SetConfig+0x80>
 8104ee8:	687b      	ldr	r3, [r7, #4]
 8104eea:	4a28      	ldr	r2, [pc, #160]	; (8104f8c <TIM_OC1_SetConfig+0x11c>)
 8104eec:	4293      	cmp	r3, r2
 8104eee:	d10c      	bne.n	8104f0a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8104ef0:	697b      	ldr	r3, [r7, #20]
 8104ef2:	f023 0308 	bic.w	r3, r3, #8
 8104ef6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8104ef8:	683b      	ldr	r3, [r7, #0]
 8104efa:	68db      	ldr	r3, [r3, #12]
 8104efc:	697a      	ldr	r2, [r7, #20]
 8104efe:	4313      	orrs	r3, r2
 8104f00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8104f02:	697b      	ldr	r3, [r7, #20]
 8104f04:	f023 0304 	bic.w	r3, r3, #4
 8104f08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8104f0a:	687b      	ldr	r3, [r7, #4]
 8104f0c:	4a1b      	ldr	r2, [pc, #108]	; (8104f7c <TIM_OC1_SetConfig+0x10c>)
 8104f0e:	4293      	cmp	r3, r2
 8104f10:	d00f      	beq.n	8104f32 <TIM_OC1_SetConfig+0xc2>
 8104f12:	687b      	ldr	r3, [r7, #4]
 8104f14:	4a1a      	ldr	r2, [pc, #104]	; (8104f80 <TIM_OC1_SetConfig+0x110>)
 8104f16:	4293      	cmp	r3, r2
 8104f18:	d00b      	beq.n	8104f32 <TIM_OC1_SetConfig+0xc2>
 8104f1a:	687b      	ldr	r3, [r7, #4]
 8104f1c:	4a19      	ldr	r2, [pc, #100]	; (8104f84 <TIM_OC1_SetConfig+0x114>)
 8104f1e:	4293      	cmp	r3, r2
 8104f20:	d007      	beq.n	8104f32 <TIM_OC1_SetConfig+0xc2>
 8104f22:	687b      	ldr	r3, [r7, #4]
 8104f24:	4a18      	ldr	r2, [pc, #96]	; (8104f88 <TIM_OC1_SetConfig+0x118>)
 8104f26:	4293      	cmp	r3, r2
 8104f28:	d003      	beq.n	8104f32 <TIM_OC1_SetConfig+0xc2>
 8104f2a:	687b      	ldr	r3, [r7, #4]
 8104f2c:	4a17      	ldr	r2, [pc, #92]	; (8104f8c <TIM_OC1_SetConfig+0x11c>)
 8104f2e:	4293      	cmp	r3, r2
 8104f30:	d111      	bne.n	8104f56 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8104f32:	693b      	ldr	r3, [r7, #16]
 8104f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8104f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8104f3a:	693b      	ldr	r3, [r7, #16]
 8104f3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8104f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8104f42:	683b      	ldr	r3, [r7, #0]
 8104f44:	695b      	ldr	r3, [r3, #20]
 8104f46:	693a      	ldr	r2, [r7, #16]
 8104f48:	4313      	orrs	r3, r2
 8104f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8104f4c:	683b      	ldr	r3, [r7, #0]
 8104f4e:	699b      	ldr	r3, [r3, #24]
 8104f50:	693a      	ldr	r2, [r7, #16]
 8104f52:	4313      	orrs	r3, r2
 8104f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8104f56:	687b      	ldr	r3, [r7, #4]
 8104f58:	693a      	ldr	r2, [r7, #16]
 8104f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8104f5c:	687b      	ldr	r3, [r7, #4]
 8104f5e:	68fa      	ldr	r2, [r7, #12]
 8104f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8104f62:	683b      	ldr	r3, [r7, #0]
 8104f64:	685a      	ldr	r2, [r3, #4]
 8104f66:	687b      	ldr	r3, [r7, #4]
 8104f68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8104f6a:	687b      	ldr	r3, [r7, #4]
 8104f6c:	697a      	ldr	r2, [r7, #20]
 8104f6e:	621a      	str	r2, [r3, #32]
}
 8104f70:	bf00      	nop
 8104f72:	371c      	adds	r7, #28
 8104f74:	46bd      	mov	sp, r7
 8104f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f7a:	4770      	bx	lr
 8104f7c:	40010000 	.word	0x40010000
 8104f80:	40010400 	.word	0x40010400
 8104f84:	40014000 	.word	0x40014000
 8104f88:	40014400 	.word	0x40014400
 8104f8c:	40014800 	.word	0x40014800

08104f90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8104f90:	b480      	push	{r7}
 8104f92:	b087      	sub	sp, #28
 8104f94:	af00      	add	r7, sp, #0
 8104f96:	6078      	str	r0, [r7, #4]
 8104f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8104f9a:	687b      	ldr	r3, [r7, #4]
 8104f9c:	6a1b      	ldr	r3, [r3, #32]
 8104f9e:	f023 0210 	bic.w	r2, r3, #16
 8104fa2:	687b      	ldr	r3, [r7, #4]
 8104fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8104fa6:	687b      	ldr	r3, [r7, #4]
 8104fa8:	6a1b      	ldr	r3, [r3, #32]
 8104faa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8104fac:	687b      	ldr	r3, [r7, #4]
 8104fae:	685b      	ldr	r3, [r3, #4]
 8104fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8104fb2:	687b      	ldr	r3, [r7, #4]
 8104fb4:	699b      	ldr	r3, [r3, #24]
 8104fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8104fb8:	68fb      	ldr	r3, [r7, #12]
 8104fba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8104fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8104fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8104fc4:	68fb      	ldr	r3, [r7, #12]
 8104fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8104fcc:	683b      	ldr	r3, [r7, #0]
 8104fce:	681b      	ldr	r3, [r3, #0]
 8104fd0:	021b      	lsls	r3, r3, #8
 8104fd2:	68fa      	ldr	r2, [r7, #12]
 8104fd4:	4313      	orrs	r3, r2
 8104fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8104fd8:	697b      	ldr	r3, [r7, #20]
 8104fda:	f023 0320 	bic.w	r3, r3, #32
 8104fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8104fe0:	683b      	ldr	r3, [r7, #0]
 8104fe2:	689b      	ldr	r3, [r3, #8]
 8104fe4:	011b      	lsls	r3, r3, #4
 8104fe6:	697a      	ldr	r2, [r7, #20]
 8104fe8:	4313      	orrs	r3, r2
 8104fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8104fec:	687b      	ldr	r3, [r7, #4]
 8104fee:	4a28      	ldr	r2, [pc, #160]	; (8105090 <TIM_OC2_SetConfig+0x100>)
 8104ff0:	4293      	cmp	r3, r2
 8104ff2:	d003      	beq.n	8104ffc <TIM_OC2_SetConfig+0x6c>
 8104ff4:	687b      	ldr	r3, [r7, #4]
 8104ff6:	4a27      	ldr	r2, [pc, #156]	; (8105094 <TIM_OC2_SetConfig+0x104>)
 8104ff8:	4293      	cmp	r3, r2
 8104ffa:	d10d      	bne.n	8105018 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8104ffc:	697b      	ldr	r3, [r7, #20]
 8104ffe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8105002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105004:	683b      	ldr	r3, [r7, #0]
 8105006:	68db      	ldr	r3, [r3, #12]
 8105008:	011b      	lsls	r3, r3, #4
 810500a:	697a      	ldr	r2, [r7, #20]
 810500c:	4313      	orrs	r3, r2
 810500e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8105010:	697b      	ldr	r3, [r7, #20]
 8105012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8105016:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105018:	687b      	ldr	r3, [r7, #4]
 810501a:	4a1d      	ldr	r2, [pc, #116]	; (8105090 <TIM_OC2_SetConfig+0x100>)
 810501c:	4293      	cmp	r3, r2
 810501e:	d00f      	beq.n	8105040 <TIM_OC2_SetConfig+0xb0>
 8105020:	687b      	ldr	r3, [r7, #4]
 8105022:	4a1c      	ldr	r2, [pc, #112]	; (8105094 <TIM_OC2_SetConfig+0x104>)
 8105024:	4293      	cmp	r3, r2
 8105026:	d00b      	beq.n	8105040 <TIM_OC2_SetConfig+0xb0>
 8105028:	687b      	ldr	r3, [r7, #4]
 810502a:	4a1b      	ldr	r2, [pc, #108]	; (8105098 <TIM_OC2_SetConfig+0x108>)
 810502c:	4293      	cmp	r3, r2
 810502e:	d007      	beq.n	8105040 <TIM_OC2_SetConfig+0xb0>
 8105030:	687b      	ldr	r3, [r7, #4]
 8105032:	4a1a      	ldr	r2, [pc, #104]	; (810509c <TIM_OC2_SetConfig+0x10c>)
 8105034:	4293      	cmp	r3, r2
 8105036:	d003      	beq.n	8105040 <TIM_OC2_SetConfig+0xb0>
 8105038:	687b      	ldr	r3, [r7, #4]
 810503a:	4a19      	ldr	r2, [pc, #100]	; (81050a0 <TIM_OC2_SetConfig+0x110>)
 810503c:	4293      	cmp	r3, r2
 810503e:	d113      	bne.n	8105068 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8105040:	693b      	ldr	r3, [r7, #16]
 8105042:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8105046:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8105048:	693b      	ldr	r3, [r7, #16]
 810504a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810504e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8105050:	683b      	ldr	r3, [r7, #0]
 8105052:	695b      	ldr	r3, [r3, #20]
 8105054:	009b      	lsls	r3, r3, #2
 8105056:	693a      	ldr	r2, [r7, #16]
 8105058:	4313      	orrs	r3, r2
 810505a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810505c:	683b      	ldr	r3, [r7, #0]
 810505e:	699b      	ldr	r3, [r3, #24]
 8105060:	009b      	lsls	r3, r3, #2
 8105062:	693a      	ldr	r2, [r7, #16]
 8105064:	4313      	orrs	r3, r2
 8105066:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105068:	687b      	ldr	r3, [r7, #4]
 810506a:	693a      	ldr	r2, [r7, #16]
 810506c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810506e:	687b      	ldr	r3, [r7, #4]
 8105070:	68fa      	ldr	r2, [r7, #12]
 8105072:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8105074:	683b      	ldr	r3, [r7, #0]
 8105076:	685a      	ldr	r2, [r3, #4]
 8105078:	687b      	ldr	r3, [r7, #4]
 810507a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810507c:	687b      	ldr	r3, [r7, #4]
 810507e:	697a      	ldr	r2, [r7, #20]
 8105080:	621a      	str	r2, [r3, #32]
}
 8105082:	bf00      	nop
 8105084:	371c      	adds	r7, #28
 8105086:	46bd      	mov	sp, r7
 8105088:	f85d 7b04 	ldr.w	r7, [sp], #4
 810508c:	4770      	bx	lr
 810508e:	bf00      	nop
 8105090:	40010000 	.word	0x40010000
 8105094:	40010400 	.word	0x40010400
 8105098:	40014000 	.word	0x40014000
 810509c:	40014400 	.word	0x40014400
 81050a0:	40014800 	.word	0x40014800

081050a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81050a4:	b480      	push	{r7}
 81050a6:	b087      	sub	sp, #28
 81050a8:	af00      	add	r7, sp, #0
 81050aa:	6078      	str	r0, [r7, #4]
 81050ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 81050ae:	687b      	ldr	r3, [r7, #4]
 81050b0:	6a1b      	ldr	r3, [r3, #32]
 81050b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 81050b6:	687b      	ldr	r3, [r7, #4]
 81050b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81050ba:	687b      	ldr	r3, [r7, #4]
 81050bc:	6a1b      	ldr	r3, [r3, #32]
 81050be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81050c0:	687b      	ldr	r3, [r7, #4]
 81050c2:	685b      	ldr	r3, [r3, #4]
 81050c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 81050c6:	687b      	ldr	r3, [r7, #4]
 81050c8:	69db      	ldr	r3, [r3, #28]
 81050ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 81050cc:	68fb      	ldr	r3, [r7, #12]
 81050ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81050d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 81050d4:	68fb      	ldr	r3, [r7, #12]
 81050d6:	f023 0303 	bic.w	r3, r3, #3
 81050da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81050dc:	683b      	ldr	r3, [r7, #0]
 81050de:	681b      	ldr	r3, [r3, #0]
 81050e0:	68fa      	ldr	r2, [r7, #12]
 81050e2:	4313      	orrs	r3, r2
 81050e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 81050e6:	697b      	ldr	r3, [r7, #20]
 81050e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 81050ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 81050ee:	683b      	ldr	r3, [r7, #0]
 81050f0:	689b      	ldr	r3, [r3, #8]
 81050f2:	021b      	lsls	r3, r3, #8
 81050f4:	697a      	ldr	r2, [r7, #20]
 81050f6:	4313      	orrs	r3, r2
 81050f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81050fa:	687b      	ldr	r3, [r7, #4]
 81050fc:	4a27      	ldr	r2, [pc, #156]	; (810519c <TIM_OC3_SetConfig+0xf8>)
 81050fe:	4293      	cmp	r3, r2
 8105100:	d003      	beq.n	810510a <TIM_OC3_SetConfig+0x66>
 8105102:	687b      	ldr	r3, [r7, #4]
 8105104:	4a26      	ldr	r2, [pc, #152]	; (81051a0 <TIM_OC3_SetConfig+0xfc>)
 8105106:	4293      	cmp	r3, r2
 8105108:	d10d      	bne.n	8105126 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 810510a:	697b      	ldr	r3, [r7, #20]
 810510c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8105110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105112:	683b      	ldr	r3, [r7, #0]
 8105114:	68db      	ldr	r3, [r3, #12]
 8105116:	021b      	lsls	r3, r3, #8
 8105118:	697a      	ldr	r2, [r7, #20]
 810511a:	4313      	orrs	r3, r2
 810511c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 810511e:	697b      	ldr	r3, [r7, #20]
 8105120:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8105124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	4a1c      	ldr	r2, [pc, #112]	; (810519c <TIM_OC3_SetConfig+0xf8>)
 810512a:	4293      	cmp	r3, r2
 810512c:	d00f      	beq.n	810514e <TIM_OC3_SetConfig+0xaa>
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	4a1b      	ldr	r2, [pc, #108]	; (81051a0 <TIM_OC3_SetConfig+0xfc>)
 8105132:	4293      	cmp	r3, r2
 8105134:	d00b      	beq.n	810514e <TIM_OC3_SetConfig+0xaa>
 8105136:	687b      	ldr	r3, [r7, #4]
 8105138:	4a1a      	ldr	r2, [pc, #104]	; (81051a4 <TIM_OC3_SetConfig+0x100>)
 810513a:	4293      	cmp	r3, r2
 810513c:	d007      	beq.n	810514e <TIM_OC3_SetConfig+0xaa>
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	4a19      	ldr	r2, [pc, #100]	; (81051a8 <TIM_OC3_SetConfig+0x104>)
 8105142:	4293      	cmp	r3, r2
 8105144:	d003      	beq.n	810514e <TIM_OC3_SetConfig+0xaa>
 8105146:	687b      	ldr	r3, [r7, #4]
 8105148:	4a18      	ldr	r2, [pc, #96]	; (81051ac <TIM_OC3_SetConfig+0x108>)
 810514a:	4293      	cmp	r3, r2
 810514c:	d113      	bne.n	8105176 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810514e:	693b      	ldr	r3, [r7, #16]
 8105150:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8105154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8105156:	693b      	ldr	r3, [r7, #16]
 8105158:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810515c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810515e:	683b      	ldr	r3, [r7, #0]
 8105160:	695b      	ldr	r3, [r3, #20]
 8105162:	011b      	lsls	r3, r3, #4
 8105164:	693a      	ldr	r2, [r7, #16]
 8105166:	4313      	orrs	r3, r2
 8105168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810516a:	683b      	ldr	r3, [r7, #0]
 810516c:	699b      	ldr	r3, [r3, #24]
 810516e:	011b      	lsls	r3, r3, #4
 8105170:	693a      	ldr	r2, [r7, #16]
 8105172:	4313      	orrs	r3, r2
 8105174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105176:	687b      	ldr	r3, [r7, #4]
 8105178:	693a      	ldr	r2, [r7, #16]
 810517a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810517c:	687b      	ldr	r3, [r7, #4]
 810517e:	68fa      	ldr	r2, [r7, #12]
 8105180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8105182:	683b      	ldr	r3, [r7, #0]
 8105184:	685a      	ldr	r2, [r3, #4]
 8105186:	687b      	ldr	r3, [r7, #4]
 8105188:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810518a:	687b      	ldr	r3, [r7, #4]
 810518c:	697a      	ldr	r2, [r7, #20]
 810518e:	621a      	str	r2, [r3, #32]
}
 8105190:	bf00      	nop
 8105192:	371c      	adds	r7, #28
 8105194:	46bd      	mov	sp, r7
 8105196:	f85d 7b04 	ldr.w	r7, [sp], #4
 810519a:	4770      	bx	lr
 810519c:	40010000 	.word	0x40010000
 81051a0:	40010400 	.word	0x40010400
 81051a4:	40014000 	.word	0x40014000
 81051a8:	40014400 	.word	0x40014400
 81051ac:	40014800 	.word	0x40014800

081051b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81051b0:	b480      	push	{r7}
 81051b2:	b087      	sub	sp, #28
 81051b4:	af00      	add	r7, sp, #0
 81051b6:	6078      	str	r0, [r7, #4]
 81051b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 81051ba:	687b      	ldr	r3, [r7, #4]
 81051bc:	6a1b      	ldr	r3, [r3, #32]
 81051be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 81051c2:	687b      	ldr	r3, [r7, #4]
 81051c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81051c6:	687b      	ldr	r3, [r7, #4]
 81051c8:	6a1b      	ldr	r3, [r3, #32]
 81051ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81051cc:	687b      	ldr	r3, [r7, #4]
 81051ce:	685b      	ldr	r3, [r3, #4]
 81051d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	69db      	ldr	r3, [r3, #28]
 81051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 81051d8:	68fb      	ldr	r3, [r7, #12]
 81051da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 81051de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 81051e0:	68fb      	ldr	r3, [r7, #12]
 81051e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81051e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81051e8:	683b      	ldr	r3, [r7, #0]
 81051ea:	681b      	ldr	r3, [r3, #0]
 81051ec:	021b      	lsls	r3, r3, #8
 81051ee:	68fa      	ldr	r2, [r7, #12]
 81051f0:	4313      	orrs	r3, r2
 81051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 81051f4:	693b      	ldr	r3, [r7, #16]
 81051f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 81051fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81051fc:	683b      	ldr	r3, [r7, #0]
 81051fe:	689b      	ldr	r3, [r3, #8]
 8105200:	031b      	lsls	r3, r3, #12
 8105202:	693a      	ldr	r2, [r7, #16]
 8105204:	4313      	orrs	r3, r2
 8105206:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105208:	687b      	ldr	r3, [r7, #4]
 810520a:	4a18      	ldr	r2, [pc, #96]	; (810526c <TIM_OC4_SetConfig+0xbc>)
 810520c:	4293      	cmp	r3, r2
 810520e:	d00f      	beq.n	8105230 <TIM_OC4_SetConfig+0x80>
 8105210:	687b      	ldr	r3, [r7, #4]
 8105212:	4a17      	ldr	r2, [pc, #92]	; (8105270 <TIM_OC4_SetConfig+0xc0>)
 8105214:	4293      	cmp	r3, r2
 8105216:	d00b      	beq.n	8105230 <TIM_OC4_SetConfig+0x80>
 8105218:	687b      	ldr	r3, [r7, #4]
 810521a:	4a16      	ldr	r2, [pc, #88]	; (8105274 <TIM_OC4_SetConfig+0xc4>)
 810521c:	4293      	cmp	r3, r2
 810521e:	d007      	beq.n	8105230 <TIM_OC4_SetConfig+0x80>
 8105220:	687b      	ldr	r3, [r7, #4]
 8105222:	4a15      	ldr	r2, [pc, #84]	; (8105278 <TIM_OC4_SetConfig+0xc8>)
 8105224:	4293      	cmp	r3, r2
 8105226:	d003      	beq.n	8105230 <TIM_OC4_SetConfig+0x80>
 8105228:	687b      	ldr	r3, [r7, #4]
 810522a:	4a14      	ldr	r2, [pc, #80]	; (810527c <TIM_OC4_SetConfig+0xcc>)
 810522c:	4293      	cmp	r3, r2
 810522e:	d109      	bne.n	8105244 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8105230:	697b      	ldr	r3, [r7, #20]
 8105232:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8105236:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8105238:	683b      	ldr	r3, [r7, #0]
 810523a:	695b      	ldr	r3, [r3, #20]
 810523c:	019b      	lsls	r3, r3, #6
 810523e:	697a      	ldr	r2, [r7, #20]
 8105240:	4313      	orrs	r3, r2
 8105242:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105244:	687b      	ldr	r3, [r7, #4]
 8105246:	697a      	ldr	r2, [r7, #20]
 8105248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810524a:	687b      	ldr	r3, [r7, #4]
 810524c:	68fa      	ldr	r2, [r7, #12]
 810524e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8105250:	683b      	ldr	r3, [r7, #0]
 8105252:	685a      	ldr	r2, [r3, #4]
 8105254:	687b      	ldr	r3, [r7, #4]
 8105256:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105258:	687b      	ldr	r3, [r7, #4]
 810525a:	693a      	ldr	r2, [r7, #16]
 810525c:	621a      	str	r2, [r3, #32]
}
 810525e:	bf00      	nop
 8105260:	371c      	adds	r7, #28
 8105262:	46bd      	mov	sp, r7
 8105264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105268:	4770      	bx	lr
 810526a:	bf00      	nop
 810526c:	40010000 	.word	0x40010000
 8105270:	40010400 	.word	0x40010400
 8105274:	40014000 	.word	0x40014000
 8105278:	40014400 	.word	0x40014400
 810527c:	40014800 	.word	0x40014800

08105280 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8105280:	b480      	push	{r7}
 8105282:	b087      	sub	sp, #28
 8105284:	af00      	add	r7, sp, #0
 8105286:	6078      	str	r0, [r7, #4]
 8105288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810528a:	687b      	ldr	r3, [r7, #4]
 810528c:	6a1b      	ldr	r3, [r3, #32]
 810528e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105296:	687b      	ldr	r3, [r7, #4]
 8105298:	6a1b      	ldr	r3, [r3, #32]
 810529a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810529c:	687b      	ldr	r3, [r7, #4]
 810529e:	685b      	ldr	r3, [r3, #4]
 81052a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 81052a2:	687b      	ldr	r3, [r7, #4]
 81052a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 81052a8:	68fb      	ldr	r3, [r7, #12]
 81052aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81052ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81052b0:	683b      	ldr	r3, [r7, #0]
 81052b2:	681b      	ldr	r3, [r3, #0]
 81052b4:	68fa      	ldr	r2, [r7, #12]
 81052b6:	4313      	orrs	r3, r2
 81052b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 81052ba:	693b      	ldr	r3, [r7, #16]
 81052bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 81052c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 81052c2:	683b      	ldr	r3, [r7, #0]
 81052c4:	689b      	ldr	r3, [r3, #8]
 81052c6:	041b      	lsls	r3, r3, #16
 81052c8:	693a      	ldr	r2, [r7, #16]
 81052ca:	4313      	orrs	r3, r2
 81052cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81052ce:	687b      	ldr	r3, [r7, #4]
 81052d0:	4a17      	ldr	r2, [pc, #92]	; (8105330 <TIM_OC5_SetConfig+0xb0>)
 81052d2:	4293      	cmp	r3, r2
 81052d4:	d00f      	beq.n	81052f6 <TIM_OC5_SetConfig+0x76>
 81052d6:	687b      	ldr	r3, [r7, #4]
 81052d8:	4a16      	ldr	r2, [pc, #88]	; (8105334 <TIM_OC5_SetConfig+0xb4>)
 81052da:	4293      	cmp	r3, r2
 81052dc:	d00b      	beq.n	81052f6 <TIM_OC5_SetConfig+0x76>
 81052de:	687b      	ldr	r3, [r7, #4]
 81052e0:	4a15      	ldr	r2, [pc, #84]	; (8105338 <TIM_OC5_SetConfig+0xb8>)
 81052e2:	4293      	cmp	r3, r2
 81052e4:	d007      	beq.n	81052f6 <TIM_OC5_SetConfig+0x76>
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	4a14      	ldr	r2, [pc, #80]	; (810533c <TIM_OC5_SetConfig+0xbc>)
 81052ea:	4293      	cmp	r3, r2
 81052ec:	d003      	beq.n	81052f6 <TIM_OC5_SetConfig+0x76>
 81052ee:	687b      	ldr	r3, [r7, #4]
 81052f0:	4a13      	ldr	r2, [pc, #76]	; (8105340 <TIM_OC5_SetConfig+0xc0>)
 81052f2:	4293      	cmp	r3, r2
 81052f4:	d109      	bne.n	810530a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 81052f6:	697b      	ldr	r3, [r7, #20]
 81052f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81052fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 81052fe:	683b      	ldr	r3, [r7, #0]
 8105300:	695b      	ldr	r3, [r3, #20]
 8105302:	021b      	lsls	r3, r3, #8
 8105304:	697a      	ldr	r2, [r7, #20]
 8105306:	4313      	orrs	r3, r2
 8105308:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810530a:	687b      	ldr	r3, [r7, #4]
 810530c:	697a      	ldr	r2, [r7, #20]
 810530e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8105310:	687b      	ldr	r3, [r7, #4]
 8105312:	68fa      	ldr	r2, [r7, #12]
 8105314:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8105316:	683b      	ldr	r3, [r7, #0]
 8105318:	685a      	ldr	r2, [r3, #4]
 810531a:	687b      	ldr	r3, [r7, #4]
 810531c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810531e:	687b      	ldr	r3, [r7, #4]
 8105320:	693a      	ldr	r2, [r7, #16]
 8105322:	621a      	str	r2, [r3, #32]
}
 8105324:	bf00      	nop
 8105326:	371c      	adds	r7, #28
 8105328:	46bd      	mov	sp, r7
 810532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810532e:	4770      	bx	lr
 8105330:	40010000 	.word	0x40010000
 8105334:	40010400 	.word	0x40010400
 8105338:	40014000 	.word	0x40014000
 810533c:	40014400 	.word	0x40014400
 8105340:	40014800 	.word	0x40014800

08105344 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8105344:	b480      	push	{r7}
 8105346:	b087      	sub	sp, #28
 8105348:	af00      	add	r7, sp, #0
 810534a:	6078      	str	r0, [r7, #4]
 810534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810534e:	687b      	ldr	r3, [r7, #4]
 8105350:	6a1b      	ldr	r3, [r3, #32]
 8105352:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8105356:	687b      	ldr	r3, [r7, #4]
 8105358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810535a:	687b      	ldr	r3, [r7, #4]
 810535c:	6a1b      	ldr	r3, [r3, #32]
 810535e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105360:	687b      	ldr	r3, [r7, #4]
 8105362:	685b      	ldr	r3, [r3, #4]
 8105364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8105366:	687b      	ldr	r3, [r7, #4]
 8105368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810536a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810536c:	68fb      	ldr	r3, [r7, #12]
 810536e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8105372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105374:	683b      	ldr	r3, [r7, #0]
 8105376:	681b      	ldr	r3, [r3, #0]
 8105378:	021b      	lsls	r3, r3, #8
 810537a:	68fa      	ldr	r2, [r7, #12]
 810537c:	4313      	orrs	r3, r2
 810537e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8105380:	693b      	ldr	r3, [r7, #16]
 8105382:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8105386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8105388:	683b      	ldr	r3, [r7, #0]
 810538a:	689b      	ldr	r3, [r3, #8]
 810538c:	051b      	lsls	r3, r3, #20
 810538e:	693a      	ldr	r2, [r7, #16]
 8105390:	4313      	orrs	r3, r2
 8105392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105394:	687b      	ldr	r3, [r7, #4]
 8105396:	4a18      	ldr	r2, [pc, #96]	; (81053f8 <TIM_OC6_SetConfig+0xb4>)
 8105398:	4293      	cmp	r3, r2
 810539a:	d00f      	beq.n	81053bc <TIM_OC6_SetConfig+0x78>
 810539c:	687b      	ldr	r3, [r7, #4]
 810539e:	4a17      	ldr	r2, [pc, #92]	; (81053fc <TIM_OC6_SetConfig+0xb8>)
 81053a0:	4293      	cmp	r3, r2
 81053a2:	d00b      	beq.n	81053bc <TIM_OC6_SetConfig+0x78>
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	4a16      	ldr	r2, [pc, #88]	; (8105400 <TIM_OC6_SetConfig+0xbc>)
 81053a8:	4293      	cmp	r3, r2
 81053aa:	d007      	beq.n	81053bc <TIM_OC6_SetConfig+0x78>
 81053ac:	687b      	ldr	r3, [r7, #4]
 81053ae:	4a15      	ldr	r2, [pc, #84]	; (8105404 <TIM_OC6_SetConfig+0xc0>)
 81053b0:	4293      	cmp	r3, r2
 81053b2:	d003      	beq.n	81053bc <TIM_OC6_SetConfig+0x78>
 81053b4:	687b      	ldr	r3, [r7, #4]
 81053b6:	4a14      	ldr	r2, [pc, #80]	; (8105408 <TIM_OC6_SetConfig+0xc4>)
 81053b8:	4293      	cmp	r3, r2
 81053ba:	d109      	bne.n	81053d0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 81053bc:	697b      	ldr	r3, [r7, #20]
 81053be:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 81053c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 81053c4:	683b      	ldr	r3, [r7, #0]
 81053c6:	695b      	ldr	r3, [r3, #20]
 81053c8:	029b      	lsls	r3, r3, #10
 81053ca:	697a      	ldr	r2, [r7, #20]
 81053cc:	4313      	orrs	r3, r2
 81053ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81053d0:	687b      	ldr	r3, [r7, #4]
 81053d2:	697a      	ldr	r2, [r7, #20]
 81053d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 81053d6:	687b      	ldr	r3, [r7, #4]
 81053d8:	68fa      	ldr	r2, [r7, #12]
 81053da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 81053dc:	683b      	ldr	r3, [r7, #0]
 81053de:	685a      	ldr	r2, [r3, #4]
 81053e0:	687b      	ldr	r3, [r7, #4]
 81053e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81053e4:	687b      	ldr	r3, [r7, #4]
 81053e6:	693a      	ldr	r2, [r7, #16]
 81053e8:	621a      	str	r2, [r3, #32]
}
 81053ea:	bf00      	nop
 81053ec:	371c      	adds	r7, #28
 81053ee:	46bd      	mov	sp, r7
 81053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81053f4:	4770      	bx	lr
 81053f6:	bf00      	nop
 81053f8:	40010000 	.word	0x40010000
 81053fc:	40010400 	.word	0x40010400
 8105400:	40014000 	.word	0x40014000
 8105404:	40014400 	.word	0x40014400
 8105408:	40014800 	.word	0x40014800

0810540c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 810540c:	b480      	push	{r7}
 810540e:	b087      	sub	sp, #28
 8105410:	af00      	add	r7, sp, #0
 8105412:	60f8      	str	r0, [r7, #12]
 8105414:	60b9      	str	r1, [r7, #8]
 8105416:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8105418:	68bb      	ldr	r3, [r7, #8]
 810541a:	f003 031f 	and.w	r3, r3, #31
 810541e:	2201      	movs	r2, #1
 8105420:	fa02 f303 	lsl.w	r3, r2, r3
 8105424:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8105426:	68fb      	ldr	r3, [r7, #12]
 8105428:	6a1a      	ldr	r2, [r3, #32]
 810542a:	697b      	ldr	r3, [r7, #20]
 810542c:	43db      	mvns	r3, r3
 810542e:	401a      	ands	r2, r3
 8105430:	68fb      	ldr	r3, [r7, #12]
 8105432:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8105434:	68fb      	ldr	r3, [r7, #12]
 8105436:	6a1a      	ldr	r2, [r3, #32]
 8105438:	68bb      	ldr	r3, [r7, #8]
 810543a:	f003 031f 	and.w	r3, r3, #31
 810543e:	6879      	ldr	r1, [r7, #4]
 8105440:	fa01 f303 	lsl.w	r3, r1, r3
 8105444:	431a      	orrs	r2, r3
 8105446:	68fb      	ldr	r3, [r7, #12]
 8105448:	621a      	str	r2, [r3, #32]
}
 810544a:	bf00      	nop
 810544c:	371c      	adds	r7, #28
 810544e:	46bd      	mov	sp, r7
 8105450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105454:	4770      	bx	lr
	...

08105458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8105458:	b480      	push	{r7}
 810545a:	b085      	sub	sp, #20
 810545c:	af00      	add	r7, sp, #0
 810545e:	6078      	str	r0, [r7, #4]
 8105460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8105462:	687b      	ldr	r3, [r7, #4]
 8105464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8105468:	2b01      	cmp	r3, #1
 810546a:	d101      	bne.n	8105470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810546c:	2302      	movs	r3, #2
 810546e:	e068      	b.n	8105542 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8105470:	687b      	ldr	r3, [r7, #4]
 8105472:	2201      	movs	r2, #1
 8105474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105478:	687b      	ldr	r3, [r7, #4]
 810547a:	2202      	movs	r2, #2
 810547c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8105480:	687b      	ldr	r3, [r7, #4]
 8105482:	681b      	ldr	r3, [r3, #0]
 8105484:	685b      	ldr	r3, [r3, #4]
 8105486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8105488:	687b      	ldr	r3, [r7, #4]
 810548a:	681b      	ldr	r3, [r3, #0]
 810548c:	689b      	ldr	r3, [r3, #8]
 810548e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8105490:	687b      	ldr	r3, [r7, #4]
 8105492:	681b      	ldr	r3, [r3, #0]
 8105494:	4a2e      	ldr	r2, [pc, #184]	; (8105550 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8105496:	4293      	cmp	r3, r2
 8105498:	d004      	beq.n	81054a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810549a:	687b      	ldr	r3, [r7, #4]
 810549c:	681b      	ldr	r3, [r3, #0]
 810549e:	4a2d      	ldr	r2, [pc, #180]	; (8105554 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 81054a0:	4293      	cmp	r3, r2
 81054a2:	d108      	bne.n	81054b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 81054a4:	68fb      	ldr	r3, [r7, #12]
 81054a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 81054aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 81054ac:	683b      	ldr	r3, [r7, #0]
 81054ae:	685b      	ldr	r3, [r3, #4]
 81054b0:	68fa      	ldr	r2, [r7, #12]
 81054b2:	4313      	orrs	r3, r2
 81054b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 81054b6:	68fb      	ldr	r3, [r7, #12]
 81054b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81054bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81054be:	683b      	ldr	r3, [r7, #0]
 81054c0:	681b      	ldr	r3, [r3, #0]
 81054c2:	68fa      	ldr	r2, [r7, #12]
 81054c4:	4313      	orrs	r3, r2
 81054c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 81054c8:	687b      	ldr	r3, [r7, #4]
 81054ca:	681b      	ldr	r3, [r3, #0]
 81054cc:	68fa      	ldr	r2, [r7, #12]
 81054ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81054d0:	687b      	ldr	r3, [r7, #4]
 81054d2:	681b      	ldr	r3, [r3, #0]
 81054d4:	4a1e      	ldr	r2, [pc, #120]	; (8105550 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 81054d6:	4293      	cmp	r3, r2
 81054d8:	d01d      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	681b      	ldr	r3, [r3, #0]
 81054de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81054e2:	d018      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 81054e4:	687b      	ldr	r3, [r7, #4]
 81054e6:	681b      	ldr	r3, [r3, #0]
 81054e8:	4a1b      	ldr	r2, [pc, #108]	; (8105558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 81054ea:	4293      	cmp	r3, r2
 81054ec:	d013      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 81054ee:	687b      	ldr	r3, [r7, #4]
 81054f0:	681b      	ldr	r3, [r3, #0]
 81054f2:	4a1a      	ldr	r2, [pc, #104]	; (810555c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81054f4:	4293      	cmp	r3, r2
 81054f6:	d00e      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 81054f8:	687b      	ldr	r3, [r7, #4]
 81054fa:	681b      	ldr	r3, [r3, #0]
 81054fc:	4a18      	ldr	r2, [pc, #96]	; (8105560 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 81054fe:	4293      	cmp	r3, r2
 8105500:	d009      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8105502:	687b      	ldr	r3, [r7, #4]
 8105504:	681b      	ldr	r3, [r3, #0]
 8105506:	4a13      	ldr	r2, [pc, #76]	; (8105554 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8105508:	4293      	cmp	r3, r2
 810550a:	d004      	beq.n	8105516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	681b      	ldr	r3, [r3, #0]
 8105510:	4a14      	ldr	r2, [pc, #80]	; (8105564 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8105512:	4293      	cmp	r3, r2
 8105514:	d10c      	bne.n	8105530 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8105516:	68bb      	ldr	r3, [r7, #8]
 8105518:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810551c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810551e:	683b      	ldr	r3, [r7, #0]
 8105520:	689b      	ldr	r3, [r3, #8]
 8105522:	68ba      	ldr	r2, [r7, #8]
 8105524:	4313      	orrs	r3, r2
 8105526:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8105528:	687b      	ldr	r3, [r7, #4]
 810552a:	681b      	ldr	r3, [r3, #0]
 810552c:	68ba      	ldr	r2, [r7, #8]
 810552e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8105530:	687b      	ldr	r3, [r7, #4]
 8105532:	2201      	movs	r2, #1
 8105534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8105538:	687b      	ldr	r3, [r7, #4]
 810553a:	2200      	movs	r2, #0
 810553c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8105540:	2300      	movs	r3, #0
}
 8105542:	4618      	mov	r0, r3
 8105544:	3714      	adds	r7, #20
 8105546:	46bd      	mov	sp, r7
 8105548:	f85d 7b04 	ldr.w	r7, [sp], #4
 810554c:	4770      	bx	lr
 810554e:	bf00      	nop
 8105550:	40010000 	.word	0x40010000
 8105554:	40010400 	.word	0x40010400
 8105558:	40000400 	.word	0x40000400
 810555c:	40000800 	.word	0x40000800
 8105560:	40000c00 	.word	0x40000c00
 8105564:	40001800 	.word	0x40001800

08105568 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8105568:	b480      	push	{r7}
 810556a:	b083      	sub	sp, #12
 810556c:	af00      	add	r7, sp, #0
 810556e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8105570:	bf00      	nop
 8105572:	370c      	adds	r7, #12
 8105574:	46bd      	mov	sp, r7
 8105576:	f85d 7b04 	ldr.w	r7, [sp], #4
 810557a:	4770      	bx	lr

0810557c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 810557c:	b480      	push	{r7}
 810557e:	b083      	sub	sp, #12
 8105580:	af00      	add	r7, sp, #0
 8105582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8105584:	bf00      	nop
 8105586:	370c      	adds	r7, #12
 8105588:	46bd      	mov	sp, r7
 810558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810558e:	4770      	bx	lr

08105590 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8105590:	b480      	push	{r7}
 8105592:	b083      	sub	sp, #12
 8105594:	af00      	add	r7, sp, #0
 8105596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8105598:	bf00      	nop
 810559a:	370c      	adds	r7, #12
 810559c:	46bd      	mov	sp, r7
 810559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81055a2:	4770      	bx	lr

081055a4 <writeRegister>:
	MPU9250_Deactivate();
}

/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t data)
{
 81055a4:	b084      	sub	sp, #16
 81055a6:	b580      	push	{r7, lr}
 81055a8:	b086      	sub	sp, #24
 81055aa:	af04      	add	r7, sp, #16
 81055ac:	f107 0c10 	add.w	ip, r7, #16
 81055b0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//	MPU_SPI_Write(&data, subAddress, 1);
	uint8_t _buffer[1] = {data};
 81055b4:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 81055b8:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(&mpuToInit.i2cID, mpuToInit.deviceAddress, (uint16_t)subAddress, 1, _buffer, 1, 10);
 81055ba:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 81055be:	b299      	uxth	r1, r3
 81055c0:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 81055c4:	b29a      	uxth	r2, r3
 81055c6:	230a      	movs	r3, #10
 81055c8:	9302      	str	r3, [sp, #8]
 81055ca:	2301      	movs	r3, #1
 81055cc:	9301      	str	r3, [sp, #4]
 81055ce:	1d3b      	adds	r3, r7, #4
 81055d0:	9300      	str	r3, [sp, #0]
 81055d2:	2301      	movs	r3, #1
 81055d4:	f107 0010 	add.w	r0, r7, #16
 81055d8:	f7fc ff30 	bl	810243c <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 81055dc:	200a      	movs	r0, #10
 81055de:	f7fc fb1f 	bl	8101c20 <HAL_Delay>
}
 81055e2:	bf00      	nop
 81055e4:	3708      	adds	r7, #8
 81055e6:	46bd      	mov	sp, r7
 81055e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 81055ec:	b004      	add	sp, #16
 81055ee:	4770      	bx	lr

081055f0 <readRegisters>:

/* reads registers from MPU9250 given a starting register address, number of bytes, and a pointer to store data */
void readRegisters(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 81055f0:	b084      	sub	sp, #16
 81055f2:	b580      	push	{r7, lr}
 81055f4:	b084      	sub	sp, #16
 81055f6:	af04      	add	r7, sp, #16
 81055f8:	f107 0c08 	add.w	ip, r7, #8
 81055fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//	MPU_SPI_Read(dest, subAddress, count);

	HAL_I2C_Mem_Read(&mpuToInit.i2cID, mpuToInit.deviceAddress, subAddress, 1, dest, count, 10);
 8105600:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8105604:	b299      	uxth	r1, r3
 8105606:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 810560a:	b29a      	uxth	r2, r3
 810560c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8105610:	b29b      	uxth	r3, r3
 8105612:	200a      	movs	r0, #10
 8105614:	9002      	str	r0, [sp, #8]
 8105616:	9301      	str	r3, [sp, #4]
 8105618:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810561a:	9300      	str	r3, [sp, #0]
 810561c:	2301      	movs	r3, #1
 810561e:	f107 0008 	add.w	r0, r7, #8
 8105622:	f7fd f81f 	bl	8102664 <HAL_I2C_Mem_Read>
}
 8105626:	bf00      	nop
 8105628:	46bd      	mov	sp, r7
 810562a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810562e:	b004      	add	sp, #16
 8105630:	4770      	bx	lr

08105632 <writeAK8963Register>:

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t data)
{
 8105632:	b084      	sub	sp, #16
 8105634:	b5b0      	push	{r4, r5, r7, lr}
 8105636:	b092      	sub	sp, #72	; 0x48
 8105638:	af12      	add	r7, sp, #72	; 0x48
 810563a:	f107 0410 	add.w	r4, r7, #16
 810563e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// set slave 0 to the AK8963 and set for write
	writeRegister(mpuToInit, I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 8105642:	2325      	movs	r3, #37	; 0x25
 8105644:	220c      	movs	r2, #12
 8105646:	9211      	str	r2, [sp, #68]	; 0x44
 8105648:	9310      	str	r3, [sp, #64]	; 0x40
 810564a:	466d      	mov	r5, sp
 810564c:	f107 0420 	add.w	r4, r7, #32
 8105650:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105652:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105654:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105656:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105658:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810565a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810565c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105660:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105664:	f107 0310 	add.w	r3, r7, #16
 8105668:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810566a:	f7ff ff9b 	bl	81055a4 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(mpuToInit, I2C_SLV0_REG,subAddress);
 810566e:	2226      	movs	r2, #38	; 0x26
 8105670:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8105674:	9311      	str	r3, [sp, #68]	; 0x44
 8105676:	9210      	str	r2, [sp, #64]	; 0x40
 8105678:	466d      	mov	r5, sp
 810567a:	f107 0420 	add.w	r4, r7, #32
 810567e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105680:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105682:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105686:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810568a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810568e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105692:	f107 0310 	add.w	r3, r7, #16
 8105696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105698:	f7ff ff84 	bl	81055a4 <writeRegister>

	// store the data for write
	writeRegister(mpuToInit, I2C_SLV0_DO,data);
 810569c:	2263      	movs	r2, #99	; 0x63
 810569e:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 81056a2:	9311      	str	r3, [sp, #68]	; 0x44
 81056a4:	9210      	str	r2, [sp, #64]	; 0x40
 81056a6:	466d      	mov	r5, sp
 81056a8:	f107 0420 	add.w	r4, r7, #32
 81056ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81056bc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81056c0:	f107 0310 	add.w	r3, r7, #16
 81056c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81056c6:	f7ff ff6d 	bl	81055a4 <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(mpuToInit, I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 81056ca:	2227      	movs	r2, #39	; 0x27
 81056cc:	2380      	movs	r3, #128	; 0x80
 81056ce:	f043 0301 	orr.w	r3, r3, #1
 81056d2:	b2db      	uxtb	r3, r3
 81056d4:	9311      	str	r3, [sp, #68]	; 0x44
 81056d6:	9210      	str	r2, [sp, #64]	; 0x40
 81056d8:	466d      	mov	r5, sp
 81056da:	f107 0420 	add.w	r4, r7, #32
 81056de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81056e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81056ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81056ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81056f2:	f107 0310 	add.w	r3, r7, #16
 81056f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81056f8:	f7ff ff54 	bl	81055a4 <writeRegister>
}
 81056fc:	bf00      	nop
 81056fe:	46bd      	mov	sp, r7
 8105700:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8105704:	b004      	add	sp, #16
 8105706:	4770      	bx	lr

08105708 <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 8105708:	b084      	sub	sp, #16
 810570a:	b5b0      	push	{r4, r5, r7, lr}
 810570c:	b094      	sub	sp, #80	; 0x50
 810570e:	af14      	add	r7, sp, #80	; 0x50
 8105710:	f107 0410 	add.w	r4, r7, #16
 8105714:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// set slave 0 to the AK8963 and set for read
	writeRegister(mpuToInit, I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 8105718:	2225      	movs	r2, #37	; 0x25
 810571a:	210c      	movs	r1, #12
 810571c:	2380      	movs	r3, #128	; 0x80
 810571e:	430b      	orrs	r3, r1
 8105720:	b2db      	uxtb	r3, r3
 8105722:	9311      	str	r3, [sp, #68]	; 0x44
 8105724:	9210      	str	r2, [sp, #64]	; 0x40
 8105726:	466d      	mov	r5, sp
 8105728:	f107 0420 	add.w	r4, r7, #32
 810572c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810572e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105730:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105732:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105734:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105738:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810573c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105740:	f107 0310 	add.w	r3, r7, #16
 8105744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105746:	f7ff ff2d 	bl	81055a4 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(mpuToInit, I2C_SLV0_REG,subAddress);
 810574a:	2226      	movs	r2, #38	; 0x26
 810574c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8105750:	9311      	str	r3, [sp, #68]	; 0x44
 8105752:	9210      	str	r2, [sp, #64]	; 0x40
 8105754:	466d      	mov	r5, sp
 8105756:	f107 0420 	add.w	r4, r7, #32
 810575a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810575c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810575e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105760:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105762:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105764:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105766:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810576a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810576e:	f107 0310 	add.w	r3, r7, #16
 8105772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105774:	f7ff ff16 	bl	81055a4 <writeRegister>

	// enable I2C and request the bytes
	writeRegister(mpuToInit, I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 8105778:	2227      	movs	r2, #39	; 0x27
 810577a:	2180      	movs	r1, #128	; 0x80
 810577c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8105780:	430b      	orrs	r3, r1
 8105782:	b2db      	uxtb	r3, r3
 8105784:	9311      	str	r3, [sp, #68]	; 0x44
 8105786:	9210      	str	r2, [sp, #64]	; 0x40
 8105788:	466d      	mov	r5, sp
 810578a:	f107 0420 	add.w	r4, r7, #32
 810578e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105790:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105792:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105794:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105796:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105798:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810579a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810579e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81057a2:	f107 0310 	add.w	r3, r7, #16
 81057a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81057a8:	f7ff fefc 	bl	81055a4 <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 81057ac:	2001      	movs	r0, #1
 81057ae:	f7fc fa37 	bl	8101c20 <HAL_Delay>

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(mpuToInit, EXT_SENS_DATA_00,count,dest);
 81057b2:	2249      	movs	r2, #73	; 0x49
 81057b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 81057b6:	9312      	str	r3, [sp, #72]	; 0x48
 81057b8:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 81057bc:	9311      	str	r3, [sp, #68]	; 0x44
 81057be:	9210      	str	r2, [sp, #64]	; 0x40
 81057c0:	466d      	mov	r5, sp
 81057c2:	f107 0420 	add.w	r4, r7, #32
 81057c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81057c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81057ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81057cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81057ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81057d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81057d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81057d6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81057da:	f107 0310 	add.w	r3, r7, #16
 81057de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81057e0:	f7ff ff06 	bl	81055f0 <readRegisters>
}
 81057e4:	bf00      	nop
 81057e6:	46bd      	mov	sp, r7
 81057e8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 81057ec:	b004      	add	sp, #16
 81057ee:	4770      	bx	lr

081057f0 <whoAmI>:

/* gets the MPU9250 WHO_AM_I register value, expected to be 0x71 */
static uint8_t whoAmI(tMPU9250 mpuToInit)
{
 81057f0:	b084      	sub	sp, #16
 81057f2:	b5b0      	push	{r4, r5, r7, lr}
 81057f4:	b094      	sub	sp, #80	; 0x50
 81057f6:	af14      	add	r7, sp, #80	; 0x50
 81057f8:	f107 0410 	add.w	r4, r7, #16
 81057fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// read the WHO AM I register
	readRegisters(mpuToInit, WHO_AM_I,1,_buffer);
 8105800:	2375      	movs	r3, #117	; 0x75
 8105802:	4a0f      	ldr	r2, [pc, #60]	; (8105840 <whoAmI+0x50>)
 8105804:	9212      	str	r2, [sp, #72]	; 0x48
 8105806:	2201      	movs	r2, #1
 8105808:	9211      	str	r2, [sp, #68]	; 0x44
 810580a:	9310      	str	r3, [sp, #64]	; 0x40
 810580c:	466d      	mov	r5, sp
 810580e:	f107 0420 	add.w	r4, r7, #32
 8105812:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105814:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105816:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105818:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810581a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810581c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810581e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105822:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105826:	f107 0310 	add.w	r3, r7, #16
 810582a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810582c:	f7ff fee0 	bl	81055f0 <readRegisters>

	// return the register value
	return _buffer[0];
 8105830:	4b03      	ldr	r3, [pc, #12]	; (8105840 <whoAmI+0x50>)
 8105832:	781b      	ldrb	r3, [r3, #0]
}
 8105834:	4618      	mov	r0, r3
 8105836:	46bd      	mov	sp, r7
 8105838:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 810583c:	b004      	add	sp, #16
 810583e:	4770      	bx	lr
 8105840:	100002bc 	.word	0x100002bc

08105844 <whoAmIAK8963>:

/* gets the AK8963 WHO_AM_I register value, expected to be 0x48 */
static int whoAmIAK8963(tMPU9250 mpuToInit)
{
 8105844:	b084      	sub	sp, #16
 8105846:	b5b0      	push	{r4, r5, r7, lr}
 8105848:	b094      	sub	sp, #80	; 0x50
 810584a:	af14      	add	r7, sp, #80	; 0x50
 810584c:	f107 0410 	add.w	r4, r7, #16
 8105850:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// read the WHO AM I register
	readAK8963Registers(mpuToInit, AK8963_WHO_AM_I,1,_buffer);
 8105854:	2300      	movs	r3, #0
 8105856:	4a0f      	ldr	r2, [pc, #60]	; (8105894 <whoAmIAK8963+0x50>)
 8105858:	9212      	str	r2, [sp, #72]	; 0x48
 810585a:	2201      	movs	r2, #1
 810585c:	9211      	str	r2, [sp, #68]	; 0x44
 810585e:	9310      	str	r3, [sp, #64]	; 0x40
 8105860:	466d      	mov	r5, sp
 8105862:	f107 0420 	add.w	r4, r7, #32
 8105866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105868:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810586a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810586c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810586e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105870:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105872:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105876:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810587a:	f107 0310 	add.w	r3, r7, #16
 810587e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105880:	f7ff ff42 	bl	8105708 <readAK8963Registers>
	// return the register value
	return _buffer[0];
 8105884:	4b03      	ldr	r3, [pc, #12]	; (8105894 <whoAmIAK8963+0x50>)
 8105886:	781b      	ldrb	r3, [r3, #0]
}
 8105888:	4618      	mov	r0, r3
 810588a:	46bd      	mov	sp, r7
 810588c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8105890:	b004      	add	sp, #16
 8105892:	4770      	bx	lr
 8105894:	100002bc 	.word	0x100002bc

08105898 <MPU9250_Init>:

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init(tMPU9250 mpuToInit)
{
 8105898:	b084      	sub	sp, #16
 810589a:	b5b0      	push	{r4, r5, r7, lr}
 810589c:	b096      	sub	sp, #88	; 0x58
 810589e:	af14      	add	r7, sp, #80	; 0x50
 81058a0:	f107 0418 	add.w	r4, r7, #24
 81058a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1, CLOCK_SEL_PLL);
 81058a8:	236b      	movs	r3, #107	; 0x6b
 81058aa:	2201      	movs	r2, #1
 81058ac:	9211      	str	r2, [sp, #68]	; 0x44
 81058ae:	9310      	str	r3, [sp, #64]	; 0x40
 81058b0:	466d      	mov	r5, sp
 81058b2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81058b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058c2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81058c6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81058ca:	f107 0318 	add.w	r3, r7, #24
 81058ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81058d0:	f7ff fe68 	bl	81055a4 <writeRegister>
	// enable I2C master mode
	writeRegister(mpuToInit, USER_CTRL, I2C_MST_EN);
 81058d4:	236a      	movs	r3, #106	; 0x6a
 81058d6:	2220      	movs	r2, #32
 81058d8:	9211      	str	r2, [sp, #68]	; 0x44
 81058da:	9310      	str	r3, [sp, #64]	; 0x40
 81058dc:	466d      	mov	r5, sp
 81058de:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81058e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81058ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81058ee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81058f2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81058f6:	f107 0318 	add.w	r3, r7, #24
 81058fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81058fc:	f7ff fe52 	bl	81055a4 <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(mpuToInit, I2C_MST_CTRL, I2C_MST_CLK);
 8105900:	2324      	movs	r3, #36	; 0x24
 8105902:	220d      	movs	r2, #13
 8105904:	9211      	str	r2, [sp, #68]	; 0x44
 8105906:	9310      	str	r3, [sp, #64]	; 0x40
 8105908:	466d      	mov	r5, sp
 810590a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810590e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105910:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105912:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105914:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105916:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105918:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810591a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810591e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105922:	f107 0318 	add.w	r3, r7, #24
 8105926:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105928:	f7ff fe3c 	bl	81055a4 <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 810592c:	230a      	movs	r3, #10
 810592e:	2200      	movs	r2, #0
 8105930:	9211      	str	r2, [sp, #68]	; 0x44
 8105932:	9310      	str	r3, [sp, #64]	; 0x40
 8105934:	466d      	mov	r5, sp
 8105936:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810593a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810593c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810593e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105940:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105942:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105944:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105946:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810594a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810594e:	f107 0318 	add.w	r3, r7, #24
 8105952:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105954:	f7ff fe6d 	bl	8105632 <writeAK8963Register>
	// reset the MPU9250
	writeRegister(mpuToInit, PWR_MGMNT_1,PWR_RESET);
 8105958:	236b      	movs	r3, #107	; 0x6b
 810595a:	2280      	movs	r2, #128	; 0x80
 810595c:	9211      	str	r2, [sp, #68]	; 0x44
 810595e:	9310      	str	r3, [sp, #64]	; 0x40
 8105960:	466d      	mov	r5, sp
 8105962:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105966:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105968:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810596a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810596c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810596e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105970:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105972:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105976:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810597a:	f107 0318 	add.w	r3, r7, #24
 810597e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105980:	f7ff fe10 	bl	81055a4 <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 8105984:	200a      	movs	r0, #10
 8105986:	f7fc f94b 	bl	8101c20 <HAL_Delay>
	// reset the AK8963
	writeAK8963Register(mpuToInit, AK8963_CNTL2,AK8963_RESET);
 810598a:	230b      	movs	r3, #11
 810598c:	2201      	movs	r2, #1
 810598e:	9211      	str	r2, [sp, #68]	; 0x44
 8105990:	9310      	str	r3, [sp, #64]	; 0x40
 8105992:	466d      	mov	r5, sp
 8105994:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105998:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810599a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810599c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810599e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81059a8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81059ac:	f107 0318 	add.w	r3, r7, #24
 81059b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81059b2:	f7ff fe3e 	bl	8105632 <writeAK8963Register>
	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1,CLOCK_SEL_PLL);
 81059b6:	236b      	movs	r3, #107	; 0x6b
 81059b8:	2201      	movs	r2, #1
 81059ba:	9211      	str	r2, [sp, #68]	; 0x44
 81059bc:	9310      	str	r3, [sp, #64]	; 0x40
 81059be:	466d      	mov	r5, sp
 81059c0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81059c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81059d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81059d8:	f107 0318 	add.w	r3, r7, #24
 81059dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81059de:	f7ff fde1 	bl	81055a4 <writeRegister>

	// check the WHO AM I byte, expected value is 0x71 (decimal 113) or 0x73 (decimal 115)
	uint8_t who = whoAmI(mpuToInit);
 81059e2:	466d      	mov	r5, sp
 81059e4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81059e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81059f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81059f4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81059f8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81059fc:	f107 0318 	add.w	r3, r7, #24
 8105a00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105a02:	f7ff fef5 	bl	81057f0 <whoAmI>
 8105a06:	4603      	mov	r3, r0
 8105a08:	71fb      	strb	r3, [r7, #7]
	if((who != 0x71) &&( who != 0x73))
 8105a0a:	79fb      	ldrb	r3, [r7, #7]
 8105a0c:	2b71      	cmp	r3, #113	; 0x71
 8105a0e:	d004      	beq.n	8105a1a <MPU9250_Init+0x182>
 8105a10:	79fb      	ldrb	r3, [r7, #7]
 8105a12:	2b73      	cmp	r3, #115	; 0x73
 8105a14:	d001      	beq.n	8105a1a <MPU9250_Init+0x182>
	{
		return 1;
 8105a16:	2301      	movs	r3, #1
 8105a18:	e171      	b.n	8105cfe <MPU9250_Init+0x466>
	}

	// enable accelerometer and gyro
	writeRegister(mpuToInit, PWR_MGMNT_2,SEN_ENABLE);
 8105a1a:	236c      	movs	r3, #108	; 0x6c
 8105a1c:	2200      	movs	r2, #0
 8105a1e:	9211      	str	r2, [sp, #68]	; 0x44
 8105a20:	9310      	str	r3, [sp, #64]	; 0x40
 8105a22:	466d      	mov	r5, sp
 8105a24:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a34:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105a38:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105a3c:	f107 0318 	add.w	r3, r7, #24
 8105a40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105a42:	f7ff fdaf 	bl	81055a4 <writeRegister>

	// setting accel range to 16G as default
	writeRegister(mpuToInit, ACCEL_CONFIG,ACCEL_FS_SEL_2G);
 8105a46:	231c      	movs	r3, #28
 8105a48:	2200      	movs	r2, #0
 8105a4a:	9211      	str	r2, [sp, #68]	; 0x44
 8105a4c:	9310      	str	r3, [sp, #64]	; 0x40
 8105a4e:	466d      	mov	r5, sp
 8105a50:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105a54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a60:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105a64:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105a68:	f107 0318 	add.w	r3, r7, #24
 8105a6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105a6e:	f7ff fd99 	bl	81055a4 <writeRegister>

	// setting the gyro range to 2000DPS as default
	writeRegister(mpuToInit, GYRO_CONFIG,GYRO_FS_SEL_250DPS);
 8105a72:	231b      	movs	r3, #27
 8105a74:	2200      	movs	r2, #0
 8105a76:	9211      	str	r2, [sp, #68]	; 0x44
 8105a78:	9310      	str	r3, [sp, #64]	; 0x40
 8105a7a:	466d      	mov	r5, sp
 8105a7c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105a8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105a8c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105a90:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105a94:	f107 0318 	add.w	r3, r7, #24
 8105a98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105a9a:	f7ff fd83 	bl	81055a4 <writeRegister>

	// setting bandwidth to 184Hz as default
	writeRegister(mpuToInit, ACCEL_CONFIG2,DLPF_184);
 8105a9e:	231d      	movs	r3, #29
 8105aa0:	2201      	movs	r2, #1
 8105aa2:	9211      	str	r2, [sp, #68]	; 0x44
 8105aa4:	9310      	str	r3, [sp, #64]	; 0x40
 8105aa6:	466d      	mov	r5, sp
 8105aa8:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105aac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105aae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ab4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ab6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ab8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105abc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105ac0:	f107 0318 	add.w	r3, r7, #24
 8105ac4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105ac6:	f7ff fd6d 	bl	81055a4 <writeRegister>

	// setting gyro bandwidth to 184Hz
	writeRegister(mpuToInit, CONFIG,DLPF_184);
 8105aca:	231a      	movs	r3, #26
 8105acc:	2201      	movs	r2, #1
 8105ace:	9211      	str	r2, [sp, #68]	; 0x44
 8105ad0:	9310      	str	r3, [sp, #64]	; 0x40
 8105ad2:	466d      	mov	r5, sp
 8105ad4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105ad8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ada:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105adc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ade:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ae4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105ae8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105aec:	f107 0318 	add.w	r3, r7, #24
 8105af0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105af2:	f7ff fd57 	bl	81055a4 <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(mpuToInit, SMPDIV,0x00);
 8105af6:	2319      	movs	r3, #25
 8105af8:	2200      	movs	r2, #0
 8105afa:	9211      	str	r2, [sp, #68]	; 0x44
 8105afc:	9310      	str	r3, [sp, #64]	; 0x40
 8105afe:	466d      	mov	r5, sp
 8105b00:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105b04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b10:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105b14:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105b18:	f107 0318 	add.w	r3, r7, #24
 8105b1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105b1e:	f7ff fd41 	bl	81055a4 <writeRegister>

	// enable I2C master mode
	writeRegister(mpuToInit, USER_CTRL,I2C_MST_EN);
 8105b22:	236a      	movs	r3, #106	; 0x6a
 8105b24:	2220      	movs	r2, #32
 8105b26:	9211      	str	r2, [sp, #68]	; 0x44
 8105b28:	9310      	str	r3, [sp, #64]	; 0x40
 8105b2a:	466d      	mov	r5, sp
 8105b2c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105b30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105b40:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105b44:	f107 0318 	add.w	r3, r7, #24
 8105b48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105b4a:	f7ff fd2b 	bl	81055a4 <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(mpuToInit, I2C_MST_CTRL,I2C_MST_CLK);
 8105b4e:	2324      	movs	r3, #36	; 0x24
 8105b50:	220d      	movs	r2, #13
 8105b52:	9211      	str	r2, [sp, #68]	; 0x44
 8105b54:	9310      	str	r3, [sp, #64]	; 0x40
 8105b56:	466d      	mov	r5, sp
 8105b58:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105b5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b68:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105b6c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105b70:	f107 0318 	add.w	r3, r7, #24
 8105b74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105b76:	f7ff fd15 	bl	81055a4 <writeRegister>

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963(mpuToInit) != 0x48 )
 8105b7a:	466d      	mov	r5, sp
 8105b7c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105b80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105b8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105b8c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105b90:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105b94:	f107 0318 	add.w	r3, r7, #24
 8105b98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105b9a:	f7ff fe53 	bl	8105844 <whoAmIAK8963>
 8105b9e:	4603      	mov	r3, r0
 8105ba0:	2b48      	cmp	r3, #72	; 0x48
 8105ba2:	d001      	beq.n	8105ba8 <MPU9250_Init+0x310>
	{
		return 1;
 8105ba4:	2301      	movs	r3, #1
 8105ba6:	e0aa      	b.n	8105cfe <MPU9250_Init+0x466>
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 8105ba8:	230a      	movs	r3, #10
 8105baa:	2200      	movs	r2, #0
 8105bac:	9211      	str	r2, [sp, #68]	; 0x44
 8105bae:	9310      	str	r3, [sp, #64]	; 0x40
 8105bb0:	466d      	mov	r5, sp
 8105bb2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105bb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bc2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105bc6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105bca:	f107 0318 	add.w	r3, r7, #24
 8105bce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105bd0:	f7ff fd2f 	bl	8105632 <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 8105bd4:	2064      	movs	r0, #100	; 0x64
 8105bd6:	f7fc f823 	bl	8101c20 <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_FUSE_ROM);
 8105bda:	230a      	movs	r3, #10
 8105bdc:	220f      	movs	r2, #15
 8105bde:	9211      	str	r2, [sp, #68]	; 0x44
 8105be0:	9310      	str	r3, [sp, #64]	; 0x40
 8105be2:	466d      	mov	r5, sp
 8105be4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bf0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105bf2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105bf4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105bf8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105bfc:	f107 0318 	add.w	r3, r7, #24
 8105c00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105c02:	f7ff fd16 	bl	8105632 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8105c06:	2064      	movs	r0, #100	; 0x64
 8105c08:	f7fc f80a 	bl	8101c20 <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(mpuToInit, AK8963_ASA, 3, _mag_adjust);
 8105c0c:	2310      	movs	r3, #16
 8105c0e:	4a3f      	ldr	r2, [pc, #252]	; (8105d0c <MPU9250_Init+0x474>)
 8105c10:	9212      	str	r2, [sp, #72]	; 0x48
 8105c12:	2203      	movs	r2, #3
 8105c14:	9211      	str	r2, [sp, #68]	; 0x44
 8105c16:	9310      	str	r3, [sp, #64]	; 0x40
 8105c18:	466d      	mov	r5, sp
 8105c1a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105c1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105c2e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105c32:	f107 0318 	add.w	r3, r7, #24
 8105c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105c38:	f7ff fd66 	bl	8105708 <readAK8963Registers>

	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 8105c3c:	230a      	movs	r3, #10
 8105c3e:	2200      	movs	r2, #0
 8105c40:	9211      	str	r2, [sp, #68]	; 0x44
 8105c42:	9310      	str	r3, [sp, #64]	; 0x40
 8105c44:	466d      	mov	r5, sp
 8105c46:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105c5a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105c5e:	f107 0318 	add.w	r3, r7, #24
 8105c62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105c64:	f7ff fce5 	bl	8105632 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8105c68:	2064      	movs	r0, #100	; 0x64
 8105c6a:	f7fb ffd9 	bl	8101c20 <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_CNT_MEAS2);
 8105c6e:	230a      	movs	r3, #10
 8105c70:	2216      	movs	r2, #22
 8105c72:	9211      	str	r2, [sp, #68]	; 0x44
 8105c74:	9310      	str	r3, [sp, #64]	; 0x40
 8105c76:	466d      	mov	r5, sp
 8105c78:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105c88:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105c8c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105c90:	f107 0318 	add.w	r3, r7, #24
 8105c94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105c96:	f7ff fccc 	bl	8105632 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8105c9a:	2064      	movs	r0, #100	; 0x64
 8105c9c:	f7fb ffc0 	bl	8101c20 <HAL_Delay>

	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1,CLOCK_SEL_PLL);
 8105ca0:	236b      	movs	r3, #107	; 0x6b
 8105ca2:	2201      	movs	r2, #1
 8105ca4:	9211      	str	r2, [sp, #68]	; 0x44
 8105ca6:	9310      	str	r3, [sp, #64]	; 0x40
 8105ca8:	466d      	mov	r5, sp
 8105caa:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105cae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105cb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105cb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105cbe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105cc2:	f107 0318 	add.w	r3, r7, #24
 8105cc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105cc8:	f7ff fc6c 	bl	81055a4 <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(mpuToInit, AK8963_HXL,7,_buffer);
 8105ccc:	2303      	movs	r3, #3
 8105cce:	4a10      	ldr	r2, [pc, #64]	; (8105d10 <MPU9250_Init+0x478>)
 8105cd0:	9212      	str	r2, [sp, #72]	; 0x48
 8105cd2:	2207      	movs	r2, #7
 8105cd4:	9211      	str	r2, [sp, #68]	; 0x44
 8105cd6:	9310      	str	r3, [sp, #64]	; 0x40
 8105cd8:	466d      	mov	r5, sp
 8105cda:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105cde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ce0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ce2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105cee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105cf2:	f107 0318 	add.w	r3, r7, #24
 8105cf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105cf8:	f7ff fd06 	bl	8105708 <readAK8963Registers>

	// successful init, return 0
	return 0;
 8105cfc:	2300      	movs	r3, #0
}
 8105cfe:	4618      	mov	r0, r3
 8105d00:	3708      	adds	r7, #8
 8105d02:	46bd      	mov	sp, r7
 8105d04:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8105d08:	b004      	add	sp, #16
 8105d0a:	4770      	bx	lr
 8105d0c:	100002d4 	.word	0x100002d4
 8105d10:	100002bc 	.word	0x100002bc

08105d14 <MPU9250_GetData>:
	writeRegister(mpuToInit, SMPDIV, srd);
}

/* read the data, each argiment should point to a array for x, y, and x */
void MPU9250_GetData(tMPU9250 mpuToInit, int16_t* AccData, int16_t* MagData, int16_t* GyroData)
{
 8105d14:	b084      	sub	sp, #16
 8105d16:	b5b0      	push	{r4, r5, r7, lr}
 8105d18:	b096      	sub	sp, #88	; 0x58
 8105d1a:	af14      	add	r7, sp, #80	; 0x50
 8105d1c:	f107 0418 	add.w	r4, r7, #24
 8105d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// grab the data from the MPU9250
	readRegisters(mpuToInit, ACCEL_OUT, 21, _buffer);
 8105d24:	233b      	movs	r3, #59	; 0x3b
 8105d26:	4a6d      	ldr	r2, [pc, #436]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d28:	9212      	str	r2, [sp, #72]	; 0x48
 8105d2a:	2215      	movs	r2, #21
 8105d2c:	9211      	str	r2, [sp, #68]	; 0x44
 8105d2e:	9310      	str	r3, [sp, #64]	; 0x40
 8105d30:	466d      	mov	r5, sp
 8105d32:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8105d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105d3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105d3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105d40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105d42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8105d46:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8105d4a:	f107 0318 	add.w	r3, r7, #24
 8105d4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105d50:	f7ff fc4e 	bl	81055f0 <readRegisters>

	// combine into 16 bit values
	AccData[0] = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 8105d54:	4b61      	ldr	r3, [pc, #388]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d56:	781b      	ldrb	r3, [r3, #0]
 8105d58:	021b      	lsls	r3, r3, #8
 8105d5a:	b21a      	sxth	r2, r3
 8105d5c:	4b5f      	ldr	r3, [pc, #380]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d5e:	785b      	ldrb	r3, [r3, #1]
 8105d60:	b21b      	sxth	r3, r3
 8105d62:	4313      	orrs	r3, r2
 8105d64:	b21a      	sxth	r2, r3
 8105d66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8105d68:	801a      	strh	r2, [r3, #0]
	AccData[1] = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 8105d6a:	4b5c      	ldr	r3, [pc, #368]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d6c:	789b      	ldrb	r3, [r3, #2]
 8105d6e:	021b      	lsls	r3, r3, #8
 8105d70:	b219      	sxth	r1, r3
 8105d72:	4b5a      	ldr	r3, [pc, #360]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d74:	78db      	ldrb	r3, [r3, #3]
 8105d76:	b21a      	sxth	r2, r3
 8105d78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8105d7a:	3302      	adds	r3, #2
 8105d7c:	430a      	orrs	r2, r1
 8105d7e:	b212      	sxth	r2, r2
 8105d80:	801a      	strh	r2, [r3, #0]
	AccData[2] = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 8105d82:	4b56      	ldr	r3, [pc, #344]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d84:	791b      	ldrb	r3, [r3, #4]
 8105d86:	021b      	lsls	r3, r3, #8
 8105d88:	b219      	sxth	r1, r3
 8105d8a:	4b54      	ldr	r3, [pc, #336]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d8c:	795b      	ldrb	r3, [r3, #5]
 8105d8e:	b21a      	sxth	r2, r3
 8105d90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8105d92:	3304      	adds	r3, #4
 8105d94:	430a      	orrs	r2, r1
 8105d96:	b212      	sxth	r2, r2
 8105d98:	801a      	strh	r2, [r3, #0]
	GyroData[0] = (((int16_t)_buffer[8]) << 8) | _buffer[9];
 8105d9a:	4b50      	ldr	r3, [pc, #320]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105d9c:	7a1b      	ldrb	r3, [r3, #8]
 8105d9e:	021b      	lsls	r3, r3, #8
 8105da0:	b21a      	sxth	r2, r3
 8105da2:	4b4e      	ldr	r3, [pc, #312]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105da4:	7a5b      	ldrb	r3, [r3, #9]
 8105da6:	b21b      	sxth	r3, r3
 8105da8:	4313      	orrs	r3, r2
 8105daa:	b21a      	sxth	r2, r3
 8105dac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8105dae:	801a      	strh	r2, [r3, #0]
	GyroData[1] = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 8105db0:	4b4a      	ldr	r3, [pc, #296]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105db2:	7a9b      	ldrb	r3, [r3, #10]
 8105db4:	021b      	lsls	r3, r3, #8
 8105db6:	b219      	sxth	r1, r3
 8105db8:	4b48      	ldr	r3, [pc, #288]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105dba:	7adb      	ldrb	r3, [r3, #11]
 8105dbc:	b21a      	sxth	r2, r3
 8105dbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8105dc0:	3302      	adds	r3, #2
 8105dc2:	430a      	orrs	r2, r1
 8105dc4:	b212      	sxth	r2, r2
 8105dc6:	801a      	strh	r2, [r3, #0]
	GyroData[2] = (((int16_t)_buffer[12]) << 8) | _buffer[13];
 8105dc8:	4b44      	ldr	r3, [pc, #272]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105dca:	7b1b      	ldrb	r3, [r3, #12]
 8105dcc:	021b      	lsls	r3, r3, #8
 8105dce:	b219      	sxth	r1, r3
 8105dd0:	4b42      	ldr	r3, [pc, #264]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105dd2:	7b5b      	ldrb	r3, [r3, #13]
 8105dd4:	b21a      	sxth	r2, r3
 8105dd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8105dd8:	3304      	adds	r3, #4
 8105dda:	430a      	orrs	r2, r1
 8105ddc:	b212      	sxth	r2, r2
 8105dde:	801a      	strh	r2, [r3, #0]

	int16_t magx = (((int16_t)_buffer[15]) << 8) | _buffer[14];
 8105de0:	4b3e      	ldr	r3, [pc, #248]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105de2:	7bdb      	ldrb	r3, [r3, #15]
 8105de4:	021b      	lsls	r3, r3, #8
 8105de6:	b21a      	sxth	r2, r3
 8105de8:	4b3c      	ldr	r3, [pc, #240]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105dea:	7b9b      	ldrb	r3, [r3, #14]
 8105dec:	b21b      	sxth	r3, r3
 8105dee:	4313      	orrs	r3, r2
 8105df0:	80fb      	strh	r3, [r7, #6]
	int16_t magy = (((int16_t)_buffer[17]) << 8) | _buffer[16];
 8105df2:	4b3a      	ldr	r3, [pc, #232]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105df4:	7c5b      	ldrb	r3, [r3, #17]
 8105df6:	021b      	lsls	r3, r3, #8
 8105df8:	b21a      	sxth	r2, r3
 8105dfa:	4b38      	ldr	r3, [pc, #224]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105dfc:	7c1b      	ldrb	r3, [r3, #16]
 8105dfe:	b21b      	sxth	r3, r3
 8105e00:	4313      	orrs	r3, r2
 8105e02:	80bb      	strh	r3, [r7, #4]
	int16_t magz = (((int16_t)_buffer[19]) << 8) | _buffer[18];
 8105e04:	4b35      	ldr	r3, [pc, #212]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105e06:	7cdb      	ldrb	r3, [r3, #19]
 8105e08:	021b      	lsls	r3, r3, #8
 8105e0a:	b21a      	sxth	r2, r3
 8105e0c:	4b33      	ldr	r3, [pc, #204]	; (8105edc <MPU9250_GetData+0x1c8>)
 8105e0e:	7c9b      	ldrb	r3, [r3, #18]
 8105e10:	b21b      	sxth	r3, r3
 8105e12:	4313      	orrs	r3, r2
 8105e14:	807b      	strh	r3, [r7, #2]

	MagData[0] = (int16_t)((float)magx * ((float)(_mag_adjust[0] - 128) / 256.0f + 1.0f));
 8105e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8105e1a:	ee07 3a90 	vmov	s15, r3
 8105e1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8105e22:	4b2f      	ldr	r3, [pc, #188]	; (8105ee0 <MPU9250_GetData+0x1cc>)
 8105e24:	781b      	ldrb	r3, [r3, #0]
 8105e26:	3b80      	subs	r3, #128	; 0x80
 8105e28:	ee07 3a90 	vmov	s15, r3
 8105e2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8105e30:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8105ee4 <MPU9250_GetData+0x1d0>
 8105e34:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8105e38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8105e48:	ee17 3a90 	vmov	r3, s15
 8105e4c:	b21a      	sxth	r2, r3
 8105e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8105e50:	801a      	strh	r2, [r3, #0]
	MagData[1] = (int16_t)((float)magy * ((float)(_mag_adjust[1] - 128) / 256.0f + 1.0f));
 8105e52:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8105e56:	ee07 3a90 	vmov	s15, r3
 8105e5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8105e5e:	4b20      	ldr	r3, [pc, #128]	; (8105ee0 <MPU9250_GetData+0x1cc>)
 8105e60:	785b      	ldrb	r3, [r3, #1]
 8105e62:	3b80      	subs	r3, #128	; 0x80
 8105e64:	ee07 3a90 	vmov	s15, r3
 8105e68:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8105e6c:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8105ee4 <MPU9250_GetData+0x1d0>
 8105e70:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8105e74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8105e82:	3302      	adds	r3, #2
 8105e84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8105e88:	ee17 2a90 	vmov	r2, s15
 8105e8c:	b212      	sxth	r2, r2
 8105e8e:	801a      	strh	r2, [r3, #0]
	MagData[2] = (int16_t)((float)magz * ((float)(_mag_adjust[2] - 128) / 256.0f + 1.0f));
 8105e90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8105e94:	ee07 3a90 	vmov	s15, r3
 8105e98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8105e9c:	4b10      	ldr	r3, [pc, #64]	; (8105ee0 <MPU9250_GetData+0x1cc>)
 8105e9e:	789b      	ldrb	r3, [r3, #2]
 8105ea0:	3b80      	subs	r3, #128	; 0x80
 8105ea2:	ee07 3a90 	vmov	s15, r3
 8105ea6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8105eaa:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 8105ee4 <MPU9250_GetData+0x1d0>
 8105eae:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8105eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8105ec0:	3304      	adds	r3, #4
 8105ec2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8105ec6:	ee17 2a90 	vmov	r2, s15
 8105eca:	b212      	sxth	r2, r2
 8105ecc:	801a      	strh	r2, [r3, #0]
}
 8105ece:	bf00      	nop
 8105ed0:	3708      	adds	r7, #8
 8105ed2:	46bd      	mov	sp, r7
 8105ed4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8105ed8:	b004      	add	sp, #16
 8105eda:	4770      	bx	lr
 8105edc:	100002bc 	.word	0x100002bc
 8105ee0:	100002d4 	.word	0x100002d4
 8105ee4:	43800000 	.word	0x43800000

08105ee8 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
 8105ee8:	b480      	push	{r7}
 8105eea:	b083      	sub	sp, #12
 8105eec:	af00      	add	r7, sp, #0
 8105eee:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8105ef0:	687b      	ldr	r3, [r7, #4]
 8105ef2:	687a      	ldr	r2, [r7, #4]
 8105ef4:	605a      	str	r2, [r3, #4]
 8105ef6:	687b      	ldr	r3, [r7, #4]
 8105ef8:	685a      	ldr	r2, [r3, #4]
 8105efa:	687b      	ldr	r3, [r7, #4]
 8105efc:	601a      	str	r2, [r3, #0]
}
 8105efe:	bf00      	nop
 8105f00:	370c      	adds	r7, #12
 8105f02:	46bd      	mov	sp, r7
 8105f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f08:	4770      	bx	lr

08105f0a <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
 8105f0a:	b480      	push	{r7}
 8105f0c:	b083      	sub	sp, #12
 8105f0e:	af00      	add	r7, sp, #0
 8105f10:	6078      	str	r0, [r7, #4]
 8105f12:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8105f14:	687b      	ldr	r3, [r7, #4]
 8105f16:	685a      	ldr	r2, [r3, #4]
 8105f18:	683b      	ldr	r3, [r7, #0]
 8105f1a:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 8105f1c:	683b      	ldr	r3, [r7, #0]
 8105f1e:	687a      	ldr	r2, [r7, #4]
 8105f20:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 8105f22:	683b      	ldr	r3, [r7, #0]
 8105f24:	681b      	ldr	r3, [r3, #0]
 8105f26:	683a      	ldr	r2, [r7, #0]
 8105f28:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 8105f2a:	683b      	ldr	r3, [r7, #0]
 8105f2c:	685b      	ldr	r3, [r3, #4]
 8105f2e:	683a      	ldr	r2, [r7, #0]
 8105f30:	601a      	str	r2, [r3, #0]
}
 8105f32:	bf00      	nop
 8105f34:	370c      	adds	r7, #12
 8105f36:	46bd      	mov	sp, r7
 8105f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f3c:	4770      	bx	lr

08105f3e <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
 8105f3e:	b580      	push	{r7, lr}
 8105f40:	b082      	sub	sp, #8
 8105f42:	af00      	add	r7, sp, #0
 8105f44:	6078      	str	r0, [r7, #4]
 8105f46:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 8105f48:	6839      	ldr	r1, [r7, #0]
 8105f4a:	6878      	ldr	r0, [r7, #4]
 8105f4c:	f7ff ffdd 	bl	8105f0a <metal_list_add_before>
}
 8105f50:	bf00      	nop
 8105f52:	3708      	adds	r7, #8
 8105f54:	46bd      	mov	sp, r7
 8105f56:	bd80      	pop	{r7, pc}

08105f58 <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
 8105f58:	b580      	push	{r7, lr}
 8105f5a:	b082      	sub	sp, #8
 8105f5c:	af00      	add	r7, sp, #0
 8105f5e:	6078      	str	r0, [r7, #4]
 8105f60:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
 8105f62:	6839      	ldr	r1, [r7, #0]
 8105f64:	6878      	ldr	r0, [r7, #4]
 8105f66:	f001 fdb9 	bl	8107adc <metal_machine_cache_flush>
}
 8105f6a:	bf00      	nop
 8105f6c:	3708      	adds	r7, #8
 8105f6e:	46bd      	mov	sp, r7
 8105f70:	bd80      	pop	{r7, pc}

08105f72 <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
 8105f72:	b580      	push	{r7, lr}
 8105f74:	b082      	sub	sp, #8
 8105f76:	af00      	add	r7, sp, #0
 8105f78:	6078      	str	r0, [r7, #4]
 8105f7a:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 8105f7c:	6839      	ldr	r1, [r7, #0]
 8105f7e:	6878      	ldr	r0, [r7, #4]
 8105f80:	f001 fdb7 	bl	8107af2 <metal_machine_cache_invalidate>
}
 8105f84:	bf00      	nop
 8105f86:	3708      	adds	r7, #8
 8105f88:	46bd      	mov	sp, r7
 8105f8a:	bd80      	pop	{r7, pc}

08105f8c <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
 8105f8c:	b580      	push	{r7, lr}
 8105f8e:	b082      	sub	sp, #8
 8105f90:	af00      	add	r7, sp, #0
 8105f92:	6078      	str	r0, [r7, #4]
 8105f94:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
 8105f96:	6839      	ldr	r1, [r7, #0]
 8105f98:	6878      	ldr	r0, [r7, #4]
 8105f9a:	f7ff ffdd 	bl	8105f58 <__metal_cache_flush>
}
 8105f9e:	bf00      	nop
 8105fa0:	3708      	adds	r7, #8
 8105fa2:	46bd      	mov	sp, r7
 8105fa4:	bd80      	pop	{r7, pc}

08105fa6 <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
 8105fa6:	b580      	push	{r7, lr}
 8105fa8:	b082      	sub	sp, #8
 8105faa:	af00      	add	r7, sp, #0
 8105fac:	6078      	str	r0, [r7, #4]
 8105fae:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8105fb0:	6839      	ldr	r1, [r7, #0]
 8105fb2:	6878      	ldr	r0, [r7, #4]
 8105fb4:	f7ff ffdd 	bl	8105f72 <__metal_cache_invalidate>
}
 8105fb8:	bf00      	nop
 8105fba:	3708      	adds	r7, #8
 8105fbc:	46bd      	mov	sp, r7
 8105fbe:	bd80      	pop	{r7, pc}

08105fc0 <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
 8105fc0:	b580      	push	{r7, lr}
 8105fc2:	b082      	sub	sp, #8
 8105fc4:	af00      	add	r7, sp, #0
 8105fc6:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
 8105fc8:	687b      	ldr	r3, [r7, #4]
 8105fca:	2b00      	cmp	r3, #0
 8105fcc:	d008      	beq.n	8105fe0 <metal_bus_register+0x20>
 8105fce:	687b      	ldr	r3, [r7, #4]
 8105fd0:	681b      	ldr	r3, [r3, #0]
 8105fd2:	2b00      	cmp	r3, #0
 8105fd4:	d004      	beq.n	8105fe0 <metal_bus_register+0x20>
 8105fd6:	687b      	ldr	r3, [r7, #4]
 8105fd8:	681b      	ldr	r3, [r3, #0]
 8105fda:	781b      	ldrb	r3, [r3, #0]
 8105fdc:	2b00      	cmp	r3, #0
 8105fde:	d102      	bne.n	8105fe6 <metal_bus_register+0x26>
		return -EINVAL;
 8105fe0:	f06f 0315 	mvn.w	r3, #21
 8105fe4:	e026      	b.n	8106034 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
 8105fe6:	687b      	ldr	r3, [r7, #4]
 8105fe8:	681b      	ldr	r3, [r3, #0]
 8105fea:	2100      	movs	r1, #0
 8105fec:	4618      	mov	r0, r3
 8105fee:	f000 f82b 	bl	8106048 <metal_bus_find>
 8105ff2:	4603      	mov	r3, r0
 8105ff4:	2b00      	cmp	r3, #0
 8105ff6:	d102      	bne.n	8105ffe <metal_bus_register+0x3e>
		return -EEXIST;
 8105ff8:	f06f 0310 	mvn.w	r3, #16
 8105ffc:	e01a      	b.n	8106034 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
 8105ffe:	687b      	ldr	r3, [r7, #4]
 8106000:	331c      	adds	r3, #28
 8106002:	4618      	mov	r0, r3
 8106004:	f7ff ff70 	bl	8105ee8 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
 8106008:	687b      	ldr	r3, [r7, #4]
 810600a:	3324      	adds	r3, #36	; 0x24
 810600c:	4619      	mov	r1, r3
 810600e:	480b      	ldr	r0, [pc, #44]	; (810603c <metal_bus_register+0x7c>)
 8106010:	f7ff ff95 	bl	8105f3e <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
 8106014:	4b0a      	ldr	r3, [pc, #40]	; (8106040 <metal_bus_register+0x80>)
 8106016:	781b      	ldrb	r3, [r3, #0]
 8106018:	2b06      	cmp	r3, #6
 810601a:	d90a      	bls.n	8106032 <metal_bus_register+0x72>
 810601c:	4b08      	ldr	r3, [pc, #32]	; (8106040 <metal_bus_register+0x80>)
 810601e:	685b      	ldr	r3, [r3, #4]
 8106020:	2b00      	cmp	r3, #0
 8106022:	d006      	beq.n	8106032 <metal_bus_register+0x72>
 8106024:	4b06      	ldr	r3, [pc, #24]	; (8106040 <metal_bus_register+0x80>)
 8106026:	685b      	ldr	r3, [r3, #4]
 8106028:	687a      	ldr	r2, [r7, #4]
 810602a:	6812      	ldr	r2, [r2, #0]
 810602c:	4905      	ldr	r1, [pc, #20]	; (8106044 <metal_bus_register+0x84>)
 810602e:	2007      	movs	r0, #7
 8106030:	4798      	blx	r3
	return 0;
 8106032:	2300      	movs	r3, #0
}
 8106034:	4618      	mov	r0, r3
 8106036:	3708      	adds	r7, #8
 8106038:	46bd      	mov	sp, r7
 810603a:	bd80      	pop	{r7, pc}
 810603c:	100005dc 	.word	0x100005dc
 8106040:	100005d4 	.word	0x100005d4
 8106044:	0810edf8 	.word	0x0810edf8

08106048 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
 8106048:	b580      	push	{r7, lr}
 810604a:	b084      	sub	sp, #16
 810604c:	af00      	add	r7, sp, #0
 810604e:	6078      	str	r0, [r7, #4]
 8106050:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
 8106052:	4b13      	ldr	r3, [pc, #76]	; (81060a0 <metal_bus_find+0x58>)
 8106054:	689b      	ldr	r3, [r3, #8]
 8106056:	60fb      	str	r3, [r7, #12]
 8106058:	e017      	b.n	810608a <metal_bus_find+0x42>
		bus = metal_container_of(node, struct metal_bus, node);
 810605a:	68fb      	ldr	r3, [r7, #12]
 810605c:	3b24      	subs	r3, #36	; 0x24
 810605e:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) != 0)
 8106060:	68bb      	ldr	r3, [r7, #8]
 8106062:	681b      	ldr	r3, [r3, #0]
 8106064:	6879      	ldr	r1, [r7, #4]
 8106066:	4618      	mov	r0, r3
 8106068:	f7fa f93a 	bl	81002e0 <strcmp>
 810606c:	4603      	mov	r3, r0
 810606e:	2b00      	cmp	r3, #0
 8106070:	d003      	beq.n	810607a <metal_bus_find+0x32>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8106072:	68fb      	ldr	r3, [r7, #12]
 8106074:	681b      	ldr	r3, [r3, #0]
 8106076:	60fb      	str	r3, [r7, #12]
 8106078:	e007      	b.n	810608a <metal_bus_find+0x42>
			continue;
		if (result)
 810607a:	683b      	ldr	r3, [r7, #0]
 810607c:	2b00      	cmp	r3, #0
 810607e:	d002      	beq.n	8106086 <metal_bus_find+0x3e>
			*result = bus;
 8106080:	683b      	ldr	r3, [r7, #0]
 8106082:	68ba      	ldr	r2, [r7, #8]
 8106084:	601a      	str	r2, [r3, #0]
		return 0;
 8106086:	2300      	movs	r3, #0
 8106088:	e005      	b.n	8106096 <metal_bus_find+0x4e>
	metal_list_for_each(&_metal.common.bus_list, node) {
 810608a:	68fb      	ldr	r3, [r7, #12]
 810608c:	4a05      	ldr	r2, [pc, #20]	; (81060a4 <metal_bus_find+0x5c>)
 810608e:	4293      	cmp	r3, r2
 8106090:	d1e3      	bne.n	810605a <metal_bus_find+0x12>
	}
	return -ENOENT;
 8106092:	f06f 0301 	mvn.w	r3, #1
}
 8106096:	4618      	mov	r0, r3
 8106098:	3710      	adds	r7, #16
 810609a:	46bd      	mov	sp, r7
 810609c:	bd80      	pop	{r7, pc}
 810609e:	bf00      	nop
 81060a0:	100005d4 	.word	0x100005d4
 81060a4:	100005dc 	.word	0x100005dc

081060a8 <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
 81060a8:	b580      	push	{r7, lr}
 81060aa:	b086      	sub	sp, #24
 81060ac:	af00      	add	r7, sp, #0
 81060ae:	60f8      	str	r0, [r7, #12]
 81060b0:	60b9      	str	r1, [r7, #8]
 81060b2:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
 81060b4:	68fb      	ldr	r3, [r7, #12]
 81060b6:	2b00      	cmp	r3, #0
 81060b8:	d00d      	beq.n	81060d6 <metal_device_open+0x2e>
 81060ba:	68fb      	ldr	r3, [r7, #12]
 81060bc:	781b      	ldrb	r3, [r3, #0]
 81060be:	2b00      	cmp	r3, #0
 81060c0:	d009      	beq.n	81060d6 <metal_device_open+0x2e>
 81060c2:	68bb      	ldr	r3, [r7, #8]
 81060c4:	2b00      	cmp	r3, #0
 81060c6:	d006      	beq.n	81060d6 <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
 81060c8:	68bb      	ldr	r3, [r7, #8]
 81060ca:	781b      	ldrb	r3, [r3, #0]
 81060cc:	2b00      	cmp	r3, #0
 81060ce:	d002      	beq.n	81060d6 <metal_device_open+0x2e>
 81060d0:	687b      	ldr	r3, [r7, #4]
 81060d2:	2b00      	cmp	r3, #0
 81060d4:	d102      	bne.n	81060dc <metal_device_open+0x34>
	    !device)
		return -EINVAL;
 81060d6:	f06f 0315 	mvn.w	r3, #21
 81060da:	e01f      	b.n	810611c <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
 81060dc:	f107 0310 	add.w	r3, r7, #16
 81060e0:	4619      	mov	r1, r3
 81060e2:	68f8      	ldr	r0, [r7, #12]
 81060e4:	f7ff ffb0 	bl	8106048 <metal_bus_find>
 81060e8:	6178      	str	r0, [r7, #20]
	if (error)
 81060ea:	697b      	ldr	r3, [r7, #20]
 81060ec:	2b00      	cmp	r3, #0
 81060ee:	d001      	beq.n	81060f4 <metal_device_open+0x4c>
		return error;
 81060f0:	697b      	ldr	r3, [r7, #20]
 81060f2:	e013      	b.n	810611c <metal_device_open+0x74>

	if (!bus->ops.dev_open)
 81060f4:	693b      	ldr	r3, [r7, #16]
 81060f6:	689b      	ldr	r3, [r3, #8]
 81060f8:	2b00      	cmp	r3, #0
 81060fa:	d102      	bne.n	8106102 <metal_device_open+0x5a>
		return -ENODEV;
 81060fc:	f06f 0312 	mvn.w	r3, #18
 8106100:	e00c      	b.n	810611c <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
 8106102:	693b      	ldr	r3, [r7, #16]
 8106104:	689b      	ldr	r3, [r3, #8]
 8106106:	6938      	ldr	r0, [r7, #16]
 8106108:	687a      	ldr	r2, [r7, #4]
 810610a:	68b9      	ldr	r1, [r7, #8]
 810610c:	4798      	blx	r3
 810610e:	6178      	str	r0, [r7, #20]
	if (error)
 8106110:	697b      	ldr	r3, [r7, #20]
 8106112:	2b00      	cmp	r3, #0
 8106114:	d001      	beq.n	810611a <metal_device_open+0x72>
		return error;
 8106116:	697b      	ldr	r3, [r7, #20]
 8106118:	e000      	b.n	810611c <metal_device_open+0x74>

	return 0;
 810611a:	2300      	movs	r3, #0
}
 810611c:	4618      	mov	r0, r3
 810611e:	3718      	adds	r7, #24
 8106120:	46bd      	mov	sp, r7
 8106122:	bd80      	pop	{r7, pc}

08106124 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
 8106124:	b580      	push	{r7, lr}
 8106126:	b082      	sub	sp, #8
 8106128:	af00      	add	r7, sp, #0
 810612a:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
 810612c:	687b      	ldr	r3, [r7, #4]
 810612e:	681b      	ldr	r3, [r3, #0]
 8106130:	2b00      	cmp	r3, #0
 8106132:	d008      	beq.n	8106146 <metal_register_generic_device+0x22>
 8106134:	687b      	ldr	r3, [r7, #4]
 8106136:	681b      	ldr	r3, [r3, #0]
 8106138:	781b      	ldrb	r3, [r3, #0]
 810613a:	2b00      	cmp	r3, #0
 810613c:	d003      	beq.n	8106146 <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
 810613e:	687b      	ldr	r3, [r7, #4]
 8106140:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
 8106142:	2b02      	cmp	r3, #2
 8106144:	d902      	bls.n	810614c <metal_register_generic_device+0x28>
		return -EINVAL;
 8106146:	f06f 0315 	mvn.w	r3, #21
 810614a:	e009      	b.n	8106160 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
 810614c:	687b      	ldr	r3, [r7, #4]
 810614e:	4a06      	ldr	r2, [pc, #24]	; (8106168 <metal_register_generic_device+0x44>)
 8106150:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
 8106152:	687b      	ldr	r3, [r7, #4]
 8106154:	336c      	adds	r3, #108	; 0x6c
 8106156:	4619      	mov	r1, r3
 8106158:	4804      	ldr	r0, [pc, #16]	; (810616c <metal_register_generic_device+0x48>)
 810615a:	f7ff fef0 	bl	8105f3e <metal_list_add_tail>
			    &device->node);
	return 0;
 810615e:	2300      	movs	r3, #0
}
 8106160:	4618      	mov	r0, r3
 8106162:	3708      	adds	r7, #8
 8106164:	46bd      	mov	sp, r7
 8106166:	bd80      	pop	{r7, pc}
 8106168:	10000010 	.word	0x10000010
 810616c:	100005ec 	.word	0x100005ec

08106170 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
 8106170:	b580      	push	{r7, lr}
 8106172:	b086      	sub	sp, #24
 8106174:	af00      	add	r7, sp, #0
 8106176:	60f8      	str	r0, [r7, #12]
 8106178:	60b9      	str	r1, [r7, #8]
 810617a:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
 810617c:	4b12      	ldr	r3, [pc, #72]	; (81061c8 <metal_generic_dev_open+0x58>)
 810617e:	699b      	ldr	r3, [r3, #24]
 8106180:	617b      	str	r3, [r7, #20]
 8106182:	e017      	b.n	81061b4 <metal_generic_dev_open+0x44>
		dev = metal_container_of(node, struct metal_device, node);
 8106184:	697b      	ldr	r3, [r7, #20]
 8106186:	3b6c      	subs	r3, #108	; 0x6c
 8106188:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) != 0)
 810618a:	693b      	ldr	r3, [r7, #16]
 810618c:	681b      	ldr	r3, [r3, #0]
 810618e:	68b9      	ldr	r1, [r7, #8]
 8106190:	4618      	mov	r0, r3
 8106192:	f7fa f8a5 	bl	81002e0 <strcmp>
 8106196:	4603      	mov	r3, r0
 8106198:	2b00      	cmp	r3, #0
 810619a:	d003      	beq.n	81061a4 <metal_generic_dev_open+0x34>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 810619c:	697b      	ldr	r3, [r7, #20]
 810619e:	681b      	ldr	r3, [r3, #0]
 81061a0:	617b      	str	r3, [r7, #20]
 81061a2:	e007      	b.n	81061b4 <metal_generic_dev_open+0x44>
			continue;
		*device = dev;
 81061a4:	687b      	ldr	r3, [r7, #4]
 81061a6:	693a      	ldr	r2, [r7, #16]
 81061a8:	601a      	str	r2, [r3, #0]
		return metal_generic_dev_sys_open(dev);
 81061aa:	6938      	ldr	r0, [r7, #16]
 81061ac:	f000 f88c 	bl	81062c8 <metal_generic_dev_sys_open>
 81061b0:	4603      	mov	r3, r0
 81061b2:	e005      	b.n	81061c0 <metal_generic_dev_open+0x50>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 81061b4:	697b      	ldr	r3, [r7, #20]
 81061b6:	4a05      	ldr	r2, [pc, #20]	; (81061cc <metal_generic_dev_open+0x5c>)
 81061b8:	4293      	cmp	r3, r2
 81061ba:	d1e3      	bne.n	8106184 <metal_generic_dev_open+0x14>
	}

	return -ENODEV;
 81061bc:	f06f 0312 	mvn.w	r3, #18
}
 81061c0:	4618      	mov	r0, r3
 81061c2:	3718      	adds	r7, #24
 81061c4:	46bd      	mov	sp, r7
 81061c6:	bd80      	pop	{r7, pc}
 81061c8:	100005d4 	.word	0x100005d4
 81061cc:	100005ec 	.word	0x100005ec

081061d0 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
 81061d0:	b580      	push	{r7, lr}
 81061d2:	b086      	sub	sp, #24
 81061d4:	af00      	add	r7, sp, #0
 81061d6:	60f8      	str	r0, [r7, #12]
 81061d8:	60b9      	str	r1, [r7, #8]
 81061da:	607a      	str	r2, [r7, #4]
 81061dc:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	int i;

	if (sg_out != sg_in)
 81061de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81061e0:	683b      	ldr	r3, [r7, #0]
 81061e2:	429a      	cmp	r2, r3
 81061e4:	d009      	beq.n	81061fa <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
 81061e6:	6a3a      	ldr	r2, [r7, #32]
 81061e8:	4613      	mov	r3, r2
 81061ea:	005b      	lsls	r3, r3, #1
 81061ec:	4413      	add	r3, r2
 81061ee:	009b      	lsls	r3, r3, #2
 81061f0:	461a      	mov	r2, r3
 81061f2:	6839      	ldr	r1, [r7, #0]
 81061f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81061f6:	f004 f9e9 	bl	810a5cc <memcpy>
	for (i = 0; i < nents_in; i++) {
 81061fa:	2300      	movs	r3, #0
 81061fc:	617b      	str	r3, [r7, #20]
 81061fe:	e02f      	b.n	8106260 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
 8106200:	687b      	ldr	r3, [r7, #4]
 8106202:	2b02      	cmp	r3, #2
 8106204:	d114      	bne.n	8106230 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
 8106206:	697a      	ldr	r2, [r7, #20]
 8106208:	4613      	mov	r3, r2
 810620a:	005b      	lsls	r3, r3, #1
 810620c:	4413      	add	r3, r2
 810620e:	009b      	lsls	r3, r3, #2
 8106210:	461a      	mov	r2, r3
 8106212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106214:	4413      	add	r3, r2
 8106216:	6818      	ldr	r0, [r3, #0]
 8106218:	697a      	ldr	r2, [r7, #20]
 810621a:	4613      	mov	r3, r2
 810621c:	005b      	lsls	r3, r3, #1
 810621e:	4413      	add	r3, r2
 8106220:	009b      	lsls	r3, r3, #2
 8106222:	461a      	mov	r2, r3
 8106224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106226:	4413      	add	r3, r2
 8106228:	689b      	ldr	r3, [r3, #8]
 810622a:	4619      	mov	r1, r3
 810622c:	f7ff feae 	bl	8105f8c <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
 8106230:	697a      	ldr	r2, [r7, #20]
 8106232:	4613      	mov	r3, r2
 8106234:	005b      	lsls	r3, r3, #1
 8106236:	4413      	add	r3, r2
 8106238:	009b      	lsls	r3, r3, #2
 810623a:	461a      	mov	r2, r3
 810623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810623e:	4413      	add	r3, r2
 8106240:	6818      	ldr	r0, [r3, #0]
 8106242:	697a      	ldr	r2, [r7, #20]
 8106244:	4613      	mov	r3, r2
 8106246:	005b      	lsls	r3, r3, #1
 8106248:	4413      	add	r3, r2
 810624a:	009b      	lsls	r3, r3, #2
 810624c:	461a      	mov	r2, r3
 810624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106250:	4413      	add	r3, r2
 8106252:	689b      	ldr	r3, [r3, #8]
 8106254:	4619      	mov	r1, r3
 8106256:	f7ff fea6 	bl	8105fa6 <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
 810625a:	697b      	ldr	r3, [r7, #20]
 810625c:	3301      	adds	r3, #1
 810625e:	617b      	str	r3, [r7, #20]
 8106260:	697a      	ldr	r2, [r7, #20]
 8106262:	6a3b      	ldr	r3, [r7, #32]
 8106264:	429a      	cmp	r2, r3
 8106266:	dbcb      	blt.n	8106200 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
 8106268:	6a3b      	ldr	r3, [r7, #32]
}
 810626a:	4618      	mov	r0, r3
 810626c:	3718      	adds	r7, #24
 810626e:	46bd      	mov	sp, r7
 8106270:	bd80      	pop	{r7, pc}

08106272 <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
 8106272:	b580      	push	{r7, lr}
 8106274:	b086      	sub	sp, #24
 8106276:	af00      	add	r7, sp, #0
 8106278:	60f8      	str	r0, [r7, #12]
 810627a:	60b9      	str	r1, [r7, #8]
 810627c:	607a      	str	r2, [r7, #4]
 810627e:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	(void)dir;
	int i;

	for (i = 0; i < nents; i++) {
 8106280:	2300      	movs	r3, #0
 8106282:	617b      	str	r3, [r7, #20]
 8106284:	e017      	b.n	81062b6 <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
 8106286:	697a      	ldr	r2, [r7, #20]
 8106288:	4613      	mov	r3, r2
 810628a:	005b      	lsls	r3, r3, #1
 810628c:	4413      	add	r3, r2
 810628e:	009b      	lsls	r3, r3, #2
 8106290:	461a      	mov	r2, r3
 8106292:	683b      	ldr	r3, [r7, #0]
 8106294:	4413      	add	r3, r2
 8106296:	6818      	ldr	r0, [r3, #0]
 8106298:	697a      	ldr	r2, [r7, #20]
 810629a:	4613      	mov	r3, r2
 810629c:	005b      	lsls	r3, r3, #1
 810629e:	4413      	add	r3, r2
 81062a0:	009b      	lsls	r3, r3, #2
 81062a2:	461a      	mov	r2, r3
 81062a4:	683b      	ldr	r3, [r7, #0]
 81062a6:	4413      	add	r3, r2
 81062a8:	689b      	ldr	r3, [r3, #8]
 81062aa:	4619      	mov	r1, r3
 81062ac:	f7ff fe7b 	bl	8105fa6 <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
 81062b0:	697b      	ldr	r3, [r7, #20]
 81062b2:	3301      	adds	r3, #1
 81062b4:	617b      	str	r3, [r7, #20]
 81062b6:	697a      	ldr	r2, [r7, #20]
 81062b8:	6a3b      	ldr	r3, [r7, #32]
 81062ba:	429a      	cmp	r2, r3
 81062bc:	dbe3      	blt.n	8106286 <metal_generic_dev_dma_unmap+0x14>
	}
}
 81062be:	bf00      	nop
 81062c0:	bf00      	nop
 81062c2:	3718      	adds	r7, #24
 81062c4:	46bd      	mov	sp, r7
 81062c6:	bd80      	pop	{r7, pc}

081062c8 <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
 81062c8:	b580      	push	{r7, lr}
 81062ca:	b084      	sub	sp, #16
 81062cc:	af00      	add	r7, sp, #0
 81062ce:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
 81062d0:	2300      	movs	r3, #0
 81062d2:	60fb      	str	r3, [r7, #12]
 81062d4:	e013      	b.n	81062fe <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
 81062d6:	68fa      	ldr	r2, [r7, #12]
 81062d8:	4613      	mov	r3, r2
 81062da:	005b      	lsls	r3, r3, #1
 81062dc:	4413      	add	r3, r2
 81062de:	011b      	lsls	r3, r3, #4
 81062e0:	3308      	adds	r3, #8
 81062e2:	687a      	ldr	r2, [r7, #4]
 81062e4:	4413      	add	r3, r2
 81062e6:	3304      	adds	r3, #4
 81062e8:	60bb      	str	r3, [r7, #8]
		if (!io->size)
 81062ea:	68bb      	ldr	r3, [r7, #8]
 81062ec:	689b      	ldr	r3, [r3, #8]
 81062ee:	2b00      	cmp	r3, #0
 81062f0:	d00b      	beq.n	810630a <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
 81062f2:	68b8      	ldr	r0, [r7, #8]
 81062f4:	f000 f81e 	bl	8106334 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
 81062f8:	68fb      	ldr	r3, [r7, #12]
 81062fa:	3301      	adds	r3, #1
 81062fc:	60fb      	str	r3, [r7, #12]
 81062fe:	687b      	ldr	r3, [r7, #4]
 8106300:	689b      	ldr	r3, [r3, #8]
 8106302:	68fa      	ldr	r2, [r7, #12]
 8106304:	429a      	cmp	r2, r3
 8106306:	d3e6      	bcc.n	81062d6 <metal_generic_dev_sys_open+0xe>
 8106308:	e000      	b.n	810630c <metal_generic_dev_sys_open+0x44>
			break;
 810630a:	bf00      	nop
	}

	return 0;
 810630c:	2300      	movs	r3, #0
}
 810630e:	4618      	mov	r0, r3
 8106310:	3710      	adds	r7, #16
 8106312:	46bd      	mov	sp, r7
 8106314:	bd80      	pop	{r7, pc}
	...

08106318 <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
 8106318:	b580      	push	{r7, lr}
 810631a:	b082      	sub	sp, #8
 810631c:	af00      	add	r7, sp, #0
 810631e:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
 8106320:	4803      	ldr	r0, [pc, #12]	; (8106330 <metal_sys_init+0x18>)
 8106322:	f7ff fe4d 	bl	8105fc0 <metal_bus_register>
	return 0;
 8106326:	2300      	movs	r3, #0
}
 8106328:	4618      	mov	r0, r3
 810632a:	3708      	adds	r7, #8
 810632c:	46bd      	mov	sp, r7
 810632e:	bd80      	pop	{r7, pc}
 8106330:	10000010 	.word	0x10000010

08106334 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
 8106334:	b580      	push	{r7, lr}
 8106336:	b086      	sub	sp, #24
 8106338:	af00      	add	r7, sp, #0
 810633a:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = (size_t *)io->virt;
 810633c:	687b      	ldr	r3, [r7, #4]
 810633e:	681b      	ldr	r3, [r3, #0]
 8106340:	60fb      	str	r3, [r7, #12]
	psize = io->size;
 8106342:	687b      	ldr	r3, [r7, #4]
 8106344:	689b      	ldr	r3, [r3, #8]
 8106346:	613b      	str	r3, [r7, #16]
	if (psize) {
 8106348:	693b      	ldr	r3, [r7, #16]
 810634a:	2b00      	cmp	r3, #0
 810634c:	d02c      	beq.n	81063a8 <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
 810634e:	687b      	ldr	r3, [r7, #4]
 8106350:	68db      	ldr	r3, [r3, #12]
 8106352:	693a      	ldr	r2, [r7, #16]
 8106354:	fa22 f303 	lsr.w	r3, r2, r3
 8106358:	2b00      	cmp	r3, #0
 810635a:	d005      	beq.n	8106368 <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
 810635c:	687b      	ldr	r3, [r7, #4]
 810635e:	68db      	ldr	r3, [r3, #12]
 8106360:	2201      	movs	r2, #1
 8106362:	fa02 f303 	lsl.w	r3, r2, r3
 8106366:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 8106368:	2300      	movs	r3, #0
 810636a:	617b      	str	r3, [r7, #20]
 810636c:	e013      	b.n	8106396 <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
 810636e:	687b      	ldr	r3, [r7, #4]
 8106370:	685a      	ldr	r2, [r3, #4]
 8106372:	697b      	ldr	r3, [r7, #20]
 8106374:	009b      	lsls	r3, r3, #2
 8106376:	4413      	add	r3, r2
 8106378:	6819      	ldr	r1, [r3, #0]
 810637a:	687b      	ldr	r3, [r7, #4]
 810637c:	695b      	ldr	r3, [r3, #20]
 810637e:	693a      	ldr	r2, [r7, #16]
 8106380:	68f8      	ldr	r0, [r7, #12]
 8106382:	f001 fbc1 	bl	8107b08 <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
 8106386:	693b      	ldr	r3, [r7, #16]
 8106388:	009b      	lsls	r3, r3, #2
 810638a:	68fa      	ldr	r2, [r7, #12]
 810638c:	4413      	add	r3, r2
 810638e:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 8106390:	697b      	ldr	r3, [r7, #20]
 8106392:	3301      	adds	r3, #1
 8106394:	617b      	str	r3, [r7, #20]
 8106396:	687b      	ldr	r3, [r7, #4]
 8106398:	689a      	ldr	r2, [r3, #8]
 810639a:	687b      	ldr	r3, [r7, #4]
 810639c:	68db      	ldr	r3, [r3, #12]
 810639e:	fa22 f303 	lsr.w	r3, r2, r3
 81063a2:	697a      	ldr	r2, [r7, #20]
 81063a4:	429a      	cmp	r2, r3
 81063a6:	d9e2      	bls.n	810636e <metal_sys_io_mem_map+0x3a>
		}
	}
}
 81063a8:	bf00      	nop
 81063aa:	3718      	adds	r7, #24
 81063ac:	46bd      	mov	sp, r7
 81063ae:	bd80      	pop	{r7, pc}

081063b0 <metal_list_init>:
{
 81063b0:	b480      	push	{r7}
 81063b2:	b083      	sub	sp, #12
 81063b4:	af00      	add	r7, sp, #0
 81063b6:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 81063b8:	687b      	ldr	r3, [r7, #4]
 81063ba:	687a      	ldr	r2, [r7, #4]
 81063bc:	605a      	str	r2, [r3, #4]
 81063be:	687b      	ldr	r3, [r7, #4]
 81063c0:	685a      	ldr	r2, [r3, #4]
 81063c2:	687b      	ldr	r3, [r7, #4]
 81063c4:	601a      	str	r2, [r3, #0]
}
 81063c6:	bf00      	nop
 81063c8:	370c      	adds	r7, #12
 81063ca:	46bd      	mov	sp, r7
 81063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063d0:	4770      	bx	lr
	...

081063d4 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
 81063d4:	b580      	push	{r7, lr}
 81063d6:	b084      	sub	sp, #16
 81063d8:	af00      	add	r7, sp, #0
 81063da:	6078      	str	r0, [r7, #4]
	int error = 0;
 81063dc:	2300      	movs	r3, #0
 81063de:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
 81063e0:	2220      	movs	r2, #32
 81063e2:	2100      	movs	r1, #0
 81063e4:	4810      	ldr	r0, [pc, #64]	; (8106428 <metal_init+0x54>)
 81063e6:	f004 f8ff 	bl	810a5e8 <memset>

	_metal.common.log_handler   = params->log_handler;
 81063ea:	687b      	ldr	r3, [r7, #4]
 81063ec:	681b      	ldr	r3, [r3, #0]
 81063ee:	4a0e      	ldr	r2, [pc, #56]	; (8106428 <metal_init+0x54>)
 81063f0:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
 81063f2:	687b      	ldr	r3, [r7, #4]
 81063f4:	791a      	ldrb	r2, [r3, #4]
 81063f6:	4b0c      	ldr	r3, [pc, #48]	; (8106428 <metal_init+0x54>)
 81063f8:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
 81063fa:	480c      	ldr	r0, [pc, #48]	; (810642c <metal_init+0x58>)
 81063fc:	f7ff ffd8 	bl	81063b0 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
 8106400:	480b      	ldr	r0, [pc, #44]	; (8106430 <metal_init+0x5c>)
 8106402:	f7ff ffd5 	bl	81063b0 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
 8106406:	480b      	ldr	r0, [pc, #44]	; (8106434 <metal_init+0x60>)
 8106408:	f7ff ffd2 	bl	81063b0 <metal_list_init>

	error = metal_sys_init(params);
 810640c:	6878      	ldr	r0, [r7, #4]
 810640e:	f7ff ff83 	bl	8106318 <metal_sys_init>
 8106412:	60f8      	str	r0, [r7, #12]
	if (error)
 8106414:	68fb      	ldr	r3, [r7, #12]
 8106416:	2b00      	cmp	r3, #0
 8106418:	d001      	beq.n	810641e <metal_init+0x4a>
		return error;
 810641a:	68fb      	ldr	r3, [r7, #12]
 810641c:	e000      	b.n	8106420 <metal_init+0x4c>

	return error;
 810641e:	68fb      	ldr	r3, [r7, #12]
}
 8106420:	4618      	mov	r0, r3
 8106422:	3710      	adds	r7, #16
 8106424:	46bd      	mov	sp, r7
 8106426:	bd80      	pop	{r7, pc}
 8106428:	100005d4 	.word	0x100005d4
 810642c:	100005dc 	.word	0x100005dc
 8106430:	100005e4 	.word	0x100005e4
 8106434:	100005ec 	.word	0x100005ec

08106438 <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
 8106438:	b480      	push	{r7}
 810643a:	b083      	sub	sp, #12
 810643c:	af00      	add	r7, sp, #0
 810643e:	6078      	str	r0, [r7, #4]
 8106440:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106442:	687b      	ldr	r3, [r7, #4]
 8106444:	681b      	ldr	r3, [r3, #0]
		? (uint8_t *)io->virt + offset
		: NULL);
 8106446:	f1b3 3fff 	cmp.w	r3, #4294967295
 810644a:	d009      	beq.n	8106460 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 810644c:	687b      	ldr	r3, [r7, #4]
 810644e:	689b      	ldr	r3, [r3, #8]
 8106450:	683a      	ldr	r2, [r7, #0]
 8106452:	429a      	cmp	r2, r3
 8106454:	d804      	bhi.n	8106460 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 8106456:	687b      	ldr	r3, [r7, #4]
 8106458:	681a      	ldr	r2, [r3, #0]
		: NULL);
 810645a:	683b      	ldr	r3, [r7, #0]
 810645c:	4413      	add	r3, r2
 810645e:	e000      	b.n	8106462 <metal_io_virt+0x2a>
 8106460:	2300      	movs	r3, #0
}
 8106462:	4618      	mov	r0, r3
 8106464:	370c      	adds	r7, #12
 8106466:	46bd      	mov	sp, r7
 8106468:	f85d 7b04 	ldr.w	r7, [sp], #4
 810646c:	4770      	bx	lr

0810646e <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
 810646e:	b5b0      	push	{r4, r5, r7, lr}
 8106470:	b08a      	sub	sp, #40	; 0x28
 8106472:	af00      	add	r7, sp, #0
 8106474:	60f8      	str	r0, [r7, #12]
 8106476:	60b9      	str	r1, [r7, #8]
 8106478:	607a      	str	r2, [r7, #4]
 810647a:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {NULL, NULL, NULL, NULL, NULL, NULL};
 810647c:	f107 0310 	add.w	r3, r7, #16
 8106480:	2200      	movs	r2, #0
 8106482:	601a      	str	r2, [r3, #0]
 8106484:	605a      	str	r2, [r3, #4]
 8106486:	609a      	str	r2, [r3, #8]
 8106488:	60da      	str	r2, [r3, #12]
 810648a:	611a      	str	r2, [r3, #16]
 810648c:	615a      	str	r2, [r3, #20]

	io->virt = virt;
 810648e:	68fb      	ldr	r3, [r7, #12]
 8106490:	68ba      	ldr	r2, [r7, #8]
 8106492:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
 8106494:	68fb      	ldr	r3, [r7, #12]
 8106496:	687a      	ldr	r2, [r7, #4]
 8106498:	605a      	str	r2, [r3, #4]
	io->size = size;
 810649a:	68fb      	ldr	r3, [r7, #12]
 810649c:	683a      	ldr	r2, [r7, #0]
 810649e:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
 81064a0:	68fb      	ldr	r3, [r7, #12]
 81064a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81064a4:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
 81064a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064a8:	2b1f      	cmp	r3, #31
 81064aa:	d904      	bls.n	81064b6 <metal_io_init+0x48>
		/* avoid overflow */
		io->page_mask = -1UL;
 81064ac:	68fb      	ldr	r3, [r7, #12]
 81064ae:	f04f 32ff 	mov.w	r2, #4294967295
 81064b2:	611a      	str	r2, [r3, #16]
 81064b4:	e006      	b.n	81064c4 <metal_io_init+0x56>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
 81064b6:	2201      	movs	r2, #1
 81064b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064ba:	fa02 f303 	lsl.w	r3, r2, r3
 81064be:	1e5a      	subs	r2, r3, #1
 81064c0:	68fb      	ldr	r3, [r7, #12]
 81064c2:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
 81064c4:	68fb      	ldr	r3, [r7, #12]
 81064c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 81064c8:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
 81064ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81064cc:	2b00      	cmp	r3, #0
 81064ce:	d00b      	beq.n	81064e8 <metal_io_init+0x7a>
 81064d0:	68fb      	ldr	r3, [r7, #12]
 81064d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81064d4:	f103 0418 	add.w	r4, r3, #24
 81064d8:	4615      	mov	r5, r2
 81064da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81064dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81064de:	e895 0003 	ldmia.w	r5, {r0, r1}
 81064e2:	e884 0003 	stmia.w	r4, {r0, r1}
 81064e6:	e00a      	b.n	81064fe <metal_io_init+0x90>
 81064e8:	68fb      	ldr	r3, [r7, #12]
 81064ea:	f103 0418 	add.w	r4, r3, #24
 81064ee:	f107 0510 	add.w	r5, r7, #16
 81064f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81064f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81064f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 81064fa:	e884 0003 	stmia.w	r4, {r0, r1}
	metal_sys_io_mem_map(io);
 81064fe:	68f8      	ldr	r0, [r7, #12]
 8106500:	f7ff ff18 	bl	8106334 <metal_sys_io_mem_map>
}
 8106504:	bf00      	nop
 8106506:	3728      	adds	r7, #40	; 0x28
 8106508:	46bd      	mov	sp, r7
 810650a:	bdb0      	pop	{r4, r5, r7, pc}

0810650c <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
 810650c:	b590      	push	{r4, r7, lr}
 810650e:	b08b      	sub	sp, #44	; 0x2c
 8106510:	af02      	add	r7, sp, #8
 8106512:	60f8      	str	r0, [r7, #12]
 8106514:	60b9      	str	r1, [r7, #8]
 8106516:	607a      	str	r2, [r7, #4]
 8106518:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 810651a:	68b9      	ldr	r1, [r7, #8]
 810651c:	68f8      	ldr	r0, [r7, #12]
 810651e:	f7ff ff8b 	bl	8106438 <metal_io_virt>
 8106522:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
 8106524:	687b      	ldr	r3, [r7, #4]
 8106526:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 8106528:	68fb      	ldr	r3, [r7, #12]
 810652a:	689b      	ldr	r3, [r3, #8]
 810652c:	68ba      	ldr	r2, [r7, #8]
 810652e:	429a      	cmp	r2, r3
 8106530:	d902      	bls.n	8106538 <metal_io_block_read+0x2c>
		return -ERANGE;
 8106532:	f06f 0321 	mvn.w	r3, #33	; 0x21
 8106536:	e05c      	b.n	81065f2 <metal_io_block_read+0xe6>
	if ((offset + len) > io->size)
 8106538:	683a      	ldr	r2, [r7, #0]
 810653a:	68bb      	ldr	r3, [r7, #8]
 810653c:	441a      	add	r2, r3
 810653e:	68fb      	ldr	r3, [r7, #12]
 8106540:	689b      	ldr	r3, [r3, #8]
 8106542:	429a      	cmp	r2, r3
 8106544:	d904      	bls.n	8106550 <metal_io_block_read+0x44>
		len = io->size - offset;
 8106546:	68fb      	ldr	r3, [r7, #12]
 8106548:	689a      	ldr	r2, [r3, #8]
 810654a:	68bb      	ldr	r3, [r7, #8]
 810654c:	1ad3      	subs	r3, r2, r3
 810654e:	603b      	str	r3, [r7, #0]
	retlen = len;
 8106550:	683b      	ldr	r3, [r7, #0]
 8106552:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
 8106554:	68fb      	ldr	r3, [r7, #12]
 8106556:	6a1b      	ldr	r3, [r3, #32]
 8106558:	2b00      	cmp	r3, #0
 810655a:	d00a      	beq.n	8106572 <metal_io_block_read+0x66>
		retlen = (*io->ops.block_read)(
 810655c:	68fb      	ldr	r3, [r7, #12]
 810655e:	6a1c      	ldr	r4, [r3, #32]
 8106560:	683b      	ldr	r3, [r7, #0]
 8106562:	9300      	str	r3, [sp, #0]
 8106564:	2305      	movs	r3, #5
 8106566:	687a      	ldr	r2, [r7, #4]
 8106568:	68b9      	ldr	r1, [r7, #8]
 810656a:	68f8      	ldr	r0, [r7, #12]
 810656c:	47a0      	blx	r4
 810656e:	6178      	str	r0, [r7, #20]
 8106570:	e03e      	b.n	81065f0 <metal_io_block_read+0xe4>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
 8106572:	f3bf 8f5b 	dmb	ish
		while ( len && (
 8106576:	e00c      	b.n	8106592 <metal_io_block_read+0x86>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 8106578:	69fb      	ldr	r3, [r7, #28]
 810657a:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 810657c:	69bb      	ldr	r3, [r7, #24]
 810657e:	701a      	strb	r2, [r3, #0]
			dest++;
 8106580:	69bb      	ldr	r3, [r7, #24]
 8106582:	3301      	adds	r3, #1
 8106584:	61bb      	str	r3, [r7, #24]
			ptr++;
 8106586:	69fb      	ldr	r3, [r7, #28]
 8106588:	3301      	adds	r3, #1
 810658a:	61fb      	str	r3, [r7, #28]
			len--;
 810658c:	683b      	ldr	r3, [r7, #0]
 810658e:	3b01      	subs	r3, #1
 8106590:	603b      	str	r3, [r7, #0]
		while ( len && (
 8106592:	683b      	ldr	r3, [r7, #0]
 8106594:	2b00      	cmp	r3, #0
 8106596:	d017      	beq.n	81065c8 <metal_io_block_read+0xbc>
			((uintptr_t)dest % sizeof(int)) ||
 8106598:	69bb      	ldr	r3, [r7, #24]
 810659a:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 810659e:	2b00      	cmp	r3, #0
 81065a0:	d1ea      	bne.n	8106578 <metal_io_block_read+0x6c>
			((uintptr_t)ptr % sizeof(int)))) {
 81065a2:	69fb      	ldr	r3, [r7, #28]
 81065a4:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
 81065a8:	2b00      	cmp	r3, #0
 81065aa:	d1e5      	bne.n	8106578 <metal_io_block_read+0x6c>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 81065ac:	e00c      	b.n	81065c8 <metal_io_block_read+0xbc>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
 81065ae:	69fb      	ldr	r3, [r7, #28]
 81065b0:	681a      	ldr	r2, [r3, #0]
 81065b2:	69bb      	ldr	r3, [r7, #24]
 81065b4:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 81065b6:	69bb      	ldr	r3, [r7, #24]
 81065b8:	3304      	adds	r3, #4
 81065ba:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
 81065bc:	69fb      	ldr	r3, [r7, #28]
 81065be:	3304      	adds	r3, #4
 81065c0:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
 81065c2:	683b      	ldr	r3, [r7, #0]
 81065c4:	3b04      	subs	r3, #4
 81065c6:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 81065c8:	683b      	ldr	r3, [r7, #0]
 81065ca:	2b03      	cmp	r3, #3
 81065cc:	dcef      	bgt.n	81065ae <metal_io_block_read+0xa2>
		for (; len != 0; dest++, ptr++, len--)
 81065ce:	e00c      	b.n	81065ea <metal_io_block_read+0xde>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 81065d0:	69fb      	ldr	r3, [r7, #28]
 81065d2:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 81065d4:	69bb      	ldr	r3, [r7, #24]
 81065d6:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
 81065d8:	69bb      	ldr	r3, [r7, #24]
 81065da:	3301      	adds	r3, #1
 81065dc:	61bb      	str	r3, [r7, #24]
 81065de:	69fb      	ldr	r3, [r7, #28]
 81065e0:	3301      	adds	r3, #1
 81065e2:	61fb      	str	r3, [r7, #28]
 81065e4:	683b      	ldr	r3, [r7, #0]
 81065e6:	3b01      	subs	r3, #1
 81065e8:	603b      	str	r3, [r7, #0]
 81065ea:	683b      	ldr	r3, [r7, #0]
 81065ec:	2b00      	cmp	r3, #0
 81065ee:	d1ef      	bne.n	81065d0 <metal_io_block_read+0xc4>
	}
	return retlen;
 81065f0:	697b      	ldr	r3, [r7, #20]
}
 81065f2:	4618      	mov	r0, r3
 81065f4:	3724      	adds	r7, #36	; 0x24
 81065f6:	46bd      	mov	sp, r7
 81065f8:	bd90      	pop	{r4, r7, pc}

081065fa <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
 81065fa:	b590      	push	{r4, r7, lr}
 81065fc:	b08b      	sub	sp, #44	; 0x2c
 81065fe:	af02      	add	r7, sp, #8
 8106600:	60f8      	str	r0, [r7, #12]
 8106602:	60b9      	str	r1, [r7, #8]
 8106604:	607a      	str	r2, [r7, #4]
 8106606:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 8106608:	68b9      	ldr	r1, [r7, #8]
 810660a:	68f8      	ldr	r0, [r7, #12]
 810660c:	f7ff ff14 	bl	8106438 <metal_io_virt>
 8106610:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
 8106612:	687b      	ldr	r3, [r7, #4]
 8106614:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 8106616:	68fb      	ldr	r3, [r7, #12]
 8106618:	689b      	ldr	r3, [r3, #8]
 810661a:	68ba      	ldr	r2, [r7, #8]
 810661c:	429a      	cmp	r2, r3
 810661e:	d902      	bls.n	8106626 <metal_io_block_write+0x2c>
		return -ERANGE;
 8106620:	f06f 0321 	mvn.w	r3, #33	; 0x21
 8106624:	e05b      	b.n	81066de <metal_io_block_write+0xe4>
	if ((offset + len) > io->size)
 8106626:	683a      	ldr	r2, [r7, #0]
 8106628:	68bb      	ldr	r3, [r7, #8]
 810662a:	441a      	add	r2, r3
 810662c:	68fb      	ldr	r3, [r7, #12]
 810662e:	689b      	ldr	r3, [r3, #8]
 8106630:	429a      	cmp	r2, r3
 8106632:	d904      	bls.n	810663e <metal_io_block_write+0x44>
		len = io->size - offset;
 8106634:	68fb      	ldr	r3, [r7, #12]
 8106636:	689a      	ldr	r2, [r3, #8]
 8106638:	68bb      	ldr	r3, [r7, #8]
 810663a:	1ad3      	subs	r3, r2, r3
 810663c:	603b      	str	r3, [r7, #0]
	retlen = len;
 810663e:	683b      	ldr	r3, [r7, #0]
 8106640:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
 8106642:	68fb      	ldr	r3, [r7, #12]
 8106644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106646:	2b00      	cmp	r3, #0
 8106648:	d017      	beq.n	810667a <metal_io_block_write+0x80>
		retlen = (*io->ops.block_write)(
 810664a:	68fb      	ldr	r3, [r7, #12]
 810664c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 810664e:	683b      	ldr	r3, [r7, #0]
 8106650:	9300      	str	r3, [sp, #0]
 8106652:	2305      	movs	r3, #5
 8106654:	687a      	ldr	r2, [r7, #4]
 8106656:	68b9      	ldr	r1, [r7, #8]
 8106658:	68f8      	ldr	r0, [r7, #12]
 810665a:	47a0      	blx	r4
 810665c:	6178      	str	r0, [r7, #20]
 810665e:	e03d      	b.n	81066dc <metal_io_block_write+0xe2>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 8106660:	69bb      	ldr	r3, [r7, #24]
 8106662:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 8106664:	69fb      	ldr	r3, [r7, #28]
 8106666:	701a      	strb	r2, [r3, #0]
			ptr++;
 8106668:	69fb      	ldr	r3, [r7, #28]
 810666a:	3301      	adds	r3, #1
 810666c:	61fb      	str	r3, [r7, #28]
			source++;
 810666e:	69bb      	ldr	r3, [r7, #24]
 8106670:	3301      	adds	r3, #1
 8106672:	61bb      	str	r3, [r7, #24]
			len--;
 8106674:	683b      	ldr	r3, [r7, #0]
 8106676:	3b01      	subs	r3, #1
 8106678:	603b      	str	r3, [r7, #0]
		while ( len && (
 810667a:	683b      	ldr	r3, [r7, #0]
 810667c:	2b00      	cmp	r3, #0
 810667e:	d017      	beq.n	81066b0 <metal_io_block_write+0xb6>
			((uintptr_t)ptr % sizeof(int)) ||
 8106680:	69fb      	ldr	r3, [r7, #28]
 8106682:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 8106686:	2b00      	cmp	r3, #0
 8106688:	d1ea      	bne.n	8106660 <metal_io_block_write+0x66>
			((uintptr_t)source % sizeof(int)))) {
 810668a:	69bb      	ldr	r3, [r7, #24]
 810668c:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
 8106690:	2b00      	cmp	r3, #0
 8106692:	d1e5      	bne.n	8106660 <metal_io_block_write+0x66>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8106694:	e00c      	b.n	81066b0 <metal_io_block_write+0xb6>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
 8106696:	69bb      	ldr	r3, [r7, #24]
 8106698:	681a      	ldr	r2, [r3, #0]
 810669a:	69fb      	ldr	r3, [r7, #28]
 810669c:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 810669e:	69fb      	ldr	r3, [r7, #28]
 81066a0:	3304      	adds	r3, #4
 81066a2:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
 81066a4:	69bb      	ldr	r3, [r7, #24]
 81066a6:	3304      	adds	r3, #4
 81066a8:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
 81066aa:	683b      	ldr	r3, [r7, #0]
 81066ac:	3b04      	subs	r3, #4
 81066ae:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 81066b0:	683b      	ldr	r3, [r7, #0]
 81066b2:	2b03      	cmp	r3, #3
 81066b4:	dcef      	bgt.n	8106696 <metal_io_block_write+0x9c>
		for (; len != 0; ptr++, source++, len--)
 81066b6:	e00c      	b.n	81066d2 <metal_io_block_write+0xd8>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 81066b8:	69bb      	ldr	r3, [r7, #24]
 81066ba:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 81066bc:	69fb      	ldr	r3, [r7, #28]
 81066be:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
 81066c0:	69fb      	ldr	r3, [r7, #28]
 81066c2:	3301      	adds	r3, #1
 81066c4:	61fb      	str	r3, [r7, #28]
 81066c6:	69bb      	ldr	r3, [r7, #24]
 81066c8:	3301      	adds	r3, #1
 81066ca:	61bb      	str	r3, [r7, #24]
 81066cc:	683b      	ldr	r3, [r7, #0]
 81066ce:	3b01      	subs	r3, #1
 81066d0:	603b      	str	r3, [r7, #0]
 81066d2:	683b      	ldr	r3, [r7, #0]
 81066d4:	2b00      	cmp	r3, #0
 81066d6:	d1ef      	bne.n	81066b8 <metal_io_block_write+0xbe>
		atomic_thread_fence(memory_order_seq_cst);
 81066d8:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
 81066dc:	697b      	ldr	r3, [r7, #20]
}
 81066de:	4618      	mov	r0, r3
 81066e0:	3724      	adds	r7, #36	; 0x24
 81066e2:	46bd      	mov	sp, r7
 81066e4:	bd90      	pop	{r4, r7, pc}

081066e6 <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
 81066e6:	b40e      	push	{r1, r2, r3}
 81066e8:	b480      	push	{r7}
 81066ea:	b082      	sub	sp, #8
 81066ec:	af00      	add	r7, sp, #0
 81066ee:	4603      	mov	r3, r0
 81066f0:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
 81066f2:	bf00      	nop
 81066f4:	3708      	adds	r7, #8
 81066f6:	46bd      	mov	sp, r7
 81066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81066fc:	b003      	add	sp, #12
 81066fe:	4770      	bx	lr

08106700 <metal_io_virt>:
{
 8106700:	b480      	push	{r7}
 8106702:	b083      	sub	sp, #12
 8106704:	af00      	add	r7, sp, #0
 8106706:	6078      	str	r0, [r7, #4]
 8106708:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 810670a:	687b      	ldr	r3, [r7, #4]
 810670c:	681b      	ldr	r3, [r3, #0]
		: NULL);
 810670e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106712:	d009      	beq.n	8106728 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106714:	687b      	ldr	r3, [r7, #4]
 8106716:	689b      	ldr	r3, [r3, #8]
 8106718:	683a      	ldr	r2, [r7, #0]
 810671a:	429a      	cmp	r2, r3
 810671c:	d804      	bhi.n	8106728 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 810671e:	687b      	ldr	r3, [r7, #4]
 8106720:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8106722:	683b      	ldr	r3, [r7, #0]
 8106724:	4413      	add	r3, r2
 8106726:	e000      	b.n	810672a <metal_io_virt+0x2a>
 8106728:	2300      	movs	r3, #0
}
 810672a:	4618      	mov	r0, r3
 810672c:	370c      	adds	r7, #12
 810672e:	46bd      	mov	sp, r7
 8106730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106734:	4770      	bx	lr

08106736 <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
 8106736:	b480      	push	{r7}
 8106738:	b085      	sub	sp, #20
 810673a:	af00      	add	r7, sp, #0
 810673c:	6078      	str	r0, [r7, #4]
 810673e:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 8106740:	687b      	ldr	r3, [r7, #4]
 8106742:	681b      	ldr	r3, [r3, #0]
 8106744:	683a      	ldr	r2, [r7, #0]
 8106746:	1ad3      	subs	r3, r2, r3
 8106748:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 810674a:	687b      	ldr	r3, [r7, #4]
 810674c:	689b      	ldr	r3, [r3, #8]
 810674e:	68fa      	ldr	r2, [r7, #12]
 8106750:	429a      	cmp	r2, r3
 8106752:	d201      	bcs.n	8106758 <metal_io_virt_to_offset+0x22>
 8106754:	68fb      	ldr	r3, [r7, #12]
 8106756:	e001      	b.n	810675c <metal_io_virt_to_offset+0x26>
 8106758:	f04f 33ff 	mov.w	r3, #4294967295
}
 810675c:	4618      	mov	r0, r3
 810675e:	3714      	adds	r7, #20
 8106760:	46bd      	mov	sp, r7
 8106762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106766:	4770      	bx	lr

08106768 <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
 8106768:	b590      	push	{r4, r7, lr}
 810676a:	b08d      	sub	sp, #52	; 0x34
 810676c:	af00      	add	r7, sp, #0
 810676e:	60f8      	str	r0, [r7, #12]
 8106770:	60b9      	str	r1, [r7, #8]
 8106772:	603b      	str	r3, [r7, #0]
 8106774:	4613      	mov	r3, r2
 8106776:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
 8106778:	68b9      	ldr	r1, [r7, #8]
 810677a:	68f8      	ldr	r0, [r7, #12]
 810677c:	f7ff ffc0 	bl	8106700 <metal_io_virt>
 8106780:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
 8106782:	68fb      	ldr	r3, [r7, #12]
 8106784:	699b      	ldr	r3, [r3, #24]
 8106786:	2b00      	cmp	r3, #0
 8106788:	d009      	beq.n	810679e <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
 810678a:	68fb      	ldr	r3, [r7, #12]
 810678c:	699c      	ldr	r4, [r3, #24]
 810678e:	79fa      	ldrb	r2, [r7, #7]
 8106790:	683b      	ldr	r3, [r7, #0]
 8106792:	68b9      	ldr	r1, [r7, #8]
 8106794:	68f8      	ldr	r0, [r7, #12]
 8106796:	47a0      	blx	r4
 8106798:	4602      	mov	r2, r0
 810679a:	460b      	mov	r3, r1
 810679c:	e057      	b.n	810684e <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uchar) == width)
 810679e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81067a0:	2b00      	cmp	r3, #0
 81067a2:	d011      	beq.n	81067c8 <metal_io_read+0x60>
 81067a4:	683b      	ldr	r3, [r7, #0]
 81067a6:	2b01      	cmp	r3, #1
 81067a8:	d10e      	bne.n	81067c8 <metal_io_read+0x60>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
 81067aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81067ac:	62bb      	str	r3, [r7, #40]	; 0x28
 81067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81067b0:	f3bf 8f5b 	dmb	ish
 81067b4:	781b      	ldrb	r3, [r3, #0]
 81067b6:	f3bf 8f5b 	dmb	ish
 81067ba:	b2db      	uxtb	r3, r3
 81067bc:	76fb      	strb	r3, [r7, #27]
 81067be:	7efb      	ldrb	r3, [r7, #27]
 81067c0:	b2da      	uxtb	r2, r3
 81067c2:	f04f 0300 	mov.w	r3, #0
 81067c6:	e042      	b.n	810684e <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ushort) == width)
 81067c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81067ca:	2b00      	cmp	r3, #0
 81067cc:	d011      	beq.n	81067f2 <metal_io_read+0x8a>
 81067ce:	683b      	ldr	r3, [r7, #0]
 81067d0:	2b02      	cmp	r3, #2
 81067d2:	d10e      	bne.n	81067f2 <metal_io_read+0x8a>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
 81067d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81067d6:	627b      	str	r3, [r7, #36]	; 0x24
 81067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81067da:	f3bf 8f5b 	dmb	ish
 81067de:	881b      	ldrh	r3, [r3, #0]
 81067e0:	f3bf 8f5b 	dmb	ish
 81067e4:	b29b      	uxth	r3, r3
 81067e6:	833b      	strh	r3, [r7, #24]
 81067e8:	8b3b      	ldrh	r3, [r7, #24]
 81067ea:	b29a      	uxth	r2, r3
 81067ec:	f04f 0300 	mov.w	r3, #0
 81067f0:	e02d      	b.n	810684e <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uint) == width)
 81067f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81067f4:	2b00      	cmp	r3, #0
 81067f6:	d010      	beq.n	810681a <metal_io_read+0xb2>
 81067f8:	683b      	ldr	r3, [r7, #0]
 81067fa:	2b04      	cmp	r3, #4
 81067fc:	d10d      	bne.n	810681a <metal_io_read+0xb2>
		return atomic_load_explicit((atomic_uint *)ptr, order);
 81067fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106800:	623b      	str	r3, [r7, #32]
 8106802:	6a3b      	ldr	r3, [r7, #32]
 8106804:	f3bf 8f5b 	dmb	ish
 8106808:	681b      	ldr	r3, [r3, #0]
 810680a:	f3bf 8f5b 	dmb	ish
 810680e:	617b      	str	r3, [r7, #20]
 8106810:	697b      	ldr	r3, [r7, #20]
 8106812:	461a      	mov	r2, r3
 8106814:	f04f 0300 	mov.w	r3, #0
 8106818:	e019      	b.n	810684e <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ulong) == width)
 810681a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810681c:	2b00      	cmp	r3, #0
 810681e:	d010      	beq.n	8106842 <metal_io_read+0xda>
 8106820:	683b      	ldr	r3, [r7, #0]
 8106822:	2b04      	cmp	r3, #4
 8106824:	d10d      	bne.n	8106842 <metal_io_read+0xda>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
 8106826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106828:	61fb      	str	r3, [r7, #28]
 810682a:	69fb      	ldr	r3, [r7, #28]
 810682c:	f3bf 8f5b 	dmb	ish
 8106830:	681b      	ldr	r3, [r3, #0]
 8106832:	f3bf 8f5b 	dmb	ish
 8106836:	613b      	str	r3, [r7, #16]
 8106838:	693b      	ldr	r3, [r7, #16]
 810683a:	461a      	mov	r2, r3
 810683c:	f04f 0300 	mov.w	r3, #0
 8106840:	e005      	b.n	810684e <metal_io_read+0xe6>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
 8106842:	4b05      	ldr	r3, [pc, #20]	; (8106858 <metal_io_read+0xf0>)
 8106844:	4a05      	ldr	r2, [pc, #20]	; (810685c <metal_io_read+0xf4>)
 8106846:	21f0      	movs	r1, #240	; 0xf0
 8106848:	4805      	ldr	r0, [pc, #20]	; (8106860 <metal_io_read+0xf8>)
 810684a:	f003 fe55 	bl	810a4f8 <__assert_func>
	return 0; /* quiet compiler */
}
 810684e:	4610      	mov	r0, r2
 8106850:	4619      	mov	r1, r3
 8106852:	3734      	adds	r7, #52	; 0x34
 8106854:	46bd      	mov	sp, r7
 8106856:	bd90      	pop	{r4, r7, pc}
 8106858:	0810eeb4 	.word	0x0810eeb4
 810685c:	0810f038 	.word	0x0810f038
 8106860:	0810eeb8 	.word	0x0810eeb8

08106864 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
 8106864:	b580      	push	{r7, lr}
 8106866:	b082      	sub	sp, #8
 8106868:	af00      	add	r7, sp, #0
 810686a:	6078      	str	r0, [r7, #4]
	return (malloc(size));
 810686c:	6878      	ldr	r0, [r7, #4]
 810686e:	f003 fe9d 	bl	810a5ac <malloc>
 8106872:	4603      	mov	r3, r0
}
 8106874:	4618      	mov	r0, r3
 8106876:	3708      	adds	r7, #8
 8106878:	46bd      	mov	sp, r7
 810687a:	bd80      	pop	{r7, pc}

0810687c <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
 810687c:	b580      	push	{r7, lr}
 810687e:	b082      	sub	sp, #8
 8106880:	af00      	add	r7, sp, #0
 8106882:	6078      	str	r0, [r7, #4]
	free(ptr);
 8106884:	6878      	ldr	r0, [r7, #4]
 8106886:	f003 fe99 	bl	810a5bc <free>
}
 810688a:	bf00      	nop
 810688c:	3708      	adds	r7, #8
 810688e:	46bd      	mov	sp, r7
 8106890:	bd80      	pop	{r7, pc}

08106892 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
 8106892:	b580      	push	{r7, lr}
 8106894:	b084      	sub	sp, #16
 8106896:	af00      	add	r7, sp, #0
 8106898:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
 810689a:	687b      	ldr	r3, [r7, #4]
 810689c:	3307      	adds	r3, #7
 810689e:	00db      	lsls	r3, r3, #3
 81068a0:	60fb      	str	r3, [r7, #12]
		 num_desc_extra * sizeof(struct vq_desc_extra);

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
 81068a2:	68f8      	ldr	r0, [r7, #12]
 81068a4:	f7ff ffde 	bl	8106864 <metal_allocate_memory>
 81068a8:	60b8      	str	r0, [r7, #8]

	if (vqs) {
 81068aa:	68bb      	ldr	r3, [r7, #8]
 81068ac:	2b00      	cmp	r3, #0
 81068ae:	d004      	beq.n	81068ba <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
 81068b0:	68fa      	ldr	r2, [r7, #12]
 81068b2:	2100      	movs	r1, #0
 81068b4:	68b8      	ldr	r0, [r7, #8]
 81068b6:	f003 fe97 	bl	810a5e8 <memset>
	}

	return vqs;
 81068ba:	68bb      	ldr	r3, [r7, #8]
}
 81068bc:	4618      	mov	r0, r3
 81068be:	3710      	adds	r7, #16
 81068c0:	46bd      	mov	sp, r7
 81068c2:	bd80      	pop	{r7, pc}

081068c4 <rproc_virtio_virtqueue_notify>:
#include <openamp/virtqueue.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
 81068c4:	b580      	push	{r7, lr}
 81068c6:	b086      	sub	sp, #24
 81068c8:	af00      	add	r7, sp, #0
 81068ca:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
 81068cc:	687b      	ldr	r3, [r7, #4]
 81068ce:	891b      	ldrh	r3, [r3, #8]
 81068d0:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
 81068d2:	687b      	ldr	r3, [r7, #4]
 81068d4:	681b      	ldr	r3, [r3, #0]
 81068d6:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 81068d8:	693b      	ldr	r3, [r7, #16]
 81068da:	3b18      	subs	r3, #24
 81068dc:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id <= vdev->vrings_num);
 81068de:	693b      	ldr	r3, [r7, #16]
 81068e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81068e2:	697a      	ldr	r2, [r7, #20]
 81068e4:	429a      	cmp	r2, r3
 81068e6:	d905      	bls.n	81068f4 <rproc_virtio_virtqueue_notify+0x30>
 81068e8:	4b0d      	ldr	r3, [pc, #52]	; (8106920 <rproc_virtio_virtqueue_notify+0x5c>)
 81068ea:	4a0e      	ldr	r2, [pc, #56]	; (8106924 <rproc_virtio_virtqueue_notify+0x60>)
 81068ec:	2133      	movs	r1, #51	; 0x33
 81068ee:	480e      	ldr	r0, [pc, #56]	; (8106928 <rproc_virtio_virtqueue_notify+0x64>)
 81068f0:	f003 fe02 	bl	810a4f8 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
 81068f4:	693b      	ldr	r3, [r7, #16]
 81068f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81068f8:	697a      	ldr	r2, [r7, #20]
 81068fa:	4613      	mov	r3, r2
 81068fc:	005b      	lsls	r3, r3, #1
 81068fe:	4413      	add	r3, r2
 8106900:	00db      	lsls	r3, r3, #3
 8106902:	440b      	add	r3, r1
 8106904:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
 8106906:	68fb      	ldr	r3, [r7, #12]
 8106908:	691b      	ldr	r3, [r3, #16]
 810690a:	68fa      	ldr	r2, [r7, #12]
 810690c:	6810      	ldr	r0, [r2, #0]
 810690e:	68ba      	ldr	r2, [r7, #8]
 8106910:	6912      	ldr	r2, [r2, #16]
 8106912:	4611      	mov	r1, r2
 8106914:	4798      	blx	r3
}
 8106916:	bf00      	nop
 8106918:	3718      	adds	r7, #24
 810691a:	46bd      	mov	sp, r7
 810691c:	bd80      	pop	{r7, pc}
 810691e:	bf00      	nop
 8106920:	0810ef00 	.word	0x0810ef00
 8106924:	0810f018 	.word	0x0810f018
 8106928:	0810ef1c 	.word	0x0810ef1c

0810692c <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
 810692c:	b580      	push	{r7, lr}
 810692e:	b086      	sub	sp, #24
 8106930:	af00      	add	r7, sp, #0
 8106932:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 8106934:	687b      	ldr	r3, [r7, #4]
 8106936:	3b18      	subs	r3, #24
 8106938:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 810693a:	697b      	ldr	r3, [r7, #20]
 810693c:	689b      	ldr	r3, [r3, #8]
 810693e:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 8106940:	697b      	ldr	r3, [r7, #20]
 8106942:	68db      	ldr	r3, [r3, #12]
 8106944:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
 8106946:	693b      	ldr	r3, [r7, #16]
 8106948:	3318      	adds	r3, #24
 810694a:	4619      	mov	r1, r3
 810694c:	68f8      	ldr	r0, [r7, #12]
 810694e:	f7ff fef2 	bl	8106736 <metal_io_virt_to_offset>
 8106952:	4601      	mov	r1, r0
 8106954:	2301      	movs	r3, #1
 8106956:	2205      	movs	r2, #5
 8106958:	68f8      	ldr	r0, [r7, #12]
 810695a:	f7ff ff05 	bl	8106768 <metal_io_read>
 810695e:	4602      	mov	r2, r0
 8106960:	460b      	mov	r3, r1
 8106962:	4613      	mov	r3, r2
 8106964:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
 8106966:	7afb      	ldrb	r3, [r7, #11]
}
 8106968:	4618      	mov	r0, r3
 810696a:	3718      	adds	r7, #24
 810696c:	46bd      	mov	sp, r7
 810696e:	bd80      	pop	{r7, pc}

08106970 <rproc_virtio_get_features>:
	rpvdev->notify(rpvdev->priv, vdev->index);
}
#endif

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
 8106970:	b580      	push	{r7, lr}
 8106972:	b086      	sub	sp, #24
 8106974:	af00      	add	r7, sp, #0
 8106976:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 8106978:	687b      	ldr	r3, [r7, #4]
 810697a:	3b18      	subs	r3, #24
 810697c:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 810697e:	697b      	ldr	r3, [r7, #20]
 8106980:	689b      	ldr	r3, [r3, #8]
 8106982:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 8106984:	697b      	ldr	r3, [r7, #20]
 8106986:	68db      	ldr	r3, [r3, #12]
 8106988:	60fb      	str	r3, [r7, #12]
	/* TODO: shall we get features based on the role ? */
	features = metal_io_read32(io,
 810698a:	693b      	ldr	r3, [r7, #16]
 810698c:	330c      	adds	r3, #12
 810698e:	4619      	mov	r1, r3
 8106990:	68f8      	ldr	r0, [r7, #12]
 8106992:	f7ff fed0 	bl	8106736 <metal_io_virt_to_offset>
 8106996:	4601      	mov	r1, r0
 8106998:	2304      	movs	r3, #4
 810699a:	2205      	movs	r2, #5
 810699c:	68f8      	ldr	r0, [r7, #12]
 810699e:	f7ff fee3 	bl	8106768 <metal_io_read>
 81069a2:	4602      	mov	r2, r0
 81069a4:	460b      	mov	r3, r1
 81069a6:	4613      	mov	r3, r2
 81069a8:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
 81069aa:	68bb      	ldr	r3, [r7, #8]
}
 81069ac:	4618      	mov	r0, r3
 81069ae:	3718      	adds	r7, #24
 81069b0:	46bd      	mov	sp, r7
 81069b2:	bd80      	pop	{r7, pc}

081069b4 <rproc_virtio_negotiate_features>:
}
#endif

static uint32_t rproc_virtio_negotiate_features(struct virtio_device *vdev,
						uint32_t features)
{
 81069b4:	b480      	push	{r7}
 81069b6:	b083      	sub	sp, #12
 81069b8:	af00      	add	r7, sp, #0
 81069ba:	6078      	str	r0, [r7, #4]
 81069bc:	6039      	str	r1, [r7, #0]
	(void)vdev;
	(void)features;

	return 0;
 81069be:	2300      	movs	r3, #0
}
 81069c0:	4618      	mov	r0, r3
 81069c2:	370c      	adds	r7, #12
 81069c4:	46bd      	mov	sp, r7
 81069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069ca:	4770      	bx	lr

081069cc <rproc_virtio_read_config>:

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
 81069cc:	b480      	push	{r7}
 81069ce:	b085      	sub	sp, #20
 81069d0:	af00      	add	r7, sp, #0
 81069d2:	60f8      	str	r0, [r7, #12]
 81069d4:	60b9      	str	r1, [r7, #8]
 81069d6:	607a      	str	r2, [r7, #4]
 81069d8:	603b      	str	r3, [r7, #0]
	(void)vdev;
	(void)offset;
	(void)dst;
	(void)length;
}
 81069da:	bf00      	nop
 81069dc:	3714      	adds	r7, #20
 81069de:	46bd      	mov	sp, r7
 81069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069e4:	4770      	bx	lr
	...

081069e8 <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
 81069e8:	b580      	push	{r7, lr}
 81069ea:	b08e      	sub	sp, #56	; 0x38
 81069ec:	af00      	add	r7, sp, #0
 81069ee:	60f8      	str	r0, [r7, #12]
 81069f0:	60b9      	str	r1, [r7, #8]
 81069f2:	607a      	str	r2, [r7, #4]
 81069f4:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
 81069f6:	687b      	ldr	r3, [r7, #4]
 81069f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
 81069fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81069fc:	7e5b      	ldrb	r3, [r3, #25]
 81069fe:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
 8106a00:	2050      	movs	r0, #80	; 0x50
 8106a02:	f7ff ff2f 	bl	8106864 <metal_allocate_memory>
 8106a06:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
 8106a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106a0a:	2b00      	cmp	r3, #0
 8106a0c:	d101      	bne.n	8106a12 <rproc_virtio_create_vdev+0x2a>
		return NULL;
 8106a0e:	2300      	movs	r3, #0
 8106a10:	e092      	b.n	8106b38 <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
 8106a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106a14:	4613      	mov	r3, r2
 8106a16:	005b      	lsls	r3, r3, #1
 8106a18:	4413      	add	r3, r2
 8106a1a:	00db      	lsls	r3, r3, #3
 8106a1c:	4618      	mov	r0, r3
 8106a1e:	f7ff ff21 	bl	8106864 <metal_allocate_memory>
 8106a22:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
 8106a24:	6a3b      	ldr	r3, [r7, #32]
 8106a26:	2b00      	cmp	r3, #0
 8106a28:	f000 8081 	beq.w	8106b2e <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
 8106a2c:	2250      	movs	r2, #80	; 0x50
 8106a2e:	2100      	movs	r1, #0
 8106a30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8106a32:	f003 fdd9 	bl	810a5e8 <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
 8106a36:	2218      	movs	r2, #24
 8106a38:	2100      	movs	r1, #0
 8106a3a:	6a38      	ldr	r0, [r7, #32]
 8106a3c:	f003 fdd4 	bl	810a5e8 <memset>
	vdev = &rpvdev->vdev;
 8106a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106a42:	3318      	adds	r3, #24
 8106a44:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
 8106a46:	2300      	movs	r3, #0
 8106a48:	637b      	str	r3, [r7, #52]	; 0x34
 8106a4a:	e025      	b.n	8106a98 <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
 8106a4c:	2300      	movs	r3, #0
 8106a4e:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
 8106a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106a52:	4613      	mov	r3, r2
 8106a54:	009b      	lsls	r3, r3, #2
 8106a56:	4413      	add	r3, r2
 8106a58:	009b      	lsls	r3, r3, #2
 8106a5a:	3318      	adds	r3, #24
 8106a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106a5e:	4413      	add	r3, r2
 8106a60:	3304      	adds	r3, #4
 8106a62:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
 8106a64:	68fb      	ldr	r3, [r7, #12]
 8106a66:	2b00      	cmp	r3, #0
 8106a68:	d102      	bne.n	8106a70 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
 8106a6a:	69bb      	ldr	r3, [r7, #24]
 8106a6c:	689b      	ldr	r3, [r3, #8]
 8106a6e:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
 8106a70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8106a72:	f7ff ff0e 	bl	8106892 <virtqueue_allocate>
 8106a76:	6178      	str	r0, [r7, #20]
		if (!vq)
 8106a78:	697b      	ldr	r3, [r7, #20]
 8106a7a:	2b00      	cmp	r3, #0
 8106a7c:	d031      	beq.n	8106ae2 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
 8106a7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106a80:	4613      	mov	r3, r2
 8106a82:	005b      	lsls	r3, r3, #1
 8106a84:	4413      	add	r3, r2
 8106a86:	00db      	lsls	r3, r3, #3
 8106a88:	461a      	mov	r2, r3
 8106a8a:	6a3b      	ldr	r3, [r7, #32]
 8106a8c:	4413      	add	r3, r2
 8106a8e:	697a      	ldr	r2, [r7, #20]
 8106a90:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
 8106a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106a94:	3301      	adds	r3, #1
 8106a96:	637b      	str	r3, [r7, #52]	; 0x34
 8106a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a9c:	429a      	cmp	r2, r3
 8106a9e:	d3d5      	bcc.n	8106a4c <rproc_virtio_create_vdev+0x64>
	}

	/* FIXME commended as seems not nedded, already stored in vdev */
	//rpvdev->notifyid = notifyid;
	rpvdev->notify = notify;
 8106aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106aa2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8106aa4:	611a      	str	r2, [r3, #16]
	rpvdev->priv = priv;
 8106aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106aa8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8106aaa:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
 8106aac:	69fb      	ldr	r3, [r7, #28]
 8106aae:	6a3a      	ldr	r2, [r7, #32]
 8106ab0:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
 8106ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106ab4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106ab6:	609a      	str	r2, [r3, #8]
	rpvdev->vdev_rsc_io = rsc_io;
 8106ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106aba:	683a      	ldr	r2, [r7, #0]
 8106abc:	60da      	str	r2, [r3, #12]

	vdev->index = notifyid;
 8106abe:	69fb      	ldr	r3, [r7, #28]
 8106ac0:	68ba      	ldr	r2, [r7, #8]
 8106ac2:	601a      	str	r2, [r3, #0]
	vdev->role = role;
 8106ac4:	69fb      	ldr	r3, [r7, #28]
 8106ac6:	68fa      	ldr	r2, [r7, #12]
 8106ac8:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
 8106aca:	69fb      	ldr	r3, [r7, #28]
 8106acc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8106ace:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
 8106ad0:	69fb      	ldr	r3, [r7, #28]
 8106ad2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106ad4:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
 8106ad6:	69fb      	ldr	r3, [r7, #28]
 8106ad8:	4a19      	ldr	r2, [pc, #100]	; (8106b40 <rproc_virtio_create_vdev+0x158>)
 8106ada:	621a      	str	r2, [r3, #32]
	/* TODO: Shall we set features here ? */

	return &rpvdev->vdev;
 8106adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106ade:	3318      	adds	r3, #24
 8106ae0:	e02a      	b.n	8106b38 <rproc_virtio_create_vdev+0x150>
			goto err1;
 8106ae2:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
 8106ae4:	2300      	movs	r3, #0
 8106ae6:	637b      	str	r3, [r7, #52]	; 0x34
 8106ae8:	e019      	b.n	8106b1e <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
 8106aea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106aec:	4613      	mov	r3, r2
 8106aee:	005b      	lsls	r3, r3, #1
 8106af0:	4413      	add	r3, r2
 8106af2:	00db      	lsls	r3, r3, #3
 8106af4:	461a      	mov	r2, r3
 8106af6:	6a3b      	ldr	r3, [r7, #32]
 8106af8:	4413      	add	r3, r2
 8106afa:	681b      	ldr	r3, [r3, #0]
 8106afc:	2b00      	cmp	r3, #0
 8106afe:	d00b      	beq.n	8106b18 <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
 8106b00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106b02:	4613      	mov	r3, r2
 8106b04:	005b      	lsls	r3, r3, #1
 8106b06:	4413      	add	r3, r2
 8106b08:	00db      	lsls	r3, r3, #3
 8106b0a:	461a      	mov	r2, r3
 8106b0c:	6a3b      	ldr	r3, [r7, #32]
 8106b0e:	4413      	add	r3, r2
 8106b10:	681b      	ldr	r3, [r3, #0]
 8106b12:	4618      	mov	r0, r3
 8106b14:	f7ff feb2 	bl	810687c <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
 8106b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106b1a:	3301      	adds	r3, #1
 8106b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8106b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106b22:	429a      	cmp	r2, r3
 8106b24:	d3e1      	bcc.n	8106aea <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
 8106b26:	6a38      	ldr	r0, [r7, #32]
 8106b28:	f7ff fea8 	bl	810687c <metal_free_memory>
 8106b2c:	e000      	b.n	8106b30 <rproc_virtio_create_vdev+0x148>
		goto err0;
 8106b2e:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
 8106b30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8106b32:	f7ff fea3 	bl	810687c <metal_free_memory>
	return NULL;
 8106b36:	2300      	movs	r3, #0
}
 8106b38:	4618      	mov	r0, r3
 8106b3a:	3738      	adds	r7, #56	; 0x38
 8106b3c:	46bd      	mov	sp, r7
 8106b3e:	bd80      	pop	{r7, pc}
 8106b40:	0810eff4 	.word	0x0810eff4

08106b44 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
 8106b44:	b480      	push	{r7}
 8106b46:	b087      	sub	sp, #28
 8106b48:	af00      	add	r7, sp, #0
 8106b4a:	60f8      	str	r0, [r7, #12]
 8106b4c:	60b9      	str	r1, [r7, #8]
 8106b4e:	607a      	str	r2, [r7, #4]
 8106b50:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
 8106b52:	68fb      	ldr	r3, [r7, #12]
 8106b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106b56:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
 8106b58:	68ba      	ldr	r2, [r7, #8]
 8106b5a:	697b      	ldr	r3, [r7, #20]
 8106b5c:	429a      	cmp	r2, r3
 8106b5e:	d302      	bcc.n	8106b66 <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
 8106b60:	f06f 0301 	mvn.w	r3, #1
 8106b64:	e019      	b.n	8106b9a <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
 8106b66:	68fb      	ldr	r3, [r7, #12]
 8106b68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8106b6a:	68ba      	ldr	r2, [r7, #8]
 8106b6c:	4613      	mov	r3, r2
 8106b6e:	005b      	lsls	r3, r3, #1
 8106b70:	4413      	add	r3, r2
 8106b72:	00db      	lsls	r3, r3, #3
 8106b74:	440b      	add	r3, r1
 8106b76:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
 8106b78:	693b      	ldr	r3, [r7, #16]
 8106b7a:	6a3a      	ldr	r2, [r7, #32]
 8106b7c:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
 8106b7e:	693b      	ldr	r3, [r7, #16]
 8106b80:	687a      	ldr	r2, [r7, #4]
 8106b82:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
 8106b84:	693b      	ldr	r3, [r7, #16]
 8106b86:	683a      	ldr	r2, [r7, #0]
 8106b88:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
 8106b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106b8c:	b29a      	uxth	r2, r3
 8106b8e:	693b      	ldr	r3, [r7, #16]
 8106b90:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
 8106b92:	693b      	ldr	r3, [r7, #16]
 8106b94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106b96:	609a      	str	r2, [r3, #8]

	return 0;
 8106b98:	2300      	movs	r3, #0
}
 8106b9a:	4618      	mov	r0, r3
 8106b9c:	371c      	adds	r7, #28
 8106b9e:	46bd      	mov	sp, r7
 8106ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106ba4:	4770      	bx	lr

08106ba6 <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
 8106ba6:	b580      	push	{r7, lr}
 8106ba8:	b086      	sub	sp, #24
 8106baa:	af00      	add	r7, sp, #0
 8106bac:	6078      	str	r0, [r7, #4]
 8106bae:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
 8106bb0:	687b      	ldr	r3, [r7, #4]
 8106bb2:	2b00      	cmp	r3, #0
 8106bb4:	d102      	bne.n	8106bbc <rproc_virtio_notified+0x16>
		return -EINVAL;
 8106bb6:	f06f 0315 	mvn.w	r3, #21
 8106bba:	e02c      	b.n	8106c16 <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->index == notifyid)
 8106bbc:	687b      	ldr	r3, [r7, #4]
 8106bbe:	681b      	ldr	r3, [r3, #0]
 8106bc0:	683a      	ldr	r2, [r7, #0]
 8106bc2:	429a      	cmp	r2, r3
 8106bc4:	d101      	bne.n	8106bca <rproc_virtio_notified+0x24>
		return 0;
 8106bc6:	2300      	movs	r3, #0
 8106bc8:	e025      	b.n	8106c16 <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
 8106bca:	687b      	ldr	r3, [r7, #4]
 8106bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106bce:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
 8106bd0:	2300      	movs	r3, #0
 8106bd2:	617b      	str	r3, [r7, #20]
 8106bd4:	e01a      	b.n	8106c0c <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
 8106bd6:	687b      	ldr	r3, [r7, #4]
 8106bd8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8106bda:	697a      	ldr	r2, [r7, #20]
 8106bdc:	4613      	mov	r3, r2
 8106bde:	005b      	lsls	r3, r3, #1
 8106be0:	4413      	add	r3, r2
 8106be2:	00db      	lsls	r3, r3, #3
 8106be4:	440b      	add	r3, r1
 8106be6:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
 8106be8:	68fb      	ldr	r3, [r7, #12]
 8106bea:	691b      	ldr	r3, [r3, #16]
 8106bec:	683a      	ldr	r2, [r7, #0]
 8106bee:	429a      	cmp	r2, r3
 8106bf0:	d003      	beq.n	8106bfa <rproc_virtio_notified+0x54>
 8106bf2:	683b      	ldr	r3, [r7, #0]
 8106bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106bf8:	d105      	bne.n	8106c06 <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
 8106bfa:	68fb      	ldr	r3, [r7, #12]
 8106bfc:	681b      	ldr	r3, [r3, #0]
 8106bfe:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
 8106c00:	68b8      	ldr	r0, [r7, #8]
 8106c02:	f001 fa19 	bl	8108038 <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
 8106c06:	697b      	ldr	r3, [r7, #20]
 8106c08:	3301      	adds	r3, #1
 8106c0a:	617b      	str	r3, [r7, #20]
 8106c0c:	697a      	ldr	r2, [r7, #20]
 8106c0e:	693b      	ldr	r3, [r7, #16]
 8106c10:	429a      	cmp	r2, r3
 8106c12:	d3e0      	bcc.n	8106bd6 <rproc_virtio_notified+0x30>
		}
	}
	return 0;
 8106c14:	2300      	movs	r3, #0
}
 8106c16:	4618      	mov	r0, r3
 8106c18:	3718      	adds	r7, #24
 8106c1a:	46bd      	mov	sp, r7
 8106c1c:	bd80      	pop	{r7, pc}

08106c1e <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
 8106c1e:	b580      	push	{r7, lr}
 8106c20:	b084      	sub	sp, #16
 8106c22:	af00      	add	r7, sp, #0
 8106c24:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
 8106c26:	687b      	ldr	r3, [r7, #4]
 8106c28:	699b      	ldr	r3, [r3, #24]
 8106c2a:	2b00      	cmp	r3, #0
 8106c2c:	d00a      	beq.n	8106c44 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
 8106c2e:	6878      	ldr	r0, [r7, #4]
 8106c30:	f7ff fe7c 	bl	810692c <rproc_virtio_get_status>
 8106c34:	4603      	mov	r3, r0
 8106c36:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
 8106c38:	7bfb      	ldrb	r3, [r7, #15]
 8106c3a:	f003 0304 	and.w	r3, r3, #4
 8106c3e:	2b00      	cmp	r3, #0
 8106c40:	d102      	bne.n	8106c48 <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
 8106c42:	e7f4      	b.n	8106c2e <rproc_virtio_wait_remote_ready+0x10>
		return;
 8106c44:	bf00      	nop
 8106c46:	e000      	b.n	8106c4a <rproc_virtio_wait_remote_ready+0x2c>
			return;
 8106c48:	bf00      	nop
	}
}
 8106c4a:	3710      	adds	r7, #16
 8106c4c:	46bd      	mov	sp, r7
 8106c4e:	bd80      	pop	{r7, pc}

08106c50 <__metal_mutex_acquire>:
{
	return 1 - atomic_flag_test_and_set(&mutex->w);
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
 8106c50:	b480      	push	{r7}
 8106c52:	b083      	sub	sp, #12
 8106c54:	af00      	add	r7, sp, #0
 8106c56:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 8106c58:	bf00      	nop
 8106c5a:	687b      	ldr	r3, [r7, #4]
 8106c5c:	2201      	movs	r2, #1
 8106c5e:	4611      	mov	r1, r2
 8106c60:	f3bf 8f5b 	dmb	ish
 8106c64:	e8d3 2f4f 	ldrexb	r2, [r3]
 8106c68:	e8c3 1f40 	strexb	r0, r1, [r3]
 8106c6c:	2800      	cmp	r0, #0
 8106c6e:	d1f9      	bne.n	8106c64 <__metal_mutex_acquire+0x14>
 8106c70:	f3bf 8f5b 	dmb	ish
 8106c74:	b2d3      	uxtb	r3, r2
 8106c76:	2b00      	cmp	r3, #0
 8106c78:	d1ef      	bne.n	8106c5a <__metal_mutex_acquire+0xa>
		;
	}
}
 8106c7a:	bf00      	nop
 8106c7c:	bf00      	nop
 8106c7e:	370c      	adds	r7, #12
 8106c80:	46bd      	mov	sp, r7
 8106c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106c86:	4770      	bx	lr

08106c88 <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
 8106c88:	b480      	push	{r7}
 8106c8a:	b083      	sub	sp, #12
 8106c8c:	af00      	add	r7, sp, #0
 8106c8e:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 8106c90:	687b      	ldr	r3, [r7, #4]
 8106c92:	f3bf 8f5b 	dmb	ish
 8106c96:	2200      	movs	r2, #0
 8106c98:	701a      	strb	r2, [r3, #0]
 8106c9a:	f3bf 8f5b 	dmb	ish
}
 8106c9e:	bf00      	nop
 8106ca0:	370c      	adds	r7, #12
 8106ca2:	46bd      	mov	sp, r7
 8106ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106ca8:	4770      	bx	lr

08106caa <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
 8106caa:	b580      	push	{r7, lr}
 8106cac:	b082      	sub	sp, #8
 8106cae:	af00      	add	r7, sp, #0
 8106cb0:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 8106cb2:	6878      	ldr	r0, [r7, #4]
 8106cb4:	f7ff ffcc 	bl	8106c50 <__metal_mutex_acquire>
}
 8106cb8:	bf00      	nop
 8106cba:	3708      	adds	r7, #8
 8106cbc:	46bd      	mov	sp, r7
 8106cbe:	bd80      	pop	{r7, pc}

08106cc0 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
 8106cc0:	b580      	push	{r7, lr}
 8106cc2:	b082      	sub	sp, #8
 8106cc4:	af00      	add	r7, sp, #0
 8106cc6:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 8106cc8:	6878      	ldr	r0, [r7, #4]
 8106cca:	f7ff ffdd 	bl	8106c88 <__metal_mutex_release>
}
 8106cce:	bf00      	nop
 8106cd0:	3708      	adds	r7, #8
 8106cd2:	46bd      	mov	sp, r7
 8106cd4:	bd80      	pop	{r7, pc}

08106cd6 <metal_list_add_before>:
{
 8106cd6:	b480      	push	{r7}
 8106cd8:	b083      	sub	sp, #12
 8106cda:	af00      	add	r7, sp, #0
 8106cdc:	6078      	str	r0, [r7, #4]
 8106cde:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8106ce0:	687b      	ldr	r3, [r7, #4]
 8106ce2:	685a      	ldr	r2, [r3, #4]
 8106ce4:	683b      	ldr	r3, [r7, #0]
 8106ce6:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 8106ce8:	683b      	ldr	r3, [r7, #0]
 8106cea:	687a      	ldr	r2, [r7, #4]
 8106cec:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 8106cee:	683b      	ldr	r3, [r7, #0]
 8106cf0:	681b      	ldr	r3, [r3, #0]
 8106cf2:	683a      	ldr	r2, [r7, #0]
 8106cf4:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 8106cf6:	683b      	ldr	r3, [r7, #0]
 8106cf8:	685b      	ldr	r3, [r3, #4]
 8106cfa:	683a      	ldr	r2, [r7, #0]
 8106cfc:	601a      	str	r2, [r3, #0]
}
 8106cfe:	bf00      	nop
 8106d00:	370c      	adds	r7, #12
 8106d02:	46bd      	mov	sp, r7
 8106d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d08:	4770      	bx	lr

08106d0a <metal_list_add_tail>:
{
 8106d0a:	b580      	push	{r7, lr}
 8106d0c:	b082      	sub	sp, #8
 8106d0e:	af00      	add	r7, sp, #0
 8106d10:	6078      	str	r0, [r7, #4]
 8106d12:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 8106d14:	6839      	ldr	r1, [r7, #0]
 8106d16:	6878      	ldr	r0, [r7, #4]
 8106d18:	f7ff ffdd 	bl	8106cd6 <metal_list_add_before>
}
 8106d1c:	bf00      	nop
 8106d1e:	3708      	adds	r7, #8
 8106d20:	46bd      	mov	sp, r7
 8106d22:	bd80      	pop	{r7, pc}

08106d24 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
 8106d24:	b480      	push	{r7}
 8106d26:	b083      	sub	sp, #12
 8106d28:	af00      	add	r7, sp, #0
 8106d2a:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
 8106d2c:	687b      	ldr	r3, [r7, #4]
 8106d2e:	681b      	ldr	r3, [r3, #0]
 8106d30:	687a      	ldr	r2, [r7, #4]
 8106d32:	6852      	ldr	r2, [r2, #4]
 8106d34:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	685b      	ldr	r3, [r3, #4]
 8106d3a:	687a      	ldr	r2, [r7, #4]
 8106d3c:	6812      	ldr	r2, [r2, #0]
 8106d3e:	601a      	str	r2, [r3, #0]
	node->next = node->prev = node;
 8106d40:	687b      	ldr	r3, [r7, #4]
 8106d42:	687a      	ldr	r2, [r7, #4]
 8106d44:	605a      	str	r2, [r3, #4]
 8106d46:	687b      	ldr	r3, [r7, #4]
 8106d48:	685a      	ldr	r2, [r3, #4]
 8106d4a:	687b      	ldr	r3, [r7, #4]
 8106d4c:	601a      	str	r2, [r3, #0]
}
 8106d4e:	bf00      	nop
 8106d50:	370c      	adds	r7, #12
 8106d52:	46bd      	mov	sp, r7
 8106d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d58:	4770      	bx	lr

08106d5a <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
 8106d5a:	b480      	push	{r7}
 8106d5c:	b083      	sub	sp, #12
 8106d5e:	af00      	add	r7, sp, #0
 8106d60:	6078      	str	r0, [r7, #4]
 8106d62:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 8106d64:	683b      	ldr	r3, [r7, #0]
 8106d66:	095b      	lsrs	r3, r3, #5
 8106d68:	009a      	lsls	r2, r3, #2
 8106d6a:	6879      	ldr	r1, [r7, #4]
 8106d6c:	440a      	add	r2, r1
 8106d6e:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8106d70:	683a      	ldr	r2, [r7, #0]
 8106d72:	f002 021f 	and.w	r2, r2, #31
 8106d76:	2001      	movs	r0, #1
 8106d78:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 8106d7c:	009b      	lsls	r3, r3, #2
 8106d7e:	6878      	ldr	r0, [r7, #4]
 8106d80:	4403      	add	r3, r0
 8106d82:	430a      	orrs	r2, r1
 8106d84:	601a      	str	r2, [r3, #0]
}
 8106d86:	bf00      	nop
 8106d88:	370c      	adds	r7, #12
 8106d8a:	46bd      	mov	sp, r7
 8106d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d90:	4770      	bx	lr

08106d92 <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
 8106d92:	b480      	push	{r7}
 8106d94:	b083      	sub	sp, #12
 8106d96:	af00      	add	r7, sp, #0
 8106d98:	6078      	str	r0, [r7, #4]
 8106d9a:	6039      	str	r1, [r7, #0]
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8106d9c:	683b      	ldr	r3, [r7, #0]
 8106d9e:	095b      	lsrs	r3, r3, #5
 8106da0:	009b      	lsls	r3, r3, #2
 8106da2:	687a      	ldr	r2, [r7, #4]
 8106da4:	4413      	add	r3, r2
 8106da6:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8106da8:	683b      	ldr	r3, [r7, #0]
 8106daa:	f003 031f 	and.w	r3, r3, #31
 8106dae:	2101      	movs	r1, #1
 8106db0:	fa01 f303 	lsl.w	r3, r1, r3
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8106db4:	4013      	ands	r3, r2
}
 8106db6:	4618      	mov	r0, r3
 8106db8:	370c      	adds	r7, #12
 8106dba:	46bd      	mov	sp, r7
 8106dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dc0:	4770      	bx	lr

08106dc2 <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
 8106dc2:	b480      	push	{r7}
 8106dc4:	b083      	sub	sp, #12
 8106dc6:	af00      	add	r7, sp, #0
 8106dc8:	6078      	str	r0, [r7, #4]
 8106dca:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 8106dcc:	683b      	ldr	r3, [r7, #0]
 8106dce:	095b      	lsrs	r3, r3, #5
 8106dd0:	009a      	lsls	r2, r3, #2
 8106dd2:	6879      	ldr	r1, [r7, #4]
 8106dd4:	440a      	add	r2, r1
 8106dd6:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8106dd8:	683a      	ldr	r2, [r7, #0]
 8106dda:	f002 021f 	and.w	r2, r2, #31
 8106dde:	2001      	movs	r0, #1
 8106de0:	fa00 f202 	lsl.w	r2, r0, r2
 8106de4:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 8106de6:	009b      	lsls	r3, r3, #2
 8106de8:	6878      	ldr	r0, [r7, #4]
 8106dea:	4403      	add	r3, r0
 8106dec:	400a      	ands	r2, r1
 8106dee:	601a      	str	r2, [r3, #0]
}
 8106df0:	bf00      	nop
 8106df2:	370c      	adds	r7, #12
 8106df4:	46bd      	mov	sp, r7
 8106df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dfa:	4770      	bx	lr

08106dfc <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
 8106dfc:	b580      	push	{r7, lr}
 8106dfe:	b082      	sub	sp, #8
 8106e00:	af00      	add	r7, sp, #0
 8106e02:	6078      	str	r0, [r7, #4]
 8106e04:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
 8106e06:	6839      	ldr	r1, [r7, #0]
 8106e08:	6878      	ldr	r0, [r7, #4]
 8106e0a:	f7ff ffc2 	bl	8106d92 <metal_bitmap_is_bit_set>
 8106e0e:	4603      	mov	r3, r0
 8106e10:	2b00      	cmp	r3, #0
 8106e12:	bf0c      	ite	eq
 8106e14:	2301      	moveq	r3, #1
 8106e16:	2300      	movne	r3, #0
 8106e18:	b2db      	uxtb	r3, r3
}
 8106e1a:	4618      	mov	r0, r3
 8106e1c:	3708      	adds	r7, #8
 8106e1e:	46bd      	mov	sp, r7
 8106e20:	bd80      	pop	{r7, pc}

08106e22 <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
 8106e22:	b580      	push	{r7, lr}
 8106e24:	b086      	sub	sp, #24
 8106e26:	af00      	add	r7, sp, #0
 8106e28:	60f8      	str	r0, [r7, #12]
 8106e2a:	60b9      	str	r1, [r7, #8]
 8106e2c:	607a      	str	r2, [r7, #4]
	unsigned int bit;
	for (bit = start;
 8106e2e:	68bb      	ldr	r3, [r7, #8]
 8106e30:	617b      	str	r3, [r7, #20]
 8106e32:	e002      	b.n	8106e3a <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit ++)
 8106e34:	697b      	ldr	r3, [r7, #20]
 8106e36:	3301      	adds	r3, #1
 8106e38:	617b      	str	r3, [r7, #20]
	for (bit = start;
 8106e3a:	697a      	ldr	r2, [r7, #20]
 8106e3c:	687b      	ldr	r3, [r7, #4]
 8106e3e:	429a      	cmp	r2, r3
 8106e40:	d207      	bcs.n	8106e52 <metal_bitmap_next_clear_bit+0x30>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
 8106e42:	697b      	ldr	r3, [r7, #20]
 8106e44:	4619      	mov	r1, r3
 8106e46:	68f8      	ldr	r0, [r7, #12]
 8106e48:	f7ff ffd8 	bl	8106dfc <metal_bitmap_is_bit_clear>
 8106e4c:	4603      	mov	r3, r0
 8106e4e:	2b00      	cmp	r3, #0
 8106e50:	d0f0      	beq.n	8106e34 <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
 8106e52:	697b      	ldr	r3, [r7, #20]
}
 8106e54:	4618      	mov	r0, r3
 8106e56:	3718      	adds	r7, #24
 8106e58:	46bd      	mov	sp, r7
 8106e5a:	bd80      	pop	{r7, pc}

08106e5c <rpmsg_init_ept>:
static inline void rpmsg_init_ept(struct rpmsg_endpoint *ept,
				  const char *name,
				  uint32_t src, uint32_t dest,
				  rpmsg_ept_cb cb,
				  rpmsg_ns_unbind_cb ns_unbind_cb)
{
 8106e5c:	b580      	push	{r7, lr}
 8106e5e:	b084      	sub	sp, #16
 8106e60:	af00      	add	r7, sp, #0
 8106e62:	60f8      	str	r0, [r7, #12]
 8106e64:	60b9      	str	r1, [r7, #8]
 8106e66:	607a      	str	r2, [r7, #4]
 8106e68:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 8106e6a:	68fb      	ldr	r3, [r7, #12]
 8106e6c:	2220      	movs	r2, #32
 8106e6e:	68b9      	ldr	r1, [r7, #8]
 8106e70:	4618      	mov	r0, r3
 8106e72:	f004 fc87 	bl	810b784 <strncpy>
	ept->addr = src;
 8106e76:	68fb      	ldr	r3, [r7, #12]
 8106e78:	687a      	ldr	r2, [r7, #4]
 8106e7a:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8106e7c:	68fb      	ldr	r3, [r7, #12]
 8106e7e:	683a      	ldr	r2, [r7, #0]
 8106e80:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 8106e82:	68fb      	ldr	r3, [r7, #12]
 8106e84:	69ba      	ldr	r2, [r7, #24]
 8106e86:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 8106e88:	68fb      	ldr	r3, [r7, #12]
 8106e8a:	69fa      	ldr	r2, [r7, #28]
 8106e8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8106e8e:	bf00      	nop
 8106e90:	3710      	adds	r7, #16
 8106e92:	46bd      	mov	sp, r7
 8106e94:	bd80      	pop	{r7, pc}

08106e96 <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
 8106e96:	b580      	push	{r7, lr}
 8106e98:	b084      	sub	sp, #16
 8106e9a:	af00      	add	r7, sp, #0
 8106e9c:	6078      	str	r0, [r7, #4]
 8106e9e:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
 8106ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8106ea4:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
 8106ea6:	683b      	ldr	r3, [r7, #0]
 8106ea8:	461a      	mov	r2, r3
 8106eaa:	2100      	movs	r1, #0
 8106eac:	6878      	ldr	r0, [r7, #4]
 8106eae:	f7ff ffb8 	bl	8106e22 <metal_bitmap_next_clear_bit>
 8106eb2:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
 8106eb4:	683b      	ldr	r3, [r7, #0]
 8106eb6:	68ba      	ldr	r2, [r7, #8]
 8106eb8:	429a      	cmp	r2, r3
 8106eba:	d206      	bcs.n	8106eca <rpmsg_get_address+0x34>
		addr = nextbit;
 8106ebc:	68bb      	ldr	r3, [r7, #8]
 8106ebe:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
 8106ec0:	68bb      	ldr	r3, [r7, #8]
 8106ec2:	4619      	mov	r1, r3
 8106ec4:	6878      	ldr	r0, [r7, #4]
 8106ec6:	f7ff ff48 	bl	8106d5a <metal_bitmap_set_bit>
	}

	return addr;
 8106eca:	68fb      	ldr	r3, [r7, #12]
}
 8106ecc:	4618      	mov	r0, r3
 8106ece:	3710      	adds	r7, #16
 8106ed0:	46bd      	mov	sp, r7
 8106ed2:	bd80      	pop	{r7, pc}

08106ed4 <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
 8106ed4:	b580      	push	{r7, lr}
 8106ed6:	b084      	sub	sp, #16
 8106ed8:	af00      	add	r7, sp, #0
 8106eda:	60f8      	str	r0, [r7, #12]
 8106edc:	60b9      	str	r1, [r7, #8]
 8106ede:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8106ee0:	687a      	ldr	r2, [r7, #4]
 8106ee2:	68bb      	ldr	r3, [r7, #8]
 8106ee4:	429a      	cmp	r2, r3
 8106ee6:	da03      	bge.n	8106ef0 <rpmsg_release_address+0x1c>
		metal_bitmap_clear_bit(bitmap, addr);
 8106ee8:	6879      	ldr	r1, [r7, #4]
 8106eea:	68f8      	ldr	r0, [r7, #12]
 8106eec:	f7ff ff69 	bl	8106dc2 <metal_bitmap_clear_bit>
}
 8106ef0:	bf00      	nop
 8106ef2:	3710      	adds	r7, #16
 8106ef4:	46bd      	mov	sp, r7
 8106ef6:	bd80      	pop	{r7, pc}

08106ef8 <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
 8106ef8:	b580      	push	{r7, lr}
 8106efa:	b084      	sub	sp, #16
 8106efc:	af00      	add	r7, sp, #0
 8106efe:	60f8      	str	r0, [r7, #12]
 8106f00:	60b9      	str	r1, [r7, #8]
 8106f02:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8106f04:	687a      	ldr	r2, [r7, #4]
 8106f06:	68bb      	ldr	r3, [r7, #8]
 8106f08:	429a      	cmp	r2, r3
 8106f0a:	da05      	bge.n	8106f18 <rpmsg_is_address_set+0x20>
		return metal_bitmap_is_bit_set(bitmap, addr);
 8106f0c:	6879      	ldr	r1, [r7, #4]
 8106f0e:	68f8      	ldr	r0, [r7, #12]
 8106f10:	f7ff ff3f 	bl	8106d92 <metal_bitmap_is_bit_set>
 8106f14:	4603      	mov	r3, r0
 8106f16:	e000      	b.n	8106f1a <rpmsg_is_address_set+0x22>
	else
		return RPMSG_ERR_PARAM;
 8106f18:	4b02      	ldr	r3, [pc, #8]	; (8106f24 <rpmsg_is_address_set+0x2c>)
}
 8106f1a:	4618      	mov	r0, r3
 8106f1c:	3710      	adds	r7, #16
 8106f1e:	46bd      	mov	sp, r7
 8106f20:	bd80      	pop	{r7, pc}
 8106f22:	bf00      	nop
 8106f24:	fffff82d 	.word	0xfffff82d

08106f28 <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
 8106f28:	b580      	push	{r7, lr}
 8106f2a:	b084      	sub	sp, #16
 8106f2c:	af00      	add	r7, sp, #0
 8106f2e:	60f8      	str	r0, [r7, #12]
 8106f30:	60b9      	str	r1, [r7, #8]
 8106f32:	607a      	str	r2, [r7, #4]
	if (addr < size) {
 8106f34:	687a      	ldr	r2, [r7, #4]
 8106f36:	68bb      	ldr	r3, [r7, #8]
 8106f38:	429a      	cmp	r2, r3
 8106f3a:	da05      	bge.n	8106f48 <rpmsg_set_address+0x20>
		metal_bitmap_set_bit(bitmap, addr);
 8106f3c:	6879      	ldr	r1, [r7, #4]
 8106f3e:	68f8      	ldr	r0, [r7, #12]
 8106f40:	f7ff ff0b 	bl	8106d5a <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
 8106f44:	2300      	movs	r3, #0
 8106f46:	e000      	b.n	8106f4a <rpmsg_set_address+0x22>
	} else {
		return RPMSG_ERR_PARAM;
 8106f48:	4b02      	ldr	r3, [pc, #8]	; (8106f54 <rpmsg_set_address+0x2c>)
	}
}
 8106f4a:	4618      	mov	r0, r3
 8106f4c:	3710      	adds	r7, #16
 8106f4e:	46bd      	mov	sp, r7
 8106f50:	bd80      	pop	{r7, pc}
 8106f52:	bf00      	nop
 8106f54:	fffff82d 	.word	0xfffff82d

08106f58 <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int size,
			      int wait)
{
 8106f58:	b590      	push	{r4, r7, lr}
 8106f5a:	b089      	sub	sp, #36	; 0x24
 8106f5c:	af02      	add	r7, sp, #8
 8106f5e:	60f8      	str	r0, [r7, #12]
 8106f60:	60b9      	str	r1, [r7, #8]
 8106f62:	607a      	str	r2, [r7, #4]
 8106f64:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
 8106f66:	68fb      	ldr	r3, [r7, #12]
 8106f68:	2b00      	cmp	r3, #0
 8106f6a:	d00a      	beq.n	8106f82 <rpmsg_send_offchannel_raw+0x2a>
 8106f6c:	68fb      	ldr	r3, [r7, #12]
 8106f6e:	6a1b      	ldr	r3, [r3, #32]
 8106f70:	2b00      	cmp	r3, #0
 8106f72:	d006      	beq.n	8106f82 <rpmsg_send_offchannel_raw+0x2a>
 8106f74:	683b      	ldr	r3, [r7, #0]
 8106f76:	2b00      	cmp	r3, #0
 8106f78:	d003      	beq.n	8106f82 <rpmsg_send_offchannel_raw+0x2a>
 8106f7a:	687b      	ldr	r3, [r7, #4]
 8106f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106f80:	d101      	bne.n	8106f86 <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
 8106f82:	4b0d      	ldr	r3, [pc, #52]	; (8106fb8 <rpmsg_send_offchannel_raw+0x60>)
 8106f84:	e014      	b.n	8106fb0 <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
 8106f86:	68fb      	ldr	r3, [r7, #12]
 8106f88:	6a1b      	ldr	r3, [r3, #32]
 8106f8a:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
 8106f8c:	697b      	ldr	r3, [r7, #20]
 8106f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8106f90:	2b00      	cmp	r3, #0
 8106f92:	d00c      	beq.n	8106fae <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
 8106f94:	697b      	ldr	r3, [r7, #20]
 8106f96:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8106f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106f9a:	9301      	str	r3, [sp, #4]
 8106f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106f9e:	9300      	str	r3, [sp, #0]
 8106fa0:	683b      	ldr	r3, [r7, #0]
 8106fa2:	687a      	ldr	r2, [r7, #4]
 8106fa4:	68b9      	ldr	r1, [r7, #8]
 8106fa6:	6978      	ldr	r0, [r7, #20]
 8106fa8:	47a0      	blx	r4
 8106faa:	4603      	mov	r3, r0
 8106fac:	e000      	b.n	8106fb0 <rpmsg_send_offchannel_raw+0x58>
						      size, wait);

	return RPMSG_ERR_PARAM;
 8106fae:	4b02      	ldr	r3, [pc, #8]	; (8106fb8 <rpmsg_send_offchannel_raw+0x60>)
}
 8106fb0:	4618      	mov	r0, r3
 8106fb2:	371c      	adds	r7, #28
 8106fb4:	46bd      	mov	sp, r7
 8106fb6:	bd90      	pop	{r4, r7, pc}
 8106fb8:	fffff82d 	.word	0xfffff82d

08106fbc <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
 8106fbc:	b580      	push	{r7, lr}
 8106fbe:	b090      	sub	sp, #64	; 0x40
 8106fc0:	af02      	add	r7, sp, #8
 8106fc2:	6078      	str	r0, [r7, #4]
 8106fc4:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
 8106fc6:	683b      	ldr	r3, [r7, #0]
 8106fc8:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
 8106fca:	687b      	ldr	r3, [r7, #4]
 8106fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106fce:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
 8106fd0:	6879      	ldr	r1, [r7, #4]
 8106fd2:	f107 030c 	add.w	r3, r7, #12
 8106fd6:	2220      	movs	r2, #32
 8106fd8:	4618      	mov	r0, r3
 8106fda:	f004 fbd3 	bl	810b784 <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
 8106fde:	687b      	ldr	r3, [r7, #4]
 8106fe0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8106fe2:	f107 030c 	add.w	r3, r7, #12
 8106fe6:	2201      	movs	r2, #1
 8106fe8:	9201      	str	r2, [sp, #4]
 8106fea:	2228      	movs	r2, #40	; 0x28
 8106fec:	9200      	str	r2, [sp, #0]
 8106fee:	2235      	movs	r2, #53	; 0x35
 8106ff0:	6878      	ldr	r0, [r7, #4]
 8106ff2:	f7ff ffb1 	bl	8106f58 <rpmsg_send_offchannel_raw>
 8106ff6:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
 8106ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106ffa:	2b00      	cmp	r3, #0
 8106ffc:	da01      	bge.n	8107002 <rpmsg_send_ns_message+0x46>
		return ret;
 8106ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107000:	e000      	b.n	8107004 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
 8107002:	2300      	movs	r3, #0
}
 8107004:	4618      	mov	r0, r3
 8107006:	3738      	adds	r7, #56	; 0x38
 8107008:	46bd      	mov	sp, r7
 810700a:	bd80      	pop	{r7, pc}

0810700c <rpmsg_get_endpoint>:

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
 810700c:	b580      	push	{r7, lr}
 810700e:	b088      	sub	sp, #32
 8107010:	af00      	add	r7, sp, #0
 8107012:	60f8      	str	r0, [r7, #12]
 8107014:	60b9      	str	r1, [r7, #8]
 8107016:	607a      	str	r2, [r7, #4]
 8107018:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
 810701a:	68fb      	ldr	r3, [r7, #12]
 810701c:	681b      	ldr	r3, [r3, #0]
 810701e:	61fb      	str	r3, [r7, #28]
 8107020:	e04b      	b.n	81070ba <rpmsg_get_endpoint+0xae>
		int name_match = 0;
 8107022:	2300      	movs	r3, #0
 8107024:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
 8107026:	69fb      	ldr	r3, [r7, #28]
 8107028:	3b34      	subs	r3, #52	; 0x34
 810702a:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
 810702c:	687b      	ldr	r3, [r7, #4]
 810702e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107032:	d006      	beq.n	8107042 <rpmsg_get_endpoint+0x36>
 8107034:	697b      	ldr	r3, [r7, #20]
 8107036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107038:	687a      	ldr	r2, [r7, #4]
 810703a:	429a      	cmp	r2, r3
 810703c:	d101      	bne.n	8107042 <rpmsg_get_endpoint+0x36>
			return ept;
 810703e:	697b      	ldr	r3, [r7, #20]
 8107040:	e040      	b.n	81070c4 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
 8107042:	697b      	ldr	r3, [r7, #20]
 8107044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107046:	687a      	ldr	r2, [r7, #4]
 8107048:	429a      	cmp	r2, r3
 810704a:	d106      	bne.n	810705a <rpmsg_get_endpoint+0x4e>
 810704c:	697b      	ldr	r3, [r7, #20]
 810704e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107050:	683a      	ldr	r2, [r7, #0]
 8107052:	429a      	cmp	r2, r3
 8107054:	d101      	bne.n	810705a <rpmsg_get_endpoint+0x4e>
			return ept;
 8107056:	697b      	ldr	r3, [r7, #20]
 8107058:	e034      	b.n	81070c4 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
 810705a:	68bb      	ldr	r3, [r7, #8]
 810705c:	2b00      	cmp	r3, #0
 810705e:	d00c      	beq.n	810707a <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
 8107060:	697b      	ldr	r3, [r7, #20]
 8107062:	2220      	movs	r2, #32
 8107064:	68b9      	ldr	r1, [r7, #8]
 8107066:	4618      	mov	r0, r3
 8107068:	f004 fb7a 	bl	810b760 <strncmp>
 810706c:	4603      	mov	r3, r0
 810706e:	2b00      	cmp	r3, #0
 8107070:	bf0c      	ite	eq
 8107072:	2301      	moveq	r3, #1
 8107074:	2300      	movne	r3, #0
 8107076:	b2db      	uxtb	r3, r3
 8107078:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
 810707a:	68bb      	ldr	r3, [r7, #8]
 810707c:	2b00      	cmp	r3, #0
 810707e:	d018      	beq.n	81070b2 <rpmsg_get_endpoint+0xa6>
 8107080:	69bb      	ldr	r3, [r7, #24]
 8107082:	2b00      	cmp	r3, #0
 8107084:	d015      	beq.n	81070b2 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address*/
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
 8107086:	683b      	ldr	r3, [r7, #0]
 8107088:	f1b3 3fff 	cmp.w	r3, #4294967295
 810708c:	d006      	beq.n	810709c <rpmsg_get_endpoint+0x90>
 810708e:	697b      	ldr	r3, [r7, #20]
 8107090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107092:	683a      	ldr	r2, [r7, #0]
 8107094:	429a      	cmp	r2, r3
 8107096:	d101      	bne.n	810709c <rpmsg_get_endpoint+0x90>
			return ept;
 8107098:	697b      	ldr	r3, [r7, #20]
 810709a:	e013      	b.n	81070c4 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept*/
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
 810709c:	687b      	ldr	r3, [r7, #4]
 810709e:	f1b3 3fff 	cmp.w	r3, #4294967295
 81070a2:	d107      	bne.n	81070b4 <rpmsg_get_endpoint+0xa8>
 81070a4:	697b      	ldr	r3, [r7, #20]
 81070a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81070a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81070ac:	d102      	bne.n	81070b4 <rpmsg_get_endpoint+0xa8>
			return ept;
 81070ae:	697b      	ldr	r3, [r7, #20]
 81070b0:	e008      	b.n	81070c4 <rpmsg_get_endpoint+0xb8>
			continue;
 81070b2:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
 81070b4:	69fb      	ldr	r3, [r7, #28]
 81070b6:	681b      	ldr	r3, [r3, #0]
 81070b8:	61fb      	str	r3, [r7, #28]
 81070ba:	68fb      	ldr	r3, [r7, #12]
 81070bc:	69fa      	ldr	r2, [r7, #28]
 81070be:	429a      	cmp	r2, r3
 81070c0:	d1af      	bne.n	8107022 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
 81070c2:	2300      	movs	r3, #0
}
 81070c4:	4618      	mov	r0, r3
 81070c6:	3720      	adds	r7, #32
 81070c8:	46bd      	mov	sp, r7
 81070ca:	bd80      	pop	{r7, pc}

081070cc <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
 81070cc:	b580      	push	{r7, lr}
 81070ce:	b084      	sub	sp, #16
 81070d0:	af00      	add	r7, sp, #0
 81070d2:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev;

	if (!ept)
 81070d4:	687b      	ldr	r3, [r7, #4]
 81070d6:	2b00      	cmp	r3, #0
 81070d8:	d016      	beq.n	8107108 <rpmsg_unregister_endpoint+0x3c>
		return;

	rdev = ept->rdev;
 81070da:	687b      	ldr	r3, [r7, #4]
 81070dc:	6a1b      	ldr	r3, [r3, #32]
 81070de:	60fb      	str	r3, [r7, #12]

	if (ept->addr != RPMSG_ADDR_ANY)
 81070e0:	687b      	ldr	r3, [r7, #4]
 81070e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81070e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81070e8:	d008      	beq.n	81070fc <rpmsg_unregister_endpoint+0x30>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 81070ea:	68fb      	ldr	r3, [r7, #12]
 81070ec:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
 81070f0:	687b      	ldr	r3, [r7, #4]
 81070f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 81070f4:	461a      	mov	r2, r3
 81070f6:	2180      	movs	r1, #128	; 0x80
 81070f8:	f7ff feec 	bl	8106ed4 <rpmsg_release_address>
	metal_list_del(&ept->node);
 81070fc:	687b      	ldr	r3, [r7, #4]
 81070fe:	3334      	adds	r3, #52	; 0x34
 8107100:	4618      	mov	r0, r3
 8107102:	f7ff fe0f 	bl	8106d24 <metal_list_del>
 8107106:	e000      	b.n	810710a <rpmsg_unregister_endpoint+0x3e>
		return;
 8107108:	bf00      	nop
}
 810710a:	3710      	adds	r7, #16
 810710c:	46bd      	mov	sp, r7
 810710e:	bd80      	pop	{r7, pc}

08107110 <rpmsg_register_endpoint>:

int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept)
{
 8107110:	b580      	push	{r7, lr}
 8107112:	b082      	sub	sp, #8
 8107114:	af00      	add	r7, sp, #0
 8107116:	6078      	str	r0, [r7, #4]
 8107118:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
 810711a:	683b      	ldr	r3, [r7, #0]
 810711c:	687a      	ldr	r2, [r7, #4]
 810711e:	621a      	str	r2, [r3, #32]

	metal_list_add_tail(&rdev->endpoints, &ept->node);
 8107120:	687a      	ldr	r2, [r7, #4]
 8107122:	683b      	ldr	r3, [r7, #0]
 8107124:	3334      	adds	r3, #52	; 0x34
 8107126:	4619      	mov	r1, r3
 8107128:	4610      	mov	r0, r2
 810712a:	f7ff fdee 	bl	8106d0a <metal_list_add_tail>
	return RPMSG_SUCCESS;
 810712e:	2300      	movs	r3, #0
}
 8107130:	4618      	mov	r0, r3
 8107132:	3708      	adds	r7, #8
 8107134:	46bd      	mov	sp, r7
 8107136:	bd80      	pop	{r7, pc}

08107138 <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
 8107138:	b580      	push	{r7, lr}
 810713a:	b088      	sub	sp, #32
 810713c:	af02      	add	r7, sp, #8
 810713e:	60f8      	str	r0, [r7, #12]
 8107140:	60b9      	str	r1, [r7, #8]
 8107142:	607a      	str	r2, [r7, #4]
 8107144:	603b      	str	r3, [r7, #0]
	int status;
	uint32_t addr = src;
 8107146:	683b      	ldr	r3, [r7, #0]
 8107148:	613b      	str	r3, [r7, #16]

	if (!ept)
 810714a:	68fb      	ldr	r3, [r7, #12]
 810714c:	2b00      	cmp	r3, #0
 810714e:	d101      	bne.n	8107154 <rpmsg_create_ept+0x1c>
		return RPMSG_ERR_PARAM;
 8107150:	4b37      	ldr	r3, [pc, #220]	; (8107230 <rpmsg_create_ept+0xf8>)
 8107152:	e068      	b.n	8107226 <rpmsg_create_ept+0xee>

	metal_mutex_acquire(&rdev->lock);
 8107154:	68bb      	ldr	r3, [r7, #8]
 8107156:	3358      	adds	r3, #88	; 0x58
 8107158:	4618      	mov	r0, r3
 810715a:	f7ff fda6 	bl	8106caa <metal_mutex_acquire>
	if (src != RPMSG_ADDR_ANY) {
 810715e:	683b      	ldr	r3, [r7, #0]
 8107160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107164:	d018      	beq.n	8107198 <rpmsg_create_ept+0x60>
		status = rpmsg_is_address_set(rdev->bitmap,
 8107166:	68bb      	ldr	r3, [r7, #8]
 8107168:	3348      	adds	r3, #72	; 0x48
 810716a:	683a      	ldr	r2, [r7, #0]
 810716c:	2180      	movs	r1, #128	; 0x80
 810716e:	4618      	mov	r0, r3
 8107170:	f7ff fec2 	bl	8106ef8 <rpmsg_is_address_set>
 8107174:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
 8107176:	697b      	ldr	r3, [r7, #20]
 8107178:	2b00      	cmp	r3, #0
 810717a:	d107      	bne.n	810718c <rpmsg_create_ept+0x54>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 810717c:	68bb      	ldr	r3, [r7, #8]
 810717e:	3348      	adds	r3, #72	; 0x48
 8107180:	683a      	ldr	r2, [r7, #0]
 8107182:	2180      	movs	r1, #128	; 0x80
 8107184:	4618      	mov	r0, r3
 8107186:	f7ff fecf 	bl	8106f28 <rpmsg_set_address>
 810718a:	e00c      	b.n	81071a6 <rpmsg_create_ept+0x6e>
					  src);
		} else if (status > 0) {
 810718c:	697b      	ldr	r3, [r7, #20]
 810718e:	2b00      	cmp	r3, #0
 8107190:	dd40      	ble.n	8107214 <rpmsg_create_ept+0xdc>
			status = RPMSG_SUCCESS;
 8107192:	2300      	movs	r3, #0
 8107194:	617b      	str	r3, [r7, #20]
			goto ret_status;
 8107196:	e040      	b.n	810721a <rpmsg_create_ept+0xe2>
		} else {
			goto ret_status;
		}
	} else {
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
 8107198:	68bb      	ldr	r3, [r7, #8]
 810719a:	3348      	adds	r3, #72	; 0x48
 810719c:	2180      	movs	r1, #128	; 0x80
 810719e:	4618      	mov	r0, r3
 81071a0:	f7ff fe79 	bl	8106e96 <rpmsg_get_address>
 81071a4:	6138      	str	r0, [r7, #16]
	}

	rpmsg_init_ept(ept, name, addr, dest, cb, unbind_cb);
 81071a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81071a8:	9301      	str	r3, [sp, #4]
 81071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81071ac:	9300      	str	r3, [sp, #0]
 81071ae:	6a3b      	ldr	r3, [r7, #32]
 81071b0:	693a      	ldr	r2, [r7, #16]
 81071b2:	6879      	ldr	r1, [r7, #4]
 81071b4:	68f8      	ldr	r0, [r7, #12]
 81071b6:	f7ff fe51 	bl	8106e5c <rpmsg_init_ept>

	status = rpmsg_register_endpoint(rdev, ept);
 81071ba:	68f9      	ldr	r1, [r7, #12]
 81071bc:	68b8      	ldr	r0, [r7, #8]
 81071be:	f7ff ffa7 	bl	8107110 <rpmsg_register_endpoint>
 81071c2:	6178      	str	r0, [r7, #20]
	if (status < 0)
 81071c4:	697b      	ldr	r3, [r7, #20]
 81071c6:	2b00      	cmp	r3, #0
 81071c8:	da06      	bge.n	81071d8 <rpmsg_create_ept+0xa0>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE, addr);
 81071ca:	68bb      	ldr	r3, [r7, #8]
 81071cc:	3348      	adds	r3, #72	; 0x48
 81071ce:	693a      	ldr	r2, [r7, #16]
 81071d0:	2180      	movs	r1, #128	; 0x80
 81071d2:	4618      	mov	r0, r3
 81071d4:	f7ff fe7e 	bl	8106ed4 <rpmsg_release_address>

	if (!status  && ept->dest_addr == RPMSG_ADDR_ANY) {
 81071d8:	697b      	ldr	r3, [r7, #20]
 81071da:	2b00      	cmp	r3, #0
 81071dc:	d11c      	bne.n	8107218 <rpmsg_create_ept+0xe0>
 81071de:	68fb      	ldr	r3, [r7, #12]
 81071e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81071e6:	d117      	bne.n	8107218 <rpmsg_create_ept+0xe0>
		/* Send NS announcement to remote processor */
		metal_mutex_release(&rdev->lock);
 81071e8:	68bb      	ldr	r3, [r7, #8]
 81071ea:	3358      	adds	r3, #88	; 0x58
 81071ec:	4618      	mov	r0, r3
 81071ee:	f7ff fd67 	bl	8106cc0 <metal_mutex_release>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
 81071f2:	2100      	movs	r1, #0
 81071f4:	68f8      	ldr	r0, [r7, #12]
 81071f6:	f7ff fee1 	bl	8106fbc <rpmsg_send_ns_message>
 81071fa:	6178      	str	r0, [r7, #20]
		metal_mutex_acquire(&rdev->lock);
 81071fc:	68bb      	ldr	r3, [r7, #8]
 81071fe:	3358      	adds	r3, #88	; 0x58
 8107200:	4618      	mov	r0, r3
 8107202:	f7ff fd52 	bl	8106caa <metal_mutex_acquire>
		if (status)
 8107206:	697b      	ldr	r3, [r7, #20]
 8107208:	2b00      	cmp	r3, #0
 810720a:	d005      	beq.n	8107218 <rpmsg_create_ept+0xe0>
			rpmsg_unregister_endpoint(ept);
 810720c:	68f8      	ldr	r0, [r7, #12]
 810720e:	f7ff ff5d 	bl	81070cc <rpmsg_unregister_endpoint>
 8107212:	e002      	b.n	810721a <rpmsg_create_ept+0xe2>
			goto ret_status;
 8107214:	bf00      	nop
 8107216:	e000      	b.n	810721a <rpmsg_create_ept+0xe2>
	}

ret_status:
 8107218:	bf00      	nop
	metal_mutex_release(&rdev->lock);
 810721a:	68bb      	ldr	r3, [r7, #8]
 810721c:	3358      	adds	r3, #88	; 0x58
 810721e:	4618      	mov	r0, r3
 8107220:	f7ff fd4e 	bl	8106cc0 <metal_mutex_release>
	return status;
 8107224:	697b      	ldr	r3, [r7, #20]
}
 8107226:	4618      	mov	r0, r3
 8107228:	3718      	adds	r7, #24
 810722a:	46bd      	mov	sp, r7
 810722c:	bd80      	pop	{r7, pc}
 810722e:	bf00      	nop
 8107230:	fffff82d 	.word	0xfffff82d

08107234 <__metal_cache_invalidate>:
{
 8107234:	b580      	push	{r7, lr}
 8107236:	b082      	sub	sp, #8
 8107238:	af00      	add	r7, sp, #0
 810723a:	6078      	str	r0, [r7, #4]
 810723c:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 810723e:	6839      	ldr	r1, [r7, #0]
 8107240:	6878      	ldr	r0, [r7, #4]
 8107242:	f000 fc56 	bl	8107af2 <metal_machine_cache_invalidate>
}
 8107246:	bf00      	nop
 8107248:	3708      	adds	r7, #8
 810724a:	46bd      	mov	sp, r7
 810724c:	bd80      	pop	{r7, pc}

0810724e <metal_cache_invalidate>:
{
 810724e:	b580      	push	{r7, lr}
 8107250:	b082      	sub	sp, #8
 8107252:	af00      	add	r7, sp, #0
 8107254:	6078      	str	r0, [r7, #4]
 8107256:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8107258:	6839      	ldr	r1, [r7, #0]
 810725a:	6878      	ldr	r0, [r7, #4]
 810725c:	f7ff ffea 	bl	8107234 <__metal_cache_invalidate>
}
 8107260:	bf00      	nop
 8107262:	3708      	adds	r7, #8
 8107264:	46bd      	mov	sp, r7
 8107266:	bd80      	pop	{r7, pc}

08107268 <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
 8107268:	b480      	push	{r7}
 810726a:	b083      	sub	sp, #12
 810726c:	af00      	add	r7, sp, #0
 810726e:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
 8107270:	2300      	movs	r3, #0
}
 8107272:	4618      	mov	r0, r3
 8107274:	370c      	adds	r7, #12
 8107276:	46bd      	mov	sp, r7
 8107278:	f85d 7b04 	ldr.w	r7, [sp], #4
 810727c:	4770      	bx	lr

0810727e <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
 810727e:	b580      	push	{r7, lr}
 8107280:	b082      	sub	sp, #8
 8107282:	af00      	add	r7, sp, #0
 8107284:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
 8107286:	6878      	ldr	r0, [r7, #4]
 8107288:	f7ff ffee 	bl	8107268 <__metal_sleep_usec>
 810728c:	4603      	mov	r3, r0
}
 810728e:	4618      	mov	r0, r3
 8107290:	3708      	adds	r7, #8
 8107292:	46bd      	mov	sp, r7
 8107294:	bd80      	pop	{r7, pc}

08107296 <metal_list_init>:
{
 8107296:	b480      	push	{r7}
 8107298:	b083      	sub	sp, #12
 810729a:	af00      	add	r7, sp, #0
 810729c:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 810729e:	687b      	ldr	r3, [r7, #4]
 81072a0:	687a      	ldr	r2, [r7, #4]
 81072a2:	605a      	str	r2, [r3, #4]
 81072a4:	687b      	ldr	r3, [r7, #4]
 81072a6:	685a      	ldr	r2, [r3, #4]
 81072a8:	687b      	ldr	r3, [r7, #4]
 81072aa:	601a      	str	r2, [r3, #0]
}
 81072ac:	bf00      	nop
 81072ae:	370c      	adds	r7, #12
 81072b0:	46bd      	mov	sp, r7
 81072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072b6:	4770      	bx	lr

081072b8 <metal_io_virt_to_offset>:
{
 81072b8:	b480      	push	{r7}
 81072ba:	b085      	sub	sp, #20
 81072bc:	af00      	add	r7, sp, #0
 81072be:	6078      	str	r0, [r7, #4]
 81072c0:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 81072c2:	687b      	ldr	r3, [r7, #4]
 81072c4:	681b      	ldr	r3, [r3, #0]
 81072c6:	683a      	ldr	r2, [r7, #0]
 81072c8:	1ad3      	subs	r3, r2, r3
 81072ca:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 81072cc:	687b      	ldr	r3, [r7, #4]
 81072ce:	689b      	ldr	r3, [r3, #8]
 81072d0:	68fa      	ldr	r2, [r7, #12]
 81072d2:	429a      	cmp	r2, r3
 81072d4:	d201      	bcs.n	81072da <metal_io_virt_to_offset+0x22>
 81072d6:	68fb      	ldr	r3, [r7, #12]
 81072d8:	e001      	b.n	81072de <metal_io_virt_to_offset+0x26>
 81072da:	f04f 33ff 	mov.w	r3, #4294967295
}
 81072de:	4618      	mov	r0, r3
 81072e0:	3714      	adds	r7, #20
 81072e2:	46bd      	mov	sp, r7
 81072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072e8:	4770      	bx	lr

081072ea <__metal_mutex_init>:
{
 81072ea:	b480      	push	{r7}
 81072ec:	b085      	sub	sp, #20
 81072ee:	af00      	add	r7, sp, #0
 81072f0:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, 0);
 81072f2:	687b      	ldr	r3, [r7, #4]
 81072f4:	60fb      	str	r3, [r7, #12]
 81072f6:	2300      	movs	r3, #0
 81072f8:	60bb      	str	r3, [r7, #8]
 81072fa:	68bb      	ldr	r3, [r7, #8]
 81072fc:	461a      	mov	r2, r3
 81072fe:	68fb      	ldr	r3, [r7, #12]
 8107300:	f3bf 8f5b 	dmb	ish
 8107304:	601a      	str	r2, [r3, #0]
 8107306:	f3bf 8f5b 	dmb	ish
}
 810730a:	bf00      	nop
 810730c:	3714      	adds	r7, #20
 810730e:	46bd      	mov	sp, r7
 8107310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107314:	4770      	bx	lr

08107316 <__metal_mutex_acquire>:
{
 8107316:	b480      	push	{r7}
 8107318:	b083      	sub	sp, #12
 810731a:	af00      	add	r7, sp, #0
 810731c:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 810731e:	bf00      	nop
 8107320:	687b      	ldr	r3, [r7, #4]
 8107322:	2201      	movs	r2, #1
 8107324:	4611      	mov	r1, r2
 8107326:	f3bf 8f5b 	dmb	ish
 810732a:	e8d3 2f4f 	ldrexb	r2, [r3]
 810732e:	e8c3 1f40 	strexb	r0, r1, [r3]
 8107332:	2800      	cmp	r0, #0
 8107334:	d1f9      	bne.n	810732a <__metal_mutex_acquire+0x14>
 8107336:	f3bf 8f5b 	dmb	ish
 810733a:	b2d3      	uxtb	r3, r2
 810733c:	2b00      	cmp	r3, #0
 810733e:	d1ef      	bne.n	8107320 <__metal_mutex_acquire+0xa>
}
 8107340:	bf00      	nop
 8107342:	bf00      	nop
 8107344:	370c      	adds	r7, #12
 8107346:	46bd      	mov	sp, r7
 8107348:	f85d 7b04 	ldr.w	r7, [sp], #4
 810734c:	4770      	bx	lr

0810734e <__metal_mutex_release>:
{
 810734e:	b480      	push	{r7}
 8107350:	b083      	sub	sp, #12
 8107352:	af00      	add	r7, sp, #0
 8107354:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 8107356:	687b      	ldr	r3, [r7, #4]
 8107358:	f3bf 8f5b 	dmb	ish
 810735c:	2200      	movs	r2, #0
 810735e:	701a      	strb	r2, [r3, #0]
 8107360:	f3bf 8f5b 	dmb	ish
}
 8107364:	bf00      	nop
 8107366:	370c      	adds	r7, #12
 8107368:	46bd      	mov	sp, r7
 810736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810736e:	4770      	bx	lr

08107370 <metal_mutex_init>:
{
 8107370:	b580      	push	{r7, lr}
 8107372:	b082      	sub	sp, #8
 8107374:	af00      	add	r7, sp, #0
 8107376:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
 8107378:	6878      	ldr	r0, [r7, #4]
 810737a:	f7ff ffb6 	bl	81072ea <__metal_mutex_init>
}
 810737e:	bf00      	nop
 8107380:	3708      	adds	r7, #8
 8107382:	46bd      	mov	sp, r7
 8107384:	bd80      	pop	{r7, pc}

08107386 <metal_mutex_acquire>:
{
 8107386:	b580      	push	{r7, lr}
 8107388:	b082      	sub	sp, #8
 810738a:	af00      	add	r7, sp, #0
 810738c:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 810738e:	6878      	ldr	r0, [r7, #4]
 8107390:	f7ff ffc1 	bl	8107316 <__metal_mutex_acquire>
}
 8107394:	bf00      	nop
 8107396:	3708      	adds	r7, #8
 8107398:	46bd      	mov	sp, r7
 810739a:	bd80      	pop	{r7, pc}

0810739c <metal_mutex_release>:
{
 810739c:	b580      	push	{r7, lr}
 810739e:	b082      	sub	sp, #8
 81073a0:	af00      	add	r7, sp, #0
 81073a2:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 81073a4:	6878      	ldr	r0, [r7, #4]
 81073a6:	f7ff ffd2 	bl	810734e <__metal_mutex_release>
}
 81073aa:	bf00      	nop
 81073ac:	3708      	adds	r7, #8
 81073ae:	46bd      	mov	sp, r7
 81073b0:	bd80      	pop	{r7, pc}

081073b2 <rpmsg_init_ept>:
{
 81073b2:	b580      	push	{r7, lr}
 81073b4:	b084      	sub	sp, #16
 81073b6:	af00      	add	r7, sp, #0
 81073b8:	60f8      	str	r0, [r7, #12]
 81073ba:	60b9      	str	r1, [r7, #8]
 81073bc:	607a      	str	r2, [r7, #4]
 81073be:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 81073c0:	68fb      	ldr	r3, [r7, #12]
 81073c2:	2220      	movs	r2, #32
 81073c4:	68b9      	ldr	r1, [r7, #8]
 81073c6:	4618      	mov	r0, r3
 81073c8:	f004 f9dc 	bl	810b784 <strncpy>
	ept->addr = src;
 81073cc:	68fb      	ldr	r3, [r7, #12]
 81073ce:	687a      	ldr	r2, [r7, #4]
 81073d0:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 81073d2:	68fb      	ldr	r3, [r7, #12]
 81073d4:	683a      	ldr	r2, [r7, #0]
 81073d6:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 81073d8:	68fb      	ldr	r3, [r7, #12]
 81073da:	69ba      	ldr	r2, [r7, #24]
 81073dc:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 81073de:	68fb      	ldr	r3, [r7, #12]
 81073e0:	69fa      	ldr	r2, [r7, #28]
 81073e2:	631a      	str	r2, [r3, #48]	; 0x30
}
 81073e4:	bf00      	nop
 81073e6:	3710      	adds	r7, #16
 81073e8:	46bd      	mov	sp, r7
 81073ea:	bd80      	pop	{r7, pc}

081073ec <rpmsg_virtio_get_role>:

#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER
static inline unsigned int
	rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
 81073ec:	b480      	push	{r7}
 81073ee:	b083      	sub	sp, #12
 81073f0:	af00      	add	r7, sp, #0
 81073f2:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
 81073f4:	687b      	ldr	r3, [r7, #4]
 81073f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81073f8:	699b      	ldr	r3, [r3, #24]
}
 81073fa:	4618      	mov	r0, r3
 81073fc:	370c      	adds	r7, #12
 81073fe:	46bd      	mov	sp, r7
 8107400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107404:	4770      	bx	lr

08107406 <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
 8107406:	b580      	push	{r7, lr}
 8107408:	b082      	sub	sp, #8
 810740a:	af00      	add	r7, sp, #0
 810740c:	6078      	str	r0, [r7, #4]
 810740e:	460b      	mov	r3, r1
 8107410:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
 8107412:	687b      	ldr	r3, [r7, #4]
 8107414:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107416:	6a1b      	ldr	r3, [r3, #32]
 8107418:	685b      	ldr	r3, [r3, #4]
 810741a:	687a      	ldr	r2, [r7, #4]
 810741c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 810741e:	78f9      	ldrb	r1, [r7, #3]
 8107420:	4610      	mov	r0, r2
 8107422:	4798      	blx	r3
}
 8107424:	bf00      	nop
 8107426:	3708      	adds	r7, #8
 8107428:	46bd      	mov	sp, r7
 810742a:	bd80      	pop	{r7, pc}

0810742c <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
 810742c:	b580      	push	{r7, lr}
 810742e:	b082      	sub	sp, #8
 8107430:	af00      	add	r7, sp, #0
 8107432:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
 8107434:	687b      	ldr	r3, [r7, #4]
 8107436:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107438:	6a1b      	ldr	r3, [r3, #32]
 810743a:	681b      	ldr	r3, [r3, #0]
 810743c:	687a      	ldr	r2, [r7, #4]
 810743e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8107440:	4610      	mov	r0, r2
 8107442:	4798      	blx	r3
 8107444:	4603      	mov	r3, r0
}
 8107446:	4618      	mov	r0, r3
 8107448:	3708      	adds	r7, #8
 810744a:	46bd      	mov	sp, r7
 810744c:	bd80      	pop	{r7, pc}

0810744e <rpmsg_virtio_get_features>:

static inline uint32_t
	rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
 810744e:	b580      	push	{r7, lr}
 8107450:	b082      	sub	sp, #8
 8107452:	af00      	add	r7, sp, #0
 8107454:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
 8107456:	687b      	ldr	r3, [r7, #4]
 8107458:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810745a:	6a1b      	ldr	r3, [r3, #32]
 810745c:	689b      	ldr	r3, [r3, #8]
 810745e:	687a      	ldr	r2, [r7, #4]
 8107460:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8107462:	4610      	mov	r0, r2
 8107464:	4798      	blx	r3
 8107466:	4603      	mov	r3, r0
}
 8107468:	4618      	mov	r0, r3
 810746a:	3708      	adds	r7, #8
 810746c:	46bd      	mov	sp, r7
 810746e:	bd80      	pop	{r7, pc}

08107470 <rpmsg_virtio_create_virtqueues>:
static inline int
	rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
				       int flags, unsigned int nvqs,
				       const char *names[],
				       vq_callback * callbacks[])
{
 8107470:	b580      	push	{r7, lr}
 8107472:	b086      	sub	sp, #24
 8107474:	af02      	add	r7, sp, #8
 8107476:	60f8      	str	r0, [r7, #12]
 8107478:	60b9      	str	r1, [r7, #8]
 810747a:	607a      	str	r2, [r7, #4]
 810747c:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
 810747e:	68fb      	ldr	r3, [r7, #12]
 8107480:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8107482:	68b9      	ldr	r1, [r7, #8]
 8107484:	69bb      	ldr	r3, [r7, #24]
 8107486:	9300      	str	r3, [sp, #0]
 8107488:	683b      	ldr	r3, [r7, #0]
 810748a:	687a      	ldr	r2, [r7, #4]
 810748c:	f000 fb4a 	bl	8107b24 <virtio_create_virtqueues>
 8107490:	4603      	mov	r3, r0
					callbacks);
}
 8107492:	4618      	mov	r0, r3
 8107494:	3710      	adds	r7, #16
 8107496:	46bd      	mov	sp, r7
 8107498:	bd80      	pop	{r7, pc}

0810749a <rpmsg_get_ept_from_addr>:
int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
 810749a:	b580      	push	{r7, lr}
 810749c:	b082      	sub	sp, #8
 810749e:	af00      	add	r7, sp, #0
 81074a0:	6078      	str	r0, [r7, #4]
 81074a2:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
 81074a4:	f04f 33ff 	mov.w	r3, #4294967295
 81074a8:	683a      	ldr	r2, [r7, #0]
 81074aa:	2100      	movs	r1, #0
 81074ac:	6878      	ldr	r0, [r7, #4]
 81074ae:	f7ff fdad 	bl	810700c <rpmsg_get_endpoint>
 81074b2:	4603      	mov	r3, r0
}
 81074b4:	4618      	mov	r0, r3
 81074b6:	3708      	adds	r7, #8
 81074b8:	46bd      	mov	sp, r7
 81074ba:	bd80      	pop	{r7, pc}

081074bc <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
 81074bc:	b480      	push	{r7}
 81074be:	b085      	sub	sp, #20
 81074c0:	af00      	add	r7, sp, #0
 81074c2:	60f8      	str	r0, [r7, #12]
 81074c4:	60b9      	str	r1, [r7, #8]
 81074c6:	607a      	str	r2, [r7, #4]
	if (!shpool)
 81074c8:	68fb      	ldr	r3, [r7, #12]
 81074ca:	2b00      	cmp	r3, #0
 81074cc:	d01d      	beq.n	810750a <rpmsg_virtio_init_shm_pool+0x4e>
		return;
	shpool->base = shb;
 81074ce:	68fb      	ldr	r3, [r7, #12]
 81074d0:	68ba      	ldr	r2, [r7, #8]
 81074d2:	601a      	str	r2, [r3, #0]
	shpool->size = WORD_ALIGN(size);
 81074d4:	687b      	ldr	r3, [r7, #4]
 81074d6:	f003 0303 	and.w	r3, r3, #3
 81074da:	2b00      	cmp	r3, #0
 81074dc:	d004      	beq.n	81074e8 <rpmsg_virtio_init_shm_pool+0x2c>
 81074de:	687b      	ldr	r3, [r7, #4]
 81074e0:	f023 0303 	bic.w	r3, r3, #3
 81074e4:	3304      	adds	r3, #4
 81074e6:	e000      	b.n	81074ea <rpmsg_virtio_init_shm_pool+0x2e>
 81074e8:	687b      	ldr	r3, [r7, #4]
 81074ea:	68fa      	ldr	r2, [r7, #12]
 81074ec:	6093      	str	r3, [r2, #8]
	shpool->avail = WORD_ALIGN(size);
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	f003 0303 	and.w	r3, r3, #3
 81074f4:	2b00      	cmp	r3, #0
 81074f6:	d004      	beq.n	8107502 <rpmsg_virtio_init_shm_pool+0x46>
 81074f8:	687b      	ldr	r3, [r7, #4]
 81074fa:	f023 0303 	bic.w	r3, r3, #3
 81074fe:	3304      	adds	r3, #4
 8107500:	e000      	b.n	8107504 <rpmsg_virtio_init_shm_pool+0x48>
 8107502:	687b      	ldr	r3, [r7, #4]
 8107504:	68fa      	ldr	r2, [r7, #12]
 8107506:	6053      	str	r3, [r2, #4]
 8107508:	e000      	b.n	810750c <rpmsg_virtio_init_shm_pool+0x50>
		return;
 810750a:	bf00      	nop
}
 810750c:	3714      	adds	r7, #20
 810750e:	46bd      	mov	sp, r7
 8107510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107514:	4770      	bx	lr

08107516 <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 8107516:	b580      	push	{r7, lr}
 8107518:	b086      	sub	sp, #24
 810751a:	af00      	add	r7, sp, #0
 810751c:	60f8      	str	r0, [r7, #12]
 810751e:	60b9      	str	r1, [r7, #8]
 8107520:	607a      	str	r2, [r7, #4]
 8107522:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107524:	68f8      	ldr	r0, [r7, #12]
 8107526:	f7ff ff61 	bl	81073ec <rpmsg_virtio_get_role>
 810752a:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 810752c:	697b      	ldr	r3, [r7, #20]
 810752e:	2b01      	cmp	r3, #1
 8107530:	d106      	bne.n	8107540 <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
 8107532:	68fb      	ldr	r3, [r7, #12]
 8107534:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8107536:	8879      	ldrh	r1, [r7, #2]
 8107538:	687a      	ldr	r2, [r7, #4]
 810753a:	4618      	mov	r0, r3
 810753c:	f000 fc9c 	bl	8107e78 <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
 8107540:	bf00      	nop
 8107542:	3718      	adds	r7, #24
 8107544:	46bd      	mov	sp, r7
 8107546:	bd80      	pop	{r7, pc}

08107548 <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 8107548:	b580      	push	{r7, lr}
 810754a:	b086      	sub	sp, #24
 810754c:	af00      	add	r7, sp, #0
 810754e:	60f8      	str	r0, [r7, #12]
 8107550:	60b9      	str	r1, [r7, #8]
 8107552:	607a      	str	r2, [r7, #4]
 8107554:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107556:	68f8      	ldr	r0, [r7, #12]
 8107558:	f7ff ff48 	bl	81073ec <rpmsg_virtio_get_role>
 810755c:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 0, 1, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 810755e:	697b      	ldr	r3, [r7, #20]
 8107560:	2b01      	cmp	r3, #1
 8107562:	d108      	bne.n	8107576 <rpmsg_virtio_enqueue_buffer+0x2e>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
 8107564:	68fb      	ldr	r3, [r7, #12]
 8107566:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107568:	8879      	ldrh	r1, [r7, #2]
 810756a:	687a      	ldr	r2, [r7, #4]
 810756c:	4618      	mov	r0, r3
 810756e:	f000 fc83 	bl	8107e78 <virtqueue_add_consumed_buffer>
 8107572:	4603      	mov	r3, r0
 8107574:	e000      	b.n	8107578 <rpmsg_virtio_enqueue_buffer+0x30>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
 8107576:	2300      	movs	r3, #0
}
 8107578:	4618      	mov	r0, r3
 810757a:	3718      	adds	r7, #24
 810757c:	46bd      	mov	sp, r7
 810757e:	bd80      	pop	{r7, pc}

08107580 <rpmsg_virtio_get_tx_buffer>:
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 8107580:	b580      	push	{r7, lr}
 8107582:	b086      	sub	sp, #24
 8107584:	af00      	add	r7, sp, #0
 8107586:	60f8      	str	r0, [r7, #12]
 8107588:	60b9      	str	r1, [r7, #8]
 810758a:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 810758c:	68f8      	ldr	r0, [r7, #12]
 810758e:	f7ff ff2d 	bl	81073ec <rpmsg_virtio_get_role>
 8107592:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 8107594:	2300      	movs	r3, #0
 8107596:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107598:	693b      	ldr	r3, [r7, #16]
 810759a:	2b01      	cmp	r3, #1
 810759c:	d107      	bne.n	81075ae <rpmsg_virtio_get_tx_buffer+0x2e>
		data = virtqueue_get_available_buffer(rvdev->svq, idx,
 810759e:	68fb      	ldr	r3, [r7, #12]
 81075a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81075a2:	68ba      	ldr	r2, [r7, #8]
 81075a4:	6879      	ldr	r1, [r7, #4]
 81075a6:	4618      	mov	r0, r3
 81075a8:	f000 fc20 	bl	8107dec <virtqueue_get_available_buffer>
 81075ac:	6178      	str	r0, [r7, #20]
						      (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
 81075ae:	697b      	ldr	r3, [r7, #20]
}
 81075b0:	4618      	mov	r0, r3
 81075b2:	3718      	adds	r7, #24
 81075b4:	46bd      	mov	sp, r7
 81075b6:	bd80      	pop	{r7, pc}

081075b8 <rpmsg_virtio_get_rx_buffer>:
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 81075b8:	b580      	push	{r7, lr}
 81075ba:	b086      	sub	sp, #24
 81075bc:	af00      	add	r7, sp, #0
 81075be:	60f8      	str	r0, [r7, #12]
 81075c0:	60b9      	str	r1, [r7, #8]
 81075c2:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 81075c4:	68f8      	ldr	r0, [r7, #12]
 81075c6:	f7ff ff11 	bl	81073ec <rpmsg_virtio_get_role>
 81075ca:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 81075cc:	2300      	movs	r3, #0
 81075ce:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, (uint32_t *)len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 81075d0:	693b      	ldr	r3, [r7, #16]
 81075d2:	2b01      	cmp	r3, #1
 81075d4:	d107      	bne.n	81075e6 <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx,
 81075d6:	68fb      	ldr	r3, [r7, #12]
 81075d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81075da:	68ba      	ldr	r2, [r7, #8]
 81075dc:	6879      	ldr	r1, [r7, #4]
 81075de:	4618      	mov	r0, r3
 81075e0:	f000 fc04 	bl	8107dec <virtqueue_get_available_buffer>
 81075e4:	6178      	str	r0, [r7, #20]
						   (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	if (data) {
 81075e6:	697b      	ldr	r3, [r7, #20]
 81075e8:	2b00      	cmp	r3, #0
 81075ea:	d005      	beq.n	81075f8 <rpmsg_virtio_get_rx_buffer+0x40>
		/* FIX ME: library should not worry about if it needs
		 * to flush/invalidate cache, it is shared memory.
		 * The shared memory should be mapped properly before
		 * using it.
		 */
		metal_cache_invalidate(data, (unsigned int)(*len));
 81075ec:	68bb      	ldr	r3, [r7, #8]
 81075ee:	681b      	ldr	r3, [r3, #0]
 81075f0:	4619      	mov	r1, r3
 81075f2:	6978      	ldr	r0, [r7, #20]
 81075f4:	f7ff fe2b 	bl	810724e <metal_cache_invalidate>
	}

	return data;
 81075f8:	697b      	ldr	r3, [r7, #20]
}
 81075fa:	4618      	mov	r0, r3
 81075fc:	3718      	adds	r7, #24
 81075fe:	46bd      	mov	sp, r7
 8107600:	bd80      	pop	{r7, pc}

08107602 <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
 8107602:	b580      	push	{r7, lr}
 8107604:	b084      	sub	sp, #16
 8107606:	af00      	add	r7, sp, #0
 8107608:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
 810760a:	6878      	ldr	r0, [r7, #4]
 810760c:	f7ff ff0e 	bl	810742c <rpmsg_virtio_get_status>
 8107610:	4603      	mov	r3, r0
 8107612:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
 8107614:	7bfb      	ldrb	r3, [r7, #15]
 8107616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810761a:	2b00      	cmp	r3, #0
 810761c:	d004      	beq.n	8107628 <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
 810761e:	2100      	movs	r1, #0
 8107620:	6878      	ldr	r0, [r7, #4]
 8107622:	f7ff fef0 	bl	8107406 <rpmsg_virtio_set_status>
 8107626:	e7f0      	b.n	810760a <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
 8107628:	7bfb      	ldrb	r3, [r7, #15]
 810762a:	f003 0304 	and.w	r3, r3, #4
 810762e:	2b00      	cmp	r3, #0
 8107630:	d0eb      	beq.n	810760a <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
 8107632:	2301      	movs	r3, #1
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}

	return false;
}
 8107634:	4618      	mov	r0, r3
 8107636:	3710      	adds	r7, #16
 8107638:	46bd      	mov	sp, r7
 810763a:	bd80      	pop	{r7, pc}

0810763c <_rpmsg_virtio_get_buffer_size>:
 *
 * @return - buffer size
 *
 */
static int _rpmsg_virtio_get_buffer_size(struct rpmsg_virtio_device *rvdev)
{
 810763c:	b580      	push	{r7, lr}
 810763e:	b084      	sub	sp, #16
 8107640:	af00      	add	r7, sp, #0
 8107642:	6078      	str	r0, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107644:	6878      	ldr	r0, [r7, #4]
 8107646:	f7ff fed1 	bl	81073ec <rpmsg_virtio_get_role>
 810764a:	60b8      	str	r0, [r7, #8]
	int length = 0;
 810764c:	2300      	movs	r3, #0
 810764e:	60fb      	str	r3, [r7, #12]
		length = RPMSG_BUFFER_SIZE - sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107650:	68bb      	ldr	r3, [r7, #8]
 8107652:	2b01      	cmp	r3, #1
 8107654:	d107      	bne.n	8107666 <_rpmsg_virtio_get_buffer_size+0x2a>
		/*
		 * If other core is Master then buffers are provided by it,
		 * so get the buffer size from the virtqueue.
		 */
		length =
		    (int)virtqueue_get_desc_size(rvdev->svq) -
 8107656:	687b      	ldr	r3, [r7, #4]
 8107658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810765a:	4618      	mov	r0, r3
 810765c:	f000 fc86 	bl	8107f6c <virtqueue_get_desc_size>
 8107660:	4603      	mov	r3, r0
 8107662:	3b10      	subs	r3, #16
		length =
 8107664:	60fb      	str	r3, [r7, #12]
		    sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return length;
 8107666:	68fb      	ldr	r3, [r7, #12]
}
 8107668:	4618      	mov	r0, r3
 810766a:	3710      	adds	r7, #16
 810766c:	46bd      	mov	sp, r7
 810766e:	bd80      	pop	{r7, pc}

08107670 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int size, int wait)
{
 8107670:	b580      	push	{r7, lr}
 8107672:	b090      	sub	sp, #64	; 0x40
 8107674:	af00      	add	r7, sp, #0
 8107676:	60f8      	str	r0, [r7, #12]
 8107678:	60b9      	str	r1, [r7, #8]
 810767a:	607a      	str	r2, [r7, #4]
 810767c:	603b      	str	r3, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr rp_hdr;
	void *buffer = NULL;
 810767e:	2300      	movs	r3, #0
 8107680:	63fb      	str	r3, [r7, #60]	; 0x3c
	unsigned short idx;
	int tick_count = 0;
 8107682:	2300      	movs	r3, #0
 8107684:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long buff_len;
	int status;
	struct metal_io_region *io;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
 8107686:	68fb      	ldr	r3, [r7, #12]
 8107688:	637b      	str	r3, [r7, #52]	; 0x34

	status = rpmsg_virtio_get_status(rvdev);
 810768a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 810768c:	f7ff fece 	bl	810742c <rpmsg_virtio_get_status>
 8107690:	4603      	mov	r3, r0
 8107692:	633b      	str	r3, [r7, #48]	; 0x30
	/* Validate device state */
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK)) {
 8107694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107696:	f003 0304 	and.w	r3, r3, #4
 810769a:	2b00      	cmp	r3, #0
 810769c:	d101      	bne.n	81076a2 <rpmsg_virtio_send_offchannel_raw+0x32>
		return RPMSG_ERR_DEV_STATE;
 810769e:	4b45      	ldr	r3, [pc, #276]	; (81077b4 <rpmsg_virtio_send_offchannel_raw+0x144>)
 81076a0:	e083      	b.n	81077aa <rpmsg_virtio_send_offchannel_raw+0x13a>
	}

	if (wait)
 81076a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81076a4:	2b00      	cmp	r3, #0
 81076a6:	d003      	beq.n	81076b0 <rpmsg_virtio_send_offchannel_raw+0x40>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
 81076a8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 81076ac:	63bb      	str	r3, [r7, #56]	; 0x38
 81076ae:	e001      	b.n	81076b4 <rpmsg_virtio_send_offchannel_raw+0x44>
	else
		tick_count = 0;
 81076b0:	2300      	movs	r3, #0
 81076b2:	63bb      	str	r3, [r7, #56]	; 0x38

	while (1) {
		int avail_size;

		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
 81076b4:	68fb      	ldr	r3, [r7, #12]
 81076b6:	3358      	adds	r3, #88	; 0x58
 81076b8:	4618      	mov	r0, r3
 81076ba:	f7ff fe64 	bl	8107386 <metal_mutex_acquire>
		avail_size = _rpmsg_virtio_get_buffer_size(rvdev);
 81076be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 81076c0:	f7ff ffbc 	bl	810763c <_rpmsg_virtio_get_buffer_size>
 81076c4:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (size <= avail_size)
 81076c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81076c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81076ca:	429a      	cmp	r2, r3
 81076cc:	dc08      	bgt.n	81076e0 <rpmsg_virtio_send_offchannel_raw+0x70>
			buffer = rpmsg_virtio_get_tx_buffer(rvdev, &buff_len,
 81076ce:	f107 0216 	add.w	r2, r7, #22
 81076d2:	f107 0310 	add.w	r3, r7, #16
 81076d6:	4619      	mov	r1, r3
 81076d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 81076da:	f7ff ff51 	bl	8107580 <rpmsg_virtio_get_tx_buffer>
 81076de:	63f8      	str	r0, [r7, #60]	; 0x3c
							    &idx);
		metal_mutex_release(&rdev->lock);
 81076e0:	68fb      	ldr	r3, [r7, #12]
 81076e2:	3358      	adds	r3, #88	; 0x58
 81076e4:	4618      	mov	r0, r3
 81076e6:	f7ff fe59 	bl	810739c <metal_mutex_release>
		if (buffer || !tick_count)
 81076ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81076ec:	2b00      	cmp	r3, #0
 81076ee:	d10e      	bne.n	810770e <rpmsg_virtio_send_offchannel_raw+0x9e>
 81076f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81076f2:	2b00      	cmp	r3, #0
 81076f4:	d00b      	beq.n	810770e <rpmsg_virtio_send_offchannel_raw+0x9e>
			break;
		if (avail_size != 0)
 81076f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81076f8:	2b00      	cmp	r3, #0
 81076fa:	d001      	beq.n	8107700 <rpmsg_virtio_send_offchannel_raw+0x90>
			return RPMSG_ERR_BUFF_SIZE;
 81076fc:	4b2e      	ldr	r3, [pc, #184]	; (81077b8 <rpmsg_virtio_send_offchannel_raw+0x148>)
 81076fe:	e054      	b.n	81077aa <rpmsg_virtio_send_offchannel_raw+0x13a>
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
 8107700:	200a      	movs	r0, #10
 8107702:	f7ff fdbc 	bl	810727e <metal_sleep_usec>
		tick_count--;
 8107706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107708:	3b01      	subs	r3, #1
 810770a:	63bb      	str	r3, [r7, #56]	; 0x38
	while (1) {
 810770c:	e7d2      	b.n	81076b4 <rpmsg_virtio_send_offchannel_raw+0x44>
	}
	if (!buffer)
 810770e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107710:	2b00      	cmp	r3, #0
 8107712:	d101      	bne.n	8107718 <rpmsg_virtio_send_offchannel_raw+0xa8>
		return RPMSG_ERR_NO_BUFF;
 8107714:	4b29      	ldr	r3, [pc, #164]	; (81077bc <rpmsg_virtio_send_offchannel_raw+0x14c>)
 8107716:	e048      	b.n	81077aa <rpmsg_virtio_send_offchannel_raw+0x13a>

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
 8107718:	687b      	ldr	r3, [r7, #4]
 810771a:	61fb      	str	r3, [r7, #28]
	rp_hdr.src = src;
 810771c:	68bb      	ldr	r3, [r7, #8]
 810771e:	61bb      	str	r3, [r7, #24]
	rp_hdr.len = size;
 8107720:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8107722:	b29b      	uxth	r3, r3
 8107724:	84bb      	strh	r3, [r7, #36]	; 0x24
	rp_hdr.reserved = 0;
 8107726:	2300      	movs	r3, #0
 8107728:	623b      	str	r3, [r7, #32]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
 810772a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810772c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810772e:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
 8107730:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8107732:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107734:	f7ff fdc0 	bl	81072b8 <metal_io_virt_to_offset>
 8107738:	4601      	mov	r1, r0
 810773a:	f107 0218 	add.w	r2, r7, #24
 810773e:	2310      	movs	r3, #16
 8107740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107742:	f7fe ff5a 	bl	81065fa <metal_io_block_write>
 8107746:	6338      	str	r0, [r7, #48]	; 0x30
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\n");
 8107748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810774a:	2b10      	cmp	r3, #16
 810774c:	d000      	beq.n	8107750 <rpmsg_virtio_send_offchannel_raw+0xe0>
 810774e:	e7fe      	b.n	810774e <rpmsg_virtio_send_offchannel_raw+0xde>

	status = metal_io_block_write(io,
 8107750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107752:	3310      	adds	r3, #16
 8107754:	4619      	mov	r1, r3
 8107756:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107758:	f7ff fdae 	bl	81072b8 <metal_io_virt_to_offset>
 810775c:	4601      	mov	r1, r0
 810775e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8107760:	683a      	ldr	r2, [r7, #0]
 8107762:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107764:	f7fe ff49 	bl	81065fa <metal_io_block_write>
 8107768:	6338      	str	r0, [r7, #48]	; 0x30
				      metal_io_virt_to_offset(io,
				      RPMSG_LOCATE_DATA(buffer)),
				      data, size);
	RPMSG_ASSERT(status == size, "failed to write buffer\n");
 810776a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810776c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 810776e:	429a      	cmp	r2, r3
 8107770:	d000      	beq.n	8107774 <rpmsg_virtio_send_offchannel_raw+0x104>
 8107772:	e7fe      	b.n	8107772 <rpmsg_virtio_send_offchannel_raw+0x102>
	metal_mutex_acquire(&rdev->lock);
 8107774:	68fb      	ldr	r3, [r7, #12]
 8107776:	3358      	adds	r3, #88	; 0x58
 8107778:	4618      	mov	r0, r3
 810777a:	f7ff fe04 	bl	8107386 <metal_mutex_acquire>

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, buffer, buff_len, idx);
 810777e:	693a      	ldr	r2, [r7, #16]
 8107780:	8afb      	ldrh	r3, [r7, #22]
 8107782:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8107784:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8107786:	f7ff fedf 	bl	8107548 <rpmsg_virtio_enqueue_buffer>
 810778a:	6338      	str	r0, [r7, #48]	; 0x30
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\n");
 810778c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810778e:	2b00      	cmp	r3, #0
 8107790:	d000      	beq.n	8107794 <rpmsg_virtio_send_offchannel_raw+0x124>
 8107792:	e7fe      	b.n	8107792 <rpmsg_virtio_send_offchannel_raw+0x122>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
 8107794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107796:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107798:	4618      	mov	r0, r3
 810779a:	f000 fbd1 	bl	8107f40 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
 810779e:	68fb      	ldr	r3, [r7, #12]
 81077a0:	3358      	adds	r3, #88	; 0x58
 81077a2:	4618      	mov	r0, r3
 81077a4:	f7ff fdfa 	bl	810739c <metal_mutex_release>

	return size;
 81077a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 81077aa:	4618      	mov	r0, r3
 81077ac:	3740      	adds	r7, #64	; 0x40
 81077ae:	46bd      	mov	sp, r7
 81077b0:	bd80      	pop	{r7, pc}
 81077b2:	bf00      	nop
 81077b4:	fffff82c 	.word	0xfffff82c
 81077b8:	fffff82b 	.word	0xfffff82b
 81077bc:	fffff82e 	.word	0xfffff82e

081077c0 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
 81077c0:	b480      	push	{r7}
 81077c2:	b083      	sub	sp, #12
 81077c4:	af00      	add	r7, sp, #0
 81077c6:	6078      	str	r0, [r7, #4]
	(void)vq;
}
 81077c8:	bf00      	nop
 81077ca:	370c      	adds	r7, #12
 81077cc:	46bd      	mov	sp, r7
 81077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81077d2:	4770      	bx	lr

081077d4 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
 81077d4:	b590      	push	{r4, r7, lr}
 81077d6:	b08d      	sub	sp, #52	; 0x34
 81077d8:	af02      	add	r7, sp, #8
 81077da:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
 81077dc:	687b      	ldr	r3, [r7, #4]
 81077de:	681b      	ldr	r3, [r3, #0]
 81077e0:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
 81077e2:	6a3b      	ldr	r3, [r7, #32]
 81077e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81077e6:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
 81077e8:	69fb      	ldr	r3, [r7, #28]
 81077ea:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	unsigned long len;
	unsigned short idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
 81077ec:	69bb      	ldr	r3, [r7, #24]
 81077ee:	3358      	adds	r3, #88	; 0x58
 81077f0:	4618      	mov	r0, r3
 81077f2:	f7ff fdc8 	bl	8107386 <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = (struct rpmsg_hdr *)rpmsg_virtio_get_rx_buffer(rvdev,
 81077f6:	f107 020a 	add.w	r2, r7, #10
 81077fa:	f107 030c 	add.w	r3, r7, #12
 81077fe:	4619      	mov	r1, r3
 8107800:	69f8      	ldr	r0, [r7, #28]
 8107802:	f7ff fed9 	bl	81075b8 <rpmsg_virtio_get_rx_buffer>
 8107806:	6278      	str	r0, [r7, #36]	; 0x24
								&len, &idx);

	metal_mutex_release(&rdev->lock);
 8107808:	69bb      	ldr	r3, [r7, #24]
 810780a:	3358      	adds	r3, #88	; 0x58
 810780c:	4618      	mov	r0, r3
 810780e:	f7ff fdc5 	bl	810739c <metal_mutex_release>

	while (rp_hdr) {
 8107812:	e04c      	b.n	81078ae <rpmsg_virtio_rx_callback+0xda>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
 8107814:	69bb      	ldr	r3, [r7, #24]
 8107816:	3358      	adds	r3, #88	; 0x58
 8107818:	4618      	mov	r0, r3
 810781a:	f7ff fdb4 	bl	8107386 <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
 810781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107820:	685b      	ldr	r3, [r3, #4]
 8107822:	4619      	mov	r1, r3
 8107824:	69b8      	ldr	r0, [r7, #24]
 8107826:	f7ff fe38 	bl	810749a <rpmsg_get_ept_from_addr>
 810782a:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
 810782c:	69bb      	ldr	r3, [r7, #24]
 810782e:	3358      	adds	r3, #88	; 0x58
 8107830:	4618      	mov	r0, r3
 8107832:	f7ff fdb3 	bl	810739c <metal_mutex_release>

		if (!ept)
 8107836:	697b      	ldr	r3, [r7, #20]
 8107838:	2b00      	cmp	r3, #0
 810783a:	d03c      	beq.n	81078b6 <rpmsg_virtio_rx_callback+0xe2>
			/* Fatal error no endpoint for the given dst addr. */
			return;

		if (ept->dest_addr == RPMSG_ADDR_ANY) {
 810783c:	697b      	ldr	r3, [r7, #20]
 810783e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107844:	d103      	bne.n	810784e <rpmsg_virtio_rx_callback+0x7a>
			/*
			 * First message received from the remote side,
			 * update channel destination address
			 */
			ept->dest_addr = rp_hdr->src;
 8107846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107848:	681a      	ldr	r2, [r3, #0]
 810784a:	697b      	ldr	r3, [r7, #20]
 810784c:	629a      	str	r2, [r3, #40]	; 0x28
		}
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 810784e:	697b      	ldr	r3, [r7, #20]
 8107850:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8107852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107854:	f103 0110 	add.w	r1, r3, #16
				   rp_hdr->len, ept->addr, ept->priv);
 8107858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810785a:	899b      	ldrh	r3, [r3, #12]
 810785c:	b29b      	uxth	r3, r3
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 810785e:	4618      	mov	r0, r3
 8107860:	697b      	ldr	r3, [r7, #20]
 8107862:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107864:	697b      	ldr	r3, [r7, #20]
 8107866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8107868:	9300      	str	r3, [sp, #0]
 810786a:	4613      	mov	r3, r2
 810786c:	4602      	mov	r2, r0
 810786e:	6978      	ldr	r0, [r7, #20]
 8107870:	47a0      	blx	r4
 8107872:	6138      	str	r0, [r7, #16]

		RPMSG_ASSERT(status == RPMSG_SUCCESS,
 8107874:	693b      	ldr	r3, [r7, #16]
 8107876:	2b00      	cmp	r3, #0
 8107878:	d000      	beq.n	810787c <rpmsg_virtio_rx_callback+0xa8>
 810787a:	e7fe      	b.n	810787a <rpmsg_virtio_rx_callback+0xa6>
			     "unexpected callback status\n");
		metal_mutex_acquire(&rdev->lock);
 810787c:	69bb      	ldr	r3, [r7, #24]
 810787e:	3358      	adds	r3, #88	; 0x58
 8107880:	4618      	mov	r0, r3
 8107882:	f7ff fd80 	bl	8107386 <metal_mutex_acquire>

		/* Return used buffers. */
		rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
 8107886:	68fa      	ldr	r2, [r7, #12]
 8107888:	897b      	ldrh	r3, [r7, #10]
 810788a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810788c:	69f8      	ldr	r0, [r7, #28]
 810788e:	f7ff fe42 	bl	8107516 <rpmsg_virtio_return_buffer>

		rp_hdr = (struct rpmsg_hdr *)
			 rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
 8107892:	f107 020a 	add.w	r2, r7, #10
 8107896:	f107 030c 	add.w	r3, r7, #12
 810789a:	4619      	mov	r1, r3
 810789c:	69f8      	ldr	r0, [r7, #28]
 810789e:	f7ff fe8b 	bl	81075b8 <rpmsg_virtio_get_rx_buffer>
 81078a2:	6278      	str	r0, [r7, #36]	; 0x24
		metal_mutex_release(&rdev->lock);
 81078a4:	69bb      	ldr	r3, [r7, #24]
 81078a6:	3358      	adds	r3, #88	; 0x58
 81078a8:	4618      	mov	r0, r3
 81078aa:	f7ff fd77 	bl	810739c <metal_mutex_release>
	while (rp_hdr) {
 81078ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81078b0:	2b00      	cmp	r3, #0
 81078b2:	d1af      	bne.n	8107814 <rpmsg_virtio_rx_callback+0x40>
 81078b4:	e000      	b.n	81078b8 <rpmsg_virtio_rx_callback+0xe4>
			return;
 81078b6:	bf00      	nop
	}
}
 81078b8:	372c      	adds	r7, #44	; 0x2c
 81078ba:	46bd      	mov	sp, r7
 81078bc:	bd90      	pop	{r4, r7, pc}

081078be <rpmsg_virtio_ns_callback>:
#pragma push
#pragma O0
#endif
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
 81078be:	b580      	push	{r7, lr}
 81078c0:	b092      	sub	sp, #72	; 0x48
 81078c2:	af00      	add	r7, sp, #0
 81078c4:	60f8      	str	r0, [r7, #12]
 81078c6:	60b9      	str	r1, [r7, #8]
 81078c8:	607a      	str	r2, [r7, #4]
 81078ca:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
 81078cc:	68fb      	ldr	r3, [r7, #12]
 81078ce:	6a1b      	ldr	r3, [r3, #32]
 81078d0:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
 81078d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81078d4:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
 81078d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81078d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81078da:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = (struct rpmsg_ns_msg *)data;
 81078dc:	68bb      	ldr	r3, [r7, #8]
 81078de:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
 81078e0:	687b      	ldr	r3, [r7, #4]
 81078e2:	2b28      	cmp	r3, #40	; 0x28
 81078e4:	d001      	beq.n	81078ea <rpmsg_virtio_ns_callback+0x2c>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
 81078e6:	2300      	movs	r3, #0
 81078e8:	e057      	b.n	810799a <rpmsg_virtio_ns_callback+0xdc>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
 81078ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
 81078ec:	4619      	mov	r1, r3
 81078ee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 81078f0:	f7ff fce2 	bl	81072b8 <metal_io_virt_to_offset>
 81078f4:	4601      	mov	r1, r0
 81078f6:	f107 0210 	add.w	r2, r7, #16
 81078fa:	2320      	movs	r3, #32
 81078fc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 81078fe:	f7fe fe05 	bl	810650c <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
 8107902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107904:	6a1b      	ldr	r3, [r3, #32]
 8107906:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
 8107908:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810790a:	3358      	adds	r3, #88	; 0x58
 810790c:	4618      	mov	r0, r3
 810790e:	f7ff fd3a 	bl	8107386 <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
 8107912:	f107 0110 	add.w	r1, r7, #16
 8107916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107918:	f04f 32ff 	mov.w	r2, #4294967295
 810791c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 810791e:	f7ff fb75 	bl	810700c <rpmsg_get_endpoint>
 8107922:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
 8107924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107928:	f003 0301 	and.w	r3, r3, #1
 810792c:	2b00      	cmp	r3, #0
 810792e:	d017      	beq.n	8107960 <rpmsg_virtio_ns_callback+0xa2>
		if (_ept)
 8107930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107932:	2b00      	cmp	r3, #0
 8107934:	d003      	beq.n	810793e <rpmsg_virtio_ns_callback+0x80>
			_ept->dest_addr = RPMSG_ADDR_ANY;
 8107936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107938:	f04f 32ff 	mov.w	r2, #4294967295
 810793c:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
 810793e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107940:	3358      	adds	r3, #88	; 0x58
 8107942:	4618      	mov	r0, r3
 8107944:	f7ff fd2a 	bl	810739c <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
 8107948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810794a:	2b00      	cmp	r3, #0
 810794c:	d024      	beq.n	8107998 <rpmsg_virtio_ns_callback+0xda>
 810794e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107952:	2b00      	cmp	r3, #0
 8107954:	d020      	beq.n	8107998 <rpmsg_virtio_ns_callback+0xda>
			_ept->ns_unbind_cb(ept);
 8107956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810795a:	68f8      	ldr	r0, [r7, #12]
 810795c:	4798      	blx	r3
 810795e:	e01b      	b.n	8107998 <rpmsg_virtio_ns_callback+0xda>
	} else {
		if (!_ept) {
 8107960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107962:	2b00      	cmp	r3, #0
 8107964:	d110      	bne.n	8107988 <rpmsg_virtio_ns_callback+0xca>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
 8107966:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107968:	3358      	adds	r3, #88	; 0x58
 810796a:	4618      	mov	r0, r3
 810796c:	f7ff fd16 	bl	810739c <metal_mutex_release>
			if (rdev->ns_bind_cb)
 8107970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8107974:	2b00      	cmp	r3, #0
 8107976:	d00f      	beq.n	8107998 <rpmsg_virtio_ns_callback+0xda>
				rdev->ns_bind_cb(rdev, name, dest);
 8107978:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810797a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810797c:	f107 0110 	add.w	r1, r7, #16
 8107980:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107982:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8107984:	4798      	blx	r3
 8107986:	e007      	b.n	8107998 <rpmsg_virtio_ns_callback+0xda>
		} else {
			_ept->dest_addr = dest;
 8107988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810798a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810798c:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
 810798e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107990:	3358      	adds	r3, #88	; 0x58
 8107992:	4618      	mov	r0, r3
 8107994:	f7ff fd02 	bl	810739c <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
 8107998:	2300      	movs	r3, #0
}
 810799a:	4618      	mov	r0, r3
 810799c:	3748      	adds	r7, #72	; 0x48
 810799e:	46bd      	mov	sp, r7
 81079a0:	bd80      	pop	{r7, pc}
	...

081079a4 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
 81079a4:	b580      	push	{r7, lr}
 81079a6:	b090      	sub	sp, #64	; 0x40
 81079a8:	af02      	add	r7, sp, #8
 81079aa:	60f8      	str	r0, [r7, #12]
 81079ac:	60b9      	str	r1, [r7, #8]
 81079ae:	607a      	str	r2, [r7, #4]
 81079b0:	603b      	str	r3, [r7, #0]
	vqcallback callback[RPMSG_NUM_VRINGS];
	unsigned long dev_features;
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
 81079b2:	68fb      	ldr	r3, [r7, #12]
 81079b4:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
 81079b6:	2264      	movs	r2, #100	; 0x64
 81079b8:	2100      	movs	r1, #0
 81079ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81079bc:	f002 fe14 	bl	810a5e8 <memset>
	metal_mutex_init(&rdev->lock);
 81079c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81079c2:	3358      	adds	r3, #88	; 0x58
 81079c4:	4618      	mov	r0, r3
 81079c6:	f7ff fcd3 	bl	8107370 <metal_mutex_init>
	rvdev->vdev = vdev;
 81079ca:	68fb      	ldr	r3, [r7, #12]
 81079cc:	68ba      	ldr	r2, [r7, #8]
 81079ce:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ns_bind_cb = ns_bind_cb;
 81079d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81079d2:	687a      	ldr	r2, [r7, #4]
 81079d4:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
 81079d6:	68bb      	ldr	r3, [r7, #8]
 81079d8:	68fa      	ldr	r2, [r7, #12]
 81079da:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
 81079dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81079de:	4a38      	ldr	r2, [pc, #224]	; (8107ac0 <rpmsg_init_vdev+0x11c>)
 81079e0:	661a      	str	r2, [r3, #96]	; 0x60
	role = rpmsg_virtio_get_role(rvdev);
 81079e2:	68f8      	ldr	r0, [r7, #12]
 81079e4:	f7ff fd02 	bl	81073ec <rpmsg_virtio_get_role>
 81079e8:	62f8      	str	r0, [r7, #44]	; 0x2c
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
 81079ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81079ec:	2b01      	cmp	r3, #1
 81079ee:	d112      	bne.n	8107a16 <rpmsg_init_vdev+0x72>
		vq_names[0] = "tx_vq";
 81079f0:	4b34      	ldr	r3, [pc, #208]	; (8107ac4 <rpmsg_init_vdev+0x120>)
 81079f2:	61bb      	str	r3, [r7, #24]
		vq_names[1] = "rx_vq";
 81079f4:	4b34      	ldr	r3, [pc, #208]	; (8107ac8 <rpmsg_init_vdev+0x124>)
 81079f6:	61fb      	str	r3, [r7, #28]
		callback[0] = rpmsg_virtio_tx_callback;
 81079f8:	4b34      	ldr	r3, [pc, #208]	; (8107acc <rpmsg_init_vdev+0x128>)
 81079fa:	613b      	str	r3, [r7, #16]
		callback[1] = rpmsg_virtio_rx_callback;
 81079fc:	4b34      	ldr	r3, [pc, #208]	; (8107ad0 <rpmsg_init_vdev+0x12c>)
 81079fe:	617b      	str	r3, [r7, #20]
		rvdev->rvq  = vdev->vrings_info[1].vq;
 8107a00:	68bb      	ldr	r3, [r7, #8]
 8107a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107a04:	3318      	adds	r3, #24
 8107a06:	681a      	ldr	r2, [r3, #0]
 8107a08:	68fb      	ldr	r3, [r7, #12]
 8107a0a:	669a      	str	r2, [r3, #104]	; 0x68
		rvdev->svq  = vdev->vrings_info[0].vq;
 8107a0c:	68bb      	ldr	r3, [r7, #8]
 8107a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107a10:	681a      	ldr	r2, [r3, #0]
 8107a12:	68fb      	ldr	r3, [r7, #12]
 8107a14:	66da      	str	r2, [r3, #108]	; 0x6c
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
 8107a16:	68fb      	ldr	r3, [r7, #12]
 8107a18:	683a      	ldr	r2, [r7, #0]
 8107a1a:	671a      	str	r2, [r3, #112]	; 0x70

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107a1e:	2b01      	cmp	r3, #1
 8107a20:	d102      	bne.n	8107a28 <rpmsg_init_vdev+0x84>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
 8107a22:	68f8      	ldr	r0, [r7, #12]
 8107a24:	f7ff fded 	bl	8107602 <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
 8107a28:	f107 0218 	add.w	r2, r7, #24
 8107a2c:	f107 0310 	add.w	r3, r7, #16
 8107a30:	9300      	str	r3, [sp, #0]
 8107a32:	4613      	mov	r3, r2
 8107a34:	2202      	movs	r2, #2
 8107a36:	2100      	movs	r1, #0
 8107a38:	68f8      	ldr	r0, [r7, #12]
 8107a3a:	f7ff fd19 	bl	8107470 <rpmsg_virtio_create_virtqueues>
 8107a3e:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
 8107a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107a42:	2b00      	cmp	r3, #0
 8107a44:	d001      	beq.n	8107a4a <rpmsg_init_vdev+0xa6>
		return status;
 8107a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107a48:	e035      	b.n	8107ab6 <rpmsg_init_vdev+0x112>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 8107a4a:	2300      	movs	r3, #0
 8107a4c:	637b      	str	r3, [r7, #52]	; 0x34
 8107a4e:	e00f      	b.n	8107a70 <rpmsg_init_vdev+0xcc>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
 8107a50:	68bb      	ldr	r3, [r7, #8]
 8107a52:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8107a54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107a56:	4613      	mov	r3, r2
 8107a58:	005b      	lsls	r3, r3, #1
 8107a5a:	4413      	add	r3, r2
 8107a5c:	00db      	lsls	r3, r3, #3
 8107a5e:	440b      	add	r3, r1
 8107a60:	681b      	ldr	r3, [r3, #0]
 8107a62:	623b      	str	r3, [r7, #32]
		vq->shm_io = shm_io;
 8107a64:	6a3b      	ldr	r3, [r7, #32]
 8107a66:	683a      	ldr	r2, [r7, #0]
 8107a68:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 8107a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107a6c:	3301      	adds	r3, #1
 8107a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8107a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107a72:	2b01      	cmp	r3, #1
 8107a74:	d9ec      	bls.n	8107a50 <rpmsg_init_vdev+0xac>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
 8107a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107a78:	4618      	mov	r0, r3
 8107a7a:	f7ff fc0c 	bl	8107296 <metal_list_init>

	dev_features = rpmsg_virtio_get_features(rvdev);
 8107a7e:	68f8      	ldr	r0, [r7, #12]
 8107a80:	f7ff fce5 	bl	810744e <rpmsg_virtio_get_features>
 8107a84:	6278      	str	r0, [r7, #36]	; 0x24

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if ((dev_features & (1 << VIRTIO_RPMSG_F_NS))) {
 8107a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107a88:	f003 0301 	and.w	r3, r3, #1
 8107a8c:	2b00      	cmp	r3, #0
 8107a8e:	d011      	beq.n	8107ab4 <rpmsg_init_vdev+0x110>
		rpmsg_init_ept(&rdev->ns_ept, "NS",
 8107a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107a92:	f103 0008 	add.w	r0, r3, #8
 8107a96:	2300      	movs	r3, #0
 8107a98:	9301      	str	r3, [sp, #4]
 8107a9a:	4b0e      	ldr	r3, [pc, #56]	; (8107ad4 <rpmsg_init_vdev+0x130>)
 8107a9c:	9300      	str	r3, [sp, #0]
 8107a9e:	2335      	movs	r3, #53	; 0x35
 8107aa0:	2235      	movs	r2, #53	; 0x35
 8107aa2:	490d      	ldr	r1, [pc, #52]	; (8107ad8 <rpmsg_init_vdev+0x134>)
 8107aa4:	f7ff fc85 	bl	81073b2 <rpmsg_init_ept>
			       RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
			       rpmsg_virtio_ns_callback, NULL);
		(void)rpmsg_register_endpoint(rdev, &rdev->ns_ept);
 8107aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107aaa:	3308      	adds	r3, #8
 8107aac:	4619      	mov	r1, r3
 8107aae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8107ab0:	f7ff fb2e 	bl	8107110 <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
 8107ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8107ab6:	4618      	mov	r0, r3
 8107ab8:	3738      	adds	r7, #56	; 0x38
 8107aba:	46bd      	mov	sp, r7
 8107abc:	bd80      	pop	{r7, pc}
 8107abe:	bf00      	nop
 8107ac0:	08107671 	.word	0x08107671
 8107ac4:	0810efa0 	.word	0x0810efa0
 8107ac8:	0810efa8 	.word	0x0810efa8
 8107acc:	081077c1 	.word	0x081077c1
 8107ad0:	081077d5 	.word	0x081077d5
 8107ad4:	081078bf 	.word	0x081078bf
 8107ad8:	0810efb0 	.word	0x0810efb0

08107adc <metal_machine_cache_flush>:
{
  return 0;
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
 8107adc:	b480      	push	{r7}
 8107ade:	b083      	sub	sp, #12
 8107ae0:	af00      	add	r7, sp, #0
 8107ae2:	6078      	str	r0, [r7, #4]
 8107ae4:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 8107ae6:	bf00      	nop
 8107ae8:	370c      	adds	r7, #12
 8107aea:	46bd      	mov	sp, r7
 8107aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107af0:	4770      	bx	lr

08107af2 <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
 8107af2:	b480      	push	{r7}
 8107af4:	b083      	sub	sp, #12
 8107af6:	af00      	add	r7, sp, #0
 8107af8:	6078      	str	r0, [r7, #4]
 8107afa:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 8107afc:	bf00      	nop
 8107afe:	370c      	adds	r7, #12
 8107b00:	46bd      	mov	sp, r7
 8107b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b06:	4770      	bx	lr

08107b08 <metal_machine_io_mem_map>:
{
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
 8107b08:	b480      	push	{r7}
 8107b0a:	b085      	sub	sp, #20
 8107b0c:	af00      	add	r7, sp, #0
 8107b0e:	60f8      	str	r0, [r7, #12]
 8107b10:	60b9      	str	r1, [r7, #8]
 8107b12:	607a      	str	r2, [r7, #4]
 8107b14:	603b      	str	r3, [r7, #0]
	(void)va;
	(void)pa;
	(void)size;
	(void)flags;

	return va;
 8107b16:	68fb      	ldr	r3, [r7, #12]
}
 8107b18:	4618      	mov	r0, r3
 8107b1a:	3714      	adds	r7, #20
 8107b1c:	46bd      	mov	sp, r7
 8107b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b22:	4770      	bx	lr

08107b24 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback *callbacks[])
{
 8107b24:	b590      	push	{r4, r7, lr}
 8107b26:	b08f      	sub	sp, #60	; 0x3c
 8107b28:	af04      	add	r7, sp, #16
 8107b2a:	60f8      	str	r0, [r7, #12]
 8107b2c:	60b9      	str	r1, [r7, #8]
 8107b2e:	607a      	str	r2, [r7, #4]
 8107b30:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
 8107b32:	68fb      	ldr	r3, [r7, #12]
 8107b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107b36:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
 8107b38:	687a      	ldr	r2, [r7, #4]
 8107b3a:	6a3b      	ldr	r3, [r7, #32]
 8107b3c:	429a      	cmp	r2, r3
 8107b3e:	d902      	bls.n	8107b46 <virtio_create_virtqueues+0x22>
		return -ERROR_VQUEUE_INVLD_PARAM;
 8107b40:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 8107b44:	e036      	b.n	8107bb4 <virtio_create_virtqueues+0x90>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
 8107b46:	2300      	movs	r3, #0
 8107b48:	627b      	str	r3, [r7, #36]	; 0x24
 8107b4a:	e02e      	b.n	8107baa <virtio_create_virtqueues+0x86>
		vring_info = &vdev->vrings_info[i];
 8107b4c:	68fb      	ldr	r3, [r7, #12]
 8107b4e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8107b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107b52:	4613      	mov	r3, r2
 8107b54:	005b      	lsls	r3, r3, #1
 8107b56:	4413      	add	r3, r2
 8107b58:	00db      	lsls	r3, r3, #3
 8107b5a:	440b      	add	r3, r1
 8107b5c:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
 8107b5e:	69fb      	ldr	r3, [r7, #28]
 8107b60:	3304      	adds	r3, #4
 8107b62:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8107b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107b66:	b298      	uxth	r0, r3
 8107b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107b6a:	009b      	lsls	r3, r3, #2
 8107b6c:	683a      	ldr	r2, [r7, #0]
 8107b6e:	4413      	add	r3, r2
 8107b70:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8107b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107b74:	009b      	lsls	r3, r3, #2
 8107b76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8107b78:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8107b7a:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8107b7c:	68fa      	ldr	r2, [r7, #12]
 8107b7e:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8107b80:	6a12      	ldr	r2, [r2, #32]
 8107b82:	69f9      	ldr	r1, [r7, #28]
 8107b84:	6809      	ldr	r1, [r1, #0]
 8107b86:	9102      	str	r1, [sp, #8]
 8107b88:	9201      	str	r2, [sp, #4]
 8107b8a:	9300      	str	r3, [sp, #0]
 8107b8c:	69bb      	ldr	r3, [r7, #24]
 8107b8e:	4622      	mov	r2, r4
 8107b90:	4601      	mov	r1, r0
 8107b92:	68f8      	ldr	r0, [r7, #12]
 8107b94:	f000 f8f6 	bl	8107d84 <virtqueue_create>
 8107b98:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
 8107b9a:	697b      	ldr	r3, [r7, #20]
 8107b9c:	2b00      	cmp	r3, #0
 8107b9e:	d001      	beq.n	8107ba4 <virtio_create_virtqueues+0x80>
			return ret;
 8107ba0:	697b      	ldr	r3, [r7, #20]
 8107ba2:	e007      	b.n	8107bb4 <virtio_create_virtqueues+0x90>
	for (i = 0; i < nvqs; i++) {
 8107ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107ba6:	3301      	adds	r3, #1
 8107ba8:	627b      	str	r3, [r7, #36]	; 0x24
 8107baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107bac:	687b      	ldr	r3, [r7, #4]
 8107bae:	429a      	cmp	r2, r3
 8107bb0:	d3cc      	bcc.n	8107b4c <virtio_create_virtqueues+0x28>
	}
	return 0;
 8107bb2:	2300      	movs	r3, #0
}
 8107bb4:	4618      	mov	r0, r3
 8107bb6:	372c      	adds	r7, #44	; 0x2c
 8107bb8:	46bd      	mov	sp, r7
 8107bba:	bd90      	pop	{r4, r7, pc}

08107bbc <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
 8107bbc:	b480      	push	{r7}
 8107bbe:	b085      	sub	sp, #20
 8107bc0:	af00      	add	r7, sp, #0
 8107bc2:	60f8      	str	r0, [r7, #12]
 8107bc4:	60b9      	str	r1, [r7, #8]
 8107bc6:	607a      	str	r2, [r7, #4]
 8107bc8:	603b      	str	r3, [r7, #0]
	vr->num = num;
 8107bca:	68fb      	ldr	r3, [r7, #12]
 8107bcc:	68ba      	ldr	r2, [r7, #8]
 8107bce:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
 8107bd0:	68fb      	ldr	r3, [r7, #12]
 8107bd2:	687a      	ldr	r2, [r7, #4]
 8107bd4:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
 8107bd6:	68bb      	ldr	r3, [r7, #8]
 8107bd8:	011b      	lsls	r3, r3, #4
 8107bda:	687a      	ldr	r2, [r7, #4]
 8107bdc:	441a      	add	r2, r3
 8107bde:	68fb      	ldr	r3, [r7, #12]
 8107be0:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
 8107be2:	68fb      	ldr	r3, [r7, #12]
 8107be4:	689a      	ldr	r2, [r3, #8]
 8107be6:	68bb      	ldr	r3, [r7, #8]
 8107be8:	005b      	lsls	r3, r3, #1
 8107bea:	4413      	add	r3, r2
 8107bec:	3304      	adds	r3, #4
 8107bee:	461a      	mov	r2, r3
 8107bf0:	683b      	ldr	r3, [r7, #0]
 8107bf2:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
 8107bf4:	1c5a      	adds	r2, r3, #1
 8107bf6:	683b      	ldr	r3, [r7, #0]
 8107bf8:	425b      	negs	r3, r3
 8107bfa:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
 8107bfc:	461a      	mov	r2, r3
 8107bfe:	68fb      	ldr	r3, [r7, #12]
 8107c00:	60da      	str	r2, [r3, #12]
}
 8107c02:	bf00      	nop
 8107c04:	3714      	adds	r7, #20
 8107c06:	46bd      	mov	sp, r7
 8107c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c0c:	4770      	bx	lr

08107c0e <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
 8107c0e:	b480      	push	{r7}
 8107c10:	b083      	sub	sp, #12
 8107c12:	af00      	add	r7, sp, #0
 8107c14:	4603      	mov	r3, r0
 8107c16:	80fb      	strh	r3, [r7, #6]
 8107c18:	460b      	mov	r3, r1
 8107c1a:	80bb      	strh	r3, [r7, #4]
 8107c1c:	4613      	mov	r3, r2
 8107c1e:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
 8107c20:	88ba      	ldrh	r2, [r7, #4]
 8107c22:	88fb      	ldrh	r3, [r7, #6]
 8107c24:	1ad3      	subs	r3, r2, r3
 8107c26:	b29b      	uxth	r3, r3
 8107c28:	3b01      	subs	r3, #1
 8107c2a:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
 8107c2c:	88b9      	ldrh	r1, [r7, #4]
 8107c2e:	887b      	ldrh	r3, [r7, #2]
 8107c30:	1acb      	subs	r3, r1, r3
 8107c32:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
 8107c34:	429a      	cmp	r2, r3
 8107c36:	bf34      	ite	cc
 8107c38:	2301      	movcc	r3, #1
 8107c3a:	2300      	movcs	r3, #0
 8107c3c:	b2db      	uxtb	r3, r3
}
 8107c3e:	4618      	mov	r0, r3
 8107c40:	370c      	adds	r7, #12
 8107c42:	46bd      	mov	sp, r7
 8107c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c48:	4770      	bx	lr

08107c4a <metal_io_virt>:
{
 8107c4a:	b480      	push	{r7}
 8107c4c:	b083      	sub	sp, #12
 8107c4e:	af00      	add	r7, sp, #0
 8107c50:	6078      	str	r0, [r7, #4]
 8107c52:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8107c54:	687b      	ldr	r3, [r7, #4]
 8107c56:	681b      	ldr	r3, [r3, #0]
		: NULL);
 8107c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107c5c:	d009      	beq.n	8107c72 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8107c5e:	687b      	ldr	r3, [r7, #4]
 8107c60:	689b      	ldr	r3, [r3, #8]
 8107c62:	683a      	ldr	r2, [r7, #0]
 8107c64:	429a      	cmp	r2, r3
 8107c66:	d804      	bhi.n	8107c72 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 8107c68:	687b      	ldr	r3, [r7, #4]
 8107c6a:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8107c6c:	683b      	ldr	r3, [r7, #0]
 8107c6e:	4413      	add	r3, r2
 8107c70:	e000      	b.n	8107c74 <metal_io_virt+0x2a>
 8107c72:	2300      	movs	r3, #0
}
 8107c74:	4618      	mov	r0, r3
 8107c76:	370c      	adds	r7, #12
 8107c78:	46bd      	mov	sp, r7
 8107c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c7e:	4770      	bx	lr

08107c80 <metal_io_phys>:
{
 8107c80:	b480      	push	{r7}
 8107c82:	b085      	sub	sp, #20
 8107c84:	af00      	add	r7, sp, #0
 8107c86:	6078      	str	r0, [r7, #4]
 8107c88:	6039      	str	r1, [r7, #0]
	unsigned long page = (io->page_shift >=
 8107c8a:	687b      	ldr	r3, [r7, #4]
 8107c8c:	68db      	ldr	r3, [r3, #12]
			     0 : offset >> io->page_shift);
 8107c8e:	2b1f      	cmp	r3, #31
 8107c90:	d805      	bhi.n	8107c9e <metal_io_phys+0x1e>
 8107c92:	687b      	ldr	r3, [r7, #4]
 8107c94:	68db      	ldr	r3, [r3, #12]
 8107c96:	683a      	ldr	r2, [r7, #0]
 8107c98:	fa22 f303 	lsr.w	r3, r2, r3
 8107c9c:	e000      	b.n	8107ca0 <metal_io_phys+0x20>
 8107c9e:	2300      	movs	r3, #0
	unsigned long page = (io->page_shift >=
 8107ca0:	60fb      	str	r3, [r7, #12]
	return (io->physmap != NULL && offset <= io->size
 8107ca2:	687b      	ldr	r3, [r7, #4]
 8107ca4:	685b      	ldr	r3, [r3, #4]
		: METAL_BAD_PHYS);
 8107ca6:	2b00      	cmp	r3, #0
 8107ca8:	d010      	beq.n	8107ccc <metal_io_phys+0x4c>
	return (io->physmap != NULL && offset <= io->size
 8107caa:	687b      	ldr	r3, [r7, #4]
 8107cac:	689b      	ldr	r3, [r3, #8]
 8107cae:	683a      	ldr	r2, [r7, #0]
 8107cb0:	429a      	cmp	r2, r3
 8107cb2:	d80b      	bhi.n	8107ccc <metal_io_phys+0x4c>
		? io->physmap[page] + (offset & io->page_mask)
 8107cb4:	687b      	ldr	r3, [r7, #4]
 8107cb6:	685a      	ldr	r2, [r3, #4]
 8107cb8:	68fb      	ldr	r3, [r7, #12]
 8107cba:	009b      	lsls	r3, r3, #2
 8107cbc:	4413      	add	r3, r2
 8107cbe:	681a      	ldr	r2, [r3, #0]
 8107cc0:	687b      	ldr	r3, [r7, #4]
 8107cc2:	6919      	ldr	r1, [r3, #16]
 8107cc4:	683b      	ldr	r3, [r7, #0]
 8107cc6:	400b      	ands	r3, r1
		: METAL_BAD_PHYS);
 8107cc8:	4413      	add	r3, r2
 8107cca:	e001      	b.n	8107cd0 <metal_io_phys+0x50>
 8107ccc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8107cd0:	4618      	mov	r0, r3
 8107cd2:	3714      	adds	r7, #20
 8107cd4:	46bd      	mov	sp, r7
 8107cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cda:	4770      	bx	lr

08107cdc <metal_io_phys_to_offset>:
{
 8107cdc:	b580      	push	{r7, lr}
 8107cde:	b084      	sub	sp, #16
 8107ce0:	af00      	add	r7, sp, #0
 8107ce2:	6078      	str	r0, [r7, #4]
 8107ce4:	6039      	str	r1, [r7, #0]
		(io->page_mask == (metal_phys_addr_t)(-1) ?
 8107ce6:	687b      	ldr	r3, [r7, #4]
 8107ce8:	691b      	ldr	r3, [r3, #16]
		phys - io->physmap[0] :  phys & io->page_mask);
 8107cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107cee:	d105      	bne.n	8107cfc <metal_io_phys_to_offset+0x20>
 8107cf0:	687b      	ldr	r3, [r7, #4]
 8107cf2:	685b      	ldr	r3, [r3, #4]
 8107cf4:	681b      	ldr	r3, [r3, #0]
 8107cf6:	683a      	ldr	r2, [r7, #0]
 8107cf8:	1ad3      	subs	r3, r2, r3
 8107cfa:	e003      	b.n	8107d04 <metal_io_phys_to_offset+0x28>
 8107cfc:	687b      	ldr	r3, [r7, #4]
 8107cfe:	691a      	ldr	r2, [r3, #16]
 8107d00:	683b      	ldr	r3, [r7, #0]
 8107d02:	4013      	ands	r3, r2
	unsigned long offset =
 8107d04:	60fb      	str	r3, [r7, #12]
		if (metal_io_phys(io, offset) == phys)
 8107d06:	68f9      	ldr	r1, [r7, #12]
 8107d08:	6878      	ldr	r0, [r7, #4]
 8107d0a:	f7ff ffb9 	bl	8107c80 <metal_io_phys>
 8107d0e:	4602      	mov	r2, r0
 8107d10:	683b      	ldr	r3, [r7, #0]
 8107d12:	4293      	cmp	r3, r2
 8107d14:	d101      	bne.n	8107d1a <metal_io_phys_to_offset+0x3e>
			return offset;
 8107d16:	68fb      	ldr	r3, [r7, #12]
 8107d18:	e00c      	b.n	8107d34 <metal_io_phys_to_offset+0x58>
		offset += io->page_mask + 1;
 8107d1a:	687b      	ldr	r3, [r7, #4]
 8107d1c:	691a      	ldr	r2, [r3, #16]
 8107d1e:	68fb      	ldr	r3, [r7, #12]
 8107d20:	4413      	add	r3, r2
 8107d22:	3301      	adds	r3, #1
 8107d24:	60fb      	str	r3, [r7, #12]
	} while (offset < io->size);
 8107d26:	687b      	ldr	r3, [r7, #4]
 8107d28:	689b      	ldr	r3, [r3, #8]
 8107d2a:	68fa      	ldr	r2, [r7, #12]
 8107d2c:	429a      	cmp	r2, r3
 8107d2e:	d3ea      	bcc.n	8107d06 <metal_io_phys_to_offset+0x2a>
	return METAL_BAD_OFFSET;
 8107d30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8107d34:	4618      	mov	r0, r3
 8107d36:	3710      	adds	r7, #16
 8107d38:	46bd      	mov	sp, r7
 8107d3a:	bd80      	pop	{r7, pc}

08107d3c <metal_io_phys_to_virt>:
{
 8107d3c:	b580      	push	{r7, lr}
 8107d3e:	b082      	sub	sp, #8
 8107d40:	af00      	add	r7, sp, #0
 8107d42:	6078      	str	r0, [r7, #4]
 8107d44:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
 8107d46:	6839      	ldr	r1, [r7, #0]
 8107d48:	6878      	ldr	r0, [r7, #4]
 8107d4a:	f7ff ffc7 	bl	8107cdc <metal_io_phys_to_offset>
 8107d4e:	4603      	mov	r3, r0
 8107d50:	4619      	mov	r1, r3
 8107d52:	6878      	ldr	r0, [r7, #4]
 8107d54:	f7ff ff79 	bl	8107c4a <metal_io_virt>
 8107d58:	4603      	mov	r3, r0
}
 8107d5a:	4618      	mov	r0, r3
 8107d5c:	3708      	adds	r7, #8
 8107d5e:	46bd      	mov	sp, r7
 8107d60:	bd80      	pop	{r7, pc}

08107d62 <virtqueue_phys_to_virt>:
static int virtqueue_nused(struct virtqueue *vq);

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
 8107d62:	b580      	push	{r7, lr}
 8107d64:	b084      	sub	sp, #16
 8107d66:	af00      	add	r7, sp, #0
 8107d68:	6078      	str	r0, [r7, #4]
 8107d6a:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
 8107d6c:	687b      	ldr	r3, [r7, #4]
 8107d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107d70:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
 8107d72:	6839      	ldr	r1, [r7, #0]
 8107d74:	68f8      	ldr	r0, [r7, #12]
 8107d76:	f7ff ffe1 	bl	8107d3c <metal_io_phys_to_virt>
 8107d7a:	4603      	mov	r3, r0
}
 8107d7c:	4618      	mov	r0, r3
 8107d7e:	3710      	adds	r7, #16
 8107d80:	46bd      	mov	sp, r7
 8107d82:	bd80      	pop	{r7, pc}

08107d84 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
 8107d84:	b580      	push	{r7, lr}
 8107d86:	b086      	sub	sp, #24
 8107d88:	af00      	add	r7, sp, #0
 8107d8a:	60f8      	str	r0, [r7, #12]
 8107d8c:	607a      	str	r2, [r7, #4]
 8107d8e:	603b      	str	r3, [r7, #0]
 8107d90:	460b      	mov	r3, r1
 8107d92:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
 8107d94:	2300      	movs	r3, #0
 8107d96:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
 8107d98:	697b      	ldr	r3, [r7, #20]
 8107d9a:	2b00      	cmp	r3, #0
 8107d9c:	d121      	bne.n	8107de2 <virtqueue_create+0x5e>
		vq->vq_dev = virt_dev;
 8107d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107da0:	68fa      	ldr	r2, [r7, #12]
 8107da2:	601a      	str	r2, [r3, #0]
		vq->vq_name =  name;
 8107da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107da6:	687a      	ldr	r2, [r7, #4]
 8107da8:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
 8107daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dac:	897a      	ldrh	r2, [r7, #10]
 8107dae:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
 8107db0:	683b      	ldr	r3, [r7, #0]
 8107db2:	891a      	ldrh	r2, [r3, #8]
 8107db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107db6:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
 8107db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dba:	895a      	ldrh	r2, [r3, #10]
 8107dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dbe:	851a      	strh	r2, [r3, #40]	; 0x28
		vq->callback = callback;
 8107dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dc2:	6a3a      	ldr	r2, [r7, #32]
 8107dc4:	611a      	str	r2, [r3, #16]
		vq->notify = notify;
 8107dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107dca:	615a      	str	r2, [r3, #20]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, (void *)ring->vaddr, ring->align);
 8107dcc:	683b      	ldr	r3, [r7, #0]
 8107dce:	6819      	ldr	r1, [r3, #0]
 8107dd0:	683b      	ldr	r3, [r7, #0]
 8107dd2:	685b      	ldr	r3, [r3, #4]
 8107dd4:	461a      	mov	r2, r3
 8107dd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107dd8:	f000 f8fb 	bl	8107fd2 <vq_ring_init>

		/* Disable callbacks - will be enabled by the application
		 * once initialization is completed.
		 */
		virtqueue_disable_cb(vq);
 8107ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107dde:	f000 f885 	bl	8107eec <virtqueue_disable_cb>
	}

	return (status);
 8107de2:	697b      	ldr	r3, [r7, #20]
}
 8107de4:	4618      	mov	r0, r3
 8107de6:	3718      	adds	r7, #24
 8107de8:	46bd      	mov	sp, r7
 8107dea:	bd80      	pop	{r7, pc}

08107dec <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
 8107dec:	b580      	push	{r7, lr}
 8107dee:	b086      	sub	sp, #24
 8107df0:	af00      	add	r7, sp, #0
 8107df2:	60f8      	str	r0, [r7, #12]
 8107df4:	60b9      	str	r1, [r7, #8]
 8107df6:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
 8107df8:	2300      	movs	r3, #0
 8107dfa:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
 8107dfc:	f3bf 8f5b 	dmb	ish
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8107e00:	68fb      	ldr	r3, [r7, #12]
 8107e02:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8107e04:	68fb      	ldr	r3, [r7, #12]
 8107e06:	6a1b      	ldr	r3, [r3, #32]
 8107e08:	885b      	ldrh	r3, [r3, #2]
 8107e0a:	429a      	cmp	r2, r3
 8107e0c:	d101      	bne.n	8107e12 <virtqueue_get_available_buffer+0x26>
		return NULL;
 8107e0e:	2300      	movs	r3, #0
 8107e10:	e02e      	b.n	8107e70 <virtqueue_get_available_buffer+0x84>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
 8107e12:	68fb      	ldr	r3, [r7, #12]
 8107e14:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8107e16:	1c5a      	adds	r2, r3, #1
 8107e18:	b291      	uxth	r1, r2
 8107e1a:	68fa      	ldr	r2, [r7, #12]
 8107e1c:	8691      	strh	r1, [r2, #52]	; 0x34
 8107e1e:	b21a      	sxth	r2, r3
 8107e20:	68fb      	ldr	r3, [r7, #12]
 8107e22:	895b      	ldrh	r3, [r3, #10]
 8107e24:	3b01      	subs	r3, #1
 8107e26:	b29b      	uxth	r3, r3
 8107e28:	b21b      	sxth	r3, r3
 8107e2a:	4013      	ands	r3, r2
 8107e2c:	b21b      	sxth	r3, r3
 8107e2e:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
 8107e30:	68fb      	ldr	r3, [r7, #12]
 8107e32:	6a1a      	ldr	r2, [r3, #32]
 8107e34:	8afb      	ldrh	r3, [r7, #22]
 8107e36:	005b      	lsls	r3, r3, #1
 8107e38:	4413      	add	r3, r2
 8107e3a:	889a      	ldrh	r2, [r3, #4]
 8107e3c:	68bb      	ldr	r3, [r7, #8]
 8107e3e:	801a      	strh	r2, [r3, #0]

	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
 8107e40:	68fb      	ldr	r3, [r7, #12]
 8107e42:	69da      	ldr	r2, [r3, #28]
 8107e44:	68bb      	ldr	r3, [r7, #8]
 8107e46:	881b      	ldrh	r3, [r3, #0]
 8107e48:	011b      	lsls	r3, r3, #4
 8107e4a:	4413      	add	r3, r2
 8107e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107e50:	4613      	mov	r3, r2
 8107e52:	4619      	mov	r1, r3
 8107e54:	68f8      	ldr	r0, [r7, #12]
 8107e56:	f7ff ff84 	bl	8107d62 <virtqueue_phys_to_virt>
 8107e5a:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
 8107e5c:	68fb      	ldr	r3, [r7, #12]
 8107e5e:	69da      	ldr	r2, [r3, #28]
 8107e60:	68bb      	ldr	r3, [r7, #8]
 8107e62:	881b      	ldrh	r3, [r3, #0]
 8107e64:	011b      	lsls	r3, r3, #4
 8107e66:	4413      	add	r3, r2
 8107e68:	689a      	ldr	r2, [r3, #8]
 8107e6a:	687b      	ldr	r3, [r7, #4]
 8107e6c:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
 8107e6e:	693b      	ldr	r3, [r7, #16]
}
 8107e70:	4618      	mov	r0, r3
 8107e72:	3718      	adds	r7, #24
 8107e74:	46bd      	mov	sp, r7
 8107e76:	bd80      	pop	{r7, pc}

08107e78 <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
 8107e78:	b480      	push	{r7}
 8107e7a:	b087      	sub	sp, #28
 8107e7c:	af00      	add	r7, sp, #0
 8107e7e:	60f8      	str	r0, [r7, #12]
 8107e80:	460b      	mov	r3, r1
 8107e82:	607a      	str	r2, [r7, #4]
 8107e84:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
 8107e86:	2300      	movs	r3, #0
 8107e88:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
 8107e8a:	68fb      	ldr	r3, [r7, #12]
 8107e8c:	895b      	ldrh	r3, [r3, #10]
 8107e8e:	897a      	ldrh	r2, [r7, #10]
 8107e90:	429a      	cmp	r2, r3
 8107e92:	d901      	bls.n	8107e98 <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
 8107e94:	4b14      	ldr	r3, [pc, #80]	; (8107ee8 <virtqueue_add_consumed_buffer+0x70>)
 8107e96:	e021      	b.n	8107edc <virtqueue_add_consumed_buffer+0x64>
	}

	VQUEUE_BUSY(vq);

	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
 8107e98:	68fb      	ldr	r3, [r7, #12]
 8107e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107e9c:	885b      	ldrh	r3, [r3, #2]
 8107e9e:	b21a      	sxth	r2, r3
 8107ea0:	68fb      	ldr	r3, [r7, #12]
 8107ea2:	895b      	ldrh	r3, [r3, #10]
 8107ea4:	3b01      	subs	r3, #1
 8107ea6:	b29b      	uxth	r3, r3
 8107ea8:	b21b      	sxth	r3, r3
 8107eaa:	4013      	ands	r3, r2
 8107eac:	b21b      	sxth	r3, r3
 8107eae:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
 8107eb0:	68fb      	ldr	r3, [r7, #12]
 8107eb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107eb4:	8a7b      	ldrh	r3, [r7, #18]
 8107eb6:	00db      	lsls	r3, r3, #3
 8107eb8:	4413      	add	r3, r2
 8107eba:	3304      	adds	r3, #4
 8107ebc:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
 8107ebe:	897a      	ldrh	r2, [r7, #10]
 8107ec0:	697b      	ldr	r3, [r7, #20]
 8107ec2:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
 8107ec4:	697b      	ldr	r3, [r7, #20]
 8107ec6:	687a      	ldr	r2, [r7, #4]
 8107ec8:	605a      	str	r2, [r3, #4]

	atomic_thread_fence(memory_order_seq_cst);
 8107eca:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
 8107ece:	68fb      	ldr	r3, [r7, #12]
 8107ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107ed2:	885a      	ldrh	r2, [r3, #2]
 8107ed4:	3201      	adds	r2, #1
 8107ed6:	b292      	uxth	r2, r2
 8107ed8:	805a      	strh	r2, [r3, #2]

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
 8107eda:	2300      	movs	r3, #0
}
 8107edc:	4618      	mov	r0, r3
 8107ede:	371c      	adds	r7, #28
 8107ee0:	46bd      	mov	sp, r7
 8107ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ee6:	4770      	bx	lr
 8107ee8:	fffff441 	.word	0xfffff441

08107eec <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
 8107eec:	b480      	push	{r7}
 8107eee:	b083      	sub	sp, #12
 8107ef0:	af00      	add	r7, sp, #0
 8107ef2:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 8107ef4:	687b      	ldr	r3, [r7, #4]
 8107ef6:	68db      	ldr	r3, [r3, #12]
 8107ef8:	f003 0302 	and.w	r3, r3, #2
 8107efc:	2b00      	cmp	r3, #0
 8107efe:	d010      	beq.n	8107f22 <virtqueue_disable_cb+0x36>
		vring_used_event(&vq->vq_ring) =
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 8107f00:	687b      	ldr	r3, [r7, #4]
 8107f02:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8107f04:	687b      	ldr	r3, [r7, #4]
 8107f06:	895b      	ldrh	r3, [r3, #10]
 8107f08:	1ad3      	subs	r3, r2, r3
 8107f0a:	b299      	uxth	r1, r3
		vring_used_event(&vq->vq_ring) =
 8107f0c:	687b      	ldr	r3, [r7, #4]
 8107f0e:	6a1a      	ldr	r2, [r3, #32]
 8107f10:	687b      	ldr	r3, [r7, #4]
 8107f12:	699b      	ldr	r3, [r3, #24]
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 8107f14:	3901      	subs	r1, #1
 8107f16:	b289      	uxth	r1, r1
		vring_used_event(&vq->vq_ring) =
 8107f18:	005b      	lsls	r3, r3, #1
 8107f1a:	4413      	add	r3, r2
 8107f1c:	460a      	mov	r2, r1
 8107f1e:	809a      	strh	r2, [r3, #4]
	} else {
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
	}

	VQUEUE_IDLE(vq);
}
 8107f20:	e008      	b.n	8107f34 <virtqueue_disable_cb+0x48>
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
 8107f22:	687b      	ldr	r3, [r7, #4]
 8107f24:	6a1b      	ldr	r3, [r3, #32]
 8107f26:	881a      	ldrh	r2, [r3, #0]
 8107f28:	687b      	ldr	r3, [r7, #4]
 8107f2a:	6a1b      	ldr	r3, [r3, #32]
 8107f2c:	f042 0201 	orr.w	r2, r2, #1
 8107f30:	b292      	uxth	r2, r2
 8107f32:	801a      	strh	r2, [r3, #0]
}
 8107f34:	bf00      	nop
 8107f36:	370c      	adds	r7, #12
 8107f38:	46bd      	mov	sp, r7
 8107f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f3e:	4770      	bx	lr

08107f40 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
 8107f40:	b580      	push	{r7, lr}
 8107f42:	b082      	sub	sp, #8
 8107f44:	af00      	add	r7, sp, #0
 8107f46:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
 8107f48:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify_host(vq))
 8107f4c:	6878      	ldr	r0, [r7, #4]
 8107f4e:	f000 f885 	bl	810805c <vq_ring_must_notify_host>
 8107f52:	4603      	mov	r3, r0
 8107f54:	2b00      	cmp	r3, #0
 8107f56:	d002      	beq.n	8107f5e <virtqueue_kick+0x1e>
		vq_ring_notify_host(vq);
 8107f58:	6878      	ldr	r0, [r7, #4]
 8107f5a:	f000 f8b5 	bl	81080c8 <vq_ring_notify_host>

	vq->vq_queued_cnt = 0;
 8107f5e:	687b      	ldr	r3, [r7, #4]
 8107f60:	2200      	movs	r2, #0
 8107f62:	855a      	strh	r2, [r3, #42]	; 0x2a

	VQUEUE_IDLE(vq);
}
 8107f64:	bf00      	nop
 8107f66:	3708      	adds	r7, #8
 8107f68:	46bd      	mov	sp, r7
 8107f6a:	bd80      	pop	{r7, pc}

08107f6c <virtqueue_get_desc_size>:
 * @param vq            - Pointer to VirtIO queue control block
 *
 * @return              - Descriptor length
 */
uint32_t virtqueue_get_desc_size(struct virtqueue *vq)
{
 8107f6c:	b480      	push	{r7}
 8107f6e:	b085      	sub	sp, #20
 8107f70:	af00      	add	r7, sp, #0
 8107f72:	6078      	str	r0, [r7, #4]
	uint16_t head_idx = 0;
 8107f74:	2300      	movs	r3, #0
 8107f76:	81fb      	strh	r3, [r7, #14]
	uint16_t avail_idx = 0;
 8107f78:	2300      	movs	r3, #0
 8107f7a:	81bb      	strh	r3, [r7, #12]
	uint32_t len = 0;
 8107f7c:	2300      	movs	r3, #0
 8107f7e:	60bb      	str	r3, [r7, #8]

	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8107f80:	687b      	ldr	r3, [r7, #4]
 8107f82:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8107f84:	687b      	ldr	r3, [r7, #4]
 8107f86:	6a1b      	ldr	r3, [r3, #32]
 8107f88:	885b      	ldrh	r3, [r3, #2]
 8107f8a:	429a      	cmp	r2, r3
 8107f8c:	d101      	bne.n	8107f92 <virtqueue_get_desc_size+0x26>
		return 0;
 8107f8e:	2300      	movs	r3, #0
 8107f90:	e019      	b.n	8107fc6 <virtqueue_get_desc_size+0x5a>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
 8107f92:	687b      	ldr	r3, [r7, #4]
 8107f94:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8107f96:	b21a      	sxth	r2, r3
 8107f98:	687b      	ldr	r3, [r7, #4]
 8107f9a:	895b      	ldrh	r3, [r3, #10]
 8107f9c:	3b01      	subs	r3, #1
 8107f9e:	b29b      	uxth	r3, r3
 8107fa0:	b21b      	sxth	r3, r3
 8107fa2:	4013      	ands	r3, r2
 8107fa4:	b21b      	sxth	r3, r3
 8107fa6:	81fb      	strh	r3, [r7, #14]
	avail_idx = vq->vq_ring.avail->ring[head_idx];
 8107fa8:	687b      	ldr	r3, [r7, #4]
 8107faa:	6a1a      	ldr	r2, [r3, #32]
 8107fac:	89fb      	ldrh	r3, [r7, #14]
 8107fae:	005b      	lsls	r3, r3, #1
 8107fb0:	4413      	add	r3, r2
 8107fb2:	889b      	ldrh	r3, [r3, #4]
 8107fb4:	81bb      	strh	r3, [r7, #12]
	len = vq->vq_ring.desc[avail_idx].len;
 8107fb6:	687b      	ldr	r3, [r7, #4]
 8107fb8:	69da      	ldr	r2, [r3, #28]
 8107fba:	89bb      	ldrh	r3, [r7, #12]
 8107fbc:	011b      	lsls	r3, r3, #4
 8107fbe:	4413      	add	r3, r2
 8107fc0:	689b      	ldr	r3, [r3, #8]
 8107fc2:	60bb      	str	r3, [r7, #8]

	VQUEUE_IDLE(vq);

	return len;
 8107fc4:	68bb      	ldr	r3, [r7, #8]
}
 8107fc6:	4618      	mov	r0, r3
 8107fc8:	3714      	adds	r7, #20
 8107fca:	46bd      	mov	sp, r7
 8107fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fd0:	4770      	bx	lr

08107fd2 <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
 8107fd2:	b580      	push	{r7, lr}
 8107fd4:	b088      	sub	sp, #32
 8107fd6:	af00      	add	r7, sp, #0
 8107fd8:	60f8      	str	r0, [r7, #12]
 8107fda:	60b9      	str	r1, [r7, #8]
 8107fdc:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int i, size;

	size = vq->vq_nentries;
 8107fde:	68fb      	ldr	r3, [r7, #12]
 8107fe0:	895b      	ldrh	r3, [r3, #10]
 8107fe2:	61bb      	str	r3, [r7, #24]
	vr = &vq->vq_ring;
 8107fe4:	68fb      	ldr	r3, [r7, #12]
 8107fe6:	3318      	adds	r3, #24
 8107fe8:	617b      	str	r3, [r7, #20]

	vring_init(vr, size, (unsigned char *)ring_mem, alignment);
 8107fea:	69b9      	ldr	r1, [r7, #24]
 8107fec:	687b      	ldr	r3, [r7, #4]
 8107fee:	68ba      	ldr	r2, [r7, #8]
 8107ff0:	6978      	ldr	r0, [r7, #20]
 8107ff2:	f7ff fde3 	bl	8107bbc <vring_init>

	for (i = 0; i < size - 1; i++)
 8107ff6:	2300      	movs	r3, #0
 8107ff8:	61fb      	str	r3, [r7, #28]
 8107ffa:	e00c      	b.n	8108016 <vq_ring_init+0x44>
		vr->desc[i].next = i + 1;
 8107ffc:	69fb      	ldr	r3, [r7, #28]
 8107ffe:	b29a      	uxth	r2, r3
 8108000:	697b      	ldr	r3, [r7, #20]
 8108002:	6859      	ldr	r1, [r3, #4]
 8108004:	69fb      	ldr	r3, [r7, #28]
 8108006:	011b      	lsls	r3, r3, #4
 8108008:	440b      	add	r3, r1
 810800a:	3201      	adds	r2, #1
 810800c:	b292      	uxth	r2, r2
 810800e:	81da      	strh	r2, [r3, #14]
	for (i = 0; i < size - 1; i++)
 8108010:	69fb      	ldr	r3, [r7, #28]
 8108012:	3301      	adds	r3, #1
 8108014:	61fb      	str	r3, [r7, #28]
 8108016:	69bb      	ldr	r3, [r7, #24]
 8108018:	3b01      	subs	r3, #1
 810801a:	69fa      	ldr	r2, [r7, #28]
 810801c:	429a      	cmp	r2, r3
 810801e:	dbed      	blt.n	8107ffc <vq_ring_init+0x2a>
	vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
 8108020:	697b      	ldr	r3, [r7, #20]
 8108022:	685a      	ldr	r2, [r3, #4]
 8108024:	69fb      	ldr	r3, [r7, #28]
 8108026:	011b      	lsls	r3, r3, #4
 8108028:	4413      	add	r3, r2
 810802a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 810802e:	81da      	strh	r2, [r3, #14]
}
 8108030:	bf00      	nop
 8108032:	3720      	adds	r7, #32
 8108034:	46bd      	mov	sp, r7
 8108036:	bd80      	pop	{r7, pc}

08108038 <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
 8108038:	b580      	push	{r7, lr}
 810803a:	b082      	sub	sp, #8
 810803c:	af00      	add	r7, sp, #0
 810803e:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
 8108040:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
 8108044:	687b      	ldr	r3, [r7, #4]
 8108046:	691b      	ldr	r3, [r3, #16]
 8108048:	2b00      	cmp	r3, #0
 810804a:	d003      	beq.n	8108054 <virtqueue_notification+0x1c>
		vq->callback(vq);
 810804c:	687b      	ldr	r3, [r7, #4]
 810804e:	691b      	ldr	r3, [r3, #16]
 8108050:	6878      	ldr	r0, [r7, #4]
 8108052:	4798      	blx	r3
}
 8108054:	bf00      	nop
 8108056:	3708      	adds	r7, #8
 8108058:	46bd      	mov	sp, r7
 810805a:	bd80      	pop	{r7, pc}

0810805c <vq_ring_must_notify_host>:
 *
 * vq_ring_must_notify_host
 *
 */
static int vq_ring_must_notify_host(struct virtqueue *vq)
{
 810805c:	b580      	push	{r7, lr}
 810805e:	b084      	sub	sp, #16
 8108060:	af00      	add	r7, sp, #0
 8108062:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 8108064:	687b      	ldr	r3, [r7, #4]
 8108066:	68db      	ldr	r3, [r3, #12]
 8108068:	f003 0302 	and.w	r3, r3, #2
 810806c:	2b00      	cmp	r3, #0
 810806e:	d01d      	beq.n	81080ac <vq_ring_must_notify_host+0x50>
		new_idx = vq->vq_ring.avail->idx;
 8108070:	687b      	ldr	r3, [r7, #4]
 8108072:	6a1b      	ldr	r3, [r3, #32]
 8108074:	885b      	ldrh	r3, [r3, #2]
 8108076:	81fb      	strh	r3, [r7, #14]
		prev_idx = new_idx - vq->vq_queued_cnt;
 8108078:	687b      	ldr	r3, [r7, #4]
 810807a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810807c:	89fa      	ldrh	r2, [r7, #14]
 810807e:	1ad3      	subs	r3, r2, r3
 8108080:	81bb      	strh	r3, [r7, #12]
		event_idx = vring_avail_event(&vq->vq_ring);
 8108082:	687b      	ldr	r3, [r7, #4]
 8108084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8108086:	687b      	ldr	r3, [r7, #4]
 8108088:	699b      	ldr	r3, [r3, #24]
 810808a:	00db      	lsls	r3, r3, #3
 810808c:	4413      	add	r3, r2
 810808e:	685b      	ldr	r3, [r3, #4]
 8108090:	817b      	strh	r3, [r7, #10]

		return (vring_need_event(event_idx, new_idx, prev_idx) != 0);
 8108092:	89ba      	ldrh	r2, [r7, #12]
 8108094:	89f9      	ldrh	r1, [r7, #14]
 8108096:	897b      	ldrh	r3, [r7, #10]
 8108098:	4618      	mov	r0, r3
 810809a:	f7ff fdb8 	bl	8107c0e <vring_need_event>
 810809e:	4603      	mov	r3, r0
 81080a0:	2b00      	cmp	r3, #0
 81080a2:	bf14      	ite	ne
 81080a4:	2301      	movne	r3, #1
 81080a6:	2300      	moveq	r3, #0
 81080a8:	b2db      	uxtb	r3, r3
 81080aa:	e009      	b.n	81080c0 <vq_ring_must_notify_host+0x64>
	}

	return ((vq->vq_ring.used->flags & VRING_USED_F_NO_NOTIFY) == 0);
 81080ac:	687b      	ldr	r3, [r7, #4]
 81080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81080b0:	881b      	ldrh	r3, [r3, #0]
 81080b2:	f003 0301 	and.w	r3, r3, #1
 81080b6:	2b00      	cmp	r3, #0
 81080b8:	bf0c      	ite	eq
 81080ba:	2301      	moveq	r3, #1
 81080bc:	2300      	movne	r3, #0
 81080be:	b2db      	uxtb	r3, r3
}
 81080c0:	4618      	mov	r0, r3
 81080c2:	3710      	adds	r7, #16
 81080c4:	46bd      	mov	sp, r7
 81080c6:	bd80      	pop	{r7, pc}

081080c8 <vq_ring_notify_host>:
 *
 * vq_ring_notify_host
 *
 */
static void vq_ring_notify_host(struct virtqueue *vq)
{
 81080c8:	b580      	push	{r7, lr}
 81080ca:	b082      	sub	sp, #8
 81080cc:	af00      	add	r7, sp, #0
 81080ce:	6078      	str	r0, [r7, #4]
	if (vq->notify)
 81080d0:	687b      	ldr	r3, [r7, #4]
 81080d2:	695b      	ldr	r3, [r3, #20]
 81080d4:	2b00      	cmp	r3, #0
 81080d6:	d003      	beq.n	81080e0 <vq_ring_notify_host+0x18>
		vq->notify(vq);
 81080d8:	687b      	ldr	r3, [r7, #4]
 81080da:	695b      	ldr	r3, [r3, #20]
 81080dc:	6878      	ldr	r0, [r7, #4]
 81080de:	4798      	blx	r3
}
 81080e0:	bf00      	nop
 81080e2:	3708      	adds	r7, #8
 81080e4:	46bd      	mov	sp, r7
 81080e6:	bd80      	pop	{r7, pc}

081080e8 <OneOverSqrt>:

#include "main.h"


float OneOverSqrt(float x)
{
 81080e8:	b580      	push	{r7, lr}
 81080ea:	b082      	sub	sp, #8
 81080ec:	af00      	add	r7, sp, #0
 81080ee:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1.0f / (float)sqrt(x);
 81080f2:	6878      	ldr	r0, [r7, #4]
 81080f4:	f7f8 fac0 	bl	8100678 <__aeabi_f2d>
 81080f8:	4602      	mov	r2, r0
 81080fa:	460b      	mov	r3, r1
 81080fc:	ec43 2b10 	vmov	d0, r2, r3
 8108100:	f001 fc7c 	bl	81099fc <sqrt>
 8108104:	ec53 2b10 	vmov	r2, r3, d0
 8108108:	4610      	mov	r0, r2
 810810a:	4619      	mov	r1, r3
 810810c:	f7f8 fe04 	bl	8100d18 <__aeabi_d2f>
 8108110:	ee06 0a90 	vmov	s13, r0
 8108114:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8108118:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 810811c:	eef0 7a47 	vmov.f32	s15, s14
}
 8108120:	eeb0 0a67 	vmov.f32	s0, s15
 8108124:	3708      	adds	r7, #8
 8108126:	46bd      	mov	sp, r7
 8108128:	bd80      	pop	{r7, pc}
 810812a:	0000      	movs	r0, r0
 810812c:	0000      	movs	r0, r0
	...

08108130 <CalculateAngles>:

void CalculateAngles(tAHRSDATA *inputAHRS)
{
 8108130:	b5b0      	push	{r4, r5, r7, lr}
 8108132:	b08c      	sub	sp, #48	; 0x30
 8108134:	af00      	add	r7, sp, #0
 8108136:	6078      	str	r0, [r7, #4]
	float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;
 8108138:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 810813c:	62fb      	str	r3, [r7, #44]	; 0x2c
 810813e:	f04f 0300 	mov.w	r3, #0
 8108142:	62bb      	str	r3, [r7, #40]	; 0x28
 8108144:	f04f 0300 	mov.w	r3, #0
 8108148:	627b      	str	r3, [r7, #36]	; 0x24
 810814a:	f04f 0300 	mov.w	r3, #0
 810814e:	623b      	str	r3, [r7, #32]
    double AHRSIMU_RAD2DEG = 180 / PI;
 8108150:	a38e      	add	r3, pc, #568	; (adr r3, 810838c <CalculateAngles+0x25c>)
 8108152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108156:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float Roll;        /*!< Roll angle value. This parameter is in units of degrees */
    float Pitch;       /*!< Pitch angle value. This parameter is in units of degrees */
    float Yaw;         /*!< Yaw angle value. This parameter is in units of degrees */
    float Inclination = 3.5; /*!< Inclination in units of degrees */
 810815a:	4b89      	ldr	r3, [pc, #548]	; (8108380 <CalculateAngles+0x250>)
 810815c:	617b      	str	r3, [r7, #20]

    q0 = inputAHRS->q0;
 810815e:	687b      	ldr	r3, [r7, #4]
 8108160:	695b      	ldr	r3, [r3, #20]
 8108162:	62fb      	str	r3, [r7, #44]	; 0x2c
    q1 = inputAHRS->q1;
 8108164:	687b      	ldr	r3, [r7, #4]
 8108166:	699b      	ldr	r3, [r3, #24]
 8108168:	62bb      	str	r3, [r7, #40]	; 0x28
    q2 = inputAHRS->q2;
 810816a:	687b      	ldr	r3, [r7, #4]
 810816c:	69db      	ldr	r3, [r3, #28]
 810816e:	627b      	str	r3, [r7, #36]	; 0x24
    q3 = inputAHRS->q3;
 8108170:	687b      	ldr	r3, [r7, #4]
 8108172:	6a1b      	ldr	r3, [r3, #32]
 8108174:	623b      	str	r3, [r7, #32]

    Roll = atan2(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 8108176:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 810817a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 810817e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108182:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8108186:	edd7 7a08 	vldr	s15, [r7, #32]
 810818a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810818e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108192:	ee17 0a90 	vmov	r0, s15
 8108196:	f7f8 fa6f 	bl	8100678 <__aeabi_f2d>
 810819a:	4604      	mov	r4, r0
 810819c:	460d      	mov	r5, r1
 810819e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 81081a2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81081a6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 81081aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 81081ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 81081b2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81081b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 81081ba:	ee17 0a90 	vmov	r0, s15
 81081be:	f7f8 fa5b 	bl	8100678 <__aeabi_f2d>
 81081c2:	4602      	mov	r2, r0
 81081c4:	460b      	mov	r3, r1
 81081c6:	ec43 2b11 	vmov	d1, r2, r3
 81081ca:	ec45 4b10 	vmov	d0, r4, r5
 81081ce:	f001 fc13 	bl	81099f8 <atan2>
 81081d2:	ec53 2b10 	vmov	r2, r3, d0
 81081d6:	4610      	mov	r0, r2
 81081d8:	4619      	mov	r1, r3
 81081da:	f7f8 fd9d 	bl	8100d18 <__aeabi_d2f>
 81081de:	4603      	mov	r3, r0
 81081e0:	613b      	str	r3, [r7, #16]
    Pitch = asin(-2.0f * (q1 * q3 - q0 * q2));
 81081e2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 81081e6:	edd7 7a08 	vldr	s15, [r7, #32]
 81081ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 81081ee:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 81081f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 81081f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81081fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 81081fe:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8108202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8108206:	ee17 0a90 	vmov	r0, s15
 810820a:	f7f8 fa35 	bl	8100678 <__aeabi_f2d>
 810820e:	4602      	mov	r2, r0
 8108210:	460b      	mov	r3, r1
 8108212:	ec43 2b10 	vmov	d0, r2, r3
 8108216:	f001 fbb5 	bl	8109984 <asin>
 810821a:	ec53 2b10 	vmov	r2, r3, d0
 810821e:	4610      	mov	r0, r2
 8108220:	4619      	mov	r1, r3
 8108222:	f7f8 fd79 	bl	8100d18 <__aeabi_d2f>
 8108226:	4603      	mov	r3, r0
 8108228:	60fb      	str	r3, [r7, #12]
    Yaw = atan2(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 810822a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 810822e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8108232:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108236:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 810823a:	edd7 7a08 	vldr	s15, [r7, #32]
 810823e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108246:	ee17 0a90 	vmov	r0, s15
 810824a:	f7f8 fa15 	bl	8100678 <__aeabi_f2d>
 810824e:	4604      	mov	r4, r0
 8108250:	460d      	mov	r5, r1
 8108252:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8108256:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810825a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 810825e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108262:	edd7 7a08 	vldr	s15, [r7, #32]
 8108266:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810826a:	ee77 7a67 	vsub.f32	s15, s14, s15
 810826e:	ee17 0a90 	vmov	r0, s15
 8108272:	f7f8 fa01 	bl	8100678 <__aeabi_f2d>
 8108276:	4602      	mov	r2, r0
 8108278:	460b      	mov	r3, r1
 810827a:	ec43 2b11 	vmov	d1, r2, r3
 810827e:	ec45 4b10 	vmov	d0, r4, r5
 8108282:	f001 fbb9 	bl	81099f8 <atan2>
 8108286:	ec53 2b10 	vmov	r2, r3, d0
 810828a:	4610      	mov	r0, r2
 810828c:	4619      	mov	r1, r3
 810828e:	f7f8 fd43 	bl	8100d18 <__aeabi_d2f>
 8108292:	4603      	mov	r3, r0
 8108294:	60bb      	str	r3, [r7, #8]

    /* Calculate degrees and remove inclination */
    Roll *= AHRSIMU_RAD2DEG;
 8108296:	6938      	ldr	r0, [r7, #16]
 8108298:	f7f8 f9ee 	bl	8100678 <__aeabi_f2d>
 810829c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 81082a0:	f7f8 fa42 	bl	8100728 <__aeabi_dmul>
 81082a4:	4602      	mov	r2, r0
 81082a6:	460b      	mov	r3, r1
 81082a8:	4610      	mov	r0, r2
 81082aa:	4619      	mov	r1, r3
 81082ac:	f7f8 fd34 	bl	8100d18 <__aeabi_d2f>
 81082b0:	4603      	mov	r3, r0
 81082b2:	613b      	str	r3, [r7, #16]
    Pitch *= AHRSIMU_RAD2DEG;
 81082b4:	68f8      	ldr	r0, [r7, #12]
 81082b6:	f7f8 f9df 	bl	8100678 <__aeabi_f2d>
 81082ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 81082be:	f7f8 fa33 	bl	8100728 <__aeabi_dmul>
 81082c2:	4602      	mov	r2, r0
 81082c4:	460b      	mov	r3, r1
 81082c6:	4610      	mov	r0, r2
 81082c8:	4619      	mov	r1, r3
 81082ca:	f7f8 fd25 	bl	8100d18 <__aeabi_d2f>
 81082ce:	4603      	mov	r3, r0
 81082d0:	60fb      	str	r3, [r7, #12]
    Yaw = Yaw * AHRSIMU_RAD2DEG - Inclination;
 81082d2:	68b8      	ldr	r0, [r7, #8]
 81082d4:	f7f8 f9d0 	bl	8100678 <__aeabi_f2d>
 81082d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 81082dc:	f7f8 fa24 	bl	8100728 <__aeabi_dmul>
 81082e0:	4602      	mov	r2, r0
 81082e2:	460b      	mov	r3, r1
 81082e4:	4614      	mov	r4, r2
 81082e6:	461d      	mov	r5, r3
 81082e8:	6978      	ldr	r0, [r7, #20]
 81082ea:	f7f8 f9c5 	bl	8100678 <__aeabi_f2d>
 81082ee:	4602      	mov	r2, r0
 81082f0:	460b      	mov	r3, r1
 81082f2:	4620      	mov	r0, r4
 81082f4:	4629      	mov	r1, r5
 81082f6:	f7f8 f85f 	bl	81003b8 <__aeabi_dsub>
 81082fa:	4602      	mov	r2, r0
 81082fc:	460b      	mov	r3, r1
 81082fe:	4610      	mov	r0, r2
 8108300:	4619      	mov	r1, r3
 8108302:	f7f8 fd09 	bl	8100d18 <__aeabi_d2f>
 8108306:	4603      	mov	r3, r0
 8108308:	60bb      	str	r3, [r7, #8]

    inputAHRS->Roll = Roll;
 810830a:	687b      	ldr	r3, [r7, #4]
 810830c:	693a      	ldr	r2, [r7, #16]
 810830e:	601a      	str	r2, [r3, #0]
    inputAHRS->Pitch = Pitch;
 8108310:	687b      	ldr	r3, [r7, #4]
 8108312:	68fa      	ldr	r2, [r7, #12]
 8108314:	605a      	str	r2, [r3, #4]
    inputAHRS->Yaw = Yaw;
 8108316:	687b      	ldr	r3, [r7, #4]
 8108318:	68ba      	ldr	r2, [r7, #8]
 810831a:	609a      	str	r2, [r3, #8]

    /* Check values because of inclination */
    if (Yaw < -180)
 810831c:	edd7 7a02 	vldr	s15, [r7, #8]
 8108320:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8108384 <CalculateAngles+0x254>
 8108324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8108328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810832c:	d50c      	bpl.n	8108348 <CalculateAngles+0x218>
    {
        Yaw = 180.0f - (-180.0f - Yaw);
 810832e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8108384 <CalculateAngles+0x254>
 8108332:	edd7 7a02 	vldr	s15, [r7, #8]
 8108336:	ee77 7a67 	vsub.f32	s15, s14, s15
 810833a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8108388 <CalculateAngles+0x258>
 810833e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108342:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    else if (Yaw > 180)
    {
        Yaw = -180.0f - (180.0f - Yaw);
    }
}
 8108346:	e015      	b.n	8108374 <CalculateAngles+0x244>
    else if (Yaw > 180)
 8108348:	edd7 7a02 	vldr	s15, [r7, #8]
 810834c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8108388 <CalculateAngles+0x258>
 8108350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8108354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8108358:	dc00      	bgt.n	810835c <CalculateAngles+0x22c>
}
 810835a:	e00b      	b.n	8108374 <CalculateAngles+0x244>
        Yaw = -180.0f - (180.0f - Yaw);
 810835c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8108388 <CalculateAngles+0x258>
 8108360:	edd7 7a02 	vldr	s15, [r7, #8]
 8108364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108368:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8108384 <CalculateAngles+0x254>
 810836c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108370:	edc7 7a02 	vstr	s15, [r7, #8]
}
 8108374:	bf00      	nop
 8108376:	3730      	adds	r7, #48	; 0x30
 8108378:	46bd      	mov	sp, r7
 810837a:	bdb0      	pop	{r4, r5, r7, pc}
 810837c:	f3af 8000 	nop.w
 8108380:	40600000 	.word	0x40600000
 8108384:	c3340000 	.word	0xc3340000
 8108388:	43340000 	.word	0x43340000
 810838c:	1a63c1f8 	.word	0x1a63c1f8
 8108390:	404ca5dc 	.word	0x404ca5dc

08108394 <UpdateAHRS>:

void UpdateAHRS(tAHRSDATA *inputAHRS, float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz)
{
 8108394:	b580      	push	{r7, lr}
 8108396:	b0b4      	sub	sp, #208	; 0xd0
 8108398:	af00      	add	r7, sp, #0
 810839a:	6278      	str	r0, [r7, #36]	; 0x24
 810839c:	ed87 0a08 	vstr	s0, [r7, #32]
 81083a0:	edc7 0a07 	vstr	s1, [r7, #28]
 81083a4:	ed87 1a06 	vstr	s2, [r7, #24]
 81083a8:	edc7 1a05 	vstr	s3, [r7, #20]
 81083ac:	ed87 2a04 	vstr	s4, [r7, #16]
 81083b0:	edc7 2a03 	vstr	s5, [r7, #12]
 81083b4:	ed87 3a02 	vstr	s6, [r7, #8]
 81083b8:	edc7 3a01 	vstr	s7, [r7, #4]
 81083bc:	ed87 4a00 	vstr	s8, [r7]
	float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;					// quaternion of sensor frame relative to auxiliary frame
 81083c0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 81083c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 81083c8:	f04f 0300 	mov.w	r3, #0
 81083cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 81083d0:	f04f 0300 	mov.w	r3, #0
 81083d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 81083d8:	f04f 0300 	mov.w	r3, #0
 81083dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	float sampleRate = 1/20.0;
 81083e0:	4b5c      	ldr	r3, [pc, #368]	; (8108554 <UpdateAHRS+0x1c0>)
 81083e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot1, qDot2, qDot3, qDot4;
    float hx, hy;
    float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;
    float beta = 0.3;
 81083e6:	4b5c      	ldr	r3, [pc, #368]	; (8108558 <UpdateAHRS+0x1c4>)
 81083e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

    q0 = inputAHRS->q0;
 81083ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81083ee:	695b      	ldr	r3, [r3, #20]
 81083f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    q1 = inputAHRS->q1;
 81083f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81083f6:	699b      	ldr	r3, [r3, #24]
 81083f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    q2 = inputAHRS->q2;
 81083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81083fe:	69db      	ldr	r3, [r3, #28]
 8108400:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    q3 = inputAHRS->q3;
 8108404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108406:	6a1b      	ldr	r3, [r3, #32]
 8108408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    sampleRate = inputAHRS->sampleRate;
 810840c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810840e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108410:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

    /* Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation) */
    if (( mx != 0.0f) || (my != 0.0f) || (mz != 0.0f))
 8108414:	edd7 7a02 	vldr	s15, [r7, #8]
 8108418:	eef5 7a40 	vcmp.f32	s15, #0.0
 810841c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8108420:	d10e      	bne.n	8108440 <UpdateAHRS+0xac>
 8108422:	edd7 7a01 	vldr	s15, [r7, #4]
 8108426:	eef5 7a40 	vcmp.f32	s15, #0.0
 810842a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810842e:	d107      	bne.n	8108440 <UpdateAHRS+0xac>
 8108430:	edd7 7a00 	vldr	s15, [r7]
 8108434:	eef5 7a40 	vcmp.f32	s15, #0.0
 8108438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810843c:	f000 864c 	beq.w	81090d8 <UpdateAHRS+0xd44>
    {
        /* Rate of change of quaternion from gyroscope */
        qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8108440:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108444:	eeb1 7a67 	vneg.f32	s14, s15
 8108448:	edd7 7a08 	vldr	s15, [r7, #32]
 810844c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108450:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 8108454:	edd7 7a07 	vldr	s15, [r7, #28]
 8108458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810845c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108460:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 8108464:	edd7 7a06 	vldr	s15, [r7, #24]
 8108468:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810846c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108470:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8108474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8108478:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
        qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 810847c:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8108480:	edd7 7a08 	vldr	s15, [r7, #32]
 8108484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108488:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 810848c:	edd7 7a06 	vldr	s15, [r7, #24]
 8108490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108494:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108498:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 810849c:	edd7 7a07 	vldr	s15, [r7, #28]
 81084a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81084a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 81084a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 81084ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 81084b0:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
        qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 81084b4:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 81084b8:	edd7 7a07 	vldr	s15, [r7, #28]
 81084bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 81084c0:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 81084c4:	edd7 7a06 	vldr	s15, [r7, #24]
 81084c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81084cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 81084d0:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 81084d4:	edd7 7a08 	vldr	s15, [r7, #32]
 81084d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81084dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 81084e0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 81084e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 81084e8:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
        qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 81084ec:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 81084f0:	edd7 7a06 	vldr	s15, [r7, #24]
 81084f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 81084f8:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 81084fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8108500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108504:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108508:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 810850c:	edd7 7a08 	vldr	s15, [r7, #32]
 8108510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108518:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 810851c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8108520:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0

        /* Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation) */
        if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8108524:	edd7 7a05 	vldr	s15, [r7, #20]
 8108528:	eef5 7a40 	vcmp.f32	s15, #0.0
 810852c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8108530:	d114      	bne.n	810855c <UpdateAHRS+0x1c8>
 8108532:	edd7 7a04 	vldr	s15, [r7, #16]
 8108536:	eef5 7a40 	vcmp.f32	s15, #0.0
 810853a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810853e:	d10d      	bne.n	810855c <UpdateAHRS+0x1c8>
 8108540:	edd7 7a03 	vldr	s15, [r7, #12]
 8108544:	eef5 7a40 	vcmp.f32	s15, #0.0
 8108548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810854c:	f000 8548 	beq.w	8108fe0 <UpdateAHRS+0xc4c>
 8108550:	e004      	b.n	810855c <UpdateAHRS+0x1c8>
 8108552:	bf00      	nop
 8108554:	3d4ccccd 	.word	0x3d4ccccd
 8108558:	3e99999a 	.word	0x3e99999a
        {

            /* Normalise accelerometer measurement */
            recipNorm = OneOverSqrt(ax * ax + ay * ay + az * az);
 810855c:	edd7 7a05 	vldr	s15, [r7, #20]
 8108560:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8108564:	edd7 7a04 	vldr	s15, [r7, #16]
 8108568:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810856c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108570:	edd7 7a03 	vldr	s15, [r7, #12]
 8108574:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108578:	ee77 7a27 	vadd.f32	s15, s14, s15
 810857c:	eeb0 0a67 	vmov.f32	s0, s15
 8108580:	f7ff fdb2 	bl	81080e8 <OneOverSqrt>
 8108584:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
            ax *= recipNorm;
 8108588:	ed97 7a05 	vldr	s14, [r7, #20]
 810858c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8108590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108594:	edc7 7a05 	vstr	s15, [r7, #20]
            ay *= recipNorm;
 8108598:	ed97 7a04 	vldr	s14, [r7, #16]
 810859c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81085a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81085a4:	edc7 7a04 	vstr	s15, [r7, #16]
            az *= recipNorm;
 81085a8:	ed97 7a03 	vldr	s14, [r7, #12]
 81085ac:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81085b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81085b4:	edc7 7a03 	vstr	s15, [r7, #12]

            /* Normalise magnetometer measurement */
            recipNorm = OneOverSqrt(mx * mx + my * my + mz * mz);
 81085b8:	edd7 7a02 	vldr	s15, [r7, #8]
 81085bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 81085c0:	edd7 7a01 	vldr	s15, [r7, #4]
 81085c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81085c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 81085cc:	edd7 7a00 	vldr	s15, [r7]
 81085d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81085d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 81085d8:	eeb0 0a67 	vmov.f32	s0, s15
 81085dc:	f7ff fd84 	bl	81080e8 <OneOverSqrt>
 81085e0:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
            mx *= recipNorm;
 81085e4:	ed97 7a02 	vldr	s14, [r7, #8]
 81085e8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81085ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 81085f0:	edc7 7a02 	vstr	s15, [r7, #8]
            my *= recipNorm;
 81085f4:	ed97 7a01 	vldr	s14, [r7, #4]
 81085f8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81085fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108600:	edc7 7a01 	vstr	s15, [r7, #4]
            mz *= recipNorm;
 8108604:	ed97 7a00 	vldr	s14, [r7]
 8108608:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 810860c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108610:	edc7 7a00 	vstr	s15, [r7]

            /* Auxiliary variables to avoid repeated arithmetic */
            _2q0mx = 2.0f * q0 * mx;
 8108614:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108618:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810861c:	ed97 7a02 	vldr	s14, [r7, #8]
 8108620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108624:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            _2q0my = 2.0f * q0 * my;
 8108628:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 810862c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108630:	ed97 7a01 	vldr	s14, [r7, #4]
 8108634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108638:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            _2q0mz = 2.0f * q0 * mz;
 810863c:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108640:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108644:	ed97 7a00 	vldr	s14, [r7]
 8108648:	ee67 7a27 	vmul.f32	s15, s14, s15
 810864c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            _2q1mx = 2.0f * q1 * mx;
 8108650:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108654:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108658:	ed97 7a02 	vldr	s14, [r7, #8]
 810865c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108660:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            _2q0 = 2.0f * q0;
 8108664:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108668:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810866c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            _2q1 = 2.0f * q1;
 8108670:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108674:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108678:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            _2q2 = 2.0f * q2;
 810867c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108680:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108684:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            _2q3 = 2.0f * q3;
 8108688:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 810868c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108690:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            _2q0q2 = 2.0f * q0 * q2;
 8108694:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108698:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810869c:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 81086a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81086a4:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            _2q2q3 = 2.0f * q2 * q3;
 81086a8:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 81086ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 81086b0:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 81086b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81086b8:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
            q0q0 = q0 * q0;
 81086bc:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 81086c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81086c4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            q0q1 = q0 * q1;
 81086c8:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 81086cc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 81086d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81086d4:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
            q0q2 = q0 * q2;
 81086d8:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 81086dc:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 81086e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81086e4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
            q0q3 = q0 * q3;
 81086e8:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 81086ec:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81086f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81086f4:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
            q1q1 = q1 * q1;
 81086f8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 81086fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108700:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
            q1q2 = q1 * q2;
 8108704:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8108708:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 810870c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108710:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
            q1q3 = q1 * q3;
 8108714:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8108718:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 810871c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108720:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
            q2q2 = q2 * q2;
 8108724:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108728:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810872c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
            q2q3 = q2 * q3;
 8108730:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8108734:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108738:	ee67 7a27 	vmul.f32	s15, s14, s15
 810873c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            q3q3 = q3 * q3;
 8108740:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108744:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108748:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

            /* Reference direction of Earth's magnetic field */
            hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 810874c:	ed97 7a02 	vldr	s14, [r7, #8]
 8108750:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8108754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108758:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 810875c:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108764:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108768:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 810876c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108770:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108774:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108778:	edd7 6a02 	vldr	s13, [r7, #8]
 810877c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108784:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108788:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 810878c:	edd7 7a01 	vldr	s15, [r7, #4]
 8108790:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108794:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108798:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810879c:	ee37 7a27 	vadd.f32	s14, s14, s15
 81087a0:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 81087a4:	edd7 7a00 	vldr	s15, [r7]
 81087a8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 81087ac:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81087b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81087b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 81087b8:	edd7 6a02 	vldr	s13, [r7, #8]
 81087bc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 81087c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81087c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 81087c8:	edd7 6a02 	vldr	s13, [r7, #8]
 81087cc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 81087d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81087d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 81087d8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
            hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 81087dc:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 81087e0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81087e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 81087e8:	edd7 6a01 	vldr	s13, [r7, #4]
 81087ec:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 81087f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81087f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 81087f8:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 81087fc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108800:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108804:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108808:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 810880c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108810:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108814:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108818:	edd7 6a01 	vldr	s13, [r7, #4]
 810881c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108820:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108824:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108828:	edd7 6a01 	vldr	s13, [r7, #4]
 810882c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108838:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 810883c:	edd7 7a00 	vldr	s15, [r7]
 8108840:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108844:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108848:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810884c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108850:	edd7 6a01 	vldr	s13, [r7, #4]
 8108854:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8108858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810885c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108860:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
            _2bx = sqrt(hx * hx + hy * hy);
 8108864:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8108868:	ee27 7aa7 	vmul.f32	s14, s15, s15
 810886c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8108870:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108878:	ee17 0a90 	vmov	r0, s15
 810887c:	f7f7 fefc 	bl	8100678 <__aeabi_f2d>
 8108880:	4602      	mov	r2, r0
 8108882:	460b      	mov	r3, r1
 8108884:	ec43 2b10 	vmov	d0, r2, r3
 8108888:	f001 f8b8 	bl	81099fc <sqrt>
 810888c:	ec53 2b10 	vmov	r2, r3, d0
 8108890:	4610      	mov	r0, r2
 8108892:	4619      	mov	r1, r3
 8108894:	f7f8 fa40 	bl	8100d18 <__aeabi_d2f>
 8108898:	4603      	mov	r3, r0
 810889a:	64bb      	str	r3, [r7, #72]	; 0x48
            _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 810889c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 81088a0:	eeb1 7a67 	vneg.f32	s14, s15
 81088a4:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 81088a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 81088ac:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 81088b0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 81088b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81088b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 81088bc:	edd7 6a00 	vldr	s13, [r7]
 81088c0:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 81088c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81088c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 81088cc:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 81088d0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81088d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81088d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 81088dc:	edd7 6a00 	vldr	s13, [r7]
 81088e0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 81088e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81088e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 81088ec:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 81088f0:	edd7 7a01 	vldr	s15, [r7, #4]
 81088f4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 81088f8:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81088fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108904:	edd7 6a00 	vldr	s13, [r7]
 8108908:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 810890c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108910:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108914:	edd7 6a00 	vldr	s13, [r7]
 8108918:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 810891c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108924:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
            _4bx = 2.0f * _2bx;
 8108928:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 810892c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108930:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            _4bz = 2.0f * _2bz;
 8108934:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108938:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810893c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

            /* Gradient decent algorithm corrective step */
            s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8108940:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8108944:	eeb1 7a67 	vneg.f32	s14, s15
 8108948:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 810894c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8108950:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8108954:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108958:	edd7 7a05 	vldr	s15, [r7, #20]
 810895c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8108960:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108964:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8108968:	ee77 6aa7 	vadd.f32	s13, s15, s15
 810896c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8108970:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108974:	edd7 7a04 	vldr	s15, [r7, #16]
 8108978:	ee76 6ae7 	vsub.f32	s13, s13, s15
 810897c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8108980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108984:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108988:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 810898c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108990:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108994:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8108998:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 810899c:	ee36 6a67 	vsub.f32	s12, s12, s15
 81089a0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 81089a4:	ee36 6a67 	vsub.f32	s12, s12, s15
 81089a8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 81089ac:	ee26 6a27 	vmul.f32	s12, s12, s15
 81089b0:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 81089b4:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 81089b8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 81089bc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 81089c0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 81089c4:	ee36 6a27 	vadd.f32	s12, s12, s15
 81089c8:	edd7 7a02 	vldr	s15, [r7, #8]
 81089cc:	ee76 7a67 	vsub.f32	s15, s12, s15
 81089d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81089d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 81089d8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 81089dc:	eef1 6a67 	vneg.f32	s13, s15
 81089e0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 81089e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 81089e8:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 81089ec:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 81089f0:	ee66 7a27 	vmul.f32	s15, s12, s15
 81089f4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 81089f8:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 81089fc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8108a00:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108a04:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108a08:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108a0c:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8108a10:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8108a14:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8108a18:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108a1c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108a20:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108a24:	edd7 7a01 	vldr	s15, [r7, #4]
 8108a28:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108a2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108a30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108a34:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108a38:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108a3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108a40:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8108a44:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108a48:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108a4c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108a50:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108a54:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8108a58:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108a5c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108a60:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108a64:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108a68:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108a6c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108a70:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108a74:	edd7 7a00 	vldr	s15, [r7]
 8108a78:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108a80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108a84:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8108a88:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108a8c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8108a90:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8108a94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108a98:	edd7 7a05 	vldr	s15, [r7, #20]
 8108a9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108aa0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8108aa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108aa8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8108aac:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8108ab0:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8108ab4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108ab8:	edd7 7a04 	vldr	s15, [r7, #16]
 8108abc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108ac0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8108ac4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108ac8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108acc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108ad0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8108ad4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8108ad8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108adc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108ae0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8108ae4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108ae8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108aec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108af0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108af4:	edd7 7a03 	vldr	s15, [r7, #12]
 8108af8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108b00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108b04:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8108b08:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108b0c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108b10:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8108b14:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108b18:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108b1c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8108b20:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108b24:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108b28:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108b2c:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8108b30:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8108b34:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108b38:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108b3c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108b40:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108b44:	edd7 7a02 	vldr	s15, [r7, #8]
 8108b48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108b50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108b54:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108b58:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108b5c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108b60:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8108b64:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108b68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108b6c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108b70:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8108b74:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8108b78:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108b7c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108b80:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108b84:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8108b88:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8108b8c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8108b90:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108b94:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108b98:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8108ba0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108ba4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108ba8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108bac:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108bb0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108bb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108bb8:	ed97 6a0f 	vldr	s12, [r7, #60]	; 0x3c
 8108bbc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108bc0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108bc4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108bc8:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8108bcc:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108bd0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108bd4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108bd8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108bdc:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8108be0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108be4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108be8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108bec:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108bf0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108bf4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108bf8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108bfc:	edd7 7a00 	vldr	s15, [r7]
 8108c00:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108c0c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8108c10:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8108c14:	eeb1 7a67 	vneg.f32	s14, s15
 8108c18:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108c1c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8108c20:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8108c24:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108c28:	edd7 7a05 	vldr	s15, [r7, #20]
 8108c2c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8108c30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108c34:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8108c38:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8108c3c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8108c40:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108c44:	edd7 7a04 	vldr	s15, [r7, #16]
 8108c48:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108c4c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8108c50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108c54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108c58:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108c5c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8108c60:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8108c64:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108c68:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108c6c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8108c70:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108c74:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108c78:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8108c7c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108c80:	edd7 7a03 	vldr	s15, [r7, #12]
 8108c84:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108c8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108c90:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8108c94:	eef1 6a67 	vneg.f32	s13, s15
 8108c98:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108c9c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108ca0:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8108ca4:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108ca8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108cac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108cb0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8108cb4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108cb8:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108cbc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8108cc0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108cc4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108cc8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108ccc:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8108cd0:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8108cd4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108cd8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108cdc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108ce0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108ce4:	edd7 7a02 	vldr	s15, [r7, #8]
 8108ce8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108cec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108cf0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108cf4:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108cf8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108cfc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108d00:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8108d04:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108d08:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108d0c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108d10:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8108d14:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8108d18:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108d1c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108d20:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108d24:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8108d28:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8108d2c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8108d30:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108d34:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108d38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108d3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8108d40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108d4c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108d50:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108d54:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108d58:	ed97 6a0f 	vldr	s12, [r7, #60]	; 0x3c
 8108d5c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108d60:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108d64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108d68:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8108d6c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108d70:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108d74:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108d78:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108d7c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8108d80:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108d84:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108d88:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108d8c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108d90:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108d94:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108d98:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108d9c:	edd7 7a00 	vldr	s15, [r7]
 8108da0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108da4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108dac:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8108db0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108db4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8108db8:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8108dbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108dc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8108dc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8108dc8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8108dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8108dd0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8108dd4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8108dd8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8108ddc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108de0:	edd7 7a04 	vldr	s15, [r7, #16]
 8108de4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8108de8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8108dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108df0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108df4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8108df8:	eef1 6a67 	vneg.f32	s13, s15
 8108dfc:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8108e00:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108e04:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8108e08:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108e0c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108e10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108e14:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8108e18:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108e1c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108e20:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8108e24:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108e28:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108e2c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108e30:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8108e34:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8108e38:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108e3c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108e40:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108e44:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108e48:	edd7 7a02 	vldr	s15, [r7, #8]
 8108e4c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108e50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108e54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108e58:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108e5c:	eef1 6a67 	vneg.f32	s13, s15
 8108e60:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8108e64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108e68:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8108e6c:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8108e70:	ee66 7a27 	vmul.f32	s15, s12, s15
 8108e74:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8108e78:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8108e7c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8108e80:	ee36 6a67 	vsub.f32	s12, s12, s15
 8108e84:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108e88:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108e8c:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8108e90:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8108e94:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8108e98:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108e9c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108ea0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108ea4:	edd7 7a01 	vldr	s15, [r7, #4]
 8108ea8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108eb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108eb4:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8108eb8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8108ebc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8108ec0:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8108ec4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8108ec8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108ecc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8108ed0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8108ed4:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8108ed8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8108edc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108ee0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8108ee4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8108ee8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8108eec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8108ef0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8108ef4:	edd7 7a00 	vldr	s15, [r7]
 8108ef8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8108efc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8108f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108f04:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

            /* normalise step magnitude */
            recipNorm = OneOverSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 8108f08:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8108f0c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8108f10:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8108f14:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108f18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108f1c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8108f20:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108f24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8108f28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8108f2c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8108f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108f34:	eeb0 0a67 	vmov.f32	s0, s15
 8108f38:	f7ff f8d6 	bl	81080e8 <OneOverSqrt>
 8108f3c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
            s0 *= recipNorm;
 8108f40:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8108f44:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8108f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f4c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            s1 *= recipNorm;
 8108f50:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8108f54:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8108f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f5c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            s2 *= recipNorm;
 8108f60:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8108f64:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8108f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f6c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            s3 *= recipNorm;
 8108f70:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8108f74:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8108f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f7c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

            /* Apply feedback step */
            qDot1 -= beta * s0;
 8108f80:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8108f84:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8108f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f8c:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8108f90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108f94:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
            qDot2 -= beta * s1;
 8108f98:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8108f9c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8108fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108fa4:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8108fa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108fac:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
            qDot3 -= beta * s2;
 8108fb0:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8108fb4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8108fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108fbc:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8108fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108fc4:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
            qDot4 -= beta * s3;
 8108fc8:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8108fcc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8108fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108fd4:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8108fd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8108fdc:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
        }

        /* Integrate rate of change of quaternion to yield quaternion */
        q0 += qDot1 * sampleRate;
 8108fe0:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8108fe4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8108fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108fec:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8108ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8108ff4:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc
        q1 += qDot2 * sampleRate;
 8108ff8:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8108ffc:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8109000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109004:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8109008:	ee77 7a27 	vadd.f32	s15, s14, s15
 810900c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
        q2 += qDot3 * sampleRate;
 8109010:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8109014:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8109018:	ee67 7a27 	vmul.f32	s15, s14, s15
 810901c:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8109020:	ee77 7a27 	vadd.f32	s15, s14, s15
 8109024:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
        q3 += qDot4 * sampleRate;
 8109028:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 810902c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8109030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109034:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8109038:	ee77 7a27 	vadd.f32	s15, s14, s15
 810903c:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0

        /* Normalise quaternion */
        recipNorm = OneOverSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8109040:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8109044:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8109048:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 810904c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8109050:	ee37 7a27 	vadd.f32	s14, s14, s15
 8109054:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8109058:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810905c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8109060:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8109064:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8109068:	ee77 7a27 	vadd.f32	s15, s14, s15
 810906c:	eeb0 0a67 	vmov.f32	s0, s15
 8109070:	f7ff f83a 	bl	81080e8 <OneOverSqrt>
 8109074:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
        q0 *= recipNorm;
 8109078:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 810907c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8109080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109084:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc
        q1 *= recipNorm;
 8109088:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 810908c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8109090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109094:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
        q2 *= recipNorm;
 8109098:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 810909c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81090a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81090a4:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
        q3 *= recipNorm;
 81090a8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 81090ac:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 81090b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81090b4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0

        inputAHRS->q0 = q0;
 81090b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090ba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 81090be:	615a      	str	r2, [r3, #20]
        inputAHRS->q1 = q1;
 81090c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 81090c6:	619a      	str	r2, [r3, #24]
        inputAHRS->q2 = q2;
 81090c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 81090ce:	61da      	str	r2, [r3, #28]
        inputAHRS->q3 = q3;
 81090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 81090d6:	621a      	str	r2, [r3, #32]
        /* Update IMU algorithm */
        // UpdateIMU();
    }

    /* Calculate new angles */
    CalculateAngles(inputAHRS);
 81090d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81090da:	f7ff f829 	bl	8108130 <CalculateAngles>
}
 81090de:	bf00      	nop
 81090e0:	37d0      	adds	r7, #208	; 0xd0
 81090e2:	46bd      	mov	sp, r7
 81090e4:	bd80      	pop	{r7, pc}
 81090e6:	bf00      	nop

081090e8 <initAHRS>:

void initAHRS(tAHRSDATA *imuAHRS)
{
 81090e8:	b480      	push	{r7}
 81090ea:	b083      	sub	sp, #12
 81090ec:	af00      	add	r7, sp, #0
 81090ee:	6078      	str	r0, [r7, #4]
	imuAHRS->q0 = 1;
 81090f0:	687b      	ldr	r3, [r7, #4]
 81090f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 81090f6:	615a      	str	r2, [r3, #20]
	imuAHRS->q1 = 0;
 81090f8:	687b      	ldr	r3, [r7, #4]
 81090fa:	f04f 0200 	mov.w	r2, #0
 81090fe:	619a      	str	r2, [r3, #24]
	imuAHRS->q2 = 0;
 8109100:	687b      	ldr	r3, [r7, #4]
 8109102:	f04f 0200 	mov.w	r2, #0
 8109106:	61da      	str	r2, [r3, #28]
	imuAHRS->q3 = 0;
 8109108:	687b      	ldr	r3, [r7, #4]
 810910a:	f04f 0200 	mov.w	r2, #0
 810910e:	621a      	str	r2, [r3, #32]
	imuAHRS->sampleRate = 1/20.0;
 8109110:	687b      	ldr	r3, [r7, #4]
 8109112:	4a04      	ldr	r2, [pc, #16]	; (8109124 <initAHRS+0x3c>)
 8109114:	625a      	str	r2, [r3, #36]	; 0x24
}
 8109116:	bf00      	nop
 8109118:	370c      	adds	r7, #12
 810911a:	46bd      	mov	sp, r7
 810911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109120:	4770      	bx	lr
 8109122:	bf00      	nop
 8109124:	3d4ccccd 	.word	0x3d4ccccd

08109128 <runAHRSCycle>:

void runAHRSCycle(void)
{
 8109128:	b5f0      	push	{r4, r5, r6, r7, lr}
 810912a:	b09b      	sub	sp, #108	; 0x6c
 810912c:	af14      	add	r7, sp, #80	; 0x50
	if (HAL_GetTick() - lastChasisIMUMeasurement > 50)
 810912e:	f7f8 fd6b 	bl	8101c08 <HAL_GetTick>
 8109132:	4602      	mov	r2, r0
 8109134:	4bba      	ldr	r3, [pc, #744]	; (8109420 <runAHRSCycle+0x2f8>)
 8109136:	681b      	ldr	r3, [r3, #0]
 8109138:	1ad3      	subs	r3, r2, r3
 810913a:	2b32      	cmp	r3, #50	; 0x32
 810913c:	f240 815a 	bls.w	81093f4 <runAHRSCycle+0x2cc>
	{
		int16_t AccData[3], GyroData[3], MagData[3];
		MPU9250_GetData(chasisIMU, AccData, MagData, GyroData);
 8109140:	4eb8      	ldr	r6, [pc, #736]	; (8109424 <runAHRSCycle+0x2fc>)
 8109142:	f107 0308 	add.w	r3, r7, #8
 8109146:	9312      	str	r3, [sp, #72]	; 0x48
 8109148:	463b      	mov	r3, r7
 810914a:	9311      	str	r3, [sp, #68]	; 0x44
 810914c:	f107 0310 	add.w	r3, r7, #16
 8109150:	9310      	str	r3, [sp, #64]	; 0x40
 8109152:	466d      	mov	r5, sp
 8109154:	f106 0410 	add.w	r4, r6, #16
 8109158:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810915a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810915c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810915e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8109160:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8109162:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8109164:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8109168:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810916c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8109170:	f7fc fdd0 	bl	8105d14 <MPU9250_GetData>
		chasisIMUAHRS.AccData[0] = 9.80665 * AccData[0] / 16384.0;
 8109174:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8109178:	4618      	mov	r0, r3
 810917a:	f7f7 fa6b 	bl	8100654 <__aeabi_i2d>
 810917e:	a3a0      	add	r3, pc, #640	; (adr r3, 8109400 <runAHRSCycle+0x2d8>)
 8109180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109184:	f7f7 fad0 	bl	8100728 <__aeabi_dmul>
 8109188:	4602      	mov	r2, r0
 810918a:	460b      	mov	r3, r1
 810918c:	4610      	mov	r0, r2
 810918e:	4619      	mov	r1, r3
 8109190:	f04f 0200 	mov.w	r2, #0
 8109194:	4ba4      	ldr	r3, [pc, #656]	; (8109428 <runAHRSCycle+0x300>)
 8109196:	f7f7 fbf1 	bl	810097c <__aeabi_ddiv>
 810919a:	4602      	mov	r2, r0
 810919c:	460b      	mov	r3, r1
 810919e:	4610      	mov	r0, r2
 81091a0:	4619      	mov	r1, r3
 81091a2:	f7f7 fdb9 	bl	8100d18 <__aeabi_d2f>
 81091a6:	4603      	mov	r3, r0
 81091a8:	4aa0      	ldr	r2, [pc, #640]	; (810942c <runAHRSCycle+0x304>)
 81091aa:	6293      	str	r3, [r2, #40]	; 0x28
		chasisIMUAHRS.AccData[1] = 9.80665 * AccData[1] / 16384.0;
 81091ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 81091b0:	4618      	mov	r0, r3
 81091b2:	f7f7 fa4f 	bl	8100654 <__aeabi_i2d>
 81091b6:	a392      	add	r3, pc, #584	; (adr r3, 8109400 <runAHRSCycle+0x2d8>)
 81091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81091bc:	f7f7 fab4 	bl	8100728 <__aeabi_dmul>
 81091c0:	4602      	mov	r2, r0
 81091c2:	460b      	mov	r3, r1
 81091c4:	4610      	mov	r0, r2
 81091c6:	4619      	mov	r1, r3
 81091c8:	f04f 0200 	mov.w	r2, #0
 81091cc:	4b96      	ldr	r3, [pc, #600]	; (8109428 <runAHRSCycle+0x300>)
 81091ce:	f7f7 fbd5 	bl	810097c <__aeabi_ddiv>
 81091d2:	4602      	mov	r2, r0
 81091d4:	460b      	mov	r3, r1
 81091d6:	4610      	mov	r0, r2
 81091d8:	4619      	mov	r1, r3
 81091da:	f7f7 fd9d 	bl	8100d18 <__aeabi_d2f>
 81091de:	4603      	mov	r3, r0
 81091e0:	4a92      	ldr	r2, [pc, #584]	; (810942c <runAHRSCycle+0x304>)
 81091e2:	62d3      	str	r3, [r2, #44]	; 0x2c
		chasisIMUAHRS.AccData[2] = 9.80665 * AccData[2] / 16384.0;
 81091e4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 81091e8:	4618      	mov	r0, r3
 81091ea:	f7f7 fa33 	bl	8100654 <__aeabi_i2d>
 81091ee:	a384      	add	r3, pc, #528	; (adr r3, 8109400 <runAHRSCycle+0x2d8>)
 81091f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81091f4:	f7f7 fa98 	bl	8100728 <__aeabi_dmul>
 81091f8:	4602      	mov	r2, r0
 81091fa:	460b      	mov	r3, r1
 81091fc:	4610      	mov	r0, r2
 81091fe:	4619      	mov	r1, r3
 8109200:	f04f 0200 	mov.w	r2, #0
 8109204:	4b88      	ldr	r3, [pc, #544]	; (8109428 <runAHRSCycle+0x300>)
 8109206:	f7f7 fbb9 	bl	810097c <__aeabi_ddiv>
 810920a:	4602      	mov	r2, r0
 810920c:	460b      	mov	r3, r1
 810920e:	4610      	mov	r0, r2
 8109210:	4619      	mov	r1, r3
 8109212:	f7f7 fd81 	bl	8100d18 <__aeabi_d2f>
 8109216:	4603      	mov	r3, r0
 8109218:	4a84      	ldr	r2, [pc, #528]	; (810942c <runAHRSCycle+0x304>)
 810921a:	6313      	str	r3, [r2, #48]	; 0x30

		chasisIMUAHRS.GyroData[0] = GyroData[0] / 131.0; // Degrees / Sec
 810921c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8109220:	4618      	mov	r0, r3
 8109222:	f7f7 fa17 	bl	8100654 <__aeabi_i2d>
 8109226:	a378      	add	r3, pc, #480	; (adr r3, 8109408 <runAHRSCycle+0x2e0>)
 8109228:	e9d3 2300 	ldrd	r2, r3, [r3]
 810922c:	f7f7 fba6 	bl	810097c <__aeabi_ddiv>
 8109230:	4602      	mov	r2, r0
 8109232:	460b      	mov	r3, r1
 8109234:	4610      	mov	r0, r2
 8109236:	4619      	mov	r1, r3
 8109238:	f7f7 fd6e 	bl	8100d18 <__aeabi_d2f>
 810923c:	4603      	mov	r3, r0
 810923e:	4a7b      	ldr	r2, [pc, #492]	; (810942c <runAHRSCycle+0x304>)
 8109240:	6353      	str	r3, [r2, #52]	; 0x34
		chasisIMUAHRS.GyroData[1] = GyroData[1] / 131.0;
 8109242:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8109246:	4618      	mov	r0, r3
 8109248:	f7f7 fa04 	bl	8100654 <__aeabi_i2d>
 810924c:	a36e      	add	r3, pc, #440	; (adr r3, 8109408 <runAHRSCycle+0x2e0>)
 810924e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109252:	f7f7 fb93 	bl	810097c <__aeabi_ddiv>
 8109256:	4602      	mov	r2, r0
 8109258:	460b      	mov	r3, r1
 810925a:	4610      	mov	r0, r2
 810925c:	4619      	mov	r1, r3
 810925e:	f7f7 fd5b 	bl	8100d18 <__aeabi_d2f>
 8109262:	4603      	mov	r3, r0
 8109264:	4a71      	ldr	r2, [pc, #452]	; (810942c <runAHRSCycle+0x304>)
 8109266:	6393      	str	r3, [r2, #56]	; 0x38
		chasisIMUAHRS.GyroData[2] = GyroData[2] / 131.0;
 8109268:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 810926c:	4618      	mov	r0, r3
 810926e:	f7f7 f9f1 	bl	8100654 <__aeabi_i2d>
 8109272:	a365      	add	r3, pc, #404	; (adr r3, 8109408 <runAHRSCycle+0x2e0>)
 8109274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109278:	f7f7 fb80 	bl	810097c <__aeabi_ddiv>
 810927c:	4602      	mov	r2, r0
 810927e:	460b      	mov	r3, r1
 8109280:	4610      	mov	r0, r2
 8109282:	4619      	mov	r1, r3
 8109284:	f7f7 fd48 	bl	8100d18 <__aeabi_d2f>
 8109288:	4603      	mov	r3, r0
 810928a:	4a68      	ldr	r2, [pc, #416]	; (810942c <runAHRSCycle+0x304>)
 810928c:	63d3      	str	r3, [r2, #60]	; 0x3c

		chasisIMUAHRS.MagData[0] = MagData[0] * 0.6;
 810928e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8109292:	4618      	mov	r0, r3
 8109294:	f7f7 f9de 	bl	8100654 <__aeabi_i2d>
 8109298:	a35d      	add	r3, pc, #372	; (adr r3, 8109410 <runAHRSCycle+0x2e8>)
 810929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810929e:	f7f7 fa43 	bl	8100728 <__aeabi_dmul>
 81092a2:	4602      	mov	r2, r0
 81092a4:	460b      	mov	r3, r1
 81092a6:	4610      	mov	r0, r2
 81092a8:	4619      	mov	r1, r3
 81092aa:	f7f7 fd35 	bl	8100d18 <__aeabi_d2f>
 81092ae:	4603      	mov	r3, r0
 81092b0:	4a5e      	ldr	r2, [pc, #376]	; (810942c <runAHRSCycle+0x304>)
 81092b2:	6413      	str	r3, [r2, #64]	; 0x40
		chasisIMUAHRS.MagData[1] = MagData[1] * 0.6;
 81092b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 81092b8:	4618      	mov	r0, r3
 81092ba:	f7f7 f9cb 	bl	8100654 <__aeabi_i2d>
 81092be:	a354      	add	r3, pc, #336	; (adr r3, 8109410 <runAHRSCycle+0x2e8>)
 81092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81092c4:	f7f7 fa30 	bl	8100728 <__aeabi_dmul>
 81092c8:	4602      	mov	r2, r0
 81092ca:	460b      	mov	r3, r1
 81092cc:	4610      	mov	r0, r2
 81092ce:	4619      	mov	r1, r3
 81092d0:	f7f7 fd22 	bl	8100d18 <__aeabi_d2f>
 81092d4:	4603      	mov	r3, r0
 81092d6:	4a55      	ldr	r2, [pc, #340]	; (810942c <runAHRSCycle+0x304>)
 81092d8:	6453      	str	r3, [r2, #68]	; 0x44
		chasisIMUAHRS.MagData[2] = MagData[2] * 0.6;
 81092da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 81092de:	4618      	mov	r0, r3
 81092e0:	f7f7 f9b8 	bl	8100654 <__aeabi_i2d>
 81092e4:	a34a      	add	r3, pc, #296	; (adr r3, 8109410 <runAHRSCycle+0x2e8>)
 81092e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81092ea:	f7f7 fa1d 	bl	8100728 <__aeabi_dmul>
 81092ee:	4602      	mov	r2, r0
 81092f0:	460b      	mov	r3, r1
 81092f2:	4610      	mov	r0, r2
 81092f4:	4619      	mov	r1, r3
 81092f6:	f7f7 fd0f 	bl	8100d18 <__aeabi_d2f>
 81092fa:	4603      	mov	r3, r0
 81092fc:	4a4b      	ldr	r2, [pc, #300]	; (810942c <runAHRSCycle+0x304>)
 81092fe:	6493      	str	r3, [r2, #72]	; 0x48

		UpdateAHRS(&chasisIMUAHRS,
				chasisIMUAHRS.GyroData[0] * AHRSIMU_DEG2RAD, chasisIMUAHRS.GyroData[1] * AHRSIMU_DEG2RAD,
 8109300:	4b4a      	ldr	r3, [pc, #296]	; (810942c <runAHRSCycle+0x304>)
 8109302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109304:	4618      	mov	r0, r3
 8109306:	f7f7 f9b7 	bl	8100678 <__aeabi_f2d>
 810930a:	a343      	add	r3, pc, #268	; (adr r3, 8109418 <runAHRSCycle+0x2f0>)
 810930c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109310:	f7f7 fa0a 	bl	8100728 <__aeabi_dmul>
 8109314:	4602      	mov	r2, r0
 8109316:	460b      	mov	r3, r1
 8109318:	4610      	mov	r0, r2
 810931a:	4619      	mov	r1, r3
 810931c:	f04f 0200 	mov.w	r2, #0
 8109320:	4b43      	ldr	r3, [pc, #268]	; (8109430 <runAHRSCycle+0x308>)
 8109322:	f7f7 fb2b 	bl	810097c <__aeabi_ddiv>
 8109326:	4602      	mov	r2, r0
 8109328:	460b      	mov	r3, r1
		UpdateAHRS(&chasisIMUAHRS,
 810932a:	4610      	mov	r0, r2
 810932c:	4619      	mov	r1, r3
 810932e:	f7f7 fcf3 	bl	8100d18 <__aeabi_d2f>
 8109332:	4604      	mov	r4, r0
				chasisIMUAHRS.GyroData[0] * AHRSIMU_DEG2RAD, chasisIMUAHRS.GyroData[1] * AHRSIMU_DEG2RAD,
 8109334:	4b3d      	ldr	r3, [pc, #244]	; (810942c <runAHRSCycle+0x304>)
 8109336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109338:	4618      	mov	r0, r3
 810933a:	f7f7 f99d 	bl	8100678 <__aeabi_f2d>
 810933e:	a336      	add	r3, pc, #216	; (adr r3, 8109418 <runAHRSCycle+0x2f0>)
 8109340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109344:	f7f7 f9f0 	bl	8100728 <__aeabi_dmul>
 8109348:	4602      	mov	r2, r0
 810934a:	460b      	mov	r3, r1
 810934c:	4610      	mov	r0, r2
 810934e:	4619      	mov	r1, r3
 8109350:	f04f 0200 	mov.w	r2, #0
 8109354:	4b36      	ldr	r3, [pc, #216]	; (8109430 <runAHRSCycle+0x308>)
 8109356:	f7f7 fb11 	bl	810097c <__aeabi_ddiv>
 810935a:	4602      	mov	r2, r0
 810935c:	460b      	mov	r3, r1
		UpdateAHRS(&chasisIMUAHRS,
 810935e:	4610      	mov	r0, r2
 8109360:	4619      	mov	r1, r3
 8109362:	f7f7 fcd9 	bl	8100d18 <__aeabi_d2f>
 8109366:	4605      	mov	r5, r0
				chasisIMUAHRS.GyroData[2] * AHRSIMU_DEG2RAD,
 8109368:	4b30      	ldr	r3, [pc, #192]	; (810942c <runAHRSCycle+0x304>)
 810936a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810936c:	4618      	mov	r0, r3
 810936e:	f7f7 f983 	bl	8100678 <__aeabi_f2d>
 8109372:	a329      	add	r3, pc, #164	; (adr r3, 8109418 <runAHRSCycle+0x2f0>)
 8109374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109378:	f7f7 f9d6 	bl	8100728 <__aeabi_dmul>
 810937c:	4602      	mov	r2, r0
 810937e:	460b      	mov	r3, r1
 8109380:	4610      	mov	r0, r2
 8109382:	4619      	mov	r1, r3
 8109384:	f04f 0200 	mov.w	r2, #0
 8109388:	4b29      	ldr	r3, [pc, #164]	; (8109430 <runAHRSCycle+0x308>)
 810938a:	f7f7 faf7 	bl	810097c <__aeabi_ddiv>
 810938e:	4602      	mov	r2, r0
 8109390:	460b      	mov	r3, r1
		UpdateAHRS(&chasisIMUAHRS,
 8109392:	4610      	mov	r0, r2
 8109394:	4619      	mov	r1, r3
 8109396:	f7f7 fcbf 	bl	8100d18 <__aeabi_d2f>
 810939a:	4602      	mov	r2, r0
 810939c:	4b23      	ldr	r3, [pc, #140]	; (810942c <runAHRSCycle+0x304>)
 810939e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 81093a2:	4b22      	ldr	r3, [pc, #136]	; (810942c <runAHRSCycle+0x304>)
 81093a4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 81093a8:	4b20      	ldr	r3, [pc, #128]	; (810942c <runAHRSCycle+0x304>)
 81093aa:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 81093ae:	4b1f      	ldr	r3, [pc, #124]	; (810942c <runAHRSCycle+0x304>)
 81093b0:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 81093b4:	4b1d      	ldr	r3, [pc, #116]	; (810942c <runAHRSCycle+0x304>)
 81093b6:	edd3 5a11 	vldr	s11, [r3, #68]	; 0x44
 81093ba:	4b1c      	ldr	r3, [pc, #112]	; (810942c <runAHRSCycle+0x304>)
 81093bc:	ed93 5a12 	vldr	s10, [r3, #72]	; 0x48
 81093c0:	eeb0 4a45 	vmov.f32	s8, s10
 81093c4:	eef0 3a65 	vmov.f32	s7, s11
 81093c8:	eeb0 3a46 	vmov.f32	s6, s12
 81093cc:	eef0 2a66 	vmov.f32	s5, s13
 81093d0:	eeb0 2a47 	vmov.f32	s4, s14
 81093d4:	eef0 1a67 	vmov.f32	s3, s15
 81093d8:	ee01 2a10 	vmov	s2, r2
 81093dc:	ee00 5a90 	vmov	s1, r5
 81093e0:	ee00 4a10 	vmov	s0, r4
 81093e4:	4811      	ldr	r0, [pc, #68]	; (810942c <runAHRSCycle+0x304>)
 81093e6:	f7fe ffd5 	bl	8108394 <UpdateAHRS>
				chasisIMUAHRS.AccData[0], chasisIMUAHRS.AccData[1], chasisIMUAHRS.AccData[2],
				chasisIMUAHRS.MagData[0], chasisIMUAHRS.MagData[1], chasisIMUAHRS.MagData[2]);
		lastChasisIMUMeasurement = HAL_GetTick();
 81093ea:	f7f8 fc0d 	bl	8101c08 <HAL_GetTick>
 81093ee:	4603      	mov	r3, r0
 81093f0:	4a0b      	ldr	r2, [pc, #44]	; (8109420 <runAHRSCycle+0x2f8>)
 81093f2:	6013      	str	r3, [r2, #0]
	}
}
 81093f4:	bf00      	nop
 81093f6:	371c      	adds	r7, #28
 81093f8:	46bd      	mov	sp, r7
 81093fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81093fc:	f3af 8000 	nop.w
 8109400:	3a92a305 	.word	0x3a92a305
 8109404:	40239d01 	.word	0x40239d01
 8109408:	00000000 	.word	0x00000000
 810940c:	40606000 	.word	0x40606000
 8109410:	33333333 	.word	0x33333333
 8109414:	3fe33333 	.word	0x3fe33333
 8109418:	54442d18 	.word	0x54442d18
 810941c:	400921fb 	.word	0x400921fb
 8109420:	100002b0 	.word	0x100002b0
 8109424:	1000041c 	.word	0x1000041c
 8109428:	40d00000 	.word	0x40d00000
 810942c:	100004b0 	.word	0x100004b0
 8109430:	40668000 	.word	0x40668000

08109434 <_Z41__static_initialization_and_destruction_0ii>:

void updatePIDs(void)
{
	pitchPID.updateCycle(chasisIMUAHRS.Pitch);
	rollPID.updateCycle(chasisIMUAHRS.Roll);
}
 8109434:	b580      	push	{r7, lr}
 8109436:	b082      	sub	sp, #8
 8109438:	af00      	add	r7, sp, #0
 810943a:	6078      	str	r0, [r7, #4]
 810943c:	6039      	str	r1, [r7, #0]
 810943e:	687b      	ldr	r3, [r7, #4]
 8109440:	2b01      	cmp	r3, #1
 8109442:	d11a      	bne.n	810947a <_Z41__static_initialization_and_destruction_0ii+0x46>
 8109444:	683b      	ldr	r3, [r7, #0]
 8109446:	f64f 72ff 	movw	r2, #65535	; 0xffff
 810944a:	4293      	cmp	r3, r2
 810944c:	d115      	bne.n	810947a <_Z41__static_initialization_and_destruction_0ii+0x46>
PIDController pitchPID(0, 0.5, 0, 0);
 810944e:	eddf 1a14 	vldr	s3, [pc, #80]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 8109452:	ed9f 1a13 	vldr	s2, [pc, #76]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 8109456:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 810945a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 810945e:	4811      	ldr	r0, [pc, #68]	; (81094a4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8109460:	f7f7 fce0 	bl	8100e24 <_ZN13PIDControllerC1Effff>
PIDController rollPID(0, 0.5, 0, 0);
 8109464:	eddf 1a0e 	vldr	s3, [pc, #56]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 8109468:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 810946c:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8109470:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 81094a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>
 8109474:	480c      	ldr	r0, [pc, #48]	; (81094a8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8109476:	f7f7 fcd5 	bl	8100e24 <_ZN13PIDControllerC1Effff>
 810947a:	687b      	ldr	r3, [r7, #4]
 810947c:	2b00      	cmp	r3, #0
 810947e:	d10a      	bne.n	8109496 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8109480:	683b      	ldr	r3, [r7, #0]
 8109482:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8109486:	4293      	cmp	r3, r2
 8109488:	d105      	bne.n	8109496 <_Z41__static_initialization_and_destruction_0ii+0x62>
 810948a:	4807      	ldr	r0, [pc, #28]	; (81094a8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 810948c:	f7f7 fcee 	bl	8100e6c <_ZN13PIDControllerD1Ev>
PIDController pitchPID(0, 0.5, 0, 0);
 8109490:	4804      	ldr	r0, [pc, #16]	; (81094a4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8109492:	f7f7 fceb 	bl	8100e6c <_ZN13PIDControllerD1Ev>
}
 8109496:	bf00      	nop
 8109498:	3708      	adds	r7, #8
 810949a:	46bd      	mov	sp, r7
 810949c:	bd80      	pop	{r7, pc}
 810949e:	bf00      	nop
 81094a0:	00000000 	.word	0x00000000
 81094a4:	100002d8 	.word	0x100002d8
 81094a8:	10000300 	.word	0x10000300

081094ac <_GLOBAL__sub_I_pitchPID>:
 81094ac:	b580      	push	{r7, lr}
 81094ae:	af00      	add	r7, sp, #0
 81094b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 81094b4:	2001      	movs	r0, #1
 81094b6:	f7ff ffbd 	bl	8109434 <_Z41__static_initialization_and_destruction_0ii>
 81094ba:	bd80      	pop	{r7, pc}

081094bc <_GLOBAL__sub_D_pitchPID>:
 81094bc:	b580      	push	{r7, lr}
 81094be:	af00      	add	r7, sp, #0
 81094c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 81094c4:	2000      	movs	r0, #0
 81094c6:	f7ff ffb5 	bl	8109434 <_Z41__static_initialization_and_destruction_0ii>
 81094ca:	bd80      	pop	{r7, pc}

081094cc <initMPU>:

#include "main.h"
#include "i2c.h"

uint8_t initMPU(tMPU9250 mpuToInit)
{
 81094cc:	b084      	sub	sp, #16
 81094ce:	b5b0      	push	{r4, r5, r7, lr}
 81094d0:	b092      	sub	sp, #72	; 0x48
 81094d2:	af10      	add	r7, sp, #64	; 0x40
 81094d4:	f107 0418 	add.w	r4, r7, #24
 81094d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, _buffer, 1, HAL_MAX_DELAY);
//	MemAddress = 0x24;
//	_buffer[0] = 0x0D;
//	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, _buffer, 1, HAL_MAX_DELAY);
//	HAL_I2C_Mem_Read(&hi2c2, DevAddress, 0x75, 1, _buffer, 1, HAL_MAX_DELAY);
	uint8_t ret = 0;
 81094dc:	2300      	movs	r3, #0
 81094de:	71fb      	strb	r3, [r7, #7]
	ret = MPU9250_Init(mpuToInit);
 81094e0:	466d      	mov	r5, sp
 81094e2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81094e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81094e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81094ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81094ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81094ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81094f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81094f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81094f6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81094fa:	f107 0318 	add.w	r3, r7, #24
 81094fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8109500:	f7fc f9ca 	bl	8105898 <MPU9250_Init>
 8109504:	4603      	mov	r3, r0
 8109506:	71fb      	strb	r3, [r7, #7]
	return ret;
 8109508:	79fb      	ldrb	r3, [r7, #7]
}
 810950a:	4618      	mov	r0, r3
 810950c:	3708      	adds	r7, #8
 810950e:	46bd      	mov	sp, r7
 8109510:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8109514:	b004      	add	sp, #16
 8109516:	4770      	bx	lr

08109518 <HAL_HSEM_FreeCallback>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8109518:	b580      	push	{r7, lr}
 810951a:	b082      	sub	sp, #8
 810951c:	af00      	add	r7, sp, #0
 810951e:	6078      	str	r0, [r7, #4]

  /* USER CODE END HSEM_FREE_CALLBACK */

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SemMask);
  msg_received = RX_NEW_MSG;
 8109520:	4b04      	ldr	r3, [pc, #16]	; (8109534 <HAL_HSEM_FreeCallback+0x1c>)
 8109522:	2201      	movs	r2, #1
 8109524:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN PRE_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END PRE_HSEM_FREE_CALLBACK_CM4 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8109526:	2001      	movs	r0, #1
 8109528:	f7f8 fecc 	bl	81022c4 <HAL_HSEM_ActivateNotification>

  /* USER CODE BEGIN POST_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END POST_HSEM_FREE_CALLBACK_CM4 */
#endif
}
 810952c:	bf00      	nop
 810952e:	3708      	adds	r7, #8
 8109530:	46bd      	mov	sp, r7
 8109532:	bd80      	pop	{r7, pc}
 8109534:	10000328 	.word	0x10000328

08109538 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
 8109538:	b580      	push	{r7, lr}
 810953a:	b082      	sub	sp, #8
 810953c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MAILBOX_INIT */

  /* USER CODE END MAILBOX_INIT */
  __HAL_RCC_HSEM_CLK_ENABLE();
 810953e:	4b0f      	ldr	r3, [pc, #60]	; (810957c <MAILBOX_Init+0x44>)
 8109540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8109544:	4a0d      	ldr	r2, [pc, #52]	; (810957c <MAILBOX_Init+0x44>)
 8109546:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810954a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810954e:	4b0b      	ldr	r3, [pc, #44]	; (810957c <MAILBOX_Init+0x44>)
 8109550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8109554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8109558:	607b      	str	r3, [r7, #4]
 810955a:	687b      	ldr	r3, [r7, #4]
    /* USER CODE BEGIN MAILBOX_INIT_CM4 */

    /* USER CODE END MAILBOX_INIT_CM4 */

  /* Enable CM4 receive irq */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 1);
 810955c:	2201      	movs	r2, #1
 810955e:	2100      	movs	r1, #0
 8109560:	207e      	movs	r0, #126	; 0x7e
 8109562:	f7f8 fc7a 	bl	8101e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8109566:	207e      	movs	r0, #126	; 0x7e
 8109568:	f7f8 fc91 	bl	8101e8e <HAL_NVIC_EnableIRQ>
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810956c:	2001      	movs	r0, #1
 810956e:	f7f8 fea9 	bl	81022c4 <HAL_HSEM_ActivateNotification>
  /* USER CODE BEGIN POST_MAILBOX_INIT_CM4 */

  /* USER CODE END POST_MAILBOX_INIT_CM4 */
#endif

  return 0;
 8109572:	2300      	movs	r3, #0
}
 8109574:	4618      	mov	r0, r3
 8109576:	3708      	adds	r7, #8
 8109578:	46bd      	mov	sp, r7
 810957a:	bd80      	pop	{r7, pc}
 810957c:	58024400 	.word	0x58024400

08109580 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
 8109580:	b580      	push	{r7, lr}
 8109582:	b082      	sub	sp, #8
 8109584:	af00      	add	r7, sp, #0
 8109586:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */

  if (msg_received == RX_NEW_MSG)
 8109588:	4b09      	ldr	r3, [pc, #36]	; (81095b0 <MAILBOX_Poll+0x30>)
 810958a:	681b      	ldr	r3, [r3, #0]
 810958c:	2b01      	cmp	r3, #1
 810958e:	d108      	bne.n	81095a2 <MAILBOX_Poll+0x22>

    /* USER CODE BEGIN PRE_NEW_MSG_CM4 */

    /* USER CODE END PRE_NEW_MSG_CM4 */

    rproc_virtio_notified(vdev, VRING1_ID);
 8109590:	2101      	movs	r1, #1
 8109592:	6878      	ldr	r0, [r7, #4]
 8109594:	f7fd fb07 	bl	8106ba6 <rproc_virtio_notified>

    /* USER CODE BEGIN POST_NEW_MSG_CM4 */

    /* USER CODE END POST_NEW_MSG_CM4 */
#endif
    msg_received = RX_NO_MSG;
 8109598:	4b05      	ldr	r3, [pc, #20]	; (81095b0 <MAILBOX_Poll+0x30>)
 810959a:	2200      	movs	r2, #0
 810959c:	601a      	str	r2, [r3, #0]
    return 0;
 810959e:	2300      	movs	r3, #0
 81095a0:	e001      	b.n	81095a6 <MAILBOX_Poll+0x26>
  }

    /* USER CODE BEGIN NO_MSG */

    /* USER CODE END NO_MSG */
  return -EAGAIN;
 81095a2:	f06f 030a 	mvn.w	r3, #10
}
 81095a6:	4618      	mov	r0, r3
 81095a8:	3708      	adds	r7, #8
 81095aa:	46bd      	mov	sp, r7
 81095ac:	bd80      	pop	{r7, pc}
 81095ae:	bf00      	nop
 81095b0:	10000328 	.word	0x10000328

081095b4 <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
 81095b4:	b580      	push	{r7, lr}
 81095b6:	b082      	sub	sp, #8
 81095b8:	af00      	add	r7, sp, #0
 81095ba:	6078      	str	r0, [r7, #4]
 81095bc:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN  PRE_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END PRE_MAILBOX_NOTIFY_CM4 */

  HAL_HSEM_FastTake(HSEM_ID_1);
 81095be:	2001      	movs	r0, #1
 81095c0:	f7f8 fe52 	bl	8102268 <HAL_HSEM_FastTake>
  HAL_HSEM_Release(HSEM_ID_1,0);
 81095c4:	2100      	movs	r1, #0
 81095c6:	2001      	movs	r0, #1
 81095c8:	f7f8 fe68 	bl	810229c <HAL_HSEM_Release>
  /* USER CODE BEGIN  POST_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END POST_MAILBOX_NOTIFY_CM4 */
#endif

  return 0;
 81095cc:	2300      	movs	r3, #0
}
 81095ce:	4618      	mov	r0, r3
 81095d0:	3708      	adds	r7, #8
 81095d2:	46bd      	mov	sp, r7
 81095d4:	bd80      	pop	{r7, pc}

081095d6 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned index)
{
 81095d6:	b480      	push	{r7}
 81095d8:	b083      	sub	sp, #12
 81095da:	af00      	add	r7, sp, #0
 81095dc:	6078      	str	r0, [r7, #4]
 81095de:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
 81095e0:	687b      	ldr	r3, [r7, #4]
 81095e2:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
 81095e4:	683a      	ldr	r2, [r7, #0]
 81095e6:	429a      	cmp	r2, r3
 81095e8:	d209      	bcs.n	81095fe <metal_device_io_region+0x28>
 81095ea:	683a      	ldr	r2, [r7, #0]
 81095ec:	4613      	mov	r3, r2
 81095ee:	005b      	lsls	r3, r3, #1
 81095f0:	4413      	add	r3, r2
 81095f2:	011b      	lsls	r3, r3, #4
 81095f4:	3308      	adds	r3, #8
 81095f6:	687a      	ldr	r2, [r7, #4]
 81095f8:	4413      	add	r3, r2
 81095fa:	3304      	adds	r3, #4
 81095fc:	e000      	b.n	8109600 <metal_device_io_region+0x2a>
 81095fe:	2300      	movs	r3, #0
}
 8109600:	4618      	mov	r0, r3
 8109602:	370c      	adds	r7, #12
 8109604:	46bd      	mov	sp, r7
 8109606:	f85d 7b04 	ldr.w	r7, [sp], #4
 810960a:	4770      	bx	lr

0810960c <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
 810960c:	b590      	push	{r4, r7, lr}
 810960e:	b08d      	sub	sp, #52	; 0x34
 8109610:	af04      	add	r7, sp, #16
 8109612:	6078      	str	r0, [r7, #4]
  int status = 0;
 8109614:	2300      	movs	r3, #0
 8109616:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
 8109618:	2300      	movs	r3, #0
 810961a:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
 810961c:	4a41      	ldr	r2, [pc, #260]	; (8109724 <OPENAMP_shmem_init+0x118>)
 810961e:	f107 0310 	add.w	r3, r7, #16
 8109622:	e892 0003 	ldmia.w	r2, {r0, r1}
 8109626:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
 810962a:	2300      	movs	r3, #0
 810962c:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
 810962e:	2300      	movs	r3, #0
 8109630:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
 8109632:	f107 0310 	add.w	r3, r7, #16
 8109636:	4618      	mov	r0, r3
 8109638:	f7fc fecc 	bl	81063d4 <metal_init>

  status = metal_register_generic_device(&shm_device);
 810963c:	483a      	ldr	r0, [pc, #232]	; (8109728 <OPENAMP_shmem_init+0x11c>)
 810963e:	f7fc fd71 	bl	8106124 <metal_register_generic_device>
 8109642:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 8109644:	69fb      	ldr	r3, [r7, #28]
 8109646:	2b00      	cmp	r3, #0
 8109648:	d001      	beq.n	810964e <OPENAMP_shmem_init+0x42>
    return status;
 810964a:	69fb      	ldr	r3, [r7, #28]
 810964c:	e066      	b.n	810971c <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
 810964e:	f107 0318 	add.w	r3, r7, #24
 8109652:	461a      	mov	r2, r3
 8109654:	4935      	ldr	r1, [pc, #212]	; (810972c <OPENAMP_shmem_init+0x120>)
 8109656:	4836      	ldr	r0, [pc, #216]	; (8109730 <OPENAMP_shmem_init+0x124>)
 8109658:	f7fc fd26 	bl	81060a8 <metal_device_open>
 810965c:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 810965e:	69fb      	ldr	r3, [r7, #28]
 8109660:	2b00      	cmp	r3, #0
 8109662:	d001      	beq.n	8109668 <OPENAMP_shmem_init+0x5c>
    return status;
 8109664:	69fb      	ldr	r3, [r7, #28]
 8109666:	e059      	b.n	810971c <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
 8109668:	4a32      	ldr	r2, [pc, #200]	; (8109734 <OPENAMP_shmem_init+0x128>)
 810966a:	4b33      	ldr	r3, [pc, #204]	; (8109738 <OPENAMP_shmem_init+0x12c>)
 810966c:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 810966e:	69bb      	ldr	r3, [r7, #24]
 8109670:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, -1, 0, NULL);
 8109674:	4a31      	ldr	r2, [pc, #196]	; (810973c <OPENAMP_shmem_init+0x130>)
 8109676:	4b2f      	ldr	r3, [pc, #188]	; (8109734 <OPENAMP_shmem_init+0x128>)
 8109678:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 810967a:	461a      	mov	r2, r3
 810967c:	2300      	movs	r3, #0
 810967e:	9302      	str	r3, [sp, #8]
 8109680:	2300      	movs	r3, #0
 8109682:	9301      	str	r3, [sp, #4]
 8109684:	f04f 33ff 	mov.w	r3, #4294967295
 8109688:	9300      	str	r3, [sp, #0]
 810968a:	4613      	mov	r3, r2
 810968c:	4a2a      	ldr	r2, [pc, #168]	; (8109738 <OPENAMP_shmem_init+0x12c>)
 810968e:	4929      	ldr	r1, [pc, #164]	; (8109734 <OPENAMP_shmem_init+0x128>)
 8109690:	f7fc feed 	bl	810646e <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
 8109694:	69bb      	ldr	r3, [r7, #24]
 8109696:	2100      	movs	r1, #0
 8109698:	4618      	mov	r0, r3
 810969a:	f7ff ff9c 	bl	81095d6 <metal_device_io_region>
 810969e:	4603      	mov	r3, r0
 81096a0:	4a27      	ldr	r2, [pc, #156]	; (8109740 <OPENAMP_shmem_init+0x134>)
 81096a2:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
 81096a4:	4b26      	ldr	r3, [pc, #152]	; (8109740 <OPENAMP_shmem_init+0x134>)
 81096a6:	681b      	ldr	r3, [r3, #0]
 81096a8:	2b00      	cmp	r3, #0
 81096aa:	d102      	bne.n	81096b2 <OPENAMP_shmem_init+0xa6>
    return -1;
 81096ac:	f04f 33ff 	mov.w	r3, #4294967295
 81096b0:	e034      	b.n	810971c <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
 81096b2:	f107 0208 	add.w	r2, r7, #8
 81096b6:	f107 030c 	add.w	r3, r7, #12
 81096ba:	4619      	mov	r1, r3
 81096bc:	6878      	ldr	r0, [r7, #4]
 81096be:	f000 f905 	bl	81098cc <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
 81096c2:	68fb      	ldr	r3, [r7, #12]
 81096c4:	4a1f      	ldr	r2, [pc, #124]	; (8109744 <OPENAMP_shmem_init+0x138>)
 81096c6:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
 81096c8:	4b1e      	ldr	r3, [pc, #120]	; (8109744 <OPENAMP_shmem_init+0x138>)
 81096ca:	681b      	ldr	r3, [r3, #0]
 81096cc:	2b00      	cmp	r3, #0
 81096ce:	d102      	bne.n	81096d6 <OPENAMP_shmem_init+0xca>
  {
    return -1;
 81096d0:	f04f 33ff 	mov.w	r3, #4294967295
 81096d4:	e022      	b.n	810971c <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
 81096d6:	69bb      	ldr	r3, [r7, #24]
 81096d8:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 81096dc:	4b19      	ldr	r3, [pc, #100]	; (8109744 <OPENAMP_shmem_init+0x138>)
 81096de:	6819      	ldr	r1, [r3, #0]
 81096e0:	4b18      	ldr	r3, [pc, #96]	; (8109744 <OPENAMP_shmem_init+0x138>)
 81096e2:	681a      	ldr	r2, [r3, #0]
 81096e4:	68bb      	ldr	r3, [r7, #8]
 81096e6:	461c      	mov	r4, r3
 81096e8:	2300      	movs	r3, #0
 81096ea:	9302      	str	r3, [sp, #8]
 81096ec:	2300      	movs	r3, #0
 81096ee:	9301      	str	r3, [sp, #4]
 81096f0:	f04f 33ff 	mov.w	r3, #4294967295
 81096f4:	9300      	str	r3, [sp, #0]
 81096f6:	4623      	mov	r3, r4
 81096f8:	f7fc feb9 	bl	810646e <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
 81096fc:	69bb      	ldr	r3, [r7, #24]
 81096fe:	2101      	movs	r1, #1
 8109700:	4618      	mov	r0, r3
 8109702:	f7ff ff68 	bl	81095d6 <metal_device_io_region>
 8109706:	4603      	mov	r3, r0
 8109708:	4a0f      	ldr	r2, [pc, #60]	; (8109748 <OPENAMP_shmem_init+0x13c>)
 810970a:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
 810970c:	4b0e      	ldr	r3, [pc, #56]	; (8109748 <OPENAMP_shmem_init+0x13c>)
 810970e:	681b      	ldr	r3, [r3, #0]
 8109710:	2b00      	cmp	r3, #0
 8109712:	d102      	bne.n	810971a <OPENAMP_shmem_init+0x10e>
    return -1;
 8109714:	f04f 33ff 	mov.w	r3, #4294967295
 8109718:	e000      	b.n	810971c <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
 810971a:	2300      	movs	r3, #0
}
 810971c:	4618      	mov	r0, r3
 810971e:	3724      	adds	r7, #36	; 0x24
 8109720:	46bd      	mov	sp, r7
 8109722:	bd90      	pop	{r4, r7, pc}
 8109724:	0810efc8 	.word	0x0810efc8
 8109728:	1000003c 	.word	0x1000003c
 810972c:	0810efb4 	.word	0x0810efb4
 8109730:	0810efc0 	.word	0x0810efc0
 8109734:	38000400 	.word	0x38000400
 8109738:	100003bc 	.word	0x100003bc
 810973c:	38010000 	.word	0x38010000
 8109740:	1000032c 	.word	0x1000032c
 8109744:	10000334 	.word	0x10000334
 8109748:	10000330 	.word	0x10000330

0810974c <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
 810974c:	b590      	push	{r4, r7, lr}
 810974e:	b08b      	sub	sp, #44	; 0x2c
 8109750:	af04      	add	r7, sp, #16
 8109752:	6078      	str	r0, [r7, #4]
 8109754:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
 8109756:	2300      	movs	r3, #0
 8109758:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
 810975a:	2300      	movs	r3, #0
 810975c:	613b      	str	r3, [r7, #16]
  int status = 0;
 810975e:	2300      	movs	r3, #0
 8109760:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
 8109762:	f7ff fee9 	bl	8109538 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
 8109766:	6878      	ldr	r0, [r7, #4]
 8109768:	f7ff ff50 	bl	810960c <OPENAMP_shmem_init>
 810976c:	60f8      	str	r0, [r7, #12]
  if(status)
 810976e:	68fb      	ldr	r3, [r7, #12]
 8109770:	2b00      	cmp	r3, #0
 8109772:	d001      	beq.n	8109778 <MX_OPENAMP_Init+0x2c>
  {
    return status;
 8109774:	68fb      	ldr	r3, [r7, #12]
 8109776:	e06a      	b.n	810984e <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
 8109778:	6878      	ldr	r0, [r7, #4]
 810977a:	4b37      	ldr	r3, [pc, #220]	; (8109858 <MX_OPENAMP_Init+0x10c>)
 810977c:	681b      	ldr	r3, [r3, #0]
 810977e:	f103 0218 	add.w	r2, r3, #24
 8109782:	4b36      	ldr	r3, [pc, #216]	; (810985c <MX_OPENAMP_Init+0x110>)
 8109784:	681b      	ldr	r3, [r3, #0]
 8109786:	2100      	movs	r1, #0
 8109788:	9102      	str	r1, [sp, #8]
 810978a:	4935      	ldr	r1, [pc, #212]	; (8109860 <MX_OPENAMP_Init+0x114>)
 810978c:	9101      	str	r1, [sp, #4]
 810978e:	2100      	movs	r1, #0
 8109790:	9100      	str	r1, [sp, #0]
 8109792:	21ff      	movs	r1, #255	; 0xff
 8109794:	f7fd f928 	bl	81069e8 <rproc_virtio_create_vdev>
 8109798:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
 810979a:	693b      	ldr	r3, [r7, #16]
 810979c:	2b00      	cmp	r3, #0
 810979e:	d102      	bne.n	81097a6 <MX_OPENAMP_Init+0x5a>
  {
    return -1;
 81097a0:	f04f 33ff 	mov.w	r3, #4294967295
 81097a4:	e053      	b.n	810984e <MX_OPENAMP_Init+0x102>
  }

  rproc_virtio_wait_remote_ready(vdev);
 81097a6:	6938      	ldr	r0, [r7, #16]
 81097a8:	f7fd fa39 	bl	8106c1e <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
 81097ac:	4b2a      	ldr	r3, [pc, #168]	; (8109858 <MX_OPENAMP_Init+0x10c>)
 81097ae:	681b      	ldr	r3, [r3, #0]
 81097b0:	3334      	adds	r3, #52	; 0x34
 81097b2:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 81097b4:	697b      	ldr	r3, [r7, #20]
 81097b6:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 81097b8:	697b      	ldr	r3, [r7, #20]
 81097ba:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 81097bc:	461c      	mov	r4, r3
 81097be:	4b29      	ldr	r3, [pc, #164]	; (8109864 <MX_OPENAMP_Init+0x118>)
 81097c0:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 81097c2:	697a      	ldr	r2, [r7, #20]
 81097c4:	6892      	ldr	r2, [r2, #8]
 81097c6:	6979      	ldr	r1, [r7, #20]
 81097c8:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 81097ca:	9102      	str	r1, [sp, #8]
 81097cc:	9201      	str	r2, [sp, #4]
 81097ce:	9300      	str	r3, [sp, #0]
 81097d0:	4623      	mov	r3, r4
 81097d2:	4602      	mov	r2, r0
 81097d4:	2100      	movs	r1, #0
 81097d6:	6938      	ldr	r0, [r7, #16]
 81097d8:	f7fd f9b4 	bl	8106b44 <rproc_virtio_init_vring>
 81097dc:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 81097de:	68fb      	ldr	r3, [r7, #12]
 81097e0:	2b00      	cmp	r3, #0
 81097e2:	d001      	beq.n	81097e8 <MX_OPENAMP_Init+0x9c>
  {
    return status;
 81097e4:	68fb      	ldr	r3, [r7, #12]
 81097e6:	e032      	b.n	810984e <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
 81097e8:	4b1b      	ldr	r3, [pc, #108]	; (8109858 <MX_OPENAMP_Init+0x10c>)
 81097ea:	681b      	ldr	r3, [r3, #0]
 81097ec:	3348      	adds	r3, #72	; 0x48
 81097ee:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 81097f0:	697b      	ldr	r3, [r7, #20]
 81097f2:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 81097f4:	697b      	ldr	r3, [r7, #20]
 81097f6:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 81097f8:	461c      	mov	r4, r3
 81097fa:	4b1a      	ldr	r3, [pc, #104]	; (8109864 <MX_OPENAMP_Init+0x118>)
 81097fc:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 81097fe:	697a      	ldr	r2, [r7, #20]
 8109800:	6892      	ldr	r2, [r2, #8]
 8109802:	6979      	ldr	r1, [r7, #20]
 8109804:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 8109806:	9102      	str	r1, [sp, #8]
 8109808:	9201      	str	r2, [sp, #4]
 810980a:	9300      	str	r3, [sp, #0]
 810980c:	4623      	mov	r3, r4
 810980e:	4602      	mov	r2, r0
 8109810:	2101      	movs	r1, #1
 8109812:	6938      	ldr	r0, [r7, #16]
 8109814:	f7fd f996 	bl	8106b44 <rproc_virtio_init_vring>
 8109818:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 810981a:	68fb      	ldr	r3, [r7, #12]
 810981c:	2b00      	cmp	r3, #0
 810981e:	d001      	beq.n	8109824 <MX_OPENAMP_Init+0xd8>
  {
    return status;
 8109820:	68fb      	ldr	r3, [r7, #12]
 8109822:	e014      	b.n	810984e <MX_OPENAMP_Init+0x102>

  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 8109824:	4b10      	ldr	r3, [pc, #64]	; (8109868 <MX_OPENAMP_Init+0x11c>)
 8109826:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810982a:	4619      	mov	r1, r3
                             (size_t)SHM_SIZE);
 810982c:	4a0f      	ldr	r2, [pc, #60]	; (810986c <MX_OPENAMP_Init+0x120>)
 810982e:	4b0e      	ldr	r3, [pc, #56]	; (8109868 <MX_OPENAMP_Init+0x11c>)
 8109830:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 8109832:	461a      	mov	r2, r3
 8109834:	480e      	ldr	r0, [pc, #56]	; (8109870 <MX_OPENAMP_Init+0x124>)
 8109836:	f7fd fe41 	bl	81074bc <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
 810983a:	4b0a      	ldr	r3, [pc, #40]	; (8109864 <MX_OPENAMP_Init+0x118>)
 810983c:	681b      	ldr	r3, [r3, #0]
 810983e:	4a0c      	ldr	r2, [pc, #48]	; (8109870 <MX_OPENAMP_Init+0x124>)
 8109840:	9200      	str	r2, [sp, #0]
 8109842:	683a      	ldr	r2, [r7, #0]
 8109844:	6939      	ldr	r1, [r7, #16]
 8109846:	480b      	ldr	r0, [pc, #44]	; (8109874 <MX_OPENAMP_Init+0x128>)
 8109848:	f7fe f8ac 	bl	81079a4 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
 810984c:	2300      	movs	r3, #0
}
 810984e:	4618      	mov	r0, r3
 8109850:	371c      	adds	r7, #28
 8109852:	46bd      	mov	sp, r7
 8109854:	bd90      	pop	{r4, r7, pc}
 8109856:	bf00      	nop
 8109858:	10000334 	.word	0x10000334
 810985c:	10000330 	.word	0x10000330
 8109860:	081095b5 	.word	0x081095b5
 8109864:	1000032c 	.word	0x1000032c
 8109868:	38000400 	.word	0x38000400
 810986c:	38010000 	.word	0x38010000
 8109870:	10000338 	.word	0x10000338
 8109874:	10000344 	.word	0x10000344

08109878 <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
 8109878:	b580      	push	{r7, lr}
 810987a:	b08a      	sub	sp, #40	; 0x28
 810987c:	af04      	add	r7, sp, #16
 810987e:	60f8      	str	r0, [r7, #12]
 8109880:	60b9      	str	r1, [r7, #8]
 8109882:	607a      	str	r2, [r7, #4]
 8109884:	603b      	str	r3, [r7, #0]
  int ret = 0;
 8109886:	2300      	movs	r3, #0
 8109888:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
 810988a:	6a3b      	ldr	r3, [r7, #32]
 810988c:	9302      	str	r3, [sp, #8]
 810988e:	683b      	ldr	r3, [r7, #0]
 8109890:	9301      	str	r3, [sp, #4]
 8109892:	687b      	ldr	r3, [r7, #4]
 8109894:	9300      	str	r3, [sp, #0]
 8109896:	f04f 33ff 	mov.w	r3, #4294967295
 810989a:	68ba      	ldr	r2, [r7, #8]
 810989c:	4904      	ldr	r1, [pc, #16]	; (81098b0 <OPENAMP_create_endpoint+0x38>)
 810989e:	68f8      	ldr	r0, [r7, #12]
 81098a0:	f7fd fc4a 	bl	8107138 <rpmsg_create_ept>
 81098a4:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
 81098a6:	697b      	ldr	r3, [r7, #20]
}
 81098a8:	4618      	mov	r0, r3
 81098aa:	3718      	adds	r7, #24
 81098ac:	46bd      	mov	sp, r7
 81098ae:	bd80      	pop	{r7, pc}
 81098b0:	10000344 	.word	0x10000344

081098b4 <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
 81098b4:	b580      	push	{r7, lr}
 81098b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
 81098b8:	4b03      	ldr	r3, [pc, #12]	; (81098c8 <OPENAMP_check_for_message+0x14>)
 81098ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81098bc:	4618      	mov	r0, r3
 81098be:	f7ff fe5f 	bl	8109580 <MAILBOX_Poll>
}
 81098c2:	bf00      	nop
 81098c4:	bd80      	pop	{r7, pc}
 81098c6:	bf00      	nop
 81098c8:	10000344 	.word	0x10000344

081098cc <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
 81098cc:	b480      	push	{r7}
 81098ce:	b085      	sub	sp, #20
 81098d0:	af00      	add	r7, sp, #0
 81098d2:	60f8      	str	r0, [r7, #12]
 81098d4:	60b9      	str	r1, [r7, #8]
 81098d6:	607a      	str	r2, [r7, #4]
	resource_table.vdev.num_of_vrings=VRING_COUNT;
	resource_table.vdev.dfeatures = RPMSG_IPU_C0_FEATURES;
#else

	/* For the slave application let's wait until the resource_table is correctly initialized */
	while(resource_table.vring1.da != VRING_RX_ADDRESS)
 81098d8:	bf00      	nop
 81098da:	4b08      	ldr	r3, [pc, #32]	; (81098fc <resource_table_init+0x30>)
 81098dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81098de:	4a08      	ldr	r2, [pc, #32]	; (8109900 <resource_table_init+0x34>)
 81098e0:	4293      	cmp	r3, r2
 81098e2:	d1fa      	bne.n	81098da <resource_table_init+0xe>
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
 81098e4:	687b      	ldr	r3, [r7, #4]
 81098e6:	228c      	movs	r2, #140	; 0x8c
 81098e8:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
 81098ea:	68bb      	ldr	r3, [r7, #8]
 81098ec:	4a03      	ldr	r2, [pc, #12]	; (81098fc <resource_table_init+0x30>)
 81098ee:	601a      	str	r2, [r3, #0]
}
 81098f0:	bf00      	nop
 81098f2:	3714      	adds	r7, #20
 81098f4:	46bd      	mov	sp, r7
 81098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81098fa:	4770      	bx	lr
 81098fc:	38000000 	.word	0x38000000
 8109900:	38000400 	.word	0x38000400

08109904 <initServo>:

tSERVO chasisServo;
tSERVO lidarServo;

void initServo(tSERVO servoToInit, TIM_HandleTypeDef htimToInit, uint32_t ChannelToInit, TIM_TypeDef *TIMToInit)
{
 8109904:	b084      	sub	sp, #16
 8109906:	b580      	push	{r7, lr}
 8109908:	af00      	add	r7, sp, #0
 810990a:	f107 0c08 	add.w	ip, r7, #8
 810990e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	servoToInit.htim = htimToInit;
 8109912:	f107 0008 	add.w	r0, r7, #8
 8109916:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 810991a:	224c      	movs	r2, #76	; 0x4c
 810991c:	4619      	mov	r1, r3
 810991e:	f000 fe55 	bl	810a5cc <memcpy>
	servoToInit.ChannelID = ChannelToInit;
 8109922:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8109926:	657b      	str	r3, [r7, #84]	; 0x54
	servoToInit.TIM = TIMToInit;
 8109928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 810992c:	65bb      	str	r3, [r7, #88]	; 0x58
}
 810992e:	bf00      	nop
 8109930:	46bd      	mov	sp, r7
 8109932:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8109936:	b004      	add	sp, #16
 8109938:	4770      	bx	lr

0810993a <startPWM>:

void startPWM(tSERVO servoToStart, uint32_t pwmValue)
{
 810993a:	b084      	sub	sp, #16
 810993c:	b580      	push	{r7, lr}
 810993e:	af00      	add	r7, sp, #0
 8109940:	f107 0c08 	add.w	ip, r7, #8
 8109944:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (servoToStart.ChannelID == 1)
 8109948:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810994a:	2b01      	cmp	r3, #1
 810994c:	d103      	bne.n	8109956 <startPWM+0x1c>
	{
		servoToStart.TIM->CCR1 = pwmValue;
 810994e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8109950:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8109952:	635a      	str	r2, [r3, #52]	; 0x34
 8109954:	e005      	b.n	8109962 <startPWM+0x28>
	}
	else if (servoToStart.ChannelID == 2)
 8109956:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8109958:	2b02      	cmp	r3, #2
 810995a:	d102      	bne.n	8109962 <startPWM+0x28>
	{
		servoToStart.TIM->CCR2 = pwmValue;
 810995c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 810995e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8109960:	639a      	str	r2, [r3, #56]	; 0x38
	}
	HAL_TIM_PWM_Start(&servoToStart.htim, servoToStart.ChannelID);
 8109962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8109964:	4619      	mov	r1, r3
 8109966:	f107 0008 	add.w	r0, r7, #8
 810996a:	f7fa fe7d 	bl	8104668 <HAL_TIM_PWM_Start>
}
 810996e:	bf00      	nop
 8109970:	46bd      	mov	sp, r7
 8109972:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8109976:	b004      	add	sp, #16
 8109978:	4770      	bx	lr

0810997a <_ZdlPvj>:
 810997a:	f000 b800 	b.w	810997e <_ZdlPv>

0810997e <_ZdlPv>:
 810997e:	f000 be1d 	b.w	810a5bc <free>
	...

08109984 <asin>:
 8109984:	b538      	push	{r3, r4, r5, lr}
 8109986:	ed2d 8b02 	vpush	{d8}
 810998a:	ec55 4b10 	vmov	r4, r5, d0
 810998e:	f000 f86b 	bl	8109a68 <__ieee754_asin>
 8109992:	4b16      	ldr	r3, [pc, #88]	; (81099ec <asin+0x68>)
 8109994:	eeb0 8a40 	vmov.f32	s16, s0
 8109998:	eef0 8a60 	vmov.f32	s17, s1
 810999c:	f993 3000 	ldrsb.w	r3, [r3]
 81099a0:	3301      	adds	r3, #1
 81099a2:	d01c      	beq.n	81099de <asin+0x5a>
 81099a4:	4622      	mov	r2, r4
 81099a6:	462b      	mov	r3, r5
 81099a8:	4620      	mov	r0, r4
 81099aa:	4629      	mov	r1, r5
 81099ac:	f7f7 f956 	bl	8100c5c <__aeabi_dcmpun>
 81099b0:	b9a8      	cbnz	r0, 81099de <asin+0x5a>
 81099b2:	ec45 4b10 	vmov	d0, r4, r5
 81099b6:	f000 fd8b 	bl	810a4d0 <fabs>
 81099ba:	4b0d      	ldr	r3, [pc, #52]	; (81099f0 <asin+0x6c>)
 81099bc:	ec51 0b10 	vmov	r0, r1, d0
 81099c0:	2200      	movs	r2, #0
 81099c2:	f7f7 f941 	bl	8100c48 <__aeabi_dcmpgt>
 81099c6:	b150      	cbz	r0, 81099de <asin+0x5a>
 81099c8:	f000 fdb4 	bl	810a534 <__errno>
 81099cc:	ecbd 8b02 	vpop	{d8}
 81099d0:	2321      	movs	r3, #33	; 0x21
 81099d2:	6003      	str	r3, [r0, #0]
 81099d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81099d8:	4806      	ldr	r0, [pc, #24]	; (81099f4 <asin+0x70>)
 81099da:	f000 bd85 	b.w	810a4e8 <nan>
 81099de:	eeb0 0a48 	vmov.f32	s0, s16
 81099e2:	eef0 0a68 	vmov.f32	s1, s17
 81099e6:	ecbd 8b02 	vpop	{d8}
 81099ea:	bd38      	pop	{r3, r4, r5, pc}
 81099ec:	100000b8 	.word	0x100000b8
 81099f0:	3ff00000 	.word	0x3ff00000
 81099f4:	0810f0f3 	.word	0x0810f0f3

081099f8 <atan2>:
 81099f8:	f000 ba4a 	b.w	8109e90 <__ieee754_atan2>

081099fc <sqrt>:
 81099fc:	b538      	push	{r3, r4, r5, lr}
 81099fe:	ed2d 8b02 	vpush	{d8}
 8109a02:	ec55 4b10 	vmov	r4, r5, d0
 8109a06:	f000 fb0d 	bl	810a024 <__ieee754_sqrt>
 8109a0a:	4b15      	ldr	r3, [pc, #84]	; (8109a60 <sqrt+0x64>)
 8109a0c:	eeb0 8a40 	vmov.f32	s16, s0
 8109a10:	eef0 8a60 	vmov.f32	s17, s1
 8109a14:	f993 3000 	ldrsb.w	r3, [r3]
 8109a18:	3301      	adds	r3, #1
 8109a1a:	d019      	beq.n	8109a50 <sqrt+0x54>
 8109a1c:	4622      	mov	r2, r4
 8109a1e:	462b      	mov	r3, r5
 8109a20:	4620      	mov	r0, r4
 8109a22:	4629      	mov	r1, r5
 8109a24:	f7f7 f91a 	bl	8100c5c <__aeabi_dcmpun>
 8109a28:	b990      	cbnz	r0, 8109a50 <sqrt+0x54>
 8109a2a:	2200      	movs	r2, #0
 8109a2c:	2300      	movs	r3, #0
 8109a2e:	4620      	mov	r0, r4
 8109a30:	4629      	mov	r1, r5
 8109a32:	f7f7 f8eb 	bl	8100c0c <__aeabi_dcmplt>
 8109a36:	b158      	cbz	r0, 8109a50 <sqrt+0x54>
 8109a38:	f000 fd7c 	bl	810a534 <__errno>
 8109a3c:	2321      	movs	r3, #33	; 0x21
 8109a3e:	6003      	str	r3, [r0, #0]
 8109a40:	2200      	movs	r2, #0
 8109a42:	2300      	movs	r3, #0
 8109a44:	4610      	mov	r0, r2
 8109a46:	4619      	mov	r1, r3
 8109a48:	f7f6 ff98 	bl	810097c <__aeabi_ddiv>
 8109a4c:	ec41 0b18 	vmov	d8, r0, r1
 8109a50:	eeb0 0a48 	vmov.f32	s0, s16
 8109a54:	eef0 0a68 	vmov.f32	s1, s17
 8109a58:	ecbd 8b02 	vpop	{d8}
 8109a5c:	bd38      	pop	{r3, r4, r5, pc}
 8109a5e:	bf00      	nop
 8109a60:	100000b8 	.word	0x100000b8
 8109a64:	00000000 	.word	0x00000000

08109a68 <__ieee754_asin>:
 8109a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109a6c:	ed2d 8b04 	vpush	{d8-d9}
 8109a70:	ec55 4b10 	vmov	r4, r5, d0
 8109a74:	4bcc      	ldr	r3, [pc, #816]	; (8109da8 <__ieee754_asin+0x340>)
 8109a76:	b083      	sub	sp, #12
 8109a78:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8109a7c:	4598      	cmp	r8, r3
 8109a7e:	9501      	str	r5, [sp, #4]
 8109a80:	dd35      	ble.n	8109aee <__ieee754_asin+0x86>
 8109a82:	ee10 3a10 	vmov	r3, s0
 8109a86:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8109a8a:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8109a8e:	ea58 0303 	orrs.w	r3, r8, r3
 8109a92:	d117      	bne.n	8109ac4 <__ieee754_asin+0x5c>
 8109a94:	a3aa      	add	r3, pc, #680	; (adr r3, 8109d40 <__ieee754_asin+0x2d8>)
 8109a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109a9a:	ee10 0a10 	vmov	r0, s0
 8109a9e:	4629      	mov	r1, r5
 8109aa0:	f7f6 fe42 	bl	8100728 <__aeabi_dmul>
 8109aa4:	a3a8      	add	r3, pc, #672	; (adr r3, 8109d48 <__ieee754_asin+0x2e0>)
 8109aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109aaa:	4606      	mov	r6, r0
 8109aac:	460f      	mov	r7, r1
 8109aae:	4620      	mov	r0, r4
 8109ab0:	4629      	mov	r1, r5
 8109ab2:	f7f6 fe39 	bl	8100728 <__aeabi_dmul>
 8109ab6:	4602      	mov	r2, r0
 8109ab8:	460b      	mov	r3, r1
 8109aba:	4630      	mov	r0, r6
 8109abc:	4639      	mov	r1, r7
 8109abe:	f7f6 fc7d 	bl	81003bc <__adddf3>
 8109ac2:	e00b      	b.n	8109adc <__ieee754_asin+0x74>
 8109ac4:	ee10 2a10 	vmov	r2, s0
 8109ac8:	462b      	mov	r3, r5
 8109aca:	ee10 0a10 	vmov	r0, s0
 8109ace:	4629      	mov	r1, r5
 8109ad0:	f7f6 fc72 	bl	81003b8 <__aeabi_dsub>
 8109ad4:	4602      	mov	r2, r0
 8109ad6:	460b      	mov	r3, r1
 8109ad8:	f7f6 ff50 	bl	810097c <__aeabi_ddiv>
 8109adc:	4604      	mov	r4, r0
 8109ade:	460d      	mov	r5, r1
 8109ae0:	ec45 4b10 	vmov	d0, r4, r5
 8109ae4:	b003      	add	sp, #12
 8109ae6:	ecbd 8b04 	vpop	{d8-d9}
 8109aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109aee:	4baf      	ldr	r3, [pc, #700]	; (8109dac <__ieee754_asin+0x344>)
 8109af0:	4598      	cmp	r8, r3
 8109af2:	dc11      	bgt.n	8109b18 <__ieee754_asin+0xb0>
 8109af4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8109af8:	f280 80ae 	bge.w	8109c58 <__ieee754_asin+0x1f0>
 8109afc:	a394      	add	r3, pc, #592	; (adr r3, 8109d50 <__ieee754_asin+0x2e8>)
 8109afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b02:	ee10 0a10 	vmov	r0, s0
 8109b06:	4629      	mov	r1, r5
 8109b08:	f7f6 fc58 	bl	81003bc <__adddf3>
 8109b0c:	4ba8      	ldr	r3, [pc, #672]	; (8109db0 <__ieee754_asin+0x348>)
 8109b0e:	2200      	movs	r2, #0
 8109b10:	f7f7 f89a 	bl	8100c48 <__aeabi_dcmpgt>
 8109b14:	2800      	cmp	r0, #0
 8109b16:	d1e3      	bne.n	8109ae0 <__ieee754_asin+0x78>
 8109b18:	ec45 4b10 	vmov	d0, r4, r5
 8109b1c:	f000 fcd8 	bl	810a4d0 <fabs>
 8109b20:	49a3      	ldr	r1, [pc, #652]	; (8109db0 <__ieee754_asin+0x348>)
 8109b22:	ec53 2b10 	vmov	r2, r3, d0
 8109b26:	2000      	movs	r0, #0
 8109b28:	f7f6 fc46 	bl	81003b8 <__aeabi_dsub>
 8109b2c:	4ba1      	ldr	r3, [pc, #644]	; (8109db4 <__ieee754_asin+0x34c>)
 8109b2e:	2200      	movs	r2, #0
 8109b30:	f7f6 fdfa 	bl	8100728 <__aeabi_dmul>
 8109b34:	a388      	add	r3, pc, #544	; (adr r3, 8109d58 <__ieee754_asin+0x2f0>)
 8109b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b3a:	4604      	mov	r4, r0
 8109b3c:	460d      	mov	r5, r1
 8109b3e:	f7f6 fdf3 	bl	8100728 <__aeabi_dmul>
 8109b42:	a387      	add	r3, pc, #540	; (adr r3, 8109d60 <__ieee754_asin+0x2f8>)
 8109b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b48:	f7f6 fc38 	bl	81003bc <__adddf3>
 8109b4c:	4622      	mov	r2, r4
 8109b4e:	462b      	mov	r3, r5
 8109b50:	f7f6 fdea 	bl	8100728 <__aeabi_dmul>
 8109b54:	a384      	add	r3, pc, #528	; (adr r3, 8109d68 <__ieee754_asin+0x300>)
 8109b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b5a:	f7f6 fc2d 	bl	81003b8 <__aeabi_dsub>
 8109b5e:	4622      	mov	r2, r4
 8109b60:	462b      	mov	r3, r5
 8109b62:	f7f6 fde1 	bl	8100728 <__aeabi_dmul>
 8109b66:	a382      	add	r3, pc, #520	; (adr r3, 8109d70 <__ieee754_asin+0x308>)
 8109b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b6c:	f7f6 fc26 	bl	81003bc <__adddf3>
 8109b70:	4622      	mov	r2, r4
 8109b72:	462b      	mov	r3, r5
 8109b74:	f7f6 fdd8 	bl	8100728 <__aeabi_dmul>
 8109b78:	a37f      	add	r3, pc, #508	; (adr r3, 8109d78 <__ieee754_asin+0x310>)
 8109b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b7e:	f7f6 fc1b 	bl	81003b8 <__aeabi_dsub>
 8109b82:	4622      	mov	r2, r4
 8109b84:	462b      	mov	r3, r5
 8109b86:	f7f6 fdcf 	bl	8100728 <__aeabi_dmul>
 8109b8a:	a37d      	add	r3, pc, #500	; (adr r3, 8109d80 <__ieee754_asin+0x318>)
 8109b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b90:	f7f6 fc14 	bl	81003bc <__adddf3>
 8109b94:	4622      	mov	r2, r4
 8109b96:	462b      	mov	r3, r5
 8109b98:	f7f6 fdc6 	bl	8100728 <__aeabi_dmul>
 8109b9c:	a37a      	add	r3, pc, #488	; (adr r3, 8109d88 <__ieee754_asin+0x320>)
 8109b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109ba2:	ec41 0b18 	vmov	d8, r0, r1
 8109ba6:	4620      	mov	r0, r4
 8109ba8:	4629      	mov	r1, r5
 8109baa:	f7f6 fdbd 	bl	8100728 <__aeabi_dmul>
 8109bae:	a378      	add	r3, pc, #480	; (adr r3, 8109d90 <__ieee754_asin+0x328>)
 8109bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109bb4:	f7f6 fc00 	bl	81003b8 <__aeabi_dsub>
 8109bb8:	4622      	mov	r2, r4
 8109bba:	462b      	mov	r3, r5
 8109bbc:	f7f6 fdb4 	bl	8100728 <__aeabi_dmul>
 8109bc0:	a375      	add	r3, pc, #468	; (adr r3, 8109d98 <__ieee754_asin+0x330>)
 8109bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109bc6:	f7f6 fbf9 	bl	81003bc <__adddf3>
 8109bca:	4622      	mov	r2, r4
 8109bcc:	462b      	mov	r3, r5
 8109bce:	f7f6 fdab 	bl	8100728 <__aeabi_dmul>
 8109bd2:	a373      	add	r3, pc, #460	; (adr r3, 8109da0 <__ieee754_asin+0x338>)
 8109bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109bd8:	f7f6 fbee 	bl	81003b8 <__aeabi_dsub>
 8109bdc:	4622      	mov	r2, r4
 8109bde:	462b      	mov	r3, r5
 8109be0:	f7f6 fda2 	bl	8100728 <__aeabi_dmul>
 8109be4:	4b72      	ldr	r3, [pc, #456]	; (8109db0 <__ieee754_asin+0x348>)
 8109be6:	2200      	movs	r2, #0
 8109be8:	f7f6 fbe8 	bl	81003bc <__adddf3>
 8109bec:	ec45 4b10 	vmov	d0, r4, r5
 8109bf0:	4606      	mov	r6, r0
 8109bf2:	460f      	mov	r7, r1
 8109bf4:	f000 fa16 	bl	810a024 <__ieee754_sqrt>
 8109bf8:	4b6f      	ldr	r3, [pc, #444]	; (8109db8 <__ieee754_asin+0x350>)
 8109bfa:	4598      	cmp	r8, r3
 8109bfc:	ec5b ab10 	vmov	sl, fp, d0
 8109c00:	f340 80dc 	ble.w	8109dbc <__ieee754_asin+0x354>
 8109c04:	4632      	mov	r2, r6
 8109c06:	463b      	mov	r3, r7
 8109c08:	ec51 0b18 	vmov	r0, r1, d8
 8109c0c:	f7f6 feb6 	bl	810097c <__aeabi_ddiv>
 8109c10:	4652      	mov	r2, sl
 8109c12:	465b      	mov	r3, fp
 8109c14:	f7f6 fd88 	bl	8100728 <__aeabi_dmul>
 8109c18:	4652      	mov	r2, sl
 8109c1a:	465b      	mov	r3, fp
 8109c1c:	f7f6 fbce 	bl	81003bc <__adddf3>
 8109c20:	4602      	mov	r2, r0
 8109c22:	460b      	mov	r3, r1
 8109c24:	f7f6 fbca 	bl	81003bc <__adddf3>
 8109c28:	a347      	add	r3, pc, #284	; (adr r3, 8109d48 <__ieee754_asin+0x2e0>)
 8109c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c2e:	f7f6 fbc3 	bl	81003b8 <__aeabi_dsub>
 8109c32:	4602      	mov	r2, r0
 8109c34:	460b      	mov	r3, r1
 8109c36:	a142      	add	r1, pc, #264	; (adr r1, 8109d40 <__ieee754_asin+0x2d8>)
 8109c38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109c3c:	f7f6 fbbc 	bl	81003b8 <__aeabi_dsub>
 8109c40:	9b01      	ldr	r3, [sp, #4]
 8109c42:	2b00      	cmp	r3, #0
 8109c44:	bfdc      	itt	le
 8109c46:	4602      	movle	r2, r0
 8109c48:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8109c4c:	4604      	mov	r4, r0
 8109c4e:	460d      	mov	r5, r1
 8109c50:	bfdc      	itt	le
 8109c52:	4614      	movle	r4, r2
 8109c54:	461d      	movle	r5, r3
 8109c56:	e743      	b.n	8109ae0 <__ieee754_asin+0x78>
 8109c58:	ee10 2a10 	vmov	r2, s0
 8109c5c:	ee10 0a10 	vmov	r0, s0
 8109c60:	462b      	mov	r3, r5
 8109c62:	4629      	mov	r1, r5
 8109c64:	f7f6 fd60 	bl	8100728 <__aeabi_dmul>
 8109c68:	a33b      	add	r3, pc, #236	; (adr r3, 8109d58 <__ieee754_asin+0x2f0>)
 8109c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c6e:	4606      	mov	r6, r0
 8109c70:	460f      	mov	r7, r1
 8109c72:	f7f6 fd59 	bl	8100728 <__aeabi_dmul>
 8109c76:	a33a      	add	r3, pc, #232	; (adr r3, 8109d60 <__ieee754_asin+0x2f8>)
 8109c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c7c:	f7f6 fb9e 	bl	81003bc <__adddf3>
 8109c80:	4632      	mov	r2, r6
 8109c82:	463b      	mov	r3, r7
 8109c84:	f7f6 fd50 	bl	8100728 <__aeabi_dmul>
 8109c88:	a337      	add	r3, pc, #220	; (adr r3, 8109d68 <__ieee754_asin+0x300>)
 8109c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c8e:	f7f6 fb93 	bl	81003b8 <__aeabi_dsub>
 8109c92:	4632      	mov	r2, r6
 8109c94:	463b      	mov	r3, r7
 8109c96:	f7f6 fd47 	bl	8100728 <__aeabi_dmul>
 8109c9a:	a335      	add	r3, pc, #212	; (adr r3, 8109d70 <__ieee754_asin+0x308>)
 8109c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109ca0:	f7f6 fb8c 	bl	81003bc <__adddf3>
 8109ca4:	4632      	mov	r2, r6
 8109ca6:	463b      	mov	r3, r7
 8109ca8:	f7f6 fd3e 	bl	8100728 <__aeabi_dmul>
 8109cac:	a332      	add	r3, pc, #200	; (adr r3, 8109d78 <__ieee754_asin+0x310>)
 8109cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109cb2:	f7f6 fb81 	bl	81003b8 <__aeabi_dsub>
 8109cb6:	4632      	mov	r2, r6
 8109cb8:	463b      	mov	r3, r7
 8109cba:	f7f6 fd35 	bl	8100728 <__aeabi_dmul>
 8109cbe:	a330      	add	r3, pc, #192	; (adr r3, 8109d80 <__ieee754_asin+0x318>)
 8109cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109cc4:	f7f6 fb7a 	bl	81003bc <__adddf3>
 8109cc8:	4632      	mov	r2, r6
 8109cca:	463b      	mov	r3, r7
 8109ccc:	f7f6 fd2c 	bl	8100728 <__aeabi_dmul>
 8109cd0:	a32d      	add	r3, pc, #180	; (adr r3, 8109d88 <__ieee754_asin+0x320>)
 8109cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109cd6:	4680      	mov	r8, r0
 8109cd8:	4689      	mov	r9, r1
 8109cda:	4630      	mov	r0, r6
 8109cdc:	4639      	mov	r1, r7
 8109cde:	f7f6 fd23 	bl	8100728 <__aeabi_dmul>
 8109ce2:	a32b      	add	r3, pc, #172	; (adr r3, 8109d90 <__ieee754_asin+0x328>)
 8109ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109ce8:	f7f6 fb66 	bl	81003b8 <__aeabi_dsub>
 8109cec:	4632      	mov	r2, r6
 8109cee:	463b      	mov	r3, r7
 8109cf0:	f7f6 fd1a 	bl	8100728 <__aeabi_dmul>
 8109cf4:	a328      	add	r3, pc, #160	; (adr r3, 8109d98 <__ieee754_asin+0x330>)
 8109cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109cfa:	f7f6 fb5f 	bl	81003bc <__adddf3>
 8109cfe:	4632      	mov	r2, r6
 8109d00:	463b      	mov	r3, r7
 8109d02:	f7f6 fd11 	bl	8100728 <__aeabi_dmul>
 8109d06:	a326      	add	r3, pc, #152	; (adr r3, 8109da0 <__ieee754_asin+0x338>)
 8109d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109d0c:	f7f6 fb54 	bl	81003b8 <__aeabi_dsub>
 8109d10:	4632      	mov	r2, r6
 8109d12:	463b      	mov	r3, r7
 8109d14:	f7f6 fd08 	bl	8100728 <__aeabi_dmul>
 8109d18:	4b25      	ldr	r3, [pc, #148]	; (8109db0 <__ieee754_asin+0x348>)
 8109d1a:	2200      	movs	r2, #0
 8109d1c:	f7f6 fb4e 	bl	81003bc <__adddf3>
 8109d20:	4602      	mov	r2, r0
 8109d22:	460b      	mov	r3, r1
 8109d24:	4640      	mov	r0, r8
 8109d26:	4649      	mov	r1, r9
 8109d28:	f7f6 fe28 	bl	810097c <__aeabi_ddiv>
 8109d2c:	4622      	mov	r2, r4
 8109d2e:	462b      	mov	r3, r5
 8109d30:	f7f6 fcfa 	bl	8100728 <__aeabi_dmul>
 8109d34:	4602      	mov	r2, r0
 8109d36:	460b      	mov	r3, r1
 8109d38:	4620      	mov	r0, r4
 8109d3a:	4629      	mov	r1, r5
 8109d3c:	e6bf      	b.n	8109abe <__ieee754_asin+0x56>
 8109d3e:	bf00      	nop
 8109d40:	54442d18 	.word	0x54442d18
 8109d44:	3ff921fb 	.word	0x3ff921fb
 8109d48:	33145c07 	.word	0x33145c07
 8109d4c:	3c91a626 	.word	0x3c91a626
 8109d50:	8800759c 	.word	0x8800759c
 8109d54:	7e37e43c 	.word	0x7e37e43c
 8109d58:	0dfdf709 	.word	0x0dfdf709
 8109d5c:	3f023de1 	.word	0x3f023de1
 8109d60:	7501b288 	.word	0x7501b288
 8109d64:	3f49efe0 	.word	0x3f49efe0
 8109d68:	b5688f3b 	.word	0xb5688f3b
 8109d6c:	3fa48228 	.word	0x3fa48228
 8109d70:	0e884455 	.word	0x0e884455
 8109d74:	3fc9c155 	.word	0x3fc9c155
 8109d78:	03eb6f7d 	.word	0x03eb6f7d
 8109d7c:	3fd4d612 	.word	0x3fd4d612
 8109d80:	55555555 	.word	0x55555555
 8109d84:	3fc55555 	.word	0x3fc55555
 8109d88:	b12e9282 	.word	0xb12e9282
 8109d8c:	3fb3b8c5 	.word	0x3fb3b8c5
 8109d90:	1b8d0159 	.word	0x1b8d0159
 8109d94:	3fe6066c 	.word	0x3fe6066c
 8109d98:	9c598ac8 	.word	0x9c598ac8
 8109d9c:	40002ae5 	.word	0x40002ae5
 8109da0:	1c8a2d4b 	.word	0x1c8a2d4b
 8109da4:	40033a27 	.word	0x40033a27
 8109da8:	3fefffff 	.word	0x3fefffff
 8109dac:	3fdfffff 	.word	0x3fdfffff
 8109db0:	3ff00000 	.word	0x3ff00000
 8109db4:	3fe00000 	.word	0x3fe00000
 8109db8:	3fef3332 	.word	0x3fef3332
 8109dbc:	ee10 2a10 	vmov	r2, s0
 8109dc0:	ee10 0a10 	vmov	r0, s0
 8109dc4:	465b      	mov	r3, fp
 8109dc6:	4659      	mov	r1, fp
 8109dc8:	f7f6 faf8 	bl	81003bc <__adddf3>
 8109dcc:	4632      	mov	r2, r6
 8109dce:	463b      	mov	r3, r7
 8109dd0:	ec41 0b19 	vmov	d9, r0, r1
 8109dd4:	ec51 0b18 	vmov	r0, r1, d8
 8109dd8:	f7f6 fdd0 	bl	810097c <__aeabi_ddiv>
 8109ddc:	4602      	mov	r2, r0
 8109dde:	460b      	mov	r3, r1
 8109de0:	ec51 0b19 	vmov	r0, r1, d9
 8109de4:	f7f6 fca0 	bl	8100728 <__aeabi_dmul>
 8109de8:	f04f 0800 	mov.w	r8, #0
 8109dec:	4606      	mov	r6, r0
 8109dee:	460f      	mov	r7, r1
 8109df0:	4642      	mov	r2, r8
 8109df2:	465b      	mov	r3, fp
 8109df4:	4640      	mov	r0, r8
 8109df6:	4659      	mov	r1, fp
 8109df8:	f7f6 fc96 	bl	8100728 <__aeabi_dmul>
 8109dfc:	4602      	mov	r2, r0
 8109dfe:	460b      	mov	r3, r1
 8109e00:	4620      	mov	r0, r4
 8109e02:	4629      	mov	r1, r5
 8109e04:	f7f6 fad8 	bl	81003b8 <__aeabi_dsub>
 8109e08:	4642      	mov	r2, r8
 8109e0a:	4604      	mov	r4, r0
 8109e0c:	460d      	mov	r5, r1
 8109e0e:	465b      	mov	r3, fp
 8109e10:	4650      	mov	r0, sl
 8109e12:	4659      	mov	r1, fp
 8109e14:	f7f6 fad2 	bl	81003bc <__adddf3>
 8109e18:	4602      	mov	r2, r0
 8109e1a:	460b      	mov	r3, r1
 8109e1c:	4620      	mov	r0, r4
 8109e1e:	4629      	mov	r1, r5
 8109e20:	f7f6 fdac 	bl	810097c <__aeabi_ddiv>
 8109e24:	4602      	mov	r2, r0
 8109e26:	460b      	mov	r3, r1
 8109e28:	f7f6 fac8 	bl	81003bc <__adddf3>
 8109e2c:	4602      	mov	r2, r0
 8109e2e:	460b      	mov	r3, r1
 8109e30:	a113      	add	r1, pc, #76	; (adr r1, 8109e80 <__ieee754_asin+0x418>)
 8109e32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109e36:	f7f6 fabf 	bl	81003b8 <__aeabi_dsub>
 8109e3a:	4602      	mov	r2, r0
 8109e3c:	460b      	mov	r3, r1
 8109e3e:	4630      	mov	r0, r6
 8109e40:	4639      	mov	r1, r7
 8109e42:	f7f6 fab9 	bl	81003b8 <__aeabi_dsub>
 8109e46:	4642      	mov	r2, r8
 8109e48:	4604      	mov	r4, r0
 8109e4a:	460d      	mov	r5, r1
 8109e4c:	465b      	mov	r3, fp
 8109e4e:	4640      	mov	r0, r8
 8109e50:	4659      	mov	r1, fp
 8109e52:	f7f6 fab3 	bl	81003bc <__adddf3>
 8109e56:	4602      	mov	r2, r0
 8109e58:	460b      	mov	r3, r1
 8109e5a:	a10b      	add	r1, pc, #44	; (adr r1, 8109e88 <__ieee754_asin+0x420>)
 8109e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109e60:	f7f6 faaa 	bl	81003b8 <__aeabi_dsub>
 8109e64:	4602      	mov	r2, r0
 8109e66:	460b      	mov	r3, r1
 8109e68:	4620      	mov	r0, r4
 8109e6a:	4629      	mov	r1, r5
 8109e6c:	f7f6 faa4 	bl	81003b8 <__aeabi_dsub>
 8109e70:	4602      	mov	r2, r0
 8109e72:	460b      	mov	r3, r1
 8109e74:	a104      	add	r1, pc, #16	; (adr r1, 8109e88 <__ieee754_asin+0x420>)
 8109e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109e7a:	e6df      	b.n	8109c3c <__ieee754_asin+0x1d4>
 8109e7c:	f3af 8000 	nop.w
 8109e80:	33145c07 	.word	0x33145c07
 8109e84:	3c91a626 	.word	0x3c91a626
 8109e88:	54442d18 	.word	0x54442d18
 8109e8c:	3fe921fb 	.word	0x3fe921fb

08109e90 <__ieee754_atan2>:
 8109e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8109e94:	ec57 6b11 	vmov	r6, r7, d1
 8109e98:	4273      	negs	r3, r6
 8109e9a:	f8df e184 	ldr.w	lr, [pc, #388]	; 810a020 <__ieee754_atan2+0x190>
 8109e9e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8109ea2:	4333      	orrs	r3, r6
 8109ea4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8109ea8:	4573      	cmp	r3, lr
 8109eaa:	ec51 0b10 	vmov	r0, r1, d0
 8109eae:	ee11 8a10 	vmov	r8, s2
 8109eb2:	d80a      	bhi.n	8109eca <__ieee754_atan2+0x3a>
 8109eb4:	4244      	negs	r4, r0
 8109eb6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8109eba:	4304      	orrs	r4, r0
 8109ebc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8109ec0:	4574      	cmp	r4, lr
 8109ec2:	ee10 9a10 	vmov	r9, s0
 8109ec6:	468c      	mov	ip, r1
 8109ec8:	d907      	bls.n	8109eda <__ieee754_atan2+0x4a>
 8109eca:	4632      	mov	r2, r6
 8109ecc:	463b      	mov	r3, r7
 8109ece:	f7f6 fa75 	bl	81003bc <__adddf3>
 8109ed2:	ec41 0b10 	vmov	d0, r0, r1
 8109ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8109eda:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8109ede:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8109ee2:	4334      	orrs	r4, r6
 8109ee4:	d103      	bne.n	8109eee <__ieee754_atan2+0x5e>
 8109ee6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8109eea:	f000 b951 	b.w	810a190 <atan>
 8109eee:	17bc      	asrs	r4, r7, #30
 8109ef0:	f004 0402 	and.w	r4, r4, #2
 8109ef4:	ea53 0909 	orrs.w	r9, r3, r9
 8109ef8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8109efc:	d107      	bne.n	8109f0e <__ieee754_atan2+0x7e>
 8109efe:	2c02      	cmp	r4, #2
 8109f00:	d060      	beq.n	8109fc4 <__ieee754_atan2+0x134>
 8109f02:	2c03      	cmp	r4, #3
 8109f04:	d1e5      	bne.n	8109ed2 <__ieee754_atan2+0x42>
 8109f06:	a142      	add	r1, pc, #264	; (adr r1, 810a010 <__ieee754_atan2+0x180>)
 8109f08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109f0c:	e7e1      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109f0e:	ea52 0808 	orrs.w	r8, r2, r8
 8109f12:	d106      	bne.n	8109f22 <__ieee754_atan2+0x92>
 8109f14:	f1bc 0f00 	cmp.w	ip, #0
 8109f18:	da5f      	bge.n	8109fda <__ieee754_atan2+0x14a>
 8109f1a:	a13f      	add	r1, pc, #252	; (adr r1, 810a018 <__ieee754_atan2+0x188>)
 8109f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109f20:	e7d7      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109f22:	4572      	cmp	r2, lr
 8109f24:	d10f      	bne.n	8109f46 <__ieee754_atan2+0xb6>
 8109f26:	4293      	cmp	r3, r2
 8109f28:	f104 34ff 	add.w	r4, r4, #4294967295
 8109f2c:	d107      	bne.n	8109f3e <__ieee754_atan2+0xae>
 8109f2e:	2c02      	cmp	r4, #2
 8109f30:	d84c      	bhi.n	8109fcc <__ieee754_atan2+0x13c>
 8109f32:	4b35      	ldr	r3, [pc, #212]	; (810a008 <__ieee754_atan2+0x178>)
 8109f34:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8109f38:	e9d4 0100 	ldrd	r0, r1, [r4]
 8109f3c:	e7c9      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109f3e:	2c02      	cmp	r4, #2
 8109f40:	d848      	bhi.n	8109fd4 <__ieee754_atan2+0x144>
 8109f42:	4b32      	ldr	r3, [pc, #200]	; (810a00c <__ieee754_atan2+0x17c>)
 8109f44:	e7f6      	b.n	8109f34 <__ieee754_atan2+0xa4>
 8109f46:	4573      	cmp	r3, lr
 8109f48:	d0e4      	beq.n	8109f14 <__ieee754_atan2+0x84>
 8109f4a:	1a9b      	subs	r3, r3, r2
 8109f4c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8109f50:	ea4f 5223 	mov.w	r2, r3, asr #20
 8109f54:	da1e      	bge.n	8109f94 <__ieee754_atan2+0x104>
 8109f56:	2f00      	cmp	r7, #0
 8109f58:	da01      	bge.n	8109f5e <__ieee754_atan2+0xce>
 8109f5a:	323c      	adds	r2, #60	; 0x3c
 8109f5c:	db1e      	blt.n	8109f9c <__ieee754_atan2+0x10c>
 8109f5e:	4632      	mov	r2, r6
 8109f60:	463b      	mov	r3, r7
 8109f62:	f7f6 fd0b 	bl	810097c <__aeabi_ddiv>
 8109f66:	ec41 0b10 	vmov	d0, r0, r1
 8109f6a:	f000 fab1 	bl	810a4d0 <fabs>
 8109f6e:	f000 f90f 	bl	810a190 <atan>
 8109f72:	ec51 0b10 	vmov	r0, r1, d0
 8109f76:	2c01      	cmp	r4, #1
 8109f78:	d013      	beq.n	8109fa2 <__ieee754_atan2+0x112>
 8109f7a:	2c02      	cmp	r4, #2
 8109f7c:	d015      	beq.n	8109faa <__ieee754_atan2+0x11a>
 8109f7e:	2c00      	cmp	r4, #0
 8109f80:	d0a7      	beq.n	8109ed2 <__ieee754_atan2+0x42>
 8109f82:	a319      	add	r3, pc, #100	; (adr r3, 8109fe8 <__ieee754_atan2+0x158>)
 8109f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f88:	f7f6 fa16 	bl	81003b8 <__aeabi_dsub>
 8109f8c:	a318      	add	r3, pc, #96	; (adr r3, 8109ff0 <__ieee754_atan2+0x160>)
 8109f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f92:	e014      	b.n	8109fbe <__ieee754_atan2+0x12e>
 8109f94:	a118      	add	r1, pc, #96	; (adr r1, 8109ff8 <__ieee754_atan2+0x168>)
 8109f96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109f9a:	e7ec      	b.n	8109f76 <__ieee754_atan2+0xe6>
 8109f9c:	2000      	movs	r0, #0
 8109f9e:	2100      	movs	r1, #0
 8109fa0:	e7e9      	b.n	8109f76 <__ieee754_atan2+0xe6>
 8109fa2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109fa6:	4619      	mov	r1, r3
 8109fa8:	e793      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109faa:	a30f      	add	r3, pc, #60	; (adr r3, 8109fe8 <__ieee754_atan2+0x158>)
 8109fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109fb0:	f7f6 fa02 	bl	81003b8 <__aeabi_dsub>
 8109fb4:	4602      	mov	r2, r0
 8109fb6:	460b      	mov	r3, r1
 8109fb8:	a10d      	add	r1, pc, #52	; (adr r1, 8109ff0 <__ieee754_atan2+0x160>)
 8109fba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109fbe:	f7f6 f9fb 	bl	81003b8 <__aeabi_dsub>
 8109fc2:	e786      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109fc4:	a10a      	add	r1, pc, #40	; (adr r1, 8109ff0 <__ieee754_atan2+0x160>)
 8109fc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109fca:	e782      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109fcc:	a10c      	add	r1, pc, #48	; (adr r1, 810a000 <__ieee754_atan2+0x170>)
 8109fce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109fd2:	e77e      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109fd4:	2000      	movs	r0, #0
 8109fd6:	2100      	movs	r1, #0
 8109fd8:	e77b      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109fda:	a107      	add	r1, pc, #28	; (adr r1, 8109ff8 <__ieee754_atan2+0x168>)
 8109fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109fe0:	e777      	b.n	8109ed2 <__ieee754_atan2+0x42>
 8109fe2:	bf00      	nop
 8109fe4:	f3af 8000 	nop.w
 8109fe8:	33145c07 	.word	0x33145c07
 8109fec:	3ca1a626 	.word	0x3ca1a626
 8109ff0:	54442d18 	.word	0x54442d18
 8109ff4:	400921fb 	.word	0x400921fb
 8109ff8:	54442d18 	.word	0x54442d18
 8109ffc:	3ff921fb 	.word	0x3ff921fb
 810a000:	54442d18 	.word	0x54442d18
 810a004:	3fe921fb 	.word	0x3fe921fb
 810a008:	0810f048 	.word	0x0810f048
 810a00c:	0810f060 	.word	0x0810f060
 810a010:	54442d18 	.word	0x54442d18
 810a014:	c00921fb 	.word	0xc00921fb
 810a018:	54442d18 	.word	0x54442d18
 810a01c:	bff921fb 	.word	0xbff921fb
 810a020:	7ff00000 	.word	0x7ff00000

0810a024 <__ieee754_sqrt>:
 810a024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a028:	ec55 4b10 	vmov	r4, r5, d0
 810a02c:	4e56      	ldr	r6, [pc, #344]	; (810a188 <__ieee754_sqrt+0x164>)
 810a02e:	43ae      	bics	r6, r5
 810a030:	ee10 0a10 	vmov	r0, s0
 810a034:	ee10 3a10 	vmov	r3, s0
 810a038:	4629      	mov	r1, r5
 810a03a:	462a      	mov	r2, r5
 810a03c:	d110      	bne.n	810a060 <__ieee754_sqrt+0x3c>
 810a03e:	ee10 2a10 	vmov	r2, s0
 810a042:	462b      	mov	r3, r5
 810a044:	f7f6 fb70 	bl	8100728 <__aeabi_dmul>
 810a048:	4602      	mov	r2, r0
 810a04a:	460b      	mov	r3, r1
 810a04c:	4620      	mov	r0, r4
 810a04e:	4629      	mov	r1, r5
 810a050:	f7f6 f9b4 	bl	81003bc <__adddf3>
 810a054:	4604      	mov	r4, r0
 810a056:	460d      	mov	r5, r1
 810a058:	ec45 4b10 	vmov	d0, r4, r5
 810a05c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a060:	2d00      	cmp	r5, #0
 810a062:	dc10      	bgt.n	810a086 <__ieee754_sqrt+0x62>
 810a064:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 810a068:	4330      	orrs	r0, r6
 810a06a:	d0f5      	beq.n	810a058 <__ieee754_sqrt+0x34>
 810a06c:	b15d      	cbz	r5, 810a086 <__ieee754_sqrt+0x62>
 810a06e:	ee10 2a10 	vmov	r2, s0
 810a072:	462b      	mov	r3, r5
 810a074:	ee10 0a10 	vmov	r0, s0
 810a078:	f7f6 f99e 	bl	81003b8 <__aeabi_dsub>
 810a07c:	4602      	mov	r2, r0
 810a07e:	460b      	mov	r3, r1
 810a080:	f7f6 fc7c 	bl	810097c <__aeabi_ddiv>
 810a084:	e7e6      	b.n	810a054 <__ieee754_sqrt+0x30>
 810a086:	1509      	asrs	r1, r1, #20
 810a088:	d076      	beq.n	810a178 <__ieee754_sqrt+0x154>
 810a08a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 810a08e:	07ce      	lsls	r6, r1, #31
 810a090:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 810a094:	bf5e      	ittt	pl
 810a096:	0fda      	lsrpl	r2, r3, #31
 810a098:	005b      	lslpl	r3, r3, #1
 810a09a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 810a09e:	0fda      	lsrs	r2, r3, #31
 810a0a0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 810a0a4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 810a0a8:	2000      	movs	r0, #0
 810a0aa:	106d      	asrs	r5, r5, #1
 810a0ac:	005b      	lsls	r3, r3, #1
 810a0ae:	f04f 0e16 	mov.w	lr, #22
 810a0b2:	4684      	mov	ip, r0
 810a0b4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810a0b8:	eb0c 0401 	add.w	r4, ip, r1
 810a0bc:	4294      	cmp	r4, r2
 810a0be:	bfde      	ittt	le
 810a0c0:	1b12      	suble	r2, r2, r4
 810a0c2:	eb04 0c01 	addle.w	ip, r4, r1
 810a0c6:	1840      	addle	r0, r0, r1
 810a0c8:	0052      	lsls	r2, r2, #1
 810a0ca:	f1be 0e01 	subs.w	lr, lr, #1
 810a0ce:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 810a0d2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 810a0d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810a0da:	d1ed      	bne.n	810a0b8 <__ieee754_sqrt+0x94>
 810a0dc:	4671      	mov	r1, lr
 810a0de:	2720      	movs	r7, #32
 810a0e0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 810a0e4:	4562      	cmp	r2, ip
 810a0e6:	eb04 060e 	add.w	r6, r4, lr
 810a0ea:	dc02      	bgt.n	810a0f2 <__ieee754_sqrt+0xce>
 810a0ec:	d113      	bne.n	810a116 <__ieee754_sqrt+0xf2>
 810a0ee:	429e      	cmp	r6, r3
 810a0f0:	d811      	bhi.n	810a116 <__ieee754_sqrt+0xf2>
 810a0f2:	2e00      	cmp	r6, #0
 810a0f4:	eb06 0e04 	add.w	lr, r6, r4
 810a0f8:	da43      	bge.n	810a182 <__ieee754_sqrt+0x15e>
 810a0fa:	f1be 0f00 	cmp.w	lr, #0
 810a0fe:	db40      	blt.n	810a182 <__ieee754_sqrt+0x15e>
 810a100:	f10c 0801 	add.w	r8, ip, #1
 810a104:	eba2 020c 	sub.w	r2, r2, ip
 810a108:	429e      	cmp	r6, r3
 810a10a:	bf88      	it	hi
 810a10c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 810a110:	1b9b      	subs	r3, r3, r6
 810a112:	4421      	add	r1, r4
 810a114:	46c4      	mov	ip, r8
 810a116:	0052      	lsls	r2, r2, #1
 810a118:	3f01      	subs	r7, #1
 810a11a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 810a11e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 810a122:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810a126:	d1dd      	bne.n	810a0e4 <__ieee754_sqrt+0xc0>
 810a128:	4313      	orrs	r3, r2
 810a12a:	d006      	beq.n	810a13a <__ieee754_sqrt+0x116>
 810a12c:	1c4c      	adds	r4, r1, #1
 810a12e:	bf13      	iteet	ne
 810a130:	3101      	addne	r1, #1
 810a132:	3001      	addeq	r0, #1
 810a134:	4639      	moveq	r1, r7
 810a136:	f021 0101 	bicne.w	r1, r1, #1
 810a13a:	1043      	asrs	r3, r0, #1
 810a13c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 810a140:	0849      	lsrs	r1, r1, #1
 810a142:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 810a146:	07c2      	lsls	r2, r0, #31
 810a148:	bf48      	it	mi
 810a14a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 810a14e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 810a152:	460c      	mov	r4, r1
 810a154:	463d      	mov	r5, r7
 810a156:	e77f      	b.n	810a058 <__ieee754_sqrt+0x34>
 810a158:	0ada      	lsrs	r2, r3, #11
 810a15a:	3815      	subs	r0, #21
 810a15c:	055b      	lsls	r3, r3, #21
 810a15e:	2a00      	cmp	r2, #0
 810a160:	d0fa      	beq.n	810a158 <__ieee754_sqrt+0x134>
 810a162:	02d7      	lsls	r7, r2, #11
 810a164:	d50a      	bpl.n	810a17c <__ieee754_sqrt+0x158>
 810a166:	f1c1 0420 	rsb	r4, r1, #32
 810a16a:	fa23 f404 	lsr.w	r4, r3, r4
 810a16e:	1e4d      	subs	r5, r1, #1
 810a170:	408b      	lsls	r3, r1
 810a172:	4322      	orrs	r2, r4
 810a174:	1b41      	subs	r1, r0, r5
 810a176:	e788      	b.n	810a08a <__ieee754_sqrt+0x66>
 810a178:	4608      	mov	r0, r1
 810a17a:	e7f0      	b.n	810a15e <__ieee754_sqrt+0x13a>
 810a17c:	0052      	lsls	r2, r2, #1
 810a17e:	3101      	adds	r1, #1
 810a180:	e7ef      	b.n	810a162 <__ieee754_sqrt+0x13e>
 810a182:	46e0      	mov	r8, ip
 810a184:	e7be      	b.n	810a104 <__ieee754_sqrt+0xe0>
 810a186:	bf00      	nop
 810a188:	7ff00000 	.word	0x7ff00000
 810a18c:	00000000 	.word	0x00000000

0810a190 <atan>:
 810a190:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a194:	ec55 4b10 	vmov	r4, r5, d0
 810a198:	4bc3      	ldr	r3, [pc, #780]	; (810a4a8 <atan+0x318>)
 810a19a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 810a19e:	429e      	cmp	r6, r3
 810a1a0:	46ab      	mov	fp, r5
 810a1a2:	dd18      	ble.n	810a1d6 <atan+0x46>
 810a1a4:	4bc1      	ldr	r3, [pc, #772]	; (810a4ac <atan+0x31c>)
 810a1a6:	429e      	cmp	r6, r3
 810a1a8:	dc01      	bgt.n	810a1ae <atan+0x1e>
 810a1aa:	d109      	bne.n	810a1c0 <atan+0x30>
 810a1ac:	b144      	cbz	r4, 810a1c0 <atan+0x30>
 810a1ae:	4622      	mov	r2, r4
 810a1b0:	462b      	mov	r3, r5
 810a1b2:	4620      	mov	r0, r4
 810a1b4:	4629      	mov	r1, r5
 810a1b6:	f7f6 f901 	bl	81003bc <__adddf3>
 810a1ba:	4604      	mov	r4, r0
 810a1bc:	460d      	mov	r5, r1
 810a1be:	e006      	b.n	810a1ce <atan+0x3e>
 810a1c0:	f1bb 0f00 	cmp.w	fp, #0
 810a1c4:	f300 8131 	bgt.w	810a42a <atan+0x29a>
 810a1c8:	a59b      	add	r5, pc, #620	; (adr r5, 810a438 <atan+0x2a8>)
 810a1ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 810a1ce:	ec45 4b10 	vmov	d0, r4, r5
 810a1d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a1d6:	4bb6      	ldr	r3, [pc, #728]	; (810a4b0 <atan+0x320>)
 810a1d8:	429e      	cmp	r6, r3
 810a1da:	dc14      	bgt.n	810a206 <atan+0x76>
 810a1dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 810a1e0:	429e      	cmp	r6, r3
 810a1e2:	dc0d      	bgt.n	810a200 <atan+0x70>
 810a1e4:	a396      	add	r3, pc, #600	; (adr r3, 810a440 <atan+0x2b0>)
 810a1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a1ea:	ee10 0a10 	vmov	r0, s0
 810a1ee:	4629      	mov	r1, r5
 810a1f0:	f7f6 f8e4 	bl	81003bc <__adddf3>
 810a1f4:	4baf      	ldr	r3, [pc, #700]	; (810a4b4 <atan+0x324>)
 810a1f6:	2200      	movs	r2, #0
 810a1f8:	f7f6 fd26 	bl	8100c48 <__aeabi_dcmpgt>
 810a1fc:	2800      	cmp	r0, #0
 810a1fe:	d1e6      	bne.n	810a1ce <atan+0x3e>
 810a200:	f04f 3aff 	mov.w	sl, #4294967295
 810a204:	e02b      	b.n	810a25e <atan+0xce>
 810a206:	f000 f963 	bl	810a4d0 <fabs>
 810a20a:	4bab      	ldr	r3, [pc, #684]	; (810a4b8 <atan+0x328>)
 810a20c:	429e      	cmp	r6, r3
 810a20e:	ec55 4b10 	vmov	r4, r5, d0
 810a212:	f300 80bf 	bgt.w	810a394 <atan+0x204>
 810a216:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 810a21a:	429e      	cmp	r6, r3
 810a21c:	f300 80a0 	bgt.w	810a360 <atan+0x1d0>
 810a220:	ee10 2a10 	vmov	r2, s0
 810a224:	ee10 0a10 	vmov	r0, s0
 810a228:	462b      	mov	r3, r5
 810a22a:	4629      	mov	r1, r5
 810a22c:	f7f6 f8c6 	bl	81003bc <__adddf3>
 810a230:	4ba0      	ldr	r3, [pc, #640]	; (810a4b4 <atan+0x324>)
 810a232:	2200      	movs	r2, #0
 810a234:	f7f6 f8c0 	bl	81003b8 <__aeabi_dsub>
 810a238:	2200      	movs	r2, #0
 810a23a:	4606      	mov	r6, r0
 810a23c:	460f      	mov	r7, r1
 810a23e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810a242:	4620      	mov	r0, r4
 810a244:	4629      	mov	r1, r5
 810a246:	f7f6 f8b9 	bl	81003bc <__adddf3>
 810a24a:	4602      	mov	r2, r0
 810a24c:	460b      	mov	r3, r1
 810a24e:	4630      	mov	r0, r6
 810a250:	4639      	mov	r1, r7
 810a252:	f7f6 fb93 	bl	810097c <__aeabi_ddiv>
 810a256:	f04f 0a00 	mov.w	sl, #0
 810a25a:	4604      	mov	r4, r0
 810a25c:	460d      	mov	r5, r1
 810a25e:	4622      	mov	r2, r4
 810a260:	462b      	mov	r3, r5
 810a262:	4620      	mov	r0, r4
 810a264:	4629      	mov	r1, r5
 810a266:	f7f6 fa5f 	bl	8100728 <__aeabi_dmul>
 810a26a:	4602      	mov	r2, r0
 810a26c:	460b      	mov	r3, r1
 810a26e:	4680      	mov	r8, r0
 810a270:	4689      	mov	r9, r1
 810a272:	f7f6 fa59 	bl	8100728 <__aeabi_dmul>
 810a276:	a374      	add	r3, pc, #464	; (adr r3, 810a448 <atan+0x2b8>)
 810a278:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a27c:	4606      	mov	r6, r0
 810a27e:	460f      	mov	r7, r1
 810a280:	f7f6 fa52 	bl	8100728 <__aeabi_dmul>
 810a284:	a372      	add	r3, pc, #456	; (adr r3, 810a450 <atan+0x2c0>)
 810a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a28a:	f7f6 f897 	bl	81003bc <__adddf3>
 810a28e:	4632      	mov	r2, r6
 810a290:	463b      	mov	r3, r7
 810a292:	f7f6 fa49 	bl	8100728 <__aeabi_dmul>
 810a296:	a370      	add	r3, pc, #448	; (adr r3, 810a458 <atan+0x2c8>)
 810a298:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a29c:	f7f6 f88e 	bl	81003bc <__adddf3>
 810a2a0:	4632      	mov	r2, r6
 810a2a2:	463b      	mov	r3, r7
 810a2a4:	f7f6 fa40 	bl	8100728 <__aeabi_dmul>
 810a2a8:	a36d      	add	r3, pc, #436	; (adr r3, 810a460 <atan+0x2d0>)
 810a2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a2ae:	f7f6 f885 	bl	81003bc <__adddf3>
 810a2b2:	4632      	mov	r2, r6
 810a2b4:	463b      	mov	r3, r7
 810a2b6:	f7f6 fa37 	bl	8100728 <__aeabi_dmul>
 810a2ba:	a36b      	add	r3, pc, #428	; (adr r3, 810a468 <atan+0x2d8>)
 810a2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a2c0:	f7f6 f87c 	bl	81003bc <__adddf3>
 810a2c4:	4632      	mov	r2, r6
 810a2c6:	463b      	mov	r3, r7
 810a2c8:	f7f6 fa2e 	bl	8100728 <__aeabi_dmul>
 810a2cc:	a368      	add	r3, pc, #416	; (adr r3, 810a470 <atan+0x2e0>)
 810a2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a2d2:	f7f6 f873 	bl	81003bc <__adddf3>
 810a2d6:	4642      	mov	r2, r8
 810a2d8:	464b      	mov	r3, r9
 810a2da:	f7f6 fa25 	bl	8100728 <__aeabi_dmul>
 810a2de:	a366      	add	r3, pc, #408	; (adr r3, 810a478 <atan+0x2e8>)
 810a2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a2e4:	4680      	mov	r8, r0
 810a2e6:	4689      	mov	r9, r1
 810a2e8:	4630      	mov	r0, r6
 810a2ea:	4639      	mov	r1, r7
 810a2ec:	f7f6 fa1c 	bl	8100728 <__aeabi_dmul>
 810a2f0:	a363      	add	r3, pc, #396	; (adr r3, 810a480 <atan+0x2f0>)
 810a2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a2f6:	f7f6 f85f 	bl	81003b8 <__aeabi_dsub>
 810a2fa:	4632      	mov	r2, r6
 810a2fc:	463b      	mov	r3, r7
 810a2fe:	f7f6 fa13 	bl	8100728 <__aeabi_dmul>
 810a302:	a361      	add	r3, pc, #388	; (adr r3, 810a488 <atan+0x2f8>)
 810a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a308:	f7f6 f856 	bl	81003b8 <__aeabi_dsub>
 810a30c:	4632      	mov	r2, r6
 810a30e:	463b      	mov	r3, r7
 810a310:	f7f6 fa0a 	bl	8100728 <__aeabi_dmul>
 810a314:	a35e      	add	r3, pc, #376	; (adr r3, 810a490 <atan+0x300>)
 810a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a31a:	f7f6 f84d 	bl	81003b8 <__aeabi_dsub>
 810a31e:	4632      	mov	r2, r6
 810a320:	463b      	mov	r3, r7
 810a322:	f7f6 fa01 	bl	8100728 <__aeabi_dmul>
 810a326:	a35c      	add	r3, pc, #368	; (adr r3, 810a498 <atan+0x308>)
 810a328:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a32c:	f7f6 f844 	bl	81003b8 <__aeabi_dsub>
 810a330:	4632      	mov	r2, r6
 810a332:	463b      	mov	r3, r7
 810a334:	f7f6 f9f8 	bl	8100728 <__aeabi_dmul>
 810a338:	4602      	mov	r2, r0
 810a33a:	460b      	mov	r3, r1
 810a33c:	4640      	mov	r0, r8
 810a33e:	4649      	mov	r1, r9
 810a340:	f7f6 f83c 	bl	81003bc <__adddf3>
 810a344:	4622      	mov	r2, r4
 810a346:	462b      	mov	r3, r5
 810a348:	f7f6 f9ee 	bl	8100728 <__aeabi_dmul>
 810a34c:	f1ba 3fff 	cmp.w	sl, #4294967295
 810a350:	4602      	mov	r2, r0
 810a352:	460b      	mov	r3, r1
 810a354:	d14b      	bne.n	810a3ee <atan+0x25e>
 810a356:	4620      	mov	r0, r4
 810a358:	4629      	mov	r1, r5
 810a35a:	f7f6 f82d 	bl	81003b8 <__aeabi_dsub>
 810a35e:	e72c      	b.n	810a1ba <atan+0x2a>
 810a360:	ee10 0a10 	vmov	r0, s0
 810a364:	4b53      	ldr	r3, [pc, #332]	; (810a4b4 <atan+0x324>)
 810a366:	2200      	movs	r2, #0
 810a368:	4629      	mov	r1, r5
 810a36a:	f7f6 f825 	bl	81003b8 <__aeabi_dsub>
 810a36e:	4b51      	ldr	r3, [pc, #324]	; (810a4b4 <atan+0x324>)
 810a370:	4606      	mov	r6, r0
 810a372:	460f      	mov	r7, r1
 810a374:	2200      	movs	r2, #0
 810a376:	4620      	mov	r0, r4
 810a378:	4629      	mov	r1, r5
 810a37a:	f7f6 f81f 	bl	81003bc <__adddf3>
 810a37e:	4602      	mov	r2, r0
 810a380:	460b      	mov	r3, r1
 810a382:	4630      	mov	r0, r6
 810a384:	4639      	mov	r1, r7
 810a386:	f7f6 faf9 	bl	810097c <__aeabi_ddiv>
 810a38a:	f04f 0a01 	mov.w	sl, #1
 810a38e:	4604      	mov	r4, r0
 810a390:	460d      	mov	r5, r1
 810a392:	e764      	b.n	810a25e <atan+0xce>
 810a394:	4b49      	ldr	r3, [pc, #292]	; (810a4bc <atan+0x32c>)
 810a396:	429e      	cmp	r6, r3
 810a398:	da1d      	bge.n	810a3d6 <atan+0x246>
 810a39a:	ee10 0a10 	vmov	r0, s0
 810a39e:	4b48      	ldr	r3, [pc, #288]	; (810a4c0 <atan+0x330>)
 810a3a0:	2200      	movs	r2, #0
 810a3a2:	4629      	mov	r1, r5
 810a3a4:	f7f6 f808 	bl	81003b8 <__aeabi_dsub>
 810a3a8:	4b45      	ldr	r3, [pc, #276]	; (810a4c0 <atan+0x330>)
 810a3aa:	4606      	mov	r6, r0
 810a3ac:	460f      	mov	r7, r1
 810a3ae:	2200      	movs	r2, #0
 810a3b0:	4620      	mov	r0, r4
 810a3b2:	4629      	mov	r1, r5
 810a3b4:	f7f6 f9b8 	bl	8100728 <__aeabi_dmul>
 810a3b8:	4b3e      	ldr	r3, [pc, #248]	; (810a4b4 <atan+0x324>)
 810a3ba:	2200      	movs	r2, #0
 810a3bc:	f7f5 fffe 	bl	81003bc <__adddf3>
 810a3c0:	4602      	mov	r2, r0
 810a3c2:	460b      	mov	r3, r1
 810a3c4:	4630      	mov	r0, r6
 810a3c6:	4639      	mov	r1, r7
 810a3c8:	f7f6 fad8 	bl	810097c <__aeabi_ddiv>
 810a3cc:	f04f 0a02 	mov.w	sl, #2
 810a3d0:	4604      	mov	r4, r0
 810a3d2:	460d      	mov	r5, r1
 810a3d4:	e743      	b.n	810a25e <atan+0xce>
 810a3d6:	462b      	mov	r3, r5
 810a3d8:	ee10 2a10 	vmov	r2, s0
 810a3dc:	4939      	ldr	r1, [pc, #228]	; (810a4c4 <atan+0x334>)
 810a3de:	2000      	movs	r0, #0
 810a3e0:	f7f6 facc 	bl	810097c <__aeabi_ddiv>
 810a3e4:	f04f 0a03 	mov.w	sl, #3
 810a3e8:	4604      	mov	r4, r0
 810a3ea:	460d      	mov	r5, r1
 810a3ec:	e737      	b.n	810a25e <atan+0xce>
 810a3ee:	4b36      	ldr	r3, [pc, #216]	; (810a4c8 <atan+0x338>)
 810a3f0:	4e36      	ldr	r6, [pc, #216]	; (810a4cc <atan+0x33c>)
 810a3f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 810a3f6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 810a3fa:	e9da 2300 	ldrd	r2, r3, [sl]
 810a3fe:	f7f5 ffdb 	bl	81003b8 <__aeabi_dsub>
 810a402:	4622      	mov	r2, r4
 810a404:	462b      	mov	r3, r5
 810a406:	f7f5 ffd7 	bl	81003b8 <__aeabi_dsub>
 810a40a:	4602      	mov	r2, r0
 810a40c:	460b      	mov	r3, r1
 810a40e:	e9d6 0100 	ldrd	r0, r1, [r6]
 810a412:	f7f5 ffd1 	bl	81003b8 <__aeabi_dsub>
 810a416:	f1bb 0f00 	cmp.w	fp, #0
 810a41a:	4604      	mov	r4, r0
 810a41c:	460d      	mov	r5, r1
 810a41e:	f6bf aed6 	bge.w	810a1ce <atan+0x3e>
 810a422:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810a426:	461d      	mov	r5, r3
 810a428:	e6d1      	b.n	810a1ce <atan+0x3e>
 810a42a:	a51d      	add	r5, pc, #116	; (adr r5, 810a4a0 <atan+0x310>)
 810a42c:	e9d5 4500 	ldrd	r4, r5, [r5]
 810a430:	e6cd      	b.n	810a1ce <atan+0x3e>
 810a432:	bf00      	nop
 810a434:	f3af 8000 	nop.w
 810a438:	54442d18 	.word	0x54442d18
 810a43c:	bff921fb 	.word	0xbff921fb
 810a440:	8800759c 	.word	0x8800759c
 810a444:	7e37e43c 	.word	0x7e37e43c
 810a448:	e322da11 	.word	0xe322da11
 810a44c:	3f90ad3a 	.word	0x3f90ad3a
 810a450:	24760deb 	.word	0x24760deb
 810a454:	3fa97b4b 	.word	0x3fa97b4b
 810a458:	a0d03d51 	.word	0xa0d03d51
 810a45c:	3fb10d66 	.word	0x3fb10d66
 810a460:	c54c206e 	.word	0xc54c206e
 810a464:	3fb745cd 	.word	0x3fb745cd
 810a468:	920083ff 	.word	0x920083ff
 810a46c:	3fc24924 	.word	0x3fc24924
 810a470:	5555550d 	.word	0x5555550d
 810a474:	3fd55555 	.word	0x3fd55555
 810a478:	2c6a6c2f 	.word	0x2c6a6c2f
 810a47c:	bfa2b444 	.word	0xbfa2b444
 810a480:	52defd9a 	.word	0x52defd9a
 810a484:	3fadde2d 	.word	0x3fadde2d
 810a488:	af749a6d 	.word	0xaf749a6d
 810a48c:	3fb3b0f2 	.word	0x3fb3b0f2
 810a490:	fe231671 	.word	0xfe231671
 810a494:	3fbc71c6 	.word	0x3fbc71c6
 810a498:	9998ebc4 	.word	0x9998ebc4
 810a49c:	3fc99999 	.word	0x3fc99999
 810a4a0:	54442d18 	.word	0x54442d18
 810a4a4:	3ff921fb 	.word	0x3ff921fb
 810a4a8:	440fffff 	.word	0x440fffff
 810a4ac:	7ff00000 	.word	0x7ff00000
 810a4b0:	3fdbffff 	.word	0x3fdbffff
 810a4b4:	3ff00000 	.word	0x3ff00000
 810a4b8:	3ff2ffff 	.word	0x3ff2ffff
 810a4bc:	40038000 	.word	0x40038000
 810a4c0:	3ff80000 	.word	0x3ff80000
 810a4c4:	bff00000 	.word	0xbff00000
 810a4c8:	0810f098 	.word	0x0810f098
 810a4cc:	0810f078 	.word	0x0810f078

0810a4d0 <fabs>:
 810a4d0:	ec51 0b10 	vmov	r0, r1, d0
 810a4d4:	ee10 2a10 	vmov	r2, s0
 810a4d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 810a4dc:	ec43 2b10 	vmov	d0, r2, r3
 810a4e0:	4770      	bx	lr
 810a4e2:	0000      	movs	r0, r0
 810a4e4:	0000      	movs	r0, r0
	...

0810a4e8 <nan>:
 810a4e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810a4f0 <nan+0x8>
 810a4ec:	4770      	bx	lr
 810a4ee:	bf00      	nop
 810a4f0:	00000000 	.word	0x00000000
 810a4f4:	7ff80000 	.word	0x7ff80000

0810a4f8 <__assert_func>:
 810a4f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810a4fa:	4614      	mov	r4, r2
 810a4fc:	461a      	mov	r2, r3
 810a4fe:	4b09      	ldr	r3, [pc, #36]	; (810a524 <__assert_func+0x2c>)
 810a500:	681b      	ldr	r3, [r3, #0]
 810a502:	4605      	mov	r5, r0
 810a504:	68d8      	ldr	r0, [r3, #12]
 810a506:	b14c      	cbz	r4, 810a51c <__assert_func+0x24>
 810a508:	4b07      	ldr	r3, [pc, #28]	; (810a528 <__assert_func+0x30>)
 810a50a:	9100      	str	r1, [sp, #0]
 810a50c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810a510:	4906      	ldr	r1, [pc, #24]	; (810a52c <__assert_func+0x34>)
 810a512:	462b      	mov	r3, r5
 810a514:	f000 f814 	bl	810a540 <fiprintf>
 810a518:	f002 f8bc 	bl	810c694 <abort>
 810a51c:	4b04      	ldr	r3, [pc, #16]	; (810a530 <__assert_func+0x38>)
 810a51e:	461c      	mov	r4, r3
 810a520:	e7f3      	b.n	810a50a <__assert_func+0x12>
 810a522:	bf00      	nop
 810a524:	100000bc 	.word	0x100000bc
 810a528:	0810f0b8 	.word	0x0810f0b8
 810a52c:	0810f0c5 	.word	0x0810f0c5
 810a530:	0810f0f3 	.word	0x0810f0f3

0810a534 <__errno>:
 810a534:	4b01      	ldr	r3, [pc, #4]	; (810a53c <__errno+0x8>)
 810a536:	6818      	ldr	r0, [r3, #0]
 810a538:	4770      	bx	lr
 810a53a:	bf00      	nop
 810a53c:	100000bc 	.word	0x100000bc

0810a540 <fiprintf>:
 810a540:	b40e      	push	{r1, r2, r3}
 810a542:	b503      	push	{r0, r1, lr}
 810a544:	4601      	mov	r1, r0
 810a546:	ab03      	add	r3, sp, #12
 810a548:	4805      	ldr	r0, [pc, #20]	; (810a560 <fiprintf+0x20>)
 810a54a:	f853 2b04 	ldr.w	r2, [r3], #4
 810a54e:	6800      	ldr	r0, [r0, #0]
 810a550:	9301      	str	r3, [sp, #4]
 810a552:	f000 f925 	bl	810a7a0 <_vfiprintf_r>
 810a556:	b002      	add	sp, #8
 810a558:	f85d eb04 	ldr.w	lr, [sp], #4
 810a55c:	b003      	add	sp, #12
 810a55e:	4770      	bx	lr
 810a560:	100000bc 	.word	0x100000bc

0810a564 <__libc_init_array>:
 810a564:	b570      	push	{r4, r5, r6, lr}
 810a566:	4d0d      	ldr	r5, [pc, #52]	; (810a59c <__libc_init_array+0x38>)
 810a568:	4c0d      	ldr	r4, [pc, #52]	; (810a5a0 <__libc_init_array+0x3c>)
 810a56a:	1b64      	subs	r4, r4, r5
 810a56c:	10a4      	asrs	r4, r4, #2
 810a56e:	2600      	movs	r6, #0
 810a570:	42a6      	cmp	r6, r4
 810a572:	d109      	bne.n	810a588 <__libc_init_array+0x24>
 810a574:	4d0b      	ldr	r5, [pc, #44]	; (810a5a4 <__libc_init_array+0x40>)
 810a576:	4c0c      	ldr	r4, [pc, #48]	; (810a5a8 <__libc_init_array+0x44>)
 810a578:	f004 fc24 	bl	810edc4 <_init>
 810a57c:	1b64      	subs	r4, r4, r5
 810a57e:	10a4      	asrs	r4, r4, #2
 810a580:	2600      	movs	r6, #0
 810a582:	42a6      	cmp	r6, r4
 810a584:	d105      	bne.n	810a592 <__libc_init_array+0x2e>
 810a586:	bd70      	pop	{r4, r5, r6, pc}
 810a588:	f855 3b04 	ldr.w	r3, [r5], #4
 810a58c:	4798      	blx	r3
 810a58e:	3601      	adds	r6, #1
 810a590:	e7ee      	b.n	810a570 <__libc_init_array+0xc>
 810a592:	f855 3b04 	ldr.w	r3, [r5], #4
 810a596:	4798      	blx	r3
 810a598:	3601      	adds	r6, #1
 810a59a:	e7f2      	b.n	810a582 <__libc_init_array+0x1e>
 810a59c:	0810f56c 	.word	0x0810f56c
 810a5a0:	0810f56c 	.word	0x0810f56c
 810a5a4:	0810f56c 	.word	0x0810f56c
 810a5a8:	0810f574 	.word	0x0810f574

0810a5ac <malloc>:
 810a5ac:	4b02      	ldr	r3, [pc, #8]	; (810a5b8 <malloc+0xc>)
 810a5ae:	4601      	mov	r1, r0
 810a5b0:	6818      	ldr	r0, [r3, #0]
 810a5b2:	f000 b871 	b.w	810a698 <_malloc_r>
 810a5b6:	bf00      	nop
 810a5b8:	100000bc 	.word	0x100000bc

0810a5bc <free>:
 810a5bc:	4b02      	ldr	r3, [pc, #8]	; (810a5c8 <free+0xc>)
 810a5be:	4601      	mov	r1, r0
 810a5c0:	6818      	ldr	r0, [r3, #0]
 810a5c2:	f000 b819 	b.w	810a5f8 <_free_r>
 810a5c6:	bf00      	nop
 810a5c8:	100000bc 	.word	0x100000bc

0810a5cc <memcpy>:
 810a5cc:	440a      	add	r2, r1
 810a5ce:	4291      	cmp	r1, r2
 810a5d0:	f100 33ff 	add.w	r3, r0, #4294967295
 810a5d4:	d100      	bne.n	810a5d8 <memcpy+0xc>
 810a5d6:	4770      	bx	lr
 810a5d8:	b510      	push	{r4, lr}
 810a5da:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a5de:	f803 4f01 	strb.w	r4, [r3, #1]!
 810a5e2:	4291      	cmp	r1, r2
 810a5e4:	d1f9      	bne.n	810a5da <memcpy+0xe>
 810a5e6:	bd10      	pop	{r4, pc}

0810a5e8 <memset>:
 810a5e8:	4402      	add	r2, r0
 810a5ea:	4603      	mov	r3, r0
 810a5ec:	4293      	cmp	r3, r2
 810a5ee:	d100      	bne.n	810a5f2 <memset+0xa>
 810a5f0:	4770      	bx	lr
 810a5f2:	f803 1b01 	strb.w	r1, [r3], #1
 810a5f6:	e7f9      	b.n	810a5ec <memset+0x4>

0810a5f8 <_free_r>:
 810a5f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810a5fa:	2900      	cmp	r1, #0
 810a5fc:	d048      	beq.n	810a690 <_free_r+0x98>
 810a5fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810a602:	9001      	str	r0, [sp, #4]
 810a604:	2b00      	cmp	r3, #0
 810a606:	f1a1 0404 	sub.w	r4, r1, #4
 810a60a:	bfb8      	it	lt
 810a60c:	18e4      	addlt	r4, r4, r3
 810a60e:	f003 fc7d 	bl	810df0c <__malloc_lock>
 810a612:	4a20      	ldr	r2, [pc, #128]	; (810a694 <_free_r+0x9c>)
 810a614:	9801      	ldr	r0, [sp, #4]
 810a616:	6813      	ldr	r3, [r2, #0]
 810a618:	4615      	mov	r5, r2
 810a61a:	b933      	cbnz	r3, 810a62a <_free_r+0x32>
 810a61c:	6063      	str	r3, [r4, #4]
 810a61e:	6014      	str	r4, [r2, #0]
 810a620:	b003      	add	sp, #12
 810a622:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810a626:	f003 bc77 	b.w	810df18 <__malloc_unlock>
 810a62a:	42a3      	cmp	r3, r4
 810a62c:	d90b      	bls.n	810a646 <_free_r+0x4e>
 810a62e:	6821      	ldr	r1, [r4, #0]
 810a630:	1862      	adds	r2, r4, r1
 810a632:	4293      	cmp	r3, r2
 810a634:	bf04      	itt	eq
 810a636:	681a      	ldreq	r2, [r3, #0]
 810a638:	685b      	ldreq	r3, [r3, #4]
 810a63a:	6063      	str	r3, [r4, #4]
 810a63c:	bf04      	itt	eq
 810a63e:	1852      	addeq	r2, r2, r1
 810a640:	6022      	streq	r2, [r4, #0]
 810a642:	602c      	str	r4, [r5, #0]
 810a644:	e7ec      	b.n	810a620 <_free_r+0x28>
 810a646:	461a      	mov	r2, r3
 810a648:	685b      	ldr	r3, [r3, #4]
 810a64a:	b10b      	cbz	r3, 810a650 <_free_r+0x58>
 810a64c:	42a3      	cmp	r3, r4
 810a64e:	d9fa      	bls.n	810a646 <_free_r+0x4e>
 810a650:	6811      	ldr	r1, [r2, #0]
 810a652:	1855      	adds	r5, r2, r1
 810a654:	42a5      	cmp	r5, r4
 810a656:	d10b      	bne.n	810a670 <_free_r+0x78>
 810a658:	6824      	ldr	r4, [r4, #0]
 810a65a:	4421      	add	r1, r4
 810a65c:	1854      	adds	r4, r2, r1
 810a65e:	42a3      	cmp	r3, r4
 810a660:	6011      	str	r1, [r2, #0]
 810a662:	d1dd      	bne.n	810a620 <_free_r+0x28>
 810a664:	681c      	ldr	r4, [r3, #0]
 810a666:	685b      	ldr	r3, [r3, #4]
 810a668:	6053      	str	r3, [r2, #4]
 810a66a:	4421      	add	r1, r4
 810a66c:	6011      	str	r1, [r2, #0]
 810a66e:	e7d7      	b.n	810a620 <_free_r+0x28>
 810a670:	d902      	bls.n	810a678 <_free_r+0x80>
 810a672:	230c      	movs	r3, #12
 810a674:	6003      	str	r3, [r0, #0]
 810a676:	e7d3      	b.n	810a620 <_free_r+0x28>
 810a678:	6825      	ldr	r5, [r4, #0]
 810a67a:	1961      	adds	r1, r4, r5
 810a67c:	428b      	cmp	r3, r1
 810a67e:	bf04      	itt	eq
 810a680:	6819      	ldreq	r1, [r3, #0]
 810a682:	685b      	ldreq	r3, [r3, #4]
 810a684:	6063      	str	r3, [r4, #4]
 810a686:	bf04      	itt	eq
 810a688:	1949      	addeq	r1, r1, r5
 810a68a:	6021      	streq	r1, [r4, #0]
 810a68c:	6054      	str	r4, [r2, #4]
 810a68e:	e7c7      	b.n	810a620 <_free_r+0x28>
 810a690:	b003      	add	sp, #12
 810a692:	bd30      	pop	{r4, r5, pc}
 810a694:	100003c0 	.word	0x100003c0

0810a698 <_malloc_r>:
 810a698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a69a:	1ccd      	adds	r5, r1, #3
 810a69c:	f025 0503 	bic.w	r5, r5, #3
 810a6a0:	3508      	adds	r5, #8
 810a6a2:	2d0c      	cmp	r5, #12
 810a6a4:	bf38      	it	cc
 810a6a6:	250c      	movcc	r5, #12
 810a6a8:	2d00      	cmp	r5, #0
 810a6aa:	4606      	mov	r6, r0
 810a6ac:	db01      	blt.n	810a6b2 <_malloc_r+0x1a>
 810a6ae:	42a9      	cmp	r1, r5
 810a6b0:	d903      	bls.n	810a6ba <_malloc_r+0x22>
 810a6b2:	230c      	movs	r3, #12
 810a6b4:	6033      	str	r3, [r6, #0]
 810a6b6:	2000      	movs	r0, #0
 810a6b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a6ba:	f003 fc27 	bl	810df0c <__malloc_lock>
 810a6be:	4921      	ldr	r1, [pc, #132]	; (810a744 <_malloc_r+0xac>)
 810a6c0:	680a      	ldr	r2, [r1, #0]
 810a6c2:	4614      	mov	r4, r2
 810a6c4:	b99c      	cbnz	r4, 810a6ee <_malloc_r+0x56>
 810a6c6:	4f20      	ldr	r7, [pc, #128]	; (810a748 <_malloc_r+0xb0>)
 810a6c8:	683b      	ldr	r3, [r7, #0]
 810a6ca:	b923      	cbnz	r3, 810a6d6 <_malloc_r+0x3e>
 810a6cc:	4621      	mov	r1, r4
 810a6ce:	4630      	mov	r0, r6
 810a6d0:	f001 f810 	bl	810b6f4 <_sbrk_r>
 810a6d4:	6038      	str	r0, [r7, #0]
 810a6d6:	4629      	mov	r1, r5
 810a6d8:	4630      	mov	r0, r6
 810a6da:	f001 f80b 	bl	810b6f4 <_sbrk_r>
 810a6de:	1c43      	adds	r3, r0, #1
 810a6e0:	d123      	bne.n	810a72a <_malloc_r+0x92>
 810a6e2:	230c      	movs	r3, #12
 810a6e4:	6033      	str	r3, [r6, #0]
 810a6e6:	4630      	mov	r0, r6
 810a6e8:	f003 fc16 	bl	810df18 <__malloc_unlock>
 810a6ec:	e7e3      	b.n	810a6b6 <_malloc_r+0x1e>
 810a6ee:	6823      	ldr	r3, [r4, #0]
 810a6f0:	1b5b      	subs	r3, r3, r5
 810a6f2:	d417      	bmi.n	810a724 <_malloc_r+0x8c>
 810a6f4:	2b0b      	cmp	r3, #11
 810a6f6:	d903      	bls.n	810a700 <_malloc_r+0x68>
 810a6f8:	6023      	str	r3, [r4, #0]
 810a6fa:	441c      	add	r4, r3
 810a6fc:	6025      	str	r5, [r4, #0]
 810a6fe:	e004      	b.n	810a70a <_malloc_r+0x72>
 810a700:	6863      	ldr	r3, [r4, #4]
 810a702:	42a2      	cmp	r2, r4
 810a704:	bf0c      	ite	eq
 810a706:	600b      	streq	r3, [r1, #0]
 810a708:	6053      	strne	r3, [r2, #4]
 810a70a:	4630      	mov	r0, r6
 810a70c:	f003 fc04 	bl	810df18 <__malloc_unlock>
 810a710:	f104 000b 	add.w	r0, r4, #11
 810a714:	1d23      	adds	r3, r4, #4
 810a716:	f020 0007 	bic.w	r0, r0, #7
 810a71a:	1ac2      	subs	r2, r0, r3
 810a71c:	d0cc      	beq.n	810a6b8 <_malloc_r+0x20>
 810a71e:	1a1b      	subs	r3, r3, r0
 810a720:	50a3      	str	r3, [r4, r2]
 810a722:	e7c9      	b.n	810a6b8 <_malloc_r+0x20>
 810a724:	4622      	mov	r2, r4
 810a726:	6864      	ldr	r4, [r4, #4]
 810a728:	e7cc      	b.n	810a6c4 <_malloc_r+0x2c>
 810a72a:	1cc4      	adds	r4, r0, #3
 810a72c:	f024 0403 	bic.w	r4, r4, #3
 810a730:	42a0      	cmp	r0, r4
 810a732:	d0e3      	beq.n	810a6fc <_malloc_r+0x64>
 810a734:	1a21      	subs	r1, r4, r0
 810a736:	4630      	mov	r0, r6
 810a738:	f000 ffdc 	bl	810b6f4 <_sbrk_r>
 810a73c:	3001      	adds	r0, #1
 810a73e:	d1dd      	bne.n	810a6fc <_malloc_r+0x64>
 810a740:	e7cf      	b.n	810a6e2 <_malloc_r+0x4a>
 810a742:	bf00      	nop
 810a744:	100003c0 	.word	0x100003c0
 810a748:	100003c4 	.word	0x100003c4

0810a74c <__sfputc_r>:
 810a74c:	6893      	ldr	r3, [r2, #8]
 810a74e:	3b01      	subs	r3, #1
 810a750:	2b00      	cmp	r3, #0
 810a752:	b410      	push	{r4}
 810a754:	6093      	str	r3, [r2, #8]
 810a756:	da08      	bge.n	810a76a <__sfputc_r+0x1e>
 810a758:	6994      	ldr	r4, [r2, #24]
 810a75a:	42a3      	cmp	r3, r4
 810a75c:	db01      	blt.n	810a762 <__sfputc_r+0x16>
 810a75e:	290a      	cmp	r1, #10
 810a760:	d103      	bne.n	810a76a <__sfputc_r+0x1e>
 810a762:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a766:	f001 bed5 	b.w	810c514 <__swbuf_r>
 810a76a:	6813      	ldr	r3, [r2, #0]
 810a76c:	1c58      	adds	r0, r3, #1
 810a76e:	6010      	str	r0, [r2, #0]
 810a770:	7019      	strb	r1, [r3, #0]
 810a772:	4608      	mov	r0, r1
 810a774:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a778:	4770      	bx	lr

0810a77a <__sfputs_r>:
 810a77a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a77c:	4606      	mov	r6, r0
 810a77e:	460f      	mov	r7, r1
 810a780:	4614      	mov	r4, r2
 810a782:	18d5      	adds	r5, r2, r3
 810a784:	42ac      	cmp	r4, r5
 810a786:	d101      	bne.n	810a78c <__sfputs_r+0x12>
 810a788:	2000      	movs	r0, #0
 810a78a:	e007      	b.n	810a79c <__sfputs_r+0x22>
 810a78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a790:	463a      	mov	r2, r7
 810a792:	4630      	mov	r0, r6
 810a794:	f7ff ffda 	bl	810a74c <__sfputc_r>
 810a798:	1c43      	adds	r3, r0, #1
 810a79a:	d1f3      	bne.n	810a784 <__sfputs_r+0xa>
 810a79c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810a7a0 <_vfiprintf_r>:
 810a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a7a4:	460d      	mov	r5, r1
 810a7a6:	b09d      	sub	sp, #116	; 0x74
 810a7a8:	4614      	mov	r4, r2
 810a7aa:	4698      	mov	r8, r3
 810a7ac:	4606      	mov	r6, r0
 810a7ae:	b118      	cbz	r0, 810a7b8 <_vfiprintf_r+0x18>
 810a7b0:	6983      	ldr	r3, [r0, #24]
 810a7b2:	b90b      	cbnz	r3, 810a7b8 <_vfiprintf_r+0x18>
 810a7b4:	f002 ff06 	bl	810d5c4 <__sinit>
 810a7b8:	4b89      	ldr	r3, [pc, #548]	; (810a9e0 <_vfiprintf_r+0x240>)
 810a7ba:	429d      	cmp	r5, r3
 810a7bc:	d11b      	bne.n	810a7f6 <_vfiprintf_r+0x56>
 810a7be:	6875      	ldr	r5, [r6, #4]
 810a7c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a7c2:	07d9      	lsls	r1, r3, #31
 810a7c4:	d405      	bmi.n	810a7d2 <_vfiprintf_r+0x32>
 810a7c6:	89ab      	ldrh	r3, [r5, #12]
 810a7c8:	059a      	lsls	r2, r3, #22
 810a7ca:	d402      	bmi.n	810a7d2 <_vfiprintf_r+0x32>
 810a7cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a7ce:	f003 fb0a 	bl	810dde6 <__retarget_lock_acquire_recursive>
 810a7d2:	89ab      	ldrh	r3, [r5, #12]
 810a7d4:	071b      	lsls	r3, r3, #28
 810a7d6:	d501      	bpl.n	810a7dc <_vfiprintf_r+0x3c>
 810a7d8:	692b      	ldr	r3, [r5, #16]
 810a7da:	b9eb      	cbnz	r3, 810a818 <_vfiprintf_r+0x78>
 810a7dc:	4629      	mov	r1, r5
 810a7de:	4630      	mov	r0, r6
 810a7e0:	f001 feea 	bl	810c5b8 <__swsetup_r>
 810a7e4:	b1c0      	cbz	r0, 810a818 <_vfiprintf_r+0x78>
 810a7e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a7e8:	07dc      	lsls	r4, r3, #31
 810a7ea:	d50e      	bpl.n	810a80a <_vfiprintf_r+0x6a>
 810a7ec:	f04f 30ff 	mov.w	r0, #4294967295
 810a7f0:	b01d      	add	sp, #116	; 0x74
 810a7f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a7f6:	4b7b      	ldr	r3, [pc, #492]	; (810a9e4 <_vfiprintf_r+0x244>)
 810a7f8:	429d      	cmp	r5, r3
 810a7fa:	d101      	bne.n	810a800 <_vfiprintf_r+0x60>
 810a7fc:	68b5      	ldr	r5, [r6, #8]
 810a7fe:	e7df      	b.n	810a7c0 <_vfiprintf_r+0x20>
 810a800:	4b79      	ldr	r3, [pc, #484]	; (810a9e8 <_vfiprintf_r+0x248>)
 810a802:	429d      	cmp	r5, r3
 810a804:	bf08      	it	eq
 810a806:	68f5      	ldreq	r5, [r6, #12]
 810a808:	e7da      	b.n	810a7c0 <_vfiprintf_r+0x20>
 810a80a:	89ab      	ldrh	r3, [r5, #12]
 810a80c:	0598      	lsls	r0, r3, #22
 810a80e:	d4ed      	bmi.n	810a7ec <_vfiprintf_r+0x4c>
 810a810:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a812:	f003 fae9 	bl	810dde8 <__retarget_lock_release_recursive>
 810a816:	e7e9      	b.n	810a7ec <_vfiprintf_r+0x4c>
 810a818:	2300      	movs	r3, #0
 810a81a:	9309      	str	r3, [sp, #36]	; 0x24
 810a81c:	2320      	movs	r3, #32
 810a81e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810a822:	f8cd 800c 	str.w	r8, [sp, #12]
 810a826:	2330      	movs	r3, #48	; 0x30
 810a828:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810a9ec <_vfiprintf_r+0x24c>
 810a82c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810a830:	f04f 0901 	mov.w	r9, #1
 810a834:	4623      	mov	r3, r4
 810a836:	469a      	mov	sl, r3
 810a838:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a83c:	b10a      	cbz	r2, 810a842 <_vfiprintf_r+0xa2>
 810a83e:	2a25      	cmp	r2, #37	; 0x25
 810a840:	d1f9      	bne.n	810a836 <_vfiprintf_r+0x96>
 810a842:	ebba 0b04 	subs.w	fp, sl, r4
 810a846:	d00b      	beq.n	810a860 <_vfiprintf_r+0xc0>
 810a848:	465b      	mov	r3, fp
 810a84a:	4622      	mov	r2, r4
 810a84c:	4629      	mov	r1, r5
 810a84e:	4630      	mov	r0, r6
 810a850:	f7ff ff93 	bl	810a77a <__sfputs_r>
 810a854:	3001      	adds	r0, #1
 810a856:	f000 80aa 	beq.w	810a9ae <_vfiprintf_r+0x20e>
 810a85a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a85c:	445a      	add	r2, fp
 810a85e:	9209      	str	r2, [sp, #36]	; 0x24
 810a860:	f89a 3000 	ldrb.w	r3, [sl]
 810a864:	2b00      	cmp	r3, #0
 810a866:	f000 80a2 	beq.w	810a9ae <_vfiprintf_r+0x20e>
 810a86a:	2300      	movs	r3, #0
 810a86c:	f04f 32ff 	mov.w	r2, #4294967295
 810a870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810a874:	f10a 0a01 	add.w	sl, sl, #1
 810a878:	9304      	str	r3, [sp, #16]
 810a87a:	9307      	str	r3, [sp, #28]
 810a87c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810a880:	931a      	str	r3, [sp, #104]	; 0x68
 810a882:	4654      	mov	r4, sl
 810a884:	2205      	movs	r2, #5
 810a886:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a88a:	4858      	ldr	r0, [pc, #352]	; (810a9ec <_vfiprintf_r+0x24c>)
 810a88c:	f7f5 fd40 	bl	8100310 <memchr>
 810a890:	9a04      	ldr	r2, [sp, #16]
 810a892:	b9d8      	cbnz	r0, 810a8cc <_vfiprintf_r+0x12c>
 810a894:	06d1      	lsls	r1, r2, #27
 810a896:	bf44      	itt	mi
 810a898:	2320      	movmi	r3, #32
 810a89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a89e:	0713      	lsls	r3, r2, #28
 810a8a0:	bf44      	itt	mi
 810a8a2:	232b      	movmi	r3, #43	; 0x2b
 810a8a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a8a8:	f89a 3000 	ldrb.w	r3, [sl]
 810a8ac:	2b2a      	cmp	r3, #42	; 0x2a
 810a8ae:	d015      	beq.n	810a8dc <_vfiprintf_r+0x13c>
 810a8b0:	9a07      	ldr	r2, [sp, #28]
 810a8b2:	4654      	mov	r4, sl
 810a8b4:	2000      	movs	r0, #0
 810a8b6:	f04f 0c0a 	mov.w	ip, #10
 810a8ba:	4621      	mov	r1, r4
 810a8bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 810a8c0:	3b30      	subs	r3, #48	; 0x30
 810a8c2:	2b09      	cmp	r3, #9
 810a8c4:	d94e      	bls.n	810a964 <_vfiprintf_r+0x1c4>
 810a8c6:	b1b0      	cbz	r0, 810a8f6 <_vfiprintf_r+0x156>
 810a8c8:	9207      	str	r2, [sp, #28]
 810a8ca:	e014      	b.n	810a8f6 <_vfiprintf_r+0x156>
 810a8cc:	eba0 0308 	sub.w	r3, r0, r8
 810a8d0:	fa09 f303 	lsl.w	r3, r9, r3
 810a8d4:	4313      	orrs	r3, r2
 810a8d6:	9304      	str	r3, [sp, #16]
 810a8d8:	46a2      	mov	sl, r4
 810a8da:	e7d2      	b.n	810a882 <_vfiprintf_r+0xe2>
 810a8dc:	9b03      	ldr	r3, [sp, #12]
 810a8de:	1d19      	adds	r1, r3, #4
 810a8e0:	681b      	ldr	r3, [r3, #0]
 810a8e2:	9103      	str	r1, [sp, #12]
 810a8e4:	2b00      	cmp	r3, #0
 810a8e6:	bfbb      	ittet	lt
 810a8e8:	425b      	neglt	r3, r3
 810a8ea:	f042 0202 	orrlt.w	r2, r2, #2
 810a8ee:	9307      	strge	r3, [sp, #28]
 810a8f0:	9307      	strlt	r3, [sp, #28]
 810a8f2:	bfb8      	it	lt
 810a8f4:	9204      	strlt	r2, [sp, #16]
 810a8f6:	7823      	ldrb	r3, [r4, #0]
 810a8f8:	2b2e      	cmp	r3, #46	; 0x2e
 810a8fa:	d10c      	bne.n	810a916 <_vfiprintf_r+0x176>
 810a8fc:	7863      	ldrb	r3, [r4, #1]
 810a8fe:	2b2a      	cmp	r3, #42	; 0x2a
 810a900:	d135      	bne.n	810a96e <_vfiprintf_r+0x1ce>
 810a902:	9b03      	ldr	r3, [sp, #12]
 810a904:	1d1a      	adds	r2, r3, #4
 810a906:	681b      	ldr	r3, [r3, #0]
 810a908:	9203      	str	r2, [sp, #12]
 810a90a:	2b00      	cmp	r3, #0
 810a90c:	bfb8      	it	lt
 810a90e:	f04f 33ff 	movlt.w	r3, #4294967295
 810a912:	3402      	adds	r4, #2
 810a914:	9305      	str	r3, [sp, #20]
 810a916:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810a9fc <_vfiprintf_r+0x25c>
 810a91a:	7821      	ldrb	r1, [r4, #0]
 810a91c:	2203      	movs	r2, #3
 810a91e:	4650      	mov	r0, sl
 810a920:	f7f5 fcf6 	bl	8100310 <memchr>
 810a924:	b140      	cbz	r0, 810a938 <_vfiprintf_r+0x198>
 810a926:	2340      	movs	r3, #64	; 0x40
 810a928:	eba0 000a 	sub.w	r0, r0, sl
 810a92c:	fa03 f000 	lsl.w	r0, r3, r0
 810a930:	9b04      	ldr	r3, [sp, #16]
 810a932:	4303      	orrs	r3, r0
 810a934:	3401      	adds	r4, #1
 810a936:	9304      	str	r3, [sp, #16]
 810a938:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a93c:	482c      	ldr	r0, [pc, #176]	; (810a9f0 <_vfiprintf_r+0x250>)
 810a93e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810a942:	2206      	movs	r2, #6
 810a944:	f7f5 fce4 	bl	8100310 <memchr>
 810a948:	2800      	cmp	r0, #0
 810a94a:	d03f      	beq.n	810a9cc <_vfiprintf_r+0x22c>
 810a94c:	4b29      	ldr	r3, [pc, #164]	; (810a9f4 <_vfiprintf_r+0x254>)
 810a94e:	bb1b      	cbnz	r3, 810a998 <_vfiprintf_r+0x1f8>
 810a950:	9b03      	ldr	r3, [sp, #12]
 810a952:	3307      	adds	r3, #7
 810a954:	f023 0307 	bic.w	r3, r3, #7
 810a958:	3308      	adds	r3, #8
 810a95a:	9303      	str	r3, [sp, #12]
 810a95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a95e:	443b      	add	r3, r7
 810a960:	9309      	str	r3, [sp, #36]	; 0x24
 810a962:	e767      	b.n	810a834 <_vfiprintf_r+0x94>
 810a964:	fb0c 3202 	mla	r2, ip, r2, r3
 810a968:	460c      	mov	r4, r1
 810a96a:	2001      	movs	r0, #1
 810a96c:	e7a5      	b.n	810a8ba <_vfiprintf_r+0x11a>
 810a96e:	2300      	movs	r3, #0
 810a970:	3401      	adds	r4, #1
 810a972:	9305      	str	r3, [sp, #20]
 810a974:	4619      	mov	r1, r3
 810a976:	f04f 0c0a 	mov.w	ip, #10
 810a97a:	4620      	mov	r0, r4
 810a97c:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a980:	3a30      	subs	r2, #48	; 0x30
 810a982:	2a09      	cmp	r2, #9
 810a984:	d903      	bls.n	810a98e <_vfiprintf_r+0x1ee>
 810a986:	2b00      	cmp	r3, #0
 810a988:	d0c5      	beq.n	810a916 <_vfiprintf_r+0x176>
 810a98a:	9105      	str	r1, [sp, #20]
 810a98c:	e7c3      	b.n	810a916 <_vfiprintf_r+0x176>
 810a98e:	fb0c 2101 	mla	r1, ip, r1, r2
 810a992:	4604      	mov	r4, r0
 810a994:	2301      	movs	r3, #1
 810a996:	e7f0      	b.n	810a97a <_vfiprintf_r+0x1da>
 810a998:	ab03      	add	r3, sp, #12
 810a99a:	9300      	str	r3, [sp, #0]
 810a99c:	462a      	mov	r2, r5
 810a99e:	4b16      	ldr	r3, [pc, #88]	; (810a9f8 <_vfiprintf_r+0x258>)
 810a9a0:	a904      	add	r1, sp, #16
 810a9a2:	4630      	mov	r0, r6
 810a9a4:	f000 f8cc 	bl	810ab40 <_printf_float>
 810a9a8:	4607      	mov	r7, r0
 810a9aa:	1c78      	adds	r0, r7, #1
 810a9ac:	d1d6      	bne.n	810a95c <_vfiprintf_r+0x1bc>
 810a9ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a9b0:	07d9      	lsls	r1, r3, #31
 810a9b2:	d405      	bmi.n	810a9c0 <_vfiprintf_r+0x220>
 810a9b4:	89ab      	ldrh	r3, [r5, #12]
 810a9b6:	059a      	lsls	r2, r3, #22
 810a9b8:	d402      	bmi.n	810a9c0 <_vfiprintf_r+0x220>
 810a9ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a9bc:	f003 fa14 	bl	810dde8 <__retarget_lock_release_recursive>
 810a9c0:	89ab      	ldrh	r3, [r5, #12]
 810a9c2:	065b      	lsls	r3, r3, #25
 810a9c4:	f53f af12 	bmi.w	810a7ec <_vfiprintf_r+0x4c>
 810a9c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a9ca:	e711      	b.n	810a7f0 <_vfiprintf_r+0x50>
 810a9cc:	ab03      	add	r3, sp, #12
 810a9ce:	9300      	str	r3, [sp, #0]
 810a9d0:	462a      	mov	r2, r5
 810a9d2:	4b09      	ldr	r3, [pc, #36]	; (810a9f8 <_vfiprintf_r+0x258>)
 810a9d4:	a904      	add	r1, sp, #16
 810a9d6:	4630      	mov	r0, r6
 810a9d8:	f000 fb56 	bl	810b088 <_printf_i>
 810a9dc:	e7e4      	b.n	810a9a8 <_vfiprintf_r+0x208>
 810a9de:	bf00      	nop
 810a9e0:	0810f350 	.word	0x0810f350
 810a9e4:	0810f370 	.word	0x0810f370
 810a9e8:	0810f330 	.word	0x0810f330
 810a9ec:	0810f0f8 	.word	0x0810f0f8
 810a9f0:	0810f102 	.word	0x0810f102
 810a9f4:	0810ab41 	.word	0x0810ab41
 810a9f8:	0810a77b 	.word	0x0810a77b
 810a9fc:	0810f0fe 	.word	0x0810f0fe

0810aa00 <__cvt>:
 810aa00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810aa04:	ec55 4b10 	vmov	r4, r5, d0
 810aa08:	2d00      	cmp	r5, #0
 810aa0a:	460e      	mov	r6, r1
 810aa0c:	4619      	mov	r1, r3
 810aa0e:	462b      	mov	r3, r5
 810aa10:	bfbb      	ittet	lt
 810aa12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 810aa16:	461d      	movlt	r5, r3
 810aa18:	2300      	movge	r3, #0
 810aa1a:	232d      	movlt	r3, #45	; 0x2d
 810aa1c:	700b      	strb	r3, [r1, #0]
 810aa1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810aa20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 810aa24:	4691      	mov	r9, r2
 810aa26:	f023 0820 	bic.w	r8, r3, #32
 810aa2a:	bfbc      	itt	lt
 810aa2c:	4622      	movlt	r2, r4
 810aa2e:	4614      	movlt	r4, r2
 810aa30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 810aa34:	d005      	beq.n	810aa42 <__cvt+0x42>
 810aa36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 810aa3a:	d100      	bne.n	810aa3e <__cvt+0x3e>
 810aa3c:	3601      	adds	r6, #1
 810aa3e:	2102      	movs	r1, #2
 810aa40:	e000      	b.n	810aa44 <__cvt+0x44>
 810aa42:	2103      	movs	r1, #3
 810aa44:	ab03      	add	r3, sp, #12
 810aa46:	9301      	str	r3, [sp, #4]
 810aa48:	ab02      	add	r3, sp, #8
 810aa4a:	9300      	str	r3, [sp, #0]
 810aa4c:	ec45 4b10 	vmov	d0, r4, r5
 810aa50:	4653      	mov	r3, sl
 810aa52:	4632      	mov	r2, r6
 810aa54:	f001 feb0 	bl	810c7b8 <_dtoa_r>
 810aa58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 810aa5c:	4607      	mov	r7, r0
 810aa5e:	d102      	bne.n	810aa66 <__cvt+0x66>
 810aa60:	f019 0f01 	tst.w	r9, #1
 810aa64:	d022      	beq.n	810aaac <__cvt+0xac>
 810aa66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 810aa6a:	eb07 0906 	add.w	r9, r7, r6
 810aa6e:	d110      	bne.n	810aa92 <__cvt+0x92>
 810aa70:	783b      	ldrb	r3, [r7, #0]
 810aa72:	2b30      	cmp	r3, #48	; 0x30
 810aa74:	d10a      	bne.n	810aa8c <__cvt+0x8c>
 810aa76:	2200      	movs	r2, #0
 810aa78:	2300      	movs	r3, #0
 810aa7a:	4620      	mov	r0, r4
 810aa7c:	4629      	mov	r1, r5
 810aa7e:	f7f6 f8bb 	bl	8100bf8 <__aeabi_dcmpeq>
 810aa82:	b918      	cbnz	r0, 810aa8c <__cvt+0x8c>
 810aa84:	f1c6 0601 	rsb	r6, r6, #1
 810aa88:	f8ca 6000 	str.w	r6, [sl]
 810aa8c:	f8da 3000 	ldr.w	r3, [sl]
 810aa90:	4499      	add	r9, r3
 810aa92:	2200      	movs	r2, #0
 810aa94:	2300      	movs	r3, #0
 810aa96:	4620      	mov	r0, r4
 810aa98:	4629      	mov	r1, r5
 810aa9a:	f7f6 f8ad 	bl	8100bf8 <__aeabi_dcmpeq>
 810aa9e:	b108      	cbz	r0, 810aaa4 <__cvt+0xa4>
 810aaa0:	f8cd 900c 	str.w	r9, [sp, #12]
 810aaa4:	2230      	movs	r2, #48	; 0x30
 810aaa6:	9b03      	ldr	r3, [sp, #12]
 810aaa8:	454b      	cmp	r3, r9
 810aaaa:	d307      	bcc.n	810aabc <__cvt+0xbc>
 810aaac:	9b03      	ldr	r3, [sp, #12]
 810aaae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810aab0:	1bdb      	subs	r3, r3, r7
 810aab2:	4638      	mov	r0, r7
 810aab4:	6013      	str	r3, [r2, #0]
 810aab6:	b004      	add	sp, #16
 810aab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810aabc:	1c59      	adds	r1, r3, #1
 810aabe:	9103      	str	r1, [sp, #12]
 810aac0:	701a      	strb	r2, [r3, #0]
 810aac2:	e7f0      	b.n	810aaa6 <__cvt+0xa6>

0810aac4 <__exponent>:
 810aac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810aac6:	4603      	mov	r3, r0
 810aac8:	2900      	cmp	r1, #0
 810aaca:	bfb8      	it	lt
 810aacc:	4249      	neglt	r1, r1
 810aace:	f803 2b02 	strb.w	r2, [r3], #2
 810aad2:	bfb4      	ite	lt
 810aad4:	222d      	movlt	r2, #45	; 0x2d
 810aad6:	222b      	movge	r2, #43	; 0x2b
 810aad8:	2909      	cmp	r1, #9
 810aada:	7042      	strb	r2, [r0, #1]
 810aadc:	dd2a      	ble.n	810ab34 <__exponent+0x70>
 810aade:	f10d 0407 	add.w	r4, sp, #7
 810aae2:	46a4      	mov	ip, r4
 810aae4:	270a      	movs	r7, #10
 810aae6:	46a6      	mov	lr, r4
 810aae8:	460a      	mov	r2, r1
 810aaea:	fb91 f6f7 	sdiv	r6, r1, r7
 810aaee:	fb07 1516 	mls	r5, r7, r6, r1
 810aaf2:	3530      	adds	r5, #48	; 0x30
 810aaf4:	2a63      	cmp	r2, #99	; 0x63
 810aaf6:	f104 34ff 	add.w	r4, r4, #4294967295
 810aafa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 810aafe:	4631      	mov	r1, r6
 810ab00:	dcf1      	bgt.n	810aae6 <__exponent+0x22>
 810ab02:	3130      	adds	r1, #48	; 0x30
 810ab04:	f1ae 0502 	sub.w	r5, lr, #2
 810ab08:	f804 1c01 	strb.w	r1, [r4, #-1]
 810ab0c:	1c44      	adds	r4, r0, #1
 810ab0e:	4629      	mov	r1, r5
 810ab10:	4561      	cmp	r1, ip
 810ab12:	d30a      	bcc.n	810ab2a <__exponent+0x66>
 810ab14:	f10d 0209 	add.w	r2, sp, #9
 810ab18:	eba2 020e 	sub.w	r2, r2, lr
 810ab1c:	4565      	cmp	r5, ip
 810ab1e:	bf88      	it	hi
 810ab20:	2200      	movhi	r2, #0
 810ab22:	4413      	add	r3, r2
 810ab24:	1a18      	subs	r0, r3, r0
 810ab26:	b003      	add	sp, #12
 810ab28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810ab2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 810ab2e:	f804 2f01 	strb.w	r2, [r4, #1]!
 810ab32:	e7ed      	b.n	810ab10 <__exponent+0x4c>
 810ab34:	2330      	movs	r3, #48	; 0x30
 810ab36:	3130      	adds	r1, #48	; 0x30
 810ab38:	7083      	strb	r3, [r0, #2]
 810ab3a:	70c1      	strb	r1, [r0, #3]
 810ab3c:	1d03      	adds	r3, r0, #4
 810ab3e:	e7f1      	b.n	810ab24 <__exponent+0x60>

0810ab40 <_printf_float>:
 810ab40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ab44:	ed2d 8b02 	vpush	{d8}
 810ab48:	b08d      	sub	sp, #52	; 0x34
 810ab4a:	460c      	mov	r4, r1
 810ab4c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810ab50:	4616      	mov	r6, r2
 810ab52:	461f      	mov	r7, r3
 810ab54:	4605      	mov	r5, r0
 810ab56:	f003 f941 	bl	810dddc <_localeconv_r>
 810ab5a:	f8d0 a000 	ldr.w	sl, [r0]
 810ab5e:	4650      	mov	r0, sl
 810ab60:	f7f5 fbc8 	bl	81002f4 <strlen>
 810ab64:	2300      	movs	r3, #0
 810ab66:	930a      	str	r3, [sp, #40]	; 0x28
 810ab68:	6823      	ldr	r3, [r4, #0]
 810ab6a:	9305      	str	r3, [sp, #20]
 810ab6c:	f8d8 3000 	ldr.w	r3, [r8]
 810ab70:	f894 b018 	ldrb.w	fp, [r4, #24]
 810ab74:	3307      	adds	r3, #7
 810ab76:	f023 0307 	bic.w	r3, r3, #7
 810ab7a:	f103 0208 	add.w	r2, r3, #8
 810ab7e:	f8c8 2000 	str.w	r2, [r8]
 810ab82:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab86:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 810ab8a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 810ab8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810ab92:	9307      	str	r3, [sp, #28]
 810ab94:	f8cd 8018 	str.w	r8, [sp, #24]
 810ab98:	ee08 0a10 	vmov	s16, r0
 810ab9c:	4b9f      	ldr	r3, [pc, #636]	; (810ae1c <_printf_float+0x2dc>)
 810ab9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810aba2:	f04f 32ff 	mov.w	r2, #4294967295
 810aba6:	f7f6 f859 	bl	8100c5c <__aeabi_dcmpun>
 810abaa:	bb88      	cbnz	r0, 810ac10 <_printf_float+0xd0>
 810abac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810abb0:	4b9a      	ldr	r3, [pc, #616]	; (810ae1c <_printf_float+0x2dc>)
 810abb2:	f04f 32ff 	mov.w	r2, #4294967295
 810abb6:	f7f6 f833 	bl	8100c20 <__aeabi_dcmple>
 810abba:	bb48      	cbnz	r0, 810ac10 <_printf_float+0xd0>
 810abbc:	2200      	movs	r2, #0
 810abbe:	2300      	movs	r3, #0
 810abc0:	4640      	mov	r0, r8
 810abc2:	4649      	mov	r1, r9
 810abc4:	f7f6 f822 	bl	8100c0c <__aeabi_dcmplt>
 810abc8:	b110      	cbz	r0, 810abd0 <_printf_float+0x90>
 810abca:	232d      	movs	r3, #45	; 0x2d
 810abcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810abd0:	4b93      	ldr	r3, [pc, #588]	; (810ae20 <_printf_float+0x2e0>)
 810abd2:	4894      	ldr	r0, [pc, #592]	; (810ae24 <_printf_float+0x2e4>)
 810abd4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 810abd8:	bf94      	ite	ls
 810abda:	4698      	movls	r8, r3
 810abdc:	4680      	movhi	r8, r0
 810abde:	2303      	movs	r3, #3
 810abe0:	6123      	str	r3, [r4, #16]
 810abe2:	9b05      	ldr	r3, [sp, #20]
 810abe4:	f023 0204 	bic.w	r2, r3, #4
 810abe8:	6022      	str	r2, [r4, #0]
 810abea:	f04f 0900 	mov.w	r9, #0
 810abee:	9700      	str	r7, [sp, #0]
 810abf0:	4633      	mov	r3, r6
 810abf2:	aa0b      	add	r2, sp, #44	; 0x2c
 810abf4:	4621      	mov	r1, r4
 810abf6:	4628      	mov	r0, r5
 810abf8:	f000 f9d8 	bl	810afac <_printf_common>
 810abfc:	3001      	adds	r0, #1
 810abfe:	f040 8090 	bne.w	810ad22 <_printf_float+0x1e2>
 810ac02:	f04f 30ff 	mov.w	r0, #4294967295
 810ac06:	b00d      	add	sp, #52	; 0x34
 810ac08:	ecbd 8b02 	vpop	{d8}
 810ac0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ac10:	4642      	mov	r2, r8
 810ac12:	464b      	mov	r3, r9
 810ac14:	4640      	mov	r0, r8
 810ac16:	4649      	mov	r1, r9
 810ac18:	f7f6 f820 	bl	8100c5c <__aeabi_dcmpun>
 810ac1c:	b140      	cbz	r0, 810ac30 <_printf_float+0xf0>
 810ac1e:	464b      	mov	r3, r9
 810ac20:	2b00      	cmp	r3, #0
 810ac22:	bfbc      	itt	lt
 810ac24:	232d      	movlt	r3, #45	; 0x2d
 810ac26:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 810ac2a:	487f      	ldr	r0, [pc, #508]	; (810ae28 <_printf_float+0x2e8>)
 810ac2c:	4b7f      	ldr	r3, [pc, #508]	; (810ae2c <_printf_float+0x2ec>)
 810ac2e:	e7d1      	b.n	810abd4 <_printf_float+0x94>
 810ac30:	6863      	ldr	r3, [r4, #4]
 810ac32:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 810ac36:	9206      	str	r2, [sp, #24]
 810ac38:	1c5a      	adds	r2, r3, #1
 810ac3a:	d13f      	bne.n	810acbc <_printf_float+0x17c>
 810ac3c:	2306      	movs	r3, #6
 810ac3e:	6063      	str	r3, [r4, #4]
 810ac40:	9b05      	ldr	r3, [sp, #20]
 810ac42:	6861      	ldr	r1, [r4, #4]
 810ac44:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 810ac48:	2300      	movs	r3, #0
 810ac4a:	9303      	str	r3, [sp, #12]
 810ac4c:	ab0a      	add	r3, sp, #40	; 0x28
 810ac4e:	e9cd b301 	strd	fp, r3, [sp, #4]
 810ac52:	ab09      	add	r3, sp, #36	; 0x24
 810ac54:	ec49 8b10 	vmov	d0, r8, r9
 810ac58:	9300      	str	r3, [sp, #0]
 810ac5a:	6022      	str	r2, [r4, #0]
 810ac5c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 810ac60:	4628      	mov	r0, r5
 810ac62:	f7ff fecd 	bl	810aa00 <__cvt>
 810ac66:	9b06      	ldr	r3, [sp, #24]
 810ac68:	9909      	ldr	r1, [sp, #36]	; 0x24
 810ac6a:	2b47      	cmp	r3, #71	; 0x47
 810ac6c:	4680      	mov	r8, r0
 810ac6e:	d108      	bne.n	810ac82 <_printf_float+0x142>
 810ac70:	1cc8      	adds	r0, r1, #3
 810ac72:	db02      	blt.n	810ac7a <_printf_float+0x13a>
 810ac74:	6863      	ldr	r3, [r4, #4]
 810ac76:	4299      	cmp	r1, r3
 810ac78:	dd41      	ble.n	810acfe <_printf_float+0x1be>
 810ac7a:	f1ab 0b02 	sub.w	fp, fp, #2
 810ac7e:	fa5f fb8b 	uxtb.w	fp, fp
 810ac82:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810ac86:	d820      	bhi.n	810acca <_printf_float+0x18a>
 810ac88:	3901      	subs	r1, #1
 810ac8a:	465a      	mov	r2, fp
 810ac8c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 810ac90:	9109      	str	r1, [sp, #36]	; 0x24
 810ac92:	f7ff ff17 	bl	810aac4 <__exponent>
 810ac96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810ac98:	1813      	adds	r3, r2, r0
 810ac9a:	2a01      	cmp	r2, #1
 810ac9c:	4681      	mov	r9, r0
 810ac9e:	6123      	str	r3, [r4, #16]
 810aca0:	dc02      	bgt.n	810aca8 <_printf_float+0x168>
 810aca2:	6822      	ldr	r2, [r4, #0]
 810aca4:	07d2      	lsls	r2, r2, #31
 810aca6:	d501      	bpl.n	810acac <_printf_float+0x16c>
 810aca8:	3301      	adds	r3, #1
 810acaa:	6123      	str	r3, [r4, #16]
 810acac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 810acb0:	2b00      	cmp	r3, #0
 810acb2:	d09c      	beq.n	810abee <_printf_float+0xae>
 810acb4:	232d      	movs	r3, #45	; 0x2d
 810acb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810acba:	e798      	b.n	810abee <_printf_float+0xae>
 810acbc:	9a06      	ldr	r2, [sp, #24]
 810acbe:	2a47      	cmp	r2, #71	; 0x47
 810acc0:	d1be      	bne.n	810ac40 <_printf_float+0x100>
 810acc2:	2b00      	cmp	r3, #0
 810acc4:	d1bc      	bne.n	810ac40 <_printf_float+0x100>
 810acc6:	2301      	movs	r3, #1
 810acc8:	e7b9      	b.n	810ac3e <_printf_float+0xfe>
 810acca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 810acce:	d118      	bne.n	810ad02 <_printf_float+0x1c2>
 810acd0:	2900      	cmp	r1, #0
 810acd2:	6863      	ldr	r3, [r4, #4]
 810acd4:	dd0b      	ble.n	810acee <_printf_float+0x1ae>
 810acd6:	6121      	str	r1, [r4, #16]
 810acd8:	b913      	cbnz	r3, 810ace0 <_printf_float+0x1a0>
 810acda:	6822      	ldr	r2, [r4, #0]
 810acdc:	07d0      	lsls	r0, r2, #31
 810acde:	d502      	bpl.n	810ace6 <_printf_float+0x1a6>
 810ace0:	3301      	adds	r3, #1
 810ace2:	440b      	add	r3, r1
 810ace4:	6123      	str	r3, [r4, #16]
 810ace6:	65a1      	str	r1, [r4, #88]	; 0x58
 810ace8:	f04f 0900 	mov.w	r9, #0
 810acec:	e7de      	b.n	810acac <_printf_float+0x16c>
 810acee:	b913      	cbnz	r3, 810acf6 <_printf_float+0x1b6>
 810acf0:	6822      	ldr	r2, [r4, #0]
 810acf2:	07d2      	lsls	r2, r2, #31
 810acf4:	d501      	bpl.n	810acfa <_printf_float+0x1ba>
 810acf6:	3302      	adds	r3, #2
 810acf8:	e7f4      	b.n	810ace4 <_printf_float+0x1a4>
 810acfa:	2301      	movs	r3, #1
 810acfc:	e7f2      	b.n	810ace4 <_printf_float+0x1a4>
 810acfe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 810ad02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ad04:	4299      	cmp	r1, r3
 810ad06:	db05      	blt.n	810ad14 <_printf_float+0x1d4>
 810ad08:	6823      	ldr	r3, [r4, #0]
 810ad0a:	6121      	str	r1, [r4, #16]
 810ad0c:	07d8      	lsls	r0, r3, #31
 810ad0e:	d5ea      	bpl.n	810ace6 <_printf_float+0x1a6>
 810ad10:	1c4b      	adds	r3, r1, #1
 810ad12:	e7e7      	b.n	810ace4 <_printf_float+0x1a4>
 810ad14:	2900      	cmp	r1, #0
 810ad16:	bfd4      	ite	le
 810ad18:	f1c1 0202 	rsble	r2, r1, #2
 810ad1c:	2201      	movgt	r2, #1
 810ad1e:	4413      	add	r3, r2
 810ad20:	e7e0      	b.n	810ace4 <_printf_float+0x1a4>
 810ad22:	6823      	ldr	r3, [r4, #0]
 810ad24:	055a      	lsls	r2, r3, #21
 810ad26:	d407      	bmi.n	810ad38 <_printf_float+0x1f8>
 810ad28:	6923      	ldr	r3, [r4, #16]
 810ad2a:	4642      	mov	r2, r8
 810ad2c:	4631      	mov	r1, r6
 810ad2e:	4628      	mov	r0, r5
 810ad30:	47b8      	blx	r7
 810ad32:	3001      	adds	r0, #1
 810ad34:	d12c      	bne.n	810ad90 <_printf_float+0x250>
 810ad36:	e764      	b.n	810ac02 <_printf_float+0xc2>
 810ad38:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810ad3c:	f240 80e0 	bls.w	810af00 <_printf_float+0x3c0>
 810ad40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810ad44:	2200      	movs	r2, #0
 810ad46:	2300      	movs	r3, #0
 810ad48:	f7f5 ff56 	bl	8100bf8 <__aeabi_dcmpeq>
 810ad4c:	2800      	cmp	r0, #0
 810ad4e:	d034      	beq.n	810adba <_printf_float+0x27a>
 810ad50:	4a37      	ldr	r2, [pc, #220]	; (810ae30 <_printf_float+0x2f0>)
 810ad52:	2301      	movs	r3, #1
 810ad54:	4631      	mov	r1, r6
 810ad56:	4628      	mov	r0, r5
 810ad58:	47b8      	blx	r7
 810ad5a:	3001      	adds	r0, #1
 810ad5c:	f43f af51 	beq.w	810ac02 <_printf_float+0xc2>
 810ad60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810ad64:	429a      	cmp	r2, r3
 810ad66:	db02      	blt.n	810ad6e <_printf_float+0x22e>
 810ad68:	6823      	ldr	r3, [r4, #0]
 810ad6a:	07d8      	lsls	r0, r3, #31
 810ad6c:	d510      	bpl.n	810ad90 <_printf_float+0x250>
 810ad6e:	ee18 3a10 	vmov	r3, s16
 810ad72:	4652      	mov	r2, sl
 810ad74:	4631      	mov	r1, r6
 810ad76:	4628      	mov	r0, r5
 810ad78:	47b8      	blx	r7
 810ad7a:	3001      	adds	r0, #1
 810ad7c:	f43f af41 	beq.w	810ac02 <_printf_float+0xc2>
 810ad80:	f04f 0800 	mov.w	r8, #0
 810ad84:	f104 091a 	add.w	r9, r4, #26
 810ad88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ad8a:	3b01      	subs	r3, #1
 810ad8c:	4543      	cmp	r3, r8
 810ad8e:	dc09      	bgt.n	810ada4 <_printf_float+0x264>
 810ad90:	6823      	ldr	r3, [r4, #0]
 810ad92:	079b      	lsls	r3, r3, #30
 810ad94:	f100 8105 	bmi.w	810afa2 <_printf_float+0x462>
 810ad98:	68e0      	ldr	r0, [r4, #12]
 810ad9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810ad9c:	4298      	cmp	r0, r3
 810ad9e:	bfb8      	it	lt
 810ada0:	4618      	movlt	r0, r3
 810ada2:	e730      	b.n	810ac06 <_printf_float+0xc6>
 810ada4:	2301      	movs	r3, #1
 810ada6:	464a      	mov	r2, r9
 810ada8:	4631      	mov	r1, r6
 810adaa:	4628      	mov	r0, r5
 810adac:	47b8      	blx	r7
 810adae:	3001      	adds	r0, #1
 810adb0:	f43f af27 	beq.w	810ac02 <_printf_float+0xc2>
 810adb4:	f108 0801 	add.w	r8, r8, #1
 810adb8:	e7e6      	b.n	810ad88 <_printf_float+0x248>
 810adba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810adbc:	2b00      	cmp	r3, #0
 810adbe:	dc39      	bgt.n	810ae34 <_printf_float+0x2f4>
 810adc0:	4a1b      	ldr	r2, [pc, #108]	; (810ae30 <_printf_float+0x2f0>)
 810adc2:	2301      	movs	r3, #1
 810adc4:	4631      	mov	r1, r6
 810adc6:	4628      	mov	r0, r5
 810adc8:	47b8      	blx	r7
 810adca:	3001      	adds	r0, #1
 810adcc:	f43f af19 	beq.w	810ac02 <_printf_float+0xc2>
 810add0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810add4:	4313      	orrs	r3, r2
 810add6:	d102      	bne.n	810adde <_printf_float+0x29e>
 810add8:	6823      	ldr	r3, [r4, #0]
 810adda:	07d9      	lsls	r1, r3, #31
 810addc:	d5d8      	bpl.n	810ad90 <_printf_float+0x250>
 810adde:	ee18 3a10 	vmov	r3, s16
 810ade2:	4652      	mov	r2, sl
 810ade4:	4631      	mov	r1, r6
 810ade6:	4628      	mov	r0, r5
 810ade8:	47b8      	blx	r7
 810adea:	3001      	adds	r0, #1
 810adec:	f43f af09 	beq.w	810ac02 <_printf_float+0xc2>
 810adf0:	f04f 0900 	mov.w	r9, #0
 810adf4:	f104 0a1a 	add.w	sl, r4, #26
 810adf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810adfa:	425b      	negs	r3, r3
 810adfc:	454b      	cmp	r3, r9
 810adfe:	dc01      	bgt.n	810ae04 <_printf_float+0x2c4>
 810ae00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ae02:	e792      	b.n	810ad2a <_printf_float+0x1ea>
 810ae04:	2301      	movs	r3, #1
 810ae06:	4652      	mov	r2, sl
 810ae08:	4631      	mov	r1, r6
 810ae0a:	4628      	mov	r0, r5
 810ae0c:	47b8      	blx	r7
 810ae0e:	3001      	adds	r0, #1
 810ae10:	f43f aef7 	beq.w	810ac02 <_printf_float+0xc2>
 810ae14:	f109 0901 	add.w	r9, r9, #1
 810ae18:	e7ee      	b.n	810adf8 <_printf_float+0x2b8>
 810ae1a:	bf00      	nop
 810ae1c:	7fefffff 	.word	0x7fefffff
 810ae20:	0810f109 	.word	0x0810f109
 810ae24:	0810f10d 	.word	0x0810f10d
 810ae28:	0810f115 	.word	0x0810f115
 810ae2c:	0810f111 	.word	0x0810f111
 810ae30:	0810f119 	.word	0x0810f119
 810ae34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810ae36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810ae38:	429a      	cmp	r2, r3
 810ae3a:	bfa8      	it	ge
 810ae3c:	461a      	movge	r2, r3
 810ae3e:	2a00      	cmp	r2, #0
 810ae40:	4691      	mov	r9, r2
 810ae42:	dc37      	bgt.n	810aeb4 <_printf_float+0x374>
 810ae44:	f04f 0b00 	mov.w	fp, #0
 810ae48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810ae4c:	f104 021a 	add.w	r2, r4, #26
 810ae50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810ae52:	9305      	str	r3, [sp, #20]
 810ae54:	eba3 0309 	sub.w	r3, r3, r9
 810ae58:	455b      	cmp	r3, fp
 810ae5a:	dc33      	bgt.n	810aec4 <_printf_float+0x384>
 810ae5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810ae60:	429a      	cmp	r2, r3
 810ae62:	db3b      	blt.n	810aedc <_printf_float+0x39c>
 810ae64:	6823      	ldr	r3, [r4, #0]
 810ae66:	07da      	lsls	r2, r3, #31
 810ae68:	d438      	bmi.n	810aedc <_printf_float+0x39c>
 810ae6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810ae6c:	9b05      	ldr	r3, [sp, #20]
 810ae6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 810ae70:	1ad3      	subs	r3, r2, r3
 810ae72:	eba2 0901 	sub.w	r9, r2, r1
 810ae76:	4599      	cmp	r9, r3
 810ae78:	bfa8      	it	ge
 810ae7a:	4699      	movge	r9, r3
 810ae7c:	f1b9 0f00 	cmp.w	r9, #0
 810ae80:	dc35      	bgt.n	810aeee <_printf_float+0x3ae>
 810ae82:	f04f 0800 	mov.w	r8, #0
 810ae86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810ae8a:	f104 0a1a 	add.w	sl, r4, #26
 810ae8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810ae92:	1a9b      	subs	r3, r3, r2
 810ae94:	eba3 0309 	sub.w	r3, r3, r9
 810ae98:	4543      	cmp	r3, r8
 810ae9a:	f77f af79 	ble.w	810ad90 <_printf_float+0x250>
 810ae9e:	2301      	movs	r3, #1
 810aea0:	4652      	mov	r2, sl
 810aea2:	4631      	mov	r1, r6
 810aea4:	4628      	mov	r0, r5
 810aea6:	47b8      	blx	r7
 810aea8:	3001      	adds	r0, #1
 810aeaa:	f43f aeaa 	beq.w	810ac02 <_printf_float+0xc2>
 810aeae:	f108 0801 	add.w	r8, r8, #1
 810aeb2:	e7ec      	b.n	810ae8e <_printf_float+0x34e>
 810aeb4:	4613      	mov	r3, r2
 810aeb6:	4631      	mov	r1, r6
 810aeb8:	4642      	mov	r2, r8
 810aeba:	4628      	mov	r0, r5
 810aebc:	47b8      	blx	r7
 810aebe:	3001      	adds	r0, #1
 810aec0:	d1c0      	bne.n	810ae44 <_printf_float+0x304>
 810aec2:	e69e      	b.n	810ac02 <_printf_float+0xc2>
 810aec4:	2301      	movs	r3, #1
 810aec6:	4631      	mov	r1, r6
 810aec8:	4628      	mov	r0, r5
 810aeca:	9205      	str	r2, [sp, #20]
 810aecc:	47b8      	blx	r7
 810aece:	3001      	adds	r0, #1
 810aed0:	f43f ae97 	beq.w	810ac02 <_printf_float+0xc2>
 810aed4:	9a05      	ldr	r2, [sp, #20]
 810aed6:	f10b 0b01 	add.w	fp, fp, #1
 810aeda:	e7b9      	b.n	810ae50 <_printf_float+0x310>
 810aedc:	ee18 3a10 	vmov	r3, s16
 810aee0:	4652      	mov	r2, sl
 810aee2:	4631      	mov	r1, r6
 810aee4:	4628      	mov	r0, r5
 810aee6:	47b8      	blx	r7
 810aee8:	3001      	adds	r0, #1
 810aeea:	d1be      	bne.n	810ae6a <_printf_float+0x32a>
 810aeec:	e689      	b.n	810ac02 <_printf_float+0xc2>
 810aeee:	9a05      	ldr	r2, [sp, #20]
 810aef0:	464b      	mov	r3, r9
 810aef2:	4442      	add	r2, r8
 810aef4:	4631      	mov	r1, r6
 810aef6:	4628      	mov	r0, r5
 810aef8:	47b8      	blx	r7
 810aefa:	3001      	adds	r0, #1
 810aefc:	d1c1      	bne.n	810ae82 <_printf_float+0x342>
 810aefe:	e680      	b.n	810ac02 <_printf_float+0xc2>
 810af00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810af02:	2a01      	cmp	r2, #1
 810af04:	dc01      	bgt.n	810af0a <_printf_float+0x3ca>
 810af06:	07db      	lsls	r3, r3, #31
 810af08:	d538      	bpl.n	810af7c <_printf_float+0x43c>
 810af0a:	2301      	movs	r3, #1
 810af0c:	4642      	mov	r2, r8
 810af0e:	4631      	mov	r1, r6
 810af10:	4628      	mov	r0, r5
 810af12:	47b8      	blx	r7
 810af14:	3001      	adds	r0, #1
 810af16:	f43f ae74 	beq.w	810ac02 <_printf_float+0xc2>
 810af1a:	ee18 3a10 	vmov	r3, s16
 810af1e:	4652      	mov	r2, sl
 810af20:	4631      	mov	r1, r6
 810af22:	4628      	mov	r0, r5
 810af24:	47b8      	blx	r7
 810af26:	3001      	adds	r0, #1
 810af28:	f43f ae6b 	beq.w	810ac02 <_printf_float+0xc2>
 810af2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810af30:	2200      	movs	r2, #0
 810af32:	2300      	movs	r3, #0
 810af34:	f7f5 fe60 	bl	8100bf8 <__aeabi_dcmpeq>
 810af38:	b9d8      	cbnz	r0, 810af72 <_printf_float+0x432>
 810af3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810af3c:	f108 0201 	add.w	r2, r8, #1
 810af40:	3b01      	subs	r3, #1
 810af42:	4631      	mov	r1, r6
 810af44:	4628      	mov	r0, r5
 810af46:	47b8      	blx	r7
 810af48:	3001      	adds	r0, #1
 810af4a:	d10e      	bne.n	810af6a <_printf_float+0x42a>
 810af4c:	e659      	b.n	810ac02 <_printf_float+0xc2>
 810af4e:	2301      	movs	r3, #1
 810af50:	4652      	mov	r2, sl
 810af52:	4631      	mov	r1, r6
 810af54:	4628      	mov	r0, r5
 810af56:	47b8      	blx	r7
 810af58:	3001      	adds	r0, #1
 810af5a:	f43f ae52 	beq.w	810ac02 <_printf_float+0xc2>
 810af5e:	f108 0801 	add.w	r8, r8, #1
 810af62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810af64:	3b01      	subs	r3, #1
 810af66:	4543      	cmp	r3, r8
 810af68:	dcf1      	bgt.n	810af4e <_printf_float+0x40e>
 810af6a:	464b      	mov	r3, r9
 810af6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 810af70:	e6dc      	b.n	810ad2c <_printf_float+0x1ec>
 810af72:	f04f 0800 	mov.w	r8, #0
 810af76:	f104 0a1a 	add.w	sl, r4, #26
 810af7a:	e7f2      	b.n	810af62 <_printf_float+0x422>
 810af7c:	2301      	movs	r3, #1
 810af7e:	4642      	mov	r2, r8
 810af80:	e7df      	b.n	810af42 <_printf_float+0x402>
 810af82:	2301      	movs	r3, #1
 810af84:	464a      	mov	r2, r9
 810af86:	4631      	mov	r1, r6
 810af88:	4628      	mov	r0, r5
 810af8a:	47b8      	blx	r7
 810af8c:	3001      	adds	r0, #1
 810af8e:	f43f ae38 	beq.w	810ac02 <_printf_float+0xc2>
 810af92:	f108 0801 	add.w	r8, r8, #1
 810af96:	68e3      	ldr	r3, [r4, #12]
 810af98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 810af9a:	1a5b      	subs	r3, r3, r1
 810af9c:	4543      	cmp	r3, r8
 810af9e:	dcf0      	bgt.n	810af82 <_printf_float+0x442>
 810afa0:	e6fa      	b.n	810ad98 <_printf_float+0x258>
 810afa2:	f04f 0800 	mov.w	r8, #0
 810afa6:	f104 0919 	add.w	r9, r4, #25
 810afaa:	e7f4      	b.n	810af96 <_printf_float+0x456>

0810afac <_printf_common>:
 810afac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810afb0:	4616      	mov	r6, r2
 810afb2:	4699      	mov	r9, r3
 810afb4:	688a      	ldr	r2, [r1, #8]
 810afb6:	690b      	ldr	r3, [r1, #16]
 810afb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 810afbc:	4293      	cmp	r3, r2
 810afbe:	bfb8      	it	lt
 810afc0:	4613      	movlt	r3, r2
 810afc2:	6033      	str	r3, [r6, #0]
 810afc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 810afc8:	4607      	mov	r7, r0
 810afca:	460c      	mov	r4, r1
 810afcc:	b10a      	cbz	r2, 810afd2 <_printf_common+0x26>
 810afce:	3301      	adds	r3, #1
 810afd0:	6033      	str	r3, [r6, #0]
 810afd2:	6823      	ldr	r3, [r4, #0]
 810afd4:	0699      	lsls	r1, r3, #26
 810afd6:	bf42      	ittt	mi
 810afd8:	6833      	ldrmi	r3, [r6, #0]
 810afda:	3302      	addmi	r3, #2
 810afdc:	6033      	strmi	r3, [r6, #0]
 810afde:	6825      	ldr	r5, [r4, #0]
 810afe0:	f015 0506 	ands.w	r5, r5, #6
 810afe4:	d106      	bne.n	810aff4 <_printf_common+0x48>
 810afe6:	f104 0a19 	add.w	sl, r4, #25
 810afea:	68e3      	ldr	r3, [r4, #12]
 810afec:	6832      	ldr	r2, [r6, #0]
 810afee:	1a9b      	subs	r3, r3, r2
 810aff0:	42ab      	cmp	r3, r5
 810aff2:	dc26      	bgt.n	810b042 <_printf_common+0x96>
 810aff4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 810aff8:	1e13      	subs	r3, r2, #0
 810affa:	6822      	ldr	r2, [r4, #0]
 810affc:	bf18      	it	ne
 810affe:	2301      	movne	r3, #1
 810b000:	0692      	lsls	r2, r2, #26
 810b002:	d42b      	bmi.n	810b05c <_printf_common+0xb0>
 810b004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 810b008:	4649      	mov	r1, r9
 810b00a:	4638      	mov	r0, r7
 810b00c:	47c0      	blx	r8
 810b00e:	3001      	adds	r0, #1
 810b010:	d01e      	beq.n	810b050 <_printf_common+0xa4>
 810b012:	6823      	ldr	r3, [r4, #0]
 810b014:	68e5      	ldr	r5, [r4, #12]
 810b016:	6832      	ldr	r2, [r6, #0]
 810b018:	f003 0306 	and.w	r3, r3, #6
 810b01c:	2b04      	cmp	r3, #4
 810b01e:	bf08      	it	eq
 810b020:	1aad      	subeq	r5, r5, r2
 810b022:	68a3      	ldr	r3, [r4, #8]
 810b024:	6922      	ldr	r2, [r4, #16]
 810b026:	bf0c      	ite	eq
 810b028:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810b02c:	2500      	movne	r5, #0
 810b02e:	4293      	cmp	r3, r2
 810b030:	bfc4      	itt	gt
 810b032:	1a9b      	subgt	r3, r3, r2
 810b034:	18ed      	addgt	r5, r5, r3
 810b036:	2600      	movs	r6, #0
 810b038:	341a      	adds	r4, #26
 810b03a:	42b5      	cmp	r5, r6
 810b03c:	d11a      	bne.n	810b074 <_printf_common+0xc8>
 810b03e:	2000      	movs	r0, #0
 810b040:	e008      	b.n	810b054 <_printf_common+0xa8>
 810b042:	2301      	movs	r3, #1
 810b044:	4652      	mov	r2, sl
 810b046:	4649      	mov	r1, r9
 810b048:	4638      	mov	r0, r7
 810b04a:	47c0      	blx	r8
 810b04c:	3001      	adds	r0, #1
 810b04e:	d103      	bne.n	810b058 <_printf_common+0xac>
 810b050:	f04f 30ff 	mov.w	r0, #4294967295
 810b054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b058:	3501      	adds	r5, #1
 810b05a:	e7c6      	b.n	810afea <_printf_common+0x3e>
 810b05c:	18e1      	adds	r1, r4, r3
 810b05e:	1c5a      	adds	r2, r3, #1
 810b060:	2030      	movs	r0, #48	; 0x30
 810b062:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810b066:	4422      	add	r2, r4
 810b068:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 810b06c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 810b070:	3302      	adds	r3, #2
 810b072:	e7c7      	b.n	810b004 <_printf_common+0x58>
 810b074:	2301      	movs	r3, #1
 810b076:	4622      	mov	r2, r4
 810b078:	4649      	mov	r1, r9
 810b07a:	4638      	mov	r0, r7
 810b07c:	47c0      	blx	r8
 810b07e:	3001      	adds	r0, #1
 810b080:	d0e6      	beq.n	810b050 <_printf_common+0xa4>
 810b082:	3601      	adds	r6, #1
 810b084:	e7d9      	b.n	810b03a <_printf_common+0x8e>
	...

0810b088 <_printf_i>:
 810b088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810b08c:	460c      	mov	r4, r1
 810b08e:	4691      	mov	r9, r2
 810b090:	7e27      	ldrb	r7, [r4, #24]
 810b092:	990c      	ldr	r1, [sp, #48]	; 0x30
 810b094:	2f78      	cmp	r7, #120	; 0x78
 810b096:	4680      	mov	r8, r0
 810b098:	469a      	mov	sl, r3
 810b09a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 810b09e:	d807      	bhi.n	810b0b0 <_printf_i+0x28>
 810b0a0:	2f62      	cmp	r7, #98	; 0x62
 810b0a2:	d80a      	bhi.n	810b0ba <_printf_i+0x32>
 810b0a4:	2f00      	cmp	r7, #0
 810b0a6:	f000 80d8 	beq.w	810b25a <_printf_i+0x1d2>
 810b0aa:	2f58      	cmp	r7, #88	; 0x58
 810b0ac:	f000 80a3 	beq.w	810b1f6 <_printf_i+0x16e>
 810b0b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 810b0b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 810b0b8:	e03a      	b.n	810b130 <_printf_i+0xa8>
 810b0ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810b0be:	2b15      	cmp	r3, #21
 810b0c0:	d8f6      	bhi.n	810b0b0 <_printf_i+0x28>
 810b0c2:	a001      	add	r0, pc, #4	; (adr r0, 810b0c8 <_printf_i+0x40>)
 810b0c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 810b0c8:	0810b121 	.word	0x0810b121
 810b0cc:	0810b135 	.word	0x0810b135
 810b0d0:	0810b0b1 	.word	0x0810b0b1
 810b0d4:	0810b0b1 	.word	0x0810b0b1
 810b0d8:	0810b0b1 	.word	0x0810b0b1
 810b0dc:	0810b0b1 	.word	0x0810b0b1
 810b0e0:	0810b135 	.word	0x0810b135
 810b0e4:	0810b0b1 	.word	0x0810b0b1
 810b0e8:	0810b0b1 	.word	0x0810b0b1
 810b0ec:	0810b0b1 	.word	0x0810b0b1
 810b0f0:	0810b0b1 	.word	0x0810b0b1
 810b0f4:	0810b241 	.word	0x0810b241
 810b0f8:	0810b165 	.word	0x0810b165
 810b0fc:	0810b223 	.word	0x0810b223
 810b100:	0810b0b1 	.word	0x0810b0b1
 810b104:	0810b0b1 	.word	0x0810b0b1
 810b108:	0810b263 	.word	0x0810b263
 810b10c:	0810b0b1 	.word	0x0810b0b1
 810b110:	0810b165 	.word	0x0810b165
 810b114:	0810b0b1 	.word	0x0810b0b1
 810b118:	0810b0b1 	.word	0x0810b0b1
 810b11c:	0810b22b 	.word	0x0810b22b
 810b120:	680b      	ldr	r3, [r1, #0]
 810b122:	1d1a      	adds	r2, r3, #4
 810b124:	681b      	ldr	r3, [r3, #0]
 810b126:	600a      	str	r2, [r1, #0]
 810b128:	f104 0642 	add.w	r6, r4, #66	; 0x42
 810b12c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 810b130:	2301      	movs	r3, #1
 810b132:	e0a3      	b.n	810b27c <_printf_i+0x1f4>
 810b134:	6825      	ldr	r5, [r4, #0]
 810b136:	6808      	ldr	r0, [r1, #0]
 810b138:	062e      	lsls	r6, r5, #24
 810b13a:	f100 0304 	add.w	r3, r0, #4
 810b13e:	d50a      	bpl.n	810b156 <_printf_i+0xce>
 810b140:	6805      	ldr	r5, [r0, #0]
 810b142:	600b      	str	r3, [r1, #0]
 810b144:	2d00      	cmp	r5, #0
 810b146:	da03      	bge.n	810b150 <_printf_i+0xc8>
 810b148:	232d      	movs	r3, #45	; 0x2d
 810b14a:	426d      	negs	r5, r5
 810b14c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810b150:	485e      	ldr	r0, [pc, #376]	; (810b2cc <_printf_i+0x244>)
 810b152:	230a      	movs	r3, #10
 810b154:	e019      	b.n	810b18a <_printf_i+0x102>
 810b156:	f015 0f40 	tst.w	r5, #64	; 0x40
 810b15a:	6805      	ldr	r5, [r0, #0]
 810b15c:	600b      	str	r3, [r1, #0]
 810b15e:	bf18      	it	ne
 810b160:	b22d      	sxthne	r5, r5
 810b162:	e7ef      	b.n	810b144 <_printf_i+0xbc>
 810b164:	680b      	ldr	r3, [r1, #0]
 810b166:	6825      	ldr	r5, [r4, #0]
 810b168:	1d18      	adds	r0, r3, #4
 810b16a:	6008      	str	r0, [r1, #0]
 810b16c:	0628      	lsls	r0, r5, #24
 810b16e:	d501      	bpl.n	810b174 <_printf_i+0xec>
 810b170:	681d      	ldr	r5, [r3, #0]
 810b172:	e002      	b.n	810b17a <_printf_i+0xf2>
 810b174:	0669      	lsls	r1, r5, #25
 810b176:	d5fb      	bpl.n	810b170 <_printf_i+0xe8>
 810b178:	881d      	ldrh	r5, [r3, #0]
 810b17a:	4854      	ldr	r0, [pc, #336]	; (810b2cc <_printf_i+0x244>)
 810b17c:	2f6f      	cmp	r7, #111	; 0x6f
 810b17e:	bf0c      	ite	eq
 810b180:	2308      	moveq	r3, #8
 810b182:	230a      	movne	r3, #10
 810b184:	2100      	movs	r1, #0
 810b186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810b18a:	6866      	ldr	r6, [r4, #4]
 810b18c:	60a6      	str	r6, [r4, #8]
 810b18e:	2e00      	cmp	r6, #0
 810b190:	bfa2      	ittt	ge
 810b192:	6821      	ldrge	r1, [r4, #0]
 810b194:	f021 0104 	bicge.w	r1, r1, #4
 810b198:	6021      	strge	r1, [r4, #0]
 810b19a:	b90d      	cbnz	r5, 810b1a0 <_printf_i+0x118>
 810b19c:	2e00      	cmp	r6, #0
 810b19e:	d04d      	beq.n	810b23c <_printf_i+0x1b4>
 810b1a0:	4616      	mov	r6, r2
 810b1a2:	fbb5 f1f3 	udiv	r1, r5, r3
 810b1a6:	fb03 5711 	mls	r7, r3, r1, r5
 810b1aa:	5dc7      	ldrb	r7, [r0, r7]
 810b1ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810b1b0:	462f      	mov	r7, r5
 810b1b2:	42bb      	cmp	r3, r7
 810b1b4:	460d      	mov	r5, r1
 810b1b6:	d9f4      	bls.n	810b1a2 <_printf_i+0x11a>
 810b1b8:	2b08      	cmp	r3, #8
 810b1ba:	d10b      	bne.n	810b1d4 <_printf_i+0x14c>
 810b1bc:	6823      	ldr	r3, [r4, #0]
 810b1be:	07df      	lsls	r7, r3, #31
 810b1c0:	d508      	bpl.n	810b1d4 <_printf_i+0x14c>
 810b1c2:	6923      	ldr	r3, [r4, #16]
 810b1c4:	6861      	ldr	r1, [r4, #4]
 810b1c6:	4299      	cmp	r1, r3
 810b1c8:	bfde      	ittt	le
 810b1ca:	2330      	movle	r3, #48	; 0x30
 810b1cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 810b1d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 810b1d4:	1b92      	subs	r2, r2, r6
 810b1d6:	6122      	str	r2, [r4, #16]
 810b1d8:	f8cd a000 	str.w	sl, [sp]
 810b1dc:	464b      	mov	r3, r9
 810b1de:	aa03      	add	r2, sp, #12
 810b1e0:	4621      	mov	r1, r4
 810b1e2:	4640      	mov	r0, r8
 810b1e4:	f7ff fee2 	bl	810afac <_printf_common>
 810b1e8:	3001      	adds	r0, #1
 810b1ea:	d14c      	bne.n	810b286 <_printf_i+0x1fe>
 810b1ec:	f04f 30ff 	mov.w	r0, #4294967295
 810b1f0:	b004      	add	sp, #16
 810b1f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b1f6:	4835      	ldr	r0, [pc, #212]	; (810b2cc <_printf_i+0x244>)
 810b1f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 810b1fc:	6823      	ldr	r3, [r4, #0]
 810b1fe:	680e      	ldr	r6, [r1, #0]
 810b200:	061f      	lsls	r7, r3, #24
 810b202:	f856 5b04 	ldr.w	r5, [r6], #4
 810b206:	600e      	str	r6, [r1, #0]
 810b208:	d514      	bpl.n	810b234 <_printf_i+0x1ac>
 810b20a:	07d9      	lsls	r1, r3, #31
 810b20c:	bf44      	itt	mi
 810b20e:	f043 0320 	orrmi.w	r3, r3, #32
 810b212:	6023      	strmi	r3, [r4, #0]
 810b214:	b91d      	cbnz	r5, 810b21e <_printf_i+0x196>
 810b216:	6823      	ldr	r3, [r4, #0]
 810b218:	f023 0320 	bic.w	r3, r3, #32
 810b21c:	6023      	str	r3, [r4, #0]
 810b21e:	2310      	movs	r3, #16
 810b220:	e7b0      	b.n	810b184 <_printf_i+0xfc>
 810b222:	6823      	ldr	r3, [r4, #0]
 810b224:	f043 0320 	orr.w	r3, r3, #32
 810b228:	6023      	str	r3, [r4, #0]
 810b22a:	2378      	movs	r3, #120	; 0x78
 810b22c:	4828      	ldr	r0, [pc, #160]	; (810b2d0 <_printf_i+0x248>)
 810b22e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 810b232:	e7e3      	b.n	810b1fc <_printf_i+0x174>
 810b234:	065e      	lsls	r6, r3, #25
 810b236:	bf48      	it	mi
 810b238:	b2ad      	uxthmi	r5, r5
 810b23a:	e7e6      	b.n	810b20a <_printf_i+0x182>
 810b23c:	4616      	mov	r6, r2
 810b23e:	e7bb      	b.n	810b1b8 <_printf_i+0x130>
 810b240:	680b      	ldr	r3, [r1, #0]
 810b242:	6826      	ldr	r6, [r4, #0]
 810b244:	6960      	ldr	r0, [r4, #20]
 810b246:	1d1d      	adds	r5, r3, #4
 810b248:	600d      	str	r5, [r1, #0]
 810b24a:	0635      	lsls	r5, r6, #24
 810b24c:	681b      	ldr	r3, [r3, #0]
 810b24e:	d501      	bpl.n	810b254 <_printf_i+0x1cc>
 810b250:	6018      	str	r0, [r3, #0]
 810b252:	e002      	b.n	810b25a <_printf_i+0x1d2>
 810b254:	0671      	lsls	r1, r6, #25
 810b256:	d5fb      	bpl.n	810b250 <_printf_i+0x1c8>
 810b258:	8018      	strh	r0, [r3, #0]
 810b25a:	2300      	movs	r3, #0
 810b25c:	6123      	str	r3, [r4, #16]
 810b25e:	4616      	mov	r6, r2
 810b260:	e7ba      	b.n	810b1d8 <_printf_i+0x150>
 810b262:	680b      	ldr	r3, [r1, #0]
 810b264:	1d1a      	adds	r2, r3, #4
 810b266:	600a      	str	r2, [r1, #0]
 810b268:	681e      	ldr	r6, [r3, #0]
 810b26a:	6862      	ldr	r2, [r4, #4]
 810b26c:	2100      	movs	r1, #0
 810b26e:	4630      	mov	r0, r6
 810b270:	f7f5 f84e 	bl	8100310 <memchr>
 810b274:	b108      	cbz	r0, 810b27a <_printf_i+0x1f2>
 810b276:	1b80      	subs	r0, r0, r6
 810b278:	6060      	str	r0, [r4, #4]
 810b27a:	6863      	ldr	r3, [r4, #4]
 810b27c:	6123      	str	r3, [r4, #16]
 810b27e:	2300      	movs	r3, #0
 810b280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810b284:	e7a8      	b.n	810b1d8 <_printf_i+0x150>
 810b286:	6923      	ldr	r3, [r4, #16]
 810b288:	4632      	mov	r2, r6
 810b28a:	4649      	mov	r1, r9
 810b28c:	4640      	mov	r0, r8
 810b28e:	47d0      	blx	sl
 810b290:	3001      	adds	r0, #1
 810b292:	d0ab      	beq.n	810b1ec <_printf_i+0x164>
 810b294:	6823      	ldr	r3, [r4, #0]
 810b296:	079b      	lsls	r3, r3, #30
 810b298:	d413      	bmi.n	810b2c2 <_printf_i+0x23a>
 810b29a:	68e0      	ldr	r0, [r4, #12]
 810b29c:	9b03      	ldr	r3, [sp, #12]
 810b29e:	4298      	cmp	r0, r3
 810b2a0:	bfb8      	it	lt
 810b2a2:	4618      	movlt	r0, r3
 810b2a4:	e7a4      	b.n	810b1f0 <_printf_i+0x168>
 810b2a6:	2301      	movs	r3, #1
 810b2a8:	4632      	mov	r2, r6
 810b2aa:	4649      	mov	r1, r9
 810b2ac:	4640      	mov	r0, r8
 810b2ae:	47d0      	blx	sl
 810b2b0:	3001      	adds	r0, #1
 810b2b2:	d09b      	beq.n	810b1ec <_printf_i+0x164>
 810b2b4:	3501      	adds	r5, #1
 810b2b6:	68e3      	ldr	r3, [r4, #12]
 810b2b8:	9903      	ldr	r1, [sp, #12]
 810b2ba:	1a5b      	subs	r3, r3, r1
 810b2bc:	42ab      	cmp	r3, r5
 810b2be:	dcf2      	bgt.n	810b2a6 <_printf_i+0x21e>
 810b2c0:	e7eb      	b.n	810b29a <_printf_i+0x212>
 810b2c2:	2500      	movs	r5, #0
 810b2c4:	f104 0619 	add.w	r6, r4, #25
 810b2c8:	e7f5      	b.n	810b2b6 <_printf_i+0x22e>
 810b2ca:	bf00      	nop
 810b2cc:	0810f11b 	.word	0x0810f11b
 810b2d0:	0810f12c 	.word	0x0810f12c

0810b2d4 <_scanf_float>:
 810b2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b2d8:	b087      	sub	sp, #28
 810b2da:	4617      	mov	r7, r2
 810b2dc:	9303      	str	r3, [sp, #12]
 810b2de:	688b      	ldr	r3, [r1, #8]
 810b2e0:	1e5a      	subs	r2, r3, #1
 810b2e2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 810b2e6:	bf83      	ittte	hi
 810b2e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 810b2ec:	195b      	addhi	r3, r3, r5
 810b2ee:	9302      	strhi	r3, [sp, #8]
 810b2f0:	2300      	movls	r3, #0
 810b2f2:	bf86      	itte	hi
 810b2f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 810b2f8:	608b      	strhi	r3, [r1, #8]
 810b2fa:	9302      	strls	r3, [sp, #8]
 810b2fc:	680b      	ldr	r3, [r1, #0]
 810b2fe:	468b      	mov	fp, r1
 810b300:	2500      	movs	r5, #0
 810b302:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 810b306:	f84b 3b1c 	str.w	r3, [fp], #28
 810b30a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810b30e:	4680      	mov	r8, r0
 810b310:	460c      	mov	r4, r1
 810b312:	465e      	mov	r6, fp
 810b314:	46aa      	mov	sl, r5
 810b316:	46a9      	mov	r9, r5
 810b318:	9501      	str	r5, [sp, #4]
 810b31a:	68a2      	ldr	r2, [r4, #8]
 810b31c:	b152      	cbz	r2, 810b334 <_scanf_float+0x60>
 810b31e:	683b      	ldr	r3, [r7, #0]
 810b320:	781b      	ldrb	r3, [r3, #0]
 810b322:	2b4e      	cmp	r3, #78	; 0x4e
 810b324:	d864      	bhi.n	810b3f0 <_scanf_float+0x11c>
 810b326:	2b40      	cmp	r3, #64	; 0x40
 810b328:	d83c      	bhi.n	810b3a4 <_scanf_float+0xd0>
 810b32a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 810b32e:	b2c8      	uxtb	r0, r1
 810b330:	280e      	cmp	r0, #14
 810b332:	d93a      	bls.n	810b3aa <_scanf_float+0xd6>
 810b334:	f1b9 0f00 	cmp.w	r9, #0
 810b338:	d003      	beq.n	810b342 <_scanf_float+0x6e>
 810b33a:	6823      	ldr	r3, [r4, #0]
 810b33c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810b340:	6023      	str	r3, [r4, #0]
 810b342:	f10a 3aff 	add.w	sl, sl, #4294967295
 810b346:	f1ba 0f01 	cmp.w	sl, #1
 810b34a:	f200 8113 	bhi.w	810b574 <_scanf_float+0x2a0>
 810b34e:	455e      	cmp	r6, fp
 810b350:	f200 8105 	bhi.w	810b55e <_scanf_float+0x28a>
 810b354:	2501      	movs	r5, #1
 810b356:	4628      	mov	r0, r5
 810b358:	b007      	add	sp, #28
 810b35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b35e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 810b362:	2a0d      	cmp	r2, #13
 810b364:	d8e6      	bhi.n	810b334 <_scanf_float+0x60>
 810b366:	a101      	add	r1, pc, #4	; (adr r1, 810b36c <_scanf_float+0x98>)
 810b368:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 810b36c:	0810b4ab 	.word	0x0810b4ab
 810b370:	0810b335 	.word	0x0810b335
 810b374:	0810b335 	.word	0x0810b335
 810b378:	0810b335 	.word	0x0810b335
 810b37c:	0810b50b 	.word	0x0810b50b
 810b380:	0810b4e3 	.word	0x0810b4e3
 810b384:	0810b335 	.word	0x0810b335
 810b388:	0810b335 	.word	0x0810b335
 810b38c:	0810b4b9 	.word	0x0810b4b9
 810b390:	0810b335 	.word	0x0810b335
 810b394:	0810b335 	.word	0x0810b335
 810b398:	0810b335 	.word	0x0810b335
 810b39c:	0810b335 	.word	0x0810b335
 810b3a0:	0810b471 	.word	0x0810b471
 810b3a4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 810b3a8:	e7db      	b.n	810b362 <_scanf_float+0x8e>
 810b3aa:	290e      	cmp	r1, #14
 810b3ac:	d8c2      	bhi.n	810b334 <_scanf_float+0x60>
 810b3ae:	a001      	add	r0, pc, #4	; (adr r0, 810b3b4 <_scanf_float+0xe0>)
 810b3b0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810b3b4:	0810b463 	.word	0x0810b463
 810b3b8:	0810b335 	.word	0x0810b335
 810b3bc:	0810b463 	.word	0x0810b463
 810b3c0:	0810b4f7 	.word	0x0810b4f7
 810b3c4:	0810b335 	.word	0x0810b335
 810b3c8:	0810b411 	.word	0x0810b411
 810b3cc:	0810b44d 	.word	0x0810b44d
 810b3d0:	0810b44d 	.word	0x0810b44d
 810b3d4:	0810b44d 	.word	0x0810b44d
 810b3d8:	0810b44d 	.word	0x0810b44d
 810b3dc:	0810b44d 	.word	0x0810b44d
 810b3e0:	0810b44d 	.word	0x0810b44d
 810b3e4:	0810b44d 	.word	0x0810b44d
 810b3e8:	0810b44d 	.word	0x0810b44d
 810b3ec:	0810b44d 	.word	0x0810b44d
 810b3f0:	2b6e      	cmp	r3, #110	; 0x6e
 810b3f2:	d809      	bhi.n	810b408 <_scanf_float+0x134>
 810b3f4:	2b60      	cmp	r3, #96	; 0x60
 810b3f6:	d8b2      	bhi.n	810b35e <_scanf_float+0x8a>
 810b3f8:	2b54      	cmp	r3, #84	; 0x54
 810b3fa:	d077      	beq.n	810b4ec <_scanf_float+0x218>
 810b3fc:	2b59      	cmp	r3, #89	; 0x59
 810b3fe:	d199      	bne.n	810b334 <_scanf_float+0x60>
 810b400:	2d07      	cmp	r5, #7
 810b402:	d197      	bne.n	810b334 <_scanf_float+0x60>
 810b404:	2508      	movs	r5, #8
 810b406:	e029      	b.n	810b45c <_scanf_float+0x188>
 810b408:	2b74      	cmp	r3, #116	; 0x74
 810b40a:	d06f      	beq.n	810b4ec <_scanf_float+0x218>
 810b40c:	2b79      	cmp	r3, #121	; 0x79
 810b40e:	e7f6      	b.n	810b3fe <_scanf_float+0x12a>
 810b410:	6821      	ldr	r1, [r4, #0]
 810b412:	05c8      	lsls	r0, r1, #23
 810b414:	d51a      	bpl.n	810b44c <_scanf_float+0x178>
 810b416:	9b02      	ldr	r3, [sp, #8]
 810b418:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 810b41c:	6021      	str	r1, [r4, #0]
 810b41e:	f109 0901 	add.w	r9, r9, #1
 810b422:	b11b      	cbz	r3, 810b42c <_scanf_float+0x158>
 810b424:	3b01      	subs	r3, #1
 810b426:	3201      	adds	r2, #1
 810b428:	9302      	str	r3, [sp, #8]
 810b42a:	60a2      	str	r2, [r4, #8]
 810b42c:	68a3      	ldr	r3, [r4, #8]
 810b42e:	3b01      	subs	r3, #1
 810b430:	60a3      	str	r3, [r4, #8]
 810b432:	6923      	ldr	r3, [r4, #16]
 810b434:	3301      	adds	r3, #1
 810b436:	6123      	str	r3, [r4, #16]
 810b438:	687b      	ldr	r3, [r7, #4]
 810b43a:	3b01      	subs	r3, #1
 810b43c:	2b00      	cmp	r3, #0
 810b43e:	607b      	str	r3, [r7, #4]
 810b440:	f340 8084 	ble.w	810b54c <_scanf_float+0x278>
 810b444:	683b      	ldr	r3, [r7, #0]
 810b446:	3301      	adds	r3, #1
 810b448:	603b      	str	r3, [r7, #0]
 810b44a:	e766      	b.n	810b31a <_scanf_float+0x46>
 810b44c:	eb1a 0f05 	cmn.w	sl, r5
 810b450:	f47f af70 	bne.w	810b334 <_scanf_float+0x60>
 810b454:	6822      	ldr	r2, [r4, #0]
 810b456:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 810b45a:	6022      	str	r2, [r4, #0]
 810b45c:	f806 3b01 	strb.w	r3, [r6], #1
 810b460:	e7e4      	b.n	810b42c <_scanf_float+0x158>
 810b462:	6822      	ldr	r2, [r4, #0]
 810b464:	0610      	lsls	r0, r2, #24
 810b466:	f57f af65 	bpl.w	810b334 <_scanf_float+0x60>
 810b46a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810b46e:	e7f4      	b.n	810b45a <_scanf_float+0x186>
 810b470:	f1ba 0f00 	cmp.w	sl, #0
 810b474:	d10e      	bne.n	810b494 <_scanf_float+0x1c0>
 810b476:	f1b9 0f00 	cmp.w	r9, #0
 810b47a:	d10e      	bne.n	810b49a <_scanf_float+0x1c6>
 810b47c:	6822      	ldr	r2, [r4, #0]
 810b47e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810b482:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 810b486:	d108      	bne.n	810b49a <_scanf_float+0x1c6>
 810b488:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810b48c:	6022      	str	r2, [r4, #0]
 810b48e:	f04f 0a01 	mov.w	sl, #1
 810b492:	e7e3      	b.n	810b45c <_scanf_float+0x188>
 810b494:	f1ba 0f02 	cmp.w	sl, #2
 810b498:	d055      	beq.n	810b546 <_scanf_float+0x272>
 810b49a:	2d01      	cmp	r5, #1
 810b49c:	d002      	beq.n	810b4a4 <_scanf_float+0x1d0>
 810b49e:	2d04      	cmp	r5, #4
 810b4a0:	f47f af48 	bne.w	810b334 <_scanf_float+0x60>
 810b4a4:	3501      	adds	r5, #1
 810b4a6:	b2ed      	uxtb	r5, r5
 810b4a8:	e7d8      	b.n	810b45c <_scanf_float+0x188>
 810b4aa:	f1ba 0f01 	cmp.w	sl, #1
 810b4ae:	f47f af41 	bne.w	810b334 <_scanf_float+0x60>
 810b4b2:	f04f 0a02 	mov.w	sl, #2
 810b4b6:	e7d1      	b.n	810b45c <_scanf_float+0x188>
 810b4b8:	b97d      	cbnz	r5, 810b4da <_scanf_float+0x206>
 810b4ba:	f1b9 0f00 	cmp.w	r9, #0
 810b4be:	f47f af3c 	bne.w	810b33a <_scanf_float+0x66>
 810b4c2:	6822      	ldr	r2, [r4, #0]
 810b4c4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810b4c8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 810b4cc:	f47f af39 	bne.w	810b342 <_scanf_float+0x6e>
 810b4d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810b4d4:	6022      	str	r2, [r4, #0]
 810b4d6:	2501      	movs	r5, #1
 810b4d8:	e7c0      	b.n	810b45c <_scanf_float+0x188>
 810b4da:	2d03      	cmp	r5, #3
 810b4dc:	d0e2      	beq.n	810b4a4 <_scanf_float+0x1d0>
 810b4de:	2d05      	cmp	r5, #5
 810b4e0:	e7de      	b.n	810b4a0 <_scanf_float+0x1cc>
 810b4e2:	2d02      	cmp	r5, #2
 810b4e4:	f47f af26 	bne.w	810b334 <_scanf_float+0x60>
 810b4e8:	2503      	movs	r5, #3
 810b4ea:	e7b7      	b.n	810b45c <_scanf_float+0x188>
 810b4ec:	2d06      	cmp	r5, #6
 810b4ee:	f47f af21 	bne.w	810b334 <_scanf_float+0x60>
 810b4f2:	2507      	movs	r5, #7
 810b4f4:	e7b2      	b.n	810b45c <_scanf_float+0x188>
 810b4f6:	6822      	ldr	r2, [r4, #0]
 810b4f8:	0591      	lsls	r1, r2, #22
 810b4fa:	f57f af1b 	bpl.w	810b334 <_scanf_float+0x60>
 810b4fe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 810b502:	6022      	str	r2, [r4, #0]
 810b504:	f8cd 9004 	str.w	r9, [sp, #4]
 810b508:	e7a8      	b.n	810b45c <_scanf_float+0x188>
 810b50a:	6822      	ldr	r2, [r4, #0]
 810b50c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 810b510:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 810b514:	d006      	beq.n	810b524 <_scanf_float+0x250>
 810b516:	0550      	lsls	r0, r2, #21
 810b518:	f57f af0c 	bpl.w	810b334 <_scanf_float+0x60>
 810b51c:	f1b9 0f00 	cmp.w	r9, #0
 810b520:	f43f af0f 	beq.w	810b342 <_scanf_float+0x6e>
 810b524:	0591      	lsls	r1, r2, #22
 810b526:	bf58      	it	pl
 810b528:	9901      	ldrpl	r1, [sp, #4]
 810b52a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810b52e:	bf58      	it	pl
 810b530:	eba9 0101 	subpl.w	r1, r9, r1
 810b534:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 810b538:	bf58      	it	pl
 810b53a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810b53e:	6022      	str	r2, [r4, #0]
 810b540:	f04f 0900 	mov.w	r9, #0
 810b544:	e78a      	b.n	810b45c <_scanf_float+0x188>
 810b546:	f04f 0a03 	mov.w	sl, #3
 810b54a:	e787      	b.n	810b45c <_scanf_float+0x188>
 810b54c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 810b550:	4639      	mov	r1, r7
 810b552:	4640      	mov	r0, r8
 810b554:	4798      	blx	r3
 810b556:	2800      	cmp	r0, #0
 810b558:	f43f aedf 	beq.w	810b31a <_scanf_float+0x46>
 810b55c:	e6ea      	b.n	810b334 <_scanf_float+0x60>
 810b55e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b562:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810b566:	463a      	mov	r2, r7
 810b568:	4640      	mov	r0, r8
 810b56a:	4798      	blx	r3
 810b56c:	6923      	ldr	r3, [r4, #16]
 810b56e:	3b01      	subs	r3, #1
 810b570:	6123      	str	r3, [r4, #16]
 810b572:	e6ec      	b.n	810b34e <_scanf_float+0x7a>
 810b574:	1e6b      	subs	r3, r5, #1
 810b576:	2b06      	cmp	r3, #6
 810b578:	d825      	bhi.n	810b5c6 <_scanf_float+0x2f2>
 810b57a:	2d02      	cmp	r5, #2
 810b57c:	d836      	bhi.n	810b5ec <_scanf_float+0x318>
 810b57e:	455e      	cmp	r6, fp
 810b580:	f67f aee8 	bls.w	810b354 <_scanf_float+0x80>
 810b584:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b588:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810b58c:	463a      	mov	r2, r7
 810b58e:	4640      	mov	r0, r8
 810b590:	4798      	blx	r3
 810b592:	6923      	ldr	r3, [r4, #16]
 810b594:	3b01      	subs	r3, #1
 810b596:	6123      	str	r3, [r4, #16]
 810b598:	e7f1      	b.n	810b57e <_scanf_float+0x2aa>
 810b59a:	9802      	ldr	r0, [sp, #8]
 810b59c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b5a0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 810b5a4:	9002      	str	r0, [sp, #8]
 810b5a6:	463a      	mov	r2, r7
 810b5a8:	4640      	mov	r0, r8
 810b5aa:	4798      	blx	r3
 810b5ac:	6923      	ldr	r3, [r4, #16]
 810b5ae:	3b01      	subs	r3, #1
 810b5b0:	6123      	str	r3, [r4, #16]
 810b5b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 810b5b6:	fa5f fa8a 	uxtb.w	sl, sl
 810b5ba:	f1ba 0f02 	cmp.w	sl, #2
 810b5be:	d1ec      	bne.n	810b59a <_scanf_float+0x2c6>
 810b5c0:	3d03      	subs	r5, #3
 810b5c2:	b2ed      	uxtb	r5, r5
 810b5c4:	1b76      	subs	r6, r6, r5
 810b5c6:	6823      	ldr	r3, [r4, #0]
 810b5c8:	05da      	lsls	r2, r3, #23
 810b5ca:	d52f      	bpl.n	810b62c <_scanf_float+0x358>
 810b5cc:	055b      	lsls	r3, r3, #21
 810b5ce:	d510      	bpl.n	810b5f2 <_scanf_float+0x31e>
 810b5d0:	455e      	cmp	r6, fp
 810b5d2:	f67f aebf 	bls.w	810b354 <_scanf_float+0x80>
 810b5d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b5da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810b5de:	463a      	mov	r2, r7
 810b5e0:	4640      	mov	r0, r8
 810b5e2:	4798      	blx	r3
 810b5e4:	6923      	ldr	r3, [r4, #16]
 810b5e6:	3b01      	subs	r3, #1
 810b5e8:	6123      	str	r3, [r4, #16]
 810b5ea:	e7f1      	b.n	810b5d0 <_scanf_float+0x2fc>
 810b5ec:	46aa      	mov	sl, r5
 810b5ee:	9602      	str	r6, [sp, #8]
 810b5f0:	e7df      	b.n	810b5b2 <_scanf_float+0x2de>
 810b5f2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810b5f6:	6923      	ldr	r3, [r4, #16]
 810b5f8:	2965      	cmp	r1, #101	; 0x65
 810b5fa:	f103 33ff 	add.w	r3, r3, #4294967295
 810b5fe:	f106 35ff 	add.w	r5, r6, #4294967295
 810b602:	6123      	str	r3, [r4, #16]
 810b604:	d00c      	beq.n	810b620 <_scanf_float+0x34c>
 810b606:	2945      	cmp	r1, #69	; 0x45
 810b608:	d00a      	beq.n	810b620 <_scanf_float+0x34c>
 810b60a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b60e:	463a      	mov	r2, r7
 810b610:	4640      	mov	r0, r8
 810b612:	4798      	blx	r3
 810b614:	6923      	ldr	r3, [r4, #16]
 810b616:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810b61a:	3b01      	subs	r3, #1
 810b61c:	1eb5      	subs	r5, r6, #2
 810b61e:	6123      	str	r3, [r4, #16]
 810b620:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810b624:	463a      	mov	r2, r7
 810b626:	4640      	mov	r0, r8
 810b628:	4798      	blx	r3
 810b62a:	462e      	mov	r6, r5
 810b62c:	6825      	ldr	r5, [r4, #0]
 810b62e:	f015 0510 	ands.w	r5, r5, #16
 810b632:	d158      	bne.n	810b6e6 <_scanf_float+0x412>
 810b634:	7035      	strb	r5, [r6, #0]
 810b636:	6823      	ldr	r3, [r4, #0]
 810b638:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 810b63c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810b640:	d11c      	bne.n	810b67c <_scanf_float+0x3a8>
 810b642:	9b01      	ldr	r3, [sp, #4]
 810b644:	454b      	cmp	r3, r9
 810b646:	eba3 0209 	sub.w	r2, r3, r9
 810b64a:	d124      	bne.n	810b696 <_scanf_float+0x3c2>
 810b64c:	2200      	movs	r2, #0
 810b64e:	4659      	mov	r1, fp
 810b650:	4640      	mov	r0, r8
 810b652:	f000 fed3 	bl	810c3fc <_strtod_r>
 810b656:	9b03      	ldr	r3, [sp, #12]
 810b658:	6821      	ldr	r1, [r4, #0]
 810b65a:	681b      	ldr	r3, [r3, #0]
 810b65c:	f011 0f02 	tst.w	r1, #2
 810b660:	ec57 6b10 	vmov	r6, r7, d0
 810b664:	f103 0204 	add.w	r2, r3, #4
 810b668:	d020      	beq.n	810b6ac <_scanf_float+0x3d8>
 810b66a:	9903      	ldr	r1, [sp, #12]
 810b66c:	600a      	str	r2, [r1, #0]
 810b66e:	681b      	ldr	r3, [r3, #0]
 810b670:	e9c3 6700 	strd	r6, r7, [r3]
 810b674:	68e3      	ldr	r3, [r4, #12]
 810b676:	3301      	adds	r3, #1
 810b678:	60e3      	str	r3, [r4, #12]
 810b67a:	e66c      	b.n	810b356 <_scanf_float+0x82>
 810b67c:	9b04      	ldr	r3, [sp, #16]
 810b67e:	2b00      	cmp	r3, #0
 810b680:	d0e4      	beq.n	810b64c <_scanf_float+0x378>
 810b682:	9905      	ldr	r1, [sp, #20]
 810b684:	230a      	movs	r3, #10
 810b686:	462a      	mov	r2, r5
 810b688:	3101      	adds	r1, #1
 810b68a:	4640      	mov	r0, r8
 810b68c:	f000 ff40 	bl	810c510 <_strtol_r>
 810b690:	9b04      	ldr	r3, [sp, #16]
 810b692:	9e05      	ldr	r6, [sp, #20]
 810b694:	1ac2      	subs	r2, r0, r3
 810b696:	f204 136f 	addw	r3, r4, #367	; 0x16f
 810b69a:	429e      	cmp	r6, r3
 810b69c:	bf28      	it	cs
 810b69e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 810b6a2:	4912      	ldr	r1, [pc, #72]	; (810b6ec <_scanf_float+0x418>)
 810b6a4:	4630      	mov	r0, r6
 810b6a6:	f000 f83b 	bl	810b720 <siprintf>
 810b6aa:	e7cf      	b.n	810b64c <_scanf_float+0x378>
 810b6ac:	f011 0f04 	tst.w	r1, #4
 810b6b0:	9903      	ldr	r1, [sp, #12]
 810b6b2:	600a      	str	r2, [r1, #0]
 810b6b4:	d1db      	bne.n	810b66e <_scanf_float+0x39a>
 810b6b6:	f8d3 8000 	ldr.w	r8, [r3]
 810b6ba:	ee10 2a10 	vmov	r2, s0
 810b6be:	ee10 0a10 	vmov	r0, s0
 810b6c2:	463b      	mov	r3, r7
 810b6c4:	4639      	mov	r1, r7
 810b6c6:	f7f5 fac9 	bl	8100c5c <__aeabi_dcmpun>
 810b6ca:	b128      	cbz	r0, 810b6d8 <_scanf_float+0x404>
 810b6cc:	4808      	ldr	r0, [pc, #32]	; (810b6f0 <_scanf_float+0x41c>)
 810b6ce:	f000 f821 	bl	810b714 <nanf>
 810b6d2:	ed88 0a00 	vstr	s0, [r8]
 810b6d6:	e7cd      	b.n	810b674 <_scanf_float+0x3a0>
 810b6d8:	4630      	mov	r0, r6
 810b6da:	4639      	mov	r1, r7
 810b6dc:	f7f5 fb1c 	bl	8100d18 <__aeabi_d2f>
 810b6e0:	f8c8 0000 	str.w	r0, [r8]
 810b6e4:	e7c6      	b.n	810b674 <_scanf_float+0x3a0>
 810b6e6:	2500      	movs	r5, #0
 810b6e8:	e635      	b.n	810b356 <_scanf_float+0x82>
 810b6ea:	bf00      	nop
 810b6ec:	0810f13d 	.word	0x0810f13d
 810b6f0:	0810f0f3 	.word	0x0810f0f3

0810b6f4 <_sbrk_r>:
 810b6f4:	b538      	push	{r3, r4, r5, lr}
 810b6f6:	4d06      	ldr	r5, [pc, #24]	; (810b710 <_sbrk_r+0x1c>)
 810b6f8:	2300      	movs	r3, #0
 810b6fa:	4604      	mov	r4, r0
 810b6fc:	4608      	mov	r0, r1
 810b6fe:	602b      	str	r3, [r5, #0]
 810b700:	f7f6 f894 	bl	810182c <_sbrk>
 810b704:	1c43      	adds	r3, r0, #1
 810b706:	d102      	bne.n	810b70e <_sbrk_r+0x1a>
 810b708:	682b      	ldr	r3, [r5, #0]
 810b70a:	b103      	cbz	r3, 810b70e <_sbrk_r+0x1a>
 810b70c:	6023      	str	r3, [r4, #0]
 810b70e:	bd38      	pop	{r3, r4, r5, pc}
 810b710:	100006a8 	.word	0x100006a8

0810b714 <nanf>:
 810b714:	ed9f 0a01 	vldr	s0, [pc, #4]	; 810b71c <nanf+0x8>
 810b718:	4770      	bx	lr
 810b71a:	bf00      	nop
 810b71c:	7fc00000 	.word	0x7fc00000

0810b720 <siprintf>:
 810b720:	b40e      	push	{r1, r2, r3}
 810b722:	b500      	push	{lr}
 810b724:	b09c      	sub	sp, #112	; 0x70
 810b726:	ab1d      	add	r3, sp, #116	; 0x74
 810b728:	9002      	str	r0, [sp, #8]
 810b72a:	9006      	str	r0, [sp, #24]
 810b72c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 810b730:	4809      	ldr	r0, [pc, #36]	; (810b758 <siprintf+0x38>)
 810b732:	9107      	str	r1, [sp, #28]
 810b734:	9104      	str	r1, [sp, #16]
 810b736:	4909      	ldr	r1, [pc, #36]	; (810b75c <siprintf+0x3c>)
 810b738:	f853 2b04 	ldr.w	r2, [r3], #4
 810b73c:	9105      	str	r1, [sp, #20]
 810b73e:	6800      	ldr	r0, [r0, #0]
 810b740:	9301      	str	r3, [sp, #4]
 810b742:	a902      	add	r1, sp, #8
 810b744:	f003 f93a 	bl	810e9bc <_svfiprintf_r>
 810b748:	9b02      	ldr	r3, [sp, #8]
 810b74a:	2200      	movs	r2, #0
 810b74c:	701a      	strb	r2, [r3, #0]
 810b74e:	b01c      	add	sp, #112	; 0x70
 810b750:	f85d eb04 	ldr.w	lr, [sp], #4
 810b754:	b003      	add	sp, #12
 810b756:	4770      	bx	lr
 810b758:	100000bc 	.word	0x100000bc
 810b75c:	ffff0208 	.word	0xffff0208

0810b760 <strncmp>:
 810b760:	b510      	push	{r4, lr}
 810b762:	b16a      	cbz	r2, 810b780 <strncmp+0x20>
 810b764:	3901      	subs	r1, #1
 810b766:	1884      	adds	r4, r0, r2
 810b768:	f810 3b01 	ldrb.w	r3, [r0], #1
 810b76c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810b770:	4293      	cmp	r3, r2
 810b772:	d103      	bne.n	810b77c <strncmp+0x1c>
 810b774:	42a0      	cmp	r0, r4
 810b776:	d001      	beq.n	810b77c <strncmp+0x1c>
 810b778:	2b00      	cmp	r3, #0
 810b77a:	d1f5      	bne.n	810b768 <strncmp+0x8>
 810b77c:	1a98      	subs	r0, r3, r2
 810b77e:	bd10      	pop	{r4, pc}
 810b780:	4610      	mov	r0, r2
 810b782:	e7fc      	b.n	810b77e <strncmp+0x1e>

0810b784 <strncpy>:
 810b784:	b510      	push	{r4, lr}
 810b786:	3901      	subs	r1, #1
 810b788:	4603      	mov	r3, r0
 810b78a:	b132      	cbz	r2, 810b79a <strncpy+0x16>
 810b78c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 810b790:	f803 4b01 	strb.w	r4, [r3], #1
 810b794:	3a01      	subs	r2, #1
 810b796:	2c00      	cmp	r4, #0
 810b798:	d1f7      	bne.n	810b78a <strncpy+0x6>
 810b79a:	441a      	add	r2, r3
 810b79c:	2100      	movs	r1, #0
 810b79e:	4293      	cmp	r3, r2
 810b7a0:	d100      	bne.n	810b7a4 <strncpy+0x20>
 810b7a2:	bd10      	pop	{r4, pc}
 810b7a4:	f803 1b01 	strb.w	r1, [r3], #1
 810b7a8:	e7f9      	b.n	810b79e <strncpy+0x1a>

0810b7aa <sulp>:
 810b7aa:	b570      	push	{r4, r5, r6, lr}
 810b7ac:	4604      	mov	r4, r0
 810b7ae:	460d      	mov	r5, r1
 810b7b0:	ec45 4b10 	vmov	d0, r4, r5
 810b7b4:	4616      	mov	r6, r2
 810b7b6:	f002 ff21 	bl	810e5fc <__ulp>
 810b7ba:	ec51 0b10 	vmov	r0, r1, d0
 810b7be:	b17e      	cbz	r6, 810b7e0 <sulp+0x36>
 810b7c0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810b7c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 810b7c8:	2b00      	cmp	r3, #0
 810b7ca:	dd09      	ble.n	810b7e0 <sulp+0x36>
 810b7cc:	051b      	lsls	r3, r3, #20
 810b7ce:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 810b7d2:	2400      	movs	r4, #0
 810b7d4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 810b7d8:	4622      	mov	r2, r4
 810b7da:	462b      	mov	r3, r5
 810b7dc:	f7f4 ffa4 	bl	8100728 <__aeabi_dmul>
 810b7e0:	bd70      	pop	{r4, r5, r6, pc}
 810b7e2:	0000      	movs	r0, r0
 810b7e4:	0000      	movs	r0, r0
	...

0810b7e8 <_strtod_l>:
 810b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b7ec:	b0a3      	sub	sp, #140	; 0x8c
 810b7ee:	461f      	mov	r7, r3
 810b7f0:	2300      	movs	r3, #0
 810b7f2:	931e      	str	r3, [sp, #120]	; 0x78
 810b7f4:	4ba4      	ldr	r3, [pc, #656]	; (810ba88 <_strtod_l+0x2a0>)
 810b7f6:	9219      	str	r2, [sp, #100]	; 0x64
 810b7f8:	681b      	ldr	r3, [r3, #0]
 810b7fa:	9307      	str	r3, [sp, #28]
 810b7fc:	4604      	mov	r4, r0
 810b7fe:	4618      	mov	r0, r3
 810b800:	4688      	mov	r8, r1
 810b802:	f7f4 fd77 	bl	81002f4 <strlen>
 810b806:	f04f 0a00 	mov.w	sl, #0
 810b80a:	4605      	mov	r5, r0
 810b80c:	f04f 0b00 	mov.w	fp, #0
 810b810:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 810b814:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810b816:	781a      	ldrb	r2, [r3, #0]
 810b818:	2a2b      	cmp	r2, #43	; 0x2b
 810b81a:	d04c      	beq.n	810b8b6 <_strtod_l+0xce>
 810b81c:	d839      	bhi.n	810b892 <_strtod_l+0xaa>
 810b81e:	2a0d      	cmp	r2, #13
 810b820:	d832      	bhi.n	810b888 <_strtod_l+0xa0>
 810b822:	2a08      	cmp	r2, #8
 810b824:	d832      	bhi.n	810b88c <_strtod_l+0xa4>
 810b826:	2a00      	cmp	r2, #0
 810b828:	d03c      	beq.n	810b8a4 <_strtod_l+0xbc>
 810b82a:	2300      	movs	r3, #0
 810b82c:	930e      	str	r3, [sp, #56]	; 0x38
 810b82e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 810b830:	7833      	ldrb	r3, [r6, #0]
 810b832:	2b30      	cmp	r3, #48	; 0x30
 810b834:	f040 80b4 	bne.w	810b9a0 <_strtod_l+0x1b8>
 810b838:	7873      	ldrb	r3, [r6, #1]
 810b83a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810b83e:	2b58      	cmp	r3, #88	; 0x58
 810b840:	d16c      	bne.n	810b91c <_strtod_l+0x134>
 810b842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810b844:	9301      	str	r3, [sp, #4]
 810b846:	ab1e      	add	r3, sp, #120	; 0x78
 810b848:	9702      	str	r7, [sp, #8]
 810b84a:	9300      	str	r3, [sp, #0]
 810b84c:	4a8f      	ldr	r2, [pc, #572]	; (810ba8c <_strtod_l+0x2a4>)
 810b84e:	ab1f      	add	r3, sp, #124	; 0x7c
 810b850:	a91d      	add	r1, sp, #116	; 0x74
 810b852:	4620      	mov	r0, r4
 810b854:	f001 ffba 	bl	810d7cc <__gethex>
 810b858:	f010 0707 	ands.w	r7, r0, #7
 810b85c:	4605      	mov	r5, r0
 810b85e:	d005      	beq.n	810b86c <_strtod_l+0x84>
 810b860:	2f06      	cmp	r7, #6
 810b862:	d12a      	bne.n	810b8ba <_strtod_l+0xd2>
 810b864:	3601      	adds	r6, #1
 810b866:	2300      	movs	r3, #0
 810b868:	961d      	str	r6, [sp, #116]	; 0x74
 810b86a:	930e      	str	r3, [sp, #56]	; 0x38
 810b86c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810b86e:	2b00      	cmp	r3, #0
 810b870:	f040 8596 	bne.w	810c3a0 <_strtod_l+0xbb8>
 810b874:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810b876:	b1db      	cbz	r3, 810b8b0 <_strtod_l+0xc8>
 810b878:	4652      	mov	r2, sl
 810b87a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810b87e:	ec43 2b10 	vmov	d0, r2, r3
 810b882:	b023      	add	sp, #140	; 0x8c
 810b884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b888:	2a20      	cmp	r2, #32
 810b88a:	d1ce      	bne.n	810b82a <_strtod_l+0x42>
 810b88c:	3301      	adds	r3, #1
 810b88e:	931d      	str	r3, [sp, #116]	; 0x74
 810b890:	e7c0      	b.n	810b814 <_strtod_l+0x2c>
 810b892:	2a2d      	cmp	r2, #45	; 0x2d
 810b894:	d1c9      	bne.n	810b82a <_strtod_l+0x42>
 810b896:	2201      	movs	r2, #1
 810b898:	920e      	str	r2, [sp, #56]	; 0x38
 810b89a:	1c5a      	adds	r2, r3, #1
 810b89c:	921d      	str	r2, [sp, #116]	; 0x74
 810b89e:	785b      	ldrb	r3, [r3, #1]
 810b8a0:	2b00      	cmp	r3, #0
 810b8a2:	d1c4      	bne.n	810b82e <_strtod_l+0x46>
 810b8a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810b8a6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 810b8aa:	2b00      	cmp	r3, #0
 810b8ac:	f040 8576 	bne.w	810c39c <_strtod_l+0xbb4>
 810b8b0:	4652      	mov	r2, sl
 810b8b2:	465b      	mov	r3, fp
 810b8b4:	e7e3      	b.n	810b87e <_strtod_l+0x96>
 810b8b6:	2200      	movs	r2, #0
 810b8b8:	e7ee      	b.n	810b898 <_strtod_l+0xb0>
 810b8ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 810b8bc:	b13a      	cbz	r2, 810b8ce <_strtod_l+0xe6>
 810b8be:	2135      	movs	r1, #53	; 0x35
 810b8c0:	a820      	add	r0, sp, #128	; 0x80
 810b8c2:	f002 ffa6 	bl	810e812 <__copybits>
 810b8c6:	991e      	ldr	r1, [sp, #120]	; 0x78
 810b8c8:	4620      	mov	r0, r4
 810b8ca:	f002 fb6b 	bl	810dfa4 <_Bfree>
 810b8ce:	3f01      	subs	r7, #1
 810b8d0:	2f05      	cmp	r7, #5
 810b8d2:	d807      	bhi.n	810b8e4 <_strtod_l+0xfc>
 810b8d4:	e8df f007 	tbb	[pc, r7]
 810b8d8:	1d180b0e 	.word	0x1d180b0e
 810b8dc:	030e      	.short	0x030e
 810b8de:	f04f 0b00 	mov.w	fp, #0
 810b8e2:	46da      	mov	sl, fp
 810b8e4:	0728      	lsls	r0, r5, #28
 810b8e6:	d5c1      	bpl.n	810b86c <_strtod_l+0x84>
 810b8e8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 810b8ec:	e7be      	b.n	810b86c <_strtod_l+0x84>
 810b8ee:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 810b8f2:	e7f7      	b.n	810b8e4 <_strtod_l+0xfc>
 810b8f4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 810b8f8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 810b8fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 810b8fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810b902:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810b906:	e7ed      	b.n	810b8e4 <_strtod_l+0xfc>
 810b908:	f8df b184 	ldr.w	fp, [pc, #388]	; 810ba90 <_strtod_l+0x2a8>
 810b90c:	f04f 0a00 	mov.w	sl, #0
 810b910:	e7e8      	b.n	810b8e4 <_strtod_l+0xfc>
 810b912:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 810b916:	f04f 3aff 	mov.w	sl, #4294967295
 810b91a:	e7e3      	b.n	810b8e4 <_strtod_l+0xfc>
 810b91c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810b91e:	1c5a      	adds	r2, r3, #1
 810b920:	921d      	str	r2, [sp, #116]	; 0x74
 810b922:	785b      	ldrb	r3, [r3, #1]
 810b924:	2b30      	cmp	r3, #48	; 0x30
 810b926:	d0f9      	beq.n	810b91c <_strtod_l+0x134>
 810b928:	2b00      	cmp	r3, #0
 810b92a:	d09f      	beq.n	810b86c <_strtod_l+0x84>
 810b92c:	2301      	movs	r3, #1
 810b92e:	f04f 0900 	mov.w	r9, #0
 810b932:	9304      	str	r3, [sp, #16]
 810b934:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810b936:	930a      	str	r3, [sp, #40]	; 0x28
 810b938:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 810b93c:	464f      	mov	r7, r9
 810b93e:	220a      	movs	r2, #10
 810b940:	981d      	ldr	r0, [sp, #116]	; 0x74
 810b942:	7806      	ldrb	r6, [r0, #0]
 810b944:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 810b948:	b2d9      	uxtb	r1, r3
 810b94a:	2909      	cmp	r1, #9
 810b94c:	d92a      	bls.n	810b9a4 <_strtod_l+0x1bc>
 810b94e:	9907      	ldr	r1, [sp, #28]
 810b950:	462a      	mov	r2, r5
 810b952:	f7ff ff05 	bl	810b760 <strncmp>
 810b956:	b398      	cbz	r0, 810b9c0 <_strtod_l+0x1d8>
 810b958:	2000      	movs	r0, #0
 810b95a:	4633      	mov	r3, r6
 810b95c:	463d      	mov	r5, r7
 810b95e:	9007      	str	r0, [sp, #28]
 810b960:	4602      	mov	r2, r0
 810b962:	2b65      	cmp	r3, #101	; 0x65
 810b964:	d001      	beq.n	810b96a <_strtod_l+0x182>
 810b966:	2b45      	cmp	r3, #69	; 0x45
 810b968:	d118      	bne.n	810b99c <_strtod_l+0x1b4>
 810b96a:	b91d      	cbnz	r5, 810b974 <_strtod_l+0x18c>
 810b96c:	9b04      	ldr	r3, [sp, #16]
 810b96e:	4303      	orrs	r3, r0
 810b970:	d098      	beq.n	810b8a4 <_strtod_l+0xbc>
 810b972:	2500      	movs	r5, #0
 810b974:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 810b978:	f108 0301 	add.w	r3, r8, #1
 810b97c:	931d      	str	r3, [sp, #116]	; 0x74
 810b97e:	f898 3001 	ldrb.w	r3, [r8, #1]
 810b982:	2b2b      	cmp	r3, #43	; 0x2b
 810b984:	d075      	beq.n	810ba72 <_strtod_l+0x28a>
 810b986:	2b2d      	cmp	r3, #45	; 0x2d
 810b988:	d07b      	beq.n	810ba82 <_strtod_l+0x29a>
 810b98a:	f04f 0c00 	mov.w	ip, #0
 810b98e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 810b992:	2909      	cmp	r1, #9
 810b994:	f240 8082 	bls.w	810ba9c <_strtod_l+0x2b4>
 810b998:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 810b99c:	2600      	movs	r6, #0
 810b99e:	e09d      	b.n	810badc <_strtod_l+0x2f4>
 810b9a0:	2300      	movs	r3, #0
 810b9a2:	e7c4      	b.n	810b92e <_strtod_l+0x146>
 810b9a4:	2f08      	cmp	r7, #8
 810b9a6:	bfd8      	it	le
 810b9a8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 810b9aa:	f100 0001 	add.w	r0, r0, #1
 810b9ae:	bfda      	itte	le
 810b9b0:	fb02 3301 	mlale	r3, r2, r1, r3
 810b9b4:	9309      	strle	r3, [sp, #36]	; 0x24
 810b9b6:	fb02 3909 	mlagt	r9, r2, r9, r3
 810b9ba:	3701      	adds	r7, #1
 810b9bc:	901d      	str	r0, [sp, #116]	; 0x74
 810b9be:	e7bf      	b.n	810b940 <_strtod_l+0x158>
 810b9c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810b9c2:	195a      	adds	r2, r3, r5
 810b9c4:	921d      	str	r2, [sp, #116]	; 0x74
 810b9c6:	5d5b      	ldrb	r3, [r3, r5]
 810b9c8:	2f00      	cmp	r7, #0
 810b9ca:	d037      	beq.n	810ba3c <_strtod_l+0x254>
 810b9cc:	9007      	str	r0, [sp, #28]
 810b9ce:	463d      	mov	r5, r7
 810b9d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 810b9d4:	2a09      	cmp	r2, #9
 810b9d6:	d912      	bls.n	810b9fe <_strtod_l+0x216>
 810b9d8:	2201      	movs	r2, #1
 810b9da:	e7c2      	b.n	810b962 <_strtod_l+0x17a>
 810b9dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810b9de:	1c5a      	adds	r2, r3, #1
 810b9e0:	921d      	str	r2, [sp, #116]	; 0x74
 810b9e2:	785b      	ldrb	r3, [r3, #1]
 810b9e4:	3001      	adds	r0, #1
 810b9e6:	2b30      	cmp	r3, #48	; 0x30
 810b9e8:	d0f8      	beq.n	810b9dc <_strtod_l+0x1f4>
 810b9ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 810b9ee:	2a08      	cmp	r2, #8
 810b9f0:	f200 84db 	bhi.w	810c3aa <_strtod_l+0xbc2>
 810b9f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 810b9f6:	9007      	str	r0, [sp, #28]
 810b9f8:	2000      	movs	r0, #0
 810b9fa:	920a      	str	r2, [sp, #40]	; 0x28
 810b9fc:	4605      	mov	r5, r0
 810b9fe:	3b30      	subs	r3, #48	; 0x30
 810ba00:	f100 0201 	add.w	r2, r0, #1
 810ba04:	d014      	beq.n	810ba30 <_strtod_l+0x248>
 810ba06:	9907      	ldr	r1, [sp, #28]
 810ba08:	4411      	add	r1, r2
 810ba0a:	9107      	str	r1, [sp, #28]
 810ba0c:	462a      	mov	r2, r5
 810ba0e:	eb00 0e05 	add.w	lr, r0, r5
 810ba12:	210a      	movs	r1, #10
 810ba14:	4572      	cmp	r2, lr
 810ba16:	d113      	bne.n	810ba40 <_strtod_l+0x258>
 810ba18:	182a      	adds	r2, r5, r0
 810ba1a:	2a08      	cmp	r2, #8
 810ba1c:	f105 0501 	add.w	r5, r5, #1
 810ba20:	4405      	add	r5, r0
 810ba22:	dc1c      	bgt.n	810ba5e <_strtod_l+0x276>
 810ba24:	9909      	ldr	r1, [sp, #36]	; 0x24
 810ba26:	220a      	movs	r2, #10
 810ba28:	fb02 3301 	mla	r3, r2, r1, r3
 810ba2c:	9309      	str	r3, [sp, #36]	; 0x24
 810ba2e:	2200      	movs	r2, #0
 810ba30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810ba32:	1c59      	adds	r1, r3, #1
 810ba34:	911d      	str	r1, [sp, #116]	; 0x74
 810ba36:	785b      	ldrb	r3, [r3, #1]
 810ba38:	4610      	mov	r0, r2
 810ba3a:	e7c9      	b.n	810b9d0 <_strtod_l+0x1e8>
 810ba3c:	4638      	mov	r0, r7
 810ba3e:	e7d2      	b.n	810b9e6 <_strtod_l+0x1fe>
 810ba40:	2a08      	cmp	r2, #8
 810ba42:	dc04      	bgt.n	810ba4e <_strtod_l+0x266>
 810ba44:	9e09      	ldr	r6, [sp, #36]	; 0x24
 810ba46:	434e      	muls	r6, r1
 810ba48:	9609      	str	r6, [sp, #36]	; 0x24
 810ba4a:	3201      	adds	r2, #1
 810ba4c:	e7e2      	b.n	810ba14 <_strtod_l+0x22c>
 810ba4e:	f102 0c01 	add.w	ip, r2, #1
 810ba52:	f1bc 0f10 	cmp.w	ip, #16
 810ba56:	bfd8      	it	le
 810ba58:	fb01 f909 	mulle.w	r9, r1, r9
 810ba5c:	e7f5      	b.n	810ba4a <_strtod_l+0x262>
 810ba5e:	2d10      	cmp	r5, #16
 810ba60:	bfdc      	itt	le
 810ba62:	220a      	movle	r2, #10
 810ba64:	fb02 3909 	mlale	r9, r2, r9, r3
 810ba68:	e7e1      	b.n	810ba2e <_strtod_l+0x246>
 810ba6a:	2300      	movs	r3, #0
 810ba6c:	9307      	str	r3, [sp, #28]
 810ba6e:	2201      	movs	r2, #1
 810ba70:	e77c      	b.n	810b96c <_strtod_l+0x184>
 810ba72:	f04f 0c00 	mov.w	ip, #0
 810ba76:	f108 0302 	add.w	r3, r8, #2
 810ba7a:	931d      	str	r3, [sp, #116]	; 0x74
 810ba7c:	f898 3002 	ldrb.w	r3, [r8, #2]
 810ba80:	e785      	b.n	810b98e <_strtod_l+0x1a6>
 810ba82:	f04f 0c01 	mov.w	ip, #1
 810ba86:	e7f6      	b.n	810ba76 <_strtod_l+0x28e>
 810ba88:	0810f3fc 	.word	0x0810f3fc
 810ba8c:	0810f144 	.word	0x0810f144
 810ba90:	7ff00000 	.word	0x7ff00000
 810ba94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810ba96:	1c59      	adds	r1, r3, #1
 810ba98:	911d      	str	r1, [sp, #116]	; 0x74
 810ba9a:	785b      	ldrb	r3, [r3, #1]
 810ba9c:	2b30      	cmp	r3, #48	; 0x30
 810ba9e:	d0f9      	beq.n	810ba94 <_strtod_l+0x2ac>
 810baa0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 810baa4:	2908      	cmp	r1, #8
 810baa6:	f63f af79 	bhi.w	810b99c <_strtod_l+0x1b4>
 810baaa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 810baae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810bab0:	9308      	str	r3, [sp, #32]
 810bab2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810bab4:	1c59      	adds	r1, r3, #1
 810bab6:	911d      	str	r1, [sp, #116]	; 0x74
 810bab8:	785b      	ldrb	r3, [r3, #1]
 810baba:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 810babe:	2e09      	cmp	r6, #9
 810bac0:	d937      	bls.n	810bb32 <_strtod_l+0x34a>
 810bac2:	9e08      	ldr	r6, [sp, #32]
 810bac4:	1b89      	subs	r1, r1, r6
 810bac6:	2908      	cmp	r1, #8
 810bac8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 810bacc:	dc02      	bgt.n	810bad4 <_strtod_l+0x2ec>
 810bace:	4576      	cmp	r6, lr
 810bad0:	bfa8      	it	ge
 810bad2:	4676      	movge	r6, lr
 810bad4:	f1bc 0f00 	cmp.w	ip, #0
 810bad8:	d000      	beq.n	810badc <_strtod_l+0x2f4>
 810bada:	4276      	negs	r6, r6
 810badc:	2d00      	cmp	r5, #0
 810bade:	d14f      	bne.n	810bb80 <_strtod_l+0x398>
 810bae0:	9904      	ldr	r1, [sp, #16]
 810bae2:	4301      	orrs	r1, r0
 810bae4:	f47f aec2 	bne.w	810b86c <_strtod_l+0x84>
 810bae8:	2a00      	cmp	r2, #0
 810baea:	f47f aedb 	bne.w	810b8a4 <_strtod_l+0xbc>
 810baee:	2b69      	cmp	r3, #105	; 0x69
 810baf0:	d027      	beq.n	810bb42 <_strtod_l+0x35a>
 810baf2:	dc24      	bgt.n	810bb3e <_strtod_l+0x356>
 810baf4:	2b49      	cmp	r3, #73	; 0x49
 810baf6:	d024      	beq.n	810bb42 <_strtod_l+0x35a>
 810baf8:	2b4e      	cmp	r3, #78	; 0x4e
 810bafa:	f47f aed3 	bne.w	810b8a4 <_strtod_l+0xbc>
 810bafe:	499e      	ldr	r1, [pc, #632]	; (810bd78 <_strtod_l+0x590>)
 810bb00:	a81d      	add	r0, sp, #116	; 0x74
 810bb02:	f002 f8bb 	bl	810dc7c <__match>
 810bb06:	2800      	cmp	r0, #0
 810bb08:	f43f aecc 	beq.w	810b8a4 <_strtod_l+0xbc>
 810bb0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810bb0e:	781b      	ldrb	r3, [r3, #0]
 810bb10:	2b28      	cmp	r3, #40	; 0x28
 810bb12:	d12d      	bne.n	810bb70 <_strtod_l+0x388>
 810bb14:	4999      	ldr	r1, [pc, #612]	; (810bd7c <_strtod_l+0x594>)
 810bb16:	aa20      	add	r2, sp, #128	; 0x80
 810bb18:	a81d      	add	r0, sp, #116	; 0x74
 810bb1a:	f002 f8c3 	bl	810dca4 <__hexnan>
 810bb1e:	2805      	cmp	r0, #5
 810bb20:	d126      	bne.n	810bb70 <_strtod_l+0x388>
 810bb22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810bb24:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 810bb28:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 810bb2c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 810bb30:	e69c      	b.n	810b86c <_strtod_l+0x84>
 810bb32:	210a      	movs	r1, #10
 810bb34:	fb01 3e0e 	mla	lr, r1, lr, r3
 810bb38:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 810bb3c:	e7b9      	b.n	810bab2 <_strtod_l+0x2ca>
 810bb3e:	2b6e      	cmp	r3, #110	; 0x6e
 810bb40:	e7db      	b.n	810bafa <_strtod_l+0x312>
 810bb42:	498f      	ldr	r1, [pc, #572]	; (810bd80 <_strtod_l+0x598>)
 810bb44:	a81d      	add	r0, sp, #116	; 0x74
 810bb46:	f002 f899 	bl	810dc7c <__match>
 810bb4a:	2800      	cmp	r0, #0
 810bb4c:	f43f aeaa 	beq.w	810b8a4 <_strtod_l+0xbc>
 810bb50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810bb52:	498c      	ldr	r1, [pc, #560]	; (810bd84 <_strtod_l+0x59c>)
 810bb54:	3b01      	subs	r3, #1
 810bb56:	a81d      	add	r0, sp, #116	; 0x74
 810bb58:	931d      	str	r3, [sp, #116]	; 0x74
 810bb5a:	f002 f88f 	bl	810dc7c <__match>
 810bb5e:	b910      	cbnz	r0, 810bb66 <_strtod_l+0x37e>
 810bb60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810bb62:	3301      	adds	r3, #1
 810bb64:	931d      	str	r3, [sp, #116]	; 0x74
 810bb66:	f8df b22c 	ldr.w	fp, [pc, #556]	; 810bd94 <_strtod_l+0x5ac>
 810bb6a:	f04f 0a00 	mov.w	sl, #0
 810bb6e:	e67d      	b.n	810b86c <_strtod_l+0x84>
 810bb70:	4885      	ldr	r0, [pc, #532]	; (810bd88 <_strtod_l+0x5a0>)
 810bb72:	f7fe fcb9 	bl	810a4e8 <nan>
 810bb76:	ed8d 0b04 	vstr	d0, [sp, #16]
 810bb7a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 810bb7e:	e675      	b.n	810b86c <_strtod_l+0x84>
 810bb80:	9b07      	ldr	r3, [sp, #28]
 810bb82:	9809      	ldr	r0, [sp, #36]	; 0x24
 810bb84:	1af3      	subs	r3, r6, r3
 810bb86:	2f00      	cmp	r7, #0
 810bb88:	bf08      	it	eq
 810bb8a:	462f      	moveq	r7, r5
 810bb8c:	2d10      	cmp	r5, #16
 810bb8e:	9308      	str	r3, [sp, #32]
 810bb90:	46a8      	mov	r8, r5
 810bb92:	bfa8      	it	ge
 810bb94:	f04f 0810 	movge.w	r8, #16
 810bb98:	f7f4 fd4c 	bl	8100634 <__aeabi_ui2d>
 810bb9c:	2d09      	cmp	r5, #9
 810bb9e:	4682      	mov	sl, r0
 810bba0:	468b      	mov	fp, r1
 810bba2:	dd13      	ble.n	810bbcc <_strtod_l+0x3e4>
 810bba4:	4b79      	ldr	r3, [pc, #484]	; (810bd8c <_strtod_l+0x5a4>)
 810bba6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 810bbaa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 810bbae:	f7f4 fdbb 	bl	8100728 <__aeabi_dmul>
 810bbb2:	4682      	mov	sl, r0
 810bbb4:	4648      	mov	r0, r9
 810bbb6:	468b      	mov	fp, r1
 810bbb8:	f7f4 fd3c 	bl	8100634 <__aeabi_ui2d>
 810bbbc:	4602      	mov	r2, r0
 810bbbe:	460b      	mov	r3, r1
 810bbc0:	4650      	mov	r0, sl
 810bbc2:	4659      	mov	r1, fp
 810bbc4:	f7f4 fbfa 	bl	81003bc <__adddf3>
 810bbc8:	4682      	mov	sl, r0
 810bbca:	468b      	mov	fp, r1
 810bbcc:	2d0f      	cmp	r5, #15
 810bbce:	dc38      	bgt.n	810bc42 <_strtod_l+0x45a>
 810bbd0:	9b08      	ldr	r3, [sp, #32]
 810bbd2:	2b00      	cmp	r3, #0
 810bbd4:	f43f ae4a 	beq.w	810b86c <_strtod_l+0x84>
 810bbd8:	dd24      	ble.n	810bc24 <_strtod_l+0x43c>
 810bbda:	2b16      	cmp	r3, #22
 810bbdc:	dc0b      	bgt.n	810bbf6 <_strtod_l+0x40e>
 810bbde:	4d6b      	ldr	r5, [pc, #428]	; (810bd8c <_strtod_l+0x5a4>)
 810bbe0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 810bbe4:	e9d5 0100 	ldrd	r0, r1, [r5]
 810bbe8:	4652      	mov	r2, sl
 810bbea:	465b      	mov	r3, fp
 810bbec:	f7f4 fd9c 	bl	8100728 <__aeabi_dmul>
 810bbf0:	4682      	mov	sl, r0
 810bbf2:	468b      	mov	fp, r1
 810bbf4:	e63a      	b.n	810b86c <_strtod_l+0x84>
 810bbf6:	9a08      	ldr	r2, [sp, #32]
 810bbf8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 810bbfc:	4293      	cmp	r3, r2
 810bbfe:	db20      	blt.n	810bc42 <_strtod_l+0x45a>
 810bc00:	4c62      	ldr	r4, [pc, #392]	; (810bd8c <_strtod_l+0x5a4>)
 810bc02:	f1c5 050f 	rsb	r5, r5, #15
 810bc06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810bc0a:	4652      	mov	r2, sl
 810bc0c:	465b      	mov	r3, fp
 810bc0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810bc12:	f7f4 fd89 	bl	8100728 <__aeabi_dmul>
 810bc16:	9b08      	ldr	r3, [sp, #32]
 810bc18:	1b5d      	subs	r5, r3, r5
 810bc1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810bc1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 810bc22:	e7e3      	b.n	810bbec <_strtod_l+0x404>
 810bc24:	9b08      	ldr	r3, [sp, #32]
 810bc26:	3316      	adds	r3, #22
 810bc28:	db0b      	blt.n	810bc42 <_strtod_l+0x45a>
 810bc2a:	9b07      	ldr	r3, [sp, #28]
 810bc2c:	4a57      	ldr	r2, [pc, #348]	; (810bd8c <_strtod_l+0x5a4>)
 810bc2e:	1b9e      	subs	r6, r3, r6
 810bc30:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 810bc34:	e9d6 2300 	ldrd	r2, r3, [r6]
 810bc38:	4650      	mov	r0, sl
 810bc3a:	4659      	mov	r1, fp
 810bc3c:	f7f4 fe9e 	bl	810097c <__aeabi_ddiv>
 810bc40:	e7d6      	b.n	810bbf0 <_strtod_l+0x408>
 810bc42:	9b08      	ldr	r3, [sp, #32]
 810bc44:	eba5 0808 	sub.w	r8, r5, r8
 810bc48:	4498      	add	r8, r3
 810bc4a:	f1b8 0f00 	cmp.w	r8, #0
 810bc4e:	dd71      	ble.n	810bd34 <_strtod_l+0x54c>
 810bc50:	f018 030f 	ands.w	r3, r8, #15
 810bc54:	d00a      	beq.n	810bc6c <_strtod_l+0x484>
 810bc56:	494d      	ldr	r1, [pc, #308]	; (810bd8c <_strtod_l+0x5a4>)
 810bc58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810bc5c:	4652      	mov	r2, sl
 810bc5e:	465b      	mov	r3, fp
 810bc60:	e9d1 0100 	ldrd	r0, r1, [r1]
 810bc64:	f7f4 fd60 	bl	8100728 <__aeabi_dmul>
 810bc68:	4682      	mov	sl, r0
 810bc6a:	468b      	mov	fp, r1
 810bc6c:	f038 080f 	bics.w	r8, r8, #15
 810bc70:	d04d      	beq.n	810bd0e <_strtod_l+0x526>
 810bc72:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 810bc76:	dd22      	ble.n	810bcbe <_strtod_l+0x4d6>
 810bc78:	2500      	movs	r5, #0
 810bc7a:	462e      	mov	r6, r5
 810bc7c:	9509      	str	r5, [sp, #36]	; 0x24
 810bc7e:	9507      	str	r5, [sp, #28]
 810bc80:	2322      	movs	r3, #34	; 0x22
 810bc82:	f8df b110 	ldr.w	fp, [pc, #272]	; 810bd94 <_strtod_l+0x5ac>
 810bc86:	6023      	str	r3, [r4, #0]
 810bc88:	f04f 0a00 	mov.w	sl, #0
 810bc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810bc8e:	2b00      	cmp	r3, #0
 810bc90:	f43f adec 	beq.w	810b86c <_strtod_l+0x84>
 810bc94:	991e      	ldr	r1, [sp, #120]	; 0x78
 810bc96:	4620      	mov	r0, r4
 810bc98:	f002 f984 	bl	810dfa4 <_Bfree>
 810bc9c:	9907      	ldr	r1, [sp, #28]
 810bc9e:	4620      	mov	r0, r4
 810bca0:	f002 f980 	bl	810dfa4 <_Bfree>
 810bca4:	4631      	mov	r1, r6
 810bca6:	4620      	mov	r0, r4
 810bca8:	f002 f97c 	bl	810dfa4 <_Bfree>
 810bcac:	9909      	ldr	r1, [sp, #36]	; 0x24
 810bcae:	4620      	mov	r0, r4
 810bcb0:	f002 f978 	bl	810dfa4 <_Bfree>
 810bcb4:	4629      	mov	r1, r5
 810bcb6:	4620      	mov	r0, r4
 810bcb8:	f002 f974 	bl	810dfa4 <_Bfree>
 810bcbc:	e5d6      	b.n	810b86c <_strtod_l+0x84>
 810bcbe:	2300      	movs	r3, #0
 810bcc0:	ea4f 1828 	mov.w	r8, r8, asr #4
 810bcc4:	4650      	mov	r0, sl
 810bcc6:	4659      	mov	r1, fp
 810bcc8:	4699      	mov	r9, r3
 810bcca:	f1b8 0f01 	cmp.w	r8, #1
 810bcce:	dc21      	bgt.n	810bd14 <_strtod_l+0x52c>
 810bcd0:	b10b      	cbz	r3, 810bcd6 <_strtod_l+0x4ee>
 810bcd2:	4682      	mov	sl, r0
 810bcd4:	468b      	mov	fp, r1
 810bcd6:	4b2e      	ldr	r3, [pc, #184]	; (810bd90 <_strtod_l+0x5a8>)
 810bcd8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 810bcdc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 810bce0:	4652      	mov	r2, sl
 810bce2:	465b      	mov	r3, fp
 810bce4:	e9d9 0100 	ldrd	r0, r1, [r9]
 810bce8:	f7f4 fd1e 	bl	8100728 <__aeabi_dmul>
 810bcec:	4b29      	ldr	r3, [pc, #164]	; (810bd94 <_strtod_l+0x5ac>)
 810bcee:	460a      	mov	r2, r1
 810bcf0:	400b      	ands	r3, r1
 810bcf2:	4929      	ldr	r1, [pc, #164]	; (810bd98 <_strtod_l+0x5b0>)
 810bcf4:	428b      	cmp	r3, r1
 810bcf6:	4682      	mov	sl, r0
 810bcf8:	d8be      	bhi.n	810bc78 <_strtod_l+0x490>
 810bcfa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 810bcfe:	428b      	cmp	r3, r1
 810bd00:	bf86      	itte	hi
 810bd02:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 810bd9c <_strtod_l+0x5b4>
 810bd06:	f04f 3aff 	movhi.w	sl, #4294967295
 810bd0a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 810bd0e:	2300      	movs	r3, #0
 810bd10:	9304      	str	r3, [sp, #16]
 810bd12:	e081      	b.n	810be18 <_strtod_l+0x630>
 810bd14:	f018 0f01 	tst.w	r8, #1
 810bd18:	d007      	beq.n	810bd2a <_strtod_l+0x542>
 810bd1a:	4b1d      	ldr	r3, [pc, #116]	; (810bd90 <_strtod_l+0x5a8>)
 810bd1c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 810bd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bd24:	f7f4 fd00 	bl	8100728 <__aeabi_dmul>
 810bd28:	2301      	movs	r3, #1
 810bd2a:	f109 0901 	add.w	r9, r9, #1
 810bd2e:	ea4f 0868 	mov.w	r8, r8, asr #1
 810bd32:	e7ca      	b.n	810bcca <_strtod_l+0x4e2>
 810bd34:	d0eb      	beq.n	810bd0e <_strtod_l+0x526>
 810bd36:	f1c8 0800 	rsb	r8, r8, #0
 810bd3a:	f018 020f 	ands.w	r2, r8, #15
 810bd3e:	d00a      	beq.n	810bd56 <_strtod_l+0x56e>
 810bd40:	4b12      	ldr	r3, [pc, #72]	; (810bd8c <_strtod_l+0x5a4>)
 810bd42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810bd46:	4650      	mov	r0, sl
 810bd48:	4659      	mov	r1, fp
 810bd4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bd4e:	f7f4 fe15 	bl	810097c <__aeabi_ddiv>
 810bd52:	4682      	mov	sl, r0
 810bd54:	468b      	mov	fp, r1
 810bd56:	ea5f 1828 	movs.w	r8, r8, asr #4
 810bd5a:	d0d8      	beq.n	810bd0e <_strtod_l+0x526>
 810bd5c:	f1b8 0f1f 	cmp.w	r8, #31
 810bd60:	dd1e      	ble.n	810bda0 <_strtod_l+0x5b8>
 810bd62:	2500      	movs	r5, #0
 810bd64:	462e      	mov	r6, r5
 810bd66:	9509      	str	r5, [sp, #36]	; 0x24
 810bd68:	9507      	str	r5, [sp, #28]
 810bd6a:	2322      	movs	r3, #34	; 0x22
 810bd6c:	f04f 0a00 	mov.w	sl, #0
 810bd70:	f04f 0b00 	mov.w	fp, #0
 810bd74:	6023      	str	r3, [r4, #0]
 810bd76:	e789      	b.n	810bc8c <_strtod_l+0x4a4>
 810bd78:	0810f116 	.word	0x0810f116
 810bd7c:	0810f158 	.word	0x0810f158
 810bd80:	0810f10e 	.word	0x0810f10e
 810bd84:	0810f29c 	.word	0x0810f29c
 810bd88:	0810f0f3 	.word	0x0810f0f3
 810bd8c:	0810f498 	.word	0x0810f498
 810bd90:	0810f470 	.word	0x0810f470
 810bd94:	7ff00000 	.word	0x7ff00000
 810bd98:	7ca00000 	.word	0x7ca00000
 810bd9c:	7fefffff 	.word	0x7fefffff
 810bda0:	f018 0310 	ands.w	r3, r8, #16
 810bda4:	bf18      	it	ne
 810bda6:	236a      	movne	r3, #106	; 0x6a
 810bda8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 810c160 <_strtod_l+0x978>
 810bdac:	9304      	str	r3, [sp, #16]
 810bdae:	4650      	mov	r0, sl
 810bdb0:	4659      	mov	r1, fp
 810bdb2:	2300      	movs	r3, #0
 810bdb4:	f018 0f01 	tst.w	r8, #1
 810bdb8:	d004      	beq.n	810bdc4 <_strtod_l+0x5dc>
 810bdba:	e9d9 2300 	ldrd	r2, r3, [r9]
 810bdbe:	f7f4 fcb3 	bl	8100728 <__aeabi_dmul>
 810bdc2:	2301      	movs	r3, #1
 810bdc4:	ea5f 0868 	movs.w	r8, r8, asr #1
 810bdc8:	f109 0908 	add.w	r9, r9, #8
 810bdcc:	d1f2      	bne.n	810bdb4 <_strtod_l+0x5cc>
 810bdce:	b10b      	cbz	r3, 810bdd4 <_strtod_l+0x5ec>
 810bdd0:	4682      	mov	sl, r0
 810bdd2:	468b      	mov	fp, r1
 810bdd4:	9b04      	ldr	r3, [sp, #16]
 810bdd6:	b1bb      	cbz	r3, 810be08 <_strtod_l+0x620>
 810bdd8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 810bddc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 810bde0:	2b00      	cmp	r3, #0
 810bde2:	4659      	mov	r1, fp
 810bde4:	dd10      	ble.n	810be08 <_strtod_l+0x620>
 810bde6:	2b1f      	cmp	r3, #31
 810bde8:	f340 8128 	ble.w	810c03c <_strtod_l+0x854>
 810bdec:	2b34      	cmp	r3, #52	; 0x34
 810bdee:	bfde      	ittt	le
 810bdf0:	3b20      	suble	r3, #32
 810bdf2:	f04f 32ff 	movle.w	r2, #4294967295
 810bdf6:	fa02 f303 	lslle.w	r3, r2, r3
 810bdfa:	f04f 0a00 	mov.w	sl, #0
 810bdfe:	bfcc      	ite	gt
 810be00:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 810be04:	ea03 0b01 	andle.w	fp, r3, r1
 810be08:	2200      	movs	r2, #0
 810be0a:	2300      	movs	r3, #0
 810be0c:	4650      	mov	r0, sl
 810be0e:	4659      	mov	r1, fp
 810be10:	f7f4 fef2 	bl	8100bf8 <__aeabi_dcmpeq>
 810be14:	2800      	cmp	r0, #0
 810be16:	d1a4      	bne.n	810bd62 <_strtod_l+0x57a>
 810be18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810be1a:	9300      	str	r3, [sp, #0]
 810be1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 810be1e:	462b      	mov	r3, r5
 810be20:	463a      	mov	r2, r7
 810be22:	4620      	mov	r0, r4
 810be24:	f002 f92a 	bl	810e07c <__s2b>
 810be28:	9009      	str	r0, [sp, #36]	; 0x24
 810be2a:	2800      	cmp	r0, #0
 810be2c:	f43f af24 	beq.w	810bc78 <_strtod_l+0x490>
 810be30:	9b07      	ldr	r3, [sp, #28]
 810be32:	1b9e      	subs	r6, r3, r6
 810be34:	9b08      	ldr	r3, [sp, #32]
 810be36:	2b00      	cmp	r3, #0
 810be38:	bfb4      	ite	lt
 810be3a:	4633      	movlt	r3, r6
 810be3c:	2300      	movge	r3, #0
 810be3e:	9310      	str	r3, [sp, #64]	; 0x40
 810be40:	9b08      	ldr	r3, [sp, #32]
 810be42:	2500      	movs	r5, #0
 810be44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 810be48:	9318      	str	r3, [sp, #96]	; 0x60
 810be4a:	462e      	mov	r6, r5
 810be4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810be4e:	4620      	mov	r0, r4
 810be50:	6859      	ldr	r1, [r3, #4]
 810be52:	f002 f867 	bl	810df24 <_Balloc>
 810be56:	9007      	str	r0, [sp, #28]
 810be58:	2800      	cmp	r0, #0
 810be5a:	f43f af11 	beq.w	810bc80 <_strtod_l+0x498>
 810be5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810be60:	691a      	ldr	r2, [r3, #16]
 810be62:	3202      	adds	r2, #2
 810be64:	f103 010c 	add.w	r1, r3, #12
 810be68:	0092      	lsls	r2, r2, #2
 810be6a:	300c      	adds	r0, #12
 810be6c:	f7fe fbae 	bl	810a5cc <memcpy>
 810be70:	ec4b ab10 	vmov	d0, sl, fp
 810be74:	aa20      	add	r2, sp, #128	; 0x80
 810be76:	a91f      	add	r1, sp, #124	; 0x7c
 810be78:	4620      	mov	r0, r4
 810be7a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 810be7e:	f002 fc39 	bl	810e6f4 <__d2b>
 810be82:	901e      	str	r0, [sp, #120]	; 0x78
 810be84:	2800      	cmp	r0, #0
 810be86:	f43f aefb 	beq.w	810bc80 <_strtod_l+0x498>
 810be8a:	2101      	movs	r1, #1
 810be8c:	4620      	mov	r0, r4
 810be8e:	f002 f98f 	bl	810e1b0 <__i2b>
 810be92:	4606      	mov	r6, r0
 810be94:	2800      	cmp	r0, #0
 810be96:	f43f aef3 	beq.w	810bc80 <_strtod_l+0x498>
 810be9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 810be9c:	9904      	ldr	r1, [sp, #16]
 810be9e:	2b00      	cmp	r3, #0
 810bea0:	bfab      	itete	ge
 810bea2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 810bea4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 810bea6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 810bea8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 810beac:	bfac      	ite	ge
 810beae:	eb03 0902 	addge.w	r9, r3, r2
 810beb2:	1ad7      	sublt	r7, r2, r3
 810beb4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 810beb6:	eba3 0801 	sub.w	r8, r3, r1
 810beba:	4490      	add	r8, r2
 810bebc:	4ba3      	ldr	r3, [pc, #652]	; (810c14c <_strtod_l+0x964>)
 810bebe:	f108 38ff 	add.w	r8, r8, #4294967295
 810bec2:	4598      	cmp	r8, r3
 810bec4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 810bec8:	f280 80cc 	bge.w	810c064 <_strtod_l+0x87c>
 810becc:	eba3 0308 	sub.w	r3, r3, r8
 810bed0:	2b1f      	cmp	r3, #31
 810bed2:	eba2 0203 	sub.w	r2, r2, r3
 810bed6:	f04f 0101 	mov.w	r1, #1
 810beda:	f300 80b6 	bgt.w	810c04a <_strtod_l+0x862>
 810bede:	fa01 f303 	lsl.w	r3, r1, r3
 810bee2:	9311      	str	r3, [sp, #68]	; 0x44
 810bee4:	2300      	movs	r3, #0
 810bee6:	930c      	str	r3, [sp, #48]	; 0x30
 810bee8:	eb09 0802 	add.w	r8, r9, r2
 810beec:	9b04      	ldr	r3, [sp, #16]
 810beee:	45c1      	cmp	r9, r8
 810bef0:	4417      	add	r7, r2
 810bef2:	441f      	add	r7, r3
 810bef4:	464b      	mov	r3, r9
 810bef6:	bfa8      	it	ge
 810bef8:	4643      	movge	r3, r8
 810befa:	42bb      	cmp	r3, r7
 810befc:	bfa8      	it	ge
 810befe:	463b      	movge	r3, r7
 810bf00:	2b00      	cmp	r3, #0
 810bf02:	bfc2      	ittt	gt
 810bf04:	eba8 0803 	subgt.w	r8, r8, r3
 810bf08:	1aff      	subgt	r7, r7, r3
 810bf0a:	eba9 0903 	subgt.w	r9, r9, r3
 810bf0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810bf10:	2b00      	cmp	r3, #0
 810bf12:	dd17      	ble.n	810bf44 <_strtod_l+0x75c>
 810bf14:	4631      	mov	r1, r6
 810bf16:	461a      	mov	r2, r3
 810bf18:	4620      	mov	r0, r4
 810bf1a:	f002 fa05 	bl	810e328 <__pow5mult>
 810bf1e:	4606      	mov	r6, r0
 810bf20:	2800      	cmp	r0, #0
 810bf22:	f43f aead 	beq.w	810bc80 <_strtod_l+0x498>
 810bf26:	4601      	mov	r1, r0
 810bf28:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 810bf2a:	4620      	mov	r0, r4
 810bf2c:	f002 f956 	bl	810e1dc <__multiply>
 810bf30:	900f      	str	r0, [sp, #60]	; 0x3c
 810bf32:	2800      	cmp	r0, #0
 810bf34:	f43f aea4 	beq.w	810bc80 <_strtod_l+0x498>
 810bf38:	991e      	ldr	r1, [sp, #120]	; 0x78
 810bf3a:	4620      	mov	r0, r4
 810bf3c:	f002 f832 	bl	810dfa4 <_Bfree>
 810bf40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810bf42:	931e      	str	r3, [sp, #120]	; 0x78
 810bf44:	f1b8 0f00 	cmp.w	r8, #0
 810bf48:	f300 8091 	bgt.w	810c06e <_strtod_l+0x886>
 810bf4c:	9b08      	ldr	r3, [sp, #32]
 810bf4e:	2b00      	cmp	r3, #0
 810bf50:	dd08      	ble.n	810bf64 <_strtod_l+0x77c>
 810bf52:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810bf54:	9907      	ldr	r1, [sp, #28]
 810bf56:	4620      	mov	r0, r4
 810bf58:	f002 f9e6 	bl	810e328 <__pow5mult>
 810bf5c:	9007      	str	r0, [sp, #28]
 810bf5e:	2800      	cmp	r0, #0
 810bf60:	f43f ae8e 	beq.w	810bc80 <_strtod_l+0x498>
 810bf64:	2f00      	cmp	r7, #0
 810bf66:	dd08      	ble.n	810bf7a <_strtod_l+0x792>
 810bf68:	9907      	ldr	r1, [sp, #28]
 810bf6a:	463a      	mov	r2, r7
 810bf6c:	4620      	mov	r0, r4
 810bf6e:	f002 fa35 	bl	810e3dc <__lshift>
 810bf72:	9007      	str	r0, [sp, #28]
 810bf74:	2800      	cmp	r0, #0
 810bf76:	f43f ae83 	beq.w	810bc80 <_strtod_l+0x498>
 810bf7a:	f1b9 0f00 	cmp.w	r9, #0
 810bf7e:	dd08      	ble.n	810bf92 <_strtod_l+0x7aa>
 810bf80:	4631      	mov	r1, r6
 810bf82:	464a      	mov	r2, r9
 810bf84:	4620      	mov	r0, r4
 810bf86:	f002 fa29 	bl	810e3dc <__lshift>
 810bf8a:	4606      	mov	r6, r0
 810bf8c:	2800      	cmp	r0, #0
 810bf8e:	f43f ae77 	beq.w	810bc80 <_strtod_l+0x498>
 810bf92:	9a07      	ldr	r2, [sp, #28]
 810bf94:	991e      	ldr	r1, [sp, #120]	; 0x78
 810bf96:	4620      	mov	r0, r4
 810bf98:	f002 faa8 	bl	810e4ec <__mdiff>
 810bf9c:	4605      	mov	r5, r0
 810bf9e:	2800      	cmp	r0, #0
 810bfa0:	f43f ae6e 	beq.w	810bc80 <_strtod_l+0x498>
 810bfa4:	68c3      	ldr	r3, [r0, #12]
 810bfa6:	930f      	str	r3, [sp, #60]	; 0x3c
 810bfa8:	2300      	movs	r3, #0
 810bfaa:	60c3      	str	r3, [r0, #12]
 810bfac:	4631      	mov	r1, r6
 810bfae:	f002 fa81 	bl	810e4b4 <__mcmp>
 810bfb2:	2800      	cmp	r0, #0
 810bfb4:	da65      	bge.n	810c082 <_strtod_l+0x89a>
 810bfb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810bfb8:	ea53 030a 	orrs.w	r3, r3, sl
 810bfbc:	f040 8087 	bne.w	810c0ce <_strtod_l+0x8e6>
 810bfc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810bfc4:	2b00      	cmp	r3, #0
 810bfc6:	f040 8082 	bne.w	810c0ce <_strtod_l+0x8e6>
 810bfca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810bfce:	0d1b      	lsrs	r3, r3, #20
 810bfd0:	051b      	lsls	r3, r3, #20
 810bfd2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 810bfd6:	d97a      	bls.n	810c0ce <_strtod_l+0x8e6>
 810bfd8:	696b      	ldr	r3, [r5, #20]
 810bfda:	b913      	cbnz	r3, 810bfe2 <_strtod_l+0x7fa>
 810bfdc:	692b      	ldr	r3, [r5, #16]
 810bfde:	2b01      	cmp	r3, #1
 810bfe0:	dd75      	ble.n	810c0ce <_strtod_l+0x8e6>
 810bfe2:	4629      	mov	r1, r5
 810bfe4:	2201      	movs	r2, #1
 810bfe6:	4620      	mov	r0, r4
 810bfe8:	f002 f9f8 	bl	810e3dc <__lshift>
 810bfec:	4631      	mov	r1, r6
 810bfee:	4605      	mov	r5, r0
 810bff0:	f002 fa60 	bl	810e4b4 <__mcmp>
 810bff4:	2800      	cmp	r0, #0
 810bff6:	dd6a      	ble.n	810c0ce <_strtod_l+0x8e6>
 810bff8:	9904      	ldr	r1, [sp, #16]
 810bffa:	4a55      	ldr	r2, [pc, #340]	; (810c150 <_strtod_l+0x968>)
 810bffc:	465b      	mov	r3, fp
 810bffe:	2900      	cmp	r1, #0
 810c000:	f000 8085 	beq.w	810c10e <_strtod_l+0x926>
 810c004:	ea02 010b 	and.w	r1, r2, fp
 810c008:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 810c00c:	dc7f      	bgt.n	810c10e <_strtod_l+0x926>
 810c00e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 810c012:	f77f aeaa 	ble.w	810bd6a <_strtod_l+0x582>
 810c016:	4a4f      	ldr	r2, [pc, #316]	; (810c154 <_strtod_l+0x96c>)
 810c018:	2300      	movs	r3, #0
 810c01a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 810c01e:	4650      	mov	r0, sl
 810c020:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 810c024:	4659      	mov	r1, fp
 810c026:	f7f4 fb7f 	bl	8100728 <__aeabi_dmul>
 810c02a:	460b      	mov	r3, r1
 810c02c:	4303      	orrs	r3, r0
 810c02e:	bf08      	it	eq
 810c030:	2322      	moveq	r3, #34	; 0x22
 810c032:	4682      	mov	sl, r0
 810c034:	468b      	mov	fp, r1
 810c036:	bf08      	it	eq
 810c038:	6023      	streq	r3, [r4, #0]
 810c03a:	e62b      	b.n	810bc94 <_strtod_l+0x4ac>
 810c03c:	f04f 32ff 	mov.w	r2, #4294967295
 810c040:	fa02 f303 	lsl.w	r3, r2, r3
 810c044:	ea03 0a0a 	and.w	sl, r3, sl
 810c048:	e6de      	b.n	810be08 <_strtod_l+0x620>
 810c04a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 810c04e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 810c052:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 810c056:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 810c05a:	fa01 f308 	lsl.w	r3, r1, r8
 810c05e:	930c      	str	r3, [sp, #48]	; 0x30
 810c060:	9111      	str	r1, [sp, #68]	; 0x44
 810c062:	e741      	b.n	810bee8 <_strtod_l+0x700>
 810c064:	2300      	movs	r3, #0
 810c066:	930c      	str	r3, [sp, #48]	; 0x30
 810c068:	2301      	movs	r3, #1
 810c06a:	9311      	str	r3, [sp, #68]	; 0x44
 810c06c:	e73c      	b.n	810bee8 <_strtod_l+0x700>
 810c06e:	991e      	ldr	r1, [sp, #120]	; 0x78
 810c070:	4642      	mov	r2, r8
 810c072:	4620      	mov	r0, r4
 810c074:	f002 f9b2 	bl	810e3dc <__lshift>
 810c078:	901e      	str	r0, [sp, #120]	; 0x78
 810c07a:	2800      	cmp	r0, #0
 810c07c:	f47f af66 	bne.w	810bf4c <_strtod_l+0x764>
 810c080:	e5fe      	b.n	810bc80 <_strtod_l+0x498>
 810c082:	465f      	mov	r7, fp
 810c084:	d16e      	bne.n	810c164 <_strtod_l+0x97c>
 810c086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 810c088:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810c08c:	b342      	cbz	r2, 810c0e0 <_strtod_l+0x8f8>
 810c08e:	4a32      	ldr	r2, [pc, #200]	; (810c158 <_strtod_l+0x970>)
 810c090:	4293      	cmp	r3, r2
 810c092:	d128      	bne.n	810c0e6 <_strtod_l+0x8fe>
 810c094:	9b04      	ldr	r3, [sp, #16]
 810c096:	4650      	mov	r0, sl
 810c098:	b1eb      	cbz	r3, 810c0d6 <_strtod_l+0x8ee>
 810c09a:	4a2d      	ldr	r2, [pc, #180]	; (810c150 <_strtod_l+0x968>)
 810c09c:	403a      	ands	r2, r7
 810c09e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 810c0a2:	f04f 31ff 	mov.w	r1, #4294967295
 810c0a6:	d819      	bhi.n	810c0dc <_strtod_l+0x8f4>
 810c0a8:	0d12      	lsrs	r2, r2, #20
 810c0aa:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 810c0ae:	fa01 f303 	lsl.w	r3, r1, r3
 810c0b2:	4298      	cmp	r0, r3
 810c0b4:	d117      	bne.n	810c0e6 <_strtod_l+0x8fe>
 810c0b6:	4b29      	ldr	r3, [pc, #164]	; (810c15c <_strtod_l+0x974>)
 810c0b8:	429f      	cmp	r7, r3
 810c0ba:	d102      	bne.n	810c0c2 <_strtod_l+0x8da>
 810c0bc:	3001      	adds	r0, #1
 810c0be:	f43f addf 	beq.w	810bc80 <_strtod_l+0x498>
 810c0c2:	4b23      	ldr	r3, [pc, #140]	; (810c150 <_strtod_l+0x968>)
 810c0c4:	403b      	ands	r3, r7
 810c0c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 810c0ca:	f04f 0a00 	mov.w	sl, #0
 810c0ce:	9b04      	ldr	r3, [sp, #16]
 810c0d0:	2b00      	cmp	r3, #0
 810c0d2:	d1a0      	bne.n	810c016 <_strtod_l+0x82e>
 810c0d4:	e5de      	b.n	810bc94 <_strtod_l+0x4ac>
 810c0d6:	f04f 33ff 	mov.w	r3, #4294967295
 810c0da:	e7ea      	b.n	810c0b2 <_strtod_l+0x8ca>
 810c0dc:	460b      	mov	r3, r1
 810c0de:	e7e8      	b.n	810c0b2 <_strtod_l+0x8ca>
 810c0e0:	ea53 030a 	orrs.w	r3, r3, sl
 810c0e4:	d088      	beq.n	810bff8 <_strtod_l+0x810>
 810c0e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810c0e8:	b1db      	cbz	r3, 810c122 <_strtod_l+0x93a>
 810c0ea:	423b      	tst	r3, r7
 810c0ec:	d0ef      	beq.n	810c0ce <_strtod_l+0x8e6>
 810c0ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810c0f0:	9a04      	ldr	r2, [sp, #16]
 810c0f2:	4650      	mov	r0, sl
 810c0f4:	4659      	mov	r1, fp
 810c0f6:	b1c3      	cbz	r3, 810c12a <_strtod_l+0x942>
 810c0f8:	f7ff fb57 	bl	810b7aa <sulp>
 810c0fc:	4602      	mov	r2, r0
 810c0fe:	460b      	mov	r3, r1
 810c100:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810c104:	f7f4 f95a 	bl	81003bc <__adddf3>
 810c108:	4682      	mov	sl, r0
 810c10a:	468b      	mov	fp, r1
 810c10c:	e7df      	b.n	810c0ce <_strtod_l+0x8e6>
 810c10e:	4013      	ands	r3, r2
 810c110:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 810c114:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 810c118:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 810c11c:	f04f 3aff 	mov.w	sl, #4294967295
 810c120:	e7d5      	b.n	810c0ce <_strtod_l+0x8e6>
 810c122:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810c124:	ea13 0f0a 	tst.w	r3, sl
 810c128:	e7e0      	b.n	810c0ec <_strtod_l+0x904>
 810c12a:	f7ff fb3e 	bl	810b7aa <sulp>
 810c12e:	4602      	mov	r2, r0
 810c130:	460b      	mov	r3, r1
 810c132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810c136:	f7f4 f93f 	bl	81003b8 <__aeabi_dsub>
 810c13a:	2200      	movs	r2, #0
 810c13c:	2300      	movs	r3, #0
 810c13e:	4682      	mov	sl, r0
 810c140:	468b      	mov	fp, r1
 810c142:	f7f4 fd59 	bl	8100bf8 <__aeabi_dcmpeq>
 810c146:	2800      	cmp	r0, #0
 810c148:	d0c1      	beq.n	810c0ce <_strtod_l+0x8e6>
 810c14a:	e60e      	b.n	810bd6a <_strtod_l+0x582>
 810c14c:	fffffc02 	.word	0xfffffc02
 810c150:	7ff00000 	.word	0x7ff00000
 810c154:	39500000 	.word	0x39500000
 810c158:	000fffff 	.word	0x000fffff
 810c15c:	7fefffff 	.word	0x7fefffff
 810c160:	0810f170 	.word	0x0810f170
 810c164:	4631      	mov	r1, r6
 810c166:	4628      	mov	r0, r5
 810c168:	f002 fb20 	bl	810e7ac <__ratio>
 810c16c:	ec59 8b10 	vmov	r8, r9, d0
 810c170:	ee10 0a10 	vmov	r0, s0
 810c174:	2200      	movs	r2, #0
 810c176:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810c17a:	4649      	mov	r1, r9
 810c17c:	f7f4 fd50 	bl	8100c20 <__aeabi_dcmple>
 810c180:	2800      	cmp	r0, #0
 810c182:	d07c      	beq.n	810c27e <_strtod_l+0xa96>
 810c184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810c186:	2b00      	cmp	r3, #0
 810c188:	d04c      	beq.n	810c224 <_strtod_l+0xa3c>
 810c18a:	4b95      	ldr	r3, [pc, #596]	; (810c3e0 <_strtod_l+0xbf8>)
 810c18c:	2200      	movs	r2, #0
 810c18e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 810c192:	f8df 924c 	ldr.w	r9, [pc, #588]	; 810c3e0 <_strtod_l+0xbf8>
 810c196:	f04f 0800 	mov.w	r8, #0
 810c19a:	4b92      	ldr	r3, [pc, #584]	; (810c3e4 <_strtod_l+0xbfc>)
 810c19c:	403b      	ands	r3, r7
 810c19e:	9311      	str	r3, [sp, #68]	; 0x44
 810c1a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 810c1a2:	4b91      	ldr	r3, [pc, #580]	; (810c3e8 <_strtod_l+0xc00>)
 810c1a4:	429a      	cmp	r2, r3
 810c1a6:	f040 80b2 	bne.w	810c30e <_strtod_l+0xb26>
 810c1aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 810c1ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810c1b2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 810c1b6:	ec4b ab10 	vmov	d0, sl, fp
 810c1ba:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 810c1be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810c1c2:	f002 fa1b 	bl	810e5fc <__ulp>
 810c1c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810c1ca:	ec53 2b10 	vmov	r2, r3, d0
 810c1ce:	f7f4 faab 	bl	8100728 <__aeabi_dmul>
 810c1d2:	4652      	mov	r2, sl
 810c1d4:	465b      	mov	r3, fp
 810c1d6:	f7f4 f8f1 	bl	81003bc <__adddf3>
 810c1da:	460b      	mov	r3, r1
 810c1dc:	4981      	ldr	r1, [pc, #516]	; (810c3e4 <_strtod_l+0xbfc>)
 810c1de:	4a83      	ldr	r2, [pc, #524]	; (810c3ec <_strtod_l+0xc04>)
 810c1e0:	4019      	ands	r1, r3
 810c1e2:	4291      	cmp	r1, r2
 810c1e4:	4682      	mov	sl, r0
 810c1e6:	d95e      	bls.n	810c2a6 <_strtod_l+0xabe>
 810c1e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810c1ea:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 810c1ee:	4293      	cmp	r3, r2
 810c1f0:	d103      	bne.n	810c1fa <_strtod_l+0xa12>
 810c1f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810c1f4:	3301      	adds	r3, #1
 810c1f6:	f43f ad43 	beq.w	810bc80 <_strtod_l+0x498>
 810c1fa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 810c3f8 <_strtod_l+0xc10>
 810c1fe:	f04f 3aff 	mov.w	sl, #4294967295
 810c202:	991e      	ldr	r1, [sp, #120]	; 0x78
 810c204:	4620      	mov	r0, r4
 810c206:	f001 fecd 	bl	810dfa4 <_Bfree>
 810c20a:	9907      	ldr	r1, [sp, #28]
 810c20c:	4620      	mov	r0, r4
 810c20e:	f001 fec9 	bl	810dfa4 <_Bfree>
 810c212:	4631      	mov	r1, r6
 810c214:	4620      	mov	r0, r4
 810c216:	f001 fec5 	bl	810dfa4 <_Bfree>
 810c21a:	4629      	mov	r1, r5
 810c21c:	4620      	mov	r0, r4
 810c21e:	f001 fec1 	bl	810dfa4 <_Bfree>
 810c222:	e613      	b.n	810be4c <_strtod_l+0x664>
 810c224:	f1ba 0f00 	cmp.w	sl, #0
 810c228:	d11b      	bne.n	810c262 <_strtod_l+0xa7a>
 810c22a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810c22e:	b9f3      	cbnz	r3, 810c26e <_strtod_l+0xa86>
 810c230:	4b6b      	ldr	r3, [pc, #428]	; (810c3e0 <_strtod_l+0xbf8>)
 810c232:	2200      	movs	r2, #0
 810c234:	4640      	mov	r0, r8
 810c236:	4649      	mov	r1, r9
 810c238:	f7f4 fce8 	bl	8100c0c <__aeabi_dcmplt>
 810c23c:	b9d0      	cbnz	r0, 810c274 <_strtod_l+0xa8c>
 810c23e:	4640      	mov	r0, r8
 810c240:	4649      	mov	r1, r9
 810c242:	4b6b      	ldr	r3, [pc, #428]	; (810c3f0 <_strtod_l+0xc08>)
 810c244:	2200      	movs	r2, #0
 810c246:	f7f4 fa6f 	bl	8100728 <__aeabi_dmul>
 810c24a:	4680      	mov	r8, r0
 810c24c:	4689      	mov	r9, r1
 810c24e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 810c252:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 810c256:	931b      	str	r3, [sp, #108]	; 0x6c
 810c258:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 810c25c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 810c260:	e79b      	b.n	810c19a <_strtod_l+0x9b2>
 810c262:	f1ba 0f01 	cmp.w	sl, #1
 810c266:	d102      	bne.n	810c26e <_strtod_l+0xa86>
 810c268:	2f00      	cmp	r7, #0
 810c26a:	f43f ad7e 	beq.w	810bd6a <_strtod_l+0x582>
 810c26e:	4b61      	ldr	r3, [pc, #388]	; (810c3f4 <_strtod_l+0xc0c>)
 810c270:	2200      	movs	r2, #0
 810c272:	e78c      	b.n	810c18e <_strtod_l+0x9a6>
 810c274:	f8df 9178 	ldr.w	r9, [pc, #376]	; 810c3f0 <_strtod_l+0xc08>
 810c278:	f04f 0800 	mov.w	r8, #0
 810c27c:	e7e7      	b.n	810c24e <_strtod_l+0xa66>
 810c27e:	4b5c      	ldr	r3, [pc, #368]	; (810c3f0 <_strtod_l+0xc08>)
 810c280:	4640      	mov	r0, r8
 810c282:	4649      	mov	r1, r9
 810c284:	2200      	movs	r2, #0
 810c286:	f7f4 fa4f 	bl	8100728 <__aeabi_dmul>
 810c28a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810c28c:	4680      	mov	r8, r0
 810c28e:	4689      	mov	r9, r1
 810c290:	b933      	cbnz	r3, 810c2a0 <_strtod_l+0xab8>
 810c292:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810c296:	9012      	str	r0, [sp, #72]	; 0x48
 810c298:	9313      	str	r3, [sp, #76]	; 0x4c
 810c29a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 810c29e:	e7dd      	b.n	810c25c <_strtod_l+0xa74>
 810c2a0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 810c2a4:	e7f9      	b.n	810c29a <_strtod_l+0xab2>
 810c2a6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 810c2aa:	9b04      	ldr	r3, [sp, #16]
 810c2ac:	2b00      	cmp	r3, #0
 810c2ae:	d1a8      	bne.n	810c202 <_strtod_l+0xa1a>
 810c2b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810c2b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 810c2b6:	0d1b      	lsrs	r3, r3, #20
 810c2b8:	051b      	lsls	r3, r3, #20
 810c2ba:	429a      	cmp	r2, r3
 810c2bc:	d1a1      	bne.n	810c202 <_strtod_l+0xa1a>
 810c2be:	4640      	mov	r0, r8
 810c2c0:	4649      	mov	r1, r9
 810c2c2:	f7f4 fd79 	bl	8100db8 <__aeabi_d2lz>
 810c2c6:	f7f4 fa01 	bl	81006cc <__aeabi_l2d>
 810c2ca:	4602      	mov	r2, r0
 810c2cc:	460b      	mov	r3, r1
 810c2ce:	4640      	mov	r0, r8
 810c2d0:	4649      	mov	r1, r9
 810c2d2:	f7f4 f871 	bl	81003b8 <__aeabi_dsub>
 810c2d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 810c2d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810c2dc:	ea43 030a 	orr.w	r3, r3, sl
 810c2e0:	4313      	orrs	r3, r2
 810c2e2:	4680      	mov	r8, r0
 810c2e4:	4689      	mov	r9, r1
 810c2e6:	d053      	beq.n	810c390 <_strtod_l+0xba8>
 810c2e8:	a335      	add	r3, pc, #212	; (adr r3, 810c3c0 <_strtod_l+0xbd8>)
 810c2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c2ee:	f7f4 fc8d 	bl	8100c0c <__aeabi_dcmplt>
 810c2f2:	2800      	cmp	r0, #0
 810c2f4:	f47f acce 	bne.w	810bc94 <_strtod_l+0x4ac>
 810c2f8:	a333      	add	r3, pc, #204	; (adr r3, 810c3c8 <_strtod_l+0xbe0>)
 810c2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c2fe:	4640      	mov	r0, r8
 810c300:	4649      	mov	r1, r9
 810c302:	f7f4 fca1 	bl	8100c48 <__aeabi_dcmpgt>
 810c306:	2800      	cmp	r0, #0
 810c308:	f43f af7b 	beq.w	810c202 <_strtod_l+0xa1a>
 810c30c:	e4c2      	b.n	810bc94 <_strtod_l+0x4ac>
 810c30e:	9b04      	ldr	r3, [sp, #16]
 810c310:	b333      	cbz	r3, 810c360 <_strtod_l+0xb78>
 810c312:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810c314:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 810c318:	d822      	bhi.n	810c360 <_strtod_l+0xb78>
 810c31a:	a32d      	add	r3, pc, #180	; (adr r3, 810c3d0 <_strtod_l+0xbe8>)
 810c31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c320:	4640      	mov	r0, r8
 810c322:	4649      	mov	r1, r9
 810c324:	f7f4 fc7c 	bl	8100c20 <__aeabi_dcmple>
 810c328:	b1a0      	cbz	r0, 810c354 <_strtod_l+0xb6c>
 810c32a:	4649      	mov	r1, r9
 810c32c:	4640      	mov	r0, r8
 810c32e:	f7f4 fcd3 	bl	8100cd8 <__aeabi_d2uiz>
 810c332:	2801      	cmp	r0, #1
 810c334:	bf38      	it	cc
 810c336:	2001      	movcc	r0, #1
 810c338:	f7f4 f97c 	bl	8100634 <__aeabi_ui2d>
 810c33c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810c33e:	4680      	mov	r8, r0
 810c340:	4689      	mov	r9, r1
 810c342:	bb13      	cbnz	r3, 810c38a <_strtod_l+0xba2>
 810c344:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810c348:	9014      	str	r0, [sp, #80]	; 0x50
 810c34a:	9315      	str	r3, [sp, #84]	; 0x54
 810c34c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 810c350:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 810c354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810c356:	9a11      	ldr	r2, [sp, #68]	; 0x44
 810c358:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 810c35c:	1a9b      	subs	r3, r3, r2
 810c35e:	930d      	str	r3, [sp, #52]	; 0x34
 810c360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810c364:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 810c368:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810c36c:	f002 f946 	bl	810e5fc <__ulp>
 810c370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810c374:	ec53 2b10 	vmov	r2, r3, d0
 810c378:	f7f4 f9d6 	bl	8100728 <__aeabi_dmul>
 810c37c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 810c380:	f7f4 f81c 	bl	81003bc <__adddf3>
 810c384:	4682      	mov	sl, r0
 810c386:	468b      	mov	fp, r1
 810c388:	e78f      	b.n	810c2aa <_strtod_l+0xac2>
 810c38a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 810c38e:	e7dd      	b.n	810c34c <_strtod_l+0xb64>
 810c390:	a311      	add	r3, pc, #68	; (adr r3, 810c3d8 <_strtod_l+0xbf0>)
 810c392:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c396:	f7f4 fc39 	bl	8100c0c <__aeabi_dcmplt>
 810c39a:	e7b4      	b.n	810c306 <_strtod_l+0xb1e>
 810c39c:	2300      	movs	r3, #0
 810c39e:	930e      	str	r3, [sp, #56]	; 0x38
 810c3a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 810c3a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810c3a4:	6013      	str	r3, [r2, #0]
 810c3a6:	f7ff ba65 	b.w	810b874 <_strtod_l+0x8c>
 810c3aa:	2b65      	cmp	r3, #101	; 0x65
 810c3ac:	f43f ab5d 	beq.w	810ba6a <_strtod_l+0x282>
 810c3b0:	2b45      	cmp	r3, #69	; 0x45
 810c3b2:	f43f ab5a 	beq.w	810ba6a <_strtod_l+0x282>
 810c3b6:	2201      	movs	r2, #1
 810c3b8:	f7ff bb92 	b.w	810bae0 <_strtod_l+0x2f8>
 810c3bc:	f3af 8000 	nop.w
 810c3c0:	94a03595 	.word	0x94a03595
 810c3c4:	3fdfffff 	.word	0x3fdfffff
 810c3c8:	35afe535 	.word	0x35afe535
 810c3cc:	3fe00000 	.word	0x3fe00000
 810c3d0:	ffc00000 	.word	0xffc00000
 810c3d4:	41dfffff 	.word	0x41dfffff
 810c3d8:	94a03595 	.word	0x94a03595
 810c3dc:	3fcfffff 	.word	0x3fcfffff
 810c3e0:	3ff00000 	.word	0x3ff00000
 810c3e4:	7ff00000 	.word	0x7ff00000
 810c3e8:	7fe00000 	.word	0x7fe00000
 810c3ec:	7c9fffff 	.word	0x7c9fffff
 810c3f0:	3fe00000 	.word	0x3fe00000
 810c3f4:	bff00000 	.word	0xbff00000
 810c3f8:	7fefffff 	.word	0x7fefffff

0810c3fc <_strtod_r>:
 810c3fc:	4b01      	ldr	r3, [pc, #4]	; (810c404 <_strtod_r+0x8>)
 810c3fe:	f7ff b9f3 	b.w	810b7e8 <_strtod_l>
 810c402:	bf00      	nop
 810c404:	10000124 	.word	0x10000124

0810c408 <_strtol_l.isra.0>:
 810c408:	2b01      	cmp	r3, #1
 810c40a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c40e:	d001      	beq.n	810c414 <_strtol_l.isra.0+0xc>
 810c410:	2b24      	cmp	r3, #36	; 0x24
 810c412:	d906      	bls.n	810c422 <_strtol_l.isra.0+0x1a>
 810c414:	f7fe f88e 	bl	810a534 <__errno>
 810c418:	2316      	movs	r3, #22
 810c41a:	6003      	str	r3, [r0, #0]
 810c41c:	2000      	movs	r0, #0
 810c41e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c422:	4f3a      	ldr	r7, [pc, #232]	; (810c50c <_strtol_l.isra.0+0x104>)
 810c424:	468e      	mov	lr, r1
 810c426:	4676      	mov	r6, lr
 810c428:	f81e 4b01 	ldrb.w	r4, [lr], #1
 810c42c:	5de5      	ldrb	r5, [r4, r7]
 810c42e:	f015 0508 	ands.w	r5, r5, #8
 810c432:	d1f8      	bne.n	810c426 <_strtol_l.isra.0+0x1e>
 810c434:	2c2d      	cmp	r4, #45	; 0x2d
 810c436:	d134      	bne.n	810c4a2 <_strtol_l.isra.0+0x9a>
 810c438:	f89e 4000 	ldrb.w	r4, [lr]
 810c43c:	f04f 0801 	mov.w	r8, #1
 810c440:	f106 0e02 	add.w	lr, r6, #2
 810c444:	2b00      	cmp	r3, #0
 810c446:	d05c      	beq.n	810c502 <_strtol_l.isra.0+0xfa>
 810c448:	2b10      	cmp	r3, #16
 810c44a:	d10c      	bne.n	810c466 <_strtol_l.isra.0+0x5e>
 810c44c:	2c30      	cmp	r4, #48	; 0x30
 810c44e:	d10a      	bne.n	810c466 <_strtol_l.isra.0+0x5e>
 810c450:	f89e 4000 	ldrb.w	r4, [lr]
 810c454:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810c458:	2c58      	cmp	r4, #88	; 0x58
 810c45a:	d14d      	bne.n	810c4f8 <_strtol_l.isra.0+0xf0>
 810c45c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 810c460:	2310      	movs	r3, #16
 810c462:	f10e 0e02 	add.w	lr, lr, #2
 810c466:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 810c46a:	f10c 3cff 	add.w	ip, ip, #4294967295
 810c46e:	2600      	movs	r6, #0
 810c470:	fbbc f9f3 	udiv	r9, ip, r3
 810c474:	4635      	mov	r5, r6
 810c476:	fb03 ca19 	mls	sl, r3, r9, ip
 810c47a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 810c47e:	2f09      	cmp	r7, #9
 810c480:	d818      	bhi.n	810c4b4 <_strtol_l.isra.0+0xac>
 810c482:	463c      	mov	r4, r7
 810c484:	42a3      	cmp	r3, r4
 810c486:	dd24      	ble.n	810c4d2 <_strtol_l.isra.0+0xca>
 810c488:	2e00      	cmp	r6, #0
 810c48a:	db1f      	blt.n	810c4cc <_strtol_l.isra.0+0xc4>
 810c48c:	45a9      	cmp	r9, r5
 810c48e:	d31d      	bcc.n	810c4cc <_strtol_l.isra.0+0xc4>
 810c490:	d101      	bne.n	810c496 <_strtol_l.isra.0+0x8e>
 810c492:	45a2      	cmp	sl, r4
 810c494:	db1a      	blt.n	810c4cc <_strtol_l.isra.0+0xc4>
 810c496:	fb05 4503 	mla	r5, r5, r3, r4
 810c49a:	2601      	movs	r6, #1
 810c49c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 810c4a0:	e7eb      	b.n	810c47a <_strtol_l.isra.0+0x72>
 810c4a2:	2c2b      	cmp	r4, #43	; 0x2b
 810c4a4:	bf08      	it	eq
 810c4a6:	f89e 4000 	ldrbeq.w	r4, [lr]
 810c4aa:	46a8      	mov	r8, r5
 810c4ac:	bf08      	it	eq
 810c4ae:	f106 0e02 	addeq.w	lr, r6, #2
 810c4b2:	e7c7      	b.n	810c444 <_strtol_l.isra.0+0x3c>
 810c4b4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 810c4b8:	2f19      	cmp	r7, #25
 810c4ba:	d801      	bhi.n	810c4c0 <_strtol_l.isra.0+0xb8>
 810c4bc:	3c37      	subs	r4, #55	; 0x37
 810c4be:	e7e1      	b.n	810c484 <_strtol_l.isra.0+0x7c>
 810c4c0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 810c4c4:	2f19      	cmp	r7, #25
 810c4c6:	d804      	bhi.n	810c4d2 <_strtol_l.isra.0+0xca>
 810c4c8:	3c57      	subs	r4, #87	; 0x57
 810c4ca:	e7db      	b.n	810c484 <_strtol_l.isra.0+0x7c>
 810c4cc:	f04f 36ff 	mov.w	r6, #4294967295
 810c4d0:	e7e4      	b.n	810c49c <_strtol_l.isra.0+0x94>
 810c4d2:	2e00      	cmp	r6, #0
 810c4d4:	da05      	bge.n	810c4e2 <_strtol_l.isra.0+0xda>
 810c4d6:	2322      	movs	r3, #34	; 0x22
 810c4d8:	6003      	str	r3, [r0, #0]
 810c4da:	4665      	mov	r5, ip
 810c4dc:	b942      	cbnz	r2, 810c4f0 <_strtol_l.isra.0+0xe8>
 810c4de:	4628      	mov	r0, r5
 810c4e0:	e79d      	b.n	810c41e <_strtol_l.isra.0+0x16>
 810c4e2:	f1b8 0f00 	cmp.w	r8, #0
 810c4e6:	d000      	beq.n	810c4ea <_strtol_l.isra.0+0xe2>
 810c4e8:	426d      	negs	r5, r5
 810c4ea:	2a00      	cmp	r2, #0
 810c4ec:	d0f7      	beq.n	810c4de <_strtol_l.isra.0+0xd6>
 810c4ee:	b10e      	cbz	r6, 810c4f4 <_strtol_l.isra.0+0xec>
 810c4f0:	f10e 31ff 	add.w	r1, lr, #4294967295
 810c4f4:	6011      	str	r1, [r2, #0]
 810c4f6:	e7f2      	b.n	810c4de <_strtol_l.isra.0+0xd6>
 810c4f8:	2430      	movs	r4, #48	; 0x30
 810c4fa:	2b00      	cmp	r3, #0
 810c4fc:	d1b3      	bne.n	810c466 <_strtol_l.isra.0+0x5e>
 810c4fe:	2308      	movs	r3, #8
 810c500:	e7b1      	b.n	810c466 <_strtol_l.isra.0+0x5e>
 810c502:	2c30      	cmp	r4, #48	; 0x30
 810c504:	d0a4      	beq.n	810c450 <_strtol_l.isra.0+0x48>
 810c506:	230a      	movs	r3, #10
 810c508:	e7ad      	b.n	810c466 <_strtol_l.isra.0+0x5e>
 810c50a:	bf00      	nop
 810c50c:	0810f199 	.word	0x0810f199

0810c510 <_strtol_r>:
 810c510:	f7ff bf7a 	b.w	810c408 <_strtol_l.isra.0>

0810c514 <__swbuf_r>:
 810c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c516:	460e      	mov	r6, r1
 810c518:	4614      	mov	r4, r2
 810c51a:	4605      	mov	r5, r0
 810c51c:	b118      	cbz	r0, 810c526 <__swbuf_r+0x12>
 810c51e:	6983      	ldr	r3, [r0, #24]
 810c520:	b90b      	cbnz	r3, 810c526 <__swbuf_r+0x12>
 810c522:	f001 f84f 	bl	810d5c4 <__sinit>
 810c526:	4b21      	ldr	r3, [pc, #132]	; (810c5ac <__swbuf_r+0x98>)
 810c528:	429c      	cmp	r4, r3
 810c52a:	d12b      	bne.n	810c584 <__swbuf_r+0x70>
 810c52c:	686c      	ldr	r4, [r5, #4]
 810c52e:	69a3      	ldr	r3, [r4, #24]
 810c530:	60a3      	str	r3, [r4, #8]
 810c532:	89a3      	ldrh	r3, [r4, #12]
 810c534:	071a      	lsls	r2, r3, #28
 810c536:	d52f      	bpl.n	810c598 <__swbuf_r+0x84>
 810c538:	6923      	ldr	r3, [r4, #16]
 810c53a:	b36b      	cbz	r3, 810c598 <__swbuf_r+0x84>
 810c53c:	6923      	ldr	r3, [r4, #16]
 810c53e:	6820      	ldr	r0, [r4, #0]
 810c540:	1ac0      	subs	r0, r0, r3
 810c542:	6963      	ldr	r3, [r4, #20]
 810c544:	b2f6      	uxtb	r6, r6
 810c546:	4283      	cmp	r3, r0
 810c548:	4637      	mov	r7, r6
 810c54a:	dc04      	bgt.n	810c556 <__swbuf_r+0x42>
 810c54c:	4621      	mov	r1, r4
 810c54e:	4628      	mov	r0, r5
 810c550:	f000 ffa4 	bl	810d49c <_fflush_r>
 810c554:	bb30      	cbnz	r0, 810c5a4 <__swbuf_r+0x90>
 810c556:	68a3      	ldr	r3, [r4, #8]
 810c558:	3b01      	subs	r3, #1
 810c55a:	60a3      	str	r3, [r4, #8]
 810c55c:	6823      	ldr	r3, [r4, #0]
 810c55e:	1c5a      	adds	r2, r3, #1
 810c560:	6022      	str	r2, [r4, #0]
 810c562:	701e      	strb	r6, [r3, #0]
 810c564:	6963      	ldr	r3, [r4, #20]
 810c566:	3001      	adds	r0, #1
 810c568:	4283      	cmp	r3, r0
 810c56a:	d004      	beq.n	810c576 <__swbuf_r+0x62>
 810c56c:	89a3      	ldrh	r3, [r4, #12]
 810c56e:	07db      	lsls	r3, r3, #31
 810c570:	d506      	bpl.n	810c580 <__swbuf_r+0x6c>
 810c572:	2e0a      	cmp	r6, #10
 810c574:	d104      	bne.n	810c580 <__swbuf_r+0x6c>
 810c576:	4621      	mov	r1, r4
 810c578:	4628      	mov	r0, r5
 810c57a:	f000 ff8f 	bl	810d49c <_fflush_r>
 810c57e:	b988      	cbnz	r0, 810c5a4 <__swbuf_r+0x90>
 810c580:	4638      	mov	r0, r7
 810c582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c584:	4b0a      	ldr	r3, [pc, #40]	; (810c5b0 <__swbuf_r+0x9c>)
 810c586:	429c      	cmp	r4, r3
 810c588:	d101      	bne.n	810c58e <__swbuf_r+0x7a>
 810c58a:	68ac      	ldr	r4, [r5, #8]
 810c58c:	e7cf      	b.n	810c52e <__swbuf_r+0x1a>
 810c58e:	4b09      	ldr	r3, [pc, #36]	; (810c5b4 <__swbuf_r+0xa0>)
 810c590:	429c      	cmp	r4, r3
 810c592:	bf08      	it	eq
 810c594:	68ec      	ldreq	r4, [r5, #12]
 810c596:	e7ca      	b.n	810c52e <__swbuf_r+0x1a>
 810c598:	4621      	mov	r1, r4
 810c59a:	4628      	mov	r0, r5
 810c59c:	f000 f80c 	bl	810c5b8 <__swsetup_r>
 810c5a0:	2800      	cmp	r0, #0
 810c5a2:	d0cb      	beq.n	810c53c <__swbuf_r+0x28>
 810c5a4:	f04f 37ff 	mov.w	r7, #4294967295
 810c5a8:	e7ea      	b.n	810c580 <__swbuf_r+0x6c>
 810c5aa:	bf00      	nop
 810c5ac:	0810f350 	.word	0x0810f350
 810c5b0:	0810f370 	.word	0x0810f370
 810c5b4:	0810f330 	.word	0x0810f330

0810c5b8 <__swsetup_r>:
 810c5b8:	4b32      	ldr	r3, [pc, #200]	; (810c684 <__swsetup_r+0xcc>)
 810c5ba:	b570      	push	{r4, r5, r6, lr}
 810c5bc:	681d      	ldr	r5, [r3, #0]
 810c5be:	4606      	mov	r6, r0
 810c5c0:	460c      	mov	r4, r1
 810c5c2:	b125      	cbz	r5, 810c5ce <__swsetup_r+0x16>
 810c5c4:	69ab      	ldr	r3, [r5, #24]
 810c5c6:	b913      	cbnz	r3, 810c5ce <__swsetup_r+0x16>
 810c5c8:	4628      	mov	r0, r5
 810c5ca:	f000 fffb 	bl	810d5c4 <__sinit>
 810c5ce:	4b2e      	ldr	r3, [pc, #184]	; (810c688 <__swsetup_r+0xd0>)
 810c5d0:	429c      	cmp	r4, r3
 810c5d2:	d10f      	bne.n	810c5f4 <__swsetup_r+0x3c>
 810c5d4:	686c      	ldr	r4, [r5, #4]
 810c5d6:	89a3      	ldrh	r3, [r4, #12]
 810c5d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810c5dc:	0719      	lsls	r1, r3, #28
 810c5de:	d42c      	bmi.n	810c63a <__swsetup_r+0x82>
 810c5e0:	06dd      	lsls	r5, r3, #27
 810c5e2:	d411      	bmi.n	810c608 <__swsetup_r+0x50>
 810c5e4:	2309      	movs	r3, #9
 810c5e6:	6033      	str	r3, [r6, #0]
 810c5e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810c5ec:	81a3      	strh	r3, [r4, #12]
 810c5ee:	f04f 30ff 	mov.w	r0, #4294967295
 810c5f2:	e03e      	b.n	810c672 <__swsetup_r+0xba>
 810c5f4:	4b25      	ldr	r3, [pc, #148]	; (810c68c <__swsetup_r+0xd4>)
 810c5f6:	429c      	cmp	r4, r3
 810c5f8:	d101      	bne.n	810c5fe <__swsetup_r+0x46>
 810c5fa:	68ac      	ldr	r4, [r5, #8]
 810c5fc:	e7eb      	b.n	810c5d6 <__swsetup_r+0x1e>
 810c5fe:	4b24      	ldr	r3, [pc, #144]	; (810c690 <__swsetup_r+0xd8>)
 810c600:	429c      	cmp	r4, r3
 810c602:	bf08      	it	eq
 810c604:	68ec      	ldreq	r4, [r5, #12]
 810c606:	e7e6      	b.n	810c5d6 <__swsetup_r+0x1e>
 810c608:	0758      	lsls	r0, r3, #29
 810c60a:	d512      	bpl.n	810c632 <__swsetup_r+0x7a>
 810c60c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810c60e:	b141      	cbz	r1, 810c622 <__swsetup_r+0x6a>
 810c610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810c614:	4299      	cmp	r1, r3
 810c616:	d002      	beq.n	810c61e <__swsetup_r+0x66>
 810c618:	4630      	mov	r0, r6
 810c61a:	f7fd ffed 	bl	810a5f8 <_free_r>
 810c61e:	2300      	movs	r3, #0
 810c620:	6363      	str	r3, [r4, #52]	; 0x34
 810c622:	89a3      	ldrh	r3, [r4, #12]
 810c624:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810c628:	81a3      	strh	r3, [r4, #12]
 810c62a:	2300      	movs	r3, #0
 810c62c:	6063      	str	r3, [r4, #4]
 810c62e:	6923      	ldr	r3, [r4, #16]
 810c630:	6023      	str	r3, [r4, #0]
 810c632:	89a3      	ldrh	r3, [r4, #12]
 810c634:	f043 0308 	orr.w	r3, r3, #8
 810c638:	81a3      	strh	r3, [r4, #12]
 810c63a:	6923      	ldr	r3, [r4, #16]
 810c63c:	b94b      	cbnz	r3, 810c652 <__swsetup_r+0x9a>
 810c63e:	89a3      	ldrh	r3, [r4, #12]
 810c640:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810c644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810c648:	d003      	beq.n	810c652 <__swsetup_r+0x9a>
 810c64a:	4621      	mov	r1, r4
 810c64c:	4630      	mov	r0, r6
 810c64e:	f001 fbf1 	bl	810de34 <__smakebuf_r>
 810c652:	89a0      	ldrh	r0, [r4, #12]
 810c654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810c658:	f010 0301 	ands.w	r3, r0, #1
 810c65c:	d00a      	beq.n	810c674 <__swsetup_r+0xbc>
 810c65e:	2300      	movs	r3, #0
 810c660:	60a3      	str	r3, [r4, #8]
 810c662:	6963      	ldr	r3, [r4, #20]
 810c664:	425b      	negs	r3, r3
 810c666:	61a3      	str	r3, [r4, #24]
 810c668:	6923      	ldr	r3, [r4, #16]
 810c66a:	b943      	cbnz	r3, 810c67e <__swsetup_r+0xc6>
 810c66c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810c670:	d1ba      	bne.n	810c5e8 <__swsetup_r+0x30>
 810c672:	bd70      	pop	{r4, r5, r6, pc}
 810c674:	0781      	lsls	r1, r0, #30
 810c676:	bf58      	it	pl
 810c678:	6963      	ldrpl	r3, [r4, #20]
 810c67a:	60a3      	str	r3, [r4, #8]
 810c67c:	e7f4      	b.n	810c668 <__swsetup_r+0xb0>
 810c67e:	2000      	movs	r0, #0
 810c680:	e7f7      	b.n	810c672 <__swsetup_r+0xba>
 810c682:	bf00      	nop
 810c684:	100000bc 	.word	0x100000bc
 810c688:	0810f350 	.word	0x0810f350
 810c68c:	0810f370 	.word	0x0810f370
 810c690:	0810f330 	.word	0x0810f330

0810c694 <abort>:
 810c694:	b508      	push	{r3, lr}
 810c696:	2006      	movs	r0, #6
 810c698:	f002 fab8 	bl	810ec0c <raise>
 810c69c:	2001      	movs	r0, #1
 810c69e:	f7f5 f84d 	bl	810173c <_exit>

0810c6a2 <quorem>:
 810c6a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c6a6:	6903      	ldr	r3, [r0, #16]
 810c6a8:	690c      	ldr	r4, [r1, #16]
 810c6aa:	42a3      	cmp	r3, r4
 810c6ac:	4607      	mov	r7, r0
 810c6ae:	f2c0 8081 	blt.w	810c7b4 <quorem+0x112>
 810c6b2:	3c01      	subs	r4, #1
 810c6b4:	f101 0814 	add.w	r8, r1, #20
 810c6b8:	f100 0514 	add.w	r5, r0, #20
 810c6bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810c6c0:	9301      	str	r3, [sp, #4]
 810c6c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810c6c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810c6ca:	3301      	adds	r3, #1
 810c6cc:	429a      	cmp	r2, r3
 810c6ce:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 810c6d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810c6d6:	fbb2 f6f3 	udiv	r6, r2, r3
 810c6da:	d331      	bcc.n	810c740 <quorem+0x9e>
 810c6dc:	f04f 0e00 	mov.w	lr, #0
 810c6e0:	4640      	mov	r0, r8
 810c6e2:	46ac      	mov	ip, r5
 810c6e4:	46f2      	mov	sl, lr
 810c6e6:	f850 2b04 	ldr.w	r2, [r0], #4
 810c6ea:	b293      	uxth	r3, r2
 810c6ec:	fb06 e303 	mla	r3, r6, r3, lr
 810c6f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810c6f4:	b29b      	uxth	r3, r3
 810c6f6:	ebaa 0303 	sub.w	r3, sl, r3
 810c6fa:	0c12      	lsrs	r2, r2, #16
 810c6fc:	f8dc a000 	ldr.w	sl, [ip]
 810c700:	fb06 e202 	mla	r2, r6, r2, lr
 810c704:	fa13 f38a 	uxtah	r3, r3, sl
 810c708:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810c70c:	fa1f fa82 	uxth.w	sl, r2
 810c710:	f8dc 2000 	ldr.w	r2, [ip]
 810c714:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 810c718:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810c71c:	b29b      	uxth	r3, r3
 810c71e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810c722:	4581      	cmp	r9, r0
 810c724:	f84c 3b04 	str.w	r3, [ip], #4
 810c728:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810c72c:	d2db      	bcs.n	810c6e6 <quorem+0x44>
 810c72e:	f855 300b 	ldr.w	r3, [r5, fp]
 810c732:	b92b      	cbnz	r3, 810c740 <quorem+0x9e>
 810c734:	9b01      	ldr	r3, [sp, #4]
 810c736:	3b04      	subs	r3, #4
 810c738:	429d      	cmp	r5, r3
 810c73a:	461a      	mov	r2, r3
 810c73c:	d32e      	bcc.n	810c79c <quorem+0xfa>
 810c73e:	613c      	str	r4, [r7, #16]
 810c740:	4638      	mov	r0, r7
 810c742:	f001 feb7 	bl	810e4b4 <__mcmp>
 810c746:	2800      	cmp	r0, #0
 810c748:	db24      	blt.n	810c794 <quorem+0xf2>
 810c74a:	3601      	adds	r6, #1
 810c74c:	4628      	mov	r0, r5
 810c74e:	f04f 0c00 	mov.w	ip, #0
 810c752:	f858 2b04 	ldr.w	r2, [r8], #4
 810c756:	f8d0 e000 	ldr.w	lr, [r0]
 810c75a:	b293      	uxth	r3, r2
 810c75c:	ebac 0303 	sub.w	r3, ip, r3
 810c760:	0c12      	lsrs	r2, r2, #16
 810c762:	fa13 f38e 	uxtah	r3, r3, lr
 810c766:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810c76a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810c76e:	b29b      	uxth	r3, r3
 810c770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810c774:	45c1      	cmp	r9, r8
 810c776:	f840 3b04 	str.w	r3, [r0], #4
 810c77a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 810c77e:	d2e8      	bcs.n	810c752 <quorem+0xb0>
 810c780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810c784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810c788:	b922      	cbnz	r2, 810c794 <quorem+0xf2>
 810c78a:	3b04      	subs	r3, #4
 810c78c:	429d      	cmp	r5, r3
 810c78e:	461a      	mov	r2, r3
 810c790:	d30a      	bcc.n	810c7a8 <quorem+0x106>
 810c792:	613c      	str	r4, [r7, #16]
 810c794:	4630      	mov	r0, r6
 810c796:	b003      	add	sp, #12
 810c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c79c:	6812      	ldr	r2, [r2, #0]
 810c79e:	3b04      	subs	r3, #4
 810c7a0:	2a00      	cmp	r2, #0
 810c7a2:	d1cc      	bne.n	810c73e <quorem+0x9c>
 810c7a4:	3c01      	subs	r4, #1
 810c7a6:	e7c7      	b.n	810c738 <quorem+0x96>
 810c7a8:	6812      	ldr	r2, [r2, #0]
 810c7aa:	3b04      	subs	r3, #4
 810c7ac:	2a00      	cmp	r2, #0
 810c7ae:	d1f0      	bne.n	810c792 <quorem+0xf0>
 810c7b0:	3c01      	subs	r4, #1
 810c7b2:	e7eb      	b.n	810c78c <quorem+0xea>
 810c7b4:	2000      	movs	r0, #0
 810c7b6:	e7ee      	b.n	810c796 <quorem+0xf4>

0810c7b8 <_dtoa_r>:
 810c7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c7bc:	ed2d 8b02 	vpush	{d8}
 810c7c0:	ec57 6b10 	vmov	r6, r7, d0
 810c7c4:	b095      	sub	sp, #84	; 0x54
 810c7c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810c7c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810c7cc:	9105      	str	r1, [sp, #20]
 810c7ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 810c7d2:	4604      	mov	r4, r0
 810c7d4:	9209      	str	r2, [sp, #36]	; 0x24
 810c7d6:	930f      	str	r3, [sp, #60]	; 0x3c
 810c7d8:	b975      	cbnz	r5, 810c7f8 <_dtoa_r+0x40>
 810c7da:	2010      	movs	r0, #16
 810c7dc:	f7fd fee6 	bl	810a5ac <malloc>
 810c7e0:	4602      	mov	r2, r0
 810c7e2:	6260      	str	r0, [r4, #36]	; 0x24
 810c7e4:	b920      	cbnz	r0, 810c7f0 <_dtoa_r+0x38>
 810c7e6:	4bb2      	ldr	r3, [pc, #712]	; (810cab0 <_dtoa_r+0x2f8>)
 810c7e8:	21ea      	movs	r1, #234	; 0xea
 810c7ea:	48b2      	ldr	r0, [pc, #712]	; (810cab4 <_dtoa_r+0x2fc>)
 810c7ec:	f7fd fe84 	bl	810a4f8 <__assert_func>
 810c7f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810c7f4:	6005      	str	r5, [r0, #0]
 810c7f6:	60c5      	str	r5, [r0, #12]
 810c7f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810c7fa:	6819      	ldr	r1, [r3, #0]
 810c7fc:	b151      	cbz	r1, 810c814 <_dtoa_r+0x5c>
 810c7fe:	685a      	ldr	r2, [r3, #4]
 810c800:	604a      	str	r2, [r1, #4]
 810c802:	2301      	movs	r3, #1
 810c804:	4093      	lsls	r3, r2
 810c806:	608b      	str	r3, [r1, #8]
 810c808:	4620      	mov	r0, r4
 810c80a:	f001 fbcb 	bl	810dfa4 <_Bfree>
 810c80e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810c810:	2200      	movs	r2, #0
 810c812:	601a      	str	r2, [r3, #0]
 810c814:	1e3b      	subs	r3, r7, #0
 810c816:	bfb9      	ittee	lt
 810c818:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 810c81c:	9303      	strlt	r3, [sp, #12]
 810c81e:	2300      	movge	r3, #0
 810c820:	f8c8 3000 	strge.w	r3, [r8]
 810c824:	f8dd 900c 	ldr.w	r9, [sp, #12]
 810c828:	4ba3      	ldr	r3, [pc, #652]	; (810cab8 <_dtoa_r+0x300>)
 810c82a:	bfbc      	itt	lt
 810c82c:	2201      	movlt	r2, #1
 810c82e:	f8c8 2000 	strlt.w	r2, [r8]
 810c832:	ea33 0309 	bics.w	r3, r3, r9
 810c836:	d11b      	bne.n	810c870 <_dtoa_r+0xb8>
 810c838:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 810c83a:	f242 730f 	movw	r3, #9999	; 0x270f
 810c83e:	6013      	str	r3, [r2, #0]
 810c840:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810c844:	4333      	orrs	r3, r6
 810c846:	f000 857a 	beq.w	810d33e <_dtoa_r+0xb86>
 810c84a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810c84c:	b963      	cbnz	r3, 810c868 <_dtoa_r+0xb0>
 810c84e:	4b9b      	ldr	r3, [pc, #620]	; (810cabc <_dtoa_r+0x304>)
 810c850:	e024      	b.n	810c89c <_dtoa_r+0xe4>
 810c852:	4b9b      	ldr	r3, [pc, #620]	; (810cac0 <_dtoa_r+0x308>)
 810c854:	9300      	str	r3, [sp, #0]
 810c856:	3308      	adds	r3, #8
 810c858:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810c85a:	6013      	str	r3, [r2, #0]
 810c85c:	9800      	ldr	r0, [sp, #0]
 810c85e:	b015      	add	sp, #84	; 0x54
 810c860:	ecbd 8b02 	vpop	{d8}
 810c864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c868:	4b94      	ldr	r3, [pc, #592]	; (810cabc <_dtoa_r+0x304>)
 810c86a:	9300      	str	r3, [sp, #0]
 810c86c:	3303      	adds	r3, #3
 810c86e:	e7f3      	b.n	810c858 <_dtoa_r+0xa0>
 810c870:	ed9d 7b02 	vldr	d7, [sp, #8]
 810c874:	2200      	movs	r2, #0
 810c876:	ec51 0b17 	vmov	r0, r1, d7
 810c87a:	2300      	movs	r3, #0
 810c87c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 810c880:	f7f4 f9ba 	bl	8100bf8 <__aeabi_dcmpeq>
 810c884:	4680      	mov	r8, r0
 810c886:	b158      	cbz	r0, 810c8a0 <_dtoa_r+0xe8>
 810c888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 810c88a:	2301      	movs	r3, #1
 810c88c:	6013      	str	r3, [r2, #0]
 810c88e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810c890:	2b00      	cmp	r3, #0
 810c892:	f000 8551 	beq.w	810d338 <_dtoa_r+0xb80>
 810c896:	488b      	ldr	r0, [pc, #556]	; (810cac4 <_dtoa_r+0x30c>)
 810c898:	6018      	str	r0, [r3, #0]
 810c89a:	1e43      	subs	r3, r0, #1
 810c89c:	9300      	str	r3, [sp, #0]
 810c89e:	e7dd      	b.n	810c85c <_dtoa_r+0xa4>
 810c8a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 810c8a4:	aa12      	add	r2, sp, #72	; 0x48
 810c8a6:	a913      	add	r1, sp, #76	; 0x4c
 810c8a8:	4620      	mov	r0, r4
 810c8aa:	f001 ff23 	bl	810e6f4 <__d2b>
 810c8ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810c8b2:	4683      	mov	fp, r0
 810c8b4:	2d00      	cmp	r5, #0
 810c8b6:	d07c      	beq.n	810c9b2 <_dtoa_r+0x1fa>
 810c8b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810c8ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 810c8be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810c8c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 810c8c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 810c8ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 810c8ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810c8d2:	4b7d      	ldr	r3, [pc, #500]	; (810cac8 <_dtoa_r+0x310>)
 810c8d4:	2200      	movs	r2, #0
 810c8d6:	4630      	mov	r0, r6
 810c8d8:	4639      	mov	r1, r7
 810c8da:	f7f3 fd6d 	bl	81003b8 <__aeabi_dsub>
 810c8de:	a36e      	add	r3, pc, #440	; (adr r3, 810ca98 <_dtoa_r+0x2e0>)
 810c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c8e4:	f7f3 ff20 	bl	8100728 <__aeabi_dmul>
 810c8e8:	a36d      	add	r3, pc, #436	; (adr r3, 810caa0 <_dtoa_r+0x2e8>)
 810c8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c8ee:	f7f3 fd65 	bl	81003bc <__adddf3>
 810c8f2:	4606      	mov	r6, r0
 810c8f4:	4628      	mov	r0, r5
 810c8f6:	460f      	mov	r7, r1
 810c8f8:	f7f3 feac 	bl	8100654 <__aeabi_i2d>
 810c8fc:	a36a      	add	r3, pc, #424	; (adr r3, 810caa8 <_dtoa_r+0x2f0>)
 810c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c902:	f7f3 ff11 	bl	8100728 <__aeabi_dmul>
 810c906:	4602      	mov	r2, r0
 810c908:	460b      	mov	r3, r1
 810c90a:	4630      	mov	r0, r6
 810c90c:	4639      	mov	r1, r7
 810c90e:	f7f3 fd55 	bl	81003bc <__adddf3>
 810c912:	4606      	mov	r6, r0
 810c914:	460f      	mov	r7, r1
 810c916:	f7f4 f9b7 	bl	8100c88 <__aeabi_d2iz>
 810c91a:	2200      	movs	r2, #0
 810c91c:	4682      	mov	sl, r0
 810c91e:	2300      	movs	r3, #0
 810c920:	4630      	mov	r0, r6
 810c922:	4639      	mov	r1, r7
 810c924:	f7f4 f972 	bl	8100c0c <__aeabi_dcmplt>
 810c928:	b148      	cbz	r0, 810c93e <_dtoa_r+0x186>
 810c92a:	4650      	mov	r0, sl
 810c92c:	f7f3 fe92 	bl	8100654 <__aeabi_i2d>
 810c930:	4632      	mov	r2, r6
 810c932:	463b      	mov	r3, r7
 810c934:	f7f4 f960 	bl	8100bf8 <__aeabi_dcmpeq>
 810c938:	b908      	cbnz	r0, 810c93e <_dtoa_r+0x186>
 810c93a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810c93e:	f1ba 0f16 	cmp.w	sl, #22
 810c942:	d854      	bhi.n	810c9ee <_dtoa_r+0x236>
 810c944:	4b61      	ldr	r3, [pc, #388]	; (810cacc <_dtoa_r+0x314>)
 810c946:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810c94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c94e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810c952:	f7f4 f95b 	bl	8100c0c <__aeabi_dcmplt>
 810c956:	2800      	cmp	r0, #0
 810c958:	d04b      	beq.n	810c9f2 <_dtoa_r+0x23a>
 810c95a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810c95e:	2300      	movs	r3, #0
 810c960:	930e      	str	r3, [sp, #56]	; 0x38
 810c962:	9b12      	ldr	r3, [sp, #72]	; 0x48
 810c964:	1b5d      	subs	r5, r3, r5
 810c966:	1e6b      	subs	r3, r5, #1
 810c968:	9304      	str	r3, [sp, #16]
 810c96a:	bf43      	ittte	mi
 810c96c:	2300      	movmi	r3, #0
 810c96e:	f1c5 0801 	rsbmi	r8, r5, #1
 810c972:	9304      	strmi	r3, [sp, #16]
 810c974:	f04f 0800 	movpl.w	r8, #0
 810c978:	f1ba 0f00 	cmp.w	sl, #0
 810c97c:	db3b      	blt.n	810c9f6 <_dtoa_r+0x23e>
 810c97e:	9b04      	ldr	r3, [sp, #16]
 810c980:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 810c984:	4453      	add	r3, sl
 810c986:	9304      	str	r3, [sp, #16]
 810c988:	2300      	movs	r3, #0
 810c98a:	9306      	str	r3, [sp, #24]
 810c98c:	9b05      	ldr	r3, [sp, #20]
 810c98e:	2b09      	cmp	r3, #9
 810c990:	d869      	bhi.n	810ca66 <_dtoa_r+0x2ae>
 810c992:	2b05      	cmp	r3, #5
 810c994:	bfc4      	itt	gt
 810c996:	3b04      	subgt	r3, #4
 810c998:	9305      	strgt	r3, [sp, #20]
 810c99a:	9b05      	ldr	r3, [sp, #20]
 810c99c:	f1a3 0302 	sub.w	r3, r3, #2
 810c9a0:	bfcc      	ite	gt
 810c9a2:	2500      	movgt	r5, #0
 810c9a4:	2501      	movle	r5, #1
 810c9a6:	2b03      	cmp	r3, #3
 810c9a8:	d869      	bhi.n	810ca7e <_dtoa_r+0x2c6>
 810c9aa:	e8df f003 	tbb	[pc, r3]
 810c9ae:	4e2c      	.short	0x4e2c
 810c9b0:	5a4c      	.short	0x5a4c
 810c9b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 810c9b6:	441d      	add	r5, r3
 810c9b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 810c9bc:	2b20      	cmp	r3, #32
 810c9be:	bfc1      	itttt	gt
 810c9c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810c9c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 810c9c8:	fa09 f303 	lslgt.w	r3, r9, r3
 810c9cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 810c9d0:	bfda      	itte	le
 810c9d2:	f1c3 0320 	rsble	r3, r3, #32
 810c9d6:	fa06 f003 	lslle.w	r0, r6, r3
 810c9da:	4318      	orrgt	r0, r3
 810c9dc:	f7f3 fe2a 	bl	8100634 <__aeabi_ui2d>
 810c9e0:	2301      	movs	r3, #1
 810c9e2:	4606      	mov	r6, r0
 810c9e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 810c9e8:	3d01      	subs	r5, #1
 810c9ea:	9310      	str	r3, [sp, #64]	; 0x40
 810c9ec:	e771      	b.n	810c8d2 <_dtoa_r+0x11a>
 810c9ee:	2301      	movs	r3, #1
 810c9f0:	e7b6      	b.n	810c960 <_dtoa_r+0x1a8>
 810c9f2:	900e      	str	r0, [sp, #56]	; 0x38
 810c9f4:	e7b5      	b.n	810c962 <_dtoa_r+0x1aa>
 810c9f6:	f1ca 0300 	rsb	r3, sl, #0
 810c9fa:	9306      	str	r3, [sp, #24]
 810c9fc:	2300      	movs	r3, #0
 810c9fe:	eba8 080a 	sub.w	r8, r8, sl
 810ca02:	930d      	str	r3, [sp, #52]	; 0x34
 810ca04:	e7c2      	b.n	810c98c <_dtoa_r+0x1d4>
 810ca06:	2300      	movs	r3, #0
 810ca08:	9308      	str	r3, [sp, #32]
 810ca0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810ca0c:	2b00      	cmp	r3, #0
 810ca0e:	dc39      	bgt.n	810ca84 <_dtoa_r+0x2cc>
 810ca10:	f04f 0901 	mov.w	r9, #1
 810ca14:	f8cd 9004 	str.w	r9, [sp, #4]
 810ca18:	464b      	mov	r3, r9
 810ca1a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 810ca1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810ca20:	2200      	movs	r2, #0
 810ca22:	6042      	str	r2, [r0, #4]
 810ca24:	2204      	movs	r2, #4
 810ca26:	f102 0614 	add.w	r6, r2, #20
 810ca2a:	429e      	cmp	r6, r3
 810ca2c:	6841      	ldr	r1, [r0, #4]
 810ca2e:	d92f      	bls.n	810ca90 <_dtoa_r+0x2d8>
 810ca30:	4620      	mov	r0, r4
 810ca32:	f001 fa77 	bl	810df24 <_Balloc>
 810ca36:	9000      	str	r0, [sp, #0]
 810ca38:	2800      	cmp	r0, #0
 810ca3a:	d14b      	bne.n	810cad4 <_dtoa_r+0x31c>
 810ca3c:	4b24      	ldr	r3, [pc, #144]	; (810cad0 <_dtoa_r+0x318>)
 810ca3e:	4602      	mov	r2, r0
 810ca40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810ca44:	e6d1      	b.n	810c7ea <_dtoa_r+0x32>
 810ca46:	2301      	movs	r3, #1
 810ca48:	e7de      	b.n	810ca08 <_dtoa_r+0x250>
 810ca4a:	2300      	movs	r3, #0
 810ca4c:	9308      	str	r3, [sp, #32]
 810ca4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810ca50:	eb0a 0903 	add.w	r9, sl, r3
 810ca54:	f109 0301 	add.w	r3, r9, #1
 810ca58:	2b01      	cmp	r3, #1
 810ca5a:	9301      	str	r3, [sp, #4]
 810ca5c:	bfb8      	it	lt
 810ca5e:	2301      	movlt	r3, #1
 810ca60:	e7dd      	b.n	810ca1e <_dtoa_r+0x266>
 810ca62:	2301      	movs	r3, #1
 810ca64:	e7f2      	b.n	810ca4c <_dtoa_r+0x294>
 810ca66:	2501      	movs	r5, #1
 810ca68:	2300      	movs	r3, #0
 810ca6a:	9305      	str	r3, [sp, #20]
 810ca6c:	9508      	str	r5, [sp, #32]
 810ca6e:	f04f 39ff 	mov.w	r9, #4294967295
 810ca72:	2200      	movs	r2, #0
 810ca74:	f8cd 9004 	str.w	r9, [sp, #4]
 810ca78:	2312      	movs	r3, #18
 810ca7a:	9209      	str	r2, [sp, #36]	; 0x24
 810ca7c:	e7cf      	b.n	810ca1e <_dtoa_r+0x266>
 810ca7e:	2301      	movs	r3, #1
 810ca80:	9308      	str	r3, [sp, #32]
 810ca82:	e7f4      	b.n	810ca6e <_dtoa_r+0x2b6>
 810ca84:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 810ca88:	f8cd 9004 	str.w	r9, [sp, #4]
 810ca8c:	464b      	mov	r3, r9
 810ca8e:	e7c6      	b.n	810ca1e <_dtoa_r+0x266>
 810ca90:	3101      	adds	r1, #1
 810ca92:	6041      	str	r1, [r0, #4]
 810ca94:	0052      	lsls	r2, r2, #1
 810ca96:	e7c6      	b.n	810ca26 <_dtoa_r+0x26e>
 810ca98:	636f4361 	.word	0x636f4361
 810ca9c:	3fd287a7 	.word	0x3fd287a7
 810caa0:	8b60c8b3 	.word	0x8b60c8b3
 810caa4:	3fc68a28 	.word	0x3fc68a28
 810caa8:	509f79fb 	.word	0x509f79fb
 810caac:	3fd34413 	.word	0x3fd34413
 810cab0:	0810f2a6 	.word	0x0810f2a6
 810cab4:	0810f2bd 	.word	0x0810f2bd
 810cab8:	7ff00000 	.word	0x7ff00000
 810cabc:	0810f2a2 	.word	0x0810f2a2
 810cac0:	0810f299 	.word	0x0810f299
 810cac4:	0810f11a 	.word	0x0810f11a
 810cac8:	3ff80000 	.word	0x3ff80000
 810cacc:	0810f498 	.word	0x0810f498
 810cad0:	0810f31c 	.word	0x0810f31c
 810cad4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810cad6:	9a00      	ldr	r2, [sp, #0]
 810cad8:	601a      	str	r2, [r3, #0]
 810cada:	9b01      	ldr	r3, [sp, #4]
 810cadc:	2b0e      	cmp	r3, #14
 810cade:	f200 80ad 	bhi.w	810cc3c <_dtoa_r+0x484>
 810cae2:	2d00      	cmp	r5, #0
 810cae4:	f000 80aa 	beq.w	810cc3c <_dtoa_r+0x484>
 810cae8:	f1ba 0f00 	cmp.w	sl, #0
 810caec:	dd36      	ble.n	810cb5c <_dtoa_r+0x3a4>
 810caee:	4ac3      	ldr	r2, [pc, #780]	; (810cdfc <_dtoa_r+0x644>)
 810caf0:	f00a 030f 	and.w	r3, sl, #15
 810caf4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810caf8:	ed93 7b00 	vldr	d7, [r3]
 810cafc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 810cb00:	ea4f 172a 	mov.w	r7, sl, asr #4
 810cb04:	eeb0 8a47 	vmov.f32	s16, s14
 810cb08:	eef0 8a67 	vmov.f32	s17, s15
 810cb0c:	d016      	beq.n	810cb3c <_dtoa_r+0x384>
 810cb0e:	4bbc      	ldr	r3, [pc, #752]	; (810ce00 <_dtoa_r+0x648>)
 810cb10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810cb14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810cb18:	f7f3 ff30 	bl	810097c <__aeabi_ddiv>
 810cb1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810cb20:	f007 070f 	and.w	r7, r7, #15
 810cb24:	2503      	movs	r5, #3
 810cb26:	4eb6      	ldr	r6, [pc, #728]	; (810ce00 <_dtoa_r+0x648>)
 810cb28:	b957      	cbnz	r7, 810cb40 <_dtoa_r+0x388>
 810cb2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810cb2e:	ec53 2b18 	vmov	r2, r3, d8
 810cb32:	f7f3 ff23 	bl	810097c <__aeabi_ddiv>
 810cb36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810cb3a:	e029      	b.n	810cb90 <_dtoa_r+0x3d8>
 810cb3c:	2502      	movs	r5, #2
 810cb3e:	e7f2      	b.n	810cb26 <_dtoa_r+0x36e>
 810cb40:	07f9      	lsls	r1, r7, #31
 810cb42:	d508      	bpl.n	810cb56 <_dtoa_r+0x39e>
 810cb44:	ec51 0b18 	vmov	r0, r1, d8
 810cb48:	e9d6 2300 	ldrd	r2, r3, [r6]
 810cb4c:	f7f3 fdec 	bl	8100728 <__aeabi_dmul>
 810cb50:	ec41 0b18 	vmov	d8, r0, r1
 810cb54:	3501      	adds	r5, #1
 810cb56:	107f      	asrs	r7, r7, #1
 810cb58:	3608      	adds	r6, #8
 810cb5a:	e7e5      	b.n	810cb28 <_dtoa_r+0x370>
 810cb5c:	f000 80a6 	beq.w	810ccac <_dtoa_r+0x4f4>
 810cb60:	f1ca 0600 	rsb	r6, sl, #0
 810cb64:	4ba5      	ldr	r3, [pc, #660]	; (810cdfc <_dtoa_r+0x644>)
 810cb66:	4fa6      	ldr	r7, [pc, #664]	; (810ce00 <_dtoa_r+0x648>)
 810cb68:	f006 020f 	and.w	r2, r6, #15
 810cb6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810cb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cb74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810cb78:	f7f3 fdd6 	bl	8100728 <__aeabi_dmul>
 810cb7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810cb80:	1136      	asrs	r6, r6, #4
 810cb82:	2300      	movs	r3, #0
 810cb84:	2502      	movs	r5, #2
 810cb86:	2e00      	cmp	r6, #0
 810cb88:	f040 8085 	bne.w	810cc96 <_dtoa_r+0x4de>
 810cb8c:	2b00      	cmp	r3, #0
 810cb8e:	d1d2      	bne.n	810cb36 <_dtoa_r+0x37e>
 810cb90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810cb92:	2b00      	cmp	r3, #0
 810cb94:	f000 808c 	beq.w	810ccb0 <_dtoa_r+0x4f8>
 810cb98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810cb9c:	4b99      	ldr	r3, [pc, #612]	; (810ce04 <_dtoa_r+0x64c>)
 810cb9e:	2200      	movs	r2, #0
 810cba0:	4630      	mov	r0, r6
 810cba2:	4639      	mov	r1, r7
 810cba4:	f7f4 f832 	bl	8100c0c <__aeabi_dcmplt>
 810cba8:	2800      	cmp	r0, #0
 810cbaa:	f000 8081 	beq.w	810ccb0 <_dtoa_r+0x4f8>
 810cbae:	9b01      	ldr	r3, [sp, #4]
 810cbb0:	2b00      	cmp	r3, #0
 810cbb2:	d07d      	beq.n	810ccb0 <_dtoa_r+0x4f8>
 810cbb4:	f1b9 0f00 	cmp.w	r9, #0
 810cbb8:	dd3c      	ble.n	810cc34 <_dtoa_r+0x47c>
 810cbba:	f10a 33ff 	add.w	r3, sl, #4294967295
 810cbbe:	9307      	str	r3, [sp, #28]
 810cbc0:	2200      	movs	r2, #0
 810cbc2:	4b91      	ldr	r3, [pc, #580]	; (810ce08 <_dtoa_r+0x650>)
 810cbc4:	4630      	mov	r0, r6
 810cbc6:	4639      	mov	r1, r7
 810cbc8:	f7f3 fdae 	bl	8100728 <__aeabi_dmul>
 810cbcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810cbd0:	3501      	adds	r5, #1
 810cbd2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 810cbd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810cbda:	4628      	mov	r0, r5
 810cbdc:	f7f3 fd3a 	bl	8100654 <__aeabi_i2d>
 810cbe0:	4632      	mov	r2, r6
 810cbe2:	463b      	mov	r3, r7
 810cbe4:	f7f3 fda0 	bl	8100728 <__aeabi_dmul>
 810cbe8:	4b88      	ldr	r3, [pc, #544]	; (810ce0c <_dtoa_r+0x654>)
 810cbea:	2200      	movs	r2, #0
 810cbec:	f7f3 fbe6 	bl	81003bc <__adddf3>
 810cbf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 810cbf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810cbf8:	9303      	str	r3, [sp, #12]
 810cbfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810cbfc:	2b00      	cmp	r3, #0
 810cbfe:	d15c      	bne.n	810ccba <_dtoa_r+0x502>
 810cc00:	4b83      	ldr	r3, [pc, #524]	; (810ce10 <_dtoa_r+0x658>)
 810cc02:	2200      	movs	r2, #0
 810cc04:	4630      	mov	r0, r6
 810cc06:	4639      	mov	r1, r7
 810cc08:	f7f3 fbd6 	bl	81003b8 <__aeabi_dsub>
 810cc0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810cc10:	4606      	mov	r6, r0
 810cc12:	460f      	mov	r7, r1
 810cc14:	f7f4 f818 	bl	8100c48 <__aeabi_dcmpgt>
 810cc18:	2800      	cmp	r0, #0
 810cc1a:	f040 8296 	bne.w	810d14a <_dtoa_r+0x992>
 810cc1e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 810cc22:	4630      	mov	r0, r6
 810cc24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810cc28:	4639      	mov	r1, r7
 810cc2a:	f7f3 ffef 	bl	8100c0c <__aeabi_dcmplt>
 810cc2e:	2800      	cmp	r0, #0
 810cc30:	f040 8288 	bne.w	810d144 <_dtoa_r+0x98c>
 810cc34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 810cc38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810cc3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 810cc3e:	2b00      	cmp	r3, #0
 810cc40:	f2c0 8158 	blt.w	810cef4 <_dtoa_r+0x73c>
 810cc44:	f1ba 0f0e 	cmp.w	sl, #14
 810cc48:	f300 8154 	bgt.w	810cef4 <_dtoa_r+0x73c>
 810cc4c:	4b6b      	ldr	r3, [pc, #428]	; (810cdfc <_dtoa_r+0x644>)
 810cc4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810cc52:	e9d3 8900 	ldrd	r8, r9, [r3]
 810cc56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810cc58:	2b00      	cmp	r3, #0
 810cc5a:	f280 80e3 	bge.w	810ce24 <_dtoa_r+0x66c>
 810cc5e:	9b01      	ldr	r3, [sp, #4]
 810cc60:	2b00      	cmp	r3, #0
 810cc62:	f300 80df 	bgt.w	810ce24 <_dtoa_r+0x66c>
 810cc66:	f040 826d 	bne.w	810d144 <_dtoa_r+0x98c>
 810cc6a:	4b69      	ldr	r3, [pc, #420]	; (810ce10 <_dtoa_r+0x658>)
 810cc6c:	2200      	movs	r2, #0
 810cc6e:	4640      	mov	r0, r8
 810cc70:	4649      	mov	r1, r9
 810cc72:	f7f3 fd59 	bl	8100728 <__aeabi_dmul>
 810cc76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810cc7a:	f7f3 ffdb 	bl	8100c34 <__aeabi_dcmpge>
 810cc7e:	9e01      	ldr	r6, [sp, #4]
 810cc80:	4637      	mov	r7, r6
 810cc82:	2800      	cmp	r0, #0
 810cc84:	f040 8243 	bne.w	810d10e <_dtoa_r+0x956>
 810cc88:	9d00      	ldr	r5, [sp, #0]
 810cc8a:	2331      	movs	r3, #49	; 0x31
 810cc8c:	f805 3b01 	strb.w	r3, [r5], #1
 810cc90:	f10a 0a01 	add.w	sl, sl, #1
 810cc94:	e23f      	b.n	810d116 <_dtoa_r+0x95e>
 810cc96:	07f2      	lsls	r2, r6, #31
 810cc98:	d505      	bpl.n	810cca6 <_dtoa_r+0x4ee>
 810cc9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810cc9e:	f7f3 fd43 	bl	8100728 <__aeabi_dmul>
 810cca2:	3501      	adds	r5, #1
 810cca4:	2301      	movs	r3, #1
 810cca6:	1076      	asrs	r6, r6, #1
 810cca8:	3708      	adds	r7, #8
 810ccaa:	e76c      	b.n	810cb86 <_dtoa_r+0x3ce>
 810ccac:	2502      	movs	r5, #2
 810ccae:	e76f      	b.n	810cb90 <_dtoa_r+0x3d8>
 810ccb0:	9b01      	ldr	r3, [sp, #4]
 810ccb2:	f8cd a01c 	str.w	sl, [sp, #28]
 810ccb6:	930c      	str	r3, [sp, #48]	; 0x30
 810ccb8:	e78d      	b.n	810cbd6 <_dtoa_r+0x41e>
 810ccba:	9900      	ldr	r1, [sp, #0]
 810ccbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 810ccbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810ccc0:	4b4e      	ldr	r3, [pc, #312]	; (810cdfc <_dtoa_r+0x644>)
 810ccc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 810ccc6:	4401      	add	r1, r0
 810ccc8:	9102      	str	r1, [sp, #8]
 810ccca:	9908      	ldr	r1, [sp, #32]
 810cccc:	eeb0 8a47 	vmov.f32	s16, s14
 810ccd0:	eef0 8a67 	vmov.f32	s17, s15
 810ccd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810ccd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810ccdc:	2900      	cmp	r1, #0
 810ccde:	d045      	beq.n	810cd6c <_dtoa_r+0x5b4>
 810cce0:	494c      	ldr	r1, [pc, #304]	; (810ce14 <_dtoa_r+0x65c>)
 810cce2:	2000      	movs	r0, #0
 810cce4:	f7f3 fe4a 	bl	810097c <__aeabi_ddiv>
 810cce8:	ec53 2b18 	vmov	r2, r3, d8
 810ccec:	f7f3 fb64 	bl	81003b8 <__aeabi_dsub>
 810ccf0:	9d00      	ldr	r5, [sp, #0]
 810ccf2:	ec41 0b18 	vmov	d8, r0, r1
 810ccf6:	4639      	mov	r1, r7
 810ccf8:	4630      	mov	r0, r6
 810ccfa:	f7f3 ffc5 	bl	8100c88 <__aeabi_d2iz>
 810ccfe:	900c      	str	r0, [sp, #48]	; 0x30
 810cd00:	f7f3 fca8 	bl	8100654 <__aeabi_i2d>
 810cd04:	4602      	mov	r2, r0
 810cd06:	460b      	mov	r3, r1
 810cd08:	4630      	mov	r0, r6
 810cd0a:	4639      	mov	r1, r7
 810cd0c:	f7f3 fb54 	bl	81003b8 <__aeabi_dsub>
 810cd10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810cd12:	3330      	adds	r3, #48	; 0x30
 810cd14:	f805 3b01 	strb.w	r3, [r5], #1
 810cd18:	ec53 2b18 	vmov	r2, r3, d8
 810cd1c:	4606      	mov	r6, r0
 810cd1e:	460f      	mov	r7, r1
 810cd20:	f7f3 ff74 	bl	8100c0c <__aeabi_dcmplt>
 810cd24:	2800      	cmp	r0, #0
 810cd26:	d165      	bne.n	810cdf4 <_dtoa_r+0x63c>
 810cd28:	4632      	mov	r2, r6
 810cd2a:	463b      	mov	r3, r7
 810cd2c:	4935      	ldr	r1, [pc, #212]	; (810ce04 <_dtoa_r+0x64c>)
 810cd2e:	2000      	movs	r0, #0
 810cd30:	f7f3 fb42 	bl	81003b8 <__aeabi_dsub>
 810cd34:	ec53 2b18 	vmov	r2, r3, d8
 810cd38:	f7f3 ff68 	bl	8100c0c <__aeabi_dcmplt>
 810cd3c:	2800      	cmp	r0, #0
 810cd3e:	f040 80b9 	bne.w	810ceb4 <_dtoa_r+0x6fc>
 810cd42:	9b02      	ldr	r3, [sp, #8]
 810cd44:	429d      	cmp	r5, r3
 810cd46:	f43f af75 	beq.w	810cc34 <_dtoa_r+0x47c>
 810cd4a:	4b2f      	ldr	r3, [pc, #188]	; (810ce08 <_dtoa_r+0x650>)
 810cd4c:	ec51 0b18 	vmov	r0, r1, d8
 810cd50:	2200      	movs	r2, #0
 810cd52:	f7f3 fce9 	bl	8100728 <__aeabi_dmul>
 810cd56:	4b2c      	ldr	r3, [pc, #176]	; (810ce08 <_dtoa_r+0x650>)
 810cd58:	ec41 0b18 	vmov	d8, r0, r1
 810cd5c:	2200      	movs	r2, #0
 810cd5e:	4630      	mov	r0, r6
 810cd60:	4639      	mov	r1, r7
 810cd62:	f7f3 fce1 	bl	8100728 <__aeabi_dmul>
 810cd66:	4606      	mov	r6, r0
 810cd68:	460f      	mov	r7, r1
 810cd6a:	e7c4      	b.n	810ccf6 <_dtoa_r+0x53e>
 810cd6c:	ec51 0b17 	vmov	r0, r1, d7
 810cd70:	f7f3 fcda 	bl	8100728 <__aeabi_dmul>
 810cd74:	9b02      	ldr	r3, [sp, #8]
 810cd76:	9d00      	ldr	r5, [sp, #0]
 810cd78:	930c      	str	r3, [sp, #48]	; 0x30
 810cd7a:	ec41 0b18 	vmov	d8, r0, r1
 810cd7e:	4639      	mov	r1, r7
 810cd80:	4630      	mov	r0, r6
 810cd82:	f7f3 ff81 	bl	8100c88 <__aeabi_d2iz>
 810cd86:	9011      	str	r0, [sp, #68]	; 0x44
 810cd88:	f7f3 fc64 	bl	8100654 <__aeabi_i2d>
 810cd8c:	4602      	mov	r2, r0
 810cd8e:	460b      	mov	r3, r1
 810cd90:	4630      	mov	r0, r6
 810cd92:	4639      	mov	r1, r7
 810cd94:	f7f3 fb10 	bl	81003b8 <__aeabi_dsub>
 810cd98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810cd9a:	3330      	adds	r3, #48	; 0x30
 810cd9c:	f805 3b01 	strb.w	r3, [r5], #1
 810cda0:	9b02      	ldr	r3, [sp, #8]
 810cda2:	429d      	cmp	r5, r3
 810cda4:	4606      	mov	r6, r0
 810cda6:	460f      	mov	r7, r1
 810cda8:	f04f 0200 	mov.w	r2, #0
 810cdac:	d134      	bne.n	810ce18 <_dtoa_r+0x660>
 810cdae:	4b19      	ldr	r3, [pc, #100]	; (810ce14 <_dtoa_r+0x65c>)
 810cdb0:	ec51 0b18 	vmov	r0, r1, d8
 810cdb4:	f7f3 fb02 	bl	81003bc <__adddf3>
 810cdb8:	4602      	mov	r2, r0
 810cdba:	460b      	mov	r3, r1
 810cdbc:	4630      	mov	r0, r6
 810cdbe:	4639      	mov	r1, r7
 810cdc0:	f7f3 ff42 	bl	8100c48 <__aeabi_dcmpgt>
 810cdc4:	2800      	cmp	r0, #0
 810cdc6:	d175      	bne.n	810ceb4 <_dtoa_r+0x6fc>
 810cdc8:	ec53 2b18 	vmov	r2, r3, d8
 810cdcc:	4911      	ldr	r1, [pc, #68]	; (810ce14 <_dtoa_r+0x65c>)
 810cdce:	2000      	movs	r0, #0
 810cdd0:	f7f3 faf2 	bl	81003b8 <__aeabi_dsub>
 810cdd4:	4602      	mov	r2, r0
 810cdd6:	460b      	mov	r3, r1
 810cdd8:	4630      	mov	r0, r6
 810cdda:	4639      	mov	r1, r7
 810cddc:	f7f3 ff16 	bl	8100c0c <__aeabi_dcmplt>
 810cde0:	2800      	cmp	r0, #0
 810cde2:	f43f af27 	beq.w	810cc34 <_dtoa_r+0x47c>
 810cde6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 810cde8:	1e6b      	subs	r3, r5, #1
 810cdea:	930c      	str	r3, [sp, #48]	; 0x30
 810cdec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810cdf0:	2b30      	cmp	r3, #48	; 0x30
 810cdf2:	d0f8      	beq.n	810cde6 <_dtoa_r+0x62e>
 810cdf4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 810cdf8:	e04a      	b.n	810ce90 <_dtoa_r+0x6d8>
 810cdfa:	bf00      	nop
 810cdfc:	0810f498 	.word	0x0810f498
 810ce00:	0810f470 	.word	0x0810f470
 810ce04:	3ff00000 	.word	0x3ff00000
 810ce08:	40240000 	.word	0x40240000
 810ce0c:	401c0000 	.word	0x401c0000
 810ce10:	40140000 	.word	0x40140000
 810ce14:	3fe00000 	.word	0x3fe00000
 810ce18:	4baf      	ldr	r3, [pc, #700]	; (810d0d8 <_dtoa_r+0x920>)
 810ce1a:	f7f3 fc85 	bl	8100728 <__aeabi_dmul>
 810ce1e:	4606      	mov	r6, r0
 810ce20:	460f      	mov	r7, r1
 810ce22:	e7ac      	b.n	810cd7e <_dtoa_r+0x5c6>
 810ce24:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810ce28:	9d00      	ldr	r5, [sp, #0]
 810ce2a:	4642      	mov	r2, r8
 810ce2c:	464b      	mov	r3, r9
 810ce2e:	4630      	mov	r0, r6
 810ce30:	4639      	mov	r1, r7
 810ce32:	f7f3 fda3 	bl	810097c <__aeabi_ddiv>
 810ce36:	f7f3 ff27 	bl	8100c88 <__aeabi_d2iz>
 810ce3a:	9002      	str	r0, [sp, #8]
 810ce3c:	f7f3 fc0a 	bl	8100654 <__aeabi_i2d>
 810ce40:	4642      	mov	r2, r8
 810ce42:	464b      	mov	r3, r9
 810ce44:	f7f3 fc70 	bl	8100728 <__aeabi_dmul>
 810ce48:	4602      	mov	r2, r0
 810ce4a:	460b      	mov	r3, r1
 810ce4c:	4630      	mov	r0, r6
 810ce4e:	4639      	mov	r1, r7
 810ce50:	f7f3 fab2 	bl	81003b8 <__aeabi_dsub>
 810ce54:	9e02      	ldr	r6, [sp, #8]
 810ce56:	9f01      	ldr	r7, [sp, #4]
 810ce58:	3630      	adds	r6, #48	; 0x30
 810ce5a:	f805 6b01 	strb.w	r6, [r5], #1
 810ce5e:	9e00      	ldr	r6, [sp, #0]
 810ce60:	1bae      	subs	r6, r5, r6
 810ce62:	42b7      	cmp	r7, r6
 810ce64:	4602      	mov	r2, r0
 810ce66:	460b      	mov	r3, r1
 810ce68:	d137      	bne.n	810ceda <_dtoa_r+0x722>
 810ce6a:	f7f3 faa7 	bl	81003bc <__adddf3>
 810ce6e:	4642      	mov	r2, r8
 810ce70:	464b      	mov	r3, r9
 810ce72:	4606      	mov	r6, r0
 810ce74:	460f      	mov	r7, r1
 810ce76:	f7f3 fee7 	bl	8100c48 <__aeabi_dcmpgt>
 810ce7a:	b9c8      	cbnz	r0, 810ceb0 <_dtoa_r+0x6f8>
 810ce7c:	4642      	mov	r2, r8
 810ce7e:	464b      	mov	r3, r9
 810ce80:	4630      	mov	r0, r6
 810ce82:	4639      	mov	r1, r7
 810ce84:	f7f3 feb8 	bl	8100bf8 <__aeabi_dcmpeq>
 810ce88:	b110      	cbz	r0, 810ce90 <_dtoa_r+0x6d8>
 810ce8a:	9b02      	ldr	r3, [sp, #8]
 810ce8c:	07d9      	lsls	r1, r3, #31
 810ce8e:	d40f      	bmi.n	810ceb0 <_dtoa_r+0x6f8>
 810ce90:	4620      	mov	r0, r4
 810ce92:	4659      	mov	r1, fp
 810ce94:	f001 f886 	bl	810dfa4 <_Bfree>
 810ce98:	2300      	movs	r3, #0
 810ce9a:	702b      	strb	r3, [r5, #0]
 810ce9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810ce9e:	f10a 0001 	add.w	r0, sl, #1
 810cea2:	6018      	str	r0, [r3, #0]
 810cea4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810cea6:	2b00      	cmp	r3, #0
 810cea8:	f43f acd8 	beq.w	810c85c <_dtoa_r+0xa4>
 810ceac:	601d      	str	r5, [r3, #0]
 810ceae:	e4d5      	b.n	810c85c <_dtoa_r+0xa4>
 810ceb0:	f8cd a01c 	str.w	sl, [sp, #28]
 810ceb4:	462b      	mov	r3, r5
 810ceb6:	461d      	mov	r5, r3
 810ceb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810cebc:	2a39      	cmp	r2, #57	; 0x39
 810cebe:	d108      	bne.n	810ced2 <_dtoa_r+0x71a>
 810cec0:	9a00      	ldr	r2, [sp, #0]
 810cec2:	429a      	cmp	r2, r3
 810cec4:	d1f7      	bne.n	810ceb6 <_dtoa_r+0x6fe>
 810cec6:	9a07      	ldr	r2, [sp, #28]
 810cec8:	9900      	ldr	r1, [sp, #0]
 810ceca:	3201      	adds	r2, #1
 810cecc:	9207      	str	r2, [sp, #28]
 810cece:	2230      	movs	r2, #48	; 0x30
 810ced0:	700a      	strb	r2, [r1, #0]
 810ced2:	781a      	ldrb	r2, [r3, #0]
 810ced4:	3201      	adds	r2, #1
 810ced6:	701a      	strb	r2, [r3, #0]
 810ced8:	e78c      	b.n	810cdf4 <_dtoa_r+0x63c>
 810ceda:	4b7f      	ldr	r3, [pc, #508]	; (810d0d8 <_dtoa_r+0x920>)
 810cedc:	2200      	movs	r2, #0
 810cede:	f7f3 fc23 	bl	8100728 <__aeabi_dmul>
 810cee2:	2200      	movs	r2, #0
 810cee4:	2300      	movs	r3, #0
 810cee6:	4606      	mov	r6, r0
 810cee8:	460f      	mov	r7, r1
 810ceea:	f7f3 fe85 	bl	8100bf8 <__aeabi_dcmpeq>
 810ceee:	2800      	cmp	r0, #0
 810cef0:	d09b      	beq.n	810ce2a <_dtoa_r+0x672>
 810cef2:	e7cd      	b.n	810ce90 <_dtoa_r+0x6d8>
 810cef4:	9a08      	ldr	r2, [sp, #32]
 810cef6:	2a00      	cmp	r2, #0
 810cef8:	f000 80c4 	beq.w	810d084 <_dtoa_r+0x8cc>
 810cefc:	9a05      	ldr	r2, [sp, #20]
 810cefe:	2a01      	cmp	r2, #1
 810cf00:	f300 80a8 	bgt.w	810d054 <_dtoa_r+0x89c>
 810cf04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 810cf06:	2a00      	cmp	r2, #0
 810cf08:	f000 80a0 	beq.w	810d04c <_dtoa_r+0x894>
 810cf0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810cf10:	9e06      	ldr	r6, [sp, #24]
 810cf12:	4645      	mov	r5, r8
 810cf14:	9a04      	ldr	r2, [sp, #16]
 810cf16:	2101      	movs	r1, #1
 810cf18:	441a      	add	r2, r3
 810cf1a:	4620      	mov	r0, r4
 810cf1c:	4498      	add	r8, r3
 810cf1e:	9204      	str	r2, [sp, #16]
 810cf20:	f001 f946 	bl	810e1b0 <__i2b>
 810cf24:	4607      	mov	r7, r0
 810cf26:	2d00      	cmp	r5, #0
 810cf28:	dd0b      	ble.n	810cf42 <_dtoa_r+0x78a>
 810cf2a:	9b04      	ldr	r3, [sp, #16]
 810cf2c:	2b00      	cmp	r3, #0
 810cf2e:	dd08      	ble.n	810cf42 <_dtoa_r+0x78a>
 810cf30:	42ab      	cmp	r3, r5
 810cf32:	9a04      	ldr	r2, [sp, #16]
 810cf34:	bfa8      	it	ge
 810cf36:	462b      	movge	r3, r5
 810cf38:	eba8 0803 	sub.w	r8, r8, r3
 810cf3c:	1aed      	subs	r5, r5, r3
 810cf3e:	1ad3      	subs	r3, r2, r3
 810cf40:	9304      	str	r3, [sp, #16]
 810cf42:	9b06      	ldr	r3, [sp, #24]
 810cf44:	b1fb      	cbz	r3, 810cf86 <_dtoa_r+0x7ce>
 810cf46:	9b08      	ldr	r3, [sp, #32]
 810cf48:	2b00      	cmp	r3, #0
 810cf4a:	f000 809f 	beq.w	810d08c <_dtoa_r+0x8d4>
 810cf4e:	2e00      	cmp	r6, #0
 810cf50:	dd11      	ble.n	810cf76 <_dtoa_r+0x7be>
 810cf52:	4639      	mov	r1, r7
 810cf54:	4632      	mov	r2, r6
 810cf56:	4620      	mov	r0, r4
 810cf58:	f001 f9e6 	bl	810e328 <__pow5mult>
 810cf5c:	465a      	mov	r2, fp
 810cf5e:	4601      	mov	r1, r0
 810cf60:	4607      	mov	r7, r0
 810cf62:	4620      	mov	r0, r4
 810cf64:	f001 f93a 	bl	810e1dc <__multiply>
 810cf68:	4659      	mov	r1, fp
 810cf6a:	9007      	str	r0, [sp, #28]
 810cf6c:	4620      	mov	r0, r4
 810cf6e:	f001 f819 	bl	810dfa4 <_Bfree>
 810cf72:	9b07      	ldr	r3, [sp, #28]
 810cf74:	469b      	mov	fp, r3
 810cf76:	9b06      	ldr	r3, [sp, #24]
 810cf78:	1b9a      	subs	r2, r3, r6
 810cf7a:	d004      	beq.n	810cf86 <_dtoa_r+0x7ce>
 810cf7c:	4659      	mov	r1, fp
 810cf7e:	4620      	mov	r0, r4
 810cf80:	f001 f9d2 	bl	810e328 <__pow5mult>
 810cf84:	4683      	mov	fp, r0
 810cf86:	2101      	movs	r1, #1
 810cf88:	4620      	mov	r0, r4
 810cf8a:	f001 f911 	bl	810e1b0 <__i2b>
 810cf8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810cf90:	2b00      	cmp	r3, #0
 810cf92:	4606      	mov	r6, r0
 810cf94:	dd7c      	ble.n	810d090 <_dtoa_r+0x8d8>
 810cf96:	461a      	mov	r2, r3
 810cf98:	4601      	mov	r1, r0
 810cf9a:	4620      	mov	r0, r4
 810cf9c:	f001 f9c4 	bl	810e328 <__pow5mult>
 810cfa0:	9b05      	ldr	r3, [sp, #20]
 810cfa2:	2b01      	cmp	r3, #1
 810cfa4:	4606      	mov	r6, r0
 810cfa6:	dd76      	ble.n	810d096 <_dtoa_r+0x8de>
 810cfa8:	2300      	movs	r3, #0
 810cfaa:	9306      	str	r3, [sp, #24]
 810cfac:	6933      	ldr	r3, [r6, #16]
 810cfae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810cfb2:	6918      	ldr	r0, [r3, #16]
 810cfb4:	f001 f8ac 	bl	810e110 <__hi0bits>
 810cfb8:	f1c0 0020 	rsb	r0, r0, #32
 810cfbc:	9b04      	ldr	r3, [sp, #16]
 810cfbe:	4418      	add	r0, r3
 810cfc0:	f010 001f 	ands.w	r0, r0, #31
 810cfc4:	f000 8086 	beq.w	810d0d4 <_dtoa_r+0x91c>
 810cfc8:	f1c0 0320 	rsb	r3, r0, #32
 810cfcc:	2b04      	cmp	r3, #4
 810cfce:	dd7f      	ble.n	810d0d0 <_dtoa_r+0x918>
 810cfd0:	f1c0 001c 	rsb	r0, r0, #28
 810cfd4:	9b04      	ldr	r3, [sp, #16]
 810cfd6:	4403      	add	r3, r0
 810cfd8:	4480      	add	r8, r0
 810cfda:	4405      	add	r5, r0
 810cfdc:	9304      	str	r3, [sp, #16]
 810cfde:	f1b8 0f00 	cmp.w	r8, #0
 810cfe2:	dd05      	ble.n	810cff0 <_dtoa_r+0x838>
 810cfe4:	4659      	mov	r1, fp
 810cfe6:	4642      	mov	r2, r8
 810cfe8:	4620      	mov	r0, r4
 810cfea:	f001 f9f7 	bl	810e3dc <__lshift>
 810cfee:	4683      	mov	fp, r0
 810cff0:	9b04      	ldr	r3, [sp, #16]
 810cff2:	2b00      	cmp	r3, #0
 810cff4:	dd05      	ble.n	810d002 <_dtoa_r+0x84a>
 810cff6:	4631      	mov	r1, r6
 810cff8:	461a      	mov	r2, r3
 810cffa:	4620      	mov	r0, r4
 810cffc:	f001 f9ee 	bl	810e3dc <__lshift>
 810d000:	4606      	mov	r6, r0
 810d002:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810d004:	2b00      	cmp	r3, #0
 810d006:	d069      	beq.n	810d0dc <_dtoa_r+0x924>
 810d008:	4631      	mov	r1, r6
 810d00a:	4658      	mov	r0, fp
 810d00c:	f001 fa52 	bl	810e4b4 <__mcmp>
 810d010:	2800      	cmp	r0, #0
 810d012:	da63      	bge.n	810d0dc <_dtoa_r+0x924>
 810d014:	2300      	movs	r3, #0
 810d016:	4659      	mov	r1, fp
 810d018:	220a      	movs	r2, #10
 810d01a:	4620      	mov	r0, r4
 810d01c:	f000 ffe4 	bl	810dfe8 <__multadd>
 810d020:	9b08      	ldr	r3, [sp, #32]
 810d022:	f10a 3aff 	add.w	sl, sl, #4294967295
 810d026:	4683      	mov	fp, r0
 810d028:	2b00      	cmp	r3, #0
 810d02a:	f000 818f 	beq.w	810d34c <_dtoa_r+0xb94>
 810d02e:	4639      	mov	r1, r7
 810d030:	2300      	movs	r3, #0
 810d032:	220a      	movs	r2, #10
 810d034:	4620      	mov	r0, r4
 810d036:	f000 ffd7 	bl	810dfe8 <__multadd>
 810d03a:	f1b9 0f00 	cmp.w	r9, #0
 810d03e:	4607      	mov	r7, r0
 810d040:	f300 808e 	bgt.w	810d160 <_dtoa_r+0x9a8>
 810d044:	9b05      	ldr	r3, [sp, #20]
 810d046:	2b02      	cmp	r3, #2
 810d048:	dc50      	bgt.n	810d0ec <_dtoa_r+0x934>
 810d04a:	e089      	b.n	810d160 <_dtoa_r+0x9a8>
 810d04c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 810d04e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810d052:	e75d      	b.n	810cf10 <_dtoa_r+0x758>
 810d054:	9b01      	ldr	r3, [sp, #4]
 810d056:	1e5e      	subs	r6, r3, #1
 810d058:	9b06      	ldr	r3, [sp, #24]
 810d05a:	42b3      	cmp	r3, r6
 810d05c:	bfbf      	itttt	lt
 810d05e:	9b06      	ldrlt	r3, [sp, #24]
 810d060:	9606      	strlt	r6, [sp, #24]
 810d062:	1af2      	sublt	r2, r6, r3
 810d064:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 810d066:	bfb6      	itet	lt
 810d068:	189b      	addlt	r3, r3, r2
 810d06a:	1b9e      	subge	r6, r3, r6
 810d06c:	930d      	strlt	r3, [sp, #52]	; 0x34
 810d06e:	9b01      	ldr	r3, [sp, #4]
 810d070:	bfb8      	it	lt
 810d072:	2600      	movlt	r6, #0
 810d074:	2b00      	cmp	r3, #0
 810d076:	bfb5      	itete	lt
 810d078:	eba8 0503 	sublt.w	r5, r8, r3
 810d07c:	9b01      	ldrge	r3, [sp, #4]
 810d07e:	2300      	movlt	r3, #0
 810d080:	4645      	movge	r5, r8
 810d082:	e747      	b.n	810cf14 <_dtoa_r+0x75c>
 810d084:	9e06      	ldr	r6, [sp, #24]
 810d086:	9f08      	ldr	r7, [sp, #32]
 810d088:	4645      	mov	r5, r8
 810d08a:	e74c      	b.n	810cf26 <_dtoa_r+0x76e>
 810d08c:	9a06      	ldr	r2, [sp, #24]
 810d08e:	e775      	b.n	810cf7c <_dtoa_r+0x7c4>
 810d090:	9b05      	ldr	r3, [sp, #20]
 810d092:	2b01      	cmp	r3, #1
 810d094:	dc18      	bgt.n	810d0c8 <_dtoa_r+0x910>
 810d096:	9b02      	ldr	r3, [sp, #8]
 810d098:	b9b3      	cbnz	r3, 810d0c8 <_dtoa_r+0x910>
 810d09a:	9b03      	ldr	r3, [sp, #12]
 810d09c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810d0a0:	b9a3      	cbnz	r3, 810d0cc <_dtoa_r+0x914>
 810d0a2:	9b03      	ldr	r3, [sp, #12]
 810d0a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810d0a8:	0d1b      	lsrs	r3, r3, #20
 810d0aa:	051b      	lsls	r3, r3, #20
 810d0ac:	b12b      	cbz	r3, 810d0ba <_dtoa_r+0x902>
 810d0ae:	9b04      	ldr	r3, [sp, #16]
 810d0b0:	3301      	adds	r3, #1
 810d0b2:	9304      	str	r3, [sp, #16]
 810d0b4:	f108 0801 	add.w	r8, r8, #1
 810d0b8:	2301      	movs	r3, #1
 810d0ba:	9306      	str	r3, [sp, #24]
 810d0bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810d0be:	2b00      	cmp	r3, #0
 810d0c0:	f47f af74 	bne.w	810cfac <_dtoa_r+0x7f4>
 810d0c4:	2001      	movs	r0, #1
 810d0c6:	e779      	b.n	810cfbc <_dtoa_r+0x804>
 810d0c8:	2300      	movs	r3, #0
 810d0ca:	e7f6      	b.n	810d0ba <_dtoa_r+0x902>
 810d0cc:	9b02      	ldr	r3, [sp, #8]
 810d0ce:	e7f4      	b.n	810d0ba <_dtoa_r+0x902>
 810d0d0:	d085      	beq.n	810cfde <_dtoa_r+0x826>
 810d0d2:	4618      	mov	r0, r3
 810d0d4:	301c      	adds	r0, #28
 810d0d6:	e77d      	b.n	810cfd4 <_dtoa_r+0x81c>
 810d0d8:	40240000 	.word	0x40240000
 810d0dc:	9b01      	ldr	r3, [sp, #4]
 810d0de:	2b00      	cmp	r3, #0
 810d0e0:	dc38      	bgt.n	810d154 <_dtoa_r+0x99c>
 810d0e2:	9b05      	ldr	r3, [sp, #20]
 810d0e4:	2b02      	cmp	r3, #2
 810d0e6:	dd35      	ble.n	810d154 <_dtoa_r+0x99c>
 810d0e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 810d0ec:	f1b9 0f00 	cmp.w	r9, #0
 810d0f0:	d10d      	bne.n	810d10e <_dtoa_r+0x956>
 810d0f2:	4631      	mov	r1, r6
 810d0f4:	464b      	mov	r3, r9
 810d0f6:	2205      	movs	r2, #5
 810d0f8:	4620      	mov	r0, r4
 810d0fa:	f000 ff75 	bl	810dfe8 <__multadd>
 810d0fe:	4601      	mov	r1, r0
 810d100:	4606      	mov	r6, r0
 810d102:	4658      	mov	r0, fp
 810d104:	f001 f9d6 	bl	810e4b4 <__mcmp>
 810d108:	2800      	cmp	r0, #0
 810d10a:	f73f adbd 	bgt.w	810cc88 <_dtoa_r+0x4d0>
 810d10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810d110:	9d00      	ldr	r5, [sp, #0]
 810d112:	ea6f 0a03 	mvn.w	sl, r3
 810d116:	f04f 0800 	mov.w	r8, #0
 810d11a:	4631      	mov	r1, r6
 810d11c:	4620      	mov	r0, r4
 810d11e:	f000 ff41 	bl	810dfa4 <_Bfree>
 810d122:	2f00      	cmp	r7, #0
 810d124:	f43f aeb4 	beq.w	810ce90 <_dtoa_r+0x6d8>
 810d128:	f1b8 0f00 	cmp.w	r8, #0
 810d12c:	d005      	beq.n	810d13a <_dtoa_r+0x982>
 810d12e:	45b8      	cmp	r8, r7
 810d130:	d003      	beq.n	810d13a <_dtoa_r+0x982>
 810d132:	4641      	mov	r1, r8
 810d134:	4620      	mov	r0, r4
 810d136:	f000 ff35 	bl	810dfa4 <_Bfree>
 810d13a:	4639      	mov	r1, r7
 810d13c:	4620      	mov	r0, r4
 810d13e:	f000 ff31 	bl	810dfa4 <_Bfree>
 810d142:	e6a5      	b.n	810ce90 <_dtoa_r+0x6d8>
 810d144:	2600      	movs	r6, #0
 810d146:	4637      	mov	r7, r6
 810d148:	e7e1      	b.n	810d10e <_dtoa_r+0x956>
 810d14a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 810d14c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 810d150:	4637      	mov	r7, r6
 810d152:	e599      	b.n	810cc88 <_dtoa_r+0x4d0>
 810d154:	9b08      	ldr	r3, [sp, #32]
 810d156:	f8dd 9004 	ldr.w	r9, [sp, #4]
 810d15a:	2b00      	cmp	r3, #0
 810d15c:	f000 80fd 	beq.w	810d35a <_dtoa_r+0xba2>
 810d160:	2d00      	cmp	r5, #0
 810d162:	dd05      	ble.n	810d170 <_dtoa_r+0x9b8>
 810d164:	4639      	mov	r1, r7
 810d166:	462a      	mov	r2, r5
 810d168:	4620      	mov	r0, r4
 810d16a:	f001 f937 	bl	810e3dc <__lshift>
 810d16e:	4607      	mov	r7, r0
 810d170:	9b06      	ldr	r3, [sp, #24]
 810d172:	2b00      	cmp	r3, #0
 810d174:	d05c      	beq.n	810d230 <_dtoa_r+0xa78>
 810d176:	6879      	ldr	r1, [r7, #4]
 810d178:	4620      	mov	r0, r4
 810d17a:	f000 fed3 	bl	810df24 <_Balloc>
 810d17e:	4605      	mov	r5, r0
 810d180:	b928      	cbnz	r0, 810d18e <_dtoa_r+0x9d6>
 810d182:	4b80      	ldr	r3, [pc, #512]	; (810d384 <_dtoa_r+0xbcc>)
 810d184:	4602      	mov	r2, r0
 810d186:	f240 21ea 	movw	r1, #746	; 0x2ea
 810d18a:	f7ff bb2e 	b.w	810c7ea <_dtoa_r+0x32>
 810d18e:	693a      	ldr	r2, [r7, #16]
 810d190:	3202      	adds	r2, #2
 810d192:	0092      	lsls	r2, r2, #2
 810d194:	f107 010c 	add.w	r1, r7, #12
 810d198:	300c      	adds	r0, #12
 810d19a:	f7fd fa17 	bl	810a5cc <memcpy>
 810d19e:	2201      	movs	r2, #1
 810d1a0:	4629      	mov	r1, r5
 810d1a2:	4620      	mov	r0, r4
 810d1a4:	f001 f91a 	bl	810e3dc <__lshift>
 810d1a8:	9b00      	ldr	r3, [sp, #0]
 810d1aa:	3301      	adds	r3, #1
 810d1ac:	9301      	str	r3, [sp, #4]
 810d1ae:	9b00      	ldr	r3, [sp, #0]
 810d1b0:	444b      	add	r3, r9
 810d1b2:	9307      	str	r3, [sp, #28]
 810d1b4:	9b02      	ldr	r3, [sp, #8]
 810d1b6:	f003 0301 	and.w	r3, r3, #1
 810d1ba:	46b8      	mov	r8, r7
 810d1bc:	9306      	str	r3, [sp, #24]
 810d1be:	4607      	mov	r7, r0
 810d1c0:	9b01      	ldr	r3, [sp, #4]
 810d1c2:	4631      	mov	r1, r6
 810d1c4:	3b01      	subs	r3, #1
 810d1c6:	4658      	mov	r0, fp
 810d1c8:	9302      	str	r3, [sp, #8]
 810d1ca:	f7ff fa6a 	bl	810c6a2 <quorem>
 810d1ce:	4603      	mov	r3, r0
 810d1d0:	3330      	adds	r3, #48	; 0x30
 810d1d2:	9004      	str	r0, [sp, #16]
 810d1d4:	4641      	mov	r1, r8
 810d1d6:	4658      	mov	r0, fp
 810d1d8:	9308      	str	r3, [sp, #32]
 810d1da:	f001 f96b 	bl	810e4b4 <__mcmp>
 810d1de:	463a      	mov	r2, r7
 810d1e0:	4681      	mov	r9, r0
 810d1e2:	4631      	mov	r1, r6
 810d1e4:	4620      	mov	r0, r4
 810d1e6:	f001 f981 	bl	810e4ec <__mdiff>
 810d1ea:	68c2      	ldr	r2, [r0, #12]
 810d1ec:	9b08      	ldr	r3, [sp, #32]
 810d1ee:	4605      	mov	r5, r0
 810d1f0:	bb02      	cbnz	r2, 810d234 <_dtoa_r+0xa7c>
 810d1f2:	4601      	mov	r1, r0
 810d1f4:	4658      	mov	r0, fp
 810d1f6:	f001 f95d 	bl	810e4b4 <__mcmp>
 810d1fa:	9b08      	ldr	r3, [sp, #32]
 810d1fc:	4602      	mov	r2, r0
 810d1fe:	4629      	mov	r1, r5
 810d200:	4620      	mov	r0, r4
 810d202:	e9cd 3208 	strd	r3, r2, [sp, #32]
 810d206:	f000 fecd 	bl	810dfa4 <_Bfree>
 810d20a:	9b05      	ldr	r3, [sp, #20]
 810d20c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810d20e:	9d01      	ldr	r5, [sp, #4]
 810d210:	ea43 0102 	orr.w	r1, r3, r2
 810d214:	9b06      	ldr	r3, [sp, #24]
 810d216:	430b      	orrs	r3, r1
 810d218:	9b08      	ldr	r3, [sp, #32]
 810d21a:	d10d      	bne.n	810d238 <_dtoa_r+0xa80>
 810d21c:	2b39      	cmp	r3, #57	; 0x39
 810d21e:	d029      	beq.n	810d274 <_dtoa_r+0xabc>
 810d220:	f1b9 0f00 	cmp.w	r9, #0
 810d224:	dd01      	ble.n	810d22a <_dtoa_r+0xa72>
 810d226:	9b04      	ldr	r3, [sp, #16]
 810d228:	3331      	adds	r3, #49	; 0x31
 810d22a:	9a02      	ldr	r2, [sp, #8]
 810d22c:	7013      	strb	r3, [r2, #0]
 810d22e:	e774      	b.n	810d11a <_dtoa_r+0x962>
 810d230:	4638      	mov	r0, r7
 810d232:	e7b9      	b.n	810d1a8 <_dtoa_r+0x9f0>
 810d234:	2201      	movs	r2, #1
 810d236:	e7e2      	b.n	810d1fe <_dtoa_r+0xa46>
 810d238:	f1b9 0f00 	cmp.w	r9, #0
 810d23c:	db06      	blt.n	810d24c <_dtoa_r+0xa94>
 810d23e:	9905      	ldr	r1, [sp, #20]
 810d240:	ea41 0909 	orr.w	r9, r1, r9
 810d244:	9906      	ldr	r1, [sp, #24]
 810d246:	ea59 0101 	orrs.w	r1, r9, r1
 810d24a:	d120      	bne.n	810d28e <_dtoa_r+0xad6>
 810d24c:	2a00      	cmp	r2, #0
 810d24e:	ddec      	ble.n	810d22a <_dtoa_r+0xa72>
 810d250:	4659      	mov	r1, fp
 810d252:	2201      	movs	r2, #1
 810d254:	4620      	mov	r0, r4
 810d256:	9301      	str	r3, [sp, #4]
 810d258:	f001 f8c0 	bl	810e3dc <__lshift>
 810d25c:	4631      	mov	r1, r6
 810d25e:	4683      	mov	fp, r0
 810d260:	f001 f928 	bl	810e4b4 <__mcmp>
 810d264:	2800      	cmp	r0, #0
 810d266:	9b01      	ldr	r3, [sp, #4]
 810d268:	dc02      	bgt.n	810d270 <_dtoa_r+0xab8>
 810d26a:	d1de      	bne.n	810d22a <_dtoa_r+0xa72>
 810d26c:	07da      	lsls	r2, r3, #31
 810d26e:	d5dc      	bpl.n	810d22a <_dtoa_r+0xa72>
 810d270:	2b39      	cmp	r3, #57	; 0x39
 810d272:	d1d8      	bne.n	810d226 <_dtoa_r+0xa6e>
 810d274:	9a02      	ldr	r2, [sp, #8]
 810d276:	2339      	movs	r3, #57	; 0x39
 810d278:	7013      	strb	r3, [r2, #0]
 810d27a:	462b      	mov	r3, r5
 810d27c:	461d      	mov	r5, r3
 810d27e:	3b01      	subs	r3, #1
 810d280:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810d284:	2a39      	cmp	r2, #57	; 0x39
 810d286:	d050      	beq.n	810d32a <_dtoa_r+0xb72>
 810d288:	3201      	adds	r2, #1
 810d28a:	701a      	strb	r2, [r3, #0]
 810d28c:	e745      	b.n	810d11a <_dtoa_r+0x962>
 810d28e:	2a00      	cmp	r2, #0
 810d290:	dd03      	ble.n	810d29a <_dtoa_r+0xae2>
 810d292:	2b39      	cmp	r3, #57	; 0x39
 810d294:	d0ee      	beq.n	810d274 <_dtoa_r+0xabc>
 810d296:	3301      	adds	r3, #1
 810d298:	e7c7      	b.n	810d22a <_dtoa_r+0xa72>
 810d29a:	9a01      	ldr	r2, [sp, #4]
 810d29c:	9907      	ldr	r1, [sp, #28]
 810d29e:	f802 3c01 	strb.w	r3, [r2, #-1]
 810d2a2:	428a      	cmp	r2, r1
 810d2a4:	d02a      	beq.n	810d2fc <_dtoa_r+0xb44>
 810d2a6:	4659      	mov	r1, fp
 810d2a8:	2300      	movs	r3, #0
 810d2aa:	220a      	movs	r2, #10
 810d2ac:	4620      	mov	r0, r4
 810d2ae:	f000 fe9b 	bl	810dfe8 <__multadd>
 810d2b2:	45b8      	cmp	r8, r7
 810d2b4:	4683      	mov	fp, r0
 810d2b6:	f04f 0300 	mov.w	r3, #0
 810d2ba:	f04f 020a 	mov.w	r2, #10
 810d2be:	4641      	mov	r1, r8
 810d2c0:	4620      	mov	r0, r4
 810d2c2:	d107      	bne.n	810d2d4 <_dtoa_r+0xb1c>
 810d2c4:	f000 fe90 	bl	810dfe8 <__multadd>
 810d2c8:	4680      	mov	r8, r0
 810d2ca:	4607      	mov	r7, r0
 810d2cc:	9b01      	ldr	r3, [sp, #4]
 810d2ce:	3301      	adds	r3, #1
 810d2d0:	9301      	str	r3, [sp, #4]
 810d2d2:	e775      	b.n	810d1c0 <_dtoa_r+0xa08>
 810d2d4:	f000 fe88 	bl	810dfe8 <__multadd>
 810d2d8:	4639      	mov	r1, r7
 810d2da:	4680      	mov	r8, r0
 810d2dc:	2300      	movs	r3, #0
 810d2de:	220a      	movs	r2, #10
 810d2e0:	4620      	mov	r0, r4
 810d2e2:	f000 fe81 	bl	810dfe8 <__multadd>
 810d2e6:	4607      	mov	r7, r0
 810d2e8:	e7f0      	b.n	810d2cc <_dtoa_r+0xb14>
 810d2ea:	f1b9 0f00 	cmp.w	r9, #0
 810d2ee:	9a00      	ldr	r2, [sp, #0]
 810d2f0:	bfcc      	ite	gt
 810d2f2:	464d      	movgt	r5, r9
 810d2f4:	2501      	movle	r5, #1
 810d2f6:	4415      	add	r5, r2
 810d2f8:	f04f 0800 	mov.w	r8, #0
 810d2fc:	4659      	mov	r1, fp
 810d2fe:	2201      	movs	r2, #1
 810d300:	4620      	mov	r0, r4
 810d302:	9301      	str	r3, [sp, #4]
 810d304:	f001 f86a 	bl	810e3dc <__lshift>
 810d308:	4631      	mov	r1, r6
 810d30a:	4683      	mov	fp, r0
 810d30c:	f001 f8d2 	bl	810e4b4 <__mcmp>
 810d310:	2800      	cmp	r0, #0
 810d312:	dcb2      	bgt.n	810d27a <_dtoa_r+0xac2>
 810d314:	d102      	bne.n	810d31c <_dtoa_r+0xb64>
 810d316:	9b01      	ldr	r3, [sp, #4]
 810d318:	07db      	lsls	r3, r3, #31
 810d31a:	d4ae      	bmi.n	810d27a <_dtoa_r+0xac2>
 810d31c:	462b      	mov	r3, r5
 810d31e:	461d      	mov	r5, r3
 810d320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810d324:	2a30      	cmp	r2, #48	; 0x30
 810d326:	d0fa      	beq.n	810d31e <_dtoa_r+0xb66>
 810d328:	e6f7      	b.n	810d11a <_dtoa_r+0x962>
 810d32a:	9a00      	ldr	r2, [sp, #0]
 810d32c:	429a      	cmp	r2, r3
 810d32e:	d1a5      	bne.n	810d27c <_dtoa_r+0xac4>
 810d330:	f10a 0a01 	add.w	sl, sl, #1
 810d334:	2331      	movs	r3, #49	; 0x31
 810d336:	e779      	b.n	810d22c <_dtoa_r+0xa74>
 810d338:	4b13      	ldr	r3, [pc, #76]	; (810d388 <_dtoa_r+0xbd0>)
 810d33a:	f7ff baaf 	b.w	810c89c <_dtoa_r+0xe4>
 810d33e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810d340:	2b00      	cmp	r3, #0
 810d342:	f47f aa86 	bne.w	810c852 <_dtoa_r+0x9a>
 810d346:	4b11      	ldr	r3, [pc, #68]	; (810d38c <_dtoa_r+0xbd4>)
 810d348:	f7ff baa8 	b.w	810c89c <_dtoa_r+0xe4>
 810d34c:	f1b9 0f00 	cmp.w	r9, #0
 810d350:	dc03      	bgt.n	810d35a <_dtoa_r+0xba2>
 810d352:	9b05      	ldr	r3, [sp, #20]
 810d354:	2b02      	cmp	r3, #2
 810d356:	f73f aec9 	bgt.w	810d0ec <_dtoa_r+0x934>
 810d35a:	9d00      	ldr	r5, [sp, #0]
 810d35c:	4631      	mov	r1, r6
 810d35e:	4658      	mov	r0, fp
 810d360:	f7ff f99f 	bl	810c6a2 <quorem>
 810d364:	f100 0330 	add.w	r3, r0, #48	; 0x30
 810d368:	f805 3b01 	strb.w	r3, [r5], #1
 810d36c:	9a00      	ldr	r2, [sp, #0]
 810d36e:	1aaa      	subs	r2, r5, r2
 810d370:	4591      	cmp	r9, r2
 810d372:	ddba      	ble.n	810d2ea <_dtoa_r+0xb32>
 810d374:	4659      	mov	r1, fp
 810d376:	2300      	movs	r3, #0
 810d378:	220a      	movs	r2, #10
 810d37a:	4620      	mov	r0, r4
 810d37c:	f000 fe34 	bl	810dfe8 <__multadd>
 810d380:	4683      	mov	fp, r0
 810d382:	e7eb      	b.n	810d35c <_dtoa_r+0xba4>
 810d384:	0810f31c 	.word	0x0810f31c
 810d388:	0810f119 	.word	0x0810f119
 810d38c:	0810f299 	.word	0x0810f299

0810d390 <__sflush_r>:
 810d390:	898a      	ldrh	r2, [r1, #12]
 810d392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d396:	4605      	mov	r5, r0
 810d398:	0710      	lsls	r0, r2, #28
 810d39a:	460c      	mov	r4, r1
 810d39c:	d458      	bmi.n	810d450 <__sflush_r+0xc0>
 810d39e:	684b      	ldr	r3, [r1, #4]
 810d3a0:	2b00      	cmp	r3, #0
 810d3a2:	dc05      	bgt.n	810d3b0 <__sflush_r+0x20>
 810d3a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810d3a6:	2b00      	cmp	r3, #0
 810d3a8:	dc02      	bgt.n	810d3b0 <__sflush_r+0x20>
 810d3aa:	2000      	movs	r0, #0
 810d3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810d3b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810d3b2:	2e00      	cmp	r6, #0
 810d3b4:	d0f9      	beq.n	810d3aa <__sflush_r+0x1a>
 810d3b6:	2300      	movs	r3, #0
 810d3b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810d3bc:	682f      	ldr	r7, [r5, #0]
 810d3be:	602b      	str	r3, [r5, #0]
 810d3c0:	d032      	beq.n	810d428 <__sflush_r+0x98>
 810d3c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810d3c4:	89a3      	ldrh	r3, [r4, #12]
 810d3c6:	075a      	lsls	r2, r3, #29
 810d3c8:	d505      	bpl.n	810d3d6 <__sflush_r+0x46>
 810d3ca:	6863      	ldr	r3, [r4, #4]
 810d3cc:	1ac0      	subs	r0, r0, r3
 810d3ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810d3d0:	b10b      	cbz	r3, 810d3d6 <__sflush_r+0x46>
 810d3d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810d3d4:	1ac0      	subs	r0, r0, r3
 810d3d6:	2300      	movs	r3, #0
 810d3d8:	4602      	mov	r2, r0
 810d3da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810d3dc:	6a21      	ldr	r1, [r4, #32]
 810d3de:	4628      	mov	r0, r5
 810d3e0:	47b0      	blx	r6
 810d3e2:	1c43      	adds	r3, r0, #1
 810d3e4:	89a3      	ldrh	r3, [r4, #12]
 810d3e6:	d106      	bne.n	810d3f6 <__sflush_r+0x66>
 810d3e8:	6829      	ldr	r1, [r5, #0]
 810d3ea:	291d      	cmp	r1, #29
 810d3ec:	d82c      	bhi.n	810d448 <__sflush_r+0xb8>
 810d3ee:	4a2a      	ldr	r2, [pc, #168]	; (810d498 <__sflush_r+0x108>)
 810d3f0:	40ca      	lsrs	r2, r1
 810d3f2:	07d6      	lsls	r6, r2, #31
 810d3f4:	d528      	bpl.n	810d448 <__sflush_r+0xb8>
 810d3f6:	2200      	movs	r2, #0
 810d3f8:	6062      	str	r2, [r4, #4]
 810d3fa:	04d9      	lsls	r1, r3, #19
 810d3fc:	6922      	ldr	r2, [r4, #16]
 810d3fe:	6022      	str	r2, [r4, #0]
 810d400:	d504      	bpl.n	810d40c <__sflush_r+0x7c>
 810d402:	1c42      	adds	r2, r0, #1
 810d404:	d101      	bne.n	810d40a <__sflush_r+0x7a>
 810d406:	682b      	ldr	r3, [r5, #0]
 810d408:	b903      	cbnz	r3, 810d40c <__sflush_r+0x7c>
 810d40a:	6560      	str	r0, [r4, #84]	; 0x54
 810d40c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810d40e:	602f      	str	r7, [r5, #0]
 810d410:	2900      	cmp	r1, #0
 810d412:	d0ca      	beq.n	810d3aa <__sflush_r+0x1a>
 810d414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810d418:	4299      	cmp	r1, r3
 810d41a:	d002      	beq.n	810d422 <__sflush_r+0x92>
 810d41c:	4628      	mov	r0, r5
 810d41e:	f7fd f8eb 	bl	810a5f8 <_free_r>
 810d422:	2000      	movs	r0, #0
 810d424:	6360      	str	r0, [r4, #52]	; 0x34
 810d426:	e7c1      	b.n	810d3ac <__sflush_r+0x1c>
 810d428:	6a21      	ldr	r1, [r4, #32]
 810d42a:	2301      	movs	r3, #1
 810d42c:	4628      	mov	r0, r5
 810d42e:	47b0      	blx	r6
 810d430:	1c41      	adds	r1, r0, #1
 810d432:	d1c7      	bne.n	810d3c4 <__sflush_r+0x34>
 810d434:	682b      	ldr	r3, [r5, #0]
 810d436:	2b00      	cmp	r3, #0
 810d438:	d0c4      	beq.n	810d3c4 <__sflush_r+0x34>
 810d43a:	2b1d      	cmp	r3, #29
 810d43c:	d001      	beq.n	810d442 <__sflush_r+0xb2>
 810d43e:	2b16      	cmp	r3, #22
 810d440:	d101      	bne.n	810d446 <__sflush_r+0xb6>
 810d442:	602f      	str	r7, [r5, #0]
 810d444:	e7b1      	b.n	810d3aa <__sflush_r+0x1a>
 810d446:	89a3      	ldrh	r3, [r4, #12]
 810d448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810d44c:	81a3      	strh	r3, [r4, #12]
 810d44e:	e7ad      	b.n	810d3ac <__sflush_r+0x1c>
 810d450:	690f      	ldr	r7, [r1, #16]
 810d452:	2f00      	cmp	r7, #0
 810d454:	d0a9      	beq.n	810d3aa <__sflush_r+0x1a>
 810d456:	0793      	lsls	r3, r2, #30
 810d458:	680e      	ldr	r6, [r1, #0]
 810d45a:	bf08      	it	eq
 810d45c:	694b      	ldreq	r3, [r1, #20]
 810d45e:	600f      	str	r7, [r1, #0]
 810d460:	bf18      	it	ne
 810d462:	2300      	movne	r3, #0
 810d464:	eba6 0807 	sub.w	r8, r6, r7
 810d468:	608b      	str	r3, [r1, #8]
 810d46a:	f1b8 0f00 	cmp.w	r8, #0
 810d46e:	dd9c      	ble.n	810d3aa <__sflush_r+0x1a>
 810d470:	6a21      	ldr	r1, [r4, #32]
 810d472:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810d474:	4643      	mov	r3, r8
 810d476:	463a      	mov	r2, r7
 810d478:	4628      	mov	r0, r5
 810d47a:	47b0      	blx	r6
 810d47c:	2800      	cmp	r0, #0
 810d47e:	dc06      	bgt.n	810d48e <__sflush_r+0xfe>
 810d480:	89a3      	ldrh	r3, [r4, #12]
 810d482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810d486:	81a3      	strh	r3, [r4, #12]
 810d488:	f04f 30ff 	mov.w	r0, #4294967295
 810d48c:	e78e      	b.n	810d3ac <__sflush_r+0x1c>
 810d48e:	4407      	add	r7, r0
 810d490:	eba8 0800 	sub.w	r8, r8, r0
 810d494:	e7e9      	b.n	810d46a <__sflush_r+0xda>
 810d496:	bf00      	nop
 810d498:	20400001 	.word	0x20400001

0810d49c <_fflush_r>:
 810d49c:	b538      	push	{r3, r4, r5, lr}
 810d49e:	690b      	ldr	r3, [r1, #16]
 810d4a0:	4605      	mov	r5, r0
 810d4a2:	460c      	mov	r4, r1
 810d4a4:	b913      	cbnz	r3, 810d4ac <_fflush_r+0x10>
 810d4a6:	2500      	movs	r5, #0
 810d4a8:	4628      	mov	r0, r5
 810d4aa:	bd38      	pop	{r3, r4, r5, pc}
 810d4ac:	b118      	cbz	r0, 810d4b6 <_fflush_r+0x1a>
 810d4ae:	6983      	ldr	r3, [r0, #24]
 810d4b0:	b90b      	cbnz	r3, 810d4b6 <_fflush_r+0x1a>
 810d4b2:	f000 f887 	bl	810d5c4 <__sinit>
 810d4b6:	4b14      	ldr	r3, [pc, #80]	; (810d508 <_fflush_r+0x6c>)
 810d4b8:	429c      	cmp	r4, r3
 810d4ba:	d11b      	bne.n	810d4f4 <_fflush_r+0x58>
 810d4bc:	686c      	ldr	r4, [r5, #4]
 810d4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d4c2:	2b00      	cmp	r3, #0
 810d4c4:	d0ef      	beq.n	810d4a6 <_fflush_r+0xa>
 810d4c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810d4c8:	07d0      	lsls	r0, r2, #31
 810d4ca:	d404      	bmi.n	810d4d6 <_fflush_r+0x3a>
 810d4cc:	0599      	lsls	r1, r3, #22
 810d4ce:	d402      	bmi.n	810d4d6 <_fflush_r+0x3a>
 810d4d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810d4d2:	f000 fc88 	bl	810dde6 <__retarget_lock_acquire_recursive>
 810d4d6:	4628      	mov	r0, r5
 810d4d8:	4621      	mov	r1, r4
 810d4da:	f7ff ff59 	bl	810d390 <__sflush_r>
 810d4de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810d4e0:	07da      	lsls	r2, r3, #31
 810d4e2:	4605      	mov	r5, r0
 810d4e4:	d4e0      	bmi.n	810d4a8 <_fflush_r+0xc>
 810d4e6:	89a3      	ldrh	r3, [r4, #12]
 810d4e8:	059b      	lsls	r3, r3, #22
 810d4ea:	d4dd      	bmi.n	810d4a8 <_fflush_r+0xc>
 810d4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810d4ee:	f000 fc7b 	bl	810dde8 <__retarget_lock_release_recursive>
 810d4f2:	e7d9      	b.n	810d4a8 <_fflush_r+0xc>
 810d4f4:	4b05      	ldr	r3, [pc, #20]	; (810d50c <_fflush_r+0x70>)
 810d4f6:	429c      	cmp	r4, r3
 810d4f8:	d101      	bne.n	810d4fe <_fflush_r+0x62>
 810d4fa:	68ac      	ldr	r4, [r5, #8]
 810d4fc:	e7df      	b.n	810d4be <_fflush_r+0x22>
 810d4fe:	4b04      	ldr	r3, [pc, #16]	; (810d510 <_fflush_r+0x74>)
 810d500:	429c      	cmp	r4, r3
 810d502:	bf08      	it	eq
 810d504:	68ec      	ldreq	r4, [r5, #12]
 810d506:	e7da      	b.n	810d4be <_fflush_r+0x22>
 810d508:	0810f350 	.word	0x0810f350
 810d50c:	0810f370 	.word	0x0810f370
 810d510:	0810f330 	.word	0x0810f330

0810d514 <std>:
 810d514:	2300      	movs	r3, #0
 810d516:	b510      	push	{r4, lr}
 810d518:	4604      	mov	r4, r0
 810d51a:	e9c0 3300 	strd	r3, r3, [r0]
 810d51e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810d522:	6083      	str	r3, [r0, #8]
 810d524:	8181      	strh	r1, [r0, #12]
 810d526:	6643      	str	r3, [r0, #100]	; 0x64
 810d528:	81c2      	strh	r2, [r0, #14]
 810d52a:	6183      	str	r3, [r0, #24]
 810d52c:	4619      	mov	r1, r3
 810d52e:	2208      	movs	r2, #8
 810d530:	305c      	adds	r0, #92	; 0x5c
 810d532:	f7fd f859 	bl	810a5e8 <memset>
 810d536:	4b05      	ldr	r3, [pc, #20]	; (810d54c <std+0x38>)
 810d538:	6263      	str	r3, [r4, #36]	; 0x24
 810d53a:	4b05      	ldr	r3, [pc, #20]	; (810d550 <std+0x3c>)
 810d53c:	62a3      	str	r3, [r4, #40]	; 0x28
 810d53e:	4b05      	ldr	r3, [pc, #20]	; (810d554 <std+0x40>)
 810d540:	62e3      	str	r3, [r4, #44]	; 0x2c
 810d542:	4b05      	ldr	r3, [pc, #20]	; (810d558 <std+0x44>)
 810d544:	6224      	str	r4, [r4, #32]
 810d546:	6323      	str	r3, [r4, #48]	; 0x30
 810d548:	bd10      	pop	{r4, pc}
 810d54a:	bf00      	nop
 810d54c:	0810ec45 	.word	0x0810ec45
 810d550:	0810ec67 	.word	0x0810ec67
 810d554:	0810ec9f 	.word	0x0810ec9f
 810d558:	0810ecc3 	.word	0x0810ecc3

0810d55c <_cleanup_r>:
 810d55c:	4901      	ldr	r1, [pc, #4]	; (810d564 <_cleanup_r+0x8>)
 810d55e:	f000 b8af 	b.w	810d6c0 <_fwalk_reent>
 810d562:	bf00      	nop
 810d564:	0810d49d 	.word	0x0810d49d

0810d568 <__sfmoreglue>:
 810d568:	b570      	push	{r4, r5, r6, lr}
 810d56a:	1e4a      	subs	r2, r1, #1
 810d56c:	2568      	movs	r5, #104	; 0x68
 810d56e:	4355      	muls	r5, r2
 810d570:	460e      	mov	r6, r1
 810d572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810d576:	f7fd f88f 	bl	810a698 <_malloc_r>
 810d57a:	4604      	mov	r4, r0
 810d57c:	b140      	cbz	r0, 810d590 <__sfmoreglue+0x28>
 810d57e:	2100      	movs	r1, #0
 810d580:	e9c0 1600 	strd	r1, r6, [r0]
 810d584:	300c      	adds	r0, #12
 810d586:	60a0      	str	r0, [r4, #8]
 810d588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810d58c:	f7fd f82c 	bl	810a5e8 <memset>
 810d590:	4620      	mov	r0, r4
 810d592:	bd70      	pop	{r4, r5, r6, pc}

0810d594 <__sfp_lock_acquire>:
 810d594:	4801      	ldr	r0, [pc, #4]	; (810d59c <__sfp_lock_acquire+0x8>)
 810d596:	f000 bc26 	b.w	810dde6 <__retarget_lock_acquire_recursive>
 810d59a:	bf00      	nop
 810d59c:	100006a4 	.word	0x100006a4

0810d5a0 <__sfp_lock_release>:
 810d5a0:	4801      	ldr	r0, [pc, #4]	; (810d5a8 <__sfp_lock_release+0x8>)
 810d5a2:	f000 bc21 	b.w	810dde8 <__retarget_lock_release_recursive>
 810d5a6:	bf00      	nop
 810d5a8:	100006a4 	.word	0x100006a4

0810d5ac <__sinit_lock_acquire>:
 810d5ac:	4801      	ldr	r0, [pc, #4]	; (810d5b4 <__sinit_lock_acquire+0x8>)
 810d5ae:	f000 bc1a 	b.w	810dde6 <__retarget_lock_acquire_recursive>
 810d5b2:	bf00      	nop
 810d5b4:	1000069f 	.word	0x1000069f

0810d5b8 <__sinit_lock_release>:
 810d5b8:	4801      	ldr	r0, [pc, #4]	; (810d5c0 <__sinit_lock_release+0x8>)
 810d5ba:	f000 bc15 	b.w	810dde8 <__retarget_lock_release_recursive>
 810d5be:	bf00      	nop
 810d5c0:	1000069f 	.word	0x1000069f

0810d5c4 <__sinit>:
 810d5c4:	b510      	push	{r4, lr}
 810d5c6:	4604      	mov	r4, r0
 810d5c8:	f7ff fff0 	bl	810d5ac <__sinit_lock_acquire>
 810d5cc:	69a3      	ldr	r3, [r4, #24]
 810d5ce:	b11b      	cbz	r3, 810d5d8 <__sinit+0x14>
 810d5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810d5d4:	f7ff bff0 	b.w	810d5b8 <__sinit_lock_release>
 810d5d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810d5dc:	6523      	str	r3, [r4, #80]	; 0x50
 810d5de:	4b13      	ldr	r3, [pc, #76]	; (810d62c <__sinit+0x68>)
 810d5e0:	4a13      	ldr	r2, [pc, #76]	; (810d630 <__sinit+0x6c>)
 810d5e2:	681b      	ldr	r3, [r3, #0]
 810d5e4:	62a2      	str	r2, [r4, #40]	; 0x28
 810d5e6:	42a3      	cmp	r3, r4
 810d5e8:	bf04      	itt	eq
 810d5ea:	2301      	moveq	r3, #1
 810d5ec:	61a3      	streq	r3, [r4, #24]
 810d5ee:	4620      	mov	r0, r4
 810d5f0:	f000 f820 	bl	810d634 <__sfp>
 810d5f4:	6060      	str	r0, [r4, #4]
 810d5f6:	4620      	mov	r0, r4
 810d5f8:	f000 f81c 	bl	810d634 <__sfp>
 810d5fc:	60a0      	str	r0, [r4, #8]
 810d5fe:	4620      	mov	r0, r4
 810d600:	f000 f818 	bl	810d634 <__sfp>
 810d604:	2200      	movs	r2, #0
 810d606:	60e0      	str	r0, [r4, #12]
 810d608:	2104      	movs	r1, #4
 810d60a:	6860      	ldr	r0, [r4, #4]
 810d60c:	f7ff ff82 	bl	810d514 <std>
 810d610:	68a0      	ldr	r0, [r4, #8]
 810d612:	2201      	movs	r2, #1
 810d614:	2109      	movs	r1, #9
 810d616:	f7ff ff7d 	bl	810d514 <std>
 810d61a:	68e0      	ldr	r0, [r4, #12]
 810d61c:	2202      	movs	r2, #2
 810d61e:	2112      	movs	r1, #18
 810d620:	f7ff ff78 	bl	810d514 <std>
 810d624:	2301      	movs	r3, #1
 810d626:	61a3      	str	r3, [r4, #24]
 810d628:	e7d2      	b.n	810d5d0 <__sinit+0xc>
 810d62a:	bf00      	nop
 810d62c:	0810f0f4 	.word	0x0810f0f4
 810d630:	0810d55d 	.word	0x0810d55d

0810d634 <__sfp>:
 810d634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d636:	4607      	mov	r7, r0
 810d638:	f7ff ffac 	bl	810d594 <__sfp_lock_acquire>
 810d63c:	4b1e      	ldr	r3, [pc, #120]	; (810d6b8 <__sfp+0x84>)
 810d63e:	681e      	ldr	r6, [r3, #0]
 810d640:	69b3      	ldr	r3, [r6, #24]
 810d642:	b913      	cbnz	r3, 810d64a <__sfp+0x16>
 810d644:	4630      	mov	r0, r6
 810d646:	f7ff ffbd 	bl	810d5c4 <__sinit>
 810d64a:	3648      	adds	r6, #72	; 0x48
 810d64c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810d650:	3b01      	subs	r3, #1
 810d652:	d503      	bpl.n	810d65c <__sfp+0x28>
 810d654:	6833      	ldr	r3, [r6, #0]
 810d656:	b30b      	cbz	r3, 810d69c <__sfp+0x68>
 810d658:	6836      	ldr	r6, [r6, #0]
 810d65a:	e7f7      	b.n	810d64c <__sfp+0x18>
 810d65c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810d660:	b9d5      	cbnz	r5, 810d698 <__sfp+0x64>
 810d662:	4b16      	ldr	r3, [pc, #88]	; (810d6bc <__sfp+0x88>)
 810d664:	60e3      	str	r3, [r4, #12]
 810d666:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810d66a:	6665      	str	r5, [r4, #100]	; 0x64
 810d66c:	f000 fbba 	bl	810dde4 <__retarget_lock_init_recursive>
 810d670:	f7ff ff96 	bl	810d5a0 <__sfp_lock_release>
 810d674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810d678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810d67c:	6025      	str	r5, [r4, #0]
 810d67e:	61a5      	str	r5, [r4, #24]
 810d680:	2208      	movs	r2, #8
 810d682:	4629      	mov	r1, r5
 810d684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810d688:	f7fc ffae 	bl	810a5e8 <memset>
 810d68c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810d690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810d694:	4620      	mov	r0, r4
 810d696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810d698:	3468      	adds	r4, #104	; 0x68
 810d69a:	e7d9      	b.n	810d650 <__sfp+0x1c>
 810d69c:	2104      	movs	r1, #4
 810d69e:	4638      	mov	r0, r7
 810d6a0:	f7ff ff62 	bl	810d568 <__sfmoreglue>
 810d6a4:	4604      	mov	r4, r0
 810d6a6:	6030      	str	r0, [r6, #0]
 810d6a8:	2800      	cmp	r0, #0
 810d6aa:	d1d5      	bne.n	810d658 <__sfp+0x24>
 810d6ac:	f7ff ff78 	bl	810d5a0 <__sfp_lock_release>
 810d6b0:	230c      	movs	r3, #12
 810d6b2:	603b      	str	r3, [r7, #0]
 810d6b4:	e7ee      	b.n	810d694 <__sfp+0x60>
 810d6b6:	bf00      	nop
 810d6b8:	0810f0f4 	.word	0x0810f0f4
 810d6bc:	ffff0001 	.word	0xffff0001

0810d6c0 <_fwalk_reent>:
 810d6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810d6c4:	4606      	mov	r6, r0
 810d6c6:	4688      	mov	r8, r1
 810d6c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810d6cc:	2700      	movs	r7, #0
 810d6ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810d6d2:	f1b9 0901 	subs.w	r9, r9, #1
 810d6d6:	d505      	bpl.n	810d6e4 <_fwalk_reent+0x24>
 810d6d8:	6824      	ldr	r4, [r4, #0]
 810d6da:	2c00      	cmp	r4, #0
 810d6dc:	d1f7      	bne.n	810d6ce <_fwalk_reent+0xe>
 810d6de:	4638      	mov	r0, r7
 810d6e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810d6e4:	89ab      	ldrh	r3, [r5, #12]
 810d6e6:	2b01      	cmp	r3, #1
 810d6e8:	d907      	bls.n	810d6fa <_fwalk_reent+0x3a>
 810d6ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810d6ee:	3301      	adds	r3, #1
 810d6f0:	d003      	beq.n	810d6fa <_fwalk_reent+0x3a>
 810d6f2:	4629      	mov	r1, r5
 810d6f4:	4630      	mov	r0, r6
 810d6f6:	47c0      	blx	r8
 810d6f8:	4307      	orrs	r7, r0
 810d6fa:	3568      	adds	r5, #104	; 0x68
 810d6fc:	e7e9      	b.n	810d6d2 <_fwalk_reent+0x12>

0810d6fe <rshift>:
 810d6fe:	6903      	ldr	r3, [r0, #16]
 810d700:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810d704:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d708:	ea4f 1261 	mov.w	r2, r1, asr #5
 810d70c:	f100 0414 	add.w	r4, r0, #20
 810d710:	dd45      	ble.n	810d79e <rshift+0xa0>
 810d712:	f011 011f 	ands.w	r1, r1, #31
 810d716:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810d71a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810d71e:	d10c      	bne.n	810d73a <rshift+0x3c>
 810d720:	f100 0710 	add.w	r7, r0, #16
 810d724:	4629      	mov	r1, r5
 810d726:	42b1      	cmp	r1, r6
 810d728:	d334      	bcc.n	810d794 <rshift+0x96>
 810d72a:	1a9b      	subs	r3, r3, r2
 810d72c:	009b      	lsls	r3, r3, #2
 810d72e:	1eea      	subs	r2, r5, #3
 810d730:	4296      	cmp	r6, r2
 810d732:	bf38      	it	cc
 810d734:	2300      	movcc	r3, #0
 810d736:	4423      	add	r3, r4
 810d738:	e015      	b.n	810d766 <rshift+0x68>
 810d73a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810d73e:	f1c1 0820 	rsb	r8, r1, #32
 810d742:	40cf      	lsrs	r7, r1
 810d744:	f105 0e04 	add.w	lr, r5, #4
 810d748:	46a1      	mov	r9, r4
 810d74a:	4576      	cmp	r6, lr
 810d74c:	46f4      	mov	ip, lr
 810d74e:	d815      	bhi.n	810d77c <rshift+0x7e>
 810d750:	1a9b      	subs	r3, r3, r2
 810d752:	009a      	lsls	r2, r3, #2
 810d754:	3a04      	subs	r2, #4
 810d756:	3501      	adds	r5, #1
 810d758:	42ae      	cmp	r6, r5
 810d75a:	bf38      	it	cc
 810d75c:	2200      	movcc	r2, #0
 810d75e:	18a3      	adds	r3, r4, r2
 810d760:	50a7      	str	r7, [r4, r2]
 810d762:	b107      	cbz	r7, 810d766 <rshift+0x68>
 810d764:	3304      	adds	r3, #4
 810d766:	1b1a      	subs	r2, r3, r4
 810d768:	42a3      	cmp	r3, r4
 810d76a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810d76e:	bf08      	it	eq
 810d770:	2300      	moveq	r3, #0
 810d772:	6102      	str	r2, [r0, #16]
 810d774:	bf08      	it	eq
 810d776:	6143      	streq	r3, [r0, #20]
 810d778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d77c:	f8dc c000 	ldr.w	ip, [ip]
 810d780:	fa0c fc08 	lsl.w	ip, ip, r8
 810d784:	ea4c 0707 	orr.w	r7, ip, r7
 810d788:	f849 7b04 	str.w	r7, [r9], #4
 810d78c:	f85e 7b04 	ldr.w	r7, [lr], #4
 810d790:	40cf      	lsrs	r7, r1
 810d792:	e7da      	b.n	810d74a <rshift+0x4c>
 810d794:	f851 cb04 	ldr.w	ip, [r1], #4
 810d798:	f847 cf04 	str.w	ip, [r7, #4]!
 810d79c:	e7c3      	b.n	810d726 <rshift+0x28>
 810d79e:	4623      	mov	r3, r4
 810d7a0:	e7e1      	b.n	810d766 <rshift+0x68>

0810d7a2 <__hexdig_fun>:
 810d7a2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810d7a6:	2b09      	cmp	r3, #9
 810d7a8:	d802      	bhi.n	810d7b0 <__hexdig_fun+0xe>
 810d7aa:	3820      	subs	r0, #32
 810d7ac:	b2c0      	uxtb	r0, r0
 810d7ae:	4770      	bx	lr
 810d7b0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810d7b4:	2b05      	cmp	r3, #5
 810d7b6:	d801      	bhi.n	810d7bc <__hexdig_fun+0x1a>
 810d7b8:	3847      	subs	r0, #71	; 0x47
 810d7ba:	e7f7      	b.n	810d7ac <__hexdig_fun+0xa>
 810d7bc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810d7c0:	2b05      	cmp	r3, #5
 810d7c2:	d801      	bhi.n	810d7c8 <__hexdig_fun+0x26>
 810d7c4:	3827      	subs	r0, #39	; 0x27
 810d7c6:	e7f1      	b.n	810d7ac <__hexdig_fun+0xa>
 810d7c8:	2000      	movs	r0, #0
 810d7ca:	4770      	bx	lr

0810d7cc <__gethex>:
 810d7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d7d0:	ed2d 8b02 	vpush	{d8}
 810d7d4:	b089      	sub	sp, #36	; 0x24
 810d7d6:	ee08 0a10 	vmov	s16, r0
 810d7da:	9304      	str	r3, [sp, #16]
 810d7dc:	4bbc      	ldr	r3, [pc, #752]	; (810dad0 <__gethex+0x304>)
 810d7de:	681b      	ldr	r3, [r3, #0]
 810d7e0:	9301      	str	r3, [sp, #4]
 810d7e2:	4618      	mov	r0, r3
 810d7e4:	468b      	mov	fp, r1
 810d7e6:	4690      	mov	r8, r2
 810d7e8:	f7f2 fd84 	bl	81002f4 <strlen>
 810d7ec:	9b01      	ldr	r3, [sp, #4]
 810d7ee:	f8db 2000 	ldr.w	r2, [fp]
 810d7f2:	4403      	add	r3, r0
 810d7f4:	4682      	mov	sl, r0
 810d7f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810d7fa:	9305      	str	r3, [sp, #20]
 810d7fc:	1c93      	adds	r3, r2, #2
 810d7fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810d802:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810d806:	32fe      	adds	r2, #254	; 0xfe
 810d808:	18d1      	adds	r1, r2, r3
 810d80a:	461f      	mov	r7, r3
 810d80c:	f813 0b01 	ldrb.w	r0, [r3], #1
 810d810:	9100      	str	r1, [sp, #0]
 810d812:	2830      	cmp	r0, #48	; 0x30
 810d814:	d0f8      	beq.n	810d808 <__gethex+0x3c>
 810d816:	f7ff ffc4 	bl	810d7a2 <__hexdig_fun>
 810d81a:	4604      	mov	r4, r0
 810d81c:	2800      	cmp	r0, #0
 810d81e:	d13a      	bne.n	810d896 <__gethex+0xca>
 810d820:	9901      	ldr	r1, [sp, #4]
 810d822:	4652      	mov	r2, sl
 810d824:	4638      	mov	r0, r7
 810d826:	f7fd ff9b 	bl	810b760 <strncmp>
 810d82a:	4605      	mov	r5, r0
 810d82c:	2800      	cmp	r0, #0
 810d82e:	d168      	bne.n	810d902 <__gethex+0x136>
 810d830:	f817 000a 	ldrb.w	r0, [r7, sl]
 810d834:	eb07 060a 	add.w	r6, r7, sl
 810d838:	f7ff ffb3 	bl	810d7a2 <__hexdig_fun>
 810d83c:	2800      	cmp	r0, #0
 810d83e:	d062      	beq.n	810d906 <__gethex+0x13a>
 810d840:	4633      	mov	r3, r6
 810d842:	7818      	ldrb	r0, [r3, #0]
 810d844:	2830      	cmp	r0, #48	; 0x30
 810d846:	461f      	mov	r7, r3
 810d848:	f103 0301 	add.w	r3, r3, #1
 810d84c:	d0f9      	beq.n	810d842 <__gethex+0x76>
 810d84e:	f7ff ffa8 	bl	810d7a2 <__hexdig_fun>
 810d852:	2301      	movs	r3, #1
 810d854:	fab0 f480 	clz	r4, r0
 810d858:	0964      	lsrs	r4, r4, #5
 810d85a:	4635      	mov	r5, r6
 810d85c:	9300      	str	r3, [sp, #0]
 810d85e:	463a      	mov	r2, r7
 810d860:	4616      	mov	r6, r2
 810d862:	3201      	adds	r2, #1
 810d864:	7830      	ldrb	r0, [r6, #0]
 810d866:	f7ff ff9c 	bl	810d7a2 <__hexdig_fun>
 810d86a:	2800      	cmp	r0, #0
 810d86c:	d1f8      	bne.n	810d860 <__gethex+0x94>
 810d86e:	9901      	ldr	r1, [sp, #4]
 810d870:	4652      	mov	r2, sl
 810d872:	4630      	mov	r0, r6
 810d874:	f7fd ff74 	bl	810b760 <strncmp>
 810d878:	b980      	cbnz	r0, 810d89c <__gethex+0xd0>
 810d87a:	b94d      	cbnz	r5, 810d890 <__gethex+0xc4>
 810d87c:	eb06 050a 	add.w	r5, r6, sl
 810d880:	462a      	mov	r2, r5
 810d882:	4616      	mov	r6, r2
 810d884:	3201      	adds	r2, #1
 810d886:	7830      	ldrb	r0, [r6, #0]
 810d888:	f7ff ff8b 	bl	810d7a2 <__hexdig_fun>
 810d88c:	2800      	cmp	r0, #0
 810d88e:	d1f8      	bne.n	810d882 <__gethex+0xb6>
 810d890:	1bad      	subs	r5, r5, r6
 810d892:	00ad      	lsls	r5, r5, #2
 810d894:	e004      	b.n	810d8a0 <__gethex+0xd4>
 810d896:	2400      	movs	r4, #0
 810d898:	4625      	mov	r5, r4
 810d89a:	e7e0      	b.n	810d85e <__gethex+0x92>
 810d89c:	2d00      	cmp	r5, #0
 810d89e:	d1f7      	bne.n	810d890 <__gethex+0xc4>
 810d8a0:	7833      	ldrb	r3, [r6, #0]
 810d8a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810d8a6:	2b50      	cmp	r3, #80	; 0x50
 810d8a8:	d13b      	bne.n	810d922 <__gethex+0x156>
 810d8aa:	7873      	ldrb	r3, [r6, #1]
 810d8ac:	2b2b      	cmp	r3, #43	; 0x2b
 810d8ae:	d02c      	beq.n	810d90a <__gethex+0x13e>
 810d8b0:	2b2d      	cmp	r3, #45	; 0x2d
 810d8b2:	d02e      	beq.n	810d912 <__gethex+0x146>
 810d8b4:	1c71      	adds	r1, r6, #1
 810d8b6:	f04f 0900 	mov.w	r9, #0
 810d8ba:	7808      	ldrb	r0, [r1, #0]
 810d8bc:	f7ff ff71 	bl	810d7a2 <__hexdig_fun>
 810d8c0:	1e43      	subs	r3, r0, #1
 810d8c2:	b2db      	uxtb	r3, r3
 810d8c4:	2b18      	cmp	r3, #24
 810d8c6:	d82c      	bhi.n	810d922 <__gethex+0x156>
 810d8c8:	f1a0 0210 	sub.w	r2, r0, #16
 810d8cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810d8d0:	f7ff ff67 	bl	810d7a2 <__hexdig_fun>
 810d8d4:	1e43      	subs	r3, r0, #1
 810d8d6:	b2db      	uxtb	r3, r3
 810d8d8:	2b18      	cmp	r3, #24
 810d8da:	d91d      	bls.n	810d918 <__gethex+0x14c>
 810d8dc:	f1b9 0f00 	cmp.w	r9, #0
 810d8e0:	d000      	beq.n	810d8e4 <__gethex+0x118>
 810d8e2:	4252      	negs	r2, r2
 810d8e4:	4415      	add	r5, r2
 810d8e6:	f8cb 1000 	str.w	r1, [fp]
 810d8ea:	b1e4      	cbz	r4, 810d926 <__gethex+0x15a>
 810d8ec:	9b00      	ldr	r3, [sp, #0]
 810d8ee:	2b00      	cmp	r3, #0
 810d8f0:	bf14      	ite	ne
 810d8f2:	2700      	movne	r7, #0
 810d8f4:	2706      	moveq	r7, #6
 810d8f6:	4638      	mov	r0, r7
 810d8f8:	b009      	add	sp, #36	; 0x24
 810d8fa:	ecbd 8b02 	vpop	{d8}
 810d8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d902:	463e      	mov	r6, r7
 810d904:	4625      	mov	r5, r4
 810d906:	2401      	movs	r4, #1
 810d908:	e7ca      	b.n	810d8a0 <__gethex+0xd4>
 810d90a:	f04f 0900 	mov.w	r9, #0
 810d90e:	1cb1      	adds	r1, r6, #2
 810d910:	e7d3      	b.n	810d8ba <__gethex+0xee>
 810d912:	f04f 0901 	mov.w	r9, #1
 810d916:	e7fa      	b.n	810d90e <__gethex+0x142>
 810d918:	230a      	movs	r3, #10
 810d91a:	fb03 0202 	mla	r2, r3, r2, r0
 810d91e:	3a10      	subs	r2, #16
 810d920:	e7d4      	b.n	810d8cc <__gethex+0x100>
 810d922:	4631      	mov	r1, r6
 810d924:	e7df      	b.n	810d8e6 <__gethex+0x11a>
 810d926:	1bf3      	subs	r3, r6, r7
 810d928:	3b01      	subs	r3, #1
 810d92a:	4621      	mov	r1, r4
 810d92c:	2b07      	cmp	r3, #7
 810d92e:	dc0b      	bgt.n	810d948 <__gethex+0x17c>
 810d930:	ee18 0a10 	vmov	r0, s16
 810d934:	f000 faf6 	bl	810df24 <_Balloc>
 810d938:	4604      	mov	r4, r0
 810d93a:	b940      	cbnz	r0, 810d94e <__gethex+0x182>
 810d93c:	4b65      	ldr	r3, [pc, #404]	; (810dad4 <__gethex+0x308>)
 810d93e:	4602      	mov	r2, r0
 810d940:	21de      	movs	r1, #222	; 0xde
 810d942:	4865      	ldr	r0, [pc, #404]	; (810dad8 <__gethex+0x30c>)
 810d944:	f7fc fdd8 	bl	810a4f8 <__assert_func>
 810d948:	3101      	adds	r1, #1
 810d94a:	105b      	asrs	r3, r3, #1
 810d94c:	e7ee      	b.n	810d92c <__gethex+0x160>
 810d94e:	f100 0914 	add.w	r9, r0, #20
 810d952:	f04f 0b00 	mov.w	fp, #0
 810d956:	f1ca 0301 	rsb	r3, sl, #1
 810d95a:	f8cd 9008 	str.w	r9, [sp, #8]
 810d95e:	f8cd b000 	str.w	fp, [sp]
 810d962:	9306      	str	r3, [sp, #24]
 810d964:	42b7      	cmp	r7, r6
 810d966:	d340      	bcc.n	810d9ea <__gethex+0x21e>
 810d968:	9802      	ldr	r0, [sp, #8]
 810d96a:	9b00      	ldr	r3, [sp, #0]
 810d96c:	f840 3b04 	str.w	r3, [r0], #4
 810d970:	eba0 0009 	sub.w	r0, r0, r9
 810d974:	1080      	asrs	r0, r0, #2
 810d976:	0146      	lsls	r6, r0, #5
 810d978:	6120      	str	r0, [r4, #16]
 810d97a:	4618      	mov	r0, r3
 810d97c:	f000 fbc8 	bl	810e110 <__hi0bits>
 810d980:	1a30      	subs	r0, r6, r0
 810d982:	f8d8 6000 	ldr.w	r6, [r8]
 810d986:	42b0      	cmp	r0, r6
 810d988:	dd63      	ble.n	810da52 <__gethex+0x286>
 810d98a:	1b87      	subs	r7, r0, r6
 810d98c:	4639      	mov	r1, r7
 810d98e:	4620      	mov	r0, r4
 810d990:	f000 ff62 	bl	810e858 <__any_on>
 810d994:	4682      	mov	sl, r0
 810d996:	b1a8      	cbz	r0, 810d9c4 <__gethex+0x1f8>
 810d998:	1e7b      	subs	r3, r7, #1
 810d99a:	1159      	asrs	r1, r3, #5
 810d99c:	f003 021f 	and.w	r2, r3, #31
 810d9a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810d9a4:	f04f 0a01 	mov.w	sl, #1
 810d9a8:	fa0a f202 	lsl.w	r2, sl, r2
 810d9ac:	420a      	tst	r2, r1
 810d9ae:	d009      	beq.n	810d9c4 <__gethex+0x1f8>
 810d9b0:	4553      	cmp	r3, sl
 810d9b2:	dd05      	ble.n	810d9c0 <__gethex+0x1f4>
 810d9b4:	1eb9      	subs	r1, r7, #2
 810d9b6:	4620      	mov	r0, r4
 810d9b8:	f000 ff4e 	bl	810e858 <__any_on>
 810d9bc:	2800      	cmp	r0, #0
 810d9be:	d145      	bne.n	810da4c <__gethex+0x280>
 810d9c0:	f04f 0a02 	mov.w	sl, #2
 810d9c4:	4639      	mov	r1, r7
 810d9c6:	4620      	mov	r0, r4
 810d9c8:	f7ff fe99 	bl	810d6fe <rshift>
 810d9cc:	443d      	add	r5, r7
 810d9ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810d9d2:	42ab      	cmp	r3, r5
 810d9d4:	da4c      	bge.n	810da70 <__gethex+0x2a4>
 810d9d6:	ee18 0a10 	vmov	r0, s16
 810d9da:	4621      	mov	r1, r4
 810d9dc:	f000 fae2 	bl	810dfa4 <_Bfree>
 810d9e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810d9e2:	2300      	movs	r3, #0
 810d9e4:	6013      	str	r3, [r2, #0]
 810d9e6:	27a3      	movs	r7, #163	; 0xa3
 810d9e8:	e785      	b.n	810d8f6 <__gethex+0x12a>
 810d9ea:	1e73      	subs	r3, r6, #1
 810d9ec:	9a05      	ldr	r2, [sp, #20]
 810d9ee:	9303      	str	r3, [sp, #12]
 810d9f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810d9f4:	4293      	cmp	r3, r2
 810d9f6:	d019      	beq.n	810da2c <__gethex+0x260>
 810d9f8:	f1bb 0f20 	cmp.w	fp, #32
 810d9fc:	d107      	bne.n	810da0e <__gethex+0x242>
 810d9fe:	9b02      	ldr	r3, [sp, #8]
 810da00:	9a00      	ldr	r2, [sp, #0]
 810da02:	f843 2b04 	str.w	r2, [r3], #4
 810da06:	9302      	str	r3, [sp, #8]
 810da08:	2300      	movs	r3, #0
 810da0a:	9300      	str	r3, [sp, #0]
 810da0c:	469b      	mov	fp, r3
 810da0e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810da12:	f7ff fec6 	bl	810d7a2 <__hexdig_fun>
 810da16:	9b00      	ldr	r3, [sp, #0]
 810da18:	f000 000f 	and.w	r0, r0, #15
 810da1c:	fa00 f00b 	lsl.w	r0, r0, fp
 810da20:	4303      	orrs	r3, r0
 810da22:	9300      	str	r3, [sp, #0]
 810da24:	f10b 0b04 	add.w	fp, fp, #4
 810da28:	9b03      	ldr	r3, [sp, #12]
 810da2a:	e00d      	b.n	810da48 <__gethex+0x27c>
 810da2c:	9b03      	ldr	r3, [sp, #12]
 810da2e:	9a06      	ldr	r2, [sp, #24]
 810da30:	4413      	add	r3, r2
 810da32:	42bb      	cmp	r3, r7
 810da34:	d3e0      	bcc.n	810d9f8 <__gethex+0x22c>
 810da36:	4618      	mov	r0, r3
 810da38:	9901      	ldr	r1, [sp, #4]
 810da3a:	9307      	str	r3, [sp, #28]
 810da3c:	4652      	mov	r2, sl
 810da3e:	f7fd fe8f 	bl	810b760 <strncmp>
 810da42:	9b07      	ldr	r3, [sp, #28]
 810da44:	2800      	cmp	r0, #0
 810da46:	d1d7      	bne.n	810d9f8 <__gethex+0x22c>
 810da48:	461e      	mov	r6, r3
 810da4a:	e78b      	b.n	810d964 <__gethex+0x198>
 810da4c:	f04f 0a03 	mov.w	sl, #3
 810da50:	e7b8      	b.n	810d9c4 <__gethex+0x1f8>
 810da52:	da0a      	bge.n	810da6a <__gethex+0x29e>
 810da54:	1a37      	subs	r7, r6, r0
 810da56:	4621      	mov	r1, r4
 810da58:	ee18 0a10 	vmov	r0, s16
 810da5c:	463a      	mov	r2, r7
 810da5e:	f000 fcbd 	bl	810e3dc <__lshift>
 810da62:	1bed      	subs	r5, r5, r7
 810da64:	4604      	mov	r4, r0
 810da66:	f100 0914 	add.w	r9, r0, #20
 810da6a:	f04f 0a00 	mov.w	sl, #0
 810da6e:	e7ae      	b.n	810d9ce <__gethex+0x202>
 810da70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810da74:	42a8      	cmp	r0, r5
 810da76:	dd72      	ble.n	810db5e <__gethex+0x392>
 810da78:	1b45      	subs	r5, r0, r5
 810da7a:	42ae      	cmp	r6, r5
 810da7c:	dc36      	bgt.n	810daec <__gethex+0x320>
 810da7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810da82:	2b02      	cmp	r3, #2
 810da84:	d02a      	beq.n	810dadc <__gethex+0x310>
 810da86:	2b03      	cmp	r3, #3
 810da88:	d02c      	beq.n	810dae4 <__gethex+0x318>
 810da8a:	2b01      	cmp	r3, #1
 810da8c:	d115      	bne.n	810daba <__gethex+0x2ee>
 810da8e:	42ae      	cmp	r6, r5
 810da90:	d113      	bne.n	810daba <__gethex+0x2ee>
 810da92:	2e01      	cmp	r6, #1
 810da94:	d10b      	bne.n	810daae <__gethex+0x2e2>
 810da96:	9a04      	ldr	r2, [sp, #16]
 810da98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810da9c:	6013      	str	r3, [r2, #0]
 810da9e:	2301      	movs	r3, #1
 810daa0:	6123      	str	r3, [r4, #16]
 810daa2:	f8c9 3000 	str.w	r3, [r9]
 810daa6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810daa8:	2762      	movs	r7, #98	; 0x62
 810daaa:	601c      	str	r4, [r3, #0]
 810daac:	e723      	b.n	810d8f6 <__gethex+0x12a>
 810daae:	1e71      	subs	r1, r6, #1
 810dab0:	4620      	mov	r0, r4
 810dab2:	f000 fed1 	bl	810e858 <__any_on>
 810dab6:	2800      	cmp	r0, #0
 810dab8:	d1ed      	bne.n	810da96 <__gethex+0x2ca>
 810daba:	ee18 0a10 	vmov	r0, s16
 810dabe:	4621      	mov	r1, r4
 810dac0:	f000 fa70 	bl	810dfa4 <_Bfree>
 810dac4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810dac6:	2300      	movs	r3, #0
 810dac8:	6013      	str	r3, [r2, #0]
 810daca:	2750      	movs	r7, #80	; 0x50
 810dacc:	e713      	b.n	810d8f6 <__gethex+0x12a>
 810dace:	bf00      	nop
 810dad0:	0810f3fc 	.word	0x0810f3fc
 810dad4:	0810f31c 	.word	0x0810f31c
 810dad8:	0810f390 	.word	0x0810f390
 810dadc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810dade:	2b00      	cmp	r3, #0
 810dae0:	d1eb      	bne.n	810daba <__gethex+0x2ee>
 810dae2:	e7d8      	b.n	810da96 <__gethex+0x2ca>
 810dae4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810dae6:	2b00      	cmp	r3, #0
 810dae8:	d1d5      	bne.n	810da96 <__gethex+0x2ca>
 810daea:	e7e6      	b.n	810daba <__gethex+0x2ee>
 810daec:	1e6f      	subs	r7, r5, #1
 810daee:	f1ba 0f00 	cmp.w	sl, #0
 810daf2:	d131      	bne.n	810db58 <__gethex+0x38c>
 810daf4:	b127      	cbz	r7, 810db00 <__gethex+0x334>
 810daf6:	4639      	mov	r1, r7
 810daf8:	4620      	mov	r0, r4
 810dafa:	f000 fead 	bl	810e858 <__any_on>
 810dafe:	4682      	mov	sl, r0
 810db00:	117b      	asrs	r3, r7, #5
 810db02:	2101      	movs	r1, #1
 810db04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810db08:	f007 071f 	and.w	r7, r7, #31
 810db0c:	fa01 f707 	lsl.w	r7, r1, r7
 810db10:	421f      	tst	r7, r3
 810db12:	4629      	mov	r1, r5
 810db14:	4620      	mov	r0, r4
 810db16:	bf18      	it	ne
 810db18:	f04a 0a02 	orrne.w	sl, sl, #2
 810db1c:	1b76      	subs	r6, r6, r5
 810db1e:	f7ff fdee 	bl	810d6fe <rshift>
 810db22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810db26:	2702      	movs	r7, #2
 810db28:	f1ba 0f00 	cmp.w	sl, #0
 810db2c:	d048      	beq.n	810dbc0 <__gethex+0x3f4>
 810db2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810db32:	2b02      	cmp	r3, #2
 810db34:	d015      	beq.n	810db62 <__gethex+0x396>
 810db36:	2b03      	cmp	r3, #3
 810db38:	d017      	beq.n	810db6a <__gethex+0x39e>
 810db3a:	2b01      	cmp	r3, #1
 810db3c:	d109      	bne.n	810db52 <__gethex+0x386>
 810db3e:	f01a 0f02 	tst.w	sl, #2
 810db42:	d006      	beq.n	810db52 <__gethex+0x386>
 810db44:	f8d9 0000 	ldr.w	r0, [r9]
 810db48:	ea4a 0a00 	orr.w	sl, sl, r0
 810db4c:	f01a 0f01 	tst.w	sl, #1
 810db50:	d10e      	bne.n	810db70 <__gethex+0x3a4>
 810db52:	f047 0710 	orr.w	r7, r7, #16
 810db56:	e033      	b.n	810dbc0 <__gethex+0x3f4>
 810db58:	f04f 0a01 	mov.w	sl, #1
 810db5c:	e7d0      	b.n	810db00 <__gethex+0x334>
 810db5e:	2701      	movs	r7, #1
 810db60:	e7e2      	b.n	810db28 <__gethex+0x35c>
 810db62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810db64:	f1c3 0301 	rsb	r3, r3, #1
 810db68:	9315      	str	r3, [sp, #84]	; 0x54
 810db6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810db6c:	2b00      	cmp	r3, #0
 810db6e:	d0f0      	beq.n	810db52 <__gethex+0x386>
 810db70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810db74:	f104 0314 	add.w	r3, r4, #20
 810db78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810db7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810db80:	f04f 0c00 	mov.w	ip, #0
 810db84:	4618      	mov	r0, r3
 810db86:	f853 2b04 	ldr.w	r2, [r3], #4
 810db8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 810db8e:	d01c      	beq.n	810dbca <__gethex+0x3fe>
 810db90:	3201      	adds	r2, #1
 810db92:	6002      	str	r2, [r0, #0]
 810db94:	2f02      	cmp	r7, #2
 810db96:	f104 0314 	add.w	r3, r4, #20
 810db9a:	d13f      	bne.n	810dc1c <__gethex+0x450>
 810db9c:	f8d8 2000 	ldr.w	r2, [r8]
 810dba0:	3a01      	subs	r2, #1
 810dba2:	42b2      	cmp	r2, r6
 810dba4:	d10a      	bne.n	810dbbc <__gethex+0x3f0>
 810dba6:	1171      	asrs	r1, r6, #5
 810dba8:	2201      	movs	r2, #1
 810dbaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810dbae:	f006 061f 	and.w	r6, r6, #31
 810dbb2:	fa02 f606 	lsl.w	r6, r2, r6
 810dbb6:	421e      	tst	r6, r3
 810dbb8:	bf18      	it	ne
 810dbba:	4617      	movne	r7, r2
 810dbbc:	f047 0720 	orr.w	r7, r7, #32
 810dbc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810dbc2:	601c      	str	r4, [r3, #0]
 810dbc4:	9b04      	ldr	r3, [sp, #16]
 810dbc6:	601d      	str	r5, [r3, #0]
 810dbc8:	e695      	b.n	810d8f6 <__gethex+0x12a>
 810dbca:	4299      	cmp	r1, r3
 810dbcc:	f843 cc04 	str.w	ip, [r3, #-4]
 810dbd0:	d8d8      	bhi.n	810db84 <__gethex+0x3b8>
 810dbd2:	68a3      	ldr	r3, [r4, #8]
 810dbd4:	459b      	cmp	fp, r3
 810dbd6:	db19      	blt.n	810dc0c <__gethex+0x440>
 810dbd8:	6861      	ldr	r1, [r4, #4]
 810dbda:	ee18 0a10 	vmov	r0, s16
 810dbde:	3101      	adds	r1, #1
 810dbe0:	f000 f9a0 	bl	810df24 <_Balloc>
 810dbe4:	4681      	mov	r9, r0
 810dbe6:	b918      	cbnz	r0, 810dbf0 <__gethex+0x424>
 810dbe8:	4b1a      	ldr	r3, [pc, #104]	; (810dc54 <__gethex+0x488>)
 810dbea:	4602      	mov	r2, r0
 810dbec:	2184      	movs	r1, #132	; 0x84
 810dbee:	e6a8      	b.n	810d942 <__gethex+0x176>
 810dbf0:	6922      	ldr	r2, [r4, #16]
 810dbf2:	3202      	adds	r2, #2
 810dbf4:	f104 010c 	add.w	r1, r4, #12
 810dbf8:	0092      	lsls	r2, r2, #2
 810dbfa:	300c      	adds	r0, #12
 810dbfc:	f7fc fce6 	bl	810a5cc <memcpy>
 810dc00:	4621      	mov	r1, r4
 810dc02:	ee18 0a10 	vmov	r0, s16
 810dc06:	f000 f9cd 	bl	810dfa4 <_Bfree>
 810dc0a:	464c      	mov	r4, r9
 810dc0c:	6923      	ldr	r3, [r4, #16]
 810dc0e:	1c5a      	adds	r2, r3, #1
 810dc10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810dc14:	6122      	str	r2, [r4, #16]
 810dc16:	2201      	movs	r2, #1
 810dc18:	615a      	str	r2, [r3, #20]
 810dc1a:	e7bb      	b.n	810db94 <__gethex+0x3c8>
 810dc1c:	6922      	ldr	r2, [r4, #16]
 810dc1e:	455a      	cmp	r2, fp
 810dc20:	dd0b      	ble.n	810dc3a <__gethex+0x46e>
 810dc22:	2101      	movs	r1, #1
 810dc24:	4620      	mov	r0, r4
 810dc26:	f7ff fd6a 	bl	810d6fe <rshift>
 810dc2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810dc2e:	3501      	adds	r5, #1
 810dc30:	42ab      	cmp	r3, r5
 810dc32:	f6ff aed0 	blt.w	810d9d6 <__gethex+0x20a>
 810dc36:	2701      	movs	r7, #1
 810dc38:	e7c0      	b.n	810dbbc <__gethex+0x3f0>
 810dc3a:	f016 061f 	ands.w	r6, r6, #31
 810dc3e:	d0fa      	beq.n	810dc36 <__gethex+0x46a>
 810dc40:	449a      	add	sl, r3
 810dc42:	f1c6 0620 	rsb	r6, r6, #32
 810dc46:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 810dc4a:	f000 fa61 	bl	810e110 <__hi0bits>
 810dc4e:	42b0      	cmp	r0, r6
 810dc50:	dbe7      	blt.n	810dc22 <__gethex+0x456>
 810dc52:	e7f0      	b.n	810dc36 <__gethex+0x46a>
 810dc54:	0810f31c 	.word	0x0810f31c

0810dc58 <L_shift>:
 810dc58:	f1c2 0208 	rsb	r2, r2, #8
 810dc5c:	0092      	lsls	r2, r2, #2
 810dc5e:	b570      	push	{r4, r5, r6, lr}
 810dc60:	f1c2 0620 	rsb	r6, r2, #32
 810dc64:	6843      	ldr	r3, [r0, #4]
 810dc66:	6804      	ldr	r4, [r0, #0]
 810dc68:	fa03 f506 	lsl.w	r5, r3, r6
 810dc6c:	432c      	orrs	r4, r5
 810dc6e:	40d3      	lsrs	r3, r2
 810dc70:	6004      	str	r4, [r0, #0]
 810dc72:	f840 3f04 	str.w	r3, [r0, #4]!
 810dc76:	4288      	cmp	r0, r1
 810dc78:	d3f4      	bcc.n	810dc64 <L_shift+0xc>
 810dc7a:	bd70      	pop	{r4, r5, r6, pc}

0810dc7c <__match>:
 810dc7c:	b530      	push	{r4, r5, lr}
 810dc7e:	6803      	ldr	r3, [r0, #0]
 810dc80:	3301      	adds	r3, #1
 810dc82:	f811 4b01 	ldrb.w	r4, [r1], #1
 810dc86:	b914      	cbnz	r4, 810dc8e <__match+0x12>
 810dc88:	6003      	str	r3, [r0, #0]
 810dc8a:	2001      	movs	r0, #1
 810dc8c:	bd30      	pop	{r4, r5, pc}
 810dc8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 810dc92:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810dc96:	2d19      	cmp	r5, #25
 810dc98:	bf98      	it	ls
 810dc9a:	3220      	addls	r2, #32
 810dc9c:	42a2      	cmp	r2, r4
 810dc9e:	d0f0      	beq.n	810dc82 <__match+0x6>
 810dca0:	2000      	movs	r0, #0
 810dca2:	e7f3      	b.n	810dc8c <__match+0x10>

0810dca4 <__hexnan>:
 810dca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dca8:	680b      	ldr	r3, [r1, #0]
 810dcaa:	6801      	ldr	r1, [r0, #0]
 810dcac:	115e      	asrs	r6, r3, #5
 810dcae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810dcb2:	f013 031f 	ands.w	r3, r3, #31
 810dcb6:	b087      	sub	sp, #28
 810dcb8:	bf18      	it	ne
 810dcba:	3604      	addne	r6, #4
 810dcbc:	2500      	movs	r5, #0
 810dcbe:	1f37      	subs	r7, r6, #4
 810dcc0:	4682      	mov	sl, r0
 810dcc2:	4690      	mov	r8, r2
 810dcc4:	9301      	str	r3, [sp, #4]
 810dcc6:	f846 5c04 	str.w	r5, [r6, #-4]
 810dcca:	46b9      	mov	r9, r7
 810dccc:	463c      	mov	r4, r7
 810dcce:	9502      	str	r5, [sp, #8]
 810dcd0:	46ab      	mov	fp, r5
 810dcd2:	784a      	ldrb	r2, [r1, #1]
 810dcd4:	1c4b      	adds	r3, r1, #1
 810dcd6:	9303      	str	r3, [sp, #12]
 810dcd8:	b342      	cbz	r2, 810dd2c <__hexnan+0x88>
 810dcda:	4610      	mov	r0, r2
 810dcdc:	9105      	str	r1, [sp, #20]
 810dcde:	9204      	str	r2, [sp, #16]
 810dce0:	f7ff fd5f 	bl	810d7a2 <__hexdig_fun>
 810dce4:	2800      	cmp	r0, #0
 810dce6:	d14f      	bne.n	810dd88 <__hexnan+0xe4>
 810dce8:	9a04      	ldr	r2, [sp, #16]
 810dcea:	9905      	ldr	r1, [sp, #20]
 810dcec:	2a20      	cmp	r2, #32
 810dcee:	d818      	bhi.n	810dd22 <__hexnan+0x7e>
 810dcf0:	9b02      	ldr	r3, [sp, #8]
 810dcf2:	459b      	cmp	fp, r3
 810dcf4:	dd13      	ble.n	810dd1e <__hexnan+0x7a>
 810dcf6:	454c      	cmp	r4, r9
 810dcf8:	d206      	bcs.n	810dd08 <__hexnan+0x64>
 810dcfa:	2d07      	cmp	r5, #7
 810dcfc:	dc04      	bgt.n	810dd08 <__hexnan+0x64>
 810dcfe:	462a      	mov	r2, r5
 810dd00:	4649      	mov	r1, r9
 810dd02:	4620      	mov	r0, r4
 810dd04:	f7ff ffa8 	bl	810dc58 <L_shift>
 810dd08:	4544      	cmp	r4, r8
 810dd0a:	d950      	bls.n	810ddae <__hexnan+0x10a>
 810dd0c:	2300      	movs	r3, #0
 810dd0e:	f1a4 0904 	sub.w	r9, r4, #4
 810dd12:	f844 3c04 	str.w	r3, [r4, #-4]
 810dd16:	f8cd b008 	str.w	fp, [sp, #8]
 810dd1a:	464c      	mov	r4, r9
 810dd1c:	461d      	mov	r5, r3
 810dd1e:	9903      	ldr	r1, [sp, #12]
 810dd20:	e7d7      	b.n	810dcd2 <__hexnan+0x2e>
 810dd22:	2a29      	cmp	r2, #41	; 0x29
 810dd24:	d156      	bne.n	810ddd4 <__hexnan+0x130>
 810dd26:	3102      	adds	r1, #2
 810dd28:	f8ca 1000 	str.w	r1, [sl]
 810dd2c:	f1bb 0f00 	cmp.w	fp, #0
 810dd30:	d050      	beq.n	810ddd4 <__hexnan+0x130>
 810dd32:	454c      	cmp	r4, r9
 810dd34:	d206      	bcs.n	810dd44 <__hexnan+0xa0>
 810dd36:	2d07      	cmp	r5, #7
 810dd38:	dc04      	bgt.n	810dd44 <__hexnan+0xa0>
 810dd3a:	462a      	mov	r2, r5
 810dd3c:	4649      	mov	r1, r9
 810dd3e:	4620      	mov	r0, r4
 810dd40:	f7ff ff8a 	bl	810dc58 <L_shift>
 810dd44:	4544      	cmp	r4, r8
 810dd46:	d934      	bls.n	810ddb2 <__hexnan+0x10e>
 810dd48:	f1a8 0204 	sub.w	r2, r8, #4
 810dd4c:	4623      	mov	r3, r4
 810dd4e:	f853 1b04 	ldr.w	r1, [r3], #4
 810dd52:	f842 1f04 	str.w	r1, [r2, #4]!
 810dd56:	429f      	cmp	r7, r3
 810dd58:	d2f9      	bcs.n	810dd4e <__hexnan+0xaa>
 810dd5a:	1b3b      	subs	r3, r7, r4
 810dd5c:	f023 0303 	bic.w	r3, r3, #3
 810dd60:	3304      	adds	r3, #4
 810dd62:	3401      	adds	r4, #1
 810dd64:	3e03      	subs	r6, #3
 810dd66:	42b4      	cmp	r4, r6
 810dd68:	bf88      	it	hi
 810dd6a:	2304      	movhi	r3, #4
 810dd6c:	4443      	add	r3, r8
 810dd6e:	2200      	movs	r2, #0
 810dd70:	f843 2b04 	str.w	r2, [r3], #4
 810dd74:	429f      	cmp	r7, r3
 810dd76:	d2fb      	bcs.n	810dd70 <__hexnan+0xcc>
 810dd78:	683b      	ldr	r3, [r7, #0]
 810dd7a:	b91b      	cbnz	r3, 810dd84 <__hexnan+0xe0>
 810dd7c:	4547      	cmp	r7, r8
 810dd7e:	d127      	bne.n	810ddd0 <__hexnan+0x12c>
 810dd80:	2301      	movs	r3, #1
 810dd82:	603b      	str	r3, [r7, #0]
 810dd84:	2005      	movs	r0, #5
 810dd86:	e026      	b.n	810ddd6 <__hexnan+0x132>
 810dd88:	3501      	adds	r5, #1
 810dd8a:	2d08      	cmp	r5, #8
 810dd8c:	f10b 0b01 	add.w	fp, fp, #1
 810dd90:	dd06      	ble.n	810dda0 <__hexnan+0xfc>
 810dd92:	4544      	cmp	r4, r8
 810dd94:	d9c3      	bls.n	810dd1e <__hexnan+0x7a>
 810dd96:	2300      	movs	r3, #0
 810dd98:	f844 3c04 	str.w	r3, [r4, #-4]
 810dd9c:	2501      	movs	r5, #1
 810dd9e:	3c04      	subs	r4, #4
 810dda0:	6822      	ldr	r2, [r4, #0]
 810dda2:	f000 000f 	and.w	r0, r0, #15
 810dda6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810ddaa:	6022      	str	r2, [r4, #0]
 810ddac:	e7b7      	b.n	810dd1e <__hexnan+0x7a>
 810ddae:	2508      	movs	r5, #8
 810ddb0:	e7b5      	b.n	810dd1e <__hexnan+0x7a>
 810ddb2:	9b01      	ldr	r3, [sp, #4]
 810ddb4:	2b00      	cmp	r3, #0
 810ddb6:	d0df      	beq.n	810dd78 <__hexnan+0xd4>
 810ddb8:	f04f 32ff 	mov.w	r2, #4294967295
 810ddbc:	f1c3 0320 	rsb	r3, r3, #32
 810ddc0:	fa22 f303 	lsr.w	r3, r2, r3
 810ddc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810ddc8:	401a      	ands	r2, r3
 810ddca:	f846 2c04 	str.w	r2, [r6, #-4]
 810ddce:	e7d3      	b.n	810dd78 <__hexnan+0xd4>
 810ddd0:	3f04      	subs	r7, #4
 810ddd2:	e7d1      	b.n	810dd78 <__hexnan+0xd4>
 810ddd4:	2004      	movs	r0, #4
 810ddd6:	b007      	add	sp, #28
 810ddd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810dddc <_localeconv_r>:
 810dddc:	4800      	ldr	r0, [pc, #0]	; (810dde0 <_localeconv_r+0x4>)
 810ddde:	4770      	bx	lr
 810dde0:	10000214 	.word	0x10000214

0810dde4 <__retarget_lock_init_recursive>:
 810dde4:	4770      	bx	lr

0810dde6 <__retarget_lock_acquire_recursive>:
 810dde6:	4770      	bx	lr

0810dde8 <__retarget_lock_release_recursive>:
 810dde8:	4770      	bx	lr

0810ddea <__swhatbuf_r>:
 810ddea:	b570      	push	{r4, r5, r6, lr}
 810ddec:	460e      	mov	r6, r1
 810ddee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ddf2:	2900      	cmp	r1, #0
 810ddf4:	b096      	sub	sp, #88	; 0x58
 810ddf6:	4614      	mov	r4, r2
 810ddf8:	461d      	mov	r5, r3
 810ddfa:	da07      	bge.n	810de0c <__swhatbuf_r+0x22>
 810ddfc:	2300      	movs	r3, #0
 810ddfe:	602b      	str	r3, [r5, #0]
 810de00:	89b3      	ldrh	r3, [r6, #12]
 810de02:	061a      	lsls	r2, r3, #24
 810de04:	d410      	bmi.n	810de28 <__swhatbuf_r+0x3e>
 810de06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810de0a:	e00e      	b.n	810de2a <__swhatbuf_r+0x40>
 810de0c:	466a      	mov	r2, sp
 810de0e:	f000 ff8b 	bl	810ed28 <_fstat_r>
 810de12:	2800      	cmp	r0, #0
 810de14:	dbf2      	blt.n	810ddfc <__swhatbuf_r+0x12>
 810de16:	9a01      	ldr	r2, [sp, #4]
 810de18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810de1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810de20:	425a      	negs	r2, r3
 810de22:	415a      	adcs	r2, r3
 810de24:	602a      	str	r2, [r5, #0]
 810de26:	e7ee      	b.n	810de06 <__swhatbuf_r+0x1c>
 810de28:	2340      	movs	r3, #64	; 0x40
 810de2a:	2000      	movs	r0, #0
 810de2c:	6023      	str	r3, [r4, #0]
 810de2e:	b016      	add	sp, #88	; 0x58
 810de30:	bd70      	pop	{r4, r5, r6, pc}
	...

0810de34 <__smakebuf_r>:
 810de34:	898b      	ldrh	r3, [r1, #12]
 810de36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810de38:	079d      	lsls	r5, r3, #30
 810de3a:	4606      	mov	r6, r0
 810de3c:	460c      	mov	r4, r1
 810de3e:	d507      	bpl.n	810de50 <__smakebuf_r+0x1c>
 810de40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810de44:	6023      	str	r3, [r4, #0]
 810de46:	6123      	str	r3, [r4, #16]
 810de48:	2301      	movs	r3, #1
 810de4a:	6163      	str	r3, [r4, #20]
 810de4c:	b002      	add	sp, #8
 810de4e:	bd70      	pop	{r4, r5, r6, pc}
 810de50:	ab01      	add	r3, sp, #4
 810de52:	466a      	mov	r2, sp
 810de54:	f7ff ffc9 	bl	810ddea <__swhatbuf_r>
 810de58:	9900      	ldr	r1, [sp, #0]
 810de5a:	4605      	mov	r5, r0
 810de5c:	4630      	mov	r0, r6
 810de5e:	f7fc fc1b 	bl	810a698 <_malloc_r>
 810de62:	b948      	cbnz	r0, 810de78 <__smakebuf_r+0x44>
 810de64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810de68:	059a      	lsls	r2, r3, #22
 810de6a:	d4ef      	bmi.n	810de4c <__smakebuf_r+0x18>
 810de6c:	f023 0303 	bic.w	r3, r3, #3
 810de70:	f043 0302 	orr.w	r3, r3, #2
 810de74:	81a3      	strh	r3, [r4, #12]
 810de76:	e7e3      	b.n	810de40 <__smakebuf_r+0xc>
 810de78:	4b0d      	ldr	r3, [pc, #52]	; (810deb0 <__smakebuf_r+0x7c>)
 810de7a:	62b3      	str	r3, [r6, #40]	; 0x28
 810de7c:	89a3      	ldrh	r3, [r4, #12]
 810de7e:	6020      	str	r0, [r4, #0]
 810de80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810de84:	81a3      	strh	r3, [r4, #12]
 810de86:	9b00      	ldr	r3, [sp, #0]
 810de88:	6163      	str	r3, [r4, #20]
 810de8a:	9b01      	ldr	r3, [sp, #4]
 810de8c:	6120      	str	r0, [r4, #16]
 810de8e:	b15b      	cbz	r3, 810dea8 <__smakebuf_r+0x74>
 810de90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810de94:	4630      	mov	r0, r6
 810de96:	f000 ff59 	bl	810ed4c <_isatty_r>
 810de9a:	b128      	cbz	r0, 810dea8 <__smakebuf_r+0x74>
 810de9c:	89a3      	ldrh	r3, [r4, #12]
 810de9e:	f023 0303 	bic.w	r3, r3, #3
 810dea2:	f043 0301 	orr.w	r3, r3, #1
 810dea6:	81a3      	strh	r3, [r4, #12]
 810dea8:	89a0      	ldrh	r0, [r4, #12]
 810deaa:	4305      	orrs	r5, r0
 810deac:	81a5      	strh	r5, [r4, #12]
 810deae:	e7cd      	b.n	810de4c <__smakebuf_r+0x18>
 810deb0:	0810d55d 	.word	0x0810d55d

0810deb4 <__ascii_mbtowc>:
 810deb4:	b082      	sub	sp, #8
 810deb6:	b901      	cbnz	r1, 810deba <__ascii_mbtowc+0x6>
 810deb8:	a901      	add	r1, sp, #4
 810deba:	b142      	cbz	r2, 810dece <__ascii_mbtowc+0x1a>
 810debc:	b14b      	cbz	r3, 810ded2 <__ascii_mbtowc+0x1e>
 810debe:	7813      	ldrb	r3, [r2, #0]
 810dec0:	600b      	str	r3, [r1, #0]
 810dec2:	7812      	ldrb	r2, [r2, #0]
 810dec4:	1e10      	subs	r0, r2, #0
 810dec6:	bf18      	it	ne
 810dec8:	2001      	movne	r0, #1
 810deca:	b002      	add	sp, #8
 810decc:	4770      	bx	lr
 810dece:	4610      	mov	r0, r2
 810ded0:	e7fb      	b.n	810deca <__ascii_mbtowc+0x16>
 810ded2:	f06f 0001 	mvn.w	r0, #1
 810ded6:	e7f8      	b.n	810deca <__ascii_mbtowc+0x16>

0810ded8 <memmove>:
 810ded8:	4288      	cmp	r0, r1
 810deda:	b510      	push	{r4, lr}
 810dedc:	eb01 0402 	add.w	r4, r1, r2
 810dee0:	d902      	bls.n	810dee8 <memmove+0x10>
 810dee2:	4284      	cmp	r4, r0
 810dee4:	4623      	mov	r3, r4
 810dee6:	d807      	bhi.n	810def8 <memmove+0x20>
 810dee8:	1e43      	subs	r3, r0, #1
 810deea:	42a1      	cmp	r1, r4
 810deec:	d008      	beq.n	810df00 <memmove+0x28>
 810deee:	f811 2b01 	ldrb.w	r2, [r1], #1
 810def2:	f803 2f01 	strb.w	r2, [r3, #1]!
 810def6:	e7f8      	b.n	810deea <memmove+0x12>
 810def8:	4402      	add	r2, r0
 810defa:	4601      	mov	r1, r0
 810defc:	428a      	cmp	r2, r1
 810defe:	d100      	bne.n	810df02 <memmove+0x2a>
 810df00:	bd10      	pop	{r4, pc}
 810df02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810df06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810df0a:	e7f7      	b.n	810defc <memmove+0x24>

0810df0c <__malloc_lock>:
 810df0c:	4801      	ldr	r0, [pc, #4]	; (810df14 <__malloc_lock+0x8>)
 810df0e:	f7ff bf6a 	b.w	810dde6 <__retarget_lock_acquire_recursive>
 810df12:	bf00      	nop
 810df14:	100006a0 	.word	0x100006a0

0810df18 <__malloc_unlock>:
 810df18:	4801      	ldr	r0, [pc, #4]	; (810df20 <__malloc_unlock+0x8>)
 810df1a:	f7ff bf65 	b.w	810dde8 <__retarget_lock_release_recursive>
 810df1e:	bf00      	nop
 810df20:	100006a0 	.word	0x100006a0

0810df24 <_Balloc>:
 810df24:	b570      	push	{r4, r5, r6, lr}
 810df26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810df28:	4604      	mov	r4, r0
 810df2a:	460d      	mov	r5, r1
 810df2c:	b976      	cbnz	r6, 810df4c <_Balloc+0x28>
 810df2e:	2010      	movs	r0, #16
 810df30:	f7fc fb3c 	bl	810a5ac <malloc>
 810df34:	4602      	mov	r2, r0
 810df36:	6260      	str	r0, [r4, #36]	; 0x24
 810df38:	b920      	cbnz	r0, 810df44 <_Balloc+0x20>
 810df3a:	4b18      	ldr	r3, [pc, #96]	; (810df9c <_Balloc+0x78>)
 810df3c:	4818      	ldr	r0, [pc, #96]	; (810dfa0 <_Balloc+0x7c>)
 810df3e:	2166      	movs	r1, #102	; 0x66
 810df40:	f7fc fada 	bl	810a4f8 <__assert_func>
 810df44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810df48:	6006      	str	r6, [r0, #0]
 810df4a:	60c6      	str	r6, [r0, #12]
 810df4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810df4e:	68f3      	ldr	r3, [r6, #12]
 810df50:	b183      	cbz	r3, 810df74 <_Balloc+0x50>
 810df52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810df54:	68db      	ldr	r3, [r3, #12]
 810df56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810df5a:	b9b8      	cbnz	r0, 810df8c <_Balloc+0x68>
 810df5c:	2101      	movs	r1, #1
 810df5e:	fa01 f605 	lsl.w	r6, r1, r5
 810df62:	1d72      	adds	r2, r6, #5
 810df64:	0092      	lsls	r2, r2, #2
 810df66:	4620      	mov	r0, r4
 810df68:	f000 fc97 	bl	810e89a <_calloc_r>
 810df6c:	b160      	cbz	r0, 810df88 <_Balloc+0x64>
 810df6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810df72:	e00e      	b.n	810df92 <_Balloc+0x6e>
 810df74:	2221      	movs	r2, #33	; 0x21
 810df76:	2104      	movs	r1, #4
 810df78:	4620      	mov	r0, r4
 810df7a:	f000 fc8e 	bl	810e89a <_calloc_r>
 810df7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810df80:	60f0      	str	r0, [r6, #12]
 810df82:	68db      	ldr	r3, [r3, #12]
 810df84:	2b00      	cmp	r3, #0
 810df86:	d1e4      	bne.n	810df52 <_Balloc+0x2e>
 810df88:	2000      	movs	r0, #0
 810df8a:	bd70      	pop	{r4, r5, r6, pc}
 810df8c:	6802      	ldr	r2, [r0, #0]
 810df8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810df92:	2300      	movs	r3, #0
 810df94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810df98:	e7f7      	b.n	810df8a <_Balloc+0x66>
 810df9a:	bf00      	nop
 810df9c:	0810f2a6 	.word	0x0810f2a6
 810dfa0:	0810f410 	.word	0x0810f410

0810dfa4 <_Bfree>:
 810dfa4:	b570      	push	{r4, r5, r6, lr}
 810dfa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810dfa8:	4605      	mov	r5, r0
 810dfaa:	460c      	mov	r4, r1
 810dfac:	b976      	cbnz	r6, 810dfcc <_Bfree+0x28>
 810dfae:	2010      	movs	r0, #16
 810dfb0:	f7fc fafc 	bl	810a5ac <malloc>
 810dfb4:	4602      	mov	r2, r0
 810dfb6:	6268      	str	r0, [r5, #36]	; 0x24
 810dfb8:	b920      	cbnz	r0, 810dfc4 <_Bfree+0x20>
 810dfba:	4b09      	ldr	r3, [pc, #36]	; (810dfe0 <_Bfree+0x3c>)
 810dfbc:	4809      	ldr	r0, [pc, #36]	; (810dfe4 <_Bfree+0x40>)
 810dfbe:	218a      	movs	r1, #138	; 0x8a
 810dfc0:	f7fc fa9a 	bl	810a4f8 <__assert_func>
 810dfc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810dfc8:	6006      	str	r6, [r0, #0]
 810dfca:	60c6      	str	r6, [r0, #12]
 810dfcc:	b13c      	cbz	r4, 810dfde <_Bfree+0x3a>
 810dfce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810dfd0:	6862      	ldr	r2, [r4, #4]
 810dfd2:	68db      	ldr	r3, [r3, #12]
 810dfd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810dfd8:	6021      	str	r1, [r4, #0]
 810dfda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810dfde:	bd70      	pop	{r4, r5, r6, pc}
 810dfe0:	0810f2a6 	.word	0x0810f2a6
 810dfe4:	0810f410 	.word	0x0810f410

0810dfe8 <__multadd>:
 810dfe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810dfec:	690e      	ldr	r6, [r1, #16]
 810dfee:	4607      	mov	r7, r0
 810dff0:	4698      	mov	r8, r3
 810dff2:	460c      	mov	r4, r1
 810dff4:	f101 0014 	add.w	r0, r1, #20
 810dff8:	2300      	movs	r3, #0
 810dffa:	6805      	ldr	r5, [r0, #0]
 810dffc:	b2a9      	uxth	r1, r5
 810dffe:	fb02 8101 	mla	r1, r2, r1, r8
 810e002:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 810e006:	0c2d      	lsrs	r5, r5, #16
 810e008:	fb02 c505 	mla	r5, r2, r5, ip
 810e00c:	b289      	uxth	r1, r1
 810e00e:	3301      	adds	r3, #1
 810e010:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 810e014:	429e      	cmp	r6, r3
 810e016:	f840 1b04 	str.w	r1, [r0], #4
 810e01a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 810e01e:	dcec      	bgt.n	810dffa <__multadd+0x12>
 810e020:	f1b8 0f00 	cmp.w	r8, #0
 810e024:	d022      	beq.n	810e06c <__multadd+0x84>
 810e026:	68a3      	ldr	r3, [r4, #8]
 810e028:	42b3      	cmp	r3, r6
 810e02a:	dc19      	bgt.n	810e060 <__multadd+0x78>
 810e02c:	6861      	ldr	r1, [r4, #4]
 810e02e:	4638      	mov	r0, r7
 810e030:	3101      	adds	r1, #1
 810e032:	f7ff ff77 	bl	810df24 <_Balloc>
 810e036:	4605      	mov	r5, r0
 810e038:	b928      	cbnz	r0, 810e046 <__multadd+0x5e>
 810e03a:	4602      	mov	r2, r0
 810e03c:	4b0d      	ldr	r3, [pc, #52]	; (810e074 <__multadd+0x8c>)
 810e03e:	480e      	ldr	r0, [pc, #56]	; (810e078 <__multadd+0x90>)
 810e040:	21b5      	movs	r1, #181	; 0xb5
 810e042:	f7fc fa59 	bl	810a4f8 <__assert_func>
 810e046:	6922      	ldr	r2, [r4, #16]
 810e048:	3202      	adds	r2, #2
 810e04a:	f104 010c 	add.w	r1, r4, #12
 810e04e:	0092      	lsls	r2, r2, #2
 810e050:	300c      	adds	r0, #12
 810e052:	f7fc fabb 	bl	810a5cc <memcpy>
 810e056:	4621      	mov	r1, r4
 810e058:	4638      	mov	r0, r7
 810e05a:	f7ff ffa3 	bl	810dfa4 <_Bfree>
 810e05e:	462c      	mov	r4, r5
 810e060:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 810e064:	3601      	adds	r6, #1
 810e066:	f8c3 8014 	str.w	r8, [r3, #20]
 810e06a:	6126      	str	r6, [r4, #16]
 810e06c:	4620      	mov	r0, r4
 810e06e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810e072:	bf00      	nop
 810e074:	0810f31c 	.word	0x0810f31c
 810e078:	0810f410 	.word	0x0810f410

0810e07c <__s2b>:
 810e07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810e080:	460c      	mov	r4, r1
 810e082:	4615      	mov	r5, r2
 810e084:	461f      	mov	r7, r3
 810e086:	2209      	movs	r2, #9
 810e088:	3308      	adds	r3, #8
 810e08a:	4606      	mov	r6, r0
 810e08c:	fb93 f3f2 	sdiv	r3, r3, r2
 810e090:	2100      	movs	r1, #0
 810e092:	2201      	movs	r2, #1
 810e094:	429a      	cmp	r2, r3
 810e096:	db09      	blt.n	810e0ac <__s2b+0x30>
 810e098:	4630      	mov	r0, r6
 810e09a:	f7ff ff43 	bl	810df24 <_Balloc>
 810e09e:	b940      	cbnz	r0, 810e0b2 <__s2b+0x36>
 810e0a0:	4602      	mov	r2, r0
 810e0a2:	4b19      	ldr	r3, [pc, #100]	; (810e108 <__s2b+0x8c>)
 810e0a4:	4819      	ldr	r0, [pc, #100]	; (810e10c <__s2b+0x90>)
 810e0a6:	21ce      	movs	r1, #206	; 0xce
 810e0a8:	f7fc fa26 	bl	810a4f8 <__assert_func>
 810e0ac:	0052      	lsls	r2, r2, #1
 810e0ae:	3101      	adds	r1, #1
 810e0b0:	e7f0      	b.n	810e094 <__s2b+0x18>
 810e0b2:	9b08      	ldr	r3, [sp, #32]
 810e0b4:	6143      	str	r3, [r0, #20]
 810e0b6:	2d09      	cmp	r5, #9
 810e0b8:	f04f 0301 	mov.w	r3, #1
 810e0bc:	6103      	str	r3, [r0, #16]
 810e0be:	dd16      	ble.n	810e0ee <__s2b+0x72>
 810e0c0:	f104 0909 	add.w	r9, r4, #9
 810e0c4:	46c8      	mov	r8, r9
 810e0c6:	442c      	add	r4, r5
 810e0c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 810e0cc:	4601      	mov	r1, r0
 810e0ce:	3b30      	subs	r3, #48	; 0x30
 810e0d0:	220a      	movs	r2, #10
 810e0d2:	4630      	mov	r0, r6
 810e0d4:	f7ff ff88 	bl	810dfe8 <__multadd>
 810e0d8:	45a0      	cmp	r8, r4
 810e0da:	d1f5      	bne.n	810e0c8 <__s2b+0x4c>
 810e0dc:	f1a5 0408 	sub.w	r4, r5, #8
 810e0e0:	444c      	add	r4, r9
 810e0e2:	1b2d      	subs	r5, r5, r4
 810e0e4:	1963      	adds	r3, r4, r5
 810e0e6:	42bb      	cmp	r3, r7
 810e0e8:	db04      	blt.n	810e0f4 <__s2b+0x78>
 810e0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810e0ee:	340a      	adds	r4, #10
 810e0f0:	2509      	movs	r5, #9
 810e0f2:	e7f6      	b.n	810e0e2 <__s2b+0x66>
 810e0f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 810e0f8:	4601      	mov	r1, r0
 810e0fa:	3b30      	subs	r3, #48	; 0x30
 810e0fc:	220a      	movs	r2, #10
 810e0fe:	4630      	mov	r0, r6
 810e100:	f7ff ff72 	bl	810dfe8 <__multadd>
 810e104:	e7ee      	b.n	810e0e4 <__s2b+0x68>
 810e106:	bf00      	nop
 810e108:	0810f31c 	.word	0x0810f31c
 810e10c:	0810f410 	.word	0x0810f410

0810e110 <__hi0bits>:
 810e110:	0c03      	lsrs	r3, r0, #16
 810e112:	041b      	lsls	r3, r3, #16
 810e114:	b9d3      	cbnz	r3, 810e14c <__hi0bits+0x3c>
 810e116:	0400      	lsls	r0, r0, #16
 810e118:	2310      	movs	r3, #16
 810e11a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810e11e:	bf04      	itt	eq
 810e120:	0200      	lsleq	r0, r0, #8
 810e122:	3308      	addeq	r3, #8
 810e124:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810e128:	bf04      	itt	eq
 810e12a:	0100      	lsleq	r0, r0, #4
 810e12c:	3304      	addeq	r3, #4
 810e12e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810e132:	bf04      	itt	eq
 810e134:	0080      	lsleq	r0, r0, #2
 810e136:	3302      	addeq	r3, #2
 810e138:	2800      	cmp	r0, #0
 810e13a:	db05      	blt.n	810e148 <__hi0bits+0x38>
 810e13c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810e140:	f103 0301 	add.w	r3, r3, #1
 810e144:	bf08      	it	eq
 810e146:	2320      	moveq	r3, #32
 810e148:	4618      	mov	r0, r3
 810e14a:	4770      	bx	lr
 810e14c:	2300      	movs	r3, #0
 810e14e:	e7e4      	b.n	810e11a <__hi0bits+0xa>

0810e150 <__lo0bits>:
 810e150:	6803      	ldr	r3, [r0, #0]
 810e152:	f013 0207 	ands.w	r2, r3, #7
 810e156:	4601      	mov	r1, r0
 810e158:	d00b      	beq.n	810e172 <__lo0bits+0x22>
 810e15a:	07da      	lsls	r2, r3, #31
 810e15c:	d424      	bmi.n	810e1a8 <__lo0bits+0x58>
 810e15e:	0798      	lsls	r0, r3, #30
 810e160:	bf49      	itett	mi
 810e162:	085b      	lsrmi	r3, r3, #1
 810e164:	089b      	lsrpl	r3, r3, #2
 810e166:	2001      	movmi	r0, #1
 810e168:	600b      	strmi	r3, [r1, #0]
 810e16a:	bf5c      	itt	pl
 810e16c:	600b      	strpl	r3, [r1, #0]
 810e16e:	2002      	movpl	r0, #2
 810e170:	4770      	bx	lr
 810e172:	b298      	uxth	r0, r3
 810e174:	b9b0      	cbnz	r0, 810e1a4 <__lo0bits+0x54>
 810e176:	0c1b      	lsrs	r3, r3, #16
 810e178:	2010      	movs	r0, #16
 810e17a:	f013 0fff 	tst.w	r3, #255	; 0xff
 810e17e:	bf04      	itt	eq
 810e180:	0a1b      	lsreq	r3, r3, #8
 810e182:	3008      	addeq	r0, #8
 810e184:	071a      	lsls	r2, r3, #28
 810e186:	bf04      	itt	eq
 810e188:	091b      	lsreq	r3, r3, #4
 810e18a:	3004      	addeq	r0, #4
 810e18c:	079a      	lsls	r2, r3, #30
 810e18e:	bf04      	itt	eq
 810e190:	089b      	lsreq	r3, r3, #2
 810e192:	3002      	addeq	r0, #2
 810e194:	07da      	lsls	r2, r3, #31
 810e196:	d403      	bmi.n	810e1a0 <__lo0bits+0x50>
 810e198:	085b      	lsrs	r3, r3, #1
 810e19a:	f100 0001 	add.w	r0, r0, #1
 810e19e:	d005      	beq.n	810e1ac <__lo0bits+0x5c>
 810e1a0:	600b      	str	r3, [r1, #0]
 810e1a2:	4770      	bx	lr
 810e1a4:	4610      	mov	r0, r2
 810e1a6:	e7e8      	b.n	810e17a <__lo0bits+0x2a>
 810e1a8:	2000      	movs	r0, #0
 810e1aa:	4770      	bx	lr
 810e1ac:	2020      	movs	r0, #32
 810e1ae:	4770      	bx	lr

0810e1b0 <__i2b>:
 810e1b0:	b510      	push	{r4, lr}
 810e1b2:	460c      	mov	r4, r1
 810e1b4:	2101      	movs	r1, #1
 810e1b6:	f7ff feb5 	bl	810df24 <_Balloc>
 810e1ba:	4602      	mov	r2, r0
 810e1bc:	b928      	cbnz	r0, 810e1ca <__i2b+0x1a>
 810e1be:	4b05      	ldr	r3, [pc, #20]	; (810e1d4 <__i2b+0x24>)
 810e1c0:	4805      	ldr	r0, [pc, #20]	; (810e1d8 <__i2b+0x28>)
 810e1c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810e1c6:	f7fc f997 	bl	810a4f8 <__assert_func>
 810e1ca:	2301      	movs	r3, #1
 810e1cc:	6144      	str	r4, [r0, #20]
 810e1ce:	6103      	str	r3, [r0, #16]
 810e1d0:	bd10      	pop	{r4, pc}
 810e1d2:	bf00      	nop
 810e1d4:	0810f31c 	.word	0x0810f31c
 810e1d8:	0810f410 	.word	0x0810f410

0810e1dc <__multiply>:
 810e1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e1e0:	4614      	mov	r4, r2
 810e1e2:	690a      	ldr	r2, [r1, #16]
 810e1e4:	6923      	ldr	r3, [r4, #16]
 810e1e6:	429a      	cmp	r2, r3
 810e1e8:	bfb8      	it	lt
 810e1ea:	460b      	movlt	r3, r1
 810e1ec:	460d      	mov	r5, r1
 810e1ee:	bfbc      	itt	lt
 810e1f0:	4625      	movlt	r5, r4
 810e1f2:	461c      	movlt	r4, r3
 810e1f4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 810e1f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 810e1fc:	68ab      	ldr	r3, [r5, #8]
 810e1fe:	6869      	ldr	r1, [r5, #4]
 810e200:	eb0a 0709 	add.w	r7, sl, r9
 810e204:	42bb      	cmp	r3, r7
 810e206:	b085      	sub	sp, #20
 810e208:	bfb8      	it	lt
 810e20a:	3101      	addlt	r1, #1
 810e20c:	f7ff fe8a 	bl	810df24 <_Balloc>
 810e210:	b930      	cbnz	r0, 810e220 <__multiply+0x44>
 810e212:	4602      	mov	r2, r0
 810e214:	4b42      	ldr	r3, [pc, #264]	; (810e320 <__multiply+0x144>)
 810e216:	4843      	ldr	r0, [pc, #268]	; (810e324 <__multiply+0x148>)
 810e218:	f240 115d 	movw	r1, #349	; 0x15d
 810e21c:	f7fc f96c 	bl	810a4f8 <__assert_func>
 810e220:	f100 0614 	add.w	r6, r0, #20
 810e224:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 810e228:	4633      	mov	r3, r6
 810e22a:	2200      	movs	r2, #0
 810e22c:	4543      	cmp	r3, r8
 810e22e:	d31e      	bcc.n	810e26e <__multiply+0x92>
 810e230:	f105 0c14 	add.w	ip, r5, #20
 810e234:	f104 0314 	add.w	r3, r4, #20
 810e238:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 810e23c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 810e240:	9202      	str	r2, [sp, #8]
 810e242:	ebac 0205 	sub.w	r2, ip, r5
 810e246:	3a15      	subs	r2, #21
 810e248:	f022 0203 	bic.w	r2, r2, #3
 810e24c:	3204      	adds	r2, #4
 810e24e:	f105 0115 	add.w	r1, r5, #21
 810e252:	458c      	cmp	ip, r1
 810e254:	bf38      	it	cc
 810e256:	2204      	movcc	r2, #4
 810e258:	9201      	str	r2, [sp, #4]
 810e25a:	9a02      	ldr	r2, [sp, #8]
 810e25c:	9303      	str	r3, [sp, #12]
 810e25e:	429a      	cmp	r2, r3
 810e260:	d808      	bhi.n	810e274 <__multiply+0x98>
 810e262:	2f00      	cmp	r7, #0
 810e264:	dc55      	bgt.n	810e312 <__multiply+0x136>
 810e266:	6107      	str	r7, [r0, #16]
 810e268:	b005      	add	sp, #20
 810e26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e26e:	f843 2b04 	str.w	r2, [r3], #4
 810e272:	e7db      	b.n	810e22c <__multiply+0x50>
 810e274:	f8b3 a000 	ldrh.w	sl, [r3]
 810e278:	f1ba 0f00 	cmp.w	sl, #0
 810e27c:	d020      	beq.n	810e2c0 <__multiply+0xe4>
 810e27e:	f105 0e14 	add.w	lr, r5, #20
 810e282:	46b1      	mov	r9, r6
 810e284:	2200      	movs	r2, #0
 810e286:	f85e 4b04 	ldr.w	r4, [lr], #4
 810e28a:	f8d9 b000 	ldr.w	fp, [r9]
 810e28e:	b2a1      	uxth	r1, r4
 810e290:	fa1f fb8b 	uxth.w	fp, fp
 810e294:	fb0a b101 	mla	r1, sl, r1, fp
 810e298:	4411      	add	r1, r2
 810e29a:	f8d9 2000 	ldr.w	r2, [r9]
 810e29e:	0c24      	lsrs	r4, r4, #16
 810e2a0:	0c12      	lsrs	r2, r2, #16
 810e2a2:	fb0a 2404 	mla	r4, sl, r4, r2
 810e2a6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 810e2aa:	b289      	uxth	r1, r1
 810e2ac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 810e2b0:	45f4      	cmp	ip, lr
 810e2b2:	f849 1b04 	str.w	r1, [r9], #4
 810e2b6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 810e2ba:	d8e4      	bhi.n	810e286 <__multiply+0xaa>
 810e2bc:	9901      	ldr	r1, [sp, #4]
 810e2be:	5072      	str	r2, [r6, r1]
 810e2c0:	9a03      	ldr	r2, [sp, #12]
 810e2c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810e2c6:	3304      	adds	r3, #4
 810e2c8:	f1b9 0f00 	cmp.w	r9, #0
 810e2cc:	d01f      	beq.n	810e30e <__multiply+0x132>
 810e2ce:	6834      	ldr	r4, [r6, #0]
 810e2d0:	f105 0114 	add.w	r1, r5, #20
 810e2d4:	46b6      	mov	lr, r6
 810e2d6:	f04f 0a00 	mov.w	sl, #0
 810e2da:	880a      	ldrh	r2, [r1, #0]
 810e2dc:	f8be b002 	ldrh.w	fp, [lr, #2]
 810e2e0:	fb09 b202 	mla	r2, r9, r2, fp
 810e2e4:	4492      	add	sl, r2
 810e2e6:	b2a4      	uxth	r4, r4
 810e2e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 810e2ec:	f84e 4b04 	str.w	r4, [lr], #4
 810e2f0:	f851 4b04 	ldr.w	r4, [r1], #4
 810e2f4:	f8be 2000 	ldrh.w	r2, [lr]
 810e2f8:	0c24      	lsrs	r4, r4, #16
 810e2fa:	fb09 2404 	mla	r4, r9, r4, r2
 810e2fe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 810e302:	458c      	cmp	ip, r1
 810e304:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 810e308:	d8e7      	bhi.n	810e2da <__multiply+0xfe>
 810e30a:	9a01      	ldr	r2, [sp, #4]
 810e30c:	50b4      	str	r4, [r6, r2]
 810e30e:	3604      	adds	r6, #4
 810e310:	e7a3      	b.n	810e25a <__multiply+0x7e>
 810e312:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810e316:	2b00      	cmp	r3, #0
 810e318:	d1a5      	bne.n	810e266 <__multiply+0x8a>
 810e31a:	3f01      	subs	r7, #1
 810e31c:	e7a1      	b.n	810e262 <__multiply+0x86>
 810e31e:	bf00      	nop
 810e320:	0810f31c 	.word	0x0810f31c
 810e324:	0810f410 	.word	0x0810f410

0810e328 <__pow5mult>:
 810e328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810e32c:	4615      	mov	r5, r2
 810e32e:	f012 0203 	ands.w	r2, r2, #3
 810e332:	4606      	mov	r6, r0
 810e334:	460f      	mov	r7, r1
 810e336:	d007      	beq.n	810e348 <__pow5mult+0x20>
 810e338:	4c25      	ldr	r4, [pc, #148]	; (810e3d0 <__pow5mult+0xa8>)
 810e33a:	3a01      	subs	r2, #1
 810e33c:	2300      	movs	r3, #0
 810e33e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810e342:	f7ff fe51 	bl	810dfe8 <__multadd>
 810e346:	4607      	mov	r7, r0
 810e348:	10ad      	asrs	r5, r5, #2
 810e34a:	d03d      	beq.n	810e3c8 <__pow5mult+0xa0>
 810e34c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810e34e:	b97c      	cbnz	r4, 810e370 <__pow5mult+0x48>
 810e350:	2010      	movs	r0, #16
 810e352:	f7fc f92b 	bl	810a5ac <malloc>
 810e356:	4602      	mov	r2, r0
 810e358:	6270      	str	r0, [r6, #36]	; 0x24
 810e35a:	b928      	cbnz	r0, 810e368 <__pow5mult+0x40>
 810e35c:	4b1d      	ldr	r3, [pc, #116]	; (810e3d4 <__pow5mult+0xac>)
 810e35e:	481e      	ldr	r0, [pc, #120]	; (810e3d8 <__pow5mult+0xb0>)
 810e360:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810e364:	f7fc f8c8 	bl	810a4f8 <__assert_func>
 810e368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810e36c:	6004      	str	r4, [r0, #0]
 810e36e:	60c4      	str	r4, [r0, #12]
 810e370:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810e374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810e378:	b94c      	cbnz	r4, 810e38e <__pow5mult+0x66>
 810e37a:	f240 2171 	movw	r1, #625	; 0x271
 810e37e:	4630      	mov	r0, r6
 810e380:	f7ff ff16 	bl	810e1b0 <__i2b>
 810e384:	2300      	movs	r3, #0
 810e386:	f8c8 0008 	str.w	r0, [r8, #8]
 810e38a:	4604      	mov	r4, r0
 810e38c:	6003      	str	r3, [r0, #0]
 810e38e:	f04f 0900 	mov.w	r9, #0
 810e392:	07eb      	lsls	r3, r5, #31
 810e394:	d50a      	bpl.n	810e3ac <__pow5mult+0x84>
 810e396:	4639      	mov	r1, r7
 810e398:	4622      	mov	r2, r4
 810e39a:	4630      	mov	r0, r6
 810e39c:	f7ff ff1e 	bl	810e1dc <__multiply>
 810e3a0:	4639      	mov	r1, r7
 810e3a2:	4680      	mov	r8, r0
 810e3a4:	4630      	mov	r0, r6
 810e3a6:	f7ff fdfd 	bl	810dfa4 <_Bfree>
 810e3aa:	4647      	mov	r7, r8
 810e3ac:	106d      	asrs	r5, r5, #1
 810e3ae:	d00b      	beq.n	810e3c8 <__pow5mult+0xa0>
 810e3b0:	6820      	ldr	r0, [r4, #0]
 810e3b2:	b938      	cbnz	r0, 810e3c4 <__pow5mult+0x9c>
 810e3b4:	4622      	mov	r2, r4
 810e3b6:	4621      	mov	r1, r4
 810e3b8:	4630      	mov	r0, r6
 810e3ba:	f7ff ff0f 	bl	810e1dc <__multiply>
 810e3be:	6020      	str	r0, [r4, #0]
 810e3c0:	f8c0 9000 	str.w	r9, [r0]
 810e3c4:	4604      	mov	r4, r0
 810e3c6:	e7e4      	b.n	810e392 <__pow5mult+0x6a>
 810e3c8:	4638      	mov	r0, r7
 810e3ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810e3ce:	bf00      	nop
 810e3d0:	0810f560 	.word	0x0810f560
 810e3d4:	0810f2a6 	.word	0x0810f2a6
 810e3d8:	0810f410 	.word	0x0810f410

0810e3dc <__lshift>:
 810e3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810e3e0:	460c      	mov	r4, r1
 810e3e2:	6849      	ldr	r1, [r1, #4]
 810e3e4:	6923      	ldr	r3, [r4, #16]
 810e3e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810e3ea:	68a3      	ldr	r3, [r4, #8]
 810e3ec:	4607      	mov	r7, r0
 810e3ee:	4691      	mov	r9, r2
 810e3f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810e3f4:	f108 0601 	add.w	r6, r8, #1
 810e3f8:	42b3      	cmp	r3, r6
 810e3fa:	db0b      	blt.n	810e414 <__lshift+0x38>
 810e3fc:	4638      	mov	r0, r7
 810e3fe:	f7ff fd91 	bl	810df24 <_Balloc>
 810e402:	4605      	mov	r5, r0
 810e404:	b948      	cbnz	r0, 810e41a <__lshift+0x3e>
 810e406:	4602      	mov	r2, r0
 810e408:	4b28      	ldr	r3, [pc, #160]	; (810e4ac <__lshift+0xd0>)
 810e40a:	4829      	ldr	r0, [pc, #164]	; (810e4b0 <__lshift+0xd4>)
 810e40c:	f240 11d9 	movw	r1, #473	; 0x1d9
 810e410:	f7fc f872 	bl	810a4f8 <__assert_func>
 810e414:	3101      	adds	r1, #1
 810e416:	005b      	lsls	r3, r3, #1
 810e418:	e7ee      	b.n	810e3f8 <__lshift+0x1c>
 810e41a:	2300      	movs	r3, #0
 810e41c:	f100 0114 	add.w	r1, r0, #20
 810e420:	f100 0210 	add.w	r2, r0, #16
 810e424:	4618      	mov	r0, r3
 810e426:	4553      	cmp	r3, sl
 810e428:	db33      	blt.n	810e492 <__lshift+0xb6>
 810e42a:	6920      	ldr	r0, [r4, #16]
 810e42c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810e430:	f104 0314 	add.w	r3, r4, #20
 810e434:	f019 091f 	ands.w	r9, r9, #31
 810e438:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810e43c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810e440:	d02b      	beq.n	810e49a <__lshift+0xbe>
 810e442:	f1c9 0e20 	rsb	lr, r9, #32
 810e446:	468a      	mov	sl, r1
 810e448:	2200      	movs	r2, #0
 810e44a:	6818      	ldr	r0, [r3, #0]
 810e44c:	fa00 f009 	lsl.w	r0, r0, r9
 810e450:	4302      	orrs	r2, r0
 810e452:	f84a 2b04 	str.w	r2, [sl], #4
 810e456:	f853 2b04 	ldr.w	r2, [r3], #4
 810e45a:	459c      	cmp	ip, r3
 810e45c:	fa22 f20e 	lsr.w	r2, r2, lr
 810e460:	d8f3      	bhi.n	810e44a <__lshift+0x6e>
 810e462:	ebac 0304 	sub.w	r3, ip, r4
 810e466:	3b15      	subs	r3, #21
 810e468:	f023 0303 	bic.w	r3, r3, #3
 810e46c:	3304      	adds	r3, #4
 810e46e:	f104 0015 	add.w	r0, r4, #21
 810e472:	4584      	cmp	ip, r0
 810e474:	bf38      	it	cc
 810e476:	2304      	movcc	r3, #4
 810e478:	50ca      	str	r2, [r1, r3]
 810e47a:	b10a      	cbz	r2, 810e480 <__lshift+0xa4>
 810e47c:	f108 0602 	add.w	r6, r8, #2
 810e480:	3e01      	subs	r6, #1
 810e482:	4638      	mov	r0, r7
 810e484:	612e      	str	r6, [r5, #16]
 810e486:	4621      	mov	r1, r4
 810e488:	f7ff fd8c 	bl	810dfa4 <_Bfree>
 810e48c:	4628      	mov	r0, r5
 810e48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810e492:	f842 0f04 	str.w	r0, [r2, #4]!
 810e496:	3301      	adds	r3, #1
 810e498:	e7c5      	b.n	810e426 <__lshift+0x4a>
 810e49a:	3904      	subs	r1, #4
 810e49c:	f853 2b04 	ldr.w	r2, [r3], #4
 810e4a0:	f841 2f04 	str.w	r2, [r1, #4]!
 810e4a4:	459c      	cmp	ip, r3
 810e4a6:	d8f9      	bhi.n	810e49c <__lshift+0xc0>
 810e4a8:	e7ea      	b.n	810e480 <__lshift+0xa4>
 810e4aa:	bf00      	nop
 810e4ac:	0810f31c 	.word	0x0810f31c
 810e4b0:	0810f410 	.word	0x0810f410

0810e4b4 <__mcmp>:
 810e4b4:	b530      	push	{r4, r5, lr}
 810e4b6:	6902      	ldr	r2, [r0, #16]
 810e4b8:	690c      	ldr	r4, [r1, #16]
 810e4ba:	1b12      	subs	r2, r2, r4
 810e4bc:	d10e      	bne.n	810e4dc <__mcmp+0x28>
 810e4be:	f100 0314 	add.w	r3, r0, #20
 810e4c2:	3114      	adds	r1, #20
 810e4c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810e4c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810e4cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810e4d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810e4d4:	42a5      	cmp	r5, r4
 810e4d6:	d003      	beq.n	810e4e0 <__mcmp+0x2c>
 810e4d8:	d305      	bcc.n	810e4e6 <__mcmp+0x32>
 810e4da:	2201      	movs	r2, #1
 810e4dc:	4610      	mov	r0, r2
 810e4de:	bd30      	pop	{r4, r5, pc}
 810e4e0:	4283      	cmp	r3, r0
 810e4e2:	d3f3      	bcc.n	810e4cc <__mcmp+0x18>
 810e4e4:	e7fa      	b.n	810e4dc <__mcmp+0x28>
 810e4e6:	f04f 32ff 	mov.w	r2, #4294967295
 810e4ea:	e7f7      	b.n	810e4dc <__mcmp+0x28>

0810e4ec <__mdiff>:
 810e4ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e4f0:	460c      	mov	r4, r1
 810e4f2:	4606      	mov	r6, r0
 810e4f4:	4611      	mov	r1, r2
 810e4f6:	4620      	mov	r0, r4
 810e4f8:	4617      	mov	r7, r2
 810e4fa:	f7ff ffdb 	bl	810e4b4 <__mcmp>
 810e4fe:	1e05      	subs	r5, r0, #0
 810e500:	d110      	bne.n	810e524 <__mdiff+0x38>
 810e502:	4629      	mov	r1, r5
 810e504:	4630      	mov	r0, r6
 810e506:	f7ff fd0d 	bl	810df24 <_Balloc>
 810e50a:	b930      	cbnz	r0, 810e51a <__mdiff+0x2e>
 810e50c:	4b39      	ldr	r3, [pc, #228]	; (810e5f4 <__mdiff+0x108>)
 810e50e:	4602      	mov	r2, r0
 810e510:	f240 2132 	movw	r1, #562	; 0x232
 810e514:	4838      	ldr	r0, [pc, #224]	; (810e5f8 <__mdiff+0x10c>)
 810e516:	f7fb ffef 	bl	810a4f8 <__assert_func>
 810e51a:	2301      	movs	r3, #1
 810e51c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810e520:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e524:	bfa4      	itt	ge
 810e526:	463b      	movge	r3, r7
 810e528:	4627      	movge	r7, r4
 810e52a:	4630      	mov	r0, r6
 810e52c:	6879      	ldr	r1, [r7, #4]
 810e52e:	bfa6      	itte	ge
 810e530:	461c      	movge	r4, r3
 810e532:	2500      	movge	r5, #0
 810e534:	2501      	movlt	r5, #1
 810e536:	f7ff fcf5 	bl	810df24 <_Balloc>
 810e53a:	b920      	cbnz	r0, 810e546 <__mdiff+0x5a>
 810e53c:	4b2d      	ldr	r3, [pc, #180]	; (810e5f4 <__mdiff+0x108>)
 810e53e:	4602      	mov	r2, r0
 810e540:	f44f 7110 	mov.w	r1, #576	; 0x240
 810e544:	e7e6      	b.n	810e514 <__mdiff+0x28>
 810e546:	693e      	ldr	r6, [r7, #16]
 810e548:	60c5      	str	r5, [r0, #12]
 810e54a:	6925      	ldr	r5, [r4, #16]
 810e54c:	f107 0114 	add.w	r1, r7, #20
 810e550:	f104 0914 	add.w	r9, r4, #20
 810e554:	f100 0e14 	add.w	lr, r0, #20
 810e558:	f107 0210 	add.w	r2, r7, #16
 810e55c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 810e560:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 810e564:	46f2      	mov	sl, lr
 810e566:	2700      	movs	r7, #0
 810e568:	f859 3b04 	ldr.w	r3, [r9], #4
 810e56c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810e570:	fa1f f883 	uxth.w	r8, r3
 810e574:	fa17 f78b 	uxtah	r7, r7, fp
 810e578:	0c1b      	lsrs	r3, r3, #16
 810e57a:	eba7 0808 	sub.w	r8, r7, r8
 810e57e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810e582:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810e586:	fa1f f888 	uxth.w	r8, r8
 810e58a:	141f      	asrs	r7, r3, #16
 810e58c:	454d      	cmp	r5, r9
 810e58e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810e592:	f84a 3b04 	str.w	r3, [sl], #4
 810e596:	d8e7      	bhi.n	810e568 <__mdiff+0x7c>
 810e598:	1b2b      	subs	r3, r5, r4
 810e59a:	3b15      	subs	r3, #21
 810e59c:	f023 0303 	bic.w	r3, r3, #3
 810e5a0:	3304      	adds	r3, #4
 810e5a2:	3415      	adds	r4, #21
 810e5a4:	42a5      	cmp	r5, r4
 810e5a6:	bf38      	it	cc
 810e5a8:	2304      	movcc	r3, #4
 810e5aa:	4419      	add	r1, r3
 810e5ac:	4473      	add	r3, lr
 810e5ae:	469e      	mov	lr, r3
 810e5b0:	460d      	mov	r5, r1
 810e5b2:	4565      	cmp	r5, ip
 810e5b4:	d30e      	bcc.n	810e5d4 <__mdiff+0xe8>
 810e5b6:	f10c 0203 	add.w	r2, ip, #3
 810e5ba:	1a52      	subs	r2, r2, r1
 810e5bc:	f022 0203 	bic.w	r2, r2, #3
 810e5c0:	3903      	subs	r1, #3
 810e5c2:	458c      	cmp	ip, r1
 810e5c4:	bf38      	it	cc
 810e5c6:	2200      	movcc	r2, #0
 810e5c8:	441a      	add	r2, r3
 810e5ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810e5ce:	b17b      	cbz	r3, 810e5f0 <__mdiff+0x104>
 810e5d0:	6106      	str	r6, [r0, #16]
 810e5d2:	e7a5      	b.n	810e520 <__mdiff+0x34>
 810e5d4:	f855 8b04 	ldr.w	r8, [r5], #4
 810e5d8:	fa17 f488 	uxtah	r4, r7, r8
 810e5dc:	1422      	asrs	r2, r4, #16
 810e5de:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 810e5e2:	b2a4      	uxth	r4, r4
 810e5e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810e5e8:	f84e 4b04 	str.w	r4, [lr], #4
 810e5ec:	1417      	asrs	r7, r2, #16
 810e5ee:	e7e0      	b.n	810e5b2 <__mdiff+0xc6>
 810e5f0:	3e01      	subs	r6, #1
 810e5f2:	e7ea      	b.n	810e5ca <__mdiff+0xde>
 810e5f4:	0810f31c 	.word	0x0810f31c
 810e5f8:	0810f410 	.word	0x0810f410

0810e5fc <__ulp>:
 810e5fc:	b082      	sub	sp, #8
 810e5fe:	ed8d 0b00 	vstr	d0, [sp]
 810e602:	9b01      	ldr	r3, [sp, #4]
 810e604:	4912      	ldr	r1, [pc, #72]	; (810e650 <__ulp+0x54>)
 810e606:	4019      	ands	r1, r3
 810e608:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810e60c:	2900      	cmp	r1, #0
 810e60e:	dd05      	ble.n	810e61c <__ulp+0x20>
 810e610:	2200      	movs	r2, #0
 810e612:	460b      	mov	r3, r1
 810e614:	ec43 2b10 	vmov	d0, r2, r3
 810e618:	b002      	add	sp, #8
 810e61a:	4770      	bx	lr
 810e61c:	4249      	negs	r1, r1
 810e61e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810e622:	ea4f 5021 	mov.w	r0, r1, asr #20
 810e626:	f04f 0200 	mov.w	r2, #0
 810e62a:	f04f 0300 	mov.w	r3, #0
 810e62e:	da04      	bge.n	810e63a <__ulp+0x3e>
 810e630:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810e634:	fa41 f300 	asr.w	r3, r1, r0
 810e638:	e7ec      	b.n	810e614 <__ulp+0x18>
 810e63a:	f1a0 0114 	sub.w	r1, r0, #20
 810e63e:	291e      	cmp	r1, #30
 810e640:	bfda      	itte	le
 810e642:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810e646:	fa20 f101 	lsrle.w	r1, r0, r1
 810e64a:	2101      	movgt	r1, #1
 810e64c:	460a      	mov	r2, r1
 810e64e:	e7e1      	b.n	810e614 <__ulp+0x18>
 810e650:	7ff00000 	.word	0x7ff00000

0810e654 <__b2d>:
 810e654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e656:	6905      	ldr	r5, [r0, #16]
 810e658:	f100 0714 	add.w	r7, r0, #20
 810e65c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810e660:	1f2e      	subs	r6, r5, #4
 810e662:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810e666:	4620      	mov	r0, r4
 810e668:	f7ff fd52 	bl	810e110 <__hi0bits>
 810e66c:	f1c0 0320 	rsb	r3, r0, #32
 810e670:	280a      	cmp	r0, #10
 810e672:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810e6f0 <__b2d+0x9c>
 810e676:	600b      	str	r3, [r1, #0]
 810e678:	dc14      	bgt.n	810e6a4 <__b2d+0x50>
 810e67a:	f1c0 0e0b 	rsb	lr, r0, #11
 810e67e:	fa24 f10e 	lsr.w	r1, r4, lr
 810e682:	42b7      	cmp	r7, r6
 810e684:	ea41 030c 	orr.w	r3, r1, ip
 810e688:	bf34      	ite	cc
 810e68a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810e68e:	2100      	movcs	r1, #0
 810e690:	3015      	adds	r0, #21
 810e692:	fa04 f000 	lsl.w	r0, r4, r0
 810e696:	fa21 f10e 	lsr.w	r1, r1, lr
 810e69a:	ea40 0201 	orr.w	r2, r0, r1
 810e69e:	ec43 2b10 	vmov	d0, r2, r3
 810e6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810e6a4:	42b7      	cmp	r7, r6
 810e6a6:	bf3a      	itte	cc
 810e6a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810e6ac:	f1a5 0608 	subcc.w	r6, r5, #8
 810e6b0:	2100      	movcs	r1, #0
 810e6b2:	380b      	subs	r0, #11
 810e6b4:	d017      	beq.n	810e6e6 <__b2d+0x92>
 810e6b6:	f1c0 0c20 	rsb	ip, r0, #32
 810e6ba:	fa04 f500 	lsl.w	r5, r4, r0
 810e6be:	42be      	cmp	r6, r7
 810e6c0:	fa21 f40c 	lsr.w	r4, r1, ip
 810e6c4:	ea45 0504 	orr.w	r5, r5, r4
 810e6c8:	bf8c      	ite	hi
 810e6ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810e6ce:	2400      	movls	r4, #0
 810e6d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810e6d4:	fa01 f000 	lsl.w	r0, r1, r0
 810e6d8:	fa24 f40c 	lsr.w	r4, r4, ip
 810e6dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810e6e0:	ea40 0204 	orr.w	r2, r0, r4
 810e6e4:	e7db      	b.n	810e69e <__b2d+0x4a>
 810e6e6:	ea44 030c 	orr.w	r3, r4, ip
 810e6ea:	460a      	mov	r2, r1
 810e6ec:	e7d7      	b.n	810e69e <__b2d+0x4a>
 810e6ee:	bf00      	nop
 810e6f0:	3ff00000 	.word	0x3ff00000

0810e6f4 <__d2b>:
 810e6f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810e6f8:	4689      	mov	r9, r1
 810e6fa:	2101      	movs	r1, #1
 810e6fc:	ec57 6b10 	vmov	r6, r7, d0
 810e700:	4690      	mov	r8, r2
 810e702:	f7ff fc0f 	bl	810df24 <_Balloc>
 810e706:	4604      	mov	r4, r0
 810e708:	b930      	cbnz	r0, 810e718 <__d2b+0x24>
 810e70a:	4602      	mov	r2, r0
 810e70c:	4b25      	ldr	r3, [pc, #148]	; (810e7a4 <__d2b+0xb0>)
 810e70e:	4826      	ldr	r0, [pc, #152]	; (810e7a8 <__d2b+0xb4>)
 810e710:	f240 310a 	movw	r1, #778	; 0x30a
 810e714:	f7fb fef0 	bl	810a4f8 <__assert_func>
 810e718:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810e71c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810e720:	bb35      	cbnz	r5, 810e770 <__d2b+0x7c>
 810e722:	2e00      	cmp	r6, #0
 810e724:	9301      	str	r3, [sp, #4]
 810e726:	d028      	beq.n	810e77a <__d2b+0x86>
 810e728:	4668      	mov	r0, sp
 810e72a:	9600      	str	r6, [sp, #0]
 810e72c:	f7ff fd10 	bl	810e150 <__lo0bits>
 810e730:	9900      	ldr	r1, [sp, #0]
 810e732:	b300      	cbz	r0, 810e776 <__d2b+0x82>
 810e734:	9a01      	ldr	r2, [sp, #4]
 810e736:	f1c0 0320 	rsb	r3, r0, #32
 810e73a:	fa02 f303 	lsl.w	r3, r2, r3
 810e73e:	430b      	orrs	r3, r1
 810e740:	40c2      	lsrs	r2, r0
 810e742:	6163      	str	r3, [r4, #20]
 810e744:	9201      	str	r2, [sp, #4]
 810e746:	9b01      	ldr	r3, [sp, #4]
 810e748:	61a3      	str	r3, [r4, #24]
 810e74a:	2b00      	cmp	r3, #0
 810e74c:	bf14      	ite	ne
 810e74e:	2202      	movne	r2, #2
 810e750:	2201      	moveq	r2, #1
 810e752:	6122      	str	r2, [r4, #16]
 810e754:	b1d5      	cbz	r5, 810e78c <__d2b+0x98>
 810e756:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810e75a:	4405      	add	r5, r0
 810e75c:	f8c9 5000 	str.w	r5, [r9]
 810e760:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810e764:	f8c8 0000 	str.w	r0, [r8]
 810e768:	4620      	mov	r0, r4
 810e76a:	b003      	add	sp, #12
 810e76c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810e770:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810e774:	e7d5      	b.n	810e722 <__d2b+0x2e>
 810e776:	6161      	str	r1, [r4, #20]
 810e778:	e7e5      	b.n	810e746 <__d2b+0x52>
 810e77a:	a801      	add	r0, sp, #4
 810e77c:	f7ff fce8 	bl	810e150 <__lo0bits>
 810e780:	9b01      	ldr	r3, [sp, #4]
 810e782:	6163      	str	r3, [r4, #20]
 810e784:	2201      	movs	r2, #1
 810e786:	6122      	str	r2, [r4, #16]
 810e788:	3020      	adds	r0, #32
 810e78a:	e7e3      	b.n	810e754 <__d2b+0x60>
 810e78c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810e790:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810e794:	f8c9 0000 	str.w	r0, [r9]
 810e798:	6918      	ldr	r0, [r3, #16]
 810e79a:	f7ff fcb9 	bl	810e110 <__hi0bits>
 810e79e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810e7a2:	e7df      	b.n	810e764 <__d2b+0x70>
 810e7a4:	0810f31c 	.word	0x0810f31c
 810e7a8:	0810f410 	.word	0x0810f410

0810e7ac <__ratio>:
 810e7ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e7b0:	4688      	mov	r8, r1
 810e7b2:	4669      	mov	r1, sp
 810e7b4:	4681      	mov	r9, r0
 810e7b6:	f7ff ff4d 	bl	810e654 <__b2d>
 810e7ba:	a901      	add	r1, sp, #4
 810e7bc:	4640      	mov	r0, r8
 810e7be:	ec55 4b10 	vmov	r4, r5, d0
 810e7c2:	f7ff ff47 	bl	810e654 <__b2d>
 810e7c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810e7ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810e7ce:	eba3 0c02 	sub.w	ip, r3, r2
 810e7d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 810e7d6:	1a9b      	subs	r3, r3, r2
 810e7d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810e7dc:	ec51 0b10 	vmov	r0, r1, d0
 810e7e0:	2b00      	cmp	r3, #0
 810e7e2:	bfd6      	itet	le
 810e7e4:	460a      	movle	r2, r1
 810e7e6:	462a      	movgt	r2, r5
 810e7e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810e7ec:	468b      	mov	fp, r1
 810e7ee:	462f      	mov	r7, r5
 810e7f0:	bfd4      	ite	le
 810e7f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810e7f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810e7fa:	4620      	mov	r0, r4
 810e7fc:	ee10 2a10 	vmov	r2, s0
 810e800:	465b      	mov	r3, fp
 810e802:	4639      	mov	r1, r7
 810e804:	f7f2 f8ba 	bl	810097c <__aeabi_ddiv>
 810e808:	ec41 0b10 	vmov	d0, r0, r1
 810e80c:	b003      	add	sp, #12
 810e80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810e812 <__copybits>:
 810e812:	3901      	subs	r1, #1
 810e814:	b570      	push	{r4, r5, r6, lr}
 810e816:	1149      	asrs	r1, r1, #5
 810e818:	6914      	ldr	r4, [r2, #16]
 810e81a:	3101      	adds	r1, #1
 810e81c:	f102 0314 	add.w	r3, r2, #20
 810e820:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810e824:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810e828:	1f05      	subs	r5, r0, #4
 810e82a:	42a3      	cmp	r3, r4
 810e82c:	d30c      	bcc.n	810e848 <__copybits+0x36>
 810e82e:	1aa3      	subs	r3, r4, r2
 810e830:	3b11      	subs	r3, #17
 810e832:	f023 0303 	bic.w	r3, r3, #3
 810e836:	3211      	adds	r2, #17
 810e838:	42a2      	cmp	r2, r4
 810e83a:	bf88      	it	hi
 810e83c:	2300      	movhi	r3, #0
 810e83e:	4418      	add	r0, r3
 810e840:	2300      	movs	r3, #0
 810e842:	4288      	cmp	r0, r1
 810e844:	d305      	bcc.n	810e852 <__copybits+0x40>
 810e846:	bd70      	pop	{r4, r5, r6, pc}
 810e848:	f853 6b04 	ldr.w	r6, [r3], #4
 810e84c:	f845 6f04 	str.w	r6, [r5, #4]!
 810e850:	e7eb      	b.n	810e82a <__copybits+0x18>
 810e852:	f840 3b04 	str.w	r3, [r0], #4
 810e856:	e7f4      	b.n	810e842 <__copybits+0x30>

0810e858 <__any_on>:
 810e858:	f100 0214 	add.w	r2, r0, #20
 810e85c:	6900      	ldr	r0, [r0, #16]
 810e85e:	114b      	asrs	r3, r1, #5
 810e860:	4298      	cmp	r0, r3
 810e862:	b510      	push	{r4, lr}
 810e864:	db11      	blt.n	810e88a <__any_on+0x32>
 810e866:	dd0a      	ble.n	810e87e <__any_on+0x26>
 810e868:	f011 011f 	ands.w	r1, r1, #31
 810e86c:	d007      	beq.n	810e87e <__any_on+0x26>
 810e86e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810e872:	fa24 f001 	lsr.w	r0, r4, r1
 810e876:	fa00 f101 	lsl.w	r1, r0, r1
 810e87a:	428c      	cmp	r4, r1
 810e87c:	d10b      	bne.n	810e896 <__any_on+0x3e>
 810e87e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810e882:	4293      	cmp	r3, r2
 810e884:	d803      	bhi.n	810e88e <__any_on+0x36>
 810e886:	2000      	movs	r0, #0
 810e888:	bd10      	pop	{r4, pc}
 810e88a:	4603      	mov	r3, r0
 810e88c:	e7f7      	b.n	810e87e <__any_on+0x26>
 810e88e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810e892:	2900      	cmp	r1, #0
 810e894:	d0f5      	beq.n	810e882 <__any_on+0x2a>
 810e896:	2001      	movs	r0, #1
 810e898:	e7f6      	b.n	810e888 <__any_on+0x30>

0810e89a <_calloc_r>:
 810e89a:	b513      	push	{r0, r1, r4, lr}
 810e89c:	434a      	muls	r2, r1
 810e89e:	4611      	mov	r1, r2
 810e8a0:	9201      	str	r2, [sp, #4]
 810e8a2:	f7fb fef9 	bl	810a698 <_malloc_r>
 810e8a6:	4604      	mov	r4, r0
 810e8a8:	b118      	cbz	r0, 810e8b2 <_calloc_r+0x18>
 810e8aa:	9a01      	ldr	r2, [sp, #4]
 810e8ac:	2100      	movs	r1, #0
 810e8ae:	f7fb fe9b 	bl	810a5e8 <memset>
 810e8b2:	4620      	mov	r0, r4
 810e8b4:	b002      	add	sp, #8
 810e8b6:	bd10      	pop	{r4, pc}

0810e8b8 <_realloc_r>:
 810e8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e8ba:	4607      	mov	r7, r0
 810e8bc:	4614      	mov	r4, r2
 810e8be:	460e      	mov	r6, r1
 810e8c0:	b921      	cbnz	r1, 810e8cc <_realloc_r+0x14>
 810e8c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 810e8c6:	4611      	mov	r1, r2
 810e8c8:	f7fb bee6 	b.w	810a698 <_malloc_r>
 810e8cc:	b922      	cbnz	r2, 810e8d8 <_realloc_r+0x20>
 810e8ce:	f7fb fe93 	bl	810a5f8 <_free_r>
 810e8d2:	4625      	mov	r5, r4
 810e8d4:	4628      	mov	r0, r5
 810e8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810e8d8:	f000 fa5a 	bl	810ed90 <_malloc_usable_size_r>
 810e8dc:	42a0      	cmp	r0, r4
 810e8de:	d20f      	bcs.n	810e900 <_realloc_r+0x48>
 810e8e0:	4621      	mov	r1, r4
 810e8e2:	4638      	mov	r0, r7
 810e8e4:	f7fb fed8 	bl	810a698 <_malloc_r>
 810e8e8:	4605      	mov	r5, r0
 810e8ea:	2800      	cmp	r0, #0
 810e8ec:	d0f2      	beq.n	810e8d4 <_realloc_r+0x1c>
 810e8ee:	4631      	mov	r1, r6
 810e8f0:	4622      	mov	r2, r4
 810e8f2:	f7fb fe6b 	bl	810a5cc <memcpy>
 810e8f6:	4631      	mov	r1, r6
 810e8f8:	4638      	mov	r0, r7
 810e8fa:	f7fb fe7d 	bl	810a5f8 <_free_r>
 810e8fe:	e7e9      	b.n	810e8d4 <_realloc_r+0x1c>
 810e900:	4635      	mov	r5, r6
 810e902:	e7e7      	b.n	810e8d4 <_realloc_r+0x1c>

0810e904 <__ssputs_r>:
 810e904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810e908:	688e      	ldr	r6, [r1, #8]
 810e90a:	429e      	cmp	r6, r3
 810e90c:	4682      	mov	sl, r0
 810e90e:	460c      	mov	r4, r1
 810e910:	4690      	mov	r8, r2
 810e912:	461f      	mov	r7, r3
 810e914:	d838      	bhi.n	810e988 <__ssputs_r+0x84>
 810e916:	898a      	ldrh	r2, [r1, #12]
 810e918:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810e91c:	d032      	beq.n	810e984 <__ssputs_r+0x80>
 810e91e:	6825      	ldr	r5, [r4, #0]
 810e920:	6909      	ldr	r1, [r1, #16]
 810e922:	eba5 0901 	sub.w	r9, r5, r1
 810e926:	6965      	ldr	r5, [r4, #20]
 810e928:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810e92c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810e930:	3301      	adds	r3, #1
 810e932:	444b      	add	r3, r9
 810e934:	106d      	asrs	r5, r5, #1
 810e936:	429d      	cmp	r5, r3
 810e938:	bf38      	it	cc
 810e93a:	461d      	movcc	r5, r3
 810e93c:	0553      	lsls	r3, r2, #21
 810e93e:	d531      	bpl.n	810e9a4 <__ssputs_r+0xa0>
 810e940:	4629      	mov	r1, r5
 810e942:	f7fb fea9 	bl	810a698 <_malloc_r>
 810e946:	4606      	mov	r6, r0
 810e948:	b950      	cbnz	r0, 810e960 <__ssputs_r+0x5c>
 810e94a:	230c      	movs	r3, #12
 810e94c:	f8ca 3000 	str.w	r3, [sl]
 810e950:	89a3      	ldrh	r3, [r4, #12]
 810e952:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810e956:	81a3      	strh	r3, [r4, #12]
 810e958:	f04f 30ff 	mov.w	r0, #4294967295
 810e95c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810e960:	6921      	ldr	r1, [r4, #16]
 810e962:	464a      	mov	r2, r9
 810e964:	f7fb fe32 	bl	810a5cc <memcpy>
 810e968:	89a3      	ldrh	r3, [r4, #12]
 810e96a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810e96e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810e972:	81a3      	strh	r3, [r4, #12]
 810e974:	6126      	str	r6, [r4, #16]
 810e976:	6165      	str	r5, [r4, #20]
 810e978:	444e      	add	r6, r9
 810e97a:	eba5 0509 	sub.w	r5, r5, r9
 810e97e:	6026      	str	r6, [r4, #0]
 810e980:	60a5      	str	r5, [r4, #8]
 810e982:	463e      	mov	r6, r7
 810e984:	42be      	cmp	r6, r7
 810e986:	d900      	bls.n	810e98a <__ssputs_r+0x86>
 810e988:	463e      	mov	r6, r7
 810e98a:	4632      	mov	r2, r6
 810e98c:	6820      	ldr	r0, [r4, #0]
 810e98e:	4641      	mov	r1, r8
 810e990:	f7ff faa2 	bl	810ded8 <memmove>
 810e994:	68a3      	ldr	r3, [r4, #8]
 810e996:	6822      	ldr	r2, [r4, #0]
 810e998:	1b9b      	subs	r3, r3, r6
 810e99a:	4432      	add	r2, r6
 810e99c:	60a3      	str	r3, [r4, #8]
 810e99e:	6022      	str	r2, [r4, #0]
 810e9a0:	2000      	movs	r0, #0
 810e9a2:	e7db      	b.n	810e95c <__ssputs_r+0x58>
 810e9a4:	462a      	mov	r2, r5
 810e9a6:	f7ff ff87 	bl	810e8b8 <_realloc_r>
 810e9aa:	4606      	mov	r6, r0
 810e9ac:	2800      	cmp	r0, #0
 810e9ae:	d1e1      	bne.n	810e974 <__ssputs_r+0x70>
 810e9b0:	6921      	ldr	r1, [r4, #16]
 810e9b2:	4650      	mov	r0, sl
 810e9b4:	f7fb fe20 	bl	810a5f8 <_free_r>
 810e9b8:	e7c7      	b.n	810e94a <__ssputs_r+0x46>
	...

0810e9bc <_svfiprintf_r>:
 810e9bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e9c0:	4698      	mov	r8, r3
 810e9c2:	898b      	ldrh	r3, [r1, #12]
 810e9c4:	061b      	lsls	r3, r3, #24
 810e9c6:	b09d      	sub	sp, #116	; 0x74
 810e9c8:	4607      	mov	r7, r0
 810e9ca:	460d      	mov	r5, r1
 810e9cc:	4614      	mov	r4, r2
 810e9ce:	d50e      	bpl.n	810e9ee <_svfiprintf_r+0x32>
 810e9d0:	690b      	ldr	r3, [r1, #16]
 810e9d2:	b963      	cbnz	r3, 810e9ee <_svfiprintf_r+0x32>
 810e9d4:	2140      	movs	r1, #64	; 0x40
 810e9d6:	f7fb fe5f 	bl	810a698 <_malloc_r>
 810e9da:	6028      	str	r0, [r5, #0]
 810e9dc:	6128      	str	r0, [r5, #16]
 810e9de:	b920      	cbnz	r0, 810e9ea <_svfiprintf_r+0x2e>
 810e9e0:	230c      	movs	r3, #12
 810e9e2:	603b      	str	r3, [r7, #0]
 810e9e4:	f04f 30ff 	mov.w	r0, #4294967295
 810e9e8:	e0d1      	b.n	810eb8e <_svfiprintf_r+0x1d2>
 810e9ea:	2340      	movs	r3, #64	; 0x40
 810e9ec:	616b      	str	r3, [r5, #20]
 810e9ee:	2300      	movs	r3, #0
 810e9f0:	9309      	str	r3, [sp, #36]	; 0x24
 810e9f2:	2320      	movs	r3, #32
 810e9f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810e9f8:	f8cd 800c 	str.w	r8, [sp, #12]
 810e9fc:	2330      	movs	r3, #48	; 0x30
 810e9fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810eba8 <_svfiprintf_r+0x1ec>
 810ea02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810ea06:	f04f 0901 	mov.w	r9, #1
 810ea0a:	4623      	mov	r3, r4
 810ea0c:	469a      	mov	sl, r3
 810ea0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ea12:	b10a      	cbz	r2, 810ea18 <_svfiprintf_r+0x5c>
 810ea14:	2a25      	cmp	r2, #37	; 0x25
 810ea16:	d1f9      	bne.n	810ea0c <_svfiprintf_r+0x50>
 810ea18:	ebba 0b04 	subs.w	fp, sl, r4
 810ea1c:	d00b      	beq.n	810ea36 <_svfiprintf_r+0x7a>
 810ea1e:	465b      	mov	r3, fp
 810ea20:	4622      	mov	r2, r4
 810ea22:	4629      	mov	r1, r5
 810ea24:	4638      	mov	r0, r7
 810ea26:	f7ff ff6d 	bl	810e904 <__ssputs_r>
 810ea2a:	3001      	adds	r0, #1
 810ea2c:	f000 80aa 	beq.w	810eb84 <_svfiprintf_r+0x1c8>
 810ea30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810ea32:	445a      	add	r2, fp
 810ea34:	9209      	str	r2, [sp, #36]	; 0x24
 810ea36:	f89a 3000 	ldrb.w	r3, [sl]
 810ea3a:	2b00      	cmp	r3, #0
 810ea3c:	f000 80a2 	beq.w	810eb84 <_svfiprintf_r+0x1c8>
 810ea40:	2300      	movs	r3, #0
 810ea42:	f04f 32ff 	mov.w	r2, #4294967295
 810ea46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810ea4a:	f10a 0a01 	add.w	sl, sl, #1
 810ea4e:	9304      	str	r3, [sp, #16]
 810ea50:	9307      	str	r3, [sp, #28]
 810ea52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810ea56:	931a      	str	r3, [sp, #104]	; 0x68
 810ea58:	4654      	mov	r4, sl
 810ea5a:	2205      	movs	r2, #5
 810ea5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810ea60:	4851      	ldr	r0, [pc, #324]	; (810eba8 <_svfiprintf_r+0x1ec>)
 810ea62:	f7f1 fc55 	bl	8100310 <memchr>
 810ea66:	9a04      	ldr	r2, [sp, #16]
 810ea68:	b9d8      	cbnz	r0, 810eaa2 <_svfiprintf_r+0xe6>
 810ea6a:	06d0      	lsls	r0, r2, #27
 810ea6c:	bf44      	itt	mi
 810ea6e:	2320      	movmi	r3, #32
 810ea70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ea74:	0711      	lsls	r1, r2, #28
 810ea76:	bf44      	itt	mi
 810ea78:	232b      	movmi	r3, #43	; 0x2b
 810ea7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ea7e:	f89a 3000 	ldrb.w	r3, [sl]
 810ea82:	2b2a      	cmp	r3, #42	; 0x2a
 810ea84:	d015      	beq.n	810eab2 <_svfiprintf_r+0xf6>
 810ea86:	9a07      	ldr	r2, [sp, #28]
 810ea88:	4654      	mov	r4, sl
 810ea8a:	2000      	movs	r0, #0
 810ea8c:	f04f 0c0a 	mov.w	ip, #10
 810ea90:	4621      	mov	r1, r4
 810ea92:	f811 3b01 	ldrb.w	r3, [r1], #1
 810ea96:	3b30      	subs	r3, #48	; 0x30
 810ea98:	2b09      	cmp	r3, #9
 810ea9a:	d94e      	bls.n	810eb3a <_svfiprintf_r+0x17e>
 810ea9c:	b1b0      	cbz	r0, 810eacc <_svfiprintf_r+0x110>
 810ea9e:	9207      	str	r2, [sp, #28]
 810eaa0:	e014      	b.n	810eacc <_svfiprintf_r+0x110>
 810eaa2:	eba0 0308 	sub.w	r3, r0, r8
 810eaa6:	fa09 f303 	lsl.w	r3, r9, r3
 810eaaa:	4313      	orrs	r3, r2
 810eaac:	9304      	str	r3, [sp, #16]
 810eaae:	46a2      	mov	sl, r4
 810eab0:	e7d2      	b.n	810ea58 <_svfiprintf_r+0x9c>
 810eab2:	9b03      	ldr	r3, [sp, #12]
 810eab4:	1d19      	adds	r1, r3, #4
 810eab6:	681b      	ldr	r3, [r3, #0]
 810eab8:	9103      	str	r1, [sp, #12]
 810eaba:	2b00      	cmp	r3, #0
 810eabc:	bfbb      	ittet	lt
 810eabe:	425b      	neglt	r3, r3
 810eac0:	f042 0202 	orrlt.w	r2, r2, #2
 810eac4:	9307      	strge	r3, [sp, #28]
 810eac6:	9307      	strlt	r3, [sp, #28]
 810eac8:	bfb8      	it	lt
 810eaca:	9204      	strlt	r2, [sp, #16]
 810eacc:	7823      	ldrb	r3, [r4, #0]
 810eace:	2b2e      	cmp	r3, #46	; 0x2e
 810ead0:	d10c      	bne.n	810eaec <_svfiprintf_r+0x130>
 810ead2:	7863      	ldrb	r3, [r4, #1]
 810ead4:	2b2a      	cmp	r3, #42	; 0x2a
 810ead6:	d135      	bne.n	810eb44 <_svfiprintf_r+0x188>
 810ead8:	9b03      	ldr	r3, [sp, #12]
 810eada:	1d1a      	adds	r2, r3, #4
 810eadc:	681b      	ldr	r3, [r3, #0]
 810eade:	9203      	str	r2, [sp, #12]
 810eae0:	2b00      	cmp	r3, #0
 810eae2:	bfb8      	it	lt
 810eae4:	f04f 33ff 	movlt.w	r3, #4294967295
 810eae8:	3402      	adds	r4, #2
 810eaea:	9305      	str	r3, [sp, #20]
 810eaec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810ebb8 <_svfiprintf_r+0x1fc>
 810eaf0:	7821      	ldrb	r1, [r4, #0]
 810eaf2:	2203      	movs	r2, #3
 810eaf4:	4650      	mov	r0, sl
 810eaf6:	f7f1 fc0b 	bl	8100310 <memchr>
 810eafa:	b140      	cbz	r0, 810eb0e <_svfiprintf_r+0x152>
 810eafc:	2340      	movs	r3, #64	; 0x40
 810eafe:	eba0 000a 	sub.w	r0, r0, sl
 810eb02:	fa03 f000 	lsl.w	r0, r3, r0
 810eb06:	9b04      	ldr	r3, [sp, #16]
 810eb08:	4303      	orrs	r3, r0
 810eb0a:	3401      	adds	r4, #1
 810eb0c:	9304      	str	r3, [sp, #16]
 810eb0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 810eb12:	4826      	ldr	r0, [pc, #152]	; (810ebac <_svfiprintf_r+0x1f0>)
 810eb14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810eb18:	2206      	movs	r2, #6
 810eb1a:	f7f1 fbf9 	bl	8100310 <memchr>
 810eb1e:	2800      	cmp	r0, #0
 810eb20:	d038      	beq.n	810eb94 <_svfiprintf_r+0x1d8>
 810eb22:	4b23      	ldr	r3, [pc, #140]	; (810ebb0 <_svfiprintf_r+0x1f4>)
 810eb24:	bb1b      	cbnz	r3, 810eb6e <_svfiprintf_r+0x1b2>
 810eb26:	9b03      	ldr	r3, [sp, #12]
 810eb28:	3307      	adds	r3, #7
 810eb2a:	f023 0307 	bic.w	r3, r3, #7
 810eb2e:	3308      	adds	r3, #8
 810eb30:	9303      	str	r3, [sp, #12]
 810eb32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810eb34:	4433      	add	r3, r6
 810eb36:	9309      	str	r3, [sp, #36]	; 0x24
 810eb38:	e767      	b.n	810ea0a <_svfiprintf_r+0x4e>
 810eb3a:	fb0c 3202 	mla	r2, ip, r2, r3
 810eb3e:	460c      	mov	r4, r1
 810eb40:	2001      	movs	r0, #1
 810eb42:	e7a5      	b.n	810ea90 <_svfiprintf_r+0xd4>
 810eb44:	2300      	movs	r3, #0
 810eb46:	3401      	adds	r4, #1
 810eb48:	9305      	str	r3, [sp, #20]
 810eb4a:	4619      	mov	r1, r3
 810eb4c:	f04f 0c0a 	mov.w	ip, #10
 810eb50:	4620      	mov	r0, r4
 810eb52:	f810 2b01 	ldrb.w	r2, [r0], #1
 810eb56:	3a30      	subs	r2, #48	; 0x30
 810eb58:	2a09      	cmp	r2, #9
 810eb5a:	d903      	bls.n	810eb64 <_svfiprintf_r+0x1a8>
 810eb5c:	2b00      	cmp	r3, #0
 810eb5e:	d0c5      	beq.n	810eaec <_svfiprintf_r+0x130>
 810eb60:	9105      	str	r1, [sp, #20]
 810eb62:	e7c3      	b.n	810eaec <_svfiprintf_r+0x130>
 810eb64:	fb0c 2101 	mla	r1, ip, r1, r2
 810eb68:	4604      	mov	r4, r0
 810eb6a:	2301      	movs	r3, #1
 810eb6c:	e7f0      	b.n	810eb50 <_svfiprintf_r+0x194>
 810eb6e:	ab03      	add	r3, sp, #12
 810eb70:	9300      	str	r3, [sp, #0]
 810eb72:	462a      	mov	r2, r5
 810eb74:	4b0f      	ldr	r3, [pc, #60]	; (810ebb4 <_svfiprintf_r+0x1f8>)
 810eb76:	a904      	add	r1, sp, #16
 810eb78:	4638      	mov	r0, r7
 810eb7a:	f7fb ffe1 	bl	810ab40 <_printf_float>
 810eb7e:	1c42      	adds	r2, r0, #1
 810eb80:	4606      	mov	r6, r0
 810eb82:	d1d6      	bne.n	810eb32 <_svfiprintf_r+0x176>
 810eb84:	89ab      	ldrh	r3, [r5, #12]
 810eb86:	065b      	lsls	r3, r3, #25
 810eb88:	f53f af2c 	bmi.w	810e9e4 <_svfiprintf_r+0x28>
 810eb8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 810eb8e:	b01d      	add	sp, #116	; 0x74
 810eb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810eb94:	ab03      	add	r3, sp, #12
 810eb96:	9300      	str	r3, [sp, #0]
 810eb98:	462a      	mov	r2, r5
 810eb9a:	4b06      	ldr	r3, [pc, #24]	; (810ebb4 <_svfiprintf_r+0x1f8>)
 810eb9c:	a904      	add	r1, sp, #16
 810eb9e:	4638      	mov	r0, r7
 810eba0:	f7fc fa72 	bl	810b088 <_printf_i>
 810eba4:	e7eb      	b.n	810eb7e <_svfiprintf_r+0x1c2>
 810eba6:	bf00      	nop
 810eba8:	0810f0f8 	.word	0x0810f0f8
 810ebac:	0810f102 	.word	0x0810f102
 810ebb0:	0810ab41 	.word	0x0810ab41
 810ebb4:	0810e905 	.word	0x0810e905
 810ebb8:	0810f0fe 	.word	0x0810f0fe

0810ebbc <_raise_r>:
 810ebbc:	291f      	cmp	r1, #31
 810ebbe:	b538      	push	{r3, r4, r5, lr}
 810ebc0:	4604      	mov	r4, r0
 810ebc2:	460d      	mov	r5, r1
 810ebc4:	d904      	bls.n	810ebd0 <_raise_r+0x14>
 810ebc6:	2316      	movs	r3, #22
 810ebc8:	6003      	str	r3, [r0, #0]
 810ebca:	f04f 30ff 	mov.w	r0, #4294967295
 810ebce:	bd38      	pop	{r3, r4, r5, pc}
 810ebd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810ebd2:	b112      	cbz	r2, 810ebda <_raise_r+0x1e>
 810ebd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ebd8:	b94b      	cbnz	r3, 810ebee <_raise_r+0x32>
 810ebda:	4620      	mov	r0, r4
 810ebdc:	f000 f830 	bl	810ec40 <_getpid_r>
 810ebe0:	462a      	mov	r2, r5
 810ebe2:	4601      	mov	r1, r0
 810ebe4:	4620      	mov	r0, r4
 810ebe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810ebea:	f000 b817 	b.w	810ec1c <_kill_r>
 810ebee:	2b01      	cmp	r3, #1
 810ebf0:	d00a      	beq.n	810ec08 <_raise_r+0x4c>
 810ebf2:	1c59      	adds	r1, r3, #1
 810ebf4:	d103      	bne.n	810ebfe <_raise_r+0x42>
 810ebf6:	2316      	movs	r3, #22
 810ebf8:	6003      	str	r3, [r0, #0]
 810ebfa:	2001      	movs	r0, #1
 810ebfc:	e7e7      	b.n	810ebce <_raise_r+0x12>
 810ebfe:	2400      	movs	r4, #0
 810ec00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810ec04:	4628      	mov	r0, r5
 810ec06:	4798      	blx	r3
 810ec08:	2000      	movs	r0, #0
 810ec0a:	e7e0      	b.n	810ebce <_raise_r+0x12>

0810ec0c <raise>:
 810ec0c:	4b02      	ldr	r3, [pc, #8]	; (810ec18 <raise+0xc>)
 810ec0e:	4601      	mov	r1, r0
 810ec10:	6818      	ldr	r0, [r3, #0]
 810ec12:	f7ff bfd3 	b.w	810ebbc <_raise_r>
 810ec16:	bf00      	nop
 810ec18:	100000bc 	.word	0x100000bc

0810ec1c <_kill_r>:
 810ec1c:	b538      	push	{r3, r4, r5, lr}
 810ec1e:	4d07      	ldr	r5, [pc, #28]	; (810ec3c <_kill_r+0x20>)
 810ec20:	2300      	movs	r3, #0
 810ec22:	4604      	mov	r4, r0
 810ec24:	4608      	mov	r0, r1
 810ec26:	4611      	mov	r1, r2
 810ec28:	602b      	str	r3, [r5, #0]
 810ec2a:	f7f2 fd77 	bl	810171c <_kill>
 810ec2e:	1c43      	adds	r3, r0, #1
 810ec30:	d102      	bne.n	810ec38 <_kill_r+0x1c>
 810ec32:	682b      	ldr	r3, [r5, #0]
 810ec34:	b103      	cbz	r3, 810ec38 <_kill_r+0x1c>
 810ec36:	6023      	str	r3, [r4, #0]
 810ec38:	bd38      	pop	{r3, r4, r5, pc}
 810ec3a:	bf00      	nop
 810ec3c:	100006a8 	.word	0x100006a8

0810ec40 <_getpid_r>:
 810ec40:	f7f2 bd64 	b.w	810170c <_getpid>

0810ec44 <__sread>:
 810ec44:	b510      	push	{r4, lr}
 810ec46:	460c      	mov	r4, r1
 810ec48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ec4c:	f000 f8a8 	bl	810eda0 <_read_r>
 810ec50:	2800      	cmp	r0, #0
 810ec52:	bfab      	itete	ge
 810ec54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810ec56:	89a3      	ldrhlt	r3, [r4, #12]
 810ec58:	181b      	addge	r3, r3, r0
 810ec5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810ec5e:	bfac      	ite	ge
 810ec60:	6563      	strge	r3, [r4, #84]	; 0x54
 810ec62:	81a3      	strhlt	r3, [r4, #12]
 810ec64:	bd10      	pop	{r4, pc}

0810ec66 <__swrite>:
 810ec66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ec6a:	461f      	mov	r7, r3
 810ec6c:	898b      	ldrh	r3, [r1, #12]
 810ec6e:	05db      	lsls	r3, r3, #23
 810ec70:	4605      	mov	r5, r0
 810ec72:	460c      	mov	r4, r1
 810ec74:	4616      	mov	r6, r2
 810ec76:	d505      	bpl.n	810ec84 <__swrite+0x1e>
 810ec78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ec7c:	2302      	movs	r3, #2
 810ec7e:	2200      	movs	r2, #0
 810ec80:	f000 f874 	bl	810ed6c <_lseek_r>
 810ec84:	89a3      	ldrh	r3, [r4, #12]
 810ec86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ec8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810ec8e:	81a3      	strh	r3, [r4, #12]
 810ec90:	4632      	mov	r2, r6
 810ec92:	463b      	mov	r3, r7
 810ec94:	4628      	mov	r0, r5
 810ec96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810ec9a:	f000 b823 	b.w	810ece4 <_write_r>

0810ec9e <__sseek>:
 810ec9e:	b510      	push	{r4, lr}
 810eca0:	460c      	mov	r4, r1
 810eca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810eca6:	f000 f861 	bl	810ed6c <_lseek_r>
 810ecaa:	1c43      	adds	r3, r0, #1
 810ecac:	89a3      	ldrh	r3, [r4, #12]
 810ecae:	bf15      	itete	ne
 810ecb0:	6560      	strne	r0, [r4, #84]	; 0x54
 810ecb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810ecb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810ecba:	81a3      	strheq	r3, [r4, #12]
 810ecbc:	bf18      	it	ne
 810ecbe:	81a3      	strhne	r3, [r4, #12]
 810ecc0:	bd10      	pop	{r4, pc}

0810ecc2 <__sclose>:
 810ecc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ecc6:	f000 b81f 	b.w	810ed08 <_close_r>

0810ecca <__ascii_wctomb>:
 810ecca:	b149      	cbz	r1, 810ece0 <__ascii_wctomb+0x16>
 810eccc:	2aff      	cmp	r2, #255	; 0xff
 810ecce:	bf85      	ittet	hi
 810ecd0:	238a      	movhi	r3, #138	; 0x8a
 810ecd2:	6003      	strhi	r3, [r0, #0]
 810ecd4:	700a      	strbls	r2, [r1, #0]
 810ecd6:	f04f 30ff 	movhi.w	r0, #4294967295
 810ecda:	bf98      	it	ls
 810ecdc:	2001      	movls	r0, #1
 810ecde:	4770      	bx	lr
 810ece0:	4608      	mov	r0, r1
 810ece2:	4770      	bx	lr

0810ece4 <_write_r>:
 810ece4:	b538      	push	{r3, r4, r5, lr}
 810ece6:	4d07      	ldr	r5, [pc, #28]	; (810ed04 <_write_r+0x20>)
 810ece8:	4604      	mov	r4, r0
 810ecea:	4608      	mov	r0, r1
 810ecec:	4611      	mov	r1, r2
 810ecee:	2200      	movs	r2, #0
 810ecf0:	602a      	str	r2, [r5, #0]
 810ecf2:	461a      	mov	r2, r3
 810ecf4:	f7f2 fd49 	bl	810178a <_write>
 810ecf8:	1c43      	adds	r3, r0, #1
 810ecfa:	d102      	bne.n	810ed02 <_write_r+0x1e>
 810ecfc:	682b      	ldr	r3, [r5, #0]
 810ecfe:	b103      	cbz	r3, 810ed02 <_write_r+0x1e>
 810ed00:	6023      	str	r3, [r4, #0]
 810ed02:	bd38      	pop	{r3, r4, r5, pc}
 810ed04:	100006a8 	.word	0x100006a8

0810ed08 <_close_r>:
 810ed08:	b538      	push	{r3, r4, r5, lr}
 810ed0a:	4d06      	ldr	r5, [pc, #24]	; (810ed24 <_close_r+0x1c>)
 810ed0c:	2300      	movs	r3, #0
 810ed0e:	4604      	mov	r4, r0
 810ed10:	4608      	mov	r0, r1
 810ed12:	602b      	str	r3, [r5, #0]
 810ed14:	f7f2 fd55 	bl	81017c2 <_close>
 810ed18:	1c43      	adds	r3, r0, #1
 810ed1a:	d102      	bne.n	810ed22 <_close_r+0x1a>
 810ed1c:	682b      	ldr	r3, [r5, #0]
 810ed1e:	b103      	cbz	r3, 810ed22 <_close_r+0x1a>
 810ed20:	6023      	str	r3, [r4, #0]
 810ed22:	bd38      	pop	{r3, r4, r5, pc}
 810ed24:	100006a8 	.word	0x100006a8

0810ed28 <_fstat_r>:
 810ed28:	b538      	push	{r3, r4, r5, lr}
 810ed2a:	4d07      	ldr	r5, [pc, #28]	; (810ed48 <_fstat_r+0x20>)
 810ed2c:	2300      	movs	r3, #0
 810ed2e:	4604      	mov	r4, r0
 810ed30:	4608      	mov	r0, r1
 810ed32:	4611      	mov	r1, r2
 810ed34:	602b      	str	r3, [r5, #0]
 810ed36:	f7f2 fd50 	bl	81017da <_fstat>
 810ed3a:	1c43      	adds	r3, r0, #1
 810ed3c:	d102      	bne.n	810ed44 <_fstat_r+0x1c>
 810ed3e:	682b      	ldr	r3, [r5, #0]
 810ed40:	b103      	cbz	r3, 810ed44 <_fstat_r+0x1c>
 810ed42:	6023      	str	r3, [r4, #0]
 810ed44:	bd38      	pop	{r3, r4, r5, pc}
 810ed46:	bf00      	nop
 810ed48:	100006a8 	.word	0x100006a8

0810ed4c <_isatty_r>:
 810ed4c:	b538      	push	{r3, r4, r5, lr}
 810ed4e:	4d06      	ldr	r5, [pc, #24]	; (810ed68 <_isatty_r+0x1c>)
 810ed50:	2300      	movs	r3, #0
 810ed52:	4604      	mov	r4, r0
 810ed54:	4608      	mov	r0, r1
 810ed56:	602b      	str	r3, [r5, #0]
 810ed58:	f7f2 fd4f 	bl	81017fa <_isatty>
 810ed5c:	1c43      	adds	r3, r0, #1
 810ed5e:	d102      	bne.n	810ed66 <_isatty_r+0x1a>
 810ed60:	682b      	ldr	r3, [r5, #0]
 810ed62:	b103      	cbz	r3, 810ed66 <_isatty_r+0x1a>
 810ed64:	6023      	str	r3, [r4, #0]
 810ed66:	bd38      	pop	{r3, r4, r5, pc}
 810ed68:	100006a8 	.word	0x100006a8

0810ed6c <_lseek_r>:
 810ed6c:	b538      	push	{r3, r4, r5, lr}
 810ed6e:	4d07      	ldr	r5, [pc, #28]	; (810ed8c <_lseek_r+0x20>)
 810ed70:	4604      	mov	r4, r0
 810ed72:	4608      	mov	r0, r1
 810ed74:	4611      	mov	r1, r2
 810ed76:	2200      	movs	r2, #0
 810ed78:	602a      	str	r2, [r5, #0]
 810ed7a:	461a      	mov	r2, r3
 810ed7c:	f7f2 fd48 	bl	8101810 <_lseek>
 810ed80:	1c43      	adds	r3, r0, #1
 810ed82:	d102      	bne.n	810ed8a <_lseek_r+0x1e>
 810ed84:	682b      	ldr	r3, [r5, #0]
 810ed86:	b103      	cbz	r3, 810ed8a <_lseek_r+0x1e>
 810ed88:	6023      	str	r3, [r4, #0]
 810ed8a:	bd38      	pop	{r3, r4, r5, pc}
 810ed8c:	100006a8 	.word	0x100006a8

0810ed90 <_malloc_usable_size_r>:
 810ed90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810ed94:	1f18      	subs	r0, r3, #4
 810ed96:	2b00      	cmp	r3, #0
 810ed98:	bfbc      	itt	lt
 810ed9a:	580b      	ldrlt	r3, [r1, r0]
 810ed9c:	18c0      	addlt	r0, r0, r3
 810ed9e:	4770      	bx	lr

0810eda0 <_read_r>:
 810eda0:	b538      	push	{r3, r4, r5, lr}
 810eda2:	4d07      	ldr	r5, [pc, #28]	; (810edc0 <_read_r+0x20>)
 810eda4:	4604      	mov	r4, r0
 810eda6:	4608      	mov	r0, r1
 810eda8:	4611      	mov	r1, r2
 810edaa:	2200      	movs	r2, #0
 810edac:	602a      	str	r2, [r5, #0]
 810edae:	461a      	mov	r2, r3
 810edb0:	f7f2 fcce 	bl	8101750 <_read>
 810edb4:	1c43      	adds	r3, r0, #1
 810edb6:	d102      	bne.n	810edbe <_read_r+0x1e>
 810edb8:	682b      	ldr	r3, [r5, #0]
 810edba:	b103      	cbz	r3, 810edbe <_read_r+0x1e>
 810edbc:	6023      	str	r3, [r4, #0]
 810edbe:	bd38      	pop	{r3, r4, r5, pc}
 810edc0:	100006a8 	.word	0x100006a8

0810edc4 <_init>:
 810edc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810edc6:	bf00      	nop
 810edc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810edca:	bc08      	pop	{r3}
 810edcc:	469e      	mov	lr, r3
 810edce:	4770      	bx	lr

0810edd0 <_fini>:
 810edd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810edd2:	bf00      	nop
 810edd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810edd6:	bc08      	pop	{r3}
 810edd8:	469e      	mov	lr, r3
 810edda:	4770      	bx	lr
