# Canny-Edge-Detection-Verilog
FPGA-optimized Canny Edge Detection implemented in Verilog HDL
