WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9678298 heartbeat IPC: 2.138 cumulative IPC: 1.458 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 16614571 heartbeat IPC: 1.442 cumulative IPC: 1.447 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 23055531 heartbeat IPC: 1.553 cumulative IPC: 1.488 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 29674987 heartbeat IPC: 1.511 cumulative IPC: 1.494 (Simulation time: 00 hr 02 min 46 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 36692856 heartbeat IPC: 1.425 cumulative IPC: 1.478 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 43150114 heartbeat IPC: 1.549 cumulative IPC: 1.491 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 49757422 heartbeat IPC: 1.513 cumulative IPC: 1.494 (Simulation time: 00 hr 04 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 56768227 heartbeat IPC: 1.426 cumulative IPC: 1.485 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 63229828 heartbeat IPC: 1.548 cumulative IPC: 1.492 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 69829650 heartbeat IPC: 1.515 cumulative IPC: 1.494 (Simulation time: 00 hr 06 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 67157502 cumulative IPC: 1.489 (Simulation time: 00 hr 06 min 29 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 67157502 cumulative IPC: 1.489 (Simulation time: 00 hr 06 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_22.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.489 instructions: 100000003 cycles: 67157502
CPU 0 Branch Prediction Accuracy: 78.99% MPKI: 26.12 Average ROB Occupancy at Mispredict: 17.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0023
BRANCH_CONDITIONAL: 26.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00011
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   29637766 HIT:   28743092 MISS:     894674
L1D LOAD         ACCESS:   22616268 HIT:   21823570 MISS:     792698
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7021446 HIT:    6919516 MISS:     101930
L1D TRANSLATION  ACCESS:         52 HIT:          6 MISS:         46
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.46 cycles
L1I TOTAL        ACCESS:       6063 HIT:       6063 MISS:          0
L1I LOAD         ACCESS:       6063 HIT:       6063 MISS:          0
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: -nan cycles
L2C TOTAL        ACCESS:     672171 HIT:     451793 MISS:     220378
L2C LOAD         ACCESS:     408655 HIT:     261404 MISS:     147251
L2C RFO          ACCESS:      69028 HIT:      15528 MISS:      53500
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     194442 HIT:     174817 MISS:      19625
L2C TRANSLATION  ACCESS:         46 HIT:         44 MISS:          2
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.76 cycles
LLC TOTAL        ACCESS:     319148 HIT:     279434 MISS:      39714
LLC LOAD         ACCESS:     147251 HIT:     125343 MISS:      21908
LLC RFO          ACCESS:      53500 HIT:      44577 MISS:       8923
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     118395 HIT:     109513 MISS:       8882
LLC TRANSLATION  ACCESS:          2 HIT:          1 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 118.7 cycles
cpu0_DTLB TOTAL        ACCESS:   23420981 HIT:   23252368 MISS:     168613
cpu0_DTLB LOAD         ACCESS:   23420981 HIT:   23252368 MISS:     168613
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.164 cycles
cpu0_ITLB TOTAL        ACCESS:       5223 HIT:       4957 MISS:        266
cpu0_ITLB LOAD         ACCESS:       5223 HIT:       4957 MISS:        266
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.278 cycles
cpu0_STLB TOTAL        ACCESS:     132121 HIT:     132069 MISS:         52
cpu0_STLB LOAD         ACCESS:     132121 HIT:     132069 MISS:         52
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8242
  ROW_BUFFER_MISS:      22590
 AVG DBUS CONGESTED CYCLE: 3.837
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        837
  FULL:      13596
