{"vcs1":{"timestamp_begin":1739259482.548455972, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739259482.882176160, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739259483.196102583, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739259482.317499051}
{"VCS_COMP_START_TIME": 1739259482.317499051}
{"VCS_COMP_END_TIME": 1739259483.412751437}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
