-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    width_val : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i266 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i248_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_i_i10_i264_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i246 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i241 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ZplateHorContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId_val : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i236 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1084 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormat_val : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    ZplateHorContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    ZplateVerContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    width_val_cast31 : IN STD_LOGIC_VECTOR (15 downto 0);
    height_val_cast23 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln565 : IN STD_LOGIC_VECTOR (15 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    Sel : IN STD_LOGIC_VECTOR (1 downto 0);
    dpDynamicRange_val : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef_val : IN STD_LOGIC_VECTOR (7 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0217_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0215_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0213_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_2 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_3 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_6 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_10 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_11 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_12 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_13 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1487_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_4893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_reg_4812 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormat_val_read_reg_4787 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred567_state19 : BOOLEAN;
    signal ap_predicate_pred572_state19 : BOOLEAN;
    signal ap_predicate_pred581_state19 : BOOLEAN;
    signal ap_predicate_pred590_state19 : BOOLEAN;
    signal ap_predicate_pred599_state19 : BOOLEAN;
    signal ap_predicate_pred608_state19 : BOOLEAN;
    signal ap_predicate_pred617_state19 : BOOLEAN;
    signal colorFormat_val_read_read_fu_588_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i236_read_reg_4794 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_read_fu_612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1527_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_4865 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1084_cast_fu_1531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1084_cast_reg_4870 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_reg_4881 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i248_cast_cast_cast_fu_1551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i248_cast_cast_cast_reg_4887 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4893_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_fu_1595_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4897_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln565_1_fu_1599_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln565_11_fu_1607_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4914_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1072_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4920_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln549_fu_1617_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4930_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_fu_1623_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4936_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4942_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4946_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4950_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4954_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4959_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_reg_4963 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_4967 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_4971 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_1779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4975_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4979 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4979_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4979_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4979_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4983 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4983_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4983_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4983_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4987_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4991_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1768_reg_4995_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4999_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_5003_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_2094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_5018_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5022_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5026_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5030_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_2208_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_5044 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5044_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_5049 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_reg_5054 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_reg_5059 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_5139 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_5144 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_reg_5149 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_2552_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5154 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5154_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5154_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5154_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5154_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_2577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5160 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5160_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5160_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5160_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_2602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5165 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5165_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5165_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5165_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1302_fu_2610_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_2614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_1_reg_5178 : STD_LOGIC_VECTOR (15 downto 0);
    signal tpgSinTableArray_load_reg_5195 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4643_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_2_fu_3016_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5235 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5235_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2887_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5248 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5248_pp0_iter19_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_3057_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_reg_5254 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln1532_fu_3153_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1532_reg_5349 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_fu_3231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_5360 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_1_fu_3272_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_1_reg_5406 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1713_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1713_ap_ce : STD_LOGIC;
    signal ap_predicate_op114_call_state1 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp114 : BOOLEAN;
    signal grp_reg_int_s_fu_2208_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2208_ap_ce : STD_LOGIC;
    signal ap_predicate_op269_call_state4 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp269 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1281_fu_2367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_2375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_2383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_2622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_2931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_2966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_3052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_3119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2117_state20 : BOOLEAN;
    signal ap_predicate_pred2121_state20 : BOOLEAN;
    signal ap_predicate_pred2080_state20 : BOOLEAN;
    signal zext_ln1519_fu_3237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_3247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2142_state20 : BOOLEAN;
    signal ap_predicate_pred2146_state20 : BOOLEAN;
    signal ap_predicate_pred2086_state20 : BOOLEAN;
    signal zext_ln1260_fu_3282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2156_state20 : BOOLEAN;
    signal ap_predicate_pred2160_state20 : BOOLEAN;
    signal ap_predicate_pred2155_state20 : BOOLEAN;
    signal zext_ln1228_fu_3292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln589_fu_4543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2195_state21 : BOOLEAN;
    signal zext_ln1101_fu_3323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2215_state20 : BOOLEAN;
    signal ap_predicate_pred2221_state20 : BOOLEAN;
    signal ap_predicate_pred2211_state21 : BOOLEAN;
    signal zext_ln1257_fu_3075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_92_fu_3065_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2242_state19 : BOOLEAN;
    signal ap_predicate_pred2248_state19 : BOOLEAN;
    signal add_ln1341_fu_2227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_2256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2267_state6 : BOOLEAN;
    signal ap_predicate_pred2273_state6 : BOOLEAN;
    signal zext_ln1393_fu_2834_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2295_state18 : BOOLEAN;
    signal ap_predicate_pred2301_state18 : BOOLEAN;
    signal zext_ln1412_fu_2862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2317_state18 : BOOLEAN;
    signal ap_predicate_pred2291_state18 : BOOLEAN;
    signal zext_ln693_fu_3166_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2333_state20 : BOOLEAN;
    signal add_ln1575_fu_2762_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2350_state18 : BOOLEAN;
    signal ap_predicate_pred2356_state18 : BOOLEAN;
    signal zext_ln1593_fu_2792_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2370_state18 : BOOLEAN;
    signal ap_predicate_pred2346_state18 : BOOLEAN;
    signal add_ln1664_fu_3588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2386_state21 : BOOLEAN;
    signal zext_ln1758_fu_2708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2405_state18 : BOOLEAN;
    signal ap_predicate_pred2411_state18 : BOOLEAN;
    signal zext_ln1775_fu_2736_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2425_state18 : BOOLEAN;
    signal ap_predicate_pred2430_state18 : BOOLEAN;
    signal pix_11_cast_fu_3427_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1786_fu_3457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln718_fu_3479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_3568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_3781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_3916_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1540_fu_3926_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1361_fu_4204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1122_fu_4468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1107_fu_4499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1079_fu_4530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2455_state21 : BOOLEAN;
    signal ap_predicate_pred2461_state21 : BOOLEAN;
    signal ap_predicate_pred2468_state21 : BOOLEAN;
    signal ap_predicate_pred2475_state21 : BOOLEAN;
    signal ap_predicate_pred2482_state21 : BOOLEAN;
    signal ap_predicate_pred2490_state21 : BOOLEAN;
    signal ap_predicate_pred2121_state21 : BOOLEAN;
    signal ap_predicate_pred2117_state21 : BOOLEAN;
    signal ap_predicate_pred2333_state21 : BOOLEAN;
    signal ap_predicate_pred2511_state21 : BOOLEAN;
    signal ap_predicate_pred2521_state21 : BOOLEAN;
    signal ap_predicate_pred2530_state21 : BOOLEAN;
    signal ap_predicate_pred2539_state21 : BOOLEAN;
    signal ap_predicate_pred2545_state21 : BOOLEAN;
    signal ap_predicate_pred2553_state21 : BOOLEAN;
    signal ap_predicate_pred2559_state21 : BOOLEAN;
    signal ap_predicate_pred2146_state21 : BOOLEAN;
    signal ap_predicate_pred2142_state21 : BOOLEAN;
    signal ap_predicate_pred1789_state21 : BOOLEAN;
    signal ap_predicate_pred2160_state21 : BOOLEAN;
    signal ap_predicate_pred2156_state21 : BOOLEAN;
    signal ap_predicate_pred2593_state21 : BOOLEAN;
    signal ap_predicate_pred2168_state21 : BOOLEAN;
    signal ap_predicate_pred2606_state21 : BOOLEAN;
    signal ap_predicate_pred2173_state21 : BOOLEAN;
    signal ap_predicate_pred2619_state21 : BOOLEAN;
    signal ap_predicate_pred2178_state21 : BOOLEAN;
    signal ap_predicate_pred2631_state21 : BOOLEAN;
    signal ap_predicate_pred2183_state21 : BOOLEAN;
    signal ap_predicate_pred2643_state21 : BOOLEAN;
    signal ap_predicate_pred2188_state21 : BOOLEAN;
    signal ap_predicate_pred2656_state21 : BOOLEAN;
    signal pix_16_fu_3367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_13_fu_3393_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_10_cast_fu_3423_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1785_fu_3453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1660_fu_3580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1862_fu_3807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_2_fu_3890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_1_fu_4139_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_fu_4268_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2080_state21 : BOOLEAN;
    signal ap_predicate_pred2086_state21 : BOOLEAN;
    signal ap_predicate_pred2155_state21 : BOOLEAN;
    signal pix_9_cast_fu_3419_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1784_fu_3449_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_3535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_3759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1599_fu_3855_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_fu_3978_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1418_fu_4104_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1359_fu_4198_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1260_fu_4233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_91_fu_4495_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1072_fu_4524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1101_fu_3317_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1256_fu_2172_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1252_fu_2168_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2766_state5 : BOOLEAN;
    signal add_ln1412_fu_2856_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2776_state17 : BOOLEAN;
    signal sub_ln1411_fu_2126_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_2137_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_2105_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_2828_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2820_state17 : BOOLEAN;
    signal sub_ln1490_fu_2051_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2069_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1454_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1461_fu_1999_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_2786_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2881_state17 : BOOLEAN;
    signal sub_ln1592_fu_1958_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_1969_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_1937_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2923_state17 : BOOLEAN;
    signal lfsr_r_1_fu_3669_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3705_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3741_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_2730_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2939_state17 : BOOLEAN;
    signal add_ln1774_fu_1885_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_1903_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1753_fu_1859_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2981_state17 : BOOLEAN;
    signal phi_mul_fu_472 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln573_fu_2278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_476 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1589_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_480 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_484 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_488 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1746_fu_1629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln565_10_fu_1603_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1563_fu_1671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1695_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1701_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1701_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1707_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1707_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal height_val_cast23_cast_fu_1519_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1449_fu_1725_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln565_cast_fu_1515_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1449_1_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal width_val_cast31_cast_fu_1523_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub35_i_fu_1749_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1381_fu_1773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1330_fu_1797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1095_fu_1821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1751_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1768_fu_1875_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_1897_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1568_fu_1917_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1454_fu_1985_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1386_fu_2085_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1250_fu_2153_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_2157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4617_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2301_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4626_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1281_fu_2313_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1281_fu_2313_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1281_fu_2313_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2332_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1285_fu_2332_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1285_fu_2332_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2351_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1289_fu_2351_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1289_fu_2351_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1695_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2411_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2411_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1701_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2459_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1707_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2507_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1281_fu_2535_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_2540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_2548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1285_fu_2560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_2565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_2573_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_fu_2585_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_fu_2590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_2598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_5_fu_2694_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_2_fu_2682_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_3_fu_2686_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_2817_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln565_6_fu_2698_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_2690_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2887_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1778_fu_2905_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_2909_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_2921_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_2925_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1596_fu_2940_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_1_fu_2956_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln4_fu_2944_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2960_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4634_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1304_1_fu_2974_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4651_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1304_3_fu_2980_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1304_1_fu_2977_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_2974_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_2_fu_2984_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_3_fu_2980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_2980_p2 : signal is "no";
    signal tmp_21_fu_2990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_2998_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_3008_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1415_fu_3026_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_3030_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_3042_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_3046_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_8_fu_2897_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_3069_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1600_fu_3135_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1533_fu_3149_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_fu_3111_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1545_fu_3160_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4671_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_3185_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1303_1_fu_3196_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1303_1_fu_3196_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_fu_3192_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_3199_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_3205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_3213_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_3223_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_fu_3257_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_3262_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_9_fu_3115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp136_i_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1801_fu_3362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1629_fu_3508_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1637_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1637_1_fu_3524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_fu_3529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_3515_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1637_2_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_1_fu_3548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_2_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1661_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_3554_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_3645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_3641_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_3663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3653_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_23_fu_3681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3677_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3689_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_24_fu_3717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3713_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3725_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_3749_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_3771_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_3789_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1862_fu_3767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_3799_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3851_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_3862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_3873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_3878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_fu_3884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1603_fu_3866_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4687_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_3954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_3961_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_3970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4100_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_4111_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_1_fu_4122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_4127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_fu_4133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1422_fu_4115_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_4175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1356_2_fu_4182_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_4191_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_4240_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_fu_4251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_4256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_fu_4262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1262_fu_4244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_1_fu_3353_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1084_fu_4537_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4617_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4617_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4634_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4634_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4634_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4643_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4643_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4651_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4651_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4661_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4661_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4661_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4671_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4671_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4671_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4679_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4687_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4687_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1695_ce : STD_LOGIC;
    signal grp_fu_1701_ce : STD_LOGIC;
    signal grp_fu_1707_ce : STD_LOGIC;
    signal grp_fu_2887_ce : STD_LOGIC;
    signal ap_predicate_pred2074_state21 : BOOLEAN;
    signal grp_fu_4617_ce : STD_LOGIC;
    signal grp_fu_4626_ce : STD_LOGIC;
    signal grp_fu_4634_ce : STD_LOGIC;
    signal grp_fu_4643_ce : STD_LOGIC;
    signal grp_fu_4651_ce : STD_LOGIC;
    signal grp_fu_4661_ce : STD_LOGIC;
    signal grp_fu_4671_ce : STD_LOGIC;
    signal grp_fu_4679_ce : STD_LOGIC;
    signal grp_fu_4687_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_4651_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4661_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4661_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4671_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4687_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4687_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1281_fu_2313_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2332_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2351_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_2050 : BOOLEAN;
    signal ap_condition_1809 : BOOLEAN;
    signal ap_condition_2025 : BOOLEAN;
    signal ap_condition_2000 : BOOLEAN;
    signal ap_condition_1975 : BOOLEAN;
    signal ap_condition_1950 : BOOLEAN;
    signal ap_condition_1924 : BOOLEAN;
    signal ap_condition_1900 : BOOLEAN;
    signal ap_condition_4535 : BOOLEAN;
    signal ap_condition_4539 : BOOLEAN;
    signal ap_condition_4544 : BOOLEAN;
    signal ap_condition_4549 : BOOLEAN;
    signal ap_condition_4553 : BOOLEAN;
    signal ap_condition_4558 : BOOLEAN;
    signal ap_condition_4563 : BOOLEAN;
    signal ap_condition_4567 : BOOLEAN;
    signal ap_condition_4572 : BOOLEAN;
    signal ap_condition_4579 : BOOLEAN;
    signal ap_condition_4585 : BOOLEAN;
    signal ap_condition_4590 : BOOLEAN;
    signal ap_condition_4596 : BOOLEAN;
    signal ap_condition_4600 : BOOLEAN;
    signal ap_condition_4605 : BOOLEAN;
    signal ap_condition_4609 : BOOLEAN;
    signal ap_condition_4614 : BOOLEAN;
    signal ap_condition_4621 : BOOLEAN;
    signal ap_condition_4625 : BOOLEAN;
    signal ap_condition_4629 : BOOLEAN;
    signal ap_condition_4635 : BOOLEAN;
    signal ap_condition_4639 : BOOLEAN;
    signal ap_condition_4643 : BOOLEAN;
    signal ap_condition_4649 : BOOLEAN;
    signal ap_condition_4653 : BOOLEAN;
    signal ap_condition_4657 : BOOLEAN;
    signal tmp_fu_2411_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2411_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2411_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2411_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2411_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2459_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2507_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_20s_9ns_28_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1713 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d_val => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1713_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1713_ap_ce);

    grp_reg_int_s_fu_2208 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2208_d,
        ap_return => grp_reg_int_s_fu_2208_ap_return,
        ap_ce => grp_reg_int_s_fu_2208_ap_ce);

    urem_11ns_4ns_3_15_1_U24 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_11_fu_1607_p1,
        din1 => grp_fu_1695_p1,
        ce => grp_fu_1695_ce,
        dout => grp_fu_1695_p2);

    urem_11ns_4ns_3_15_1_U25 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1701_p0,
        din1 => grp_fu_1701_p1,
        ce => grp_fu_1701_ce,
        dout => grp_fu_1701_p2);

    urem_11ns_4ns_3_15_1_U26 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1707_p0,
        din1 => grp_fu_1707_p1,
        ce => grp_fu_1707_ce,
        dout => grp_fu_1707_p2);

    mul_11ns_13ns_23_1_1_U27 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1281_fu_2313_p0,
        din1 => mul_ln1281_fu_2313_p1,
        dout => mul_ln1281_fu_2313_p2);

    mul_11ns_13ns_23_1_1_U28 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1285_fu_2332_p0,
        din1 => mul_ln1285_fu_2332_p1,
        dout => mul_ln1285_fu_2332_p2);

    mul_11ns_13ns_23_1_1_U29 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1289_fu_2351_p0,
        din1 => mul_ln1289_fu_2351_p1,
        dout => mul_ln1289_fu_2351_p2);

    sparsemux_11_3_9_1_1_U30 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_fu_2411_p2,
        din1 => tmp_fu_2411_p4,
        din2 => tpgSinTableArray_9bit_2_q2,
        din3 => tmp_fu_2411_p8,
        din4 => tmp_fu_2411_p10,
        def => tmp_fu_2411_p11,
        sel => tmp_fu_2411_p12,
        dout => tmp_fu_2411_p13);

    sparsemux_11_3_9_1_1_U31 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_3_fu_2459_p2,
        din1 => tmp_3_fu_2459_p4,
        din2 => tpgSinTableArray_9bit_2_q1,
        din3 => tmp_3_fu_2459_p8,
        din4 => tmp_3_fu_2459_p10,
        def => tmp_3_fu_2459_p11,
        sel => tmp_3_fu_2459_p12,
        dout => tmp_3_fu_2459_p13);

    sparsemux_11_3_9_1_1_U32 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_4_fu_2507_p2,
        din1 => tmp_4_fu_2507_p4,
        din2 => tpgSinTableArray_9bit_2_q0,
        din3 => tmp_4_fu_2507_p8,
        din4 => tmp_4_fu_2507_p10,
        def => tmp_4_fu_2507_p11,
        sel => tmp_4_fu_2507_p12,
        dout => tmp_4_fu_2507_p13);

    mul_20s_9ns_28_2_1_U33 : component design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_load_reg_5195,
        din1 => grp_fu_2887_p1,
        ce => grp_fu_2887_ce,
        dout => grp_fu_2887_p2);

    am_addmul_16ns_1s_16ns_17_4_1_U34 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4617_p0,
        din1 => grp_fu_4617_p1,
        din2 => grp_fu_4617_p2,
        ce => grp_fu_4617_ce,
        dout => grp_fu_4617_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U35 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_reg_int_s_fu_2208_ap_return,
        din1 => ZplateHorContDelta_val,
        din2 => grp_fu_4626_p2,
        ce => grp_fu_4626_ce,
        dout => grp_fu_4626_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U36 : component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4634_p0,
        din1 => grp_fu_4634_p1,
        din2 => grp_fu_4634_p2,
        ce => grp_fu_4634_ce,
        dout => grp_fu_4634_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U37 : component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4643_p0,
        din1 => grp_fu_4643_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4643_ce,
        dout => grp_fu_4643_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U38 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4651_p0,
        din1 => grp_fu_4651_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4651_ce,
        dout => grp_fu_4651_p3);

    mac_muladd_8ns_6s_15ns_16_4_1_U39 : component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4661_p0,
        din1 => grp_fu_4661_p1,
        din2 => grp_fu_4661_p2,
        ce => grp_fu_4661_ce,
        dout => grp_fu_4661_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U40 : component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4671_p0,
        din1 => grp_fu_4671_p1,
        din2 => grp_fu_4671_p2,
        ce => grp_fu_4671_ce,
        dout => grp_fu_4671_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U41 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4679_p0,
        din1 => grp_fu_4679_p1,
        din2 => grp_fu_4643_p3,
        ce => grp_fu_4679_ce,
        dout => grp_fu_4679_p3);

    mac_muladd_8ns_5ns_16ns_17_4_1_U42 : component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4687_p0,
        din1 => grp_fu_4687_p1,
        din2 => grp_fu_4687_p2,
        ce => grp_fu_4687_ce,
        dout => grp_fu_4687_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred617_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred608_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred599_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred590_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred581_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred572_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred567_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1473_fu_1755_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= ap_phi_reg_pp0_iter0_hHatch_reg_1388;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1809)) then
                if ((ap_const_boolean_1 = ap_condition_2050)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1809)) then
                if ((ap_const_boolean_1 = ap_condition_2025)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1809)) then
                if ((ap_const_boolean_1 = ap_condition_2000)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1809)) then
                if ((ap_const_boolean_1 = ap_condition_1975)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1809)) then
                if ((ap_const_boolean_1 = ap_condition_1950)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_2045_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_const_lv1_1;
            elsif ((((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_2045_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_phi_reg_pp0_iter1_hHatch_reg_1388;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1924)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1900)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_484 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_484 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_472 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_472 <= add_ln573_fu_2278_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_480 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_480 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_488 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_488 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4963 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_1)) or ((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4963 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_4967)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4963 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1994_p2)) or ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_4967) and (icmp_ln1449_reg_4963 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1994_p2)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_fu_1994_p2) and (ap_const_lv1_0 = and_ln1449_reg_4967) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1449_reg_4963 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4544)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_4539)) then 
                    xBar_0 <= trunc_ln1252_fu_2168_p1;
                elsif ((ap_const_boolean_1 = ap_condition_4535)) then 
                    xBar_0 <= sub_ln1256_fu_2172_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4558)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4553)) then 
                    xCount_0 <= add_ln1407_fu_2137_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4549)) then 
                    xCount_0 <= sub_ln1411_fu_2126_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4572)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4567)) then 
                    xCount_3_0 <= add_ln1588_fu_1969_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4563)) then 
                    xCount_3_0 <= sub_ln1592_fu_1958_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4600)) then 
                    xCount_4_0 <= ap_const_lv10_0_20;
                elsif ((ap_const_boolean_1 = ap_condition_4596)) then 
                    xCount_4_0 <= ap_const_lv10_0_19;
                elsif ((ap_const_boolean_1 = ap_condition_4590)) then 
                    xCount_4_0 <= add_ln1480_fu_2069_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4585)) then 
                    xCount_4_0 <= ap_const_lv10_0_18;
                elsif ((ap_const_boolean_1 = ap_condition_4579)) then 
                    xCount_4_0 <= sub_ln1490_fu_2051_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4614)) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4609)) then 
                    xCount_5_0 <= zext_ln1770_fu_1903_p1;
                elsif ((ap_const_boolean_1 = ap_condition_4605)) then 
                    xCount_5_0 <= add_ln1774_fu_1885_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0))) then 
                    x_fu_476 <= add_ln565_fu_1589_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_476 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4629)) then 
                    yCount <= ap_const_lv10_0_17;
                elsif ((ap_const_boolean_1 = ap_condition_4625)) then 
                    yCount <= add_ln1388_fu_2105_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4621)) then 
                    yCount <= ap_const_lv10_0_16;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4643)) then 
                    yCount_1 <= ap_const_lv6_0_24;
                elsif ((ap_const_boolean_1 = ap_condition_4639)) then 
                    yCount_1 <= add_ln1753_fu_1859_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4635)) then 
                    yCount_1 <= ap_const_lv6_0_23;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4963 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1994_p2)) or ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_4967) and (icmp_ln1449_reg_4963 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1994_p2)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_fu_1719_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (icmp_ln1449_fu_1719_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_fu_1737_p2) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_fu_1994_p2) and (ap_const_lv1_0 = and_ln1449_reg_4967) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1449_reg_4963 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                yCount_2 <= add_ln1461_fu_1999_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4657)) then 
                    yCount_3 <= ap_const_lv10_0_22;
                elsif ((ap_const_boolean_1 = ap_condition_4653)) then 
                    yCount_3 <= add_ln1570_fu_1937_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4649)) then 
                    yCount_3 <= ap_const_lv10_0_21;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2766_state5 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= ZplateVerContStart_val;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2267_state6 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= add_ln1343_fu_2239_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln549_1_reg_4936 <= add_ln549_1_fu_1623_p2;
                add_ln549_1_reg_4936_pp0_iter1_reg <= add_ln549_1_reg_4936;
                add_ln549_reg_4930 <= add_ln549_fu_1617_p2;
                add_ln549_reg_4930_pp0_iter1_reg <= add_ln549_reg_4930;
                and_ln1337_reg_4983 <= and_ln1337_fu_1809_p2;
                and_ln1337_reg_4983_pp0_iter1_reg <= and_ln1337_reg_4983;
                and_ln1386_reg_5018 <= and_ln1386_fu_2094_p2;
                and_ln1449_reg_4967 <= and_ln1449_fu_1737_p2;
                and_ln1568_reg_4999 <= and_ln1568_fu_1926_p2;
                and_ln1751_reg_4991 <= and_ln1751_fu_1848_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    barWidth_cast_cast_reg_4865(10 downto 0) <= barWidth_cast_cast_fu_1527_p1(10 downto 0);
                cmp121_i_reg_4950 <= cmp121_i_fu_1653_p2;
                cmp121_i_reg_4950_pp0_iter1_reg <= cmp121_i_reg_4950;
                cmp54_i_reg_4946 <= cmp54_i_fu_1647_p2;
                cmp54_i_reg_4946_pp0_iter1_reg <= cmp54_i_reg_4946;
                    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875(4 downto 0) <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1(4 downto 0);
                    conv2_i_i_i248_cast_cast_cast_reg_4887(4 downto 0) <= conv2_i_i_i248_cast_cast_cast_fu_1551_p1(4 downto 0);
                conv2_i_i_i_cast_cast_reg_4881 <= conv2_i_i_i_cast_cast_fu_1543_p3;
                icmp_ln1072_reg_4920 <= icmp_ln1072_fu_1611_p2;
                icmp_ln1072_reg_4920_pp0_iter1_reg <= icmp_ln1072_reg_4920;
                icmp_ln1095_reg_4987 <= icmp_ln1095_fu_1827_p2;
                icmp_ln1095_reg_4987_pp0_iter1_reg <= icmp_ln1095_reg_4987;
                icmp_ln1250_reg_5026 <= icmp_ln1250_fu_2163_p2;
                icmp_ln1330_reg_4979 <= icmp_ln1330_fu_1803_p2;
                icmp_ln1330_reg_4979_pp0_iter1_reg <= icmp_ln1330_reg_4979;
                icmp_ln1381_reg_4975 <= icmp_ln1381_fu_1779_p2;
                icmp_ln1381_reg_4975_pp0_iter1_reg <= icmp_ln1381_reg_4975;
                icmp_ln1405_reg_5022 <= icmp_ln1405_fu_2121_p2;
                icmp_ln1449_reg_4963 <= icmp_ln1449_fu_1719_p2;
                icmp_ln1473_reg_4971 <= icmp_ln1473_fu_1755_p2;
                icmp_ln1563_reg_4959 <= icmp_ln1563_fu_1677_p2;
                icmp_ln1563_reg_4959_pp0_iter1_reg <= icmp_ln1563_reg_4959;
                icmp_ln1586_reg_5003 <= icmp_ln1586_fu_1953_p2;
                icmp_ln1629_reg_4954 <= icmp_ln1629_fu_1665_p2;
                icmp_ln1629_reg_4954_pp0_iter1_reg <= icmp_ln1629_reg_4954;
                icmp_ln1746_reg_4942 <= icmp_ln1746_fu_1635_p2;
                icmp_ln1746_reg_4942_pp0_iter1_reg <= icmp_ln1746_reg_4942;
                icmp_ln1768_reg_4995 <= icmp_ln1768_fu_1879_p2;
                icmp_ln565_reg_4893 <= icmp_ln565_fu_1583_p2;
                icmp_ln565_reg_4893_pp0_iter1_reg <= icmp_ln565_reg_4893;
                trunc_ln565_11_reg_4914 <= trunc_ln565_11_fu_1607_p1;
                trunc_ln565_11_reg_4914_pp0_iter1_reg <= trunc_ln565_11_reg_4914;
                trunc_ln565_7_reg_4897 <= trunc_ln565_7_fu_1595_p1;
                trunc_ln565_7_reg_4897_pp0_iter1_reg <= trunc_ln565_7_reg_4897;
                    zext_ln1084_cast_reg_4870(7 downto 0) <= zext_ln1084_cast_fu_1531_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln549_1_reg_4936_pp0_iter10_reg <= add_ln549_1_reg_4936_pp0_iter9_reg;
                add_ln549_1_reg_4936_pp0_iter11_reg <= add_ln549_1_reg_4936_pp0_iter10_reg;
                add_ln549_1_reg_4936_pp0_iter2_reg <= add_ln549_1_reg_4936_pp0_iter1_reg;
                add_ln549_1_reg_4936_pp0_iter3_reg <= add_ln549_1_reg_4936_pp0_iter2_reg;
                add_ln549_1_reg_4936_pp0_iter4_reg <= add_ln549_1_reg_4936_pp0_iter3_reg;
                add_ln549_1_reg_4936_pp0_iter5_reg <= add_ln549_1_reg_4936_pp0_iter4_reg;
                add_ln549_1_reg_4936_pp0_iter6_reg <= add_ln549_1_reg_4936_pp0_iter5_reg;
                add_ln549_1_reg_4936_pp0_iter7_reg <= add_ln549_1_reg_4936_pp0_iter6_reg;
                add_ln549_1_reg_4936_pp0_iter8_reg <= add_ln549_1_reg_4936_pp0_iter7_reg;
                add_ln549_1_reg_4936_pp0_iter9_reg <= add_ln549_1_reg_4936_pp0_iter8_reg;
                add_ln549_reg_4930_pp0_iter10_reg <= add_ln549_reg_4930_pp0_iter9_reg;
                add_ln549_reg_4930_pp0_iter11_reg <= add_ln549_reg_4930_pp0_iter10_reg;
                add_ln549_reg_4930_pp0_iter2_reg <= add_ln549_reg_4930_pp0_iter1_reg;
                add_ln549_reg_4930_pp0_iter3_reg <= add_ln549_reg_4930_pp0_iter2_reg;
                add_ln549_reg_4930_pp0_iter4_reg <= add_ln549_reg_4930_pp0_iter3_reg;
                add_ln549_reg_4930_pp0_iter5_reg <= add_ln549_reg_4930_pp0_iter4_reg;
                add_ln549_reg_4930_pp0_iter6_reg <= add_ln549_reg_4930_pp0_iter5_reg;
                add_ln549_reg_4930_pp0_iter7_reg <= add_ln549_reg_4930_pp0_iter6_reg;
                add_ln549_reg_4930_pp0_iter8_reg <= add_ln549_reg_4930_pp0_iter7_reg;
                add_ln549_reg_4930_pp0_iter9_reg <= add_ln549_reg_4930_pp0_iter8_reg;
                and_ln1337_reg_4983_pp0_iter2_reg <= and_ln1337_reg_4983_pp0_iter1_reg;
                and_ln1337_reg_4983_pp0_iter3_reg <= and_ln1337_reg_4983_pp0_iter2_reg;
                and_ln1386_reg_5018_pp0_iter10_reg <= and_ln1386_reg_5018_pp0_iter9_reg;
                and_ln1386_reg_5018_pp0_iter11_reg <= and_ln1386_reg_5018_pp0_iter10_reg;
                and_ln1386_reg_5018_pp0_iter12_reg <= and_ln1386_reg_5018_pp0_iter11_reg;
                and_ln1386_reg_5018_pp0_iter13_reg <= and_ln1386_reg_5018_pp0_iter12_reg;
                and_ln1386_reg_5018_pp0_iter14_reg <= and_ln1386_reg_5018_pp0_iter13_reg;
                and_ln1386_reg_5018_pp0_iter15_reg <= and_ln1386_reg_5018_pp0_iter14_reg;
                and_ln1386_reg_5018_pp0_iter2_reg <= and_ln1386_reg_5018;
                and_ln1386_reg_5018_pp0_iter3_reg <= and_ln1386_reg_5018_pp0_iter2_reg;
                and_ln1386_reg_5018_pp0_iter4_reg <= and_ln1386_reg_5018_pp0_iter3_reg;
                and_ln1386_reg_5018_pp0_iter5_reg <= and_ln1386_reg_5018_pp0_iter4_reg;
                and_ln1386_reg_5018_pp0_iter6_reg <= and_ln1386_reg_5018_pp0_iter5_reg;
                and_ln1386_reg_5018_pp0_iter7_reg <= and_ln1386_reg_5018_pp0_iter6_reg;
                and_ln1386_reg_5018_pp0_iter8_reg <= and_ln1386_reg_5018_pp0_iter7_reg;
                and_ln1386_reg_5018_pp0_iter9_reg <= and_ln1386_reg_5018_pp0_iter8_reg;
                and_ln1568_reg_4999_pp0_iter10_reg <= and_ln1568_reg_4999_pp0_iter9_reg;
                and_ln1568_reg_4999_pp0_iter11_reg <= and_ln1568_reg_4999_pp0_iter10_reg;
                and_ln1568_reg_4999_pp0_iter12_reg <= and_ln1568_reg_4999_pp0_iter11_reg;
                and_ln1568_reg_4999_pp0_iter13_reg <= and_ln1568_reg_4999_pp0_iter12_reg;
                and_ln1568_reg_4999_pp0_iter14_reg <= and_ln1568_reg_4999_pp0_iter13_reg;
                and_ln1568_reg_4999_pp0_iter15_reg <= and_ln1568_reg_4999_pp0_iter14_reg;
                and_ln1568_reg_4999_pp0_iter2_reg <= and_ln1568_reg_4999;
                and_ln1568_reg_4999_pp0_iter3_reg <= and_ln1568_reg_4999_pp0_iter2_reg;
                and_ln1568_reg_4999_pp0_iter4_reg <= and_ln1568_reg_4999_pp0_iter3_reg;
                and_ln1568_reg_4999_pp0_iter5_reg <= and_ln1568_reg_4999_pp0_iter4_reg;
                and_ln1568_reg_4999_pp0_iter6_reg <= and_ln1568_reg_4999_pp0_iter5_reg;
                and_ln1568_reg_4999_pp0_iter7_reg <= and_ln1568_reg_4999_pp0_iter6_reg;
                and_ln1568_reg_4999_pp0_iter8_reg <= and_ln1568_reg_4999_pp0_iter7_reg;
                and_ln1568_reg_4999_pp0_iter9_reg <= and_ln1568_reg_4999_pp0_iter8_reg;
                and_ln1751_reg_4991_pp0_iter10_reg <= and_ln1751_reg_4991_pp0_iter9_reg;
                and_ln1751_reg_4991_pp0_iter11_reg <= and_ln1751_reg_4991_pp0_iter10_reg;
                and_ln1751_reg_4991_pp0_iter12_reg <= and_ln1751_reg_4991_pp0_iter11_reg;
                and_ln1751_reg_4991_pp0_iter13_reg <= and_ln1751_reg_4991_pp0_iter12_reg;
                and_ln1751_reg_4991_pp0_iter14_reg <= and_ln1751_reg_4991_pp0_iter13_reg;
                and_ln1751_reg_4991_pp0_iter15_reg <= and_ln1751_reg_4991_pp0_iter14_reg;
                and_ln1751_reg_4991_pp0_iter2_reg <= and_ln1751_reg_4991;
                and_ln1751_reg_4991_pp0_iter3_reg <= and_ln1751_reg_4991_pp0_iter2_reg;
                and_ln1751_reg_4991_pp0_iter4_reg <= and_ln1751_reg_4991_pp0_iter3_reg;
                and_ln1751_reg_4991_pp0_iter5_reg <= and_ln1751_reg_4991_pp0_iter4_reg;
                and_ln1751_reg_4991_pp0_iter6_reg <= and_ln1751_reg_4991_pp0_iter5_reg;
                and_ln1751_reg_4991_pp0_iter7_reg <= and_ln1751_reg_4991_pp0_iter6_reg;
                and_ln1751_reg_4991_pp0_iter8_reg <= and_ln1751_reg_4991_pp0_iter7_reg;
                and_ln1751_reg_4991_pp0_iter9_reg <= and_ln1751_reg_4991_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1789_state21 <= (patternId_val = ap_const_lv8_A);
                    ap_predicate_pred2074_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_13);
                    ap_predicate_pred2080_state20 <= (patternId_val_read_reg_4812 = ap_const_lv8_F);
                    ap_predicate_pred2080_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_F);
                    ap_predicate_pred2086_state20 <= (patternId_val_read_reg_4812 = ap_const_lv8_B);
                    ap_predicate_pred2086_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_B);
                    ap_predicate_pred2117_state20 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_F));
                    ap_predicate_pred2117_state21 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_F));
                    ap_predicate_pred2121_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_F));
                    ap_predicate_pred2121_state21 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_F));
                    ap_predicate_pred2142_state20 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_B));
                    ap_predicate_pred2142_state21 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_B));
                    ap_predicate_pred2146_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_B));
                    ap_predicate_pred2146_state21 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_B));
                    ap_predicate_pred2155_state20 <= (patternId_val_read_reg_4812 = ap_const_lv8_9);
                    ap_predicate_pred2155_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_9);
                    ap_predicate_pred2156_state20 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_9));
                    ap_predicate_pred2156_state21 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_9));
                    ap_predicate_pred2160_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_9));
                    ap_predicate_pred2160_state21 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_9));
                    ap_predicate_pred2168_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_8));
                    ap_predicate_pred2173_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_7));
                    ap_predicate_pred2178_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_6));
                    ap_predicate_pred2183_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_5));
                    ap_predicate_pred2188_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_4));
                    ap_predicate_pred2195_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_1);
                    ap_predicate_pred2211_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_2);
                    ap_predicate_pred2215_state20 <= ((patternId_val_read_reg_4812 = ap_const_lv8_2) and (icmp_ln1095_reg_4987_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter17_reg = ap_const_lv1_1));
                    ap_predicate_pred2221_state20 <= ((patternId_val_read_reg_4812 = ap_const_lv8_2) and (icmp_ln1095_reg_4987_pp0_iter17_reg = ap_const_lv1_1));
                    ap_predicate_pred2242_state19 <= ((patternId_val_read_reg_4812 = ap_const_lv8_9) and (icmp_ln1250_reg_5026_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred2248_state19 <= ((patternId_val_read_reg_4812 = ap_const_lv8_9) and (icmp_ln1072_reg_4920_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2267_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4979_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4983_pp0_iter3_reg));
                    ap_predicate_pred2273_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4979_pp0_iter3_reg = ap_const_lv1_1));
                    ap_predicate_pred2291_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2295_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_reg_5018_pp0_iter15_reg) and (icmp_ln1381_reg_4975_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2301_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (icmp_ln1381_reg_4975_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2317_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (icmp_ln1405_reg_5022_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2333_state20 <= (patternId_val_read_reg_4812 = ap_const_lv8_E);
                    ap_predicate_pred2333_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_E);
                    ap_predicate_pred2346_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2350_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_reg_4999_pp0_iter15_reg) and (icmp_ln1563_reg_4959_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2356_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (icmp_ln1563_reg_4959_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2370_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (icmp_ln1586_reg_5003_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2386_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_11);
                    ap_predicate_pred2405_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_reg_4991_pp0_iter15_reg) and (icmp_ln1746_reg_4942_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2411_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (icmp_ln1746_reg_4942_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2425_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (icmp_ln1768_reg_4995_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2430_state18 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (icmp_ln1072_reg_4920_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2455_state21 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_13) and (cmp121_i_reg_4950_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2461_state21 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4812 = ap_const_lv8_13) and (cmp121_i_reg_4950_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2468_state21 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_13) and (cmp54_i_reg_4946_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2475_state21 <= ((cmp2_i236_read_reg_4794 = ap_const_lv1_1) and (patternId_val_read_reg_4812 = ap_const_lv8_13) and (cmp54_i_reg_4946_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2482_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_12);
                    ap_predicate_pred2490_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_10);
                    ap_predicate_pred2511_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_D));
                    ap_predicate_pred2521_state21 <= (((colorFormat_val_read_reg_4787 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_D)) or (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_7_reg_4897_pp0_iter18_reg = ap_const_lv1_0)));
                    ap_predicate_pred2530_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_7_reg_4897_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2539_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5030_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2545_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5030_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2553_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5030_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2559_state21 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5030_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2593_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val_read_reg_4812 = ap_const_lv8_8));
                    ap_predicate_pred2606_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val_read_reg_4812 = ap_const_lv8_7));
                    ap_predicate_pred2619_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val_read_reg_4812 = ap_const_lv8_6));
                    ap_predicate_pred2631_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val_read_reg_4812 = ap_const_lv8_5));
                    ap_predicate_pred2643_state21 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_0) and (patternId_val_read_reg_4812 = ap_const_lv8_4));
                    ap_predicate_pred2656_state21 <= (patternId_val_read_reg_4812 = ap_const_lv8_3);
                    ap_predicate_pred2766_state5 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4979_pp0_iter2_reg = ap_const_lv1_1));
                    ap_predicate_pred2776_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (icmp_ln1072_reg_4920_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2820_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (icmp_ln1381_reg_4975_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2881_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (icmp_ln1072_reg_4920_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2923_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (icmp_ln1563_reg_4959_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2939_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (icmp_ln1072_reg_4920_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2981_state17 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (icmp_ln1746_reg_4942_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred567_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (or_ln1494_reg_5030_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred572_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (or_ln1494_reg_5030_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred581_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_8) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred590_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_7) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred599_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_6) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred608_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_5) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred617_state19 <= (not((colorFormat_val_read_reg_4787 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4787 = ap_const_lv8_0)) and (patternId_val_read_reg_4812 = ap_const_lv8_4) and (icmp_ln565_reg_4893_pp0_iter16_reg = ap_const_lv1_0));
                b_2_reg_5235 <= b_2_fu_3016_p3;
                b_2_reg_5235_pp0_iter19_reg <= b_2_reg_5235;
                b_reg_5165 <= b_fu_2602_p3;
                b_reg_5165_pp0_iter16_reg <= b_reg_5165;
                b_reg_5165_pp0_iter17_reg <= b_reg_5165_pp0_iter16_reg;
                b_reg_5165_pp0_iter18_reg <= b_reg_5165_pp0_iter17_reg;
                cmp121_i_reg_4950_pp0_iter10_reg <= cmp121_i_reg_4950_pp0_iter9_reg;
                cmp121_i_reg_4950_pp0_iter11_reg <= cmp121_i_reg_4950_pp0_iter10_reg;
                cmp121_i_reg_4950_pp0_iter12_reg <= cmp121_i_reg_4950_pp0_iter11_reg;
                cmp121_i_reg_4950_pp0_iter13_reg <= cmp121_i_reg_4950_pp0_iter12_reg;
                cmp121_i_reg_4950_pp0_iter14_reg <= cmp121_i_reg_4950_pp0_iter13_reg;
                cmp121_i_reg_4950_pp0_iter15_reg <= cmp121_i_reg_4950_pp0_iter14_reg;
                cmp121_i_reg_4950_pp0_iter16_reg <= cmp121_i_reg_4950_pp0_iter15_reg;
                cmp121_i_reg_4950_pp0_iter17_reg <= cmp121_i_reg_4950_pp0_iter16_reg;
                cmp121_i_reg_4950_pp0_iter18_reg <= cmp121_i_reg_4950_pp0_iter17_reg;
                cmp121_i_reg_4950_pp0_iter2_reg <= cmp121_i_reg_4950_pp0_iter1_reg;
                cmp121_i_reg_4950_pp0_iter3_reg <= cmp121_i_reg_4950_pp0_iter2_reg;
                cmp121_i_reg_4950_pp0_iter4_reg <= cmp121_i_reg_4950_pp0_iter3_reg;
                cmp121_i_reg_4950_pp0_iter5_reg <= cmp121_i_reg_4950_pp0_iter4_reg;
                cmp121_i_reg_4950_pp0_iter6_reg <= cmp121_i_reg_4950_pp0_iter5_reg;
                cmp121_i_reg_4950_pp0_iter7_reg <= cmp121_i_reg_4950_pp0_iter6_reg;
                cmp121_i_reg_4950_pp0_iter8_reg <= cmp121_i_reg_4950_pp0_iter7_reg;
                cmp121_i_reg_4950_pp0_iter9_reg <= cmp121_i_reg_4950_pp0_iter8_reg;
                cmp54_i_reg_4946_pp0_iter10_reg <= cmp54_i_reg_4946_pp0_iter9_reg;
                cmp54_i_reg_4946_pp0_iter11_reg <= cmp54_i_reg_4946_pp0_iter10_reg;
                cmp54_i_reg_4946_pp0_iter12_reg <= cmp54_i_reg_4946_pp0_iter11_reg;
                cmp54_i_reg_4946_pp0_iter13_reg <= cmp54_i_reg_4946_pp0_iter12_reg;
                cmp54_i_reg_4946_pp0_iter14_reg <= cmp54_i_reg_4946_pp0_iter13_reg;
                cmp54_i_reg_4946_pp0_iter15_reg <= cmp54_i_reg_4946_pp0_iter14_reg;
                cmp54_i_reg_4946_pp0_iter16_reg <= cmp54_i_reg_4946_pp0_iter15_reg;
                cmp54_i_reg_4946_pp0_iter17_reg <= cmp54_i_reg_4946_pp0_iter16_reg;
                cmp54_i_reg_4946_pp0_iter18_reg <= cmp54_i_reg_4946_pp0_iter17_reg;
                cmp54_i_reg_4946_pp0_iter2_reg <= cmp54_i_reg_4946_pp0_iter1_reg;
                cmp54_i_reg_4946_pp0_iter3_reg <= cmp54_i_reg_4946_pp0_iter2_reg;
                cmp54_i_reg_4946_pp0_iter4_reg <= cmp54_i_reg_4946_pp0_iter3_reg;
                cmp54_i_reg_4946_pp0_iter5_reg <= cmp54_i_reg_4946_pp0_iter4_reg;
                cmp54_i_reg_4946_pp0_iter6_reg <= cmp54_i_reg_4946_pp0_iter5_reg;
                cmp54_i_reg_4946_pp0_iter7_reg <= cmp54_i_reg_4946_pp0_iter6_reg;
                cmp54_i_reg_4946_pp0_iter8_reg <= cmp54_i_reg_4946_pp0_iter7_reg;
                cmp54_i_reg_4946_pp0_iter9_reg <= cmp54_i_reg_4946_pp0_iter8_reg;
                g_2_reg_5360 <= g_2_fu_3231_p3;
                g_reg_5160 <= g_fu_2577_p3;
                g_reg_5160_pp0_iter16_reg <= g_reg_5160;
                g_reg_5160_pp0_iter17_reg <= g_reg_5160_pp0_iter16_reg;
                g_reg_5160_pp0_iter18_reg <= g_reg_5160_pp0_iter17_reg;
                icmp_ln1072_reg_4920_pp0_iter10_reg <= icmp_ln1072_reg_4920_pp0_iter9_reg;
                icmp_ln1072_reg_4920_pp0_iter11_reg <= icmp_ln1072_reg_4920_pp0_iter10_reg;
                icmp_ln1072_reg_4920_pp0_iter12_reg <= icmp_ln1072_reg_4920_pp0_iter11_reg;
                icmp_ln1072_reg_4920_pp0_iter13_reg <= icmp_ln1072_reg_4920_pp0_iter12_reg;
                icmp_ln1072_reg_4920_pp0_iter14_reg <= icmp_ln1072_reg_4920_pp0_iter13_reg;
                icmp_ln1072_reg_4920_pp0_iter15_reg <= icmp_ln1072_reg_4920_pp0_iter14_reg;
                icmp_ln1072_reg_4920_pp0_iter16_reg <= icmp_ln1072_reg_4920_pp0_iter15_reg;
                icmp_ln1072_reg_4920_pp0_iter17_reg <= icmp_ln1072_reg_4920_pp0_iter16_reg;
                icmp_ln1072_reg_4920_pp0_iter18_reg <= icmp_ln1072_reg_4920_pp0_iter17_reg;
                icmp_ln1072_reg_4920_pp0_iter19_reg <= icmp_ln1072_reg_4920_pp0_iter18_reg;
                icmp_ln1072_reg_4920_pp0_iter2_reg <= icmp_ln1072_reg_4920_pp0_iter1_reg;
                icmp_ln1072_reg_4920_pp0_iter3_reg <= icmp_ln1072_reg_4920_pp0_iter2_reg;
                icmp_ln1072_reg_4920_pp0_iter4_reg <= icmp_ln1072_reg_4920_pp0_iter3_reg;
                icmp_ln1072_reg_4920_pp0_iter5_reg <= icmp_ln1072_reg_4920_pp0_iter4_reg;
                icmp_ln1072_reg_4920_pp0_iter6_reg <= icmp_ln1072_reg_4920_pp0_iter5_reg;
                icmp_ln1072_reg_4920_pp0_iter7_reg <= icmp_ln1072_reg_4920_pp0_iter6_reg;
                icmp_ln1072_reg_4920_pp0_iter8_reg <= icmp_ln1072_reg_4920_pp0_iter7_reg;
                icmp_ln1072_reg_4920_pp0_iter9_reg <= icmp_ln1072_reg_4920_pp0_iter8_reg;
                icmp_ln1095_reg_4987_pp0_iter10_reg <= icmp_ln1095_reg_4987_pp0_iter9_reg;
                icmp_ln1095_reg_4987_pp0_iter11_reg <= icmp_ln1095_reg_4987_pp0_iter10_reg;
                icmp_ln1095_reg_4987_pp0_iter12_reg <= icmp_ln1095_reg_4987_pp0_iter11_reg;
                icmp_ln1095_reg_4987_pp0_iter13_reg <= icmp_ln1095_reg_4987_pp0_iter12_reg;
                icmp_ln1095_reg_4987_pp0_iter14_reg <= icmp_ln1095_reg_4987_pp0_iter13_reg;
                icmp_ln1095_reg_4987_pp0_iter15_reg <= icmp_ln1095_reg_4987_pp0_iter14_reg;
                icmp_ln1095_reg_4987_pp0_iter16_reg <= icmp_ln1095_reg_4987_pp0_iter15_reg;
                icmp_ln1095_reg_4987_pp0_iter17_reg <= icmp_ln1095_reg_4987_pp0_iter16_reg;
                icmp_ln1095_reg_4987_pp0_iter2_reg <= icmp_ln1095_reg_4987_pp0_iter1_reg;
                icmp_ln1095_reg_4987_pp0_iter3_reg <= icmp_ln1095_reg_4987_pp0_iter2_reg;
                icmp_ln1095_reg_4987_pp0_iter4_reg <= icmp_ln1095_reg_4987_pp0_iter3_reg;
                icmp_ln1095_reg_4987_pp0_iter5_reg <= icmp_ln1095_reg_4987_pp0_iter4_reg;
                icmp_ln1095_reg_4987_pp0_iter6_reg <= icmp_ln1095_reg_4987_pp0_iter5_reg;
                icmp_ln1095_reg_4987_pp0_iter7_reg <= icmp_ln1095_reg_4987_pp0_iter6_reg;
                icmp_ln1095_reg_4987_pp0_iter8_reg <= icmp_ln1095_reg_4987_pp0_iter7_reg;
                icmp_ln1095_reg_4987_pp0_iter9_reg <= icmp_ln1095_reg_4987_pp0_iter8_reg;
                icmp_ln1250_reg_5026_pp0_iter10_reg <= icmp_ln1250_reg_5026_pp0_iter9_reg;
                icmp_ln1250_reg_5026_pp0_iter11_reg <= icmp_ln1250_reg_5026_pp0_iter10_reg;
                icmp_ln1250_reg_5026_pp0_iter12_reg <= icmp_ln1250_reg_5026_pp0_iter11_reg;
                icmp_ln1250_reg_5026_pp0_iter13_reg <= icmp_ln1250_reg_5026_pp0_iter12_reg;
                icmp_ln1250_reg_5026_pp0_iter14_reg <= icmp_ln1250_reg_5026_pp0_iter13_reg;
                icmp_ln1250_reg_5026_pp0_iter15_reg <= icmp_ln1250_reg_5026_pp0_iter14_reg;
                icmp_ln1250_reg_5026_pp0_iter16_reg <= icmp_ln1250_reg_5026_pp0_iter15_reg;
                icmp_ln1250_reg_5026_pp0_iter2_reg <= icmp_ln1250_reg_5026;
                icmp_ln1250_reg_5026_pp0_iter3_reg <= icmp_ln1250_reg_5026_pp0_iter2_reg;
                icmp_ln1250_reg_5026_pp0_iter4_reg <= icmp_ln1250_reg_5026_pp0_iter3_reg;
                icmp_ln1250_reg_5026_pp0_iter5_reg <= icmp_ln1250_reg_5026_pp0_iter4_reg;
                icmp_ln1250_reg_5026_pp0_iter6_reg <= icmp_ln1250_reg_5026_pp0_iter5_reg;
                icmp_ln1250_reg_5026_pp0_iter7_reg <= icmp_ln1250_reg_5026_pp0_iter6_reg;
                icmp_ln1250_reg_5026_pp0_iter8_reg <= icmp_ln1250_reg_5026_pp0_iter7_reg;
                icmp_ln1250_reg_5026_pp0_iter9_reg <= icmp_ln1250_reg_5026_pp0_iter8_reg;
                icmp_ln1330_reg_4979_pp0_iter2_reg <= icmp_ln1330_reg_4979_pp0_iter1_reg;
                icmp_ln1330_reg_4979_pp0_iter3_reg <= icmp_ln1330_reg_4979_pp0_iter2_reg;
                icmp_ln1381_reg_4975_pp0_iter10_reg <= icmp_ln1381_reg_4975_pp0_iter9_reg;
                icmp_ln1381_reg_4975_pp0_iter11_reg <= icmp_ln1381_reg_4975_pp0_iter10_reg;
                icmp_ln1381_reg_4975_pp0_iter12_reg <= icmp_ln1381_reg_4975_pp0_iter11_reg;
                icmp_ln1381_reg_4975_pp0_iter13_reg <= icmp_ln1381_reg_4975_pp0_iter12_reg;
                icmp_ln1381_reg_4975_pp0_iter14_reg <= icmp_ln1381_reg_4975_pp0_iter13_reg;
                icmp_ln1381_reg_4975_pp0_iter15_reg <= icmp_ln1381_reg_4975_pp0_iter14_reg;
                icmp_ln1381_reg_4975_pp0_iter2_reg <= icmp_ln1381_reg_4975_pp0_iter1_reg;
                icmp_ln1381_reg_4975_pp0_iter3_reg <= icmp_ln1381_reg_4975_pp0_iter2_reg;
                icmp_ln1381_reg_4975_pp0_iter4_reg <= icmp_ln1381_reg_4975_pp0_iter3_reg;
                icmp_ln1381_reg_4975_pp0_iter5_reg <= icmp_ln1381_reg_4975_pp0_iter4_reg;
                icmp_ln1381_reg_4975_pp0_iter6_reg <= icmp_ln1381_reg_4975_pp0_iter5_reg;
                icmp_ln1381_reg_4975_pp0_iter7_reg <= icmp_ln1381_reg_4975_pp0_iter6_reg;
                icmp_ln1381_reg_4975_pp0_iter8_reg <= icmp_ln1381_reg_4975_pp0_iter7_reg;
                icmp_ln1381_reg_4975_pp0_iter9_reg <= icmp_ln1381_reg_4975_pp0_iter8_reg;
                icmp_ln1405_reg_5022_pp0_iter10_reg <= icmp_ln1405_reg_5022_pp0_iter9_reg;
                icmp_ln1405_reg_5022_pp0_iter11_reg <= icmp_ln1405_reg_5022_pp0_iter10_reg;
                icmp_ln1405_reg_5022_pp0_iter12_reg <= icmp_ln1405_reg_5022_pp0_iter11_reg;
                icmp_ln1405_reg_5022_pp0_iter13_reg <= icmp_ln1405_reg_5022_pp0_iter12_reg;
                icmp_ln1405_reg_5022_pp0_iter14_reg <= icmp_ln1405_reg_5022_pp0_iter13_reg;
                icmp_ln1405_reg_5022_pp0_iter15_reg <= icmp_ln1405_reg_5022_pp0_iter14_reg;
                icmp_ln1405_reg_5022_pp0_iter2_reg <= icmp_ln1405_reg_5022;
                icmp_ln1405_reg_5022_pp0_iter3_reg <= icmp_ln1405_reg_5022_pp0_iter2_reg;
                icmp_ln1405_reg_5022_pp0_iter4_reg <= icmp_ln1405_reg_5022_pp0_iter3_reg;
                icmp_ln1405_reg_5022_pp0_iter5_reg <= icmp_ln1405_reg_5022_pp0_iter4_reg;
                icmp_ln1405_reg_5022_pp0_iter6_reg <= icmp_ln1405_reg_5022_pp0_iter5_reg;
                icmp_ln1405_reg_5022_pp0_iter7_reg <= icmp_ln1405_reg_5022_pp0_iter6_reg;
                icmp_ln1405_reg_5022_pp0_iter8_reg <= icmp_ln1405_reg_5022_pp0_iter7_reg;
                icmp_ln1405_reg_5022_pp0_iter9_reg <= icmp_ln1405_reg_5022_pp0_iter8_reg;
                icmp_ln1563_reg_4959_pp0_iter10_reg <= icmp_ln1563_reg_4959_pp0_iter9_reg;
                icmp_ln1563_reg_4959_pp0_iter11_reg <= icmp_ln1563_reg_4959_pp0_iter10_reg;
                icmp_ln1563_reg_4959_pp0_iter12_reg <= icmp_ln1563_reg_4959_pp0_iter11_reg;
                icmp_ln1563_reg_4959_pp0_iter13_reg <= icmp_ln1563_reg_4959_pp0_iter12_reg;
                icmp_ln1563_reg_4959_pp0_iter14_reg <= icmp_ln1563_reg_4959_pp0_iter13_reg;
                icmp_ln1563_reg_4959_pp0_iter15_reg <= icmp_ln1563_reg_4959_pp0_iter14_reg;
                icmp_ln1563_reg_4959_pp0_iter2_reg <= icmp_ln1563_reg_4959_pp0_iter1_reg;
                icmp_ln1563_reg_4959_pp0_iter3_reg <= icmp_ln1563_reg_4959_pp0_iter2_reg;
                icmp_ln1563_reg_4959_pp0_iter4_reg <= icmp_ln1563_reg_4959_pp0_iter3_reg;
                icmp_ln1563_reg_4959_pp0_iter5_reg <= icmp_ln1563_reg_4959_pp0_iter4_reg;
                icmp_ln1563_reg_4959_pp0_iter6_reg <= icmp_ln1563_reg_4959_pp0_iter5_reg;
                icmp_ln1563_reg_4959_pp0_iter7_reg <= icmp_ln1563_reg_4959_pp0_iter6_reg;
                icmp_ln1563_reg_4959_pp0_iter8_reg <= icmp_ln1563_reg_4959_pp0_iter7_reg;
                icmp_ln1563_reg_4959_pp0_iter9_reg <= icmp_ln1563_reg_4959_pp0_iter8_reg;
                icmp_ln1586_reg_5003_pp0_iter10_reg <= icmp_ln1586_reg_5003_pp0_iter9_reg;
                icmp_ln1586_reg_5003_pp0_iter11_reg <= icmp_ln1586_reg_5003_pp0_iter10_reg;
                icmp_ln1586_reg_5003_pp0_iter12_reg <= icmp_ln1586_reg_5003_pp0_iter11_reg;
                icmp_ln1586_reg_5003_pp0_iter13_reg <= icmp_ln1586_reg_5003_pp0_iter12_reg;
                icmp_ln1586_reg_5003_pp0_iter14_reg <= icmp_ln1586_reg_5003_pp0_iter13_reg;
                icmp_ln1586_reg_5003_pp0_iter15_reg <= icmp_ln1586_reg_5003_pp0_iter14_reg;
                icmp_ln1586_reg_5003_pp0_iter2_reg <= icmp_ln1586_reg_5003;
                icmp_ln1586_reg_5003_pp0_iter3_reg <= icmp_ln1586_reg_5003_pp0_iter2_reg;
                icmp_ln1586_reg_5003_pp0_iter4_reg <= icmp_ln1586_reg_5003_pp0_iter3_reg;
                icmp_ln1586_reg_5003_pp0_iter5_reg <= icmp_ln1586_reg_5003_pp0_iter4_reg;
                icmp_ln1586_reg_5003_pp0_iter6_reg <= icmp_ln1586_reg_5003_pp0_iter5_reg;
                icmp_ln1586_reg_5003_pp0_iter7_reg <= icmp_ln1586_reg_5003_pp0_iter6_reg;
                icmp_ln1586_reg_5003_pp0_iter8_reg <= icmp_ln1586_reg_5003_pp0_iter7_reg;
                icmp_ln1586_reg_5003_pp0_iter9_reg <= icmp_ln1586_reg_5003_pp0_iter8_reg;
                icmp_ln1629_reg_4954_pp0_iter10_reg <= icmp_ln1629_reg_4954_pp0_iter9_reg;
                icmp_ln1629_reg_4954_pp0_iter11_reg <= icmp_ln1629_reg_4954_pp0_iter10_reg;
                icmp_ln1629_reg_4954_pp0_iter12_reg <= icmp_ln1629_reg_4954_pp0_iter11_reg;
                icmp_ln1629_reg_4954_pp0_iter13_reg <= icmp_ln1629_reg_4954_pp0_iter12_reg;
                icmp_ln1629_reg_4954_pp0_iter14_reg <= icmp_ln1629_reg_4954_pp0_iter13_reg;
                icmp_ln1629_reg_4954_pp0_iter15_reg <= icmp_ln1629_reg_4954_pp0_iter14_reg;
                icmp_ln1629_reg_4954_pp0_iter16_reg <= icmp_ln1629_reg_4954_pp0_iter15_reg;
                icmp_ln1629_reg_4954_pp0_iter17_reg <= icmp_ln1629_reg_4954_pp0_iter16_reg;
                icmp_ln1629_reg_4954_pp0_iter18_reg <= icmp_ln1629_reg_4954_pp0_iter17_reg;
                icmp_ln1629_reg_4954_pp0_iter19_reg <= icmp_ln1629_reg_4954_pp0_iter18_reg;
                icmp_ln1629_reg_4954_pp0_iter2_reg <= icmp_ln1629_reg_4954_pp0_iter1_reg;
                icmp_ln1629_reg_4954_pp0_iter3_reg <= icmp_ln1629_reg_4954_pp0_iter2_reg;
                icmp_ln1629_reg_4954_pp0_iter4_reg <= icmp_ln1629_reg_4954_pp0_iter3_reg;
                icmp_ln1629_reg_4954_pp0_iter5_reg <= icmp_ln1629_reg_4954_pp0_iter4_reg;
                icmp_ln1629_reg_4954_pp0_iter6_reg <= icmp_ln1629_reg_4954_pp0_iter5_reg;
                icmp_ln1629_reg_4954_pp0_iter7_reg <= icmp_ln1629_reg_4954_pp0_iter6_reg;
                icmp_ln1629_reg_4954_pp0_iter8_reg <= icmp_ln1629_reg_4954_pp0_iter7_reg;
                icmp_ln1629_reg_4954_pp0_iter9_reg <= icmp_ln1629_reg_4954_pp0_iter8_reg;
                icmp_ln1746_reg_4942_pp0_iter10_reg <= icmp_ln1746_reg_4942_pp0_iter9_reg;
                icmp_ln1746_reg_4942_pp0_iter11_reg <= icmp_ln1746_reg_4942_pp0_iter10_reg;
                icmp_ln1746_reg_4942_pp0_iter12_reg <= icmp_ln1746_reg_4942_pp0_iter11_reg;
                icmp_ln1746_reg_4942_pp0_iter13_reg <= icmp_ln1746_reg_4942_pp0_iter12_reg;
                icmp_ln1746_reg_4942_pp0_iter14_reg <= icmp_ln1746_reg_4942_pp0_iter13_reg;
                icmp_ln1746_reg_4942_pp0_iter15_reg <= icmp_ln1746_reg_4942_pp0_iter14_reg;
                icmp_ln1746_reg_4942_pp0_iter2_reg <= icmp_ln1746_reg_4942_pp0_iter1_reg;
                icmp_ln1746_reg_4942_pp0_iter3_reg <= icmp_ln1746_reg_4942_pp0_iter2_reg;
                icmp_ln1746_reg_4942_pp0_iter4_reg <= icmp_ln1746_reg_4942_pp0_iter3_reg;
                icmp_ln1746_reg_4942_pp0_iter5_reg <= icmp_ln1746_reg_4942_pp0_iter4_reg;
                icmp_ln1746_reg_4942_pp0_iter6_reg <= icmp_ln1746_reg_4942_pp0_iter5_reg;
                icmp_ln1746_reg_4942_pp0_iter7_reg <= icmp_ln1746_reg_4942_pp0_iter6_reg;
                icmp_ln1746_reg_4942_pp0_iter8_reg <= icmp_ln1746_reg_4942_pp0_iter7_reg;
                icmp_ln1746_reg_4942_pp0_iter9_reg <= icmp_ln1746_reg_4942_pp0_iter8_reg;
                icmp_ln1768_reg_4995_pp0_iter10_reg <= icmp_ln1768_reg_4995_pp0_iter9_reg;
                icmp_ln1768_reg_4995_pp0_iter11_reg <= icmp_ln1768_reg_4995_pp0_iter10_reg;
                icmp_ln1768_reg_4995_pp0_iter12_reg <= icmp_ln1768_reg_4995_pp0_iter11_reg;
                icmp_ln1768_reg_4995_pp0_iter13_reg <= icmp_ln1768_reg_4995_pp0_iter12_reg;
                icmp_ln1768_reg_4995_pp0_iter14_reg <= icmp_ln1768_reg_4995_pp0_iter13_reg;
                icmp_ln1768_reg_4995_pp0_iter15_reg <= icmp_ln1768_reg_4995_pp0_iter14_reg;
                icmp_ln1768_reg_4995_pp0_iter2_reg <= icmp_ln1768_reg_4995;
                icmp_ln1768_reg_4995_pp0_iter3_reg <= icmp_ln1768_reg_4995_pp0_iter2_reg;
                icmp_ln1768_reg_4995_pp0_iter4_reg <= icmp_ln1768_reg_4995_pp0_iter3_reg;
                icmp_ln1768_reg_4995_pp0_iter5_reg <= icmp_ln1768_reg_4995_pp0_iter4_reg;
                icmp_ln1768_reg_4995_pp0_iter6_reg <= icmp_ln1768_reg_4995_pp0_iter5_reg;
                icmp_ln1768_reg_4995_pp0_iter7_reg <= icmp_ln1768_reg_4995_pp0_iter6_reg;
                icmp_ln1768_reg_4995_pp0_iter8_reg <= icmp_ln1768_reg_4995_pp0_iter7_reg;
                icmp_ln1768_reg_4995_pp0_iter9_reg <= icmp_ln1768_reg_4995_pp0_iter8_reg;
                icmp_ln565_reg_4893_pp0_iter10_reg <= icmp_ln565_reg_4893_pp0_iter9_reg;
                icmp_ln565_reg_4893_pp0_iter11_reg <= icmp_ln565_reg_4893_pp0_iter10_reg;
                icmp_ln565_reg_4893_pp0_iter12_reg <= icmp_ln565_reg_4893_pp0_iter11_reg;
                icmp_ln565_reg_4893_pp0_iter13_reg <= icmp_ln565_reg_4893_pp0_iter12_reg;
                icmp_ln565_reg_4893_pp0_iter14_reg <= icmp_ln565_reg_4893_pp0_iter13_reg;
                icmp_ln565_reg_4893_pp0_iter15_reg <= icmp_ln565_reg_4893_pp0_iter14_reg;
                icmp_ln565_reg_4893_pp0_iter16_reg <= icmp_ln565_reg_4893_pp0_iter15_reg;
                icmp_ln565_reg_4893_pp0_iter17_reg <= icmp_ln565_reg_4893_pp0_iter16_reg;
                icmp_ln565_reg_4893_pp0_iter18_reg <= icmp_ln565_reg_4893_pp0_iter17_reg;
                icmp_ln565_reg_4893_pp0_iter19_reg <= icmp_ln565_reg_4893_pp0_iter18_reg;
                icmp_ln565_reg_4893_pp0_iter2_reg <= icmp_ln565_reg_4893_pp0_iter1_reg;
                icmp_ln565_reg_4893_pp0_iter3_reg <= icmp_ln565_reg_4893_pp0_iter2_reg;
                icmp_ln565_reg_4893_pp0_iter4_reg <= icmp_ln565_reg_4893_pp0_iter3_reg;
                icmp_ln565_reg_4893_pp0_iter5_reg <= icmp_ln565_reg_4893_pp0_iter4_reg;
                icmp_ln565_reg_4893_pp0_iter6_reg <= icmp_ln565_reg_4893_pp0_iter5_reg;
                icmp_ln565_reg_4893_pp0_iter7_reg <= icmp_ln565_reg_4893_pp0_iter6_reg;
                icmp_ln565_reg_4893_pp0_iter8_reg <= icmp_ln565_reg_4893_pp0_iter7_reg;
                icmp_ln565_reg_4893_pp0_iter9_reg <= icmp_ln565_reg_4893_pp0_iter8_reg;
                lshr_ln3_reg_5044 <= lshr_ln3_fu_2301_p1(15 downto 5);
                lshr_ln3_reg_5044_pp0_iter10_reg <= lshr_ln3_reg_5044_pp0_iter9_reg;
                lshr_ln3_reg_5044_pp0_iter11_reg <= lshr_ln3_reg_5044_pp0_iter10_reg;
                lshr_ln3_reg_5044_pp0_iter12_reg <= lshr_ln3_reg_5044_pp0_iter11_reg;
                lshr_ln3_reg_5044_pp0_iter13_reg <= lshr_ln3_reg_5044_pp0_iter12_reg;
                lshr_ln3_reg_5044_pp0_iter14_reg <= lshr_ln3_reg_5044_pp0_iter13_reg;
                lshr_ln3_reg_5044_pp0_iter8_reg <= lshr_ln3_reg_5044;
                lshr_ln3_reg_5044_pp0_iter9_reg <= lshr_ln3_reg_5044_pp0_iter8_reg;
                mul_ln1356_reg_5248 <= grp_fu_2887_p2;
                mul_ln1356_reg_5248_pp0_iter19_reg <= mul_ln1356_reg_5248;
                or_ln1494_reg_5030 <= or_ln1494_fu_2193_p2;
                or_ln1494_reg_5030_pp0_iter10_reg <= or_ln1494_reg_5030_pp0_iter9_reg;
                or_ln1494_reg_5030_pp0_iter11_reg <= or_ln1494_reg_5030_pp0_iter10_reg;
                or_ln1494_reg_5030_pp0_iter12_reg <= or_ln1494_reg_5030_pp0_iter11_reg;
                or_ln1494_reg_5030_pp0_iter13_reg <= or_ln1494_reg_5030_pp0_iter12_reg;
                or_ln1494_reg_5030_pp0_iter14_reg <= or_ln1494_reg_5030_pp0_iter13_reg;
                or_ln1494_reg_5030_pp0_iter15_reg <= or_ln1494_reg_5030_pp0_iter14_reg;
                or_ln1494_reg_5030_pp0_iter16_reg <= or_ln1494_reg_5030_pp0_iter15_reg;
                or_ln1494_reg_5030_pp0_iter17_reg <= or_ln1494_reg_5030_pp0_iter16_reg;
                or_ln1494_reg_5030_pp0_iter18_reg <= or_ln1494_reg_5030_pp0_iter17_reg;
                or_ln1494_reg_5030_pp0_iter3_reg <= or_ln1494_reg_5030;
                or_ln1494_reg_5030_pp0_iter4_reg <= or_ln1494_reg_5030_pp0_iter3_reg;
                or_ln1494_reg_5030_pp0_iter5_reg <= or_ln1494_reg_5030_pp0_iter4_reg;
                or_ln1494_reg_5030_pp0_iter6_reg <= or_ln1494_reg_5030_pp0_iter5_reg;
                or_ln1494_reg_5030_pp0_iter7_reg <= or_ln1494_reg_5030_pp0_iter6_reg;
                or_ln1494_reg_5030_pp0_iter8_reg <= or_ln1494_reg_5030_pp0_iter7_reg;
                or_ln1494_reg_5030_pp0_iter9_reg <= or_ln1494_reg_5030_pp0_iter8_reg;
                r_reg_5154 <= r_fu_2552_p3;
                r_reg_5154_pp0_iter16_reg <= r_reg_5154;
                r_reg_5154_pp0_iter17_reg <= r_reg_5154_pp0_iter16_reg;
                r_reg_5154_pp0_iter18_reg <= r_reg_5154_pp0_iter17_reg;
                r_reg_5154_pp0_iter19_reg <= r_reg_5154_pp0_iter18_reg;
                select_ln1532_reg_5349 <= select_ln1532_fu_3153_p3;
                sub_ln1356_1_reg_5406 <= sub_ln1356_1_fu_3272_p2;
                tmp_10_reg_5054 <= mul_ln1285_fu_2332_p2(22 downto 14);
                tmp_17_reg_5059 <= mul_ln1289_fu_2351_p2(22 downto 14);
                tmp_3_reg_5144 <= tmp_3_fu_2459_p13;
                tmp_4_reg_5149 <= tmp_4_fu_2507_p13;
                tmp_8_reg_5049 <= mul_ln1281_fu_2313_p2(22 downto 14);
                tmp_reg_5139 <= tmp_fu_2411_p13;
                tpgSinTableArray_load_reg_5195 <= tpgSinTableArray_q0;
                trunc_ln1356_reg_5254 <= trunc_ln1356_fu_3057_p1;
                trunc_ln565_11_reg_4914_pp0_iter10_reg <= trunc_ln565_11_reg_4914_pp0_iter9_reg;
                trunc_ln565_11_reg_4914_pp0_iter11_reg <= trunc_ln565_11_reg_4914_pp0_iter10_reg;
                trunc_ln565_11_reg_4914_pp0_iter2_reg <= trunc_ln565_11_reg_4914_pp0_iter1_reg;
                trunc_ln565_11_reg_4914_pp0_iter3_reg <= trunc_ln565_11_reg_4914_pp0_iter2_reg;
                trunc_ln565_11_reg_4914_pp0_iter4_reg <= trunc_ln565_11_reg_4914_pp0_iter3_reg;
                trunc_ln565_11_reg_4914_pp0_iter5_reg <= trunc_ln565_11_reg_4914_pp0_iter4_reg;
                trunc_ln565_11_reg_4914_pp0_iter6_reg <= trunc_ln565_11_reg_4914_pp0_iter5_reg;
                trunc_ln565_11_reg_4914_pp0_iter7_reg <= trunc_ln565_11_reg_4914_pp0_iter6_reg;
                trunc_ln565_11_reg_4914_pp0_iter8_reg <= trunc_ln565_11_reg_4914_pp0_iter7_reg;
                trunc_ln565_11_reg_4914_pp0_iter9_reg <= trunc_ln565_11_reg_4914_pp0_iter8_reg;
                trunc_ln565_7_reg_4897_pp0_iter10_reg <= trunc_ln565_7_reg_4897_pp0_iter9_reg;
                trunc_ln565_7_reg_4897_pp0_iter11_reg <= trunc_ln565_7_reg_4897_pp0_iter10_reg;
                trunc_ln565_7_reg_4897_pp0_iter12_reg <= trunc_ln565_7_reg_4897_pp0_iter11_reg;
                trunc_ln565_7_reg_4897_pp0_iter13_reg <= trunc_ln565_7_reg_4897_pp0_iter12_reg;
                trunc_ln565_7_reg_4897_pp0_iter14_reg <= trunc_ln565_7_reg_4897_pp0_iter13_reg;
                trunc_ln565_7_reg_4897_pp0_iter15_reg <= trunc_ln565_7_reg_4897_pp0_iter14_reg;
                trunc_ln565_7_reg_4897_pp0_iter16_reg <= trunc_ln565_7_reg_4897_pp0_iter15_reg;
                trunc_ln565_7_reg_4897_pp0_iter17_reg <= trunc_ln565_7_reg_4897_pp0_iter16_reg;
                trunc_ln565_7_reg_4897_pp0_iter18_reg <= trunc_ln565_7_reg_4897_pp0_iter17_reg;
                trunc_ln565_7_reg_4897_pp0_iter19_reg <= trunc_ln565_7_reg_4897_pp0_iter18_reg;
                trunc_ln565_7_reg_4897_pp0_iter2_reg <= trunc_ln565_7_reg_4897_pp0_iter1_reg;
                trunc_ln565_7_reg_4897_pp0_iter3_reg <= trunc_ln565_7_reg_4897_pp0_iter2_reg;
                trunc_ln565_7_reg_4897_pp0_iter4_reg <= trunc_ln565_7_reg_4897_pp0_iter3_reg;
                trunc_ln565_7_reg_4897_pp0_iter5_reg <= trunc_ln565_7_reg_4897_pp0_iter4_reg;
                trunc_ln565_7_reg_4897_pp0_iter6_reg <= trunc_ln565_7_reg_4897_pp0_iter5_reg;
                trunc_ln565_7_reg_4897_pp0_iter7_reg <= trunc_ln565_7_reg_4897_pp0_iter6_reg;
                trunc_ln565_7_reg_4897_pp0_iter8_reg <= trunc_ln565_7_reg_4897_pp0_iter7_reg;
                trunc_ln565_7_reg_4897_pp0_iter9_reg <= trunc_ln565_7_reg_4897_pp0_iter8_reg;
                    zext_ln1302_1_reg_5178(7 downto 0) <= zext_ln1302_1_fu_2614_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3741_p3;
                gSerie <= lfsr_g_1_fu_3705_p3;
                rSerie <= lfsr_r_1_fu_3669_p3;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_4865(11) <= '0';
    zext_ln1084_cast_reg_4870(15 downto 8) <= "00000000";
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875(7 downto 5) <= "000";
    conv2_i_i_i248_cast_cast_cast_reg_4887(7 downto 5) <= "000";
    zext_ln1302_1_reg_5178(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_2931_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_3119_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_4537_p2 <= std_logic_vector(unsigned(select_ln1072_fu_4524_p3) + unsigned(ap_const_lv8_1));
    add_ln1101_fu_3317_p2 <= std_logic_vector(unsigned(trunc_ln565_9_fu_3115_p1) + unsigned(ap_const_lv8_1));
    add_ln1250_fu_2157_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_2153_p1) + unsigned(ap_const_lv12_1));
    add_ln1257_fu_3069_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_2897_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2535_p2 <= std_logic_vector(unsigned(tmp_reg_5139) + unsigned(ap_const_lv9_80));
    add_ln1285_fu_2560_p2 <= std_logic_vector(unsigned(tmp_3_reg_5144) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_2585_p2 <= std_logic_vector(unsigned(tmp_4_reg_5149) + unsigned(ap_const_lv9_80));
    add_ln1303_2_fu_3199_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_3196_p1) + unsigned(zext_ln1303_fu_3192_p1));
    add_ln1304_2_fu_2984_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_2977_p1) + signed(zext_ln1304_1_fu_2974_p1));
    add_ln1304_3_fu_2980_p1 <= grp_fu_4651_p3;
    add_ln1304_3_fu_2980_p2 <= std_logic_vector(signed(grp_fu_4661_p3) + signed(add_ln1304_3_fu_2980_p1));
    add_ln1341_fu_2227_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2239_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(ZplateVerContDelta_val));
    add_ln1359_fu_4198_p2 <= std_logic_vector(unsigned(select_ln1356_fu_4191_p3) + unsigned(ap_const_lv8_90));
    add_ln1388_fu_2105_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_2828_p2 <= std_logic_vector(unsigned(trunc_ln565_6_fu_2698_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_2137_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_2856_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_2690_p1) + unsigned(ap_const_lv3_1));
    add_ln1449_fu_1725_p2 <= std_logic_vector(unsigned(height_val_cast23_cast_fu_1519_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1461_fu_1999_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2069_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1533_fu_3149_p2 <= std_logic_vector(unsigned(rampStart_1) + unsigned(empty));
    add_ln1545_fu_3160_p2 <= std_logic_vector(unsigned(select_ln1532_fu_3153_p3) + unsigned(ap_const_lv8_1));
    add_ln1570_fu_1937_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_2762_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_1969_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_2786_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_2686_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_3588_p2 <= std_logic_vector(unsigned(select_ln1629_fu_3508_p3) + unsigned(ap_const_lv16_1));
    add_ln1753_fu_1859_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_1897_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_1875_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_1885_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_2730_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_2682_p1) + unsigned(ap_const_lv3_1));
    add_ln549_1_fu_1623_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1607_p1) + unsigned(ap_const_lv11_2AA));
    add_ln549_fu_1617_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1607_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1589_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln573_fu_2278_p2 <= std_logic_vector(unsigned(phi_mul_fu_472) + unsigned(ZplateHorContStart_val));
    and_ln1337_fu_1809_p2 <= (icmp_ln1072_fu_1611_p2 and cmp12_i);
    and_ln1386_fu_2094_p2 <= (icmp_ln1386_fu_2089_p2 and icmp_ln1072_reg_4920);
    and_ln1449_fu_1737_p2 <= (icmp_ln1449_1_fu_1731_p2 and icmp_ln1072_fu_1611_p2);
    and_ln1454_fu_1994_p2 <= (icmp_ln1454_fu_1989_p2 and icmp_ln1072_reg_4920);
    and_ln1568_fu_1926_p2 <= (icmp_ln1568_fu_1921_p2 and icmp_ln1072_reg_4920);
    and_ln1661_fu_3576_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg and icmp);
    and_ln1751_fu_1848_p2 <= (icmp_ln1751_fu_1842_p2 and icmp_ln1072_reg_4920);
    and_ln1801_fu_3362_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg and cmp136_i_fu_3357_p2);
    and_ln1862_fu_3767_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg and icmp);
    and_ln565_1_fu_4127_p2 <= (xor_ln565_1_fu_4122_p2 and grp_fu_1499_p2);
    and_ln565_2_fu_3878_p2 <= (xor_ln565_2_fu_3873_p2 and grp_fu_1499_p2);
    and_ln565_fu_4256_p2 <= (xor_ln565_fu_4251_p2 and grp_fu_1499_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp114_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp114 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp269_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp269 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call5));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_state22_pp0_stage0_iter21_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_1809_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1809 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1900_assign_proc : process(patternId_val, colorFormat_val_read_reg_4787, icmp_ln565_reg_4893_pp0_iter1_reg, or_ln1494_fu_2193_p2)
    begin
                ap_condition_1900 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2193_p2 = ap_const_lv1_0) and (icmp_ln565_reg_4893_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1924_assign_proc : process(patternId_val, colorFormat_val_read_reg_4787, icmp_ln565_reg_4893_pp0_iter1_reg, or_ln1494_fu_2193_p2)
    begin
                ap_condition_1924 <= ((colorFormat_val_read_reg_4787 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2193_p2 = ap_const_lv1_1) and (icmp_ln565_reg_4893_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1950_assign_proc : process(icmp_ln565_fu_1583_p2, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_1950 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_8) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1975_assign_proc : process(icmp_ln565_fu_1583_p2, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_1975 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_7) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2000_assign_proc : process(icmp_ln565_fu_1583_p2, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_2000 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_6) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2025_assign_proc : process(icmp_ln565_fu_1583_p2, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_2025 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_5) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2050_assign_proc : process(icmp_ln565_fu_1583_p2, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_2050 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_4) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4535_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1250_fu_2163_p2)
    begin
                ap_condition_4535 <= ((patternId_val_read_reg_4812 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_2163_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4539_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1250_fu_2163_p2)
    begin
                ap_condition_4539 <= ((patternId_val_read_reg_4812 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_2163_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4544_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1072_fu_1611_p2)
    begin
                ap_condition_4544 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4549_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1405_fu_2121_p2)
    begin
                ap_condition_4549 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_2121_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4553_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1405_fu_2121_p2)
    begin
                ap_condition_4553 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_2121_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4558_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1072_fu_1611_p2)
    begin
                ap_condition_4558 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4563_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1586_fu_1953_p2)
    begin
                ap_condition_4563 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1586_fu_1953_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4567_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1586_fu_1953_p2)
    begin
                ap_condition_4567 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1586_fu_1953_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4572_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1072_fu_1611_p2)
    begin
                ap_condition_4572 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4579_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_4893, icmp_ln1072_reg_4920, icmp_ln1473_reg_4971, icmp_ln1478_fu_2039_p2, icmp_ln1483_fu_2045_p2)
    begin
                ap_condition_4579 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_2045_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4585_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_4893, icmp_ln1072_reg_4920, icmp_ln1473_reg_4971, icmp_ln1478_fu_2039_p2, icmp_ln1483_fu_2045_p2)
    begin
                ap_condition_4585 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_2045_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4590_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_4893, icmp_ln1072_reg_4920, icmp_ln1473_reg_4971, icmp_ln1478_fu_2039_p2)
    begin
                ap_condition_4590 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1478_fu_2039_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4971 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4596_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val, icmp_ln1072_fu_1611_p2, icmp_ln1473_fu_1755_p2)
    begin
                ap_condition_4596 <= ((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1473_fu_1755_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4600_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val, icmp_ln1072_fu_1611_p2)
    begin
                ap_condition_4600 <= ((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4605_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1768_fu_1879_p2)
    begin
                ap_condition_4605 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1768_fu_1879_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4609_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1768_fu_1879_p2)
    begin
                ap_condition_4609 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1768_fu_1879_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4920 = ap_const_lv1_0));
    end process;


    ap_condition_4614_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1072_fu_1611_p2)
    begin
                ap_condition_4614 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1072_fu_1611_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4621_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1381_reg_4975, and_ln1386_fu_2094_p2)
    begin
                ap_condition_4621 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_fu_2094_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1381_reg_4975 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_1));
    end process;


    ap_condition_4625_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1381_reg_4975, and_ln1386_fu_2094_p2)
    begin
                ap_condition_4625 <= ((patternId_val_read_reg_4812 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1381_reg_4975 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_2094_p2));
    end process;


    ap_condition_4629_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1381_fu_1779_p2)
    begin
                ap_condition_4629 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1381_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4635_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1746_reg_4942, and_ln1751_fu_1848_p2)
    begin
                ap_condition_4635 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_fu_1848_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1746_reg_4942 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_1));
    end process;


    ap_condition_4639_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1746_reg_4942, and_ln1751_fu_1848_p2)
    begin
                ap_condition_4639 <= ((patternId_val_read_reg_4812 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1746_reg_4942 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_1848_p2));
    end process;


    ap_condition_4643_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1746_fu_1635_p2)
    begin
                ap_condition_4643 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1746_fu_1635_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4649_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1072_reg_4920, icmp_ln1563_reg_4959, and_ln1568_fu_1926_p2)
    begin
                ap_condition_4649 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_fu_1926_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1563_reg_4959 = ap_const_lv1_0) and (icmp_ln1072_reg_4920 = ap_const_lv1_1));
    end process;


    ap_condition_4653_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_4812, icmp_ln1563_reg_4959, and_ln1568_fu_1926_p2)
    begin
                ap_condition_4653 <= ((patternId_val_read_reg_4812 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1563_reg_4959 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_1926_p2));
    end process;


    ap_condition_4657_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1583_p2, patternId_val_read_read_fu_612_p2, icmp_ln1563_fu_1677_p2)
    begin
                ap_condition_4657 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1563_fu_1677_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1583_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1388 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410 <= "XX";

    ap_predicate_op114_call_state1_assign_proc : process(icmp_ln565_fu_1583_p2, patternId_val)
    begin
                ap_predicate_op114_call_state1 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_fu_1583_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op269_call_state4_assign_proc : process(patternId_val, icmp_ln565_reg_4893_pp0_iter2_reg)
    begin
                ap_predicate_op269_call_state4 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln565_reg_4893_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_476)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_476;
        end if; 
    end process;

    b_1_fu_3008_p3 <= 
        ap_const_lv8_FF when (tmp_21_fu_2990_p3(0) = '1') else 
        trunc_ln8_fu_2998_p4;
    b_2_fu_3016_p3 <= 
        b_reg_5165_pp0_iter17_reg when (cmp2_i236(0) = '1') else 
        b_1_fu_3008_p3;
    b_fu_2602_p3 <= 
        ap_const_lv8_FF when (tmp_18_fu_2590_p3(0) = '1') else 
        trunc_ln1289_1_fu_2598_p1;
    barWidth_cast_cast_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((p_0_2_0_0_0217_out_i & p_0_1_0_0_0215_out_i) & p_0_0_0_0_0213_out_i);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1519_fu_3237_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3297_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3302_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_fu_1653_p2 <= "1" when (dpYUVCoef_val = ap_const_lv8_0) else "0";
    cmp136_i_fu_3357_p2 <= "0" when (colorFormat_val = ap_const_lv8_1) else "1";
    cmp2_i236_read_reg_4794 <= cmp2_i236;
    cmp54_i_fu_1647_p2 <= "1" when (dpDynamicRange_val = ap_const_lv8_0) else "0";
    colorFormat_val_read_read_fu_588_p2 <= colorFormat_val;
    colorFormat_val_read_reg_4787 <= colorFormat_val;
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1),8));
        conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i264_cast_cast_cast_cast),5));

    conv2_i_i_i248_cast_cast_cast_fu_1551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i248_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1543_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_91_fu_4495_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    empty_92_fu_3065_p1 <= s(8 - 1 downto 0);
    g_1_fu_3223_p3 <= 
        ap_const_lv8_FF when (tmp_20_fu_3205_p3(0) = '1') else 
        trunc_ln7_fu_3213_p4;
    g_2_fu_3231_p3 <= 
        g_reg_5160_pp0_iter18_reg when (cmp2_i236(0) = '1') else 
        g_1_fu_3223_p3;
    g_fu_2577_p3 <= 
        ap_const_lv8_FF when (tmp_13_fu_2565_p3(0) = '1') else 
        trunc_ln1285_1_fu_2573_p1;
    grnYuv_address0 <= zext_ln1165_fu_3307_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1487_p3 <= 
        ap_const_lv2_2 when (trunc_ln565_7_reg_4897_pp0_iter17_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1494_p2 <= "1" when (colorFormat_val = ap_const_lv8_1) else "0";
    grp_fu_1499_p2 <= "0" when (colorFormat_val = ap_const_lv8_0) else "1";

    grp_fu_1695_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1695_ce <= ap_const_logic_1;
        else 
            grp_fu_1695_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1695_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1701_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1701_ce <= ap_const_logic_1;
        else 
            grp_fu_1701_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1701_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1607_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_1701_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1707_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1707_ce <= ap_const_logic_1;
        else 
            grp_fu_1707_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1707_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1607_p1) + unsigned(ap_const_lv11_554));
    grp_fu_1707_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_2887_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2887_ce <= ap_const_logic_1;
        else 
            grp_fu_2887_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2887_p1 <= ap_const_lv28_DD(9 - 1 downto 0);

    grp_fu_4617_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4617_ce <= ap_const_logic_1;
        else 
            grp_fu_4617_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4617_p0 <= zext_ln565_1_fu_1599_p1(16 - 1 downto 0);
    grp_fu_4617_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4617_p2 <= zext_ln565_1_fu_1599_p1(16 - 1 downto 0);

    grp_fu_4626_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4626_ce <= ap_const_logic_1;
        else 
            grp_fu_4626_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4626_p2 <= std_logic_vector(unsigned(phi_mul_fu_472) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4634_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4634_ce <= ap_const_logic_1;
        else 
            grp_fu_4634_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4634_p0 <= zext_ln1302_fu_2610_p1(8 - 1 downto 0);
    grp_fu_4634_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_4634_p2 <= ap_const_lv15_1080(13 - 1 downto 0);

    grp_fu_4643_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4643_ce <= ap_const_logic_1;
        else 
            grp_fu_4643_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4643_p0 <= zext_ln1302_fu_2610_p1(8 - 1 downto 0);
    grp_fu_4643_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_4651_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4651_ce <= ap_const_logic_1;
        else 
            grp_fu_4651_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4651_p0 <= grp_fu_4651_p00(8 - 1 downto 0);
    grp_fu_4651_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2577_p3),16));
    grp_fu_4651_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);

    grp_fu_4661_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4661_ce <= ap_const_logic_1;
        else 
            grp_fu_4661_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4661_p0 <= grp_fu_4661_p00(8 - 1 downto 0);
    grp_fu_4661_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2602_p3),14));
    grp_fu_4661_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_4661_p2 <= grp_fu_4661_p20(15 - 1 downto 0);
    grp_fu_4661_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2817_p3),16));

    grp_fu_4671_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4671_ce <= ap_const_logic_1;
        else 
            grp_fu_4671_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4671_p0 <= zext_ln1302_1_reg_5178(8 - 1 downto 0);
    grp_fu_4671_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_4671_p2 <= grp_fu_4671_p20(15 - 1 downto 0);
    grp_fu_4671_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4634_p3),16));

    grp_fu_4679_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4679_ce <= ap_const_logic_1;
        else 
            grp_fu_4679_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4679_p0 <= zext_ln1302_1_reg_5178(8 - 1 downto 0);
    grp_fu_4679_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_4687_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4687_ce <= ap_const_logic_1;
        else 
            grp_fu_4687_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4687_p0 <= grp_fu_4687_p00(8 - 1 downto 0);
    grp_fu_4687_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_5165_pp0_iter16_reg),13));
    grp_fu_4687_p1 <= ap_const_lv13_1D(5 - 1 downto 0);
    grp_fu_4687_p2 <= grp_fu_4687_p20(16 - 1 downto 0);
    grp_fu_4687_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4671_p3),17));

    grp_reg_ap_uint_10_s_fu_1713_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp114)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp114))) then 
            grp_reg_ap_uint_10_s_fu_1713_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1713_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_2208_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp269)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp269))) then 
            grp_reg_int_s_fu_2208_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2208_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2208_d <= grp_fu_4617_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2317_state18, add_ln1412_fu_2856_p2, ap_predicate_pred2776_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2776_state17 = ap_const_boolean_1))) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2317_state18 = ap_const_boolean_1))) then 
                hBarSel_0 <= add_ln1412_fu_2856_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2317_state18, ap_predicate_pred2776_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2317_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2776_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_2862_p1, ap_predicate_pred2317_state18, ap_predicate_pred2291_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2291_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2317_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_2862_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2317_state18, ap_predicate_pred2291_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2291_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2317_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2370_state18, add_ln1593_fu_2786_p2, ap_predicate_pred2881_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2881_state17 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2370_state18 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= add_ln1593_fu_2786_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2370_state18, ap_predicate_pred2881_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2370_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2881_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_2792_p1, ap_predicate_pred2370_state18, ap_predicate_pred2346_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2346_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2370_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_2792_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2370_state18, ap_predicate_pred2346_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2346_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2370_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, zext_ln1257_fu_3075_p1, empty_92_fu_3065_p1, ap_predicate_pred2242_state19, ap_predicate_pred2248_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2248_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= empty_92_fu_3065_p1;
            elsif ((ap_predicate_pred2242_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= zext_ln1257_fu_3075_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2242_state19, ap_predicate_pred2248_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2248_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2242_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_3075_p1, empty_92_fu_3065_p1, ap_predicate_pred2242_state19, ap_predicate_pred2248_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2248_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_92_fu_3065_p1;
            elsif ((ap_predicate_pred2242_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_3075_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2242_state19, ap_predicate_pred2248_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2248_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2242_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2425_state18, add_ln1775_fu_2730_p2, ap_predicate_pred2939_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2939_state17 = ap_const_boolean_1))) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2425_state18 = ap_const_boolean_1))) then 
                hBarSel_5_0 <= add_ln1775_fu_2730_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2425_state18, ap_predicate_pred2939_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2425_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2939_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_2736_p1, ap_predicate_pred2425_state18, ap_predicate_pred2430_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2430_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2425_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_2736_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2425_state18, ap_predicate_pred2430_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2430_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2425_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_484;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4893_pp0_iter19_reg)
    begin
        if (((icmp_ln565_reg_4893_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, hdata_loc_1_out_i, ap_block_pp0_stage0, zext_ln693_fu_3166_p1, ap_predicate_pred2333_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2333_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln693_fu_3166_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2333_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2333_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3160_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2333_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2333_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    height_val_cast23_cast_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height_val_cast23),17));
    icmp_ln1072_fu_1611_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_1827_p2 <= "1" when (or_ln1095_fu_1821_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_2163_p2 <= "1" when (unsigned(add_ln1250_fu_2157_p2) < unsigned(barWidth_cast_cast_reg_4865)) else "0";
    icmp_ln1330_fu_1803_p2 <= "1" when (or_ln1330_fu_1797_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_1779_p2 <= "1" when (or_ln1381_fu_1773_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_2089_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_2085_p1)) else "0";
    icmp_ln1405_fu_2121_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1449_1_fu_1731_p2 <= "1" when (add_ln1449_fu_1725_p2 = zext_ln565_cast_fu_1515_p1) else "0";
    icmp_ln1449_fu_1719_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    icmp_ln1454_fu_1989_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_1985_p1) else "0";
    icmp_ln1473_fu_1755_p2 <= "1" when (sub35_i_fu_1749_p2 = zext_ln565_1_fu_1599_p1) else "0";
    icmp_ln1478_fu_2039_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1713_ap_return)) else "0";
    icmp_ln1483_fu_2045_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1713_ap_return) else "0";
    icmp_ln1563_fu_1677_p2 <= "1" when (or_ln1563_fu_1671_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_1921_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_1917_p1)) else "0";
    icmp_ln1586_fu_1953_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1629_fu_1665_p2 <= "1" when (trunc_ln565_10_fu_1603_p1 = ap_const_lv8_0) else "0";
    icmp_ln1637_1_fu_3524_p2 <= "1" when (Sel = ap_const_lv2_2) else "0";
    icmp_ln1637_2_fu_3543_p2 <= "1" when (Sel = ap_const_lv2_0) else "0";
    icmp_ln1637_fu_3519_p2 <= "1" when (Sel = ap_const_lv2_1) else "0";
    icmp_ln1746_fu_1635_p2 <= "1" when (or_ln1746_fu_1629_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_1842_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_1879_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1583_p2 <= "1" when (ap_sig_allocacmp_x_4 = width_val) else "0";
    lfsr_b_1_fu_3741_p3 <= (xor_ln1853_fu_3735_p2 & lshr_ln2_fu_3725_p4);
    lfsr_g_1_fu_3705_p3 <= (xor_ln1846_fu_3699_p2 & lshr_ln1_fu_3689_p4);
    lfsr_r_1_fu_3669_p3 <= (xor_ln1839_fu_3663_p2 & lshr_ln_fu_3653_p4);
    lshr_ln1_fu_3689_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3725_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2301_p1 <= grp_fu_4626_p3;
    lshr_ln_fu_3653_p4 <= rSerie(27 downto 1);
    mul_ln1281_fu_2313_p0 <= mul_ln1281_fu_2313_p00(11 - 1 downto 0);
    mul_ln1281_fu_2313_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_11_reg_4914_pp0_iter11_reg),23));
    mul_ln1281_fu_2313_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1285_fu_2332_p0 <= mul_ln1285_fu_2332_p00(11 - 1 downto 0);
    mul_ln1285_fu_2332_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_1_reg_4936_pp0_iter11_reg),23));
    mul_ln1285_fu_2332_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1289_fu_2351_p0 <= mul_ln1289_fu_2351_p00(11 - 1 downto 0);
    mul_ln1289_fu_2351_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_reg_4930_pp0_iter11_reg),23));
    mul_ln1289_fu_2351_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    or_ln1095_fu_1821_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1330_fu_1797_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1381_fu_1773_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1415_fu_3046_p2 <= (trunc_ln1415_1_fu_3042_p1 or shl_ln3_fu_3030_p3);
    or_ln1494_fu_2193_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1388);
    or_ln1563_fu_1671_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1637_1_fu_3548_p2 <= (icmp_ln1637_2_fu_3543_p2 or icmp_ln1637_1_fu_3524_p2);
    or_ln1637_2_fu_3562_p2 <= (icmp_ln1637_fu_3519_p2 or icmp_ln1637_2_fu_3543_p2);
    or_ln1637_fu_3529_p2 <= (icmp_ln1637_fu_3519_p2 or icmp_ln1637_1_fu_3524_p2);
    or_ln1746_fu_1629_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1778_fu_2925_p2 <= (trunc_ln1778_1_fu_2921_p1 or shl_ln5_fu_2909_p3);
    or_ln565_1_fu_4133_p2 <= (grp_fu_1494_p2 or and_ln565_1_fu_4127_p2);
    or_ln565_2_fu_3884_p2 <= (grp_fu_1494_p2 or and_ln565_2_fu_3878_p2);
    or_ln565_fu_4262_p2 <= (grp_fu_1494_p2 or and_ln565_fu_4256_p2);

    p_0_0_0_0_0213_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, conv2_i_i10_i246, conv2_i_i10_i241, rampStart_1, p_0_0_0_0_0213_out_i, DPtpgBarSelYuv_601_y_q0, DPtpgBarSelYuv_709_y_q0, ap_block_pp0_stage0, conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875, select_ln1532_reg_5349, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, select_ln718_fu_3479_p3, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred1789_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21, ap_predicate_pred2080_state21, ap_predicate_pred2086_state21, ap_predicate_pred2155_state21, pix_9_cast_fu_3419_p1, sext_ln1784_fu_3449_p1, tmp_28_fu_3535_p3, trunc_ln_fu_3759_p3, phi_ln1599_fu_3855_p3, r_2_fu_3978_p3, phi_ln1418_fu_4104_p3, add_ln1359_fu_4198_p2, phi_ln1260_fu_4233_p3, empty_91_fu_4495_p1, select_ln1072_fu_4524_p3)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1072_fu_4524_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= empty_91_fu_4495_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= rampStart_1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i241;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i246;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_15;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_14;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_13;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_12;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2155_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1260_fu_4233_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= add_ln1359_fu_4198_p2;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2086_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1418_fu_4104_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_11;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_10;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_8;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= r_2_fu_3978_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1532_reg_5349;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2080_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1599_fu_3855_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= trunc_ln_fu_3759_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= tmp_28_fu_3535_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln718_fu_3479_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= sext_ln1784_fu_3449_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_9_cast_fu_3419_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= DPtpgBarSelYuv_601_y_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= DPtpgBarSelYuv_709_y_q0;
        else 
            p_0_0_0_0_0213_out_o <= p_0_0_0_0_0213_out_i;
        end if; 
    end process;


    p_0_0_0_0_0213_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred1789_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21, ap_predicate_pred2080_state21, ap_predicate_pred2086_state21, ap_predicate_pred2155_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2155_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2086_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2080_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, p_0_1_0_0_0215_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, whiYuv_1_q0, blkYuv_1_q0, ap_block_pp0_stage0, b_2_reg_5235_pp0_iter19_reg, g_2_reg_5360, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, select_ln718_fu_3479_p3, select_ln1540_fu_3926_p3, select_ln1361_fu_4204_p3, select_ln1122_fu_4468_p3, select_ln1107_fu_4499_p3, select_ln1079_fu_4530_p3, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred1789_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21, pix_16_fu_3367_p3, pix_13_fu_3393_p3, pix_10_cast_fu_3423_p1, sext_ln1785_fu_3453_p1, select_ln1660_fu_3580_p3, select_ln1862_fu_3807_p3, select_ln565_2_fu_3890_p3, select_ln565_1_fu_4139_p3, select_ln565_fu_4268_p3, ap_predicate_pred2080_state21, ap_predicate_pred2086_state21, ap_predicate_pred2155_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1079_fu_4530_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1107_fu_4499_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1122_fu_4468_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= redYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_7;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= grnYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_6;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= bluYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_5;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= blkYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_4;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= whiYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2155_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_fu_4268_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1361_fu_4204_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2086_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_1_fu_4139_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= whiYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_2;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= blkYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= b_2_reg_5235_pp0_iter19_reg;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_1_0_0_0215_out_o <= g_2_reg_5360;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1540_fu_3926_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2080_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_2_fu_3890_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1862_fu_3807_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1660_fu_3580_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln718_fu_3479_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= sext_ln1785_fu_3453_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_10_cast_fu_3423_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_13_fu_3393_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_16_fu_3367_p3;
        else 
            p_0_1_0_0_0215_out_o <= p_0_1_0_0_0215_out_i;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred1789_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21, ap_predicate_pred2080_state21, ap_predicate_pred2086_state21, ap_predicate_pred2155_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2155_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2086_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2080_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, pix_5, pix, conv2_i_i_i266, p_0_2_0_0_0217_out_i, tpgBarSelYuv_v_q0, DPtpgBarSelYuv_601_v_q0, DPtpgBarSelYuv_709_v_q0, ap_block_pp0_stage0, conv2_i_i_i_cast_cast_reg_4881, conv2_i_i_i248_cast_cast_cast_reg_4887, b_2_reg_5235_pp0_iter19_reg, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, pix_11_cast_fu_3427_p1, sext_ln1786_fu_3457_p1, select_ln718_fu_3479_p3, tmp_26_fu_3568_p3, tmp_6_fu_3781_p3, tpgBarSelRgb_b_load_2_cast_fu_3916_p1, select_ln1540_fu_3926_p3, tpgBarSelRgb_b_load_1_cast_fu_4165_p1, select_ln1361_fu_4204_p3, tpgBarSelRgb_b_load_cast_fu_4294_p1, select_ln1122_fu_4468_p3, select_ln1107_fu_4499_p3, select_ln1079_fu_4530_p3, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2121_state21, ap_predicate_pred2117_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred2146_state21, ap_predicate_pred2142_state21, ap_predicate_pred1789_state21, ap_predicate_pred2160_state21, ap_predicate_pred2156_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1079_fu_4530_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1107_fu_4499_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1122_fu_4468_p3;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i_cast_cast_reg_4881;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i248_cast_cast_cast_reg_4887;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i266;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2156_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_cast_fu_4294_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1361_fu_4204_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2142_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_1_cast_fu_4165_p1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= pix_5;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= pix;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= b_2_reg_5235_pp0_iter19_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1540_fu_3926_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2117_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_2_cast_fu_3916_p1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2160_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2146_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2121_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tmp_6_fu_3781_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tmp_26_fu_3568_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln718_fu_3479_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= sext_ln1786_fu_3457_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_11_cast_fu_3427_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= DPtpgBarSelYuv_601_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= DPtpgBarSelYuv_709_v_q0;
        else 
            p_0_2_0_0_0217_out_o <= p_0_2_0_0_0217_out_i;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2195_state21, ap_predicate_pred2211_state21, ap_predicate_pred2386_state21, ap_predicate_pred2455_state21, ap_predicate_pred2461_state21, ap_predicate_pred2468_state21, ap_predicate_pred2475_state21, ap_predicate_pred2482_state21, ap_predicate_pred2490_state21, ap_predicate_pred2121_state21, ap_predicate_pred2117_state21, ap_predicate_pred2333_state21, ap_predicate_pred2511_state21, ap_predicate_pred2521_state21, ap_predicate_pred2530_state21, ap_predicate_pred2539_state21, ap_predicate_pred2545_state21, ap_predicate_pred2553_state21, ap_predicate_pred2559_state21, ap_predicate_pred2146_state21, ap_predicate_pred2142_state21, ap_predicate_pred1789_state21, ap_predicate_pred2160_state21, ap_predicate_pred2156_state21, ap_predicate_pred2593_state21, ap_predicate_pred2168_state21, ap_predicate_pred2606_state21, ap_predicate_pred2173_state21, ap_predicate_pred2619_state21, ap_predicate_pred2178_state21, ap_predicate_pred2631_state21, ap_predicate_pred2183_state21, ap_predicate_pred2643_state21, ap_predicate_pred2188_state21, ap_predicate_pred2656_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2656_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2188_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2643_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2183_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2631_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2178_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2619_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2173_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2168_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2593_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2156_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2160_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1789_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2142_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2146_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2559_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2553_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2545_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2539_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2530_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2521_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2511_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2333_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2117_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2121_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2490_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2482_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2475_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2468_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2461_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2455_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2211_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_read_read_fu_612_p2 <= patternId_val;
    patternId_val_read_reg_4812 <= patternId_val;
    phi_ln1260_fu_4233_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4229_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1418_fu_4104_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4100_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1599_fu_3855_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3851_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
        pix_10_cast_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),8));

        pix_11_cast_fu_3427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),8));

    pix_13_fu_3393_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3362_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    pix_16_fu_3367_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3362_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_9_cast_fu_3419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),8));

    r_1_fu_3970_p3 <= 
        ap_const_lv8_FF when (tmp_19_fu_3954_p3(0) = '1') else 
        trunc_ln6_fu_3961_p4;
    r_2_fu_3978_p3 <= 
        r_reg_5154_pp0_iter19_reg when (cmp2_i236(0) = '1') else 
        r_1_fu_3970_p3;
    r_fu_2552_p3 <= 
        ap_const_lv8_FF when (tmp_9_fu_2540_p3(0) = '1') else 
        trunc_ln1281_1_fu_2548_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter19, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred2215_state20, ap_predicate_pred2221_state20, add_ln1101_fu_3317_p2)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2221_state20 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred2215_state20 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_3317_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_480;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4893_pp0_iter19_reg)
    begin
        if (((icmp_ln565_reg_4893_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1664_fu_3588_p2, ap_predicate_pred2386_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_3588_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2386_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1629_fu_3508_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2386_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2386_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_488;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4893_pp0_iter19_reg)
    begin
        if (((icmp_ln565_reg_4893_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln589_fu_4543_p1, ap_predicate_pred2195_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln589_fu_4543_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2195_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4537_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2195_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2195_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2215_state20, ap_predicate_pred2221_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2221_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2215_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, rampVal_loc_1_out_i, ap_block_pp0_stage0, zext_ln1084_cast_reg_4870, zext_ln1101_fu_3323_p1, ap_predicate_pred2215_state20, ap_predicate_pred2221_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2221_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1084_cast_reg_4870;
            elsif ((ap_predicate_pred2215_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_3323_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2215_state20, ap_predicate_pred2221_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2221_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2215_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3312_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1072_fu_4524_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_4920_pp0_iter19_reg(0) = '1') else 
        trunc_ln565_1_fu_3353_p1;
    select_ln1079_fu_4530_p3 <= 
        select_ln1072_fu_4524_p3 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1107_fu_4499_p3 <= 
        empty_91_fu_4495_p1 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1122_fu_4468_p3 <= 
        rampStart_1 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1262_fu_4244_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_4240_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1356_fu_4191_p3 <= 
        sub_ln1356_1_reg_5406 when (tmp_29_fu_4175_p3(0) = '1') else 
        trunc_ln1356_2_fu_4182_p4;
    select_ln1361_fu_4204_p3 <= 
        add_ln1359_fu_4198_p2 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1422_fu_4115_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_4111_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1532_fu_3153_p3 <= 
        add_ln1533_fu_3149_p2 when (icmp_ln1072_reg_4920_pp0_iter18_reg(0) = '1') else 
        trunc_ln565_fu_3111_p1;
    select_ln1540_fu_3926_p3 <= 
        select_ln1532_reg_5349 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1603_fu_3866_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_3862_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1629_fu_3508_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_reg_4954_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1660_fu_3580_p3 <= 
        tmp_26_fu_3568_p3 when (and_ln1661_fu_3576_p2(0) = '1') else 
        tmp_27_fu_3554_p3;
    select_ln1862_fu_3807_p3 <= 
        tmp_6_fu_3781_p3 when (and_ln1862_fu_3767_p2(0) = '1') else 
        tmp_11_fu_3799_p3;
    select_ln565_1_fu_4139_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_1_fu_4133_p2(0) = '1') else 
        select_ln1422_fu_4115_p3;
    select_ln565_2_fu_3890_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_2_fu_3884_p2(0) = '1') else 
        select_ln1603_fu_3866_p3;
    select_ln565_fu_4268_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_fu_4262_p2(0) = '1') else 
        select_ln1262_fu_4244_p3;
    select_ln718_fu_3479_p3 <= 
        ap_const_lv8_FF when (trunc_ln565_7_reg_4897_pp0_iter19_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1304_1_fu_2977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4661_p3),17));

        sext_ln1600_fu_3135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_3449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),8));

        sext_ln1785_fu_3453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),8));

        sext_ln1786_fu_3457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),8));

    shl_ln1_fu_2817_p3 <= (r_reg_5154_pp0_iter16_reg & ap_const_lv7_0);
    shl_ln2_fu_2256_p3 <= (rampStart_1 & ap_const_lv8_0);
    shl_ln3_fu_3030_p3 <= (trunc_ln1415_fu_3026_p1 & ap_const_lv3_0);
    shl_ln4_fu_2944_p3 <= (trunc_ln1596_fu_2940_p1 & ap_const_lv4_0);
    shl_ln5_fu_2909_p3 <= (trunc_ln1778_fu_2905_p1 & ap_const_lv3_0);
    shl_ln_fu_3185_p3 <= (b_reg_5165_pp0_iter18_reg & ap_const_lv7_0);
    sub35_i_fu_1749_p2 <= std_logic_vector(unsigned(width_val_cast31_cast_fu_1523_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln1256_fu_2172_p2 <= std_logic_vector(unsigned(trunc_ln1252_fu_2168_p1) - unsigned(barWidth));
    sub_ln1356_1_fu_3272_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_3262_p4));
    sub_ln1356_fu_3257_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_reg_5254));
    sub_ln1411_fu_2126_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2051_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1713_ap_return));
    sub_ln1592_fu_1958_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_2960_p2 <= (trunc_ln1596_1_fu_2956_p1 or shl_ln4_fu_2944_p3);
    tmp_11_fu_3799_p3 <= (xor_ln1846_fu_3699_p2 & tmp_1_fu_3789_p4);
    tmp_13_fu_2565_p3 <= add_ln1285_fu_2560_p2(8 downto 8);
    tmp_18_fu_2590_p3 <= add_ln1289_fu_2585_p2(8 downto 8);
    tmp_19_fu_3954_p3 <= grp_fu_4687_p3(16 downto 16);
    tmp_1_fu_3789_p4 <= gSerie(27 downto 21);
    tmp_20_fu_3205_p3 <= add_ln1303_2_fu_3199_p2(16 downto 16);
    tmp_21_fu_2990_p3 <= add_ln1304_2_fu_2984_p2(16 downto 16);
    tmp_22_fu_3645_p3 <= rSerie(3 downto 3);
    tmp_23_fu_3681_p3 <= gSerie(3 downto 3);
    tmp_24_fu_3717_p3 <= bSerie(3 downto 3);
    tmp_25_fu_3515_p1 <= select_ln1629_fu_3508_p3(8 - 1 downto 0);
    tmp_26_fu_3568_p3 <= 
        ap_const_lv8_0 when (or_ln1637_2_fu_3562_p2(0) = '1') else 
        tmp_25_fu_3515_p1;
    tmp_27_fu_3554_p3 <= 
        ap_const_lv8_0 when (or_ln1637_1_fu_3548_p2(0) = '1') else 
        tmp_25_fu_3515_p1;
    tmp_28_fu_3535_p3 <= 
        ap_const_lv8_0 when (or_ln1637_fu_3529_p2(0) = '1') else 
        tmp_25_fu_3515_p1;
    tmp_29_fu_4175_p3 <= mul_ln1356_reg_5248_pp0_iter19_reg(27 downto 27);
    tmp_2_fu_3749_p4 <= rSerie(27 downto 21);
        tmp_3_fu_2459_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q1),9));

    tmp_3_fu_2459_p11 <= "XXXXXXXXX";
    tmp_3_fu_2459_p12 <= grp_fu_1701_p2(3 - 1 downto 0);
        tmp_3_fu_2459_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        tmp_3_fu_2459_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

        tmp_3_fu_2459_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q1),9));

        tmp_4_fu_2507_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q0),9));

    tmp_4_fu_2507_p11 <= "XXXXXXXXX";
    tmp_4_fu_2507_p12 <= grp_fu_1707_p2(3 - 1 downto 0);
        tmp_4_fu_2507_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        tmp_4_fu_2507_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

        tmp_4_fu_2507_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q0),9));

    tmp_5_fu_3771_p4 <= bSerie(27 downto 21);
    tmp_6_fu_3781_p3 <= (xor_ln1853_fu_3735_p2 & tmp_5_fu_3771_p4);
    tmp_9_fu_2540_p3 <= add_ln1281_fu_2535_p2(8 downto 8);
        tmp_fu_2411_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q2),9));

    tmp_fu_2411_p11 <= "XXXXXXXXX";
    tmp_fu_2411_p12 <= grp_fu_1695_p2(3 - 1 downto 0);
        tmp_fu_2411_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        tmp_fu_2411_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

        tmp_fu_2411_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q2),9));


    tpgBarSelRgb_b_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2117_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2142_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2156_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2156_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2142_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2117_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2117_state20, ap_predicate_pred2142_state20, ap_predicate_pred2156_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2156_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2142_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2117_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_2_cast_fu_3916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_4294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2117_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2142_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2156_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2156_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2142_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2117_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2117_state20, ap_predicate_pred2142_state20, ap_predicate_pred2156_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2156_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2142_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2117_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_4111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_2_cast_fu_3862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_cast_fu_4240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));


    tpgBarSelRgb_r_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2117_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2142_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2156_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2156_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2142_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2117_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2117_state20, ap_predicate_pred2142_state20, ap_predicate_pred2156_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2156_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2142_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2117_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_3851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_4229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2080_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2086_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2155_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2155_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2086_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2080_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2080_state20, ap_predicate_pred2086_state20, ap_predicate_pred2155_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2155_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2086_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2080_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2080_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2086_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2155_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2155_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2086_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2080_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2080_state20, ap_predicate_pred2086_state20, ap_predicate_pred2155_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2155_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2086_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2080_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3139_p1, ap_predicate_pred2121_state20, zext_ln1419_1_fu_3247_p1, ap_predicate_pred2146_state20, zext_ln1260_fu_3282_p1, ap_predicate_pred2160_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2160_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1260_fu_3282_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2146_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1419_1_fu_3247_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2121_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1600_1_fu_3139_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2121_state20, ap_predicate_pred2146_state20, ap_predicate_pred2160_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2160_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2146_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2121_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_2966_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_2383_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_2375_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_2367_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_2383_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_2375_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_2367_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_2383_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_2375_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_2367_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1289_fu_2383_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1285_fu_2375_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1281_fu_2367_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1289_fu_2383_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1285_fu_2375_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1281_fu_2367_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_2622_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_3052_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1252_fu_2168_p1 <= add_ln1250_fu_2157_p2(11 - 1 downto 0);
    trunc_ln1281_1_fu_2548_p1 <= add_ln1281_fu_2535_p2(8 - 1 downto 0);
    trunc_ln1285_1_fu_2573_p1 <= add_ln1285_fu_2560_p2(8 - 1 downto 0);
    trunc_ln1289_1_fu_2598_p1 <= add_ln1289_fu_2585_p2(8 - 1 downto 0);
    trunc_ln1356_1_fu_3262_p4 <= sub_ln1356_fu_3257_p2(26 downto 19);
    trunc_ln1356_2_fu_4182_p4 <= mul_ln1356_reg_5248_pp0_iter19_reg(26 downto 19);
    trunc_ln1356_fu_3057_p1 <= grp_fu_2887_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_3042_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_3026_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_1_fu_2956_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1596_fu_2940_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1768_fu_1875_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_2921_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_2905_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_3641_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3677_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3713_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_10_fu_1603_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln565_11_fu_1607_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln565_1_fu_3353_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_2_fu_2682_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_2686_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_2690_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_2694_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_6_fu_2698_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_7_fu_1595_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    trunc_ln565_8_fu_2897_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_9_fu_3115_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_fu_3111_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln6_fu_3961_p4 <= grp_fu_4687_p3(15 downto 8);
    trunc_ln7_fu_3213_p4 <= add_ln1303_2_fu_3199_p2(15 downto 8);
    trunc_ln8_fu_2998_p4 <= add_ln1304_3_fu_2980_p2(15 downto 8);
    trunc_ln_fu_3759_p3 <= (xor_ln1839_fu_3663_p2 & tmp_2_fu_3749_p4);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2295_state18, add_ln1393_fu_2828_p2, ap_predicate_pred2820_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2820_state17 = ap_const_boolean_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2295_state18 = ap_const_boolean_1))) then 
                vBarSel <= add_ln1393_fu_2828_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2405_state18, xor_ln1758_fu_2702_p2, ap_predicate_pred2981_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2981_state17 = ap_const_boolean_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2405_state18 = ap_const_boolean_1))) then 
                vBarSel_1 <= xor_ln1758_fu_2702_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2405_state18, ap_predicate_pred2981_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2405_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2981_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, add_ln1575_fu_2762_p2, ap_predicate_pred2350_state18, ap_predicate_pred2923_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2923_state17 = ap_const_boolean_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2350_state18 = ap_const_boolean_1))) then 
                vBarSel_2 <= add_ln1575_fu_2762_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2350_state18, ap_predicate_pred2923_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2350_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2923_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_2762_p2, ap_predicate_pred2350_state18, ap_predicate_pred2356_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2356_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2350_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_2762_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2350_state18, ap_predicate_pred2356_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2356_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2350_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_2708_p1, ap_predicate_pred2405_state18, ap_predicate_pred2411_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2411_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2405_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_2708_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2405_state18, ap_predicate_pred2411_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2411_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2405_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2295_state18, ap_predicate_pred2820_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2295_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2820_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_2834_p1, ap_predicate_pred2295_state18, ap_predicate_pred2301_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2301_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2295_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_2834_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2295_state18, ap_predicate_pred2301_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2301_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2295_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3242_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3292_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    width_val_cast31_cast_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_val_cast31),17));
    xor_ln1758_fu_2702_p2 <= (trunc_ln565_5_fu_2694_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_3663_p2 <= (trunc_ln1838_fu_3641_p1 xor tmp_22_fu_3645_p3);
    xor_ln1846_fu_3699_p2 <= (trunc_ln1845_fu_3677_p1 xor tmp_23_fu_3681_p3);
    xor_ln1853_fu_3735_p2 <= (trunc_ln1852_fu_3713_p1 xor tmp_24_fu_3717_p3);
    xor_ln565_1_fu_4122_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_3873_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_fu_4251_p2 <= (trunc_ln565_7_reg_4897_pp0_iter19_reg xor ap_const_lv1_1);
    zext_ln1084_cast_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1084),16));
    zext_ln1101_fu_3323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_3317_p2),16));
    zext_ln1144_fu_3312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476),64));
    zext_ln1165_fu_3307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465),64));
    zext_ln1186_fu_3302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454),64));
    zext_ln1207_fu_3297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443),64));
    zext_ln1228_fu_3292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432),64));
    zext_ln1250_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_3069_p2),8));
    zext_ln1260_fu_3282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_5049),64));
    zext_ln1285_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_5054),64));
    zext_ln1289_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_5059),64));
    zext_ln1302_1_fu_2614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2577_p3),16));
    zext_ln1302_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2552_p3),15));
    zext_ln1303_1_fu_3196_p0 <= grp_fu_4679_p3;
    zext_ln1303_1_fu_3196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_3196_p0),17));
    zext_ln1303_fu_3192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_3185_p3),17));
    zext_ln1304_1_fu_2974_p0 <= grp_fu_4651_p3;
    zext_ln1304_1_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_2974_p0),17));
    zext_ln1355_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_5044_pp0_iter14_reg),64));
    zext_ln1386_fu_2085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_2834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_2828_p2),8));
    zext_ln1412_fu_2862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_2856_p2),8));
    zext_ln1419_1_fu_3247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_3052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_3046_p2),64));
    zext_ln1454_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421),64));
    zext_ln1519_fu_3237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410),64));
    zext_ln1568_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_2792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_2786_p2),8));
    zext_ln1600_1_fu_3139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3135_p1),64));
    zext_ln1600_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2960_p2),64));
    zext_ln1758_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_2702_p2),8));
    zext_ln1770_fu_1903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_1897_p2),10));
    zext_ln1775_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_2730_p2),8));
    zext_ln1784_1_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_2931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_2925_p2),64));
    zext_ln565_1_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln565_cast_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln565),17));
    zext_ln589_fu_4543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4537_p2),16));
    zext_ln693_fu_3166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3160_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, add_ln1341_fu_2227_p2, shl_ln2_fu_2256_p3, ap_predicate_pred2267_state6, ap_predicate_pred2273_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2273_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= shl_ln2_fu_2256_p3;
            elsif ((ap_predicate_pred2267_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= add_ln1341_fu_2227_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2267_state6, ap_predicate_pred2273_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2273_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2267_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2227_p2, shl_ln2_fu_2256_p3, ap_predicate_pred2267_state6, ap_predicate_pred2273_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2273_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln2_fu_2256_p3;
            elsif ((ap_predicate_pred2267_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2227_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2267_state6, ap_predicate_pred2273_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2273_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2267_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
