Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr  1 14:17:23 2022
| Host         : federico-P65xHP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a50t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           10 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------------+------------------+------------------+----------------+
|  i_clk_IBUF_BUFG |                       |                  |                2 |              2 |
|  i_clk_IBUF_BUFG | curr_state[2]_i_1_n_0 | i_rst_IBUF       |                2 |              3 |
|  i_clk_IBUF_BUFG | byte0                 | byte[7]_i_1_n_0  |                2 |              8 |
|  i_clk_IBUF_BUFG | w[7]_i_1_n_0          | i_rst_IBUF       |                2 |              8 |
|  i_clk_IBUF_BUFG | counter[31]_i_1_n_0   | i_rst_IBUF       |                6 |             32 |
+------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 8      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


