
STM32_ETHERNET3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017cc4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000037f8  08017ec4  08017ec4  00018ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b6bc  0801b6bc  0001d1d0  2**0
                  CONTENTS
  4 .ARM          00000008  0801b6bc  0801b6bc  0001c6bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b6c4  0801b6c4  0001d1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b6c4  0801b6c4  0001c6c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b6c8  0801b6c8  0001c6c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0801b6cc  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000090  0801b75c  0001d090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000130  0801b7fc  0001d130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00011b50  200001d0  0801b89c  0001d1d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20011d20  0801b89c  0001dd20  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0001d1d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000345e2  00000000  00000000  0001d1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008bbd  00000000  00000000  000517e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000025e8  00000000  00000000  0005a3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001e41  00000000  00000000  0005c988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a9fe  00000000  00000000  0005e7c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003ce3e  00000000  00000000  000991c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001220c1  00000000  00000000  000d6005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001f80c6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a700  00000000  00000000  001f810c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004d  00000000  00000000  0020280c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d0 	.word	0x200001d0
 800021c:	00000000 	.word	0x00000000
 8000220:	08017eac 	.word	0x08017eac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d4 	.word	0x200001d4
 800023c:	08017eac 	.word	0x08017eac

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <iequals>:
static void comm_feed_text_bytes(const uint8_t *p, size_t n,
                                 comm_send_text_fn send_text,
                                 comm_send_bin_fn send_bin,
                                 void *ctx);

static int iequals(const char *a, const char *b) {
 800061c:	b480      	push	{r7}
 800061e:	b087      	sub	sp, #28
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
    for (;; a++, b++) {
        int ca = tolower((unsigned char)*a);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	75fb      	strb	r3, [r7, #23]
 800062c:	7dfb      	ldrb	r3, [r7, #23]
 800062e:	3301      	adds	r3, #1
 8000630:	4a1a      	ldr	r2, [pc, #104]	@ (800069c <iequals+0x80>)
 8000632:	4413      	add	r3, r2
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	f003 0303 	and.w	r3, r3, #3
 800063a:	2b01      	cmp	r3, #1
 800063c:	d102      	bne.n	8000644 <iequals+0x28>
 800063e:	7dfb      	ldrb	r3, [r7, #23]
 8000640:	3320      	adds	r3, #32
 8000642:	e000      	b.n	8000646 <iequals+0x2a>
 8000644:	7dfb      	ldrb	r3, [r7, #23]
 8000646:	613b      	str	r3, [r7, #16]
        int cb = tolower((unsigned char)*b);
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	73fb      	strb	r3, [r7, #15]
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	3301      	adds	r3, #1
 8000652:	4a12      	ldr	r2, [pc, #72]	@ (800069c <iequals+0x80>)
 8000654:	4413      	add	r3, r2
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	2b01      	cmp	r3, #1
 800065e:	d102      	bne.n	8000666 <iequals+0x4a>
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	3320      	adds	r3, #32
 8000664:	e000      	b.n	8000668 <iequals+0x4c>
 8000666:	7bfb      	ldrb	r3, [r7, #15]
 8000668:	60bb      	str	r3, [r7, #8]
        if (ca != cb) return 0;
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	429a      	cmp	r2, r3
 8000670:	d001      	beq.n	8000676 <iequals+0x5a>
 8000672:	2300      	movs	r3, #0
 8000674:	e00b      	b.n	800068e <iequals+0x72>
        if (ca == 0)  return 1;
 8000676:	693b      	ldr	r3, [r7, #16]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d101      	bne.n	8000680 <iequals+0x64>
 800067c:	2301      	movs	r3, #1
 800067e:	e006      	b.n	800068e <iequals+0x72>
    for (;; a++, b++) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3301      	adds	r3, #1
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	3301      	adds	r3, #1
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	e7cb      	b.n	8000626 <iequals+0xa>
    }
}
 800068e:	4618      	mov	r0, r3
 8000690:	371c      	adds	r7, #28
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	0801b5b9 	.word	0x0801b5b9

080006a0 <comm_handle_line>:

void comm_handle_line(const char *line,
                      comm_send_text_fn send_text,
                      comm_send_bin_fn send_bin,
                      void *ctx)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b09a      	sub	sp, #104	@ 0x68
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	607a      	str	r2, [r7, #4]
 80006ac:	603b      	str	r3, [r7, #0]
    if (!line || !send_text) return;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	f000 809e 	beq.w	80007f2 <comm_handle_line+0x152>
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	f000 809a 	beq.w	80007f2 <comm_handle_line+0x152>

    /* simple echo of AA..BB if user pasted a hex-y line */
    {
        size_t len = strlen(line);
 80006be:	68f8      	ldr	r0, [r7, #12]
 80006c0:	f7ff fdbe 	bl	8000240 <strlen>
 80006c4:	65f8      	str	r0, [r7, #92]	@ 0x5c
        if (len >= 2 &&
 80006c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d91d      	bls.n	8000708 <comm_handle_line+0x68>
            ((uint8_t)line[0] == ETX_OTA_SOF) &&
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	781b      	ldrb	r3, [r3, #0]
        if (len >= 2 &&
 80006d0:	2baa      	cmp	r3, #170	@ 0xaa
 80006d2:	d119      	bne.n	8000708 <comm_handle_line+0x68>
            ((uint8_t)line[len - 1] == ETX_OTA_EOF))
 80006d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80006d6:	3b01      	subs	r3, #1
 80006d8:	68fa      	ldr	r2, [r7, #12]
 80006da:	4413      	add	r3, r2
 80006dc:	781b      	ldrb	r3, [r3, #0]
            ((uint8_t)line[0] == ETX_OTA_SOF) &&
 80006de:	2bbb      	cmp	r3, #187	@ 0xbb
 80006e0:	d112      	bne.n	8000708 <comm_handle_line+0x68>
        {
            if (send_bin && g_port2000_pcb) {
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d00a      	beq.n	80006fe <comm_handle_line+0x5e>
 80006e8:	4b44      	ldr	r3, [pc, #272]	@ (80007fc <comm_handle_line+0x15c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d006      	beq.n	80006fe <comm_handle_line+0x5e>
                send_bin((const uint8_t*)line, len, g_port2000_pcb);
 80006f0:	4b42      	ldr	r3, [pc, #264]	@ (80007fc <comm_handle_line+0x15c>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80006f8:	68f8      	ldr	r0, [r7, #12]
 80006fa:	4798      	blx	r3
            } else {
                send_text("ERR:Port2000 not ready\n", ctx);
            }
            return;
 80006fc:	e07a      	b.n	80007f4 <comm_handle_line+0x154>
                send_text("ERR:Port2000 not ready\n", ctx);
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	6839      	ldr	r1, [r7, #0]
 8000702:	483f      	ldr	r0, [pc, #252]	@ (8000800 <comm_handle_line+0x160>)
 8000704:	4798      	blx	r3
            return;
 8000706:	e075      	b.n	80007f4 <comm_handle_line+0x154>
        }
    }

    if (iequals(line, "Hello")) {
 8000708:	493e      	ldr	r1, [pc, #248]	@ (8000804 <comm_handle_line+0x164>)
 800070a:	68f8      	ldr	r0, [r7, #12]
 800070c:	f7ff ff86 	bl	800061c <iequals>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d004      	beq.n	8000720 <comm_handle_line+0x80>
        send_text("Hi\n", ctx);
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	6839      	ldr	r1, [r7, #0]
 800071a:	483b      	ldr	r0, [pc, #236]	@ (8000808 <comm_handle_line+0x168>)
 800071c:	4798      	blx	r3
        return;
 800071e:	e069      	b.n	80007f4 <comm_handle_line+0x154>
    }
    if (iequals(line, "HeartBeat") || iequals(line, "Heartbeat")) {
 8000720:	493a      	ldr	r1, [pc, #232]	@ (800080c <comm_handle_line+0x16c>)
 8000722:	68f8      	ldr	r0, [r7, #12]
 8000724:	f7ff ff7a 	bl	800061c <iequals>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d106      	bne.n	800073c <comm_handle_line+0x9c>
 800072e:	4938      	ldr	r1, [pc, #224]	@ (8000810 <comm_handle_line+0x170>)
 8000730:	68f8      	ldr	r0, [r7, #12]
 8000732:	f7ff ff73 	bl	800061c <iequals>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d007      	beq.n	800074c <comm_handle_line+0xac>
        send_text("Alive\n", ctx);
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	6839      	ldr	r1, [r7, #0]
 8000740:	4834      	ldr	r0, [pc, #208]	@ (8000814 <comm_handle_line+0x174>)
 8000742:	4798      	blx	r3
        TIM1->CNT = 0;
 8000744:	4b34      	ldr	r3, [pc, #208]	@ (8000818 <comm_handle_line+0x178>)
 8000746:	2200      	movs	r2, #0
 8000748:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 800074a:	e053      	b.n	80007f4 <comm_handle_line+0x154>
    }


    if (strncmp(line, "BIN:", 4) == 0) {
 800074c:	2204      	movs	r2, #4
 800074e:	4933      	ldr	r1, [pc, #204]	@ (800081c <comm_handle_line+0x17c>)
 8000750:	68f8      	ldr	r0, [r7, #12]
 8000752:	f015 ff9f 	bl	8016694 <strncmp>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d145      	bne.n	80007e8 <comm_handle_line+0x148>
        uint8_t buf[64];
        size_t blen = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	667b      	str	r3, [r7, #100]	@ 0x64
        const char *p = line + 4;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3304      	adds	r3, #4
 8000764:	663b      	str	r3, [r7, #96]	@ 0x60
        while (*p && *(p+1) && blen < sizeof(buf)) {
 8000766:	e024      	b.n	80007b2 <comm_handle_line+0x112>
            char h[3] = { p[0], p[1], 0 };
 8000768:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8000770:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000772:	3301      	adds	r3, #1
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 800077a:	2300      	movs	r3, #0
 800077c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            unsigned v = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	657b      	str	r3, [r7, #84]	@ 0x54
            if (sscanf(h, "%2x", &v) != 1) break;
 8000784:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8000788:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800078c:	4924      	ldr	r1, [pc, #144]	@ (8000820 <comm_handle_line+0x180>)
 800078e:	4618      	mov	r0, r3
 8000790:	f015 fe0c 	bl	80163ac <siscanf>
 8000794:	4603      	mov	r3, r0
 8000796:	2b01      	cmp	r3, #1
 8000798:	d118      	bne.n	80007cc <comm_handle_line+0x12c>
            buf[blen++] = (uint8_t)v;
 800079a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800079c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800079e:	1c5a      	adds	r2, r3, #1
 80007a0:	667a      	str	r2, [r7, #100]	@ 0x64
 80007a2:	b2ca      	uxtb	r2, r1
 80007a4:	3368      	adds	r3, #104	@ 0x68
 80007a6:	443b      	add	r3, r7
 80007a8:	f803 2c54 	strb.w	r2, [r3, #-84]
            p += 2;
 80007ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80007ae:	3302      	adds	r3, #2
 80007b0:	663b      	str	r3, [r7, #96]	@ 0x60
        while (*p && *(p+1) && blen < sizeof(buf)) {
 80007b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d009      	beq.n	80007ce <comm_handle_line+0x12e>
 80007ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80007bc:	3301      	adds	r3, #1
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d004      	beq.n	80007ce <comm_handle_line+0x12e>
 80007c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80007c8:	d9ce      	bls.n	8000768 <comm_handle_line+0xc8>
 80007ca:	e000      	b.n	80007ce <comm_handle_line+0x12e>
            if (sscanf(h, "%2x", &v) != 1) break;
 80007cc:	bf00      	nop
        }
        if (blen && send_bin) send_bin(buf, blen, ctx);
 80007ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d00f      	beq.n	80007f4 <comm_handle_line+0x154>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d00c      	beq.n	80007f4 <comm_handle_line+0x154>
 80007da:	f107 0014 	add.w	r0, r7, #20
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	683a      	ldr	r2, [r7, #0]
 80007e2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80007e4:	4798      	blx	r3
 80007e6:	e005      	b.n	80007f4 <comm_handle_line+0x154>
        return;
    }


    send_text("ERR:Unknown command\n", ctx);
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	6839      	ldr	r1, [r7, #0]
 80007ec:	480d      	ldr	r0, [pc, #52]	@ (8000824 <comm_handle_line+0x184>)
 80007ee:	4798      	blx	r3
 80007f0:	e000      	b.n	80007f4 <comm_handle_line+0x154>
    if (!line || !send_text) return;
 80007f2:	bf00      	nop
}
 80007f4:	3768      	adds	r7, #104	@ 0x68
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20001c34 	.word	0x20001c34
 8000800:	08017ec4 	.word	0x08017ec4
 8000804:	08017edc 	.word	0x08017edc
 8000808:	08017ee4 	.word	0x08017ee4
 800080c:	08017ee8 	.word	0x08017ee8
 8000810:	08017ef4 	.word	0x08017ef4
 8000814:	08017f00 	.word	0x08017f00
 8000818:	40010000 	.word	0x40010000
 800081c:	08017f08 	.word	0x08017f08
 8000820:	08017f10 	.word	0x08017f10
 8000824:	08017f14 	.word	0x08017f14

08000828 <comm_handle_rx>:
/* -------------------------------------------------------------------------- */
void comm_handle_rx(const uint8_t *data, size_t len,
                    comm_send_text_fn send_text,
                    comm_send_bin_fn  send_bin,
                    void *ctx)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b08c      	sub	sp, #48	@ 0x30
 800082c:	af02      	add	r7, sp, #8
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	607a      	str	r2, [r7, #4]
 8000834:	603b      	str	r3, [r7, #0]
    if (!data || !len) return;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2b00      	cmp	r3, #0
 800083a:	f000 80e7 	beq.w	8000a0c <comm_handle_rx+0x1e4>
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	2b00      	cmp	r3, #0
 8000842:	f000 80e3 	beq.w	8000a0c <comm_handle_rx+0x1e4>

    /* Append to RX buffer (simple backpressure) */
    if (len > sizeof(s_rxbuf) - s_rxlen) {
 8000846:	4b76      	ldr	r3, [pc, #472]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	429a      	cmp	r2, r3
 8000852:	d920      	bls.n	8000896 <comm_handle_rx+0x6e>
        size_t need = len - (sizeof(s_rxbuf) - s_rxlen);
 8000854:	4b72      	ldr	r3, [pc, #456]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	4413      	add	r3, r2
 800085c:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8000860:	623b      	str	r3, [r7, #32]
        if (need >= s_rxlen) {
 8000862:	4b6f      	ldr	r3, [pc, #444]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	6a3a      	ldr	r2, [r7, #32]
 8000868:	429a      	cmp	r2, r3
 800086a:	d303      	bcc.n	8000874 <comm_handle_rx+0x4c>
            s_rxlen = 0;  /* drop all if overrun */
 800086c:	4b6c      	ldr	r3, [pc, #432]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	e010      	b.n	8000896 <comm_handle_rx+0x6e>
        } else {
            memmove(s_rxbuf, s_rxbuf + need, s_rxlen - need);
 8000874:	6a3b      	ldr	r3, [r7, #32]
 8000876:	4a6b      	ldr	r2, [pc, #428]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000878:	1899      	adds	r1, r3, r2
 800087a:	4b69      	ldr	r3, [pc, #420]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	6a3b      	ldr	r3, [r7, #32]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	461a      	mov	r2, r3
 8000884:	4867      	ldr	r0, [pc, #412]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000886:	f015 fee3 	bl	8016650 <memmove>
            s_rxlen -= need;
 800088a:	4b65      	ldr	r3, [pc, #404]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	6a3b      	ldr	r3, [r7, #32]
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	4a63      	ldr	r2, [pc, #396]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000894:	6013      	str	r3, [r2, #0]
        }
    }
    memcpy(s_rxbuf + s_rxlen, data, len);
 8000896:	4b62      	ldr	r3, [pc, #392]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a62      	ldr	r2, [pc, #392]	@ (8000a24 <comm_handle_rx+0x1fc>)
 800089c:	4413      	add	r3, r2
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	68f9      	ldr	r1, [r7, #12]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f015 ffd9 	bl	801685a <memcpy>
    s_rxlen += len;
 80008a8:	4b5d      	ldr	r3, [pc, #372]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	4413      	add	r3, r2
 80008b0:	4a5b      	ldr	r2, [pc, #364]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80008b2:	6013      	str	r3, [r2, #0]

    for (;;) {
        /* 1) Flush leading non-SOF as text bytes */
        while (s_rxlen && s_rxbuf[0] != ETX_OTA_SOF) {
 80008b4:	e02d      	b.n	8000912 <comm_handle_rx+0xea>
            size_t i = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	@ 0x24
            while (i < s_rxlen && s_rxbuf[i] != ETX_OTA_SOF) i++;
 80008ba:	e002      	b.n	80008c2 <comm_handle_rx+0x9a>
 80008bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008be:	3301      	adds	r3, #1
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80008c2:	4b57      	ldr	r3, [pc, #348]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d205      	bcs.n	80008d8 <comm_handle_rx+0xb0>
 80008cc:	4a55      	ldr	r2, [pc, #340]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80008ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008d0:	4413      	add	r3, r2
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2baa      	cmp	r3, #170	@ 0xaa
 80008d6:	d1f1      	bne.n	80008bc <comm_handle_rx+0x94>
            comm_feed_text_bytes(s_rxbuf, i, send_text, send_bin, ctx);
 80008d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80008e2:	4850      	ldr	r0, [pc, #320]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80008e4:	f000 f8a6 	bl	8000a34 <comm_feed_text_bytes>
            memmove(s_rxbuf, s_rxbuf + i, s_rxlen - i);
 80008e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ea:	4a4e      	ldr	r2, [pc, #312]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80008ec:	1899      	adds	r1, r3, r2
 80008ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	461a      	mov	r2, r3
 80008f8:	484a      	ldr	r0, [pc, #296]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80008fa:	f015 fea9 	bl	8016650 <memmove>
            s_rxlen -= i;
 80008fe:	4b48      	ldr	r3, [pc, #288]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	4a46      	ldr	r2, [pc, #280]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000908:	6013      	str	r3, [r2, #0]
            if (!s_rxlen) return;
 800090a:	4b45      	ldr	r3, [pc, #276]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d07e      	beq.n	8000a10 <comm_handle_rx+0x1e8>
        while (s_rxlen && s_rxbuf[0] != ETX_OTA_SOF) {
 8000912:	4b43      	ldr	r3, [pc, #268]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <comm_handle_rx+0xfa>
 800091a:	4b42      	ldr	r3, [pc, #264]	@ (8000a24 <comm_handle_rx+0x1fc>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2baa      	cmp	r3, #170	@ 0xaa
 8000920:	d1c9      	bne.n	80008b6 <comm_handle_rx+0x8e>
        }

        /* Need at least SOF + TYPE + LEN(2) */
        if (s_rxlen < 4) return;
 8000922:	4b3f      	ldr	r3, [pc, #252]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b03      	cmp	r3, #3
 8000928:	d974      	bls.n	8000a14 <comm_handle_rx+0x1ec>

        uint8_t  typ   = s_rxbuf[1];
 800092a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a24 <comm_handle_rx+0x1fc>)
 800092c:	785b      	ldrb	r3, [r3, #1]
 800092e:	77fb      	strb	r3, [r7, #31]
        uint16_t dlen  = (uint16_t)(s_rxbuf[2] | ((uint16_t)s_rxbuf[3] << 8));
 8000930:	4b3c      	ldr	r3, [pc, #240]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000932:	789b      	ldrb	r3, [r3, #2]
 8000934:	b21a      	sxth	r2, r3
 8000936:	4b3b      	ldr	r3, [pc, #236]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000938:	78db      	ldrb	r3, [r3, #3]
 800093a:	b21b      	sxth	r3, r3
 800093c:	021b      	lsls	r3, r3, #8
 800093e:	b21b      	sxth	r3, r3
 8000940:	4313      	orrs	r3, r2
 8000942:	b21b      	sxth	r3, r3
 8000944:	83bb      	strh	r3, [r7, #28]
        size_t   total = 1 + 1 + 2 + dlen + 4 + 1;
 8000946:	8bbb      	ldrh	r3, [r7, #28]
 8000948:	3309      	adds	r3, #9
 800094a:	61bb      	str	r3, [r7, #24]
        (void)typ;

        if (total > sizeof(s_rxbuf)) {
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000952:	d90d      	bls.n	8000970 <comm_handle_rx+0x148>
            /* bogus length; drop SOF and resync */
            memmove(s_rxbuf, s_rxbuf + 1, s_rxlen - 1);
 8000954:	4934      	ldr	r1, [pc, #208]	@ (8000a28 <comm_handle_rx+0x200>)
 8000956:	4b32      	ldr	r3, [pc, #200]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3b01      	subs	r3, #1
 800095c:	461a      	mov	r2, r3
 800095e:	4831      	ldr	r0, [pc, #196]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000960:	f015 fe76 	bl	8016650 <memmove>
            s_rxlen -= 1;
 8000964:	4b2e      	ldr	r3, [pc, #184]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	3b01      	subs	r3, #1
 800096a:	4a2d      	ldr	r2, [pc, #180]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800096c:	6013      	str	r3, [r2, #0]
            continue;
 800096e:	e04c      	b.n	8000a0a <comm_handle_rx+0x1e2>
        }
        if (s_rxlen < total) {
 8000970:	4b2b      	ldr	r3, [pc, #172]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	69ba      	ldr	r2, [r7, #24]
 8000976:	429a      	cmp	r2, r3
 8000978:	d84e      	bhi.n	8000a18 <comm_handle_rx+0x1f0>
            /* wait for more bytes */
            return;
        }

        uint8_t *frame = s_rxbuf;
 800097a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a24 <comm_handle_rx+0x1fc>)
 800097c:	617b      	str	r3, [r7, #20]
        if (frame[total - 1] != ETX_OTA_EOF) {
 800097e:	69bb      	ldr	r3, [r7, #24]
 8000980:	3b01      	subs	r3, #1
 8000982:	697a      	ldr	r2, [r7, #20]
 8000984:	4413      	add	r3, r2
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2bbb      	cmp	r3, #187	@ 0xbb
 800098a:	d00d      	beq.n	80009a8 <comm_handle_rx+0x180>
            /* bad EOF: drop one byte and resync */
            memmove(s_rxbuf, s_rxbuf + 1, s_rxlen - 1);
 800098c:	4926      	ldr	r1, [pc, #152]	@ (8000a28 <comm_handle_rx+0x200>)
 800098e:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3b01      	subs	r3, #1
 8000994:	461a      	mov	r2, r3
 8000996:	4823      	ldr	r0, [pc, #140]	@ (8000a24 <comm_handle_rx+0x1fc>)
 8000998:	f015 fe5a 	bl	8016650 <memmove>
            s_rxlen -= 1;
 800099c:	4b20      	ldr	r3, [pc, #128]	@ (8000a20 <comm_handle_rx+0x1f8>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80009a4:	6013      	str	r3, [r2, #0]
            continue;
 80009a6:	e030      	b.n	8000a0a <comm_handle_rx+0x1e2>
        }

        /* Hand to OTA core (sends ACK/NACK via etx_ota_send_resp path) */
        ETX_OTA_EX_ r = etx_ota_feed_frame(frame, (uint16_t)total);
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	4619      	mov	r1, r3
 80009ae:	6978      	ldr	r0, [r7, #20]
 80009b0:	f000 fa08 	bl	8000dc4 <etx_ota_feed_frame>
 80009b4:	4603      	mov	r3, r0
 80009b6:	74fb      	strb	r3, [r7, #19]

        /* If accepted: also echo the frame back on port 2000, as requested */
        if (r == ETX_OTA_EX_OK) {
 80009b8:	7cfb      	ldrb	r3, [r7, #19]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d114      	bne.n	80009e8 <comm_handle_rx+0x1c0>
            if (send_bin && g_port2000_pcb) {
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d00a      	beq.n	80009da <comm_handle_rx+0x1b2>
 80009c4:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <comm_handle_rx+0x204>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d006      	beq.n	80009da <comm_handle_rx+0x1b2>
                send_bin(frame, total, g_port2000_pcb);
 80009cc:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <comm_handle_rx+0x204>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	69b9      	ldr	r1, [r7, #24]
 80009d4:	6978      	ldr	r0, [r7, #20]
 80009d6:	4798      	blx	r3
 80009d8:	e006      	b.n	80009e8 <comm_handle_rx+0x1c0>
            } else if (send_text) {
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d003      	beq.n	80009e8 <comm_handle_rx+0x1c0>
                send_text("ERR:Port2000 not ready\n", ctx);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80009e4:	4812      	ldr	r0, [pc, #72]	@ (8000a30 <comm_handle_rx+0x208>)
 80009e6:	4798      	blx	r3
            }
        }

        /* consume frame and continue parsing */
        memmove(s_rxbuf, s_rxbuf + total, s_rxlen - total);
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80009ec:	1899      	adds	r1, r3, r2
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <comm_handle_rx+0x1f8>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	461a      	mov	r2, r3
 80009f8:	480a      	ldr	r0, [pc, #40]	@ (8000a24 <comm_handle_rx+0x1fc>)
 80009fa:	f015 fe29 	bl	8016650 <memmove>
        s_rxlen -= total;
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	4a06      	ldr	r2, [pc, #24]	@ (8000a20 <comm_handle_rx+0x1f8>)
 8000a08:	6013      	str	r3, [r2, #0]
    for (;;) {
 8000a0a:	e753      	b.n	80008b4 <comm_handle_rx+0x8c>
    if (!data || !len) return;
 8000a0c:	bf00      	nop
 8000a0e:	e004      	b.n	8000a1a <comm_handle_rx+0x1f2>
            if (!s_rxlen) return;
 8000a10:	bf00      	nop
 8000a12:	e002      	b.n	8000a1a <comm_handle_rx+0x1f2>
        if (s_rxlen < 4) return;
 8000a14:	bf00      	nop
 8000a16:	e000      	b.n	8000a1a <comm_handle_rx+0x1f2>
            return;
 8000a18:	bf00      	nop
    }
}
 8000a1a:	3728      	adds	r7, #40	@ 0x28
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200011ec 	.word	0x200011ec
 8000a24:	200001ec 	.word	0x200001ec
 8000a28:	200001ed 	.word	0x200001ed
 8000a2c:	20001c34 	.word	0x20001c34
 8000a30:	08017ec4 	.word	0x08017ec4

08000a34 <comm_feed_text_bytes>:
/* accumulate ASCII until newline, then call comm_handle_line() */
static void comm_feed_text_bytes(const uint8_t *p, size_t n,
                                 comm_send_text_fn send_text,
                                 comm_send_bin_fn send_bin,
                                 void *ctx)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
 8000a40:	603b      	str	r3, [r7, #0]
    for (size_t i = 0; i < n; i++) {
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
 8000a46:	e037      	b.n	8000ab8 <comm_feed_text_bytes+0x84>
        uint8_t c = p[i];
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	74fb      	strb	r3, [r7, #19]
        if (c == '\r') continue;
 8000a52:	7cfb      	ldrb	r3, [r7, #19]
 8000a54:	2b0d      	cmp	r3, #13
 8000a56:	d02b      	beq.n	8000ab0 <comm_feed_text_bytes+0x7c>
        if (c == '\n') {
 8000a58:	7cfb      	ldrb	r3, [r7, #19]
 8000a5a:	2b0a      	cmp	r3, #10
 8000a5c:	d11b      	bne.n	8000a96 <comm_feed_text_bytes+0x62>
            if (s_linelen < sizeof(s_linebuf)) s_linebuf[s_linelen] = '\0';
 8000a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2bff      	cmp	r3, #255	@ 0xff
 8000a64:	d805      	bhi.n	8000a72 <comm_feed_text_bytes+0x3e>
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a19      	ldr	r2, [pc, #100]	@ (8000ad0 <comm_feed_text_bytes+0x9c>)
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	54d1      	strb	r1, [r2, r3]
 8000a70:	e003      	b.n	8000a7a <comm_feed_text_bytes+0x46>
            else s_linebuf[sizeof(s_linebuf) - 1] = '\0';
 8000a72:	4b17      	ldr	r3, [pc, #92]	@ (8000ad0 <comm_feed_text_bytes+0x9c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            if (s_linelen) {
 8000a7a:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d005      	beq.n	8000a8e <comm_feed_text_bytes+0x5a>
                comm_handle_line(s_linebuf, send_text, send_bin, ctx);
 8000a82:	6a3b      	ldr	r3, [r7, #32]
 8000a84:	683a      	ldr	r2, [r7, #0]
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	4811      	ldr	r0, [pc, #68]	@ (8000ad0 <comm_feed_text_bytes+0x9c>)
 8000a8a:	f7ff fe09 	bl	80006a0 <comm_handle_line>
            }
            s_linelen = 0;
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
            continue;
 8000a94:	e00d      	b.n	8000ab2 <comm_feed_text_bytes+0x7e>
        }
        if (s_linelen < sizeof(s_linebuf) - 1) {
 8000a96:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a9c:	d809      	bhi.n	8000ab2 <comm_feed_text_bytes+0x7e>
            s_linebuf[s_linelen++] = (char)c;
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	1c5a      	adds	r2, r3, #1
 8000aa4:	4909      	ldr	r1, [pc, #36]	@ (8000acc <comm_feed_text_bytes+0x98>)
 8000aa6:	600a      	str	r2, [r1, #0]
 8000aa8:	4909      	ldr	r1, [pc, #36]	@ (8000ad0 <comm_feed_text_bytes+0x9c>)
 8000aaa:	7cfa      	ldrb	r2, [r7, #19]
 8000aac:	54ca      	strb	r2, [r1, r3]
 8000aae:	e000      	b.n	8000ab2 <comm_feed_text_bytes+0x7e>
        if (c == '\r') continue;
 8000ab0:	bf00      	nop
    for (size_t i = 0; i < n; i++) {
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	697a      	ldr	r2, [r7, #20]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d3c3      	bcc.n	8000a48 <comm_feed_text_bytes+0x14>
        }
    }
}
 8000ac0:	bf00      	nop
 8000ac2:	bf00      	nop
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200012f0 	.word	0x200012f0
 8000ad0:	200011f0 	.word	0x200011f0

08000ad4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000ada:	4a0e      	ldr	r2, [pc, #56]	@ (8000b14 <MX_CRC_Init+0x40>)
 8000adc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000ade:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000aea:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000af0:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000af6:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000afc:	4804      	ldr	r0, [pc, #16]	@ (8000b10 <MX_CRC_Init+0x3c>)
 8000afe:	f002 f87f 	bl	8002c00 <HAL_CRC_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b08:	f001 f848 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200012f4 	.word	0x200012f4
 8000b14:	40023000 	.word	0x40023000

08000b18 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <HAL_CRC_MspInit+0x38>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d10b      	bne.n	8000b42 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <HAL_CRC_MspInit+0x3c>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	4a09      	ldr	r2, [pc, #36]	@ (8000b54 <HAL_CRC_MspInit+0x3c>)
 8000b30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b36:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <HAL_CRC_MspInit+0x3c>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000b42:	bf00      	nop
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40023000 	.word	0x40023000
 8000b54:	40023800 	.word	0x40023800

08000b58 <ota_state_str>:
static HAL_StatusTypeDef write_cfg_to_flash(ETX_GNRL_CFG_ *cfg);

static ETX_OTA_EX_   finalize_staged_image_and_mark(void);

static const char* ota_state_str(ETX_OTA_STATE_ s)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
    switch (s) {
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d817      	bhi.n	8000b98 <ota_state_str+0x40>
 8000b68:	a201      	add	r2, pc, #4	@ (adr r2, 8000b70 <ota_state_str+0x18>)
 8000b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6e:	bf00      	nop
 8000b70:	08000b85 	.word	0x08000b85
 8000b74:	08000b89 	.word	0x08000b89
 8000b78:	08000b8d 	.word	0x08000b8d
 8000b7c:	08000b91 	.word	0x08000b91
 8000b80:	08000b95 	.word	0x08000b95
    case ETX_OTA_STATE_IDLE:   return "IDLE";
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <ota_state_str+0x50>)
 8000b86:	e008      	b.n	8000b9a <ota_state_str+0x42>
    case ETX_OTA_STATE_START:  return "START";
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <ota_state_str+0x54>)
 8000b8a:	e006      	b.n	8000b9a <ota_state_str+0x42>
    case ETX_OTA_STATE_HEADER: return "HEADER";
 8000b8c:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <ota_state_str+0x58>)
 8000b8e:	e004      	b.n	8000b9a <ota_state_str+0x42>
    case ETX_OTA_STATE_DATA:   return "DATA";
 8000b90:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <ota_state_str+0x5c>)
 8000b92:	e002      	b.n	8000b9a <ota_state_str+0x42>
    case ETX_OTA_STATE_END:    return "END";
 8000b94:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <ota_state_str+0x60>)
 8000b96:	e000      	b.n	8000b9a <ota_state_str+0x42>
    default: return "?";
 8000b98:	4b08      	ldr	r3, [pc, #32]	@ (8000bbc <ota_state_str+0x64>)
    }
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	08017f2c 	.word	0x08017f2c
 8000bac:	08017f34 	.word	0x08017f34
 8000bb0:	08017f3c 	.word	0x08017f3c
 8000bb4:	08017f44 	.word	0x08017f44
 8000bb8:	08017f4c 	.word	0x08017f4c
 8000bbc:	08017f50 	.word	0x08017f50

08000bc0 <crc32_stm32_bytes>:

static uint32_t crc32_stm32_bytes(const uint8_t *data, uint32_t len)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b087      	sub	sp, #28
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; ++i) {
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	e01e      	b.n	8000c14 <crc32_stm32_bytes+0x54>
        crc ^= ((uint32_t)data[i] << 24);
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	4413      	add	r3, r2
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	061b      	lsls	r3, r3, #24
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	4053      	eors	r3, r2
 8000be4:	617b      	str	r3, [r7, #20]
        for (uint8_t b = 0; b < 8; ++b) {
 8000be6:	2300      	movs	r3, #0
 8000be8:	73fb      	strb	r3, [r7, #15]
 8000bea:	e00d      	b.n	8000c08 <crc32_stm32_bytes+0x48>
            crc = (crc & 0x80000000u) ? ((crc << 1) ^ 0x04C11DB7u) : (crc << 1);
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	da04      	bge.n	8000bfc <crc32_stm32_bytes+0x3c>
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	005a      	lsls	r2, r3, #1
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c2c <crc32_stm32_bytes+0x6c>)
 8000bf8:	4053      	eors	r3, r2
 8000bfa:	e001      	b.n	8000c00 <crc32_stm32_bytes+0x40>
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	617b      	str	r3, [r7, #20]
        for (uint8_t b = 0; b < 8; ++b) {
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	3301      	adds	r3, #1
 8000c06:	73fb      	strb	r3, [r7, #15]
 8000c08:	7bfb      	ldrb	r3, [r7, #15]
 8000c0a:	2b07      	cmp	r3, #7
 8000c0c:	d9ee      	bls.n	8000bec <crc32_stm32_bytes+0x2c>
    for (uint32_t i = 0; i < len; ++i) {
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	3301      	adds	r3, #1
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d3dc      	bcc.n	8000bd6 <crc32_stm32_bytes+0x16>
        }
    }
    return crc;
 8000c1c:	697b      	ldr	r3, [r7, #20]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	371c      	adds	r7, #28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	04c11db7 	.word	0x04c11db7

08000c30 <etx_ota_send_text_raw>:

/* -------------------- FORCED UART LOGGING -------------------- */
void etx_ota_send_text_raw(const char *s, uint16_t n)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]
    if (!s || n == 0) return;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d00a      	beq.n	8000c58 <etx_ota_send_text_raw+0x28>
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d007      	beq.n	8000c58 <etx_ota_send_text_raw+0x28>

    /* IMPORTANT: force all logs to UART so port 2000 stays clean for ACK/NACK */
    HAL_UART_Transmit(&huart3, (uint8_t*)s, n, HAL_MAX_DELAY);
 8000c48:	887a      	ldrh	r2, [r7, #2]
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <etx_ota_send_text_raw+0x30>)
 8000c52:	f005 fe67 	bl	8006924 <HAL_UART_Transmit>
 8000c56:	e000      	b.n	8000c5a <etx_ota_send_text_raw+0x2a>
    if (!s || n == 0) return;
 8000c58:	bf00      	nop
}
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20001c88 	.word	0x20001c88

08000c64 <etx_ota_logf>:

void etx_ota_logf(const char *fmt, ...)
{
 8000c64:	b40f      	push	{r0, r1, r2, r3}
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b0c2      	sub	sp, #264	@ 0x108
 8000c6a:	af00      	add	r7, sp, #0
    char buf[256];
    va_list ap;
    va_start(ap, fmt);
 8000c6c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000c70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000c74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000c78:	601a      	str	r2, [r3, #0]
    int n = vsnprintf(buf, sizeof buf, fmt, ap);
 8000c7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000c7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000c82:	1d38      	adds	r0, r7, #4
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000c8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c8e:	f015 fc2d 	bl	80164ec <vsniprintf>
 8000c92:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(ap);
    if (n < 0) return;
 8000c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db0f      	blt.n	8000cbe <etx_ota_logf+0x5a>
    if ((size_t)n >= sizeof buf) n = sizeof(buf) - 1;
 8000c9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000ca2:	2bff      	cmp	r3, #255	@ 0xff
 8000ca4:	d902      	bls.n	8000cac <etx_ota_logf+0x48>
 8000ca6:	23ff      	movs	r3, #255	@ 0xff
 8000ca8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    etx_ota_send_text_raw(buf, (uint16_t)n);
 8000cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff ffba 	bl	8000c30 <etx_ota_send_text_raw>
 8000cbc:	e000      	b.n	8000cc0 <etx_ota_logf+0x5c>
    if (n < 0) return;
 8000cbe:	bf00      	nop
}
 8000cc0:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000cca:	b004      	add	sp, #16
 8000ccc:	4770      	bx	lr
	...

08000cd0 <ota_reset_session>:

static void ota_reset_session(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
    OTA_LOGF("[OTA] reset_session()\r\n");
 8000cd4:	4809      	ldr	r0, [pc, #36]	@ (8000cfc <ota_reset_session+0x2c>)
 8000cd6:	f7ff ffc5 	bl	8000c64 <etx_ota_logf>
    ota_fw_total_size    = 0u;
 8000cda:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <ota_reset_session+0x30>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
    ota_fw_received_size = 0u;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <ota_reset_session+0x34>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
    ota_fw_crc           = 0u;
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <ota_reset_session+0x38>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
    slot_num_to_write    = 0xFFu;
 8000cec:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <ota_reset_session+0x3c>)
 8000cee:	22ff      	movs	r2, #255	@ 0xff
 8000cf0:	701a      	strb	r2, [r3, #0]
    ota_state            = ETX_OTA_STATE_START;
 8000cf2:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <ota_reset_session+0x40>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	08017f54 	.word	0x08017f54
 8000d00:	20001724 	.word	0x20001724
 8000d04:	2000172c 	.word	0x2000172c
 8000d08:	20001728 	.word	0x20001728
 8000d0c:	20001730 	.word	0x20001730
 8000d10:	20001721 	.word	0x20001721

08000d14 <etx_ota_set_resp_sender>:

void etx_ota_set_resp_sender(etx_tx_fn_t fn, void *ctx)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
    s_resp_tx  = fn;
 8000d1e:	4a07      	ldr	r2, [pc, #28]	@ (8000d3c <etx_ota_set_resp_sender+0x28>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6013      	str	r3, [r2, #0]
    s_resp_ctx = ctx;
 8000d24:	4a06      	ldr	r2, [pc, #24]	@ (8000d40 <etx_ota_set_resp_sender+0x2c>)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	6013      	str	r3, [r2, #0]
    OTA_LOGF("[OTA] resp_sender set: fn=%p ctx=%p\r\n", fn, ctx);
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	6879      	ldr	r1, [r7, #4]
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <etx_ota_set_resp_sender+0x30>)
 8000d30:	f7ff ff98 	bl	8000c64 <etx_ota_logf>
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20001734 	.word	0x20001734
 8000d40:	20001738 	.word	0x20001738
 8000d44:	08017f6c 	.word	0x08017f6c

08000d48 <etx_ota_send_resp>:

/* ACK/NACK response (this MUST remain TCP-capable) */
static void etx_ota_send_resp(uint8_t type)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
    ETX_OTA_RESP_ rsp =
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	811a      	strh	r2, [r3, #8]
 8000d5e:	23aa      	movs	r3, #170	@ 0xaa
 8000d60:	733b      	strb	r3, [r7, #12]
 8000d62:	2303      	movs	r3, #3
 8000d64:	737b      	strb	r3, [r7, #13]
 8000d66:	2301      	movs	r3, #1
 8000d68:	81fb      	strh	r3, [r7, #14]
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	743b      	strb	r3, [r7, #16]
 8000d6e:	23bb      	movs	r3, #187	@ 0xbb
 8000d70:	757b      	strb	r3, [r7, #21]
        .data_len    = 1u,
        .status      = type,
        .eof         = ETX_OTA_EOF
    };

    rsp.crc = crc32_stm32_bytes(&rsp.status, 1u);
 8000d72:	f107 030c 	add.w	r3, r7, #12
 8000d76:	3304      	adds	r3, #4
 8000d78:	2101      	movs	r1, #1
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff20 	bl	8000bc0 <crc32_stm32_bytes>
 8000d80:	4603      	mov	r3, r0
 8000d82:	f8c7 3011 	str.w	r3, [r7, #17]

    if (s_resp_tx) {
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <etx_ota_send_resp+0x70>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d008      	beq.n	8000da0 <etx_ota_send_resp+0x58>
        s_resp_tx((const uint8_t *)&rsp, (uint16_t)sizeof(rsp), s_resp_ctx);
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <etx_ota_send_resp+0x70>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <etx_ota_send_resp+0x74>)
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	f107 000c 	add.w	r0, r7, #12
 8000d9a:	210a      	movs	r1, #10
 8000d9c:	4798      	blx	r3
    } else {
        HAL_UART_Transmit(&huart3, (uint8_t *)&rsp, sizeof(rsp), HAL_MAX_DELAY);
    }
}
 8000d9e:	e007      	b.n	8000db0 <etx_ota_send_resp+0x68>
        HAL_UART_Transmit(&huart3, (uint8_t *)&rsp, sizeof(rsp), HAL_MAX_DELAY);
 8000da0:	f107 010c 	add.w	r1, r7, #12
 8000da4:	f04f 33ff 	mov.w	r3, #4294967295
 8000da8:	220a      	movs	r2, #10
 8000daa:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <etx_ota_send_resp+0x78>)
 8000dac:	f005 fdba 	bl	8006924 <HAL_UART_Transmit>
}
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20001734 	.word	0x20001734
 8000dbc:	20001738 	.word	0x20001738
 8000dc0:	20001c88 	.word	0x20001c88

08000dc4 <etx_ota_feed_frame>:

ETX_OTA_EX_ etx_ota_feed_frame(const uint8_t *frame, uint16_t len)
{
 8000dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc6:	b08f      	sub	sp, #60	@ 0x3c
 8000dc8:	af06      	add	r7, sp, #24
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	460b      	mov	r3, r1
 8000dce:	807b      	strh	r3, [r7, #2]
    ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	77fb      	strb	r3, [r7, #31]

    do {
        if (!frame || len < (1 + 1 + 2 + 4 + 1)) {
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <etx_ota_feed_frame+0x1c>
 8000dda:	887b      	ldrh	r3, [r7, #2]
 8000ddc:	2b08      	cmp	r3, #8
 8000dde:	d806      	bhi.n	8000dee <etx_ota_feed_frame+0x2a>
            OTA_LOGF("[OTA] feed_frame: bad args frame=%p len=%u\r\n", frame, len);
 8000de0:	887b      	ldrh	r3, [r7, #2]
 8000de2:	461a      	mov	r2, r3
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	487f      	ldr	r0, [pc, #508]	@ (8000fe4 <etx_ota_feed_frame+0x220>)
 8000de8:	f7ff ff3c 	bl	8000c64 <etx_ota_logf>
            break;
 8000dec:	e0f5      	b.n	8000fda <etx_ota_feed_frame+0x216>
        }

        if (frame[0] != ETX_OTA_SOF || frame[len-1] != ETX_OTA_EOF) {
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2baa      	cmp	r3, #170	@ 0xaa
 8000df4:	d106      	bne.n	8000e04 <etx_ota_feed_frame+0x40>
 8000df6:	887b      	ldrh	r3, [r7, #2]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2bbb      	cmp	r3, #187	@ 0xbb
 8000e02:	d00d      	beq.n	8000e20 <etx_ota_feed_frame+0x5c>
            OTA_LOGF("[OTA] feed_frame: bad SOF/EOF (SOF=0x%02X EOF=0x%02X) len=%u\r\n",
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	887b      	ldrh	r3, [r7, #2]
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	887b      	ldrh	r3, [r7, #2]
 8000e18:	4873      	ldr	r0, [pc, #460]	@ (8000fe8 <etx_ota_feed_frame+0x224>)
 8000e1a:	f7ff ff23 	bl	8000c64 <etx_ota_logf>
                     frame[0], frame[len-1], len);
            break;
 8000e1e:	e0dc      	b.n	8000fda <etx_ota_feed_frame+0x216>
        }

        uint8_t  typ   = frame[1];
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3301      	adds	r3, #1
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	77bb      	strb	r3, [r7, #30]
        uint16_t dlen  = (uint16_t)(frame[2] | ((uint16_t)frame[3] << 8));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3303      	adds	r3, #3
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	b21b      	sxth	r3, r3
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	b21b      	sxth	r3, r3
 8000e40:	83bb      	strh	r3, [r7, #28]
        uint32_t need  = (uint32_t)(1 + 1 + 2) + dlen + 4 + 1;
 8000e42:	8bbb      	ldrh	r3, [r7, #28]
 8000e44:	3309      	adds	r3, #9
 8000e46:	61bb      	str	r3, [r7, #24]

        OTA_LOGF("[OTA] RX frame: type=%u dlen=%u total=%u state=%s\r\n",
 8000e48:	7fbc      	ldrb	r4, [r7, #30]
 8000e4a:	8bbd      	ldrh	r5, [r7, #28]
 8000e4c:	887e      	ldrh	r6, [r7, #2]
 8000e4e:	4b67      	ldr	r3, [pc, #412]	@ (8000fec <etx_ota_feed_frame+0x228>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fe80 	bl	8000b58 <ota_state_str>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	4633      	mov	r3, r6
 8000e5e:	462a      	mov	r2, r5
 8000e60:	4621      	mov	r1, r4
 8000e62:	4863      	ldr	r0, [pc, #396]	@ (8000ff0 <etx_ota_feed_frame+0x22c>)
 8000e64:	f7ff fefe 	bl	8000c64 <etx_ota_logf>
                 (unsigned)typ, (unsigned)dlen, (unsigned)len, ota_state_str(ota_state));

        if (len != need) {
 8000e68:	887b      	ldrh	r3, [r7, #2]
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d006      	beq.n	8000e7e <etx_ota_feed_frame+0xba>
            OTA_LOGF("[OTA] feed_frame: length mismatch got=%u need=%lu\r\n",
 8000e70:	887b      	ldrh	r3, [r7, #2]
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4619      	mov	r1, r3
 8000e76:	485f      	ldr	r0, [pc, #380]	@ (8000ff4 <etx_ota_feed_frame+0x230>)
 8000e78:	f7ff fef4 	bl	8000c64 <etx_ota_logf>
                     (unsigned)len, (unsigned long)need);
            break;
 8000e7c:	e0ad      	b.n	8000fda <etx_ota_feed_frame+0x216>
        }

        if (len > ETX_OTA_PACKET_MAX_SIZE) {
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	f240 4209 	movw	r2, #1033	@ 0x409
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d90a      	bls.n	8000e9e <etx_ota_feed_frame+0xda>
            OTA_LOGF("[OTA] feed_frame: oversize packet len=%u max=%u\r\n",
 8000e88:	887b      	ldrh	r3, [r7, #2]
 8000e8a:	f240 4209 	movw	r2, #1033	@ 0x409
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4859      	ldr	r0, [pc, #356]	@ (8000ff8 <etx_ota_feed_frame+0x234>)
 8000e92:	f7ff fee7 	bl	8000c64 <etx_ota_logf>
                     (unsigned)len, (unsigned)ETX_OTA_PACKET_MAX_SIZE);
            etx_ota_send_resp(ETX_OTA_NACK);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff ff56 	bl	8000d48 <etx_ota_send_resp>
            break;
 8000e9c:	e09d      	b.n	8000fda <etx_ota_feed_frame+0x216>
        }

        const uint8_t* payload = &frame[4];
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3304      	adds	r3, #4
 8000ea2:	617b      	str	r3, [r7, #20]
        uint32_t rec_crc =  (uint32_t)payload[dlen]
 8000ea4:	8bbb      	ldrh	r3, [r7, #28]
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	4619      	mov	r1, r3
                          | ((uint32_t)payload[dlen + 1] << 8)
 8000eae:	8bbb      	ldrh	r3, [r7, #28]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	697a      	ldr	r2, [r7, #20]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	021b      	lsls	r3, r3, #8
 8000eba:	ea41 0203 	orr.w	r2, r1, r3
                          | ((uint32_t)payload[dlen + 2] << 16)
 8000ebe:	8bbb      	ldrh	r3, [r7, #28]
 8000ec0:	3302      	adds	r3, #2
 8000ec2:	6979      	ldr	r1, [r7, #20]
 8000ec4:	440b      	add	r3, r1
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	041b      	lsls	r3, r3, #16
 8000eca:	431a      	orrs	r2, r3
                          | ((uint32_t)payload[dlen + 3] << 24);
 8000ecc:	8bbb      	ldrh	r3, [r7, #28]
 8000ece:	3303      	adds	r3, #3
 8000ed0:	6979      	ldr	r1, [r7, #20]
 8000ed2:	440b      	add	r3, r1
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	061b      	lsls	r3, r3, #24
        uint32_t rec_crc =  (uint32_t)payload[dlen]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        uint32_t cal_crc = crc32_stm32_bytes(payload, dlen);
 8000edc:	8bbb      	ldrh	r3, [r7, #28]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	6978      	ldr	r0, [r7, #20]
 8000ee2:	f7ff fe6d 	bl	8000bc0 <crc32_stm32_bytes>
 8000ee6:	60f8      	str	r0, [r7, #12]

        if (typ == ETX_OTA_PACKET_TYPE_HEADER) {
 8000ee8:	7fbb      	ldrb	r3, [r7, #30]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d128      	bne.n	8000f40 <etx_ota_feed_frame+0x17c>
            OTA_LOGF("[OTA] HDR bytes: %02X %02X %02X %02X %02X %02X %02X %02X ...\r\n",
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	461d      	mov	r5, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	461e      	mov	r6, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3302      	adds	r3, #2
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	469c      	mov	ip, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3303      	adds	r3, #3
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3304      	adds	r3, #4
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4619      	mov	r1, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3305      	adds	r3, #5
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3306      	adds	r3, #6
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	461c      	mov	r4, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3307      	adds	r3, #7
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	9304      	str	r3, [sp, #16]
 8000f2c:	9403      	str	r4, [sp, #12]
 8000f2e:	9002      	str	r0, [sp, #8]
 8000f30:	9101      	str	r1, [sp, #4]
 8000f32:	9200      	str	r2, [sp, #0]
 8000f34:	4663      	mov	r3, ip
 8000f36:	4632      	mov	r2, r6
 8000f38:	4629      	mov	r1, r5
 8000f3a:	4830      	ldr	r0, [pc, #192]	@ (8000ffc <etx_ota_feed_frame+0x238>)
 8000f3c:	f7ff fe92 	bl	8000c64 <etx_ota_logf>
                     frame[0], frame[1], frame[2], frame[3],
                     frame[4], frame[5], frame[6], frame[7]);
        }

        if (cal_crc != rec_crc) {
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d00c      	beq.n	8000f62 <etx_ota_feed_frame+0x19e>
            OTA_LOGF("[OTA] CRC mismatch: calc=0x%08lX rec=0x%08lX typ=%u dlen=%u\r\n",
 8000f48:	7fba      	ldrb	r2, [r7, #30]
 8000f4a:	8bbb      	ldrh	r3, [r7, #28]
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	68f9      	ldr	r1, [r7, #12]
 8000f54:	482a      	ldr	r0, [pc, #168]	@ (8001000 <etx_ota_feed_frame+0x23c>)
 8000f56:	f7ff fe85 	bl	8000c64 <etx_ota_logf>
                     (unsigned long)cal_crc, (unsigned long)rec_crc,
                     (unsigned)typ, (unsigned)dlen);
            etx_ota_send_resp(ETX_OTA_NACK);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff fef4 	bl	8000d48 <etx_ota_send_resp>
            break;
 8000f60:	e03b      	b.n	8000fda <etx_ota_feed_frame+0x216>
        }

        if (ota_state == ETX_OTA_STATE_IDLE) {
 8000f62:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <etx_ota_feed_frame+0x228>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d116      	bne.n	8000f98 <etx_ota_feed_frame+0x1d4>
            if (typ == ETX_OTA_PACKET_TYPE_CMD && dlen == 1 && payload[0] == ETX_OTA_CMD_START) {
 8000f6a:	7fbb      	ldrb	r3, [r7, #30]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <etx_ota_feed_frame+0x1c6>
 8000f70:	8bbb      	ldrh	r3, [r7, #28]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d109      	bne.n	8000f8a <etx_ota_feed_frame+0x1c6>
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d105      	bne.n	8000f8a <etx_ota_feed_frame+0x1c6>
                OTA_LOGF("[OTA] IDLE->START by CMD_START\r\n");
 8000f7e:	4821      	ldr	r0, [pc, #132]	@ (8001004 <etx_ota_feed_frame+0x240>)
 8000f80:	f7ff fe70 	bl	8000c64 <etx_ota_logf>
                ota_reset_session();
 8000f84:	f7ff fea4 	bl	8000cd0 <ota_reset_session>
 8000f88:	e006      	b.n	8000f98 <etx_ota_feed_frame+0x1d4>
            } else {
                OTA_LOGF("[OTA] In IDLE but got non-START -> NACK\r\n");
 8000f8a:	481f      	ldr	r0, [pc, #124]	@ (8001008 <etx_ota_feed_frame+0x244>)
 8000f8c:	f7ff fe6a 	bl	8000c64 <etx_ota_logf>
                etx_ota_send_resp(ETX_OTA_NACK);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f7ff fed9 	bl	8000d48 <etx_ota_send_resp>
                break;
 8000f96:	e020      	b.n	8000fda <etx_ota_feed_frame+0x216>
            }
        }

        memcpy(Rx_Buffer, frame, len);
 8000f98:	887b      	ldrh	r3, [r7, #2]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	481b      	ldr	r0, [pc, #108]	@ (800100c <etx_ota_feed_frame+0x248>)
 8000fa0:	f015 fc5b 	bl	801685a <memcpy>
        ret = etx_process_data(Rx_Buffer, (uint16_t)len);
 8000fa4:	887b      	ldrh	r3, [r7, #2]
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4818      	ldr	r0, [pc, #96]	@ (800100c <etx_ota_feed_frame+0x248>)
 8000faa:	f000 f837 	bl	800101c <etx_process_data>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	77fb      	strb	r3, [r7, #31]

        OTA_LOGF("[OTA] process ret=%u -> RESP=%s\r\n",
 8000fb2:	7ff9      	ldrb	r1, [r7, #31]
 8000fb4:	7ffb      	ldrb	r3, [r7, #31]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <etx_ota_feed_frame+0x1fa>
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <etx_ota_feed_frame+0x24c>)
 8000fbc:	e000      	b.n	8000fc0 <etx_ota_feed_frame+0x1fc>
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <etx_ota_feed_frame+0x250>)
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4815      	ldr	r0, [pc, #84]	@ (8001018 <etx_ota_feed_frame+0x254>)
 8000fc4:	f7ff fe4e 	bl	8000c64 <etx_ota_logf>
                 (unsigned)ret, (ret == ETX_OTA_EX_OK) ? "ACK" : "NACK");

        etx_ota_send_resp((ret == ETX_OTA_EX_OK) ? ETX_OTA_ACK : ETX_OTA_NACK);
 8000fc8:	7ffb      	ldrb	r3, [r7, #31]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	bf14      	ite	ne
 8000fce:	2301      	movne	r3, #1
 8000fd0:	2300      	moveq	r3, #0
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff feb7 	bl	8000d48 <etx_ota_send_resp>
    } while (false);

    return ret;
 8000fda:	7ffb      	ldrb	r3, [r7, #31]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3724      	adds	r7, #36	@ 0x24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fe4:	08017f94 	.word	0x08017f94
 8000fe8:	08017fc4 	.word	0x08017fc4
 8000fec:	20001721 	.word	0x20001721
 8000ff0:	08018004 	.word	0x08018004
 8000ff4:	08018038 	.word	0x08018038
 8000ff8:	0801806c 	.word	0x0801806c
 8000ffc:	080180a0 	.word	0x080180a0
 8001000:	080180e0 	.word	0x080180e0
 8001004:	08018120 	.word	0x08018120
 8001008:	08018144 	.word	0x08018144
 800100c:	20001318 	.word	0x20001318
 8001010:	08018170 	.word	0x08018170
 8001014:	08018174 	.word	0x08018174
 8001018:	0801817c 	.word	0x0801817c

0800101c <etx_process_data>:

    return ret;
}

static ETX_OTA_EX_ etx_process_data(uint8_t *buf, uint16_t len)
{
 800101c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800101e:	b09d      	sub	sp, #116	@ 0x74
 8001020:	af04      	add	r7, sp, #16
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
    ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8001028:	2301      	movs	r3, #1
 800102a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    do {
        if ((buf == NULL) || (len == 0u)) {
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <etx_process_data+0x1e>
 8001034:	887b      	ldrh	r3, [r7, #2]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d106      	bne.n	8001048 <etx_process_data+0x2c>
            OTA_LOGF("[OTA] process_data: bad args buf=%p len=%u\r\n", buf, len);
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	461a      	mov	r2, r3
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	4884      	ldr	r0, [pc, #528]	@ (8001254 <etx_process_data+0x238>)
 8001042:	f7ff fe0f 	bl	8000c64 <etx_ota_logf>
            break;
 8001046:	e1e1      	b.n	800140c <etx_process_data+0x3f0>
        }

        OTA_LOGF("[OTA] process_data: state=%s len=%u\r\n", ota_state_str(ota_state), (unsigned)len);
 8001048:	4b83      	ldr	r3, [pc, #524]	@ (8001258 <etx_process_data+0x23c>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fd83 	bl	8000b58 <ota_state_str>
 8001052:	4601      	mov	r1, r0
 8001054:	887b      	ldrh	r3, [r7, #2]
 8001056:	461a      	mov	r2, r3
 8001058:	4880      	ldr	r0, [pc, #512]	@ (800125c <etx_process_data+0x240>)
 800105a:	f7ff fe03 	bl	8000c64 <etx_ota_logf>

        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	65bb      	str	r3, [r7, #88]	@ 0x58
        if (cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD && cmd->cmd == ETX_OTA_CMD_ABORT) {
 8001062:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001064:	785b      	ldrb	r3, [r3, #1]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d107      	bne.n	800107a <etx_process_data+0x5e>
 800106a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800106c:	791b      	ldrb	r3, [r3, #4]
 800106e:	2b02      	cmp	r3, #2
 8001070:	d103      	bne.n	800107a <etx_process_data+0x5e>
            OTA_LOGF("[OTA] ABORT received\r\n");
 8001072:	487b      	ldr	r0, [pc, #492]	@ (8001260 <etx_process_data+0x244>)
 8001074:	f7ff fdf6 	bl	8000c64 <etx_ota_logf>
            break;
 8001078:	e1c8      	b.n	800140c <etx_process_data+0x3f0>
        }

        switch (ota_state) {
 800107a:	4b77      	ldr	r3, [pc, #476]	@ (8001258 <etx_process_data+0x23c>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b04      	cmp	r3, #4
 8001080:	f200 81b4 	bhi.w	80013ec <etx_process_data+0x3d0>
 8001084:	a201      	add	r2, pc, #4	@ (adr r2, 800108c <etx_process_data+0x70>)
 8001086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108a:	bf00      	nop
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010a9 	.word	0x080010a9
 8001094:	080010e7 	.word	0x080010e7
 8001098:	080011bb 	.word	0x080011bb
 800109c:	0800138f 	.word	0x0800138f

        case ETX_OTA_STATE_IDLE:
            ret = ETX_OTA_EX_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 80010a6:	e1b1      	b.n	800140c <etx_process_data+0x3f0>

        case ETX_OTA_STATE_START:
        {
            ETX_OTA_COMMAND_ *c = (ETX_OTA_COMMAND_*)buf;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	643b      	str	r3, [r7, #64]	@ 0x40
            OTA_LOGF("[OTA] START: pkt_type=%u cmd=%u\r\n", (unsigned)c->packet_type, (unsigned)c->cmd);
 80010ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010ae:	785b      	ldrb	r3, [r3, #1]
 80010b0:	4619      	mov	r1, r3
 80010b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010b4:	791b      	ldrb	r3, [r3, #4]
 80010b6:	461a      	mov	r2, r3
 80010b8:	486a      	ldr	r0, [pc, #424]	@ (8001264 <etx_process_data+0x248>)
 80010ba:	f7ff fdd3 	bl	8000c64 <etx_ota_logf>
            if (c->packet_type == ETX_OTA_PACKET_TYPE_CMD && c->cmd == ETX_OTA_CMD_START) {
 80010be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010c0:	785b      	ldrb	r3, [r3, #1]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f040 8199 	bne.w	80013fa <etx_process_data+0x3de>
 80010c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010ca:	791b      	ldrb	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f040 8194 	bne.w	80013fa <etx_process_data+0x3de>
                OTA_LOGF("[OTA] Started...\r\n");
 80010d2:	4865      	ldr	r0, [pc, #404]	@ (8001268 <etx_process_data+0x24c>)
 80010d4:	f7ff fdc6 	bl	8000c64 <etx_ota_logf>
                ota_state = ETX_OTA_STATE_HEADER;
 80010d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001258 <etx_process_data+0x23c>)
 80010da:	2202      	movs	r2, #2
 80010dc:	701a      	strb	r2, [r3, #0]
                ret = ETX_OTA_EX_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            }
        } break;
 80010e4:	e189      	b.n	80013fa <etx_process_data+0x3de>

        case ETX_OTA_STATE_HEADER:
        {
            ETX_OTA_HEADER_ *header = (ETX_OTA_HEADER_*)buf;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	647b      	str	r3, [r7, #68]	@ 0x44
            OTA_LOGF("[OTA] HEADER: pkt_type=%u dlen=%u\r\n",
 80010ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010ec:	785b      	ldrb	r3, [r3, #1]
 80010ee:	4619      	mov	r1, r3
 80010f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010f2:	885b      	ldrh	r3, [r3, #2]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	461a      	mov	r2, r3
 80010f8:	485c      	ldr	r0, [pc, #368]	@ (800126c <etx_process_data+0x250>)
 80010fa:	f7ff fdb3 	bl	8000c64 <etx_ota_logf>
                     (unsigned)header->packet_type, (unsigned)header->data_len);

            if (header->packet_type == ETX_OTA_PACKET_TYPE_HEADER) {
 80010fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	2b02      	cmp	r3, #2
 8001104:	f040 817b 	bne.w	80013fe <etx_process_data+0x3e2>
                ota_fw_total_size = header->meta_data.package_size;
 8001108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	4a58      	ldr	r2, [pc, #352]	@ (8001270 <etx_process_data+0x254>)
 800110e:	6013      	str	r3, [r2, #0]
                ota_fw_crc        = header->meta_data.package_crc;
 8001110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	4a57      	ldr	r2, [pc, #348]	@ (8001274 <etx_process_data+0x258>)
 8001116:	6013      	str	r3, [r2, #0]

                OTA_LOGF("[OTA] HEADER meta: size=%lu crc=0x%08lX\r\n",
 8001118:	4b55      	ldr	r3, [pc, #340]	@ (8001270 <etx_process_data+0x254>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a55      	ldr	r2, [pc, #340]	@ (8001274 <etx_process_data+0x258>)
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	4619      	mov	r1, r3
 8001122:	4855      	ldr	r0, [pc, #340]	@ (8001278 <etx_process_data+0x25c>)
 8001124:	f7ff fd9e 	bl	8000c64 <etx_ota_logf>
                         (unsigned long)ota_fw_total_size,
                         (unsigned long)ota_fw_crc);

                ETX_GNRL_CFG_ cfg;
                memcpy(&cfg, cfg_flash, sizeof(cfg));
 8001128:	4b54      	ldr	r3, [pc, #336]	@ (800127c <etx_process_data+0x260>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	461c      	mov	r4, r3
 800112e:	f107 060c 	add.w	r6, r7, #12
 8001132:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001136:	4635      	mov	r5, r6
 8001138:	4623      	mov	r3, r4
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	6859      	ldr	r1, [r3, #4]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001144:	3410      	adds	r4, #16
 8001146:	3610      	adds	r6, #16
 8001148:	4564      	cmp	r4, ip
 800114a:	d1f4      	bne.n	8001136 <etx_process_data+0x11a>
 800114c:	4632      	mov	r2, r6
 800114e:	4623      	mov	r3, r4
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	8013      	strh	r3, [r2, #0]
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
 8001154:	7c7b      	ldrb	r3, [r7, #17]
 8001156:	4618      	mov	r0, r3
 8001158:	7c3b      	ldrb	r3, [r7, #16]
 800115a:	461c      	mov	r4, r3
 800115c:	7cbb      	ldrb	r3, [r7, #18]
 800115e:	461d      	mov	r5, r3
 8001160:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001164:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001168:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 800116c:	9102      	str	r1, [sp, #8]
 800116e:	9201      	str	r2, [sp, #4]
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	462b      	mov	r3, r5
 8001174:	4622      	mov	r2, r4
 8001176:	4601      	mov	r1, r0
 8001178:	4841      	ldr	r0, [pc, #260]	@ (8001280 <etx_process_data+0x264>)
 800117a:	f7ff fd73 	bl	8000c64 <etx_ota_logf>
                         cfg.slot_table[0].should_we_run_this_fw,
                         cfg.slot_table[1].is_this_slot_active,
                         cfg.slot_table[1].is_this_slot_not_valid,
                         cfg.slot_table[1].should_we_run_this_fw);

                slot_num_to_write = get_available_slot_number();
 800117e:	f000 fad7 	bl	8001730 <get_available_slot_number>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	4b3f      	ldr	r3, [pc, #252]	@ (8001284 <etx_process_data+0x268>)
 8001188:	701a      	strb	r2, [r3, #0]
                OTA_LOGF("[OTA] slot_num_to_write=%u\r\n", (unsigned)slot_num_to_write);
 800118a:	4b3e      	ldr	r3, [pc, #248]	@ (8001284 <etx_process_data+0x268>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	483d      	ldr	r0, [pc, #244]	@ (8001288 <etx_process_data+0x26c>)
 8001192:	f7ff fd67 	bl	8000c64 <etx_ota_logf>

                if (slot_num_to_write != 0xFFu) {
 8001196:	4b3b      	ldr	r3, [pc, #236]	@ (8001284 <etx_process_data+0x268>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2bff      	cmp	r3, #255	@ 0xff
 800119c:	d009      	beq.n	80011b2 <etx_process_data+0x196>
                    ota_state = ETX_OTA_STATE_DATA;
 800119e:	4b2e      	ldr	r3, [pc, #184]	@ (8001258 <etx_process_data+0x23c>)
 80011a0:	2203      	movs	r2, #3
 80011a2:	701a      	strb	r2, [r3, #0]
                    OTA_LOGF("[OTA] HEADER OK -> state=DATA\r\n");
 80011a4:	4839      	ldr	r0, [pc, #228]	@ (800128c <etx_process_data+0x270>)
 80011a6:	f7ff fd5d 	bl	8000c64 <etx_ota_logf>
                    ret = ETX_OTA_EX_OK;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                } else {
                    OTA_LOGF("[OTA] No available slot -> ERR\r\n");
                }
            }
        } break;
 80011b0:	e125      	b.n	80013fe <etx_process_data+0x3e2>
                    OTA_LOGF("[OTA] No available slot -> ERR\r\n");
 80011b2:	4837      	ldr	r0, [pc, #220]	@ (8001290 <etx_process_data+0x274>)
 80011b4:	f7ff fd56 	bl	8000c64 <etx_ota_logf>
        } break;
 80011b8:	e121      	b.n	80013fe <etx_process_data+0x3e2>

        case ETX_OTA_STATE_DATA:
        {
            /* IMPORTANT FIX: parse dlen from raw bytes to avoid struct packing issues */
            uint8_t  pkt_type = buf[1];
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	785b      	ldrb	r3, [r3, #1]
 80011be:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            uint16_t dlen     = (uint16_t)(buf[2] | ((uint16_t)buf[3] << 8));
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3302      	adds	r3, #2
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3303      	adds	r3, #3
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b21b      	sxth	r3, r3
 80011da:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

            OTA_LOGF("[OTA] DATA: pkt_type=%u dlen=%u rx_total=%lu/%lu\r\n",
 80011de:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 80011e2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80011e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001294 <etx_process_data+0x278>)
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	4b21      	ldr	r3, [pc, #132]	@ (8001270 <etx_process_data+0x254>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	4603      	mov	r3, r0
 80011f2:	4829      	ldr	r0, [pc, #164]	@ (8001298 <etx_process_data+0x27c>)
 80011f4:	f7ff fd36 	bl	8000c64 <etx_ota_logf>
                     (unsigned)pkt_type,
                     (unsigned)dlen,
                     (unsigned long)ota_fw_received_size,
                     (unsigned long)ota_fw_total_size);

            if (pkt_type == ETX_OTA_PACKET_TYPE_DATA) {
 80011f8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	f040 8100 	bne.w	8001402 <etx_process_data+0x3e6>

                /* FIX: reject extra packets beyond total size */
                if (ota_fw_received_size >= ota_fw_total_size) {
 8001202:	4b24      	ldr	r3, [pc, #144]	@ (8001294 <etx_process_data+0x278>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <etx_process_data+0x254>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	d306      	bcc.n	800121c <etx_process_data+0x200>
                    OTA_LOGF("[OTA] Extra DATA after completion -> NACK\r\n");
 800120e:	4823      	ldr	r0, [pc, #140]	@ (800129c <etx_process_data+0x280>)
 8001210:	f7ff fd28 	bl	8000c64 <etx_ota_logf>
                    ret = ETX_OTA_EX_ERR;
 8001214:	2301      	movs	r3, #1
 8001216:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                    break;
 800121a:	e0f7      	b.n	800140c <etx_process_data+0x3f0>
                }

                uint32_t remaining = ota_fw_total_size - ota_fw_received_size;
 800121c:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <etx_process_data+0x254>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <etx_process_data+0x278>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if ((uint32_t)dlen > remaining) {
 8001228:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800122c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800122e:	429a      	cmp	r2, r3
 8001230:	d238      	bcs.n	80012a4 <etx_process_data+0x288>
                    OTA_LOGF("[OTA] DATA overflow: dlen=%u remaining=%lu (rx=%lu total=%lu) -> NACK\r\n",
 8001232:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 8001236:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <etx_process_data+0x278>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <etx_process_data+0x254>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	4613      	mov	r3, r2
 8001242:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001244:	4816      	ldr	r0, [pc, #88]	@ (80012a0 <etx_process_data+0x284>)
 8001246:	f7ff fd0d 	bl	8000c64 <etx_ota_logf>
                             (unsigned)dlen,
                             (unsigned long)remaining,
                             (unsigned long)ota_fw_received_size,
                             (unsigned long)ota_fw_total_size);
                    ret = ETX_OTA_EX_ERR;
 800124a:	2301      	movs	r3, #1
 800124c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                    break;
 8001250:	e0dc      	b.n	800140c <etx_process_data+0x3f0>
 8001252:	bf00      	nop
 8001254:	080181b8 	.word	0x080181b8
 8001258:	20001721 	.word	0x20001721
 800125c:	080181e8 	.word	0x080181e8
 8001260:	08018210 	.word	0x08018210
 8001264:	08018228 	.word	0x08018228
 8001268:	0801824c 	.word	0x0801824c
 800126c:	08018260 	.word	0x08018260
 8001270:	20001724 	.word	0x20001724
 8001274:	20001728 	.word	0x20001728
 8001278:	08018284 	.word	0x08018284
 800127c:	20000000 	.word	0x20000000
 8001280:	080182b0 	.word	0x080182b0
 8001284:	20001730 	.word	0x20001730
 8001288:	080182f0 	.word	0x080182f0
 800128c:	08018310 	.word	0x08018310
 8001290:	08018330 	.word	0x08018330
 8001294:	2000172c 	.word	0x2000172c
 8001298:	08018354 	.word	0x08018354
 800129c:	08018388 	.word	0x08018388
 80012a0:	080183b4 	.word	0x080183b4
                }

                bool first_block = (ota_fw_received_size == 0);
 80012a4:	4b5c      	ldr	r3, [pc, #368]	@ (8001418 <etx_process_data+0x3fc>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	bf0c      	ite	eq
 80012ac:	2301      	moveq	r3, #1
 80012ae:	2300      	movne	r3, #0
 80012b0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

                if (first_block) {
 80012b4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d037      	beq.n	800132c <etx_process_data+0x310>
                    OTA_LOGF("[OTA] First DATA block\r\n");
 80012bc:	4857      	ldr	r0, [pc, #348]	@ (800141c <etx_process_data+0x400>)
 80012be:	f7ff fcd1 	bl	8000c64 <etx_ota_logf>
                    ETX_GNRL_CFG_ cfg;
                    memcpy(&cfg, cfg_flash, sizeof(cfg));
 80012c2:	4b57      	ldr	r3, [pc, #348]	@ (8001420 <etx_process_data+0x404>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	461c      	mov	r4, r3
 80012c8:	f107 060c 	add.w	r6, r7, #12
 80012cc:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80012d0:	4635      	mov	r5, r6
 80012d2:	4623      	mov	r3, r4
 80012d4:	6818      	ldr	r0, [r3, #0]
 80012d6:	6859      	ldr	r1, [r3, #4]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012de:	3410      	adds	r4, #16
 80012e0:	3610      	adds	r6, #16
 80012e2:	4564      	cmp	r4, ip
 80012e4:	d1f4      	bne.n	80012d0 <etx_process_data+0x2b4>
 80012e6:	4632      	mov	r2, r6
 80012e8:	4623      	mov	r3, r4
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	8013      	strh	r3, [r2, #0]
                    cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 1u;
 80012ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001424 <etx_process_data+0x408>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4613      	mov	r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4413      	add	r3, r2
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	1a9b      	subs	r3, r3, r2
 80012fe:	3360      	adds	r3, #96	@ 0x60
 8001300:	443b      	add	r3, r7
 8001302:	3b50      	subs	r3, #80	@ 0x50
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
                    HAL_StatusTypeDef rcfg = write_cfg_to_flash(&cfg);
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	4618      	mov	r0, r3
 800130e:	f000 fa67 	bl	80017e0 <write_cfg_to_flash>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    OTA_LOGF("[OTA] write_cfg_to_flash(first_block) rc=%d\r\n", (int)rcfg);
 8001318:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800131c:	4619      	mov	r1, r3
 800131e:	4842      	ldr	r0, [pc, #264]	@ (8001428 <etx_process_data+0x40c>)
 8001320:	f7ff fca0 	bl	8000c64 <etx_ota_logf>
                    if (rcfg != HAL_OK) break;
 8001324:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001328:	2b00      	cmp	r3, #0
 800132a:	d16c      	bne.n	8001406 <etx_process_data+0x3ea>
                }

                HAL_StatusTypeDef ex = write_data_to_slot(slot_num_to_write, buf + 4, dlen, first_block);
 800132c:	4b3d      	ldr	r3, [pc, #244]	@ (8001424 <etx_process_data+0x408>)
 800132e:	7818      	ldrb	r0, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1d19      	adds	r1, r3, #4
 8001334:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001338:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800133c:	f000 f88c 	bl	8001458 <write_data_to_slot>
 8001340:	4603      	mov	r3, r0
 8001342:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
                OTA_LOGF("[OTA] write_data_to_slot rc=%d new_rx=%lu\r\n",
 8001346:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800134a:	4a33      	ldr	r2, [pc, #204]	@ (8001418 <etx_process_data+0x3fc>)
 800134c:	6812      	ldr	r2, [r2, #0]
 800134e:	4619      	mov	r1, r3
 8001350:	4836      	ldr	r0, [pc, #216]	@ (800142c <etx_process_data+0x410>)
 8001352:	f7ff fc87 	bl	8000c64 <etx_ota_logf>
                         (int)ex, (unsigned long)ota_fw_received_size);

                if (ex == HAL_OK) {
 8001356:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800135a:	2b00      	cmp	r3, #0
 800135c:	d113      	bne.n	8001386 <etx_process_data+0x36a>
                    /* FIX: only complete when EXACTLY equal; then wait for CMD_END */
                    if (ota_fw_received_size == ota_fw_total_size) {
 800135e:	4b2e      	ldr	r3, [pc, #184]	@ (8001418 <etx_process_data+0x3fc>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b33      	ldr	r3, [pc, #204]	@ (8001430 <etx_process_data+0x414>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	429a      	cmp	r2, r3
 8001368:	d109      	bne.n	800137e <etx_process_data+0x362>
                        ota_state = ETX_OTA_STATE_END;
 800136a:	4b32      	ldr	r3, [pc, #200]	@ (8001434 <etx_process_data+0x418>)
 800136c:	2204      	movs	r2, #4
 800136e:	701a      	strb	r2, [r3, #0]
                        OTA_LOGF("[OTA] All bytes received -> state=END (wait CMD_END)\r\n");
 8001370:	4831      	ldr	r0, [pc, #196]	@ (8001438 <etx_process_data+0x41c>)
 8001372:	f7ff fc77 	bl	8000c64 <etx_ota_logf>
                        ret = ETX_OTA_EX_OK;
 8001376:	2300      	movs	r3, #0
 8001378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                        break;
 800137c:	e046      	b.n	800140c <etx_process_data+0x3f0>
                    }

                    ret = ETX_OTA_EX_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                } else {
                    OTA_LOGF("[OTA] DATA write error!\r\n");
                }
            }
        } break;
 8001384:	e03d      	b.n	8001402 <etx_process_data+0x3e6>
                    OTA_LOGF("[OTA] DATA write error!\r\n");
 8001386:	482d      	ldr	r0, [pc, #180]	@ (800143c <etx_process_data+0x420>)
 8001388:	f7ff fc6c 	bl	8000c64 <etx_ota_logf>
        } break;
 800138c:	e039      	b.n	8001402 <etx_process_data+0x3e6>

        case ETX_OTA_STATE_END:
        {
            ETX_OTA_COMMAND_ *c = (ETX_OTA_COMMAND_*)buf;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	657b      	str	r3, [r7, #84]	@ 0x54
            OTA_LOGF("[OTA] END: pkt_type=%u cmd=%u\r\n", (unsigned)c->packet_type, (unsigned)c->cmd);
 8001392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001394:	785b      	ldrb	r3, [r3, #1]
 8001396:	4619      	mov	r1, r3
 8001398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	461a      	mov	r2, r3
 800139e:	4828      	ldr	r0, [pc, #160]	@ (8001440 <etx_process_data+0x424>)
 80013a0:	f7ff fc60 	bl	8000c64 <etx_ota_logf>
            if (c->packet_type == ETX_OTA_PACKET_TYPE_CMD && c->cmd == ETX_OTA_CMD_END) {
 80013a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013a6:	785b      	ldrb	r3, [r3, #1]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d12e      	bne.n	800140a <etx_process_data+0x3ee>
 80013ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013ae:	791b      	ldrb	r3, [r3, #4]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d12a      	bne.n	800140a <etx_process_data+0x3ee>
                OTA_LOGF("[OTA] END received -> finalize\r\n");
 80013b4:	4823      	ldr	r0, [pc, #140]	@ (8001444 <etx_process_data+0x428>)
 80013b6:	f7ff fc55 	bl	8000c64 <etx_ota_logf>
                ret = finalize_staged_image_and_mark();
 80013ba:	f000 f8e7 	bl	800158c <finalize_staged_image_and_mark>
 80013be:	4603      	mov	r3, r0
 80013c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                OTA_LOGF("[OTA] finalize ret=%u\r\n", (unsigned)ret);
 80013c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80013c8:	4619      	mov	r1, r3
 80013ca:	481f      	ldr	r0, [pc, #124]	@ (8001448 <etx_process_data+0x42c>)
 80013cc:	f7ff fc4a 	bl	8000c64 <etx_ota_logf>

                if (ret == ETX_OTA_EX_OK) {
 80013d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d118      	bne.n	800140a <etx_process_data+0x3ee>
                    ota_state = ETX_OTA_STATE_IDLE;
 80013d8:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <etx_process_data+0x418>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
                    updateComplete = 1;
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <etx_process_data+0x430>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	701a      	strb	r2, [r3, #0]
                    OTA_LOGF("[OTA] DONE -> state=IDLE updateComplete=1\r\n");
 80013e4:	481a      	ldr	r0, [pc, #104]	@ (8001450 <etx_process_data+0x434>)
 80013e6:	f7ff fc3d 	bl	8000c64 <etx_ota_logf>
                }
            }
        } break;
 80013ea:	e00e      	b.n	800140a <etx_process_data+0x3ee>

        default:
            OTA_LOGF("[OTA] default: unknown state\r\n");
 80013ec:	4819      	ldr	r0, [pc, #100]	@ (8001454 <etx_process_data+0x438>)
 80013ee:	f7ff fc39 	bl	8000c64 <etx_ota_logf>
            ret = ETX_OTA_EX_ERR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 80013f8:	e008      	b.n	800140c <etx_process_data+0x3f0>
        } break;
 80013fa:	bf00      	nop
 80013fc:	e006      	b.n	800140c <etx_process_data+0x3f0>
        } break;
 80013fe:	bf00      	nop
 8001400:	e004      	b.n	800140c <etx_process_data+0x3f0>
        } break;
 8001402:	bf00      	nop
 8001404:	e002      	b.n	800140c <etx_process_data+0x3f0>
                    if (rcfg != HAL_OK) break;
 8001406:	bf00      	nop
 8001408:	e000      	b.n	800140c <etx_process_data+0x3f0>
        } break;
 800140a:	bf00      	nop
        }

    } while (false);

    return ret;
 800140c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8001410:	4618      	mov	r0, r3
 8001412:	3764      	adds	r7, #100	@ 0x64
 8001414:	46bd      	mov	sp, r7
 8001416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001418:	2000172c 	.word	0x2000172c
 800141c:	080183fc 	.word	0x080183fc
 8001420:	20000000 	.word	0x20000000
 8001424:	20001730 	.word	0x20001730
 8001428:	08018418 	.word	0x08018418
 800142c:	08018448 	.word	0x08018448
 8001430:	20001724 	.word	0x20001724
 8001434:	20001721 	.word	0x20001721
 8001438:	08018474 	.word	0x08018474
 800143c:	080184ac 	.word	0x080184ac
 8001440:	080184c8 	.word	0x080184c8
 8001444:	080184e8 	.word	0x080184e8
 8001448:	0801850c 	.word	0x0801850c
 800144c:	20001be0 	.word	0x20001be0
 8001450:	08018524 	.word	0x08018524
 8001454:	08018550 	.word	0x08018550

08001458 <write_data_to_slot>:

static HAL_StatusTypeDef write_data_to_slot(uint8_t slot_num,
                                            uint8_t *data,
                                            uint16_t data_len,
                                            bool is_first_block)
{
 8001458:	b5b0      	push	{r4, r5, r7, lr}
 800145a:	b08c      	sub	sp, #48	@ 0x30
 800145c:	af00      	add	r7, sp, #0
 800145e:	6039      	str	r1, [r7, #0]
 8001460:	4611      	mov	r1, r2
 8001462:	461a      	mov	r2, r3
 8001464:	4603      	mov	r3, r0
 8001466:	71fb      	strb	r3, [r7, #7]
 8001468:	460b      	mov	r3, r1
 800146a:	80bb      	strh	r3, [r7, #4]
 800146c:	4613      	mov	r3, r2
 800146e:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;

    do {
        if (slot_num >= ETX_NO_OF_SLOTS) { ret = HAL_ERROR; break; }
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d903      	bls.n	800147e <write_data_to_slot+0x26>
 8001476:	2301      	movs	r3, #1
 8001478:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800147c:	e073      	b.n	8001566 <write_data_to_slot+0x10e>

        ret = HAL_FLASH_Unlock();
 800147e:	f002 ff81 	bl	8004384 <HAL_FLASH_Unlock>
 8001482:	4603      	mov	r3, r0
 8001484:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 8001488:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800148c:	2b00      	cmp	r3, #0
 800148e:	d167      	bne.n	8001560 <write_data_to_slot+0x108>

        if (is_first_block) {
 8001490:	79bb      	ldrb	r3, [r7, #6]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d024      	beq.n	80014e0 <write_data_to_slot+0x88>
            OTA_LOGF("[OTA] Erasing Slot %d...\r\n", slot_num);
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	4619      	mov	r1, r3
 800149a:	4836      	ldr	r0, [pc, #216]	@ (8001574 <write_data_to_slot+0x11c>)
 800149c:	f7ff fbe2 	bl	8000c64 <etx_ota_logf>
            FLASH_EraseInitTypeDef EraseInitStruct;
            uint32_t SectorError;

            EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]
            EraseInitStruct.Sector       = (slot_num == 0) ? FLASH_SECTOR_7 : FLASH_SECTOR_9;
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <write_data_to_slot+0x56>
 80014aa:	2307      	movs	r3, #7
 80014ac:	e000      	b.n	80014b0 <write_data_to_slot+0x58>
 80014ae:	2309      	movs	r3, #9
 80014b0:	61bb      	str	r3, [r7, #24]
            EraseInitStruct.NbSectors    = 2;
 80014b2:	2302      	movs	r3, #2
 80014b4:	61fb      	str	r3, [r7, #28]
            EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80014b6:	2302      	movs	r3, #2
 80014b8:	623b      	str	r3, [r7, #32]

            ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80014ba:	f107 020c 	add.w	r2, r7, #12
 80014be:	f107 0310 	add.w	r3, r7, #16
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 f8bf 	bl	8004648 <HAL_FLASHEx_Erase>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret != HAL_OK) { OTA_LOGF("[OTA] Erase error\r\n"); break; }
 80014d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <write_data_to_slot+0x88>
 80014d8:	4827      	ldr	r0, [pc, #156]	@ (8001578 <write_data_to_slot+0x120>)
 80014da:	f7ff fbc3 	bl	8000c64 <etx_ota_logf>
 80014de:	e042      	b.n	8001566 <write_data_to_slot+0x10e>
        }

        uint32_t flash_addr = (slot_num == 0) ? ETX_APP_SLOT0_FLASH_ADDR : ETX_APP_SLOT1_FLASH_ADDR;
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d101      	bne.n	80014ea <write_data_to_slot+0x92>
 80014e6:	4b25      	ldr	r3, [pc, #148]	@ (800157c <write_data_to_slot+0x124>)
 80014e8:	e000      	b.n	80014ec <write_data_to_slot+0x94>
 80014ea:	4b25      	ldr	r3, [pc, #148]	@ (8001580 <write_data_to_slot+0x128>)
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24

        for (uint32_t i = 0; i < (uint32_t)data_len; i++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014f2:	e024      	b.n	800153e <write_data_to_slot+0xe6>
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 80014f4:	4b23      	ldr	r3, [pc, #140]	@ (8001584 <write_data_to_slot+0x12c>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fa:	18d1      	adds	r1, r2, r3
                                    (flash_addr + ota_fw_received_size),
                                    data[i]);
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001500:	4413      	add	r3, r2
 8001502:	781b      	ldrb	r3, [r3, #0]
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2200      	movs	r2, #0
 8001508:	461c      	mov	r4, r3
 800150a:	4615      	mov	r5, r2
 800150c:	4622      	mov	r2, r4
 800150e:	462b      	mov	r3, r5
 8001510:	2000      	movs	r0, #0
 8001512:	f002 fedd 	bl	80042d0 <HAL_FLASH_Program>
 8001516:	4603      	mov	r3, r0
 8001518:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret == HAL_OK) {
 800151c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001520:	2b00      	cmp	r3, #0
 8001522:	d105      	bne.n	8001530 <write_data_to_slot+0xd8>
                ota_fw_received_size += 1u;
 8001524:	4b17      	ldr	r3, [pc, #92]	@ (8001584 <write_data_to_slot+0x12c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	4a16      	ldr	r2, [pc, #88]	@ (8001584 <write_data_to_slot+0x12c>)
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e003      	b.n	8001538 <write_data_to_slot+0xe0>
            } else {
                OTA_LOGF("[OTA] Write error\r\n");
 8001530:	4815      	ldr	r0, [pc, #84]	@ (8001588 <write_data_to_slot+0x130>)
 8001532:	f7ff fb97 	bl	8000c64 <etx_ota_logf>
                break;
 8001536:	e006      	b.n	8001546 <write_data_to_slot+0xee>
        for (uint32_t i = 0; i < (uint32_t)data_len; i++) {
 8001538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800153a:	3301      	adds	r3, #1
 800153c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800153e:	88bb      	ldrh	r3, [r7, #4]
 8001540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001542:	429a      	cmp	r2, r3
 8001544:	d3d6      	bcc.n	80014f4 <write_data_to_slot+0x9c>
            }
        }

        if (ret != HAL_OK) break;
 8001546:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10a      	bne.n	8001564 <write_data_to_slot+0x10c>

        ret = HAL_FLASH_Lock();
 800154e:	f002 ff3b 	bl	80043c8 <HAL_FLASH_Lock>
 8001552:	4603      	mov	r3, r0
 8001554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 8001558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800155c:	2b00      	cmp	r3, #0
 800155e:	e002      	b.n	8001566 <write_data_to_slot+0x10e>
        if (ret != HAL_OK) break;
 8001560:	bf00      	nop
 8001562:	e000      	b.n	8001566 <write_data_to_slot+0x10e>
        if (ret != HAL_OK) break;
 8001564:	bf00      	nop

    } while (false);

    return ret;
 8001566:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800156a:	4618      	mov	r0, r3
 800156c:	3730      	adds	r7, #48	@ 0x30
 800156e:	46bd      	mov	sp, r7
 8001570:	bdb0      	pop	{r4, r5, r7, pc}
 8001572:	bf00      	nop
 8001574:	08018570 	.word	0x08018570
 8001578:	0801858c 	.word	0x0801858c
 800157c:	080c0000 	.word	0x080c0000
 8001580:	08140000 	.word	0x08140000
 8001584:	2000172c 	.word	0x2000172c
 8001588:	080185a0 	.word	0x080185a0

0800158c <finalize_staged_image_and_mark>:

    return ret;
}

static ETX_OTA_EX_ finalize_staged_image_and_mark(void)
{
 800158c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800158e:	b093      	sub	sp, #76	@ 0x4c
 8001590:	af02      	add	r7, sp, #8
    uint32_t slot_addr = (slot_num_to_write == 0u) ? ETX_APP_SLOT0_FLASH_ADDR
 8001592:	4b5b      	ldr	r3, [pc, #364]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 8001594:	781b      	ldrb	r3, [r3, #0]
                                                   : ETX_APP_SLOT1_FLASH_ADDR;
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <finalize_staged_image_and_mark+0x12>
 800159a:	4b5a      	ldr	r3, [pc, #360]	@ (8001704 <finalize_staged_image_and_mark+0x178>)
 800159c:	e000      	b.n	80015a0 <finalize_staged_image_and_mark+0x14>
 800159e:	4b5a      	ldr	r3, [pc, #360]	@ (8001708 <finalize_staged_image_and_mark+0x17c>)
    uint32_t slot_addr = (slot_num_to_write == 0u) ? ETX_APP_SLOT0_FLASH_ADDR
 80015a0:	63bb      	str	r3, [r7, #56]	@ 0x38

    OTA_LOGF("[OTA] finalize: slot=%u addr=0x%08lX size=%lu exp_crc=0x%08lX\r\n",
 80015a2:	4b57      	ldr	r3, [pc, #348]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	4619      	mov	r1, r3
 80015a8:	4b58      	ldr	r3, [pc, #352]	@ (800170c <finalize_staged_image_and_mark+0x180>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b58      	ldr	r3, [pc, #352]	@ (8001710 <finalize_staged_image_and_mark+0x184>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	4613      	mov	r3, r2
 80015b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80015b6:	4857      	ldr	r0, [pc, #348]	@ (8001714 <finalize_staged_image_and_mark+0x188>)
 80015b8:	f7ff fb54 	bl	8000c64 <etx_ota_logf>
             (unsigned)slot_num_to_write,
             (unsigned long)slot_addr,
             (unsigned long)ota_fw_total_size,
             (unsigned long)ota_fw_crc);

    uint32_t cal_crc = crc32_stm32_bytes((const uint8_t*)slot_addr, ota_fw_total_size);
 80015bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015be:	4a53      	ldr	r2, [pc, #332]	@ (800170c <finalize_staged_image_and_mark+0x180>)
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fafb 	bl	8000bc0 <crc32_stm32_bytes>
 80015ca:	6378      	str	r0, [r7, #52]	@ 0x34
    if (cal_crc != ota_fw_crc) {
 80015cc:	4b50      	ldr	r3, [pc, #320]	@ (8001710 <finalize_staged_image_and_mark+0x184>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d008      	beq.n	80015e8 <finalize_staged_image_and_mark+0x5c>
        OTA_LOGF("[OTA] CRC mismatch: calc=0x%08lX expected=0x%08lX\r\n",
 80015d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001710 <finalize_staged_image_and_mark+0x184>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80015de:	484e      	ldr	r0, [pc, #312]	@ (8001718 <finalize_staged_image_and_mark+0x18c>)
 80015e0:	f7ff fb40 	bl	8000c64 <etx_ota_logf>
                 (unsigned long)cal_crc, (unsigned long)ota_fw_crc);
        return ETX_OTA_EX_ERR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e086      	b.n	80016f6 <finalize_staged_image_and_mark+0x16a>
    }
    OTA_LOGF("[OTA] CRC OK\r\n");
 80015e8:	484c      	ldr	r0, [pc, #304]	@ (800171c <finalize_staged_image_and_mark+0x190>)
 80015ea:	f7ff fb3b 	bl	8000c64 <etx_ota_logf>

    ETX_GNRL_CFG_ cfg;
    memcpy(&cfg, cfg_flash, sizeof(cfg));
 80015ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001720 <finalize_staged_image_and_mark+0x194>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	461c      	mov	r4, r3
 80015f4:	463e      	mov	r6, r7
 80015f6:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80015fa:	4635      	mov	r5, r6
 80015fc:	4623      	mov	r3, r4
 80015fe:	6818      	ldr	r0, [r3, #0]
 8001600:	6859      	ldr	r1, [r3, #4]
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001608:	3410      	adds	r4, #16
 800160a:	3610      	adds	r6, #16
 800160c:	4564      	cmp	r4, ip
 800160e:	d1f4      	bne.n	80015fa <finalize_staged_image_and_mark+0x6e>
 8001610:	4632      	mov	r2, r6
 8001612:	4623      	mov	r3, r4
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	8013      	strh	r3, [r2, #0]

    cfg.slot_table[slot_num_to_write].fw_crc                 = cal_crc;
 8001618:	4b39      	ldr	r3, [pc, #228]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	1a9b      	subs	r3, r3, r2
 8001628:	3340      	adds	r3, #64	@ 0x40
 800162a:	443b      	add	r3, r7
 800162c:	3b40      	subs	r3, #64	@ 0x40
 800162e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001630:	f8c3 200b 	str.w	r2, [r3, #11]
    cfg.slot_table[slot_num_to_write].fw_size                = ota_fw_total_size;
 8001634:	4b32      	ldr	r3, [pc, #200]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	4b34      	ldr	r3, [pc, #208]	@ (800170c <finalize_staged_image_and_mark+0x180>)
 800163c:	6819      	ldr	r1, [r3, #0]
 800163e:	4613      	mov	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	1a9b      	subs	r3, r3, r2
 8001648:	3340      	adds	r3, #64	@ 0x40
 800164a:	443b      	add	r3, r7
 800164c:	3b40      	subs	r3, #64	@ 0x40
 800164e:	f8c3 1007 	str.w	r1, [r3, #7]
    cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 0u;
 8001652:	4b2b      	ldr	r3, [pc, #172]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	461a      	mov	r2, r3
 8001658:	4613      	mov	r3, r2
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	4413      	add	r3, r2
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	1a9b      	subs	r3, r3, r2
 8001662:	3340      	adds	r3, #64	@ 0x40
 8001664:	443b      	add	r3, r7
 8001666:	3b3c      	subs	r3, #60	@ 0x3c
 8001668:	2200      	movs	r2, #0
 800166a:	701a      	strb	r2, [r3, #0]
    cfg.slot_table[slot_num_to_write].should_we_run_this_fw  = 1u;
 800166c:	4b24      	ldr	r3, [pc, #144]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	1a9b      	subs	r3, r3, r2
 800167c:	3340      	adds	r3, #64	@ 0x40
 800167e:	443b      	add	r3, r7
 8001680:	3b3a      	subs	r3, #58	@ 0x3a
 8001682:	2201      	movs	r2, #1
 8001684:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 8001686:	2300      	movs	r3, #0
 8001688:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800168c:	e016      	b.n	80016bc <finalize_staged_image_and_mark+0x130>
        if (i != slot_num_to_write) { cfg.slot_table[i].should_we_run_this_fw = 0u; }
 800168e:	4b1c      	ldr	r3, [pc, #112]	@ (8001700 <finalize_staged_image_and_mark+0x174>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001696:	429a      	cmp	r2, r3
 8001698:	d00b      	beq.n	80016b2 <finalize_staged_image_and_mark+0x126>
 800169a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800169e:	4613      	mov	r3, r2
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	1a9b      	subs	r3, r3, r2
 80016a8:	3340      	adds	r3, #64	@ 0x40
 80016aa:	443b      	add	r3, r7
 80016ac:	3b3a      	subs	r3, #58	@ 0x3a
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 80016b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80016b6:	3301      	adds	r3, #1
 80016b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80016bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d9e4      	bls.n	800168e <finalize_staged_image_and_mark+0x102>
    }

    cfg.reboot_cause = ETX_NORMAL_BOOT;
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <finalize_staged_image_and_mark+0x198>)
 80016c6:	603b      	str	r3, [r7, #0]

    HAL_StatusTypeDef wr = write_cfg_to_flash(&cfg);
 80016c8:	463b      	mov	r3, r7
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 f888 	bl	80017e0 <write_cfg_to_flash>
 80016d0:	4603      	mov	r3, r0
 80016d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    OTA_LOGF("[OTA] write_cfg_to_flash(finalize) rc=%d\r\n", (int)wr);
 80016d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016da:	4619      	mov	r1, r3
 80016dc:	4812      	ldr	r0, [pc, #72]	@ (8001728 <finalize_staged_image_and_mark+0x19c>)
 80016de:	f7ff fac1 	bl	8000c64 <etx_ota_logf>
    if (wr != HAL_OK) {
 80016e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d004      	beq.n	80016f4 <finalize_staged_image_and_mark+0x168>
        OTA_LOGF("[OTA] Config write error\r\n");
 80016ea:	4810      	ldr	r0, [pc, #64]	@ (800172c <finalize_staged_image_and_mark+0x1a0>)
 80016ec:	f7ff faba 	bl	8000c64 <etx_ota_logf>
        return ETX_OTA_EX_ERR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <finalize_staged_image_and_mark+0x16a>
    }

    return ETX_OTA_EX_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3744      	adds	r7, #68	@ 0x44
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016fe:	bf00      	nop
 8001700:	20001730 	.word	0x20001730
 8001704:	080c0000 	.word	0x080c0000
 8001708:	08140000 	.word	0x08140000
 800170c:	20001724 	.word	0x20001724
 8001710:	20001728 	.word	0x20001728
 8001714:	08018604 	.word	0x08018604
 8001718:	08018644 	.word	0x08018644
 800171c:	08018678 	.word	0x08018678
 8001720:	20000000 	.word	0x20000000
 8001724:	beeffeed 	.word	0xbeeffeed
 8001728:	08018688 	.word	0x08018688
 800172c:	080186b4 	.word	0x080186b4

08001730 <get_available_slot_number>:

static uint8_t get_available_slot_number(void)
{
 8001730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001732:	b08f      	sub	sp, #60	@ 0x3c
 8001734:	af00      	add	r7, sp, #0
    uint8_t slot_number = 0xFF;
 8001736:	23ff      	movs	r3, #255	@ 0xff
 8001738:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    ETX_GNRL_CFG_ cfg;
    memcpy(&cfg, cfg_flash, sizeof(cfg));
 800173c:	4b26      	ldr	r3, [pc, #152]	@ (80017d8 <get_available_slot_number+0xa8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	461c      	mov	r4, r3
 8001742:	1d3e      	adds	r6, r7, #4
 8001744:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001748:	4635      	mov	r5, r6
 800174a:	4623      	mov	r3, r4
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	6859      	ldr	r1, [r3, #4]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001756:	3410      	adds	r4, #16
 8001758:	3610      	adds	r6, #16
 800175a:	4564      	cmp	r4, ip
 800175c:	d1f4      	bne.n	8001748 <get_available_slot_number+0x18>
 800175e:	4632      	mov	r2, r6
 8001760:	4623      	mov	r3, r4
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	8013      	strh	r3, [r2, #0]

    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 8001766:	2300      	movs	r3, #0
 8001768:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800176c:	e029      	b.n	80017c2 <get_available_slot_number+0x92>
        if ((cfg.slot_table[i].is_this_slot_not_valid != 0u) ||
 800176e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	1a9b      	subs	r3, r3, r2
 800177c:	3338      	adds	r3, #56	@ 0x38
 800177e:	443b      	add	r3, r7
 8001780:	3b30      	subs	r3, #48	@ 0x30
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <get_available_slot_number+0x72>
            (cfg.slot_table[i].is_this_slot_active == 0u)) {
 8001788:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	1a9b      	subs	r3, r3, r2
 8001796:	3338      	adds	r3, #56	@ 0x38
 8001798:	443b      	add	r3, r7
 800179a:	3b2f      	subs	r3, #47	@ 0x2f
 800179c:	781b      	ldrb	r3, [r3, #0]
        if ((cfg.slot_table[i].is_this_slot_not_valid != 0u) ||
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d10a      	bne.n	80017b8 <get_available_slot_number+0x88>
            slot_number = i;
 80017a2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80017a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            OTA_LOGF("[OTA] Using Slot %u\r\n", slot_number);
 80017aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017ae:	4619      	mov	r1, r3
 80017b0:	480a      	ldr	r0, [pc, #40]	@ (80017dc <get_available_slot_number+0xac>)
 80017b2:	f7ff fa57 	bl	8000c64 <etx_ota_logf>
            break;
 80017b6:	e008      	b.n	80017ca <get_available_slot_number+0x9a>
    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 80017b8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80017bc:	3301      	adds	r3, #1
 80017be:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80017c2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d9d1      	bls.n	800176e <get_available_slot_number+0x3e>
        }
    }
    return slot_number;
 80017ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	373c      	adds	r7, #60	@ 0x3c
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000000 	.word	0x20000000
 80017dc:	080186d0 	.word	0x080186d0

080017e0 <write_cfg_to_flash>:
        OTA_LOGF("[OTA] Application verified.\r\n");
    }
}

static HAL_StatusTypeDef write_cfg_to_flash(ETX_GNRL_CFG_ *cfg)
{
 80017e0:	b5b0      	push	{r4, r5, r7, lr}
 80017e2:	b08c      	sub	sp, #48	@ 0x30
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    do {
        if (cfg == NULL) { ret = HAL_ERROR; break; }
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d103      	bne.n	80017f6 <write_cfg_to_flash+0x16>
 80017ee:	2301      	movs	r3, #1
 80017f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017f4:	e062      	b.n	80018bc <write_cfg_to_flash+0xdc>

        ret = HAL_FLASH_Unlock();
 80017f6:	f002 fdc5 	bl	8004384 <HAL_FLASH_Unlock>
 80017fa:	4603      	mov	r3, r0
 80017fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 8001800:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001804:	2b00      	cmp	r3, #0
 8001806:	d154      	bne.n	80018b2 <write_cfg_to_flash+0xd2>

        FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	f002 fdec 	bl	80043e8 <FLASH_WaitForLastOperation>

        FLASH_EraseInitTypeDef EraseInitStruct;
        uint32_t SectorError;

        EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
        EraseInitStruct.Sector       = FLASH_SECTOR_4;
 8001814:	2304      	movs	r3, #4
 8001816:	61bb      	str	r3, [r7, #24]
        EraseInitStruct.NbSectors    = 1;
 8001818:	2301      	movs	r3, #1
 800181a:	61fb      	str	r3, [r7, #28]
        EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800181c:	2302      	movs	r3, #2
 800181e:	623b      	str	r3, [r7, #32]

        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8001820:	4b29      	ldr	r3, [pc, #164]	@ (80018c8 <write_cfg_to_flash+0xe8>)
 8001822:	2273      	movs	r2, #115	@ 0x73
 8001824:	60da      	str	r2, [r3, #12]
                               FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

        ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8001826:	f107 020c 	add.w	r2, r7, #12
 800182a:	f107 0310 	add.w	r3, r7, #16
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f002 ff09 	bl	8004648 <HAL_FLASHEx_Erase>
 8001836:	4603      	mov	r3, r0
 8001838:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 800183c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001840:	2b00      	cmp	r3, #0
 8001842:	d138      	bne.n	80018b6 <write_cfg_to_flash+0xd6>

        uint8_t *data = (uint8_t *)cfg;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	627b      	str	r3, [r7, #36]	@ 0x24
        for (uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++) {
 8001848:	2300      	movs	r3, #0
 800184a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800184c:	e01d      	b.n	800188a <write_cfg_to_flash+0xaa>
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, ETX_CONFIG_FLASH_ADDR + i, data[i]);
 800184e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001850:	491e      	ldr	r1, [pc, #120]	@ (80018cc <write_cfg_to_flash+0xec>)
 8001852:	4419      	add	r1, r3
 8001854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001858:	4413      	add	r3, r2
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2200      	movs	r2, #0
 8001860:	461c      	mov	r4, r3
 8001862:	4615      	mov	r5, r2
 8001864:	4622      	mov	r2, r4
 8001866:	462b      	mov	r3, r5
 8001868:	2000      	movs	r0, #0
 800186a:	f002 fd31 	bl	80042d0 <HAL_FLASH_Program>
 800186e:	4603      	mov	r3, r0
 8001870:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret != HAL_OK) { OTA_LOGF("[OTA] Config write error\r\n"); break; }
 8001874:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001878:	2b00      	cmp	r3, #0
 800187a:	d003      	beq.n	8001884 <write_cfg_to_flash+0xa4>
 800187c:	4814      	ldr	r0, [pc, #80]	@ (80018d0 <write_cfg_to_flash+0xf0>)
 800187e:	f7ff f9f1 	bl	8000c64 <etx_ota_logf>
 8001882:	e005      	b.n	8001890 <write_cfg_to_flash+0xb0>
        for (uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++) {
 8001884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001886:	3301      	adds	r3, #1
 8001888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800188a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800188c:	2b31      	cmp	r3, #49	@ 0x31
 800188e:	d9de      	bls.n	800184e <write_cfg_to_flash+0x6e>
        }

        FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001890:	f04f 30ff 	mov.w	r0, #4294967295
 8001894:	f002 fda8 	bl	80043e8 <FLASH_WaitForLastOperation>
        if (ret != HAL_OK) break;
 8001898:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800189c:	2b00      	cmp	r3, #0
 800189e:	d10c      	bne.n	80018ba <write_cfg_to_flash+0xda>

        ret = HAL_FLASH_Lock();
 80018a0:	f002 fd92 	bl	80043c8 <HAL_FLASH_Lock>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 80018aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	e004      	b.n	80018bc <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 80018b2:	bf00      	nop
 80018b4:	e002      	b.n	80018bc <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 80018b6:	bf00      	nop
 80018b8:	e000      	b.n	80018bc <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 80018ba:	bf00      	nop

    } while (false);

    return ret;
 80018bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3730      	adds	r7, #48	@ 0x30
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bdb0      	pop	{r4, r5, r7, pc}
 80018c8:	40023c00 	.word	0x40023c00
 80018cc:	08020000 	.word	0x08020000
 80018d0:	080186b4 	.word	0x080186b4

080018d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4a07      	ldr	r2, [pc, #28]	@ (8001900 <vApplicationGetIdleTaskMemory+0x2c>)
 80018e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	4a06      	ldr	r2, [pc, #24]	@ (8001904 <vApplicationGetIdleTaskMemory+0x30>)
 80018ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018f2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	20001740 	.word	0x20001740
 8001904:	200017e0 	.word	0x200017e0

08001908 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001908:	b5b0      	push	{r4, r5, r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <MX_FREERTOS_Init+0x30>)
 8001910:	1d3c      	adds	r4, r7, #4
 8001912:	461d      	mov	r5, r3
 8001914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001918:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800191c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2100      	movs	r1, #0
 8001924:	4618      	mov	r0, r3
 8001926:	f006 fbf0 	bl	800810a <osThreadCreate>
 800192a:	4603      	mov	r3, r0
 800192c:	4a03      	ldr	r2, [pc, #12]	@ (800193c <MX_FREERTOS_Init+0x34>)
 800192e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bdb0      	pop	{r4, r5, r7, pc}
 8001938:	080187a0 	.word	0x080187a0
 800193c:	2000173c 	.word	0x2000173c

08001940 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001948:	f005 fcf6 	bl	8007338 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  tcp_server_init();
 800194c:	f000 fb54 	bl	8001ff8 <tcp_server_init>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001950:	2001      	movs	r0, #1
 8001952:	f006 fc32 	bl	80081ba <osDelay>
 8001956:	e7fb      	b.n	8001950 <StartDefaultTask+0x10>

08001958 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08c      	sub	sp, #48	@ 0x30
 800195c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195e:	f107 031c 	add.w	r3, r7, #28
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
 800196c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <MX_GPIO_Init+0x104>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a3a      	ldr	r2, [pc, #232]	@ (8001a5c <MX_GPIO_Init+0x104>)
 8001974:	f043 0304 	orr.w	r3, r3, #4
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b38      	ldr	r3, [pc, #224]	@ (8001a5c <MX_GPIO_Init+0x104>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001986:	4b35      	ldr	r3, [pc, #212]	@ (8001a5c <MX_GPIO_Init+0x104>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a34      	ldr	r2, [pc, #208]	@ (8001a5c <MX_GPIO_Init+0x104>)
 800198c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b32      	ldr	r3, [pc, #200]	@ (8001a5c <MX_GPIO_Init+0x104>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a2e      	ldr	r2, [pc, #184]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b2c      	ldr	r3, [pc, #176]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b6:	4b29      	ldr	r3, [pc, #164]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a28      	ldr	r2, [pc, #160]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ce:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	4a22      	ldr	r2, [pc, #136]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019d4:	f043 0308 	orr.w	r3, r3, #8
 80019d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019da:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <MX_GPIO_Init+0x104>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f244 1181 	movw	r1, #16769	@ 0x4181
 8001a04:	4816      	ldr	r0, [pc, #88]	@ (8001a60 <MX_GPIO_Init+0x108>)
 8001a06:	f003 f8c7 	bl	8004b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a10:	4814      	ldr	r0, [pc, #80]	@ (8001a64 <MX_GPIO_Init+0x10c>)
 8001a12:	f003 f8c1 	bl	8004b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin PB8 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8;
 8001a16:	f244 1381 	movw	r3, #16769	@ 0x4181
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480c      	ldr	r0, [pc, #48]	@ (8001a60 <MX_GPIO_Init+0x108>)
 8001a30:	f002 ff06 	bl	8004840 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a46:	f107 031c 	add.w	r3, r7, #28
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <MX_GPIO_Init+0x10c>)
 8001a4e:	f002 fef7 	bl	8004840 <HAL_GPIO_Init>

}
 8001a52:	bf00      	nop
 8001a54:	3730      	adds	r7, #48	@ 0x30
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020400 	.word	0x40020400
 8001a64:	40020c00 	.word	0x40020c00

08001a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a6c:	f000 ff89 	bl	8002982 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a70:	f000 f812 	bl	8001a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a74:	f7ff ff70 	bl	8001958 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001a78:	f000 fdc4 	bl	8002604 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8001a7c:	f7ff f82a 	bl	8000ad4 <MX_CRC_Init>
  MX_TIM2_Init();
 8001a80:	f000 fd4e 	bl	8002520 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Base_Start_IT(&htim2);
  HAL_Delay(400);
 8001a84:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001a88:	f000 ffa8 	bl	80029dc <HAL_Delay>
//  goto_application(); // comment this if you want the bootloader to not load the app.
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a8c:	f7ff ff3c 	bl	8001908 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a90:	f006 fb24 	bl	80080dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <main+0x2c>

08001a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b094      	sub	sp, #80	@ 0x50
 8001a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a9e:	f107 031c 	add.w	r3, r7, #28
 8001aa2:	2234      	movs	r2, #52	@ 0x34
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f014 fdec 	bl	8016684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001abc:	f003 f8a0 	bl	8004c00 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8001b70 <SystemClock_Config+0xd8>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	4a2a      	ldr	r2, [pc, #168]	@ (8001b70 <SystemClock_Config+0xd8>)
 8001ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001acc:	4b28      	ldr	r3, [pc, #160]	@ (8001b70 <SystemClock_Config+0xd8>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad8:	4b26      	ldr	r3, [pc, #152]	@ (8001b74 <SystemClock_Config+0xdc>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a25      	ldr	r2, [pc, #148]	@ (8001b74 <SystemClock_Config+0xdc>)
 8001ade:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b23      	ldr	r3, [pc, #140]	@ (8001b74 <SystemClock_Config+0xdc>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af0:	2301      	movs	r3, #1
 8001af2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001af4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001af8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afa:	2302      	movs	r3, #2
 8001afc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001afe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b04:	2304      	movs	r3, #4
 8001b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b08:	23d8      	movs	r3, #216	@ 0xd8
 8001b0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b10:	2304      	movs	r3, #4
 8001b12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b14:	2302      	movs	r3, #2
 8001b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 f8cf 	bl	8004cc0 <HAL_RCC_OscConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b28:	f000 f838 	bl	8001b9c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b2c:	f003 f878 	bl	8004c20 <HAL_PWREx_EnableOverDrive>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001b36:	f000 f831 	bl	8001b9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b3a:	230f      	movs	r3, #15
 8001b3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b46:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b50:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	2107      	movs	r1, #7
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 fb5f 	bl	800521c <HAL_RCC_ClockConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001b64:	f000 f81a 	bl	8001b9c <Error_Handler>
  }
}
 8001b68:	bf00      	nop
 8001b6a:	3750      	adds	r7, #80	@ 0x50
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40007000 	.word	0x40007000

08001b78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d101      	bne.n	8001b8e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b8a:	f000 ff07 	bl	800299c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40002000 	.word	0x40002000

08001b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba0:	b672      	cpsid	i
}
 8001ba2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <Error_Handler+0x8>

08001ba8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	4a10      	ldr	r2, [pc, #64]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd2:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	210f      	movs	r1, #15
 8001be2:	f06f 0001 	mvn.w	r0, #1
 8001be6:	f000 ffe1 	bl	8002bac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800

08001bf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08e      	sub	sp, #56	@ 0x38
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c00:	2300      	movs	r3, #0
 8001c02:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001c08:	4b33      	ldr	r3, [pc, #204]	@ (8001cd8 <HAL_InitTick+0xe0>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	4a32      	ldr	r2, [pc, #200]	@ (8001cd8 <HAL_InitTick+0xe0>)
 8001c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c14:	4b30      	ldr	r3, [pc, #192]	@ (8001cd8 <HAL_InitTick+0xe0>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c20:	f107 0210 	add.w	r2, r7, #16
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4611      	mov	r1, r2
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f003 fd1c 	bl	8005668 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c30:	6a3b      	ldr	r3, [r7, #32]
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d103      	bne.n	8001c42 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c3a:	f003 fced 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8001c3e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c40:	e004      	b.n	8001c4c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c42:	f003 fce9 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8001c46:	4603      	mov	r3, r0
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c4e:	4a23      	ldr	r2, [pc, #140]	@ (8001cdc <HAL_InitTick+0xe4>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9b      	lsrs	r3, r3, #18
 8001c56:	3b01      	subs	r3, #1
 8001c58:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001c5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c5c:	4a21      	ldr	r2, [pc, #132]	@ (8001ce4 <HAL_InitTick+0xec>)
 8001c5e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001c60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c62:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c66:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001c68:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c6c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c74:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7a:	4b19      	ldr	r3, [pc, #100]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8001c80:	4817      	ldr	r0, [pc, #92]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c82:	f004 f94b 	bl	8005f1c <HAL_TIM_Base_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d11b      	bne.n	8001ccc <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001c94:	4812      	ldr	r0, [pc, #72]	@ (8001ce0 <HAL_InitTick+0xe8>)
 8001c96:	f004 f999 	bl	8005fcc <HAL_TIM_Base_Start_IT>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ca0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d111      	bne.n	8001ccc <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001ca8:	202d      	movs	r0, #45	@ 0x2d
 8001caa:	f000 ff9b 	bl	8002be4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b0f      	cmp	r3, #15
 8001cb2:	d808      	bhi.n	8001cc6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	202d      	movs	r0, #45	@ 0x2d
 8001cba:	f000 ff77 	bl	8002bac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <HAL_InitTick+0xf0>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	e002      	b.n	8001ccc <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ccc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3738      	adds	r7, #56	@ 0x38
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	431bde83 	.word	0x431bde83
 8001ce0:	20001be4 	.word	0x20001be4
 8001ce4:	40002000 	.word	0x40002000
 8001ce8:	20000008 	.word	0x20000008

08001cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <NMI_Handler+0x4>

08001cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <HardFault_Handler+0x4>

08001cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <MemManage_Handler+0x4>

08001d04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <BusFault_Handler+0x4>

08001d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <UsageFault_Handler+0x4>

08001d14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d28:	4802      	ldr	r0, [pc, #8]	@ (8001d34 <TIM2_IRQHandler+0x10>)
 8001d2a:	f004 f9c7 	bl	80060bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20001c3c 	.word	0x20001c3c

08001d38 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001d3c:	4802      	ldr	r0, [pc, #8]	@ (8001d48 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001d3e:	f004 f9bd 	bl	80060bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20001be4 	.word	0x20001be4

08001d4c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <ETH_IRQHandler+0x10>)
 8001d52:	f001 fbd5 	bl	8003500 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20006710 	.word	0x20006710

08001d60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return 1;
 8001d64:	2301      	movs	r3, #1
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_kill>:

int _kill(int pid, int sig)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d7a:	4b05      	ldr	r3, [pc, #20]	@ (8001d90 <_kill+0x20>)
 8001d7c:	2216      	movs	r2, #22
 8001d7e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	20011d10 	.word	0x20011d10

08001d94 <_exit>:

void _exit (int status)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f7ff ffe5 	bl	8001d70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001da6:	bf00      	nop
 8001da8:	e7fd      	b.n	8001da6 <_exit+0x12>

08001daa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	60f8      	str	r0, [r7, #12]
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	2300      	movs	r3, #0
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	e00a      	b.n	8001dd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dbc:	f3af 8000 	nop.w
 8001dc0:	4601      	mov	r1, r0
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	60ba      	str	r2, [r7, #8]
 8001dc8:	b2ca      	uxtb	r2, r1
 8001dca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	dbf0      	blt.n	8001dbc <_read+0x12>
  }

  return len;
 8001dda:	687b      	ldr	r3, [r7, #4]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e009      	b.n	8001e0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	60ba      	str	r2, [r7, #8]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3301      	adds	r3, #1
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	dbf1      	blt.n	8001df6 <_write+0x12>
  }
  return len;
 8001e12:	687b      	ldr	r3, [r7, #4]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <_close>:

int _close(int file)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e44:	605a      	str	r2, [r3, #4]
  return 0;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_isatty>:

int _isatty(int file)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b085      	sub	sp, #20
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ee0 <_sbrk+0x5c>)
 8001e8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <_sbrk+0x60>)
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e98:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d102      	bne.n	8001ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ea0:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <_sbrk+0x64>)
 8001ea2:	4a12      	ldr	r2, [pc, #72]	@ (8001eec <_sbrk+0x68>)
 8001ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ea6:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <_sbrk+0x64>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d205      	bcs.n	8001ec0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <_sbrk+0x6c>)
 8001eb6:	220c      	movs	r2, #12
 8001eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	e009      	b.n	8001ed4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <_sbrk+0x64>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	4a06      	ldr	r2, [pc, #24]	@ (8001ee8 <_sbrk+0x64>)
 8001ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	371c      	adds	r7, #28
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	20080000 	.word	0x20080000
 8001ee4:	00000400 	.word	0x00000400
 8001ee8:	20001c30 	.word	0x20001c30
 8001eec:	20011d20 	.word	0x20011d20
 8001ef0:	20011d10 	.word	0x20011d10

08001ef4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef8:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <SystemInit+0x20>)
 8001efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001efe:	4a05      	ldr	r2, [pc, #20]	@ (8001f14 <SystemInit+0x20>)
 8001f00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <pcb_send_text>:
#include "etx_ota_update.h"   /* <-- for etx_ota_set_resp_sender */

struct tcp_pcb *g_port2000_pcb = NULL;  /* reply channel */
struct tcp_pcb *g_port2001_pcb = NULL;  /* command channel */

void pcb_send_text(const char *msg, void *ctx) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb = (struct tcp_pcb *)ctx;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	60fb      	str	r3, [r7, #12]
  if (!pcb || !msg) return;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01d      	beq.n	8001f68 <pcb_send_text+0x50>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d01a      	beq.n	8001f68 <pcb_send_text+0x50>
  u16_t len = (u16_t)strlen(msg);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7fe f984 	bl	8000240 <strlen>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	817b      	strh	r3, [r7, #10]
  if (!len) return;
 8001f3c:	897b      	ldrh	r3, [r7, #10]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d014      	beq.n	8001f6c <pcb_send_text+0x54>
  if (tcp_sndbuf(pcb) < len) return;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8001f48:	897a      	ldrh	r2, [r7, #10]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d810      	bhi.n	8001f70 <pcb_send_text+0x58>
  if (tcp_write(pcb, msg, len, TCP_WRITE_FLAG_COPY) == ERR_OK) {
 8001f4e:	897a      	ldrh	r2, [r7, #10]
 8001f50:	2301      	movs	r3, #1
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	f00f fc2b 	bl	80117b0 <tcp_write>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d108      	bne.n	8001f72 <pcb_send_text+0x5a>
    tcp_output(pcb);
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f010 fa0f 	bl	8012384 <tcp_output>
 8001f66:	e004      	b.n	8001f72 <pcb_send_text+0x5a>
  if (!pcb || !msg) return;
 8001f68:	bf00      	nop
 8001f6a:	e002      	b.n	8001f72 <pcb_send_text+0x5a>
  if (!len) return;
 8001f6c:	bf00      	nop
 8001f6e:	e000      	b.n	8001f72 <pcb_send_text+0x5a>
  if (tcp_sndbuf(pcb) < len) return;
 8001f70:	bf00      	nop
  }
}
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <pcb_send_bin>:

void pcb_send_bin(const uint8_t *data, size_t len, void *ctx) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  struct tcp_pcb *pcb = (struct tcp_pcb *)ctx;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	617b      	str	r3, [r7, #20]
  if (!pcb || !data || !len) return;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01a      	beq.n	8001fc4 <pcb_send_bin+0x4c>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d017      	beq.n	8001fc4 <pcb_send_bin+0x4c>
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d014      	beq.n	8001fc4 <pcb_send_bin+0x4c>
  u16_t ulen = (u16_t)len;     // safe if your replies are small
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	827b      	strh	r3, [r7, #18]
  if (tcp_sndbuf(pcb) < ulen) return;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8001fa4:	8a7a      	ldrh	r2, [r7, #18]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d80e      	bhi.n	8001fc8 <pcb_send_bin+0x50>
  if (tcp_write(pcb, data, ulen, TCP_WRITE_FLAG_COPY) == ERR_OK) {
 8001faa:	8a7a      	ldrh	r2, [r7, #18]
 8001fac:	2301      	movs	r3, #1
 8001fae:	68f9      	ldr	r1, [r7, #12]
 8001fb0:	6978      	ldr	r0, [r7, #20]
 8001fb2:	f00f fbfd 	bl	80117b0 <tcp_write>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d106      	bne.n	8001fca <pcb_send_bin+0x52>
    tcp_output(pcb);
 8001fbc:	6978      	ldr	r0, [r7, #20]
 8001fbe:	f010 f9e1 	bl	8012384 <tcp_output>
 8001fc2:	e002      	b.n	8001fca <pcb_send_bin+0x52>
  if (!pcb || !data || !len) return;
 8001fc4:	bf00      	nop
 8001fc6:	e000      	b.n	8001fca <pcb_send_bin+0x52>
  if (tcp_sndbuf(pcb) < ulen) return;
 8001fc8:	bf00      	nop
  }
}
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <ota_resp_tx_over_tcp>:

/* Sender used by OTA core to emit RESPONSE (ACK/NACK) on port 2000 */
static void ota_resp_tx_over_tcp(const uint8_t *data, size_t len, void *ctx) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  struct tcp_pcb *pcb = (struct tcp_pcb*)ctx;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	617b      	str	r3, [r7, #20]
  if (pcb) pcb_send_bin(data, len, pcb);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d004      	beq.n	8001ff0 <ota_resp_tx_over_tcp+0x20>
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	68b9      	ldr	r1, [r7, #8]
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f7ff ffc4 	bl	8001f78 <pcb_send_bin>
}
 8001ff0:	bf00      	nop
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <tcp_server_init>:

void tcp_server_init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
    struct tcp_pcb *recv_pcb;
    struct tcp_pcb *send_pcb;
    err_t err;

    ip_addr_t myIPADDR;
    IP_ADDR4(&myIPADDR, 192, 168, 0, 25);
 8001ffe:	4b24      	ldr	r3, [pc, #144]	@ (8002090 <tcp_server_init+0x98>)
 8002000:	603b      	str	r3, [r7, #0]

    // ----------- Command PCB (Port 2001, device receives) -----------
    recv_pcb = tcp_new();
 8002002:	f00c fc91 	bl	800e928 <tcp_new>
 8002006:	60f8      	str	r0, [r7, #12]
    if (recv_pcb != NULL) {
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d01a      	beq.n	8002044 <tcp_server_init+0x4c>
        err = tcp_bind(recv_pcb, &myIPADDR, 2001);
 800200e:	463b      	mov	r3, r7
 8002010:	f240 72d1 	movw	r2, #2001	@ 0x7d1
 8002014:	4619      	mov	r1, r3
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f00b fbe0 	bl	800d7dc <tcp_bind>
 800201c:	4603      	mov	r3, r0
 800201e:	72fb      	strb	r3, [r7, #11]
        if (err == ERR_OK) {
 8002020:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d109      	bne.n	800203c <tcp_server_init+0x44>
            recv_pcb = tcp_listen(recv_pcb);
 8002028:	21ff      	movs	r1, #255	@ 0xff
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f00b fc8e 	bl	800d94c <tcp_listen_with_backlog>
 8002030:	60f8      	str	r0, [r7, #12]
            tcp_accept(recv_pcb, tcp_server_accept);
 8002032:	4918      	ldr	r1, [pc, #96]	@ (8002094 <tcp_server_init+0x9c>)
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f00c fcf7 	bl	800ea28 <tcp_accept>
 800203a:	e003      	b.n	8002044 <tcp_server_init+0x4c>
        } else {
            memp_free(MEMP_TCP_PCB, recv_pcb);
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	2001      	movs	r0, #1
 8002040:	f009 ff78 	bl	800bf34 <memp_free>
        }
    }

    // ----------- Reply PCB (Port 2000, device sends ACK/echo) -----------
    send_pcb = tcp_new();
 8002044:	f00c fc70 	bl	800e928 <tcp_new>
 8002048:	6078      	str	r0, [r7, #4]
    if (send_pcb != NULL) {
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d01a      	beq.n	8002086 <tcp_server_init+0x8e>
        err = tcp_bind(send_pcb, &myIPADDR, 2000);
 8002050:	463b      	mov	r3, r7
 8002052:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002056:	4619      	mov	r1, r3
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f00b fbbf 	bl	800d7dc <tcp_bind>
 800205e:	4603      	mov	r3, r0
 8002060:	72fb      	strb	r3, [r7, #11]
        if (err == ERR_OK) {
 8002062:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d109      	bne.n	800207e <tcp_server_init+0x86>
            send_pcb = tcp_listen(send_pcb);
 800206a:	21ff      	movs	r1, #255	@ 0xff
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f00b fc6d 	bl	800d94c <tcp_listen_with_backlog>
 8002072:	6078      	str	r0, [r7, #4]
            tcp_accept(send_pcb, tcp_server_accept);
 8002074:	4907      	ldr	r1, [pc, #28]	@ (8002094 <tcp_server_init+0x9c>)
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f00c fcd6 	bl	800ea28 <tcp_accept>
        } else {
            memp_free(MEMP_TCP_PCB, send_pcb);
        }
    }
}
 800207c:	e003      	b.n	8002086 <tcp_server_init+0x8e>
            memp_free(MEMP_TCP_PCB, send_pcb);
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	2001      	movs	r0, #1
 8002082:	f009 ff57 	bl	800bf34 <memp_free>
}
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	1900a8c0 	.word	0x1900a8c0
 8002094:	08002099 	.word	0x08002099

08002098 <tcp_server_accept>:

err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	4613      	mov	r3, r2
 80020a4:	71fb      	strb	r3, [r7, #7]
  struct tcp_server_struct *es;

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_setprio(newpcb, TCP_PRIO_MIN);
 80020a6:	2101      	movs	r1, #1
 80020a8:	68b8      	ldr	r0, [r7, #8]
 80020aa:	f00c fa4b 	bl	800e544 <tcp_setprio>

  es = (struct tcp_server_struct *)mem_malloc(sizeof(struct tcp_server_struct));
 80020ae:	200c      	movs	r0, #12
 80020b0:	f009 fd26 	bl	800bb00 <mem_malloc>
 80020b4:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d03e      	beq.n	800213a <tcp_server_accept+0xa2>
  {
    es->state   = ES_ACCEPTED;
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	2201      	movs	r2, #1
 80020c0:	701a      	strb	r2, [r3, #0]
    es->pcb     = newpcb;
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	2200      	movs	r2, #0
 80020cc:	705a      	strb	r2, [r3, #1]
    es->p       = NULL;
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]

    /* Attach state to pcb */
    tcp_arg(newpcb, es);
 80020d4:	6939      	ldr	r1, [r7, #16]
 80020d6:	68b8      	ldr	r0, [r7, #8]
 80020d8:	f00c fc2e 	bl	800e938 <tcp_arg>
    tcp_err(newpcb, tcp_server_error);
 80020dc:	491d      	ldr	r1, [pc, #116]	@ (8002154 <tcp_server_accept+0xbc>)
 80020de:	68b8      	ldr	r0, [r7, #8]
 80020e0:	f00c fc80 	bl	800e9e4 <tcp_err>

    if (newpcb->local_port == 2000) {
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	8adb      	ldrh	r3, [r3, #22]
 80020e8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020ec:	d111      	bne.n	8002112 <tcp_server_accept+0x7a>
      /* Store the pcb we will use to SEND replies */
      g_port2000_pcb = newpcb;
 80020ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002158 <tcp_server_accept+0xc0>)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	6013      	str	r3, [r2, #0]

      /* Register OTA ACK/NACK sender to use port 2000 */
      etx_ota_set_resp_sender(ota_resp_tx_over_tcp, (void*)g_port2000_pcb);
 80020f4:	4b18      	ldr	r3, [pc, #96]	@ (8002158 <tcp_server_accept+0xc0>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4619      	mov	r1, r3
 80020fa:	4818      	ldr	r0, [pc, #96]	@ (800215c <tcp_server_accept+0xc4>)
 80020fc:	f7fe fe0a 	bl	8000d14 <etx_ota_set_resp_sender>

      /* We don't need to receive on 2000; it's a reply-only channel */
      tcp_recv(newpcb, NULL);
 8002100:	2100      	movs	r1, #0
 8002102:	68b8      	ldr	r0, [r7, #8]
 8002104:	f00c fc2a 	bl	800e95c <tcp_recv>
      tcp_sent(newpcb, tcp_server_sent);  /* optional */
 8002108:	4915      	ldr	r1, [pc, #84]	@ (8002160 <tcp_server_accept+0xc8>)
 800210a:	68b8      	ldr	r0, [r7, #8]
 800210c:	f00c fc48 	bl	800e9a0 <tcp_sent>
 8002110:	e010      	b.n	8002134 <tcp_server_accept+0x9c>

    } else if (newpcb->local_port == 2001) {
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	8adb      	ldrh	r3, [r3, #22]
 8002116:	f240 72d1 	movw	r2, #2001	@ 0x7d1
 800211a:	4293      	cmp	r3, r2
 800211c:	d10a      	bne.n	8002134 <tcp_server_accept+0x9c>
      /* Store the pcb we will use to RECEIVE commands */
      g_port2001_pcb = newpcb;
 800211e:	4a11      	ldr	r2, [pc, #68]	@ (8002164 <tcp_server_accept+0xcc>)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	6013      	str	r3, [r2, #0]

      /* Receive commands here */
      tcp_recv(newpcb, tcp_server_recv);
 8002124:	4910      	ldr	r1, [pc, #64]	@ (8002168 <tcp_server_accept+0xd0>)
 8002126:	68b8      	ldr	r0, [r7, #8]
 8002128:	f00c fc18 	bl	800e95c <tcp_recv>
      tcp_sent(newpcb, tcp_server_sent);  /* optional */
 800212c:	490c      	ldr	r1, [pc, #48]	@ (8002160 <tcp_server_accept+0xc8>)
 800212e:	68b8      	ldr	r0, [r7, #8]
 8002130:	f00c fc36 	bl	800e9a0 <tcp_sent>
    }

    ret_err = ERR_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	75fb      	strb	r3, [r7, #23]
 8002138:	e005      	b.n	8002146 <tcp_server_accept+0xae>
  }
  else
  {
    tcp_server_connection_close(newpcb, es);
 800213a:	6939      	ldr	r1, [r7, #16]
 800213c:	68b8      	ldr	r0, [r7, #8]
 800213e:	f000 f947 	bl	80023d0 <tcp_server_connection_close>
    ret_err = ERR_MEM;
 8002142:	23ff      	movs	r3, #255	@ 0xff
 8002144:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
 8002146:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	080022b5 	.word	0x080022b5
 8002158:	20001c34 	.word	0x20001c34
 800215c:	08001fd1 	.word	0x08001fd1
 8002160:	080022d9 	.word	0x080022d9
 8002164:	20001c38 	.word	0x20001c38
 8002168:	0800216d 	.word	0x0800216d

0800216c <tcp_server_recv>:
    tcp_output(g_port2000_pcb);
  }
}

err_t tcp_server_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b088      	sub	sp, #32
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
 8002178:	70fb      	strb	r3, [r7, #3]
  struct tcp_server_struct *es;
  err_t ret_err;

  LWIP_ASSERT("arg != NULL",arg != NULL);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d105      	bne.n	800218c <tcp_server_recv+0x20>
 8002180:	4b47      	ldr	r3, [pc, #284]	@ (80022a0 <tcp_server_recv+0x134>)
 8002182:	228e      	movs	r2, #142	@ 0x8e
 8002184:	4947      	ldr	r1, [pc, #284]	@ (80022a4 <tcp_server_recv+0x138>)
 8002186:	4848      	ldr	r0, [pc, #288]	@ (80022a8 <tcp_server_recv+0x13c>)
 8002188:	f014 f8fe 	bl	8016388 <iprintf>

  es = (struct tcp_server_struct *)arg;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	61bb      	str	r3, [r7, #24]

  if (p == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d116      	bne.n	80021c4 <tcp_server_recv+0x58>
  {
    es->state = ES_CLOSING;
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	2203      	movs	r2, #3
 800219a:	701a      	strb	r2, [r3, #0]
    if(es->p == NULL)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d104      	bne.n	80021ae <tcp_server_recv+0x42>
    {
       tcp_server_connection_close(tpcb, es);
 80021a4:	69b9      	ldr	r1, [r7, #24]
 80021a6:	68b8      	ldr	r0, [r7, #8]
 80021a8:	f000 f912 	bl	80023d0 <tcp_server_connection_close>
 80021ac:	e007      	b.n	80021be <tcp_server_recv+0x52>
    }
    else
    {
      tcp_sent(tpcb, tcp_server_sent);
 80021ae:	493f      	ldr	r1, [pc, #252]	@ (80022ac <tcp_server_recv+0x140>)
 80021b0:	68b8      	ldr	r0, [r7, #8]
 80021b2:	f00c fbf5 	bl	800e9a0 <tcp_sent>
      tcp_server_send(tpcb, es);
 80021b6:	69b9      	ldr	r1, [r7, #24]
 80021b8:	68b8      	ldr	r0, [r7, #8]
 80021ba:	f000 f8b5 	bl	8002328 <tcp_server_send>
    }
    ret_err = ERR_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	77fb      	strb	r3, [r7, #31]
 80021c2:	e063      	b.n	800228c <tcp_server_recv+0x120>
  }
  else if(err != ERR_OK)
 80021c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00b      	beq.n	80021e4 <tcp_server_recv+0x78>
  {
    if (p != NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d005      	beq.n	80021de <tcp_server_recv+0x72>
    {
      es->p = NULL;
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	2200      	movs	r2, #0
 80021d6:	609a      	str	r2, [r3, #8]
      pbuf_free(p);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f00a fd4f 	bl	800cc7c <pbuf_free>
    }
    ret_err = err;
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	77fb      	strb	r3, [r7, #31]
 80021e2:	e053      	b.n	800228c <tcp_server_recv+0x120>
  }
  else if(es->state == ES_ACCEPTED || es->state == ES_RECEIVED)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d003      	beq.n	80021f4 <tcp_server_recv+0x88>
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d110      	bne.n	8002216 <tcp_server_recv+0xaa>
  {
      es->state = ES_RECEIVED;
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	2202      	movs	r2, #2
 80021f8:	701a      	strb	r2, [r3, #0]
      es->p = p;
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	609a      	str	r2, [r3, #8]
      tcp_sent(tpcb, tcp_server_sent);
 8002200:	492a      	ldr	r1, [pc, #168]	@ (80022ac <tcp_server_recv+0x140>)
 8002202:	68b8      	ldr	r0, [r7, #8]
 8002204:	f00c fbcc 	bl	800e9a0 <tcp_sent>
      tcp_server_handle(tpcb, es);
 8002208:	69b9      	ldr	r1, [r7, #24]
 800220a:	68b8      	ldr	r0, [r7, #8]
 800220c:	f000 f920 	bl	8002450 <tcp_server_handle>
      ret_err = ERR_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	77fb      	strb	r3, [r7, #31]
 8002214:	e03a      	b.n	800228c <tcp_server_recv+0x120>
  }
  else if (es->state == ES_RECEIVED)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b02      	cmp	r3, #2
 800221c:	d115      	bne.n	800224a <tcp_server_recv+0xde>
  {
    if(es->p == NULL)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d107      	bne.n	8002236 <tcp_server_recv+0xca>
    {
      es->p = p;
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	609a      	str	r2, [r3, #8]
      tcp_server_handle(tpcb, es);
 800222c:	69b9      	ldr	r1, [r7, #24]
 800222e:	68b8      	ldr	r0, [r7, #8]
 8002230:	f000 f90e 	bl	8002450 <tcp_server_handle>
 8002234:	e006      	b.n	8002244 <tcp_server_recv+0xd8>
    }
    else
    {
      struct pbuf *ptr;
      ptr = es->p;
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	617b      	str	r3, [r7, #20]
      pbuf_chain(ptr,p);
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	6978      	ldr	r0, [r7, #20]
 8002240:	f00a fe40 	bl	800cec4 <pbuf_chain>
    }
    ret_err = ERR_OK;
 8002244:	2300      	movs	r3, #0
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e020      	b.n	800228c <tcp_server_recv+0x120>
  }
  else if(es->state == ES_CLOSING)
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d10e      	bne.n	8002270 <tcp_server_recv+0x104>
  {
    tcp_recved(tpcb, p->tot_len);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	891b      	ldrh	r3, [r3, #8]
 8002256:	4619      	mov	r1, r3
 8002258:	68b8      	ldr	r0, [r7, #8]
 800225a:	f00b fc8d 	bl	800db78 <tcp_recved>
    es->p = NULL;
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f00a fd09 	bl	800cc7c <pbuf_free>
    ret_err = ERR_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	77fb      	strb	r3, [r7, #31]
 800226e:	e00d      	b.n	800228c <tcp_server_recv+0x120>
  }
  else
  {
    tcp_recved(tpcb, p->tot_len);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	891b      	ldrh	r3, [r3, #8]
 8002274:	4619      	mov	r1, r3
 8002276:	68b8      	ldr	r0, [r7, #8]
 8002278:	f00b fc7e 	bl	800db78 <tcp_recved>
    es->p = NULL;
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f00a fcfa 	bl	800cc7c <pbuf_free>
    ret_err = ERR_OK;
 8002288:	2300      	movs	r3, #0
 800228a:	77fb      	strb	r3, [r7, #31]
  }
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800228c:	2101      	movs	r1, #1
 800228e:	4808      	ldr	r0, [pc, #32]	@ (80022b0 <tcp_server_recv+0x144>)
 8002290:	f002 fc9b 	bl	8004bca <HAL_GPIO_TogglePin>
  return ret_err;
 8002294:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3720      	adds	r7, #32
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	080187bc 	.word	0x080187bc
 80022a4:	080187d8 	.word	0x080187d8
 80022a8:	080187e4 	.word	0x080187e4
 80022ac:	080022d9 	.word	0x080022d9
 80022b0:	40020400 	.word	0x40020400

080022b4 <tcp_server_error>:

void tcp_server_error(void *arg, err_t err)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	460b      	mov	r3, r1
 80022be:	70fb      	strb	r3, [r7, #3]
  struct tcp_server_struct *es;
  LWIP_UNUSED_ARG(err);

  es = (struct tcp_server_struct *)arg;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	60fb      	str	r3, [r7, #12]
  if (es != NULL)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <tcp_server_error+0x1c>
  {
    mem_free(es);
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f009 fa7e 	bl	800b7cc <mem_free>
  }
}
 80022d0:	bf00      	nop
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <tcp_server_sent>:

err_t tcp_server_sent(void *arg, struct tcp_pcb *tpcb, u16_t len)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	4613      	mov	r3, r2
 80022e4:	80fb      	strh	r3, [r7, #6]
  struct tcp_server_struct *es;
  LWIP_UNUSED_ARG(len);

  es = (struct tcp_server_struct *)arg;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	617b      	str	r3, [r7, #20]
  es->retries = 0;
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2200      	movs	r2, #0
 80022ee:	705a      	strb	r2, [r3, #1]

  if(es->p != NULL)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <tcp_server_sent+0x32>
  {
    tcp_sent(tpcb, tcp_server_sent);
 80022f8:	490a      	ldr	r1, [pc, #40]	@ (8002324 <tcp_server_sent+0x4c>)
 80022fa:	68b8      	ldr	r0, [r7, #8]
 80022fc:	f00c fb50 	bl	800e9a0 <tcp_sent>
    tcp_server_send(tpcb, es);
 8002300:	6979      	ldr	r1, [r7, #20]
 8002302:	68b8      	ldr	r0, [r7, #8]
 8002304:	f000 f810 	bl	8002328 <tcp_server_send>
 8002308:	e007      	b.n	800231a <tcp_server_sent+0x42>
  }
  else
  {
    if(es->state == ES_CLOSING)
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b03      	cmp	r3, #3
 8002310:	d103      	bne.n	800231a <tcp_server_sent+0x42>
      tcp_server_connection_close(tpcb, es);
 8002312:	6979      	ldr	r1, [r7, #20]
 8002314:	68b8      	ldr	r0, [r7, #8]
 8002316:	f000 f85b 	bl	80023d0 <tcp_server_connection_close>
  }
  return ERR_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	080022d9 	.word	0x080022d9

08002328 <tcp_server_send>:
  tcp_server_send_data(tpcb, es);
  return ERR_OK;
}

void tcp_server_send(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  struct pbuf *ptr;
  err_t wr_err = ERR_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	75fb      	strb	r3, [r7, #23]

  while ((wr_err == ERR_OK) &&
 8002336:	e036      	b.n	80023a6 <tcp_server_send+0x7e>
         (es->p != NULL) &&
         (es->p->len <= tcp_sndbuf(tpcb)))
  {
    ptr = es->p;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	613b      	str	r3, [r7, #16]
    wr_err = tcp_write(tpcb, ptr->payload, ptr->len, 1);
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	6859      	ldr	r1, [r3, #4]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	895a      	ldrh	r2, [r3, #10]
 8002346:	2301      	movs	r3, #1
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f00f fa31 	bl	80117b0 <tcp_write>
 800234e:	4603      	mov	r3, r0
 8002350:	75fb      	strb	r3, [r7, #23]

    if (wr_err == ERR_OK)
 8002352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d11d      	bne.n	8002396 <tcp_server_send+0x6e>
    {
      u16_t plen;
      u8_t freed;

      plen = ptr->len;
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	895b      	ldrh	r3, [r3, #10]
 800235e:	81fb      	strh	r3, [r7, #14]

      es->p = ptr->next;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	609a      	str	r2, [r3, #8]

      if(es->p != NULL)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <tcp_server_send+0x52>
      {
        pbuf_ref(es->p);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4618      	mov	r0, r3
 8002376:	f00a fd27 	bl	800cdc8 <pbuf_ref>
      }

      do { freed = pbuf_free(ptr); }
 800237a:	6938      	ldr	r0, [r7, #16]
 800237c:	f00a fc7e 	bl	800cc7c <pbuf_free>
 8002380:	4603      	mov	r3, r0
 8002382:	737b      	strb	r3, [r7, #13]
      while(freed == 0);
 8002384:	7b7b      	ldrb	r3, [r7, #13]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f7      	beq.n	800237a <tcp_server_send+0x52>

      tcp_recved(tpcb, plen);
 800238a:	89fb      	ldrh	r3, [r7, #14]
 800238c:	4619      	mov	r1, r3
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f00b fbf2 	bl	800db78 <tcp_recved>
 8002394:	e007      	b.n	80023a6 <tcp_server_send+0x7e>
    }
    else if(wr_err == ERR_MEM)
 8002396:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800239a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239e:	d102      	bne.n	80023a6 <tcp_server_send+0x7e>
    {
      es->p = ptr;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	609a      	str	r2, [r3, #8]
         (es->p != NULL) &&
 80023a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10b      	bne.n	80023c6 <tcp_server_send+0x9e>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
  while ((wr_err == ERR_OK) &&
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <tcp_server_send+0x9e>
         (es->p->len <= tcp_sndbuf(tpcb)))
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	895a      	ldrh	r2, [r3, #10]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
         (es->p != NULL) &&
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d9b8      	bls.n	8002338 <tcp_server_send+0x10>
    else
    {
      /* other problem ?? */
    }
  }
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <tcp_server_connection_close>:

void tcp_server_connection_close(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  if (tpcb == g_port2000_pcb) {
 80023da:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <tcp_server_connection_close+0x78>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d106      	bne.n	80023f2 <tcp_server_connection_close+0x22>
    /* Clear responder so OTA falls back to UART if port 2000 drops */
    etx_ota_set_resp_sender(NULL, NULL);
 80023e4:	2100      	movs	r1, #0
 80023e6:	2000      	movs	r0, #0
 80023e8:	f7fe fc94 	bl	8000d14 <etx_ota_set_resp_sender>
    g_port2000_pcb = NULL;
 80023ec:	4b16      	ldr	r3, [pc, #88]	@ (8002448 <tcp_server_connection_close+0x78>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
  }
  if (tpcb == g_port2001_pcb) g_port2001_pcb = NULL;
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <tcp_server_connection_close+0x7c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d102      	bne.n	8002402 <tcp_server_connection_close+0x32>
 80023fc:	4b13      	ldr	r3, [pc, #76]	@ (800244c <tcp_server_connection_close+0x7c>)
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]

  tcp_arg(tpcb, NULL);
 8002402:	2100      	movs	r1, #0
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f00c fa97 	bl	800e938 <tcp_arg>
  tcp_sent(tpcb, NULL);
 800240a:	2100      	movs	r1, #0
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f00c fac7 	bl	800e9a0 <tcp_sent>
  tcp_recv(tpcb, NULL);
 8002412:	2100      	movs	r1, #0
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f00c faa1 	bl	800e95c <tcp_recv>
  tcp_err(tpcb, NULL);
 800241a:	2100      	movs	r1, #0
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f00c fae1 	bl	800e9e4 <tcp_err>
  tcp_poll(tpcb, NULL, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f00c fb16 	bl	800ea58 <tcp_poll>

  if (es != NULL) {
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d002      	beq.n	8002438 <tcp_server_connection_close+0x68>
    mem_free(es);
 8002432:	6838      	ldr	r0, [r7, #0]
 8002434:	f009 f9ca 	bl	800b7cc <mem_free>
  }
  tcp_close(tpcb);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f00b f8d9 	bl	800d5f0 <tcp_close>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20001c34 	.word	0x20001c34
 800244c:	20001c38 	.word	0x20001c38

08002450 <tcp_server_handle>:

void tcp_server_handle(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b0a6      	sub	sp, #152	@ 0x98
 8002454:	af02      	add	r7, sp, #8
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
    if (!es || !es->p) return;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d057      	beq.n	8002510 <tcp_server_handle+0xc0>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d053      	beq.n	8002510 <tcp_server_handle+0xc0>

    /* Command channel (host -> device) feeds the framed/text parser */
    if (tpcb && tpcb->local_port == 2001) {
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d021      	beq.n	80024b2 <tcp_server_handle+0x62>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	8adb      	ldrh	r3, [r3, #22]
 8002472:	f240 72d1 	movw	r2, #2001	@ 0x7d1
 8002476:	4293      	cmp	r3, r2
 8002478:	d11b      	bne.n	80024b2 <tcp_server_handle+0x62>
        struct pbuf *q = es->p;
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        while (q) {
 8002482:	e011      	b.n	80024a8 <tcp_server_handle+0x58>
            comm_handle_rx((const uint8_t*)q->payload, q->len,
 8002484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002488:	6858      	ldr	r0, [r3, #4]
 800248a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800248e:	895b      	ldrh	r3, [r3, #10]
 8002490:	4619      	mov	r1, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	4b20      	ldr	r3, [pc, #128]	@ (8002518 <tcp_server_handle+0xc8>)
 8002498:	4a20      	ldr	r2, [pc, #128]	@ (800251c <tcp_server_handle+0xcc>)
 800249a:	f7fe f9c5 	bl	8000828 <comm_handle_rx>
                           pcb_send_text, pcb_send_bin, (void*)tpcb);
            q = q->next;
 800249e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        while (q) {
 80024a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1e9      	bne.n	8002484 <tcp_server_handle+0x34>
    if (tpcb && tpcb->local_port == 2001) {
 80024b0:	e01e      	b.n	80024f0 <tcp_server_handle+0xa0>
        }
    } else {
        /* optional: legacy text-only path */
        char in[128];
        u16_t to_copy = LWIP_MIN(es->p->tot_len, (u16_t)(sizeof(in) - 1));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	891b      	ldrh	r3, [r3, #8]
 80024b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80024ba:	bf28      	it	cs
 80024bc:	237f      	movcs	r3, #127	@ 0x7f
 80024be:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
        pbuf_copy_partial(es->p, in, to_copy, 0);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6898      	ldr	r0, [r3, #8]
 80024c6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80024ca:	f107 0108 	add.w	r1, r7, #8
 80024ce:	2300      	movs	r3, #0
 80024d0:	f00a fdda 	bl	800d088 <pbuf_copy_partial>
        in[to_copy] = '\0';
 80024d4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80024d8:	3390      	adds	r3, #144	@ 0x90
 80024da:	443b      	add	r3, r7
 80024dc:	2200      	movs	r2, #0
 80024de:	f803 2c88 	strb.w	r2, [r3, #-136]
        comm_handle_line(in, pcb_send_text, pcb_send_bin, (void*)tpcb);
 80024e2:	f107 0008 	add.w	r0, r7, #8
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002518 <tcp_server_handle+0xc8>)
 80024ea:	490c      	ldr	r1, [pc, #48]	@ (800251c <tcp_server_handle+0xcc>)
 80024ec:	f7fe f8d8 	bl	80006a0 <comm_handle_line>
    }

    tcp_recved(tpcb, es->p->tot_len);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	891b      	ldrh	r3, [r3, #8]
 80024f6:	4619      	mov	r1, r3
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f00b fb3d 	bl	800db78 <tcp_recved>
    pbuf_free(es->p);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	4618      	mov	r0, r3
 8002504:	f00a fbba 	bl	800cc7c <pbuf_free>
    es->p = NULL;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	e000      	b.n	8002512 <tcp_server_handle+0xc2>
    if (!es || !es->p) return;
 8002510:	bf00      	nop
}
 8002512:	3790      	adds	r7, #144	@ 0x90
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	08001f79 	.word	0x08001f79
 800251c:	08001f19 	.word	0x08001f19

08002520 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002526:	f107 0310 	add.w	r3, r7, #16
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002534:	1d3b      	adds	r3, r7, #4
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800253e:	4b1e      	ldr	r3, [pc, #120]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002540:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002544:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 21600;
 8002546:	4b1c      	ldr	r3, [pc, #112]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002548:	f245 4260 	movw	r2, #21600	@ 0x5460
 800254c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254e:	4b1a      	ldr	r3, [pc, #104]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8002554:	4b18      	ldr	r3, [pc, #96]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002556:	2264      	movs	r2, #100	@ 0x64
 8002558:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800255a:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <MX_TIM2_Init+0x98>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002560:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002562:	2280      	movs	r2, #128	@ 0x80
 8002564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002566:	4814      	ldr	r0, [pc, #80]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002568:	f003 fcd8 	bl	8005f1c <HAL_TIM_Base_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002572:	f7ff fb13 	bl	8001b9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002576:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800257a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4619      	mov	r1, r3
 8002582:	480d      	ldr	r0, [pc, #52]	@ (80025b8 <MX_TIM2_Init+0x98>)
 8002584:	f003 fea2 	bl	80062cc <HAL_TIM_ConfigClockSource>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800258e:	f7ff fb05 	bl	8001b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	4619      	mov	r1, r3
 800259e:	4806      	ldr	r0, [pc, #24]	@ (80025b8 <MX_TIM2_Init+0x98>)
 80025a0:	f004 f8c6 	bl	8006730 <HAL_TIMEx_MasterConfigSynchronization>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80025aa:	f7ff faf7 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025ae:	bf00      	nop
 80025b0:	3720      	adds	r7, #32
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20001c3c 	.word	0x20001c3c

080025bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025cc:	d113      	bne.n	80025f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <HAL_TIM_Base_MspInit+0x44>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002600 <HAL_TIM_Base_MspInit+0x44>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025da:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HAL_TIM_Base_MspInit+0x44>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80025e6:	2200      	movs	r2, #0
 80025e8:	2105      	movs	r1, #5
 80025ea:	201c      	movs	r0, #28
 80025ec:	f000 fade 	bl	8002bac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025f0:	201c      	movs	r0, #28
 80025f2:	f000 faf7 	bl	8002be4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40023800 	.word	0x40023800

08002604 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002608:	4b14      	ldr	r3, [pc, #80]	@ (800265c <MX_USART3_UART_Init+0x58>)
 800260a:	4a15      	ldr	r2, [pc, #84]	@ (8002660 <MX_USART3_UART_Init+0x5c>)
 800260c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002610:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002614:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002616:	4b11      	ldr	r3, [pc, #68]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800261c:	4b0f      	ldr	r3, [pc, #60]	@ (800265c <MX_USART3_UART_Init+0x58>)
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002628:	4b0c      	ldr	r3, [pc, #48]	@ (800265c <MX_USART3_UART_Init+0x58>)
 800262a:	220c      	movs	r2, #12
 800262c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800262e:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002634:	4b09      	ldr	r3, [pc, #36]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002636:	2200      	movs	r2, #0
 8002638:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <MX_USART3_UART_Init+0x58>)
 800263c:	2200      	movs	r2, #0
 800263e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002640:	4b06      	ldr	r3, [pc, #24]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002642:	2200      	movs	r2, #0
 8002644:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002646:	4805      	ldr	r0, [pc, #20]	@ (800265c <MX_USART3_UART_Init+0x58>)
 8002648:	f004 f91e 	bl	8006888 <HAL_UART_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002652:	f7ff faa3 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20001c88 	.word	0x20001c88
 8002660:	40004800 	.word	0x40004800

08002664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b0ae      	sub	sp, #184	@ 0xb8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800267c:	f107 0314 	add.w	r3, r7, #20
 8002680:	2290      	movs	r2, #144	@ 0x90
 8002682:	2100      	movs	r1, #0
 8002684:	4618      	mov	r0, r3
 8002686:	f013 fffd 	bl	8016684 <memset>
  if(uartHandle->Instance==USART3)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a22      	ldr	r2, [pc, #136]	@ (8002718 <HAL_UART_MspInit+0xb4>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d13c      	bne.n	800270e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002698:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800269a:	2300      	movs	r3, #0
 800269c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800269e:	f107 0314 	add.w	r3, r7, #20
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 f812 	bl	80056cc <HAL_RCCEx_PeriphCLKConfig>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026ae:	f7ff fa75 	bl	8001b9c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80026b2:	4b1a      	ldr	r3, [pc, #104]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	4a19      	ldr	r2, [pc, #100]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026be:	4b17      	ldr	r3, [pc, #92]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ca:	4b14      	ldr	r3, [pc, #80]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	4a13      	ldr	r2, [pc, #76]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026d0:	f043 0308 	orr.w	r3, r3, #8
 80026d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d6:	4b11      	ldr	r3, [pc, #68]	@ (800271c <HAL_UART_MspInit+0xb8>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80026e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ea:	2302      	movs	r3, #2
 80026ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026f6:	2303      	movs	r3, #3
 80026f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026fc:	2307      	movs	r3, #7
 80026fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002702:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002706:	4619      	mov	r1, r3
 8002708:	4805      	ldr	r0, [pc, #20]	@ (8002720 <HAL_UART_MspInit+0xbc>)
 800270a:	f002 f899 	bl	8004840 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800270e:	bf00      	nop
 8002710:	37b8      	adds	r7, #184	@ 0xb8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40004800 	.word	0x40004800
 800271c:	40023800 	.word	0x40023800
 8002720:	40020c00 	.word	0x40020c00

08002724 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002724:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800275c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002728:	f7ff fbe4 	bl	8001ef4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800272c:	480c      	ldr	r0, [pc, #48]	@ (8002760 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800272e:	490d      	ldr	r1, [pc, #52]	@ (8002764 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002730:	4a0d      	ldr	r2, [pc, #52]	@ (8002768 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002734:	e002      	b.n	800273c <LoopCopyDataInit>

08002736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800273a:	3304      	adds	r3, #4

0800273c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800273c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800273e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002740:	d3f9      	bcc.n	8002736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002742:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002744:	4c0a      	ldr	r4, [pc, #40]	@ (8002770 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002748:	e001      	b.n	800274e <LoopFillZerobss>

0800274a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800274a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800274c:	3204      	adds	r2, #4

0800274e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800274e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002750:	d3fb      	bcc.n	800274a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002752:	f014 f85b 	bl	801680c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002756:	f7ff f987 	bl	8001a68 <main>
  bx  lr    
 800275a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800275c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002764:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002768:	0801b6cc 	.word	0x0801b6cc
  ldr r2, =_sbss
 800276c:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8002770:	20011d20 	.word	0x20011d20

08002774 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002774:	e7fe      	b.n	8002774 <ADC_IRQHandler>

08002776 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00b      	beq.n	800279e <LAN8742_RegisterBusIO+0x28>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <LAN8742_RegisterBusIO+0x28>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <LAN8742_RegisterBusIO+0x28>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d102      	bne.n	80027a4 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800279e:	f04f 33ff 	mov.w	r3, #4294967295
 80027a2:	e014      	b.n	80027ce <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d139      	bne.n	800286a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d002      	beq.n	8002804 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2220      	movs	r2, #32
 8002808:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e01c      	b.n	800284a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	f107 020c 	add.w	r2, r7, #12
 8002818:	2112      	movs	r1, #18
 800281a:	6978      	ldr	r0, [r7, #20]
 800281c:	4798      	blx	r3
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	da03      	bge.n	800282c <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002824:	f06f 0304 	mvn.w	r3, #4
 8002828:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800282a:	e00b      	b.n	8002844 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 031f 	and.w	r3, r3, #31
 8002832:	697a      	ldr	r2, [r7, #20]
 8002834:	429a      	cmp	r2, r3
 8002836:	d105      	bne.n	8002844 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
         break;
 8002842:	e005      	b.n	8002850 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	3301      	adds	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	2b1f      	cmp	r3, #31
 800284e:	d9df      	bls.n	8002810 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b1f      	cmp	r3, #31
 8002856:	d902      	bls.n	800285e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002858:	f06f 0302 	mvn.w	r3, #2
 800285c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800286a:	693b      	ldr	r3, [r7, #16]
 }
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6810      	ldr	r0, [r2, #0]
 8002888:	f107 020c 	add.w	r2, r7, #12
 800288c:	2101      	movs	r1, #1
 800288e:	4798      	blx	r3
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	da02      	bge.n	800289c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002896:	f06f 0304 	mvn.w	r3, #4
 800289a:	e06e      	b.n	800297a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6810      	ldr	r0, [r2, #0]
 80028a4:	f107 020c 	add.w	r2, r7, #12
 80028a8:	2101      	movs	r1, #1
 80028aa:	4798      	blx	r3
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	da02      	bge.n	80028b8 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80028b2:	f06f 0304 	mvn.w	r3, #4
 80028b6:	e060      	b.n	800297a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f003 0304 	and.w	r3, r3, #4
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e059      	b.n	800297a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6810      	ldr	r0, [r2, #0]
 80028ce:	f107 020c 	add.w	r2, r7, #12
 80028d2:	2100      	movs	r1, #0
 80028d4:	4798      	blx	r3
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	da02      	bge.n	80028e2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80028dc:	f06f 0304 	mvn.w	r3, #4
 80028e0:	e04b      	b.n	800297a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d11b      	bne.n	8002924 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d006      	beq.n	8002904 <LAN8742_GetLinkState+0x90>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002900:	2302      	movs	r3, #2
 8002902:	e03a      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800290e:	2303      	movs	r3, #3
 8002910:	e033      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800291c:	2304      	movs	r3, #4
 800291e:	e02c      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002920:	2305      	movs	r3, #5
 8002922:	e02a      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6810      	ldr	r0, [r2, #0]
 800292c:	f107 020c 	add.w	r2, r7, #12
 8002930:	211f      	movs	r1, #31
 8002932:	4798      	blx	r3
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	da02      	bge.n	8002940 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800293a:	f06f 0304 	mvn.w	r3, #4
 800293e:	e01c      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800294a:	2306      	movs	r3, #6
 800294c:	e015      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 031c 	and.w	r3, r3, #28
 8002954:	2b18      	cmp	r3, #24
 8002956:	d101      	bne.n	800295c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002958:	2302      	movs	r3, #2
 800295a:	e00e      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 031c 	and.w	r3, r3, #28
 8002962:	2b08      	cmp	r3, #8
 8002964:	d101      	bne.n	800296a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002966:	2303      	movs	r3, #3
 8002968:	e007      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 031c 	and.w	r3, r3, #28
 8002970:	2b14      	cmp	r3, #20
 8002972:	d101      	bne.n	8002978 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002974:	2304      	movs	r3, #4
 8002976:	e000      	b.n	800297a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002978:	2305      	movs	r3, #5
    }
  }
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002986:	2003      	movs	r0, #3
 8002988:	f000 f905 	bl	8002b96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800298c:	200f      	movs	r0, #15
 800298e:	f7ff f933 	bl	8001bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002992:	f7ff f909 	bl	8001ba8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029a0:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <HAL_IncTick+0x20>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	461a      	mov	r2, r3
 80029a6:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_IncTick+0x24>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4413      	add	r3, r2
 80029ac:	4a04      	ldr	r2, [pc, #16]	@ (80029c0 <HAL_IncTick+0x24>)
 80029ae:	6013      	str	r3, [r2, #0]
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	2000000c 	.word	0x2000000c
 80029c0:	20001d10 	.word	0x20001d10

080029c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return uwTick;
 80029c8:	4b03      	ldr	r3, [pc, #12]	@ (80029d8 <HAL_GetTick+0x14>)
 80029ca:	681b      	ldr	r3, [r3, #0]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20001d10 	.word	0x20001d10

080029dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029e4:	f7ff ffee 	bl	80029c4 <HAL_GetTick>
 80029e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f4:	d005      	beq.n	8002a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <HAL_Delay+0x44>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	461a      	mov	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4413      	add	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a02:	bf00      	nop
 8002a04:	f7ff ffde 	bl	80029c4 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d8f7      	bhi.n	8002a04 <HAL_Delay+0x28>
  {
  }
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000000c 	.word	0x2000000c

08002a24 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002a28:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <HAL_GetREVID+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	0c1b      	lsrs	r3, r3, #16
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e0042000 	.word	0xe0042000

08002a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <__NVIC_SetPriorityGrouping+0x40>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <__NVIC_SetPriorityGrouping+0x44>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a6a:	4a04      	ldr	r2, [pc, #16]	@ (8002a7c <__NVIC_SetPriorityGrouping+0x40>)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	60d3      	str	r3, [r2, #12]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00
 8002a80:	05fa0000 	.word	0x05fa0000

08002a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a88:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <__NVIC_GetPriorityGrouping+0x18>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	0a1b      	lsrs	r3, r3, #8
 8002a8e:	f003 0307 	and.w	r3, r3, #7
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	e000ed00 	.word	0xe000ed00

08002aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	db0b      	blt.n	8002aca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	f003 021f 	and.w	r2, r3, #31
 8002ab8:	4907      	ldr	r1, [pc, #28]	@ (8002ad8 <__NVIC_EnableIRQ+0x38>)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	2001      	movs	r0, #1
 8002ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000e100 	.word	0xe000e100

08002adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	6039      	str	r1, [r7, #0]
 8002ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	db0a      	blt.n	8002b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	490c      	ldr	r1, [pc, #48]	@ (8002b28 <__NVIC_SetPriority+0x4c>)
 8002af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afa:	0112      	lsls	r2, r2, #4
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	440b      	add	r3, r1
 8002b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b04:	e00a      	b.n	8002b1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4908      	ldr	r1, [pc, #32]	@ (8002b2c <__NVIC_SetPriority+0x50>)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	3b04      	subs	r3, #4
 8002b14:	0112      	lsls	r2, r2, #4
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	440b      	add	r3, r1
 8002b1a:	761a      	strb	r2, [r3, #24]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	e000e100 	.word	0xe000e100
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b089      	sub	sp, #36	@ 0x24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	f1c3 0307 	rsb	r3, r3, #7
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	bf28      	it	cs
 8002b4e:	2304      	movcs	r3, #4
 8002b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3304      	adds	r3, #4
 8002b56:	2b06      	cmp	r3, #6
 8002b58:	d902      	bls.n	8002b60 <NVIC_EncodePriority+0x30>
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	3b03      	subs	r3, #3
 8002b5e:	e000      	b.n	8002b62 <NVIC_EncodePriority+0x32>
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b64:	f04f 32ff 	mov.w	r2, #4294967295
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	401a      	ands	r2, r3
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b78:	f04f 31ff 	mov.w	r1, #4294967295
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43d9      	mvns	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	4313      	orrs	r3, r2
         );
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3724      	adds	r7, #36	@ 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr

08002b96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff ff4c 	bl	8002a3c <__NVIC_SetPriorityGrouping>
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bbe:	f7ff ff61 	bl	8002a84 <__NVIC_GetPriorityGrouping>
 8002bc2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	6978      	ldr	r0, [r7, #20]
 8002bca:	f7ff ffb1 	bl	8002b30 <NVIC_EncodePriority>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ff80 	bl	8002adc <__NVIC_SetPriority>
}
 8002bdc:	bf00      	nop
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff54 	bl	8002aa0 <__NVIC_EnableIRQ>
}
 8002bf8:	bf00      	nop
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e054      	b.n	8002cbc <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	7f5b      	ldrb	r3, [r3, #29]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fd ff78 	bl	8000b18 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	791b      	ldrb	r3, [r3, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10c      	bne.n	8002c50 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a22      	ldr	r2, [pc, #136]	@ (8002cc4 <HAL_CRC_Init+0xc4>)
 8002c3c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0218 	bic.w	r2, r2, #24
 8002c4c:	609a      	str	r2, [r3, #8]
 8002c4e:	e00c      	b.n	8002c6a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6899      	ldr	r1, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f834 	bl	8002cc8 <HAL_CRCEx_Polynomial_Set>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e028      	b.n	8002cbc <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	795b      	ldrb	r3, [r3, #5]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d105      	bne.n	8002c7e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f04f 32ff 	mov.w	r2, #4294967295
 8002c7a:	611a      	str	r2, [r3, #16]
 8002c7c:	e004      	b.n	8002c88 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6912      	ldr	r2, [r2, #16]
 8002c86:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699a      	ldr	r2, [r3, #24]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	04c11db7 	.word	0x04c11db7

08002cc8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002cd8:	231f      	movs	r3, #31
 8002cda:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d102      	bne.n	8002cec <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	75fb      	strb	r3, [r7, #23]
 8002cea:	e063      	b.n	8002db4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002cec:	bf00      	nop
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1e5a      	subs	r2, r3, #1
 8002cf2:	613a      	str	r2, [r7, #16]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d009      	beq.n	8002d0c <HAL_CRCEx_Polynomial_Set+0x44>
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f003 031f 	and.w	r3, r3, #31
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	fa22 f303 	lsr.w	r3, r2, r3
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0f0      	beq.n	8002cee <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b18      	cmp	r3, #24
 8002d10:	d846      	bhi.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002d12:	a201      	add	r2, pc, #4	@ (adr r2, 8002d18 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d18:	08002da7 	.word	0x08002da7
 8002d1c:	08002da1 	.word	0x08002da1
 8002d20:	08002da1 	.word	0x08002da1
 8002d24:	08002da1 	.word	0x08002da1
 8002d28:	08002da1 	.word	0x08002da1
 8002d2c:	08002da1 	.word	0x08002da1
 8002d30:	08002da1 	.word	0x08002da1
 8002d34:	08002da1 	.word	0x08002da1
 8002d38:	08002d95 	.word	0x08002d95
 8002d3c:	08002da1 	.word	0x08002da1
 8002d40:	08002da1 	.word	0x08002da1
 8002d44:	08002da1 	.word	0x08002da1
 8002d48:	08002da1 	.word	0x08002da1
 8002d4c:	08002da1 	.word	0x08002da1
 8002d50:	08002da1 	.word	0x08002da1
 8002d54:	08002da1 	.word	0x08002da1
 8002d58:	08002d89 	.word	0x08002d89
 8002d5c:	08002da1 	.word	0x08002da1
 8002d60:	08002da1 	.word	0x08002da1
 8002d64:	08002da1 	.word	0x08002da1
 8002d68:	08002da1 	.word	0x08002da1
 8002d6c:	08002da1 	.word	0x08002da1
 8002d70:	08002da1 	.word	0x08002da1
 8002d74:	08002da1 	.word	0x08002da1
 8002d78:	08002d7d 	.word	0x08002d7d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d913      	bls.n	8002daa <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d86:	e010      	b.n	8002daa <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	2b07      	cmp	r3, #7
 8002d8c:	d90f      	bls.n	8002dae <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d92:	e00c      	b.n	8002dae <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b0f      	cmp	r3, #15
 8002d98:	d90b      	bls.n	8002db2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d9e:	e008      	b.n	8002db2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	75fb      	strb	r3, [r7, #23]
        break;
 8002da4:	e006      	b.n	8002db4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002da6:	bf00      	nop
 8002da8:	e004      	b.n	8002db4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002daa:	bf00      	nop
 8002dac:	e002      	b.n	8002db4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002dae:	bf00      	nop
 8002db0:	e000      	b.n	8002db4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002db2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002db4:	7dfb      	ldrb	r3, [r7, #23]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10d      	bne.n	8002dd6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 0118 	bic.w	r1, r3, #24
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	371c      	adds	r7, #28
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e086      	b.n	8002f04 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d106      	bne.n	8002e0e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2220      	movs	r2, #32
 8002e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f004 feef 	bl	8007bec <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f0c <HAL_ETH_Init+0x128>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e12:	4a3e      	ldr	r2, [pc, #248]	@ (8002f0c <HAL_ETH_Init+0x128>)
 8002e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1a:	4b3c      	ldr	r3, [pc, #240]	@ (8002f0c <HAL_ETH_Init+0x128>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e22:	60bb      	str	r3, [r7, #8]
 8002e24:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002e26:	4b3a      	ldr	r3, [pc, #232]	@ (8002f10 <HAL_ETH_Init+0x12c>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4a39      	ldr	r2, [pc, #228]	@ (8002f10 <HAL_ETH_Init+0x12c>)
 8002e2c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e30:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002e32:	4b37      	ldr	r3, [pc, #220]	@ (8002f10 <HAL_ETH_Init+0x12c>)
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	4935      	ldr	r1, [pc, #212]	@ (8002f10 <HAL_ETH_Init+0x12c>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002e40:	4b33      	ldr	r3, [pc, #204]	@ (8002f10 <HAL_ETH_Init+0x12c>)
 8002e42:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e5a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e5c:	f7ff fdb2 	bl	80029c4 <HAL_GetTick>
 8002e60:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e62:	e011      	b.n	8002e88 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002e64:	f7ff fdae 	bl	80029c4 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002e72:	d909      	bls.n	8002e88 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2204      	movs	r2, #4
 8002e78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	22e0      	movs	r2, #224	@ 0xe0
 8002e80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e03d      	b.n	8002f04 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1e4      	bne.n	8002e64 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 ff5c 	bl	8003d58 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f001 f807 	bl	8003eb4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f001 f85d 	bl	8003f66 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 ffc5 	bl	8003e44 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <HAL_ETH_Init+0x130>)
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002eee:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2210      	movs	r2, #16
 8002efe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40013800 	.word	0x40013800
 8002f14:	00020060 	.word	0x00020060

08002f18 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d15f      	bne.n	8002fea <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f9f6 	bl	8003330 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	f7ff fd45 	bl	80029dc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6812      	ldr	r2, [r2, #0]
 8002f68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f6c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f70:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6812      	ldr	r2, [r2, #0]
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f88:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fd80 	bl	8003a90 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0208 	orr.w	r2, r2, #8
 8002f9e:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fa8:	2001      	movs	r0, #1
 8002faa:	f7ff fd17 	bl	80029dc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 0204 	orr.w	r2, r2, #4
 8002fc4:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fce:	69d9      	ldr	r1, [r3, #28]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b07      	ldr	r3, [pc, #28]	@ (8002ff4 <HAL_ETH_Start_IT+0xdc>)
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002fdc:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2240      	movs	r2, #64	@ 0x40
 8002fe2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e000      	b.n	8002fec <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
  }
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	0001a0c1 	.word	0x0001a0c1

08002ff8 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003006:	2b40      	cmp	r3, #64	@ 0x40
 8003008:	d16e      	bne.n	80030e8 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2220      	movs	r2, #32
 800300e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800301a:	69d9      	ldr	r1, [r3, #28]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	4b34      	ldr	r3, [pc, #208]	@ (80030f4 <HAL_ETH_Stop_IT+0xfc>)
 8003022:	400b      	ands	r3, r1
 8003024:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003028:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6812      	ldr	r2, [r2, #0]
 8003038:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800303c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003040:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	f023 0302 	bic.w	r3, r3, #2
 8003054:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003058:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f022 0204 	bic.w	r2, r2, #4
 8003068:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003072:	2001      	movs	r0, #1
 8003074:	f7ff fcb2 	bl	80029dc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f000 fd05 	bl	8003a90 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0208 	bic.w	r2, r2, #8
 8003094:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800309e:	2001      	movs	r0, #1
 80030a0:	f7ff fc9c 	bl	80029dc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
 80030b0:	e00e      	b.n	80030d0 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	3212      	adds	r2, #18
 80030b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030bc:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	3301      	adds	r3, #1
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d9ed      	bls.n	80030b2 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2210      	movs	r2, #16
 80030e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	fffe5f3e 	.word	0xfffe5f3e

080030f8 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d109      	bne.n	800311c <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310e:	f043 0201 	orr.w	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e045      	b.n	80031a8 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003122:	2b40      	cmp	r3, #64	@ 0x40
 8003124:	d13f      	bne.n	80031a6 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800312e:	2201      	movs	r2, #1
 8003130:	6839      	ldr	r1, [r7, #0]
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 ff86 	bl	8004044 <ETH_Prepare_Tx_Descriptors>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003144:	f043 0202 	orr.w	r2, r3, #2
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e02a      	b.n	80031a8 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003152:	f3bf 8f4f 	dsb	sy
}
 8003156:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	629a      	str	r2, [r3, #40]	@ 0x28
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003166:	2b03      	cmp	r3, #3
 8003168:	d904      	bls.n	8003174 <HAL_ETH_Transmit_IT+0x7c>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316e:	1f1a      	subs	r2, r3, #4
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f003 0304 	and.w	r3, r3, #4
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00d      	beq.n	80031a2 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800318e:	461a      	mov	r2, r3
 8003190:	2304      	movs	r3, #4
 8003192:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800319c:	461a      	mov	r2, r3
 800319e:	2300      	movs	r3, #0
 80031a0:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80031a2:	2300      	movs	r3, #0
 80031a4:	e000      	b.n	80031a8 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
  }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80031be:	2300      	movs	r3, #0
 80031c0:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d109      	bne.n	80031dc <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ce:	f043 0201 	orr.w	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e0a4      	b.n	8003326 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031e2:	2b40      	cmp	r3, #64	@ 0x40
 80031e4:	d001      	beq.n	80031ea <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e09d      	b.n	8003326 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ee:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69fa      	ldr	r2, [r7, #28]
 80031f4:	3212      	adds	r2, #18
 80031f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fa:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003200:	f1c3 0304 	rsb	r3, r3, #4
 8003204:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003206:	e066      	b.n	80032d6 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	69da      	ldr	r2, [r3, #28]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800322c:	2b00      	cmp	r3, #0
 800322e:	d103      	bne.n	8003238 <HAL_ETH_ReadData+0x88>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d03c      	beq.n	80032b2 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0c1b      	lsrs	r3, r3, #16
 8003256:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800325a:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003270:	2301      	movs	r3, #1
 8003272:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800328c:	461a      	mov	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	b29b      	uxth	r3, r3
 8003292:	f004 fe77 	bl	8007f84 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	441a      	add	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	2200      	movs	r2, #0
 80032b0:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	3301      	adds	r3, #1
 80032b6:	61fb      	str	r3, [r7, #28]
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d902      	bls.n	80032c4 <HAL_ETH_ReadData+0x114>
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3b04      	subs	r3, #4
 80032c2:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69fa      	ldr	r2, [r7, #28]
 80032c8:	3212      	adds	r2, #18
 80032ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ce:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	3301      	adds	r3, #1
 80032d4:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80032da:	2b00      	cmp	r3, #0
 80032dc:	db06      	blt.n	80032ec <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d202      	bcs.n	80032ec <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80032e6:	7cfb      	ldrb	r3, [r7, #19]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d08d      	beq.n	8003208 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	441a      	add	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f815 	bl	8003330 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69fa      	ldr	r2, [r7, #28]
 800330a:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 800330c:	7cfb      	ldrb	r3, [r7, #19]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d108      	bne.n	8003324 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
}
 8003326:	4618      	mov	r0, r3
 8003328:	3720      	adds	r7, #32
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003338:	2300      	movs	r3, #0
 800333a:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 800333c:	2301      	movs	r3, #1
 800333e:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003344:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	3212      	adds	r2, #18
 800334c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003350:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003356:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003358:	e042      	b.n	80033e0 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	6a1b      	ldr	r3, [r3, #32]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d112      	bne.n	8003388 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003362:	f107 0308 	add.w	r3, r7, #8
 8003366:	4618      	mov	r0, r3
 8003368:	f004 fddc 	bl	8007f24 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d102      	bne.n	8003378 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	74fb      	strb	r3, [r7, #19]
 8003376:	e007      	b.n	8003388 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	461a      	mov	r2, r3
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	461a      	mov	r2, r3
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8003388:	7cfb      	ldrb	r3, [r7, #19]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d028      	beq.n	80033e0 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695a      	ldr	r2, [r3, #20]
 800339a:	4b26      	ldr	r3, [pc, #152]	@ (8003434 <ETH_UpdateDescriptor+0x104>)
 800339c:	4313      	orrs	r3, r2
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	6053      	str	r3, [r2, #4]
 80033a2:	e005      	b.n	80033b0 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	3301      	adds	r3, #1
 80033c0:	61fb      	str	r3, [r7, #28]
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d902      	bls.n	80033ce <ETH_UpdateDescriptor+0x9e>
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	3b04      	subs	r3, #4
 80033cc:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	3212      	adds	r2, #18
 80033d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d8:	617b      	str	r3, [r7, #20]
      desccount--;
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	3b01      	subs	r3, #1
 80033de:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d002      	beq.n	80033ec <ETH_UpdateDescriptor+0xbc>
 80033e6:	7cfb      	ldrb	r3, [r7, #19]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1b6      	bne.n	800335a <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d01a      	beq.n	800342c <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	3303      	adds	r3, #3
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003400:	f3bf 8f5f 	dmb	sy
}
 8003404:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6919      	ldr	r1, [r3, #16]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	18ca      	adds	r2, r1, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800341e:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69fa      	ldr	r2, [r7, #28]
 8003424:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 800342c:	bf00      	nop
 800342e:	3720      	adds	r7, #32
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	80004000 	.word	0x80004000

08003438 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3318      	adds	r3, #24
 8003444:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344a:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8003452:	2301      	movs	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003456:	e047      	b.n	80034e8 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8003458:	2301      	movs	r3, #1
 800345a:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	3b01      	subs	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	3304      	adds	r3, #4
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10a      	bne.n	8003488 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	3301      	adds	r3, #1
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	2b03      	cmp	r3, #3
 800347c:	d902      	bls.n	8003484 <HAL_ETH_ReleaseTxPacket+0x4c>
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	3b04      	subs	r3, #4
 8003482:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003488:	7bbb      	ldrb	r3, [r7, #14]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d02c      	beq.n	80034e8 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68d9      	ldr	r1, [r3, #12]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	440b      	add	r3, r1
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	db1f      	blt.n	80034e4 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	3304      	adds	r3, #4
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f004 fda9 	bl	8008008 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	3304      	adds	r3, #4
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	2200      	movs	r2, #0
 80034c2:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	3301      	adds	r3, #1
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d902      	bls.n	80034d6 <HAL_ETH_ReleaseTxPacket+0x9e>
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	3b04      	subs	r3, #4
 80034d4:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034e2:	e001      	b.n	80034e8 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_ETH_ReleaseTxPacket+0xbc>
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1b1      	bne.n	8003458 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
	...

08003500 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350e:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003528:	4b4b      	ldr	r3, [pc, #300]	@ (8003658 <HAL_ETH_IRQHandler+0x158>)
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00e      	beq.n	8003556 <HAL_ETH_IRQHandler+0x56>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	d009      	beq.n	8003556 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800354a:	461a      	mov	r2, r3
 800354c:	4b43      	ldr	r3, [pc, #268]	@ (800365c <HAL_ETH_IRQHandler+0x15c>)
 800354e:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f004 f85f 	bl	8007614 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00f      	beq.n	8003580 <HAL_ETH_IRQHandler+0x80>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003572:	461a      	mov	r2, r3
 8003574:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003578:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f004 f85a 	bl	8007634 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d042      	beq.n	8003610 <HAL_ETH_IRQHandler+0x110>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d03d      	beq.n	8003610 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359a:	f043 0208 	orr.w	r2, r3, #8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d01a      	beq.n	80035e4 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035b6:	695a      	ldr	r2, [r3, #20]
 80035b8:	4b29      	ldr	r3, [pc, #164]	@ (8003660 <HAL_ETH_IRQHandler+0x160>)
 80035ba:	4013      	ands	r3, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6812      	ldr	r2, [r2, #0]
 80035d0:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 80035d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035d8:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	22e0      	movs	r2, #224	@ 0xe0
 80035de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80035e2:	e012      	b.n	800360a <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035ec:	695a      	ldr	r2, [r3, #20]
 80035ee:	f248 6380 	movw	r3, #34432	@ 0x8680
 80035f2:	4013      	ands	r3, r2
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003602:	461a      	mov	r2, r3
 8003604:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003608:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f004 f822 	bl	8007654 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00e      	beq.n	8003638 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f81a 	bl	8003664 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d006      	beq.n	8003650 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003642:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <HAL_ETH_IRQHandler+0x158>)
 8003644:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003648:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f814 	bl	8003678 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003650:	bf00      	nop
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40013c00 	.word	0x40013c00
 800365c:	00010040 	.word	0x00010040
 8003660:	007e2000 	.word	0x007e2000

08003664 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
 8003698:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f003 031c 	and.w	r3, r3, #28
 80036a8:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	02db      	lsls	r3, r3, #11
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	019b      	lsls	r3, r3, #6
 80036ba:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f023 0302 	bic.w	r3, r3, #2
 80036ca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80036dc:	f7ff f972 	bl	80029c4 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80036e2:	e00d      	b.n	8003700 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80036e4:	f7ff f96e 	bl	80029c4 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f2:	d301      	bcc.n	80036f8 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e010      	b.n	800371a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1ec      	bne.n	80036e4 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	b29b      	uxth	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
 800372e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f003 031c 	and.w	r3, r3, #28
 800373e:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	02db      	lsls	r3, r3, #11
 8003744:	b29b      	uxth	r3, r3
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	019b      	lsls	r3, r3, #6
 8003750:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f043 0302 	orr.w	r3, r3, #2
 8003760:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f043 0301 	orr.w	r3, r3, #1
 8003768:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800377c:	f7ff f922 	bl	80029c4 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003782:	e00d      	b.n	80037a0 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003784:	f7ff f91e 	bl	80029c4 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003792:	d301      	bcc.n	8003798 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e009      	b.n	80037ac <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1ec      	bne.n	8003784 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e0e6      	b.n	8003996 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0310 	and.w	r3, r3, #16
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf14      	ite	ne
 80037d6:	2301      	movne	r3, #1
 80037d8:	2300      	moveq	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	bf0c      	ite	eq
 8003800:	2301      	moveq	r3, #1
 8003802:	2300      	movne	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf14      	ite	ne
 800381c:	2301      	movne	r3, #1
 800381e:	2300      	moveq	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003832:	2b00      	cmp	r3, #0
 8003834:	bf0c      	ite	eq
 8003836:	2301      	moveq	r3, #1
 8003838:	2300      	movne	r3, #0
 800383a:	b2db      	uxtb	r3, r3
 800383c:	461a      	mov	r2, r3
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800384c:	2b00      	cmp	r3, #0
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003882:	2b00      	cmp	r3, #0
 8003884:	bf0c      	ite	eq
 8003886:	2301      	moveq	r3, #1
 8003888:	2300      	movne	r3, #0
 800388a:	b2db      	uxtb	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bf14      	ite	ne
 80038ba:	2301      	movne	r3, #1
 80038bc:	2300      	moveq	r3, #0
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038de:	2b00      	cmp	r3, #0
 80038e0:	bf14      	ite	ne
 80038e2:	2301      	movne	r3, #1
 80038e4:	2300      	moveq	r3, #0
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	461a      	mov	r2, r3
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	bf14      	ite	ne
 80038fc:	2301      	movne	r3, #1
 80038fe:	2300      	moveq	r3, #0
 8003900:	b2db      	uxtb	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	bf14      	ite	ne
 8003916:	2301      	movne	r3, #1
 8003918:	2300      	moveq	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	461a      	mov	r2, r3
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392e:	2b00      	cmp	r3, #0
 8003930:	bf0c      	ite	eq
 8003932:	2301      	moveq	r3, #1
 8003934:	2300      	movne	r3, #0
 8003936:	b2db      	uxtb	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	0c1b      	lsrs	r3, r3, #16
 8003956:	b29a      	uxth	r2, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	bf14      	ite	ne
 800396a:	2301      	movne	r3, #1
 800396c:	2300      	moveq	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	461a      	mov	r2, r3
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003982:	2b00      	cmp	r3, #0
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr

080039a2 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b082      	sub	sp, #8
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
 80039aa:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e00b      	b.n	80039ce <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039bc:	2b10      	cmp	r3, #16
 80039be:	d105      	bne.n	80039cc <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80039c0:	6839      	ldr	r1, [r7, #0]
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f88a 	bl	8003adc <ETH_SetMACConfig>

    return HAL_OK;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e000      	b.n	80039ce <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
  }
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f023 031c 	bic.w	r3, r3, #28
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80039f0:	f001 fe06 	bl	8005600 <HAL_RCC_GetHCLKFreq>
 80039f4:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	4a14      	ldr	r2, [pc, #80]	@ (8003a4c <HAL_ETH_SetMDIOClockRange+0x74>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d804      	bhi.n	8003a08 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f043 0308 	orr.w	r3, r3, #8
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	e019      	b.n	8003a3c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	4a11      	ldr	r2, [pc, #68]	@ (8003a50 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d204      	bcs.n	8003a1a <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f043 030c 	orr.w	r3, r3, #12
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e010      	b.n	8003a3c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a54 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d90c      	bls.n	8003a3c <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	4a0c      	ldr	r2, [pc, #48]	@ (8003a58 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d804      	bhi.n	8003a34 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f043 0304 	orr.w	r3, r3, #4
 8003a30:	60fb      	str	r3, [r7, #12]
 8003a32:	e003      	b.n	8003a3c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f043 0310 	orr.w	r3, r3, #16
 8003a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	611a      	str	r2, [r3, #16]
}
 8003a44:	bf00      	nop
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	02160ebf 	.word	0x02160ebf
 8003a50:	03938700 	.word	0x03938700
 8003a54:	05f5e0ff 	.word	0x05f5e0ff
 8003a58:	08f0d17f 	.word	0x08f0d17f

08003a5c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr

08003a76 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b083      	sub	sp, #12
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ab2:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	f7fe ff8b 	bl	80029dc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ad0:	6193      	str	r3, [r2, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
	...

08003adc <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4b53      	ldr	r3, [pc, #332]	@ (8003c40 <ETH_SetMACConfig+0x164>)
 8003af2:	4013      	ands	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	7b9b      	ldrb	r3, [r3, #14]
 8003afa:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	7c12      	ldrb	r2, [r2, #16]
 8003b00:	2a00      	cmp	r2, #0
 8003b02:	d102      	bne.n	8003b0a <ETH_SetMACConfig+0x2e>
 8003b04:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003b08:	e000      	b.n	8003b0c <ETH_SetMACConfig+0x30>
 8003b0a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003b0c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	7c52      	ldrb	r2, [r2, #17]
 8003b12:	2a00      	cmp	r2, #0
 8003b14:	d102      	bne.n	8003b1c <ETH_SetMACConfig+0x40>
 8003b16:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003b1a:	e000      	b.n	8003b1e <ETH_SetMACConfig+0x42>
 8003b1c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003b1e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003b24:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	7fdb      	ldrb	r3, [r3, #31]
 8003b2a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003b2c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003b32:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	7f92      	ldrb	r2, [r2, #30]
 8003b38:	2a00      	cmp	r2, #0
 8003b3a:	d102      	bne.n	8003b42 <ETH_SetMACConfig+0x66>
 8003b3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b40:	e000      	b.n	8003b44 <ETH_SetMACConfig+0x68>
 8003b42:	2200      	movs	r2, #0
                        macconf->Speed |
 8003b44:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	7f1b      	ldrb	r3, [r3, #28]
 8003b4a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003b4c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003b52:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	791b      	ldrb	r3, [r3, #4]
 8003b58:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003b5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003b62:	2a00      	cmp	r2, #0
 8003b64:	d102      	bne.n	8003b6c <ETH_SetMACConfig+0x90>
 8003b66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b6a:	e000      	b.n	8003b6e <ETH_SetMACConfig+0x92>
 8003b6c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003b6e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	7bdb      	ldrb	r3, [r3, #15]
 8003b74:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003b76:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003b7c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b84:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003b86:	4313      	orrs	r3, r2
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	f7fe ff1c 	bl	80029dc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003bba:	4013      	ands	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003bca:	2a00      	cmp	r2, #0
 8003bcc:	d101      	bne.n	8003bd2 <ETH_SetMACConfig+0xf6>
 8003bce:	2280      	movs	r2, #128	@ 0x80
 8003bd0:	e000      	b.n	8003bd4 <ETH_SetMACConfig+0xf8>
 8003bd2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003bd4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003bda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003be2:	2a01      	cmp	r2, #1
 8003be4:	d101      	bne.n	8003bea <ETH_SetMACConfig+0x10e>
 8003be6:	2208      	movs	r2, #8
 8003be8:	e000      	b.n	8003bec <ETH_SetMACConfig+0x110>
 8003bea:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003bec:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003bf4:	2a01      	cmp	r2, #1
 8003bf6:	d101      	bne.n	8003bfc <ETH_SetMACConfig+0x120>
 8003bf8:	2204      	movs	r2, #4
 8003bfa:	e000      	b.n	8003bfe <ETH_SetMACConfig+0x122>
 8003bfc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003bfe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003c06:	2a01      	cmp	r2, #1
 8003c08:	d101      	bne.n	8003c0e <ETH_SetMACConfig+0x132>
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	e000      	b.n	8003c10 <ETH_SetMACConfig+0x134>
 8003c0e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003c10:	4313      	orrs	r3, r2
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c28:	2001      	movs	r0, #1
 8003c2a:	f7fe fed7 	bl	80029dc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	619a      	str	r2, [r3, #24]
}
 8003c36:	bf00      	nop
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	fd20810f 	.word	0xfd20810f

08003c44 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4b3d      	ldr	r3, [pc, #244]	@ (8003d54 <ETH_SetDMAConfig+0x110>)
 8003c5e:	4013      	ands	r3, r2
 8003c60:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	7b1b      	ldrb	r3, [r3, #12]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d102      	bne.n	8003c70 <ETH_SetDMAConfig+0x2c>
 8003c6a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003c6e:	e000      	b.n	8003c72 <ETH_SetDMAConfig+0x2e>
 8003c70:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	7b5b      	ldrb	r3, [r3, #13]
 8003c76:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003c78:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	7f52      	ldrb	r2, [r2, #29]
 8003c7e:	2a00      	cmp	r2, #0
 8003c80:	d102      	bne.n	8003c88 <ETH_SetDMAConfig+0x44>
 8003c82:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c86:	e000      	b.n	8003c8a <ETH_SetDMAConfig+0x46>
 8003c88:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003c8a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	7b9b      	ldrb	r3, [r3, #14]
 8003c90:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003c92:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003c98:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	7f1b      	ldrb	r3, [r3, #28]
 8003c9e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003ca0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	7f9b      	ldrb	r3, [r3, #30]
 8003ca6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003ca8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003cae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cb6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cc8:	461a      	mov	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003cda:	2001      	movs	r0, #1
 8003cdc:	f7fe fe7e 	bl	80029dc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ce8:	461a      	mov	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	791b      	ldrb	r3, [r3, #4]
 8003cf2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003cf8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003cfe:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003d04:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d0c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003d0e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003d16:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003d1c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d26:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d2a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d38:	2001      	movs	r0, #1
 8003d3a:	f7fe fe4f 	bl	80029dc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d46:	461a      	mov	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6013      	str	r3, [r2, #0]
}
 8003d4c:	bf00      	nop
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	f8de3f23 	.word	0xf8de3f23

08003d58 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b0a6      	sub	sp, #152	@ 0x98
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003d60:	2301      	movs	r3, #1
 8003d62:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003d66:	2301      	movs	r3, #1
 8003d68:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003d70:	2300      	movs	r3, #0
 8003d72:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003d82:	2301      	movs	r3, #1
 8003d84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003d94:	2300      	movs	r3, #0
 8003d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003da4:	2300      	movs	r3, #0
 8003da6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003da8:	2300      	movs	r3, #0
 8003daa:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003dae:	2300      	movs	r3, #0
 8003db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003db4:	2300      	movs	r3, #0
 8003db6:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003dc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003dc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003dd2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff fe7f 	bl	8003adc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003dde:	2301      	movs	r3, #1
 8003de0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003de2:	2301      	movs	r3, #1
 8003de4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003de6:	2301      	movs	r3, #1
 8003de8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003dec:	2301      	movs	r3, #1
 8003dee:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003df0:	2300      	movs	r3, #0
 8003df2:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003df4:	2300      	movs	r3, #0
 8003df6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003e00:	2300      	movs	r3, #0
 8003e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003e0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e12:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003e14:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003e18:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003e1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e1e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003e2e:	f107 0308 	add.w	r3, r7, #8
 8003e32:	4619      	mov	r1, r3
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff ff05 	bl	8003c44 <ETH_SetDMAConfig>
}
 8003e3a:	bf00      	nop
 8003e3c:	3798      	adds	r7, #152	@ 0x98
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b087      	sub	sp, #28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	3305      	adds	r3, #5
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	021b      	lsls	r3, r3, #8
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	3204      	adds	r2, #4
 8003e5c:	7812      	ldrb	r2, [r2, #0]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	4b11      	ldr	r3, [pc, #68]	@ (8003eac <ETH_MACAddressConfig+0x68>)
 8003e66:	4413      	add	r3, r2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3303      	adds	r3, #3
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	061a      	lsls	r2, r3, #24
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3302      	adds	r3, #2
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3301      	adds	r3, #1
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	021b      	lsls	r3, r3, #8
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	7812      	ldrb	r2, [r2, #0]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003e92:	68ba      	ldr	r2, [r7, #8]
 8003e94:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <ETH_MACAddressConfig+0x6c>)
 8003e96:	4413      	add	r3, r2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	6013      	str	r3, [r2, #0]
}
 8003e9e:	bf00      	nop
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40028040 	.word	0x40028040
 8003eb0:	40028044 	.word	0x40028044

08003eb4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	e03e      	b.n	8003f40 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68d9      	ldr	r1, [r3, #12]
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	440b      	add	r3, r1
 8003ed2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2200      	movs	r2, #0
 8003ede:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003eec:	68b9      	ldr	r1, [r7, #8]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	3206      	adds	r2, #6
 8003ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d80c      	bhi.n	8003f24 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68d9      	ldr	r1, [r3, #12]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	1c5a      	adds	r2, r3, #1
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	60da      	str	r2, [r3, #12]
 8003f22:	e004      	b.n	8003f2e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d9bd      	bls.n	8003ec2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68da      	ldr	r2, [r3, #12]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f58:	611a      	str	r2, [r3, #16]
}
 8003f5a:	bf00      	nop
 8003f5c:	3714      	adds	r7, #20
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b085      	sub	sp, #20
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	e048      	b.n	8004006 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6919      	ldr	r1, [r3, #16]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	00db      	lsls	r3, r3, #3
 8003f82:	440b      	add	r3, r1
 8003f84:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2200      	movs	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003fb0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003fca:	68b9      	ldr	r1, [r7, #8]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	3212      	adds	r2, #18
 8003fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d80c      	bhi.n	8003ff6 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6919      	ldr	r1, [r3, #16]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4413      	add	r3, r2
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	440b      	add	r3, r1
 8003fee:	461a      	mov	r2, r3
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	60da      	str	r2, [r3, #12]
 8003ff4:	e004      	b.n	8004000 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	3301      	adds	r3, #1
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2b03      	cmp	r3, #3
 800400a:	d9b3      	bls.n	8003f74 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004036:	60da      	str	r2, [r3, #12]
}
 8004038:	bf00      	nop
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8004044:	b480      	push	{r7}
 8004046:	b091      	sub	sp, #68	@ 0x44
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	3318      	adds	r3, #24
 8004054:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800406a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800406e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800407a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004082:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004086:	d007      	beq.n	8004098 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800408a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800408c:	3304      	adds	r3, #4
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8004098:	2302      	movs	r3, #2
 800409a:	e111      	b.n	80042c0 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 800409c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800409e:	3301      	adds	r3, #1
 80040a0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80040a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	461a      	mov	r2, r3
 80040a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040aa:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80040ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	4b86      	ldr	r3, [pc, #536]	@ (80042cc <ETH_Prepare_Tx_Descriptors+0x288>)
 80040b2:	4013      	ands	r3, r2
 80040b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040b6:	6852      	ldr	r2, [r2, #4]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040bc:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d008      	beq.n	80040dc <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80040ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	431a      	orrs	r2, r3
 80040d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040da:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0320 	and.w	r3, r3, #32
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d008      	beq.n	80040fa <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80040e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	431a      	orrs	r2, r3
 80040f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f8:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	d005      	beq.n	8004112 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800410e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004110:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800411a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800411c:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800411e:	e082      	b.n	8004226 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412a:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d006      	beq.n	8004140 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800413a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	e005      	b.n	800414c <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414a:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800414c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800414e:	3301      	adds	r3, #1
 8004150:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004154:	2b03      	cmp	r3, #3
 8004156:	d902      	bls.n	800415e <ETH_Prepare_Tx_Descriptors+0x11a>
 8004158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800415a:	3b04      	subs	r3, #4
 800415c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004170:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004174:	d007      	beq.n	8004186 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800417a:	3304      	adds	r3, #4
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d029      	beq.n	80041da <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800418a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800418e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004192:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8004194:	2300      	movs	r3, #0
 8004196:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004198:	e019      	b.n	80041ce <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 800419a:	f3bf 8f5f 	dmb	sy
}
 800419e:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80041a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80041a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041aa:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80041ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ae:	3301      	adds	r3, #1
 80041b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b4:	2b03      	cmp	r3, #3
 80041b6:	d902      	bls.n	80041be <ETH_Prepare_Tx_Descriptors+0x17a>
 80041b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ba:	3b04      	subs	r3, #4
 80041bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80041c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041c6:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80041c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ca:	3301      	adds	r3, #1
 80041cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80041d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d3e1      	bcc.n	800419a <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80041d6:	2302      	movs	r3, #2
 80041d8:	e072      	b.n	80042c0 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80041da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e4:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 80041e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e8:	3301      	adds	r3, #1
 80041ea:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80041ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80041f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	461a      	mov	r2, r3
 80041f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fa:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80041fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	4b32      	ldr	r3, [pc, #200]	@ (80042cc <ETH_Prepare_Tx_Descriptors+0x288>)
 8004202:	4013      	ands	r3, r2
 8004204:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004206:	6852      	ldr	r2, [r2, #4]
 8004208:	431a      	orrs	r2, r3
 800420a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420c:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800420e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004210:	3301      	adds	r3, #1
 8004212:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004214:	f3bf 8f5f 	dmb	sy
}
 8004218:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800421a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004224:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	f47f af78 	bne.w	8004120 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d006      	beq.n	8004244 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800423e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	e005      	b.n	8004250 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800424c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424e:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425a:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	6a3a      	ldr	r2, [r7, #32]
 8004260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004264:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8004266:	f3bf 8f5f 	dmb	sy
}
 800426a:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800426c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004276:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800427c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800427e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004280:	3304      	adds	r3, #4
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800428c:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800428e:	f3ef 8310 	mrs	r3, PRIMASK
 8004292:	613b      	str	r3, [r7, #16]
  return(result);
 8004294:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	2301      	movs	r3, #1
 800429a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f383 8810 	msr	PRIMASK, r3
}
 80042a2:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042aa:	4413      	add	r3, r2
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f383 8810 	msr	PRIMASK, r3
}
 80042bc:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3744      	adds	r7, #68	@ 0x44
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	ffffe000 	.word	0xffffe000

080042d0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80042de:	4b27      	ldr	r3, [pc, #156]	@ (800437c <HAL_FLASH_Program+0xac>)
 80042e0:	7d1b      	ldrb	r3, [r3, #20]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_FLASH_Program+0x1a>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e043      	b.n	8004372 <HAL_FLASH_Program+0xa2>
 80042ea:	4b24      	ldr	r3, [pc, #144]	@ (800437c <HAL_FLASH_Program+0xac>)
 80042ec:	2201      	movs	r2, #1
 80042ee:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80042f0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80042f4:	f000 f878 	bl	80043e8 <FLASH_WaitForLastOperation>
 80042f8:	4603      	mov	r3, r0
 80042fa:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d133      	bne.n	800436a <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2b03      	cmp	r3, #3
 8004306:	d823      	bhi.n	8004350 <HAL_FLASH_Program+0x80>
 8004308:	a201      	add	r2, pc, #4	@ (adr r2, 8004310 <HAL_FLASH_Program+0x40>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004321 	.word	0x08004321
 8004314:	0800432d 	.word	0x0800432d
 8004318:	08004339 	.word	0x08004339
 800431c:	08004345 	.word	0x08004345
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8004320:	783b      	ldrb	r3, [r7, #0]
 8004322:	4619      	mov	r1, r3
 8004324:	68b8      	ldr	r0, [r7, #8]
 8004326:	f000 f921 	bl	800456c <FLASH_Program_Byte>
        break;
 800432a:	e012      	b.n	8004352 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800432c:	883b      	ldrh	r3, [r7, #0]
 800432e:	4619      	mov	r1, r3
 8004330:	68b8      	ldr	r0, [r7, #8]
 8004332:	f000 f8f5 	bl	8004520 <FLASH_Program_HalfWord>
        break;
 8004336:	e00c      	b.n	8004352 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	4619      	mov	r1, r3
 800433c:	68b8      	ldr	r0, [r7, #8]
 800433e:	f000 f8c9 	bl	80044d4 <FLASH_Program_Word>
        break;
 8004342:	e006      	b.n	8004352 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8004344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004348:	68b8      	ldr	r0, [r7, #8]
 800434a:	f000 f88d 	bl	8004468 <FLASH_Program_DoubleWord>
        break;
 800434e:	e000      	b.n	8004352 <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8004350:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004352:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004356:	f000 f847 	bl	80043e8 <FLASH_WaitForLastOperation>
 800435a:	4603      	mov	r3, r0
 800435c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800435e:	4b08      	ldr	r3, [pc, #32]	@ (8004380 <HAL_FLASH_Program+0xb0>)
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	4a07      	ldr	r2, [pc, #28]	@ (8004380 <HAL_FLASH_Program+0xb0>)
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800436a:	4b04      	ldr	r3, [pc, #16]	@ (800437c <HAL_FLASH_Program+0xac>)
 800436c:	2200      	movs	r2, #0
 800436e:	751a      	strb	r2, [r3, #20]

  return status;
 8004370:	7dfb      	ldrb	r3, [r7, #23]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20001d14 	.word	0x20001d14
 8004380:	40023c00 	.word	0x40023c00

08004384 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800438e:	4b0b      	ldr	r3, [pc, #44]	@ (80043bc <HAL_FLASH_Unlock+0x38>)
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b00      	cmp	r3, #0
 8004394:	da0b      	bge.n	80043ae <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004396:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <HAL_FLASH_Unlock+0x38>)
 8004398:	4a09      	ldr	r2, [pc, #36]	@ (80043c0 <HAL_FLASH_Unlock+0x3c>)
 800439a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800439c:	4b07      	ldr	r3, [pc, #28]	@ (80043bc <HAL_FLASH_Unlock+0x38>)
 800439e:	4a09      	ldr	r2, [pc, #36]	@ (80043c4 <HAL_FLASH_Unlock+0x40>)
 80043a0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80043a2:	4b06      	ldr	r3, [pc, #24]	@ (80043bc <HAL_FLASH_Unlock+0x38>)
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	da01      	bge.n	80043ae <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80043ae:	79fb      	ldrb	r3, [r7, #7]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr
 80043bc:	40023c00 	.word	0x40023c00
 80043c0:	45670123 	.word	0x45670123
 80043c4:	cdef89ab 	.word	0xcdef89ab

080043c8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80043cc:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <HAL_FLASH_Lock+0x1c>)
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	4a04      	ldr	r2, [pc, #16]	@ (80043e4 <HAL_FLASH_Lock+0x1c>)
 80043d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043d6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	40023c00 	.word	0x40023c00

080043e8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80043f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004460 <FLASH_WaitForLastOperation+0x78>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80043fa:	f7fe fae3 	bl	80029c4 <HAL_GetTick>
 80043fe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004400:	e010      	b.n	8004424 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004408:	d00c      	beq.n	8004424 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d007      	beq.n	8004420 <FLASH_WaitForLastOperation+0x38>
 8004410:	f7fe fad8 	bl	80029c4 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	429a      	cmp	r2, r3
 800441e:	d201      	bcs.n	8004424 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e019      	b.n	8004458 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004424:	4b0f      	ldr	r3, [pc, #60]	@ (8004464 <FLASH_WaitForLastOperation+0x7c>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e8      	bne.n	8004402 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8004430:	4b0c      	ldr	r3, [pc, #48]	@ (8004464 <FLASH_WaitForLastOperation+0x7c>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800443c:	f000 f8ba 	bl	80045b4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e009      	b.n	8004458 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004444:	4b07      	ldr	r3, [pc, #28]	@ (8004464 <FLASH_WaitForLastOperation+0x7c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004450:	4b04      	ldr	r3, [pc, #16]	@ (8004464 <FLASH_WaitForLastOperation+0x7c>)
 8004452:	2201      	movs	r2, #1
 8004454:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8004456:	2300      	movs	r3, #0
  
}  
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	20001d14 	.word	0x20001d14
 8004464:	40023c00 	.word	0x40023c00

08004468 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8004474:	4b16      	ldr	r3, [pc, #88]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	4a15      	ldr	r2, [pc, #84]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 800447a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800447e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004480:	4b13      	ldr	r3, [pc, #76]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	4a12      	ldr	r2, [pc, #72]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 8004486:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800448a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800448c:	4b10      	ldr	r3, [pc, #64]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	4a0f      	ldr	r2, [pc, #60]	@ (80044d0 <FLASH_Program_DoubleWord+0x68>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800449e:	f3bf 8f6f 	isb	sy
}
 80044a2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80044a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	f04f 0300 	mov.w	r3, #0
 80044b0:	000a      	movs	r2, r1
 80044b2:	2300      	movs	r3, #0
 80044b4:	68f9      	ldr	r1, [r7, #12]
 80044b6:	3104      	adds	r1, #4
 80044b8:	4613      	mov	r3, r2
 80044ba:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80044bc:	f3bf 8f4f 	dsb	sy
}
 80044c0:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80044c2:	bf00      	nop
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40023c00 	.word	0x40023c00

080044d4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80044de:	4b0f      	ldr	r3, [pc, #60]	@ (800451c <FLASH_Program_Word+0x48>)
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	4a0e      	ldr	r2, [pc, #56]	@ (800451c <FLASH_Program_Word+0x48>)
 80044e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80044ea:	4b0c      	ldr	r3, [pc, #48]	@ (800451c <FLASH_Program_Word+0x48>)
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	4a0b      	ldr	r2, [pc, #44]	@ (800451c <FLASH_Program_Word+0x48>)
 80044f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80044f6:	4b09      	ldr	r3, [pc, #36]	@ (800451c <FLASH_Program_Word+0x48>)
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	4a08      	ldr	r2, [pc, #32]	@ (800451c <FLASH_Program_Word+0x48>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004508:	f3bf 8f4f 	dsb	sy
}
 800450c:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	40023c00 	.word	0x40023c00

08004520 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800452c:	4b0e      	ldr	r3, [pc, #56]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	4a0d      	ldr	r2, [pc, #52]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 8004532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004536:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004538:	4b0b      	ldr	r3, [pc, #44]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	4a0a      	ldr	r2, [pc, #40]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 800453e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004542:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004544:	4b08      	ldr	r3, [pc, #32]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	4a07      	ldr	r2, [pc, #28]	@ (8004568 <FLASH_Program_HalfWord+0x48>)
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	887a      	ldrh	r2, [r7, #2]
 8004554:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004556:	f3bf 8f4f 	dsb	sy
}
 800455a:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	40023c00 	.word	0x40023c00

0800456c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	460b      	mov	r3, r1
 8004576:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8004578:	4b0d      	ldr	r3, [pc, #52]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	4a0c      	ldr	r2, [pc, #48]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 800457e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004582:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004584:	4b0a      	ldr	r3, [pc, #40]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 8004586:	4a0a      	ldr	r2, [pc, #40]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800458c:	4b08      	ldr	r3, [pc, #32]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	4a07      	ldr	r2, [pc, #28]	@ (80045b0 <FLASH_Program_Byte+0x44>)
 8004592:	f043 0301 	orr.w	r3, r3, #1
 8004596:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800459e:	f3bf 8f4f 	dsb	sy
}
 80045a2:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	40023c00 	.word	0x40023c00

080045b4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80045b8:	4b21      	ldr	r3, [pc, #132]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80045c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	f043 0320 	orr.w	r3, r3, #32
 80045cc:	4a1d      	ldr	r2, [pc, #116]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045ce:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80045d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f003 0310 	and.w	r3, r3, #16
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d005      	beq.n	80045e8 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80045dc:	4b19      	ldr	r3, [pc, #100]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f043 0310 	orr.w	r3, r3, #16
 80045e4:	4a17      	ldr	r2, [pc, #92]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045e6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80045e8:	4b15      	ldr	r3, [pc, #84]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d005      	beq.n	8004600 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80045f4:	4b13      	ldr	r3, [pc, #76]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f043 0308 	orr.w	r3, r3, #8
 80045fc:	4a11      	ldr	r2, [pc, #68]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 80045fe:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004600:	4b0f      	ldr	r3, [pc, #60]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800460c:	4b0d      	ldr	r3, [pc, #52]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	f043 0304 	orr.w	r3, r3, #4
 8004614:	4a0b      	ldr	r2, [pc, #44]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 8004616:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8004618:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8004624:	4b07      	ldr	r3, [pc, #28]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	f043 0302 	orr.w	r3, r3, #2
 800462c:	4a05      	ldr	r2, [pc, #20]	@ (8004644 <FLASH_SetErrorCode+0x90>)
 800462e:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8004630:	4b03      	ldr	r3, [pc, #12]	@ (8004640 <FLASH_SetErrorCode+0x8c>)
 8004632:	22f2      	movs	r2, #242	@ 0xf2
 8004634:	60da      	str	r2, [r3, #12]
}
 8004636:	bf00      	nop
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	40023c00 	.word	0x40023c00
 8004644:	20001d14 	.word	0x20001d14

08004648 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8004652:	2300      	movs	r3, #0
 8004654:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004656:	4b30      	ldr	r3, [pc, #192]	@ (8004718 <HAL_FLASHEx_Erase+0xd0>)
 8004658:	7d1b      	ldrb	r3, [r3, #20]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d101      	bne.n	8004662 <HAL_FLASHEx_Erase+0x1a>
 800465e:	2302      	movs	r3, #2
 8004660:	e056      	b.n	8004710 <HAL_FLASHEx_Erase+0xc8>
 8004662:	4b2d      	ldr	r3, [pc, #180]	@ (8004718 <HAL_FLASHEx_Erase+0xd0>)
 8004664:	2201      	movs	r2, #1
 8004666:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004668:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800466c:	f7ff febc 	bl	80043e8 <FLASH_WaitForLastOperation>
 8004670:	4603      	mov	r3, r0
 8004672:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d146      	bne.n	8004708 <HAL_FLASHEx_Erase+0xc0>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f04f 32ff 	mov.w	r2, #4294967295
 8004680:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d115      	bne.n	80046b6 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	b2da      	uxtb	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f000 f844 	bl	8004724 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800469c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80046a0:	f7ff fea2 	bl	80043e8 <FLASH_WaitForLastOperation>
 80046a4:	4603      	mov	r3, r0
 80046a6:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80046a8:	4b1c      	ldr	r3, [pc, #112]	@ (800471c <HAL_FLASHEx_Erase+0xd4>)
 80046aa:	691a      	ldr	r2, [r3, #16]
 80046ac:	491b      	ldr	r1, [pc, #108]	@ (800471c <HAL_FLASHEx_Erase+0xd4>)
 80046ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004720 <HAL_FLASHEx_Erase+0xd8>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	610b      	str	r3, [r1, #16]
 80046b4:	e028      	b.n	8004708 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	60bb      	str	r3, [r7, #8]
 80046bc:	e01c      	b.n	80046f8 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	4619      	mov	r1, r3
 80046c6:	68b8      	ldr	r0, [r7, #8]
 80046c8:	f000 f868 	bl	800479c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80046cc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80046d0:	f7ff fe8a 	bl	80043e8 <FLASH_WaitForLastOperation>
 80046d4:	4603      	mov	r3, r0
 80046d6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80046d8:	4b10      	ldr	r3, [pc, #64]	@ (800471c <HAL_FLASHEx_Erase+0xd4>)
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	4a0f      	ldr	r2, [pc, #60]	@ (800471c <HAL_FLASHEx_Erase+0xd4>)
 80046de:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80046e2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	601a      	str	r2, [r3, #0]
          break;
 80046f0:	e00a      	b.n	8004708 <HAL_FLASHEx_Erase+0xc0>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	3301      	adds	r3, #1
 80046f6:	60bb      	str	r3, [r7, #8]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68da      	ldr	r2, [r3, #12]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	4413      	add	r3, r2
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	429a      	cmp	r2, r3
 8004706:	d3da      	bcc.n	80046be <HAL_FLASHEx_Erase+0x76>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004708:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <HAL_FLASHEx_Erase+0xd0>)
 800470a:	2200      	movs	r2, #0
 800470c:	751a      	strb	r2, [r3, #20]

  return status;
 800470e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004710:	4618      	mov	r0, r3
 8004712:	3710      	adds	r7, #16
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20001d14 	.word	0x20001d14
 800471c:	40023c00 	.word	0x40023c00
 8004720:	ffff7ffb 	.word	0xffff7ffb

08004724 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	4603      	mov	r3, r0
 800472c:	6039      	str	r1, [r7, #0]
 800472e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8004730:	4b19      	ldr	r3, [pc, #100]	@ (8004798 <FLASH_MassErase+0x74>)
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	4a18      	ldr	r2, [pc, #96]	@ (8004798 <FLASH_MassErase+0x74>)
 8004736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800473a:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8004742:	4b15      	ldr	r3, [pc, #84]	@ (8004798 <FLASH_MassErase+0x74>)
 8004744:	691a      	ldr	r2, [r3, #16]
 8004746:	4914      	ldr	r1, [pc, #80]	@ (8004798 <FLASH_MassErase+0x74>)
 8004748:	f248 0304 	movw	r3, #32772	@ 0x8004
 800474c:	4313      	orrs	r3, r2
 800474e:	610b      	str	r3, [r1, #16]
 8004750:	e00f      	b.n	8004772 <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b02      	cmp	r3, #2
 8004756:	d106      	bne.n	8004766 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004758:	4b0f      	ldr	r3, [pc, #60]	@ (8004798 <FLASH_MassErase+0x74>)
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	4a0e      	ldr	r2, [pc, #56]	@ (8004798 <FLASH_MassErase+0x74>)
 800475e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004762:	6113      	str	r3, [r2, #16]
 8004764:	e005      	b.n	8004772 <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 8004766:	4b0c      	ldr	r3, [pc, #48]	@ (8004798 <FLASH_MassErase+0x74>)
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	4a0b      	ldr	r2, [pc, #44]	@ (8004798 <FLASH_MassErase+0x74>)
 800476c:	f043 0304 	orr.w	r3, r3, #4
 8004770:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8004772:	4b09      	ldr	r3, [pc, #36]	@ (8004798 <FLASH_MassErase+0x74>)
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	021b      	lsls	r3, r3, #8
 800477a:	4313      	orrs	r3, r2
 800477c:	4a06      	ldr	r2, [pc, #24]	@ (8004798 <FLASH_MassErase+0x74>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004782:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8004784:	f3bf 8f4f 	dsb	sy
}
 8004788:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	40023c00 	.word	0x40023c00

0800479c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80047ac:	78fb      	ldrb	r3, [r7, #3]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d102      	bne.n	80047b8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80047b2:	2300      	movs	r3, #0
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	e010      	b.n	80047da <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80047b8:	78fb      	ldrb	r3, [r7, #3]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d103      	bne.n	80047c6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80047be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	e009      	b.n	80047da <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80047c6:	78fb      	ldrb	r3, [r7, #3]
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d103      	bne.n	80047d4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80047cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	e002      	b.n	80047da <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80047d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80047d8:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b0b      	cmp	r3, #11
 80047de:	d902      	bls.n	80047e6 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	3304      	adds	r3, #4
 80047e4:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 80047e6:	4b15      	ldr	r3, [pc, #84]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	4a14      	ldr	r2, [pc, #80]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 80047ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	4911      	ldr	r1, [pc, #68]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80047fe:	4b0f      	ldr	r3, [pc, #60]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	4a0e      	ldr	r2, [pc, #56]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 8004804:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004808:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800480a:	4b0c      	ldr	r3, [pc, #48]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 800480c:	691a      	ldr	r2, [r3, #16]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	4313      	orrs	r3, r2
 8004814:	4a09      	ldr	r2, [pc, #36]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 8004816:	f043 0302 	orr.w	r3, r3, #2
 800481a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800481c:	4b07      	ldr	r3, [pc, #28]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	4a06      	ldr	r2, [pc, #24]	@ (800483c <FLASH_Erase_Sector+0xa0>)
 8004822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004826:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8004828:	f3bf 8f4f 	dsb	sy
}
 800482c:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800482e:	bf00      	nop
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	40023c00 	.word	0x40023c00

08004840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004840:	b480      	push	{r7}
 8004842:	b089      	sub	sp, #36	@ 0x24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800484a:	2300      	movs	r3, #0
 800484c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800484e:	2300      	movs	r3, #0
 8004850:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004852:	2300      	movs	r3, #0
 8004854:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004856:	2300      	movs	r3, #0
 8004858:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800485a:	2300      	movs	r3, #0
 800485c:	61fb      	str	r3, [r7, #28]
 800485e:	e175      	b.n	8004b4c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004860:	2201      	movs	r2, #1
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	fa02 f303 	lsl.w	r3, r2, r3
 8004868:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4013      	ands	r3, r2
 8004872:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	429a      	cmp	r2, r3
 800487a:	f040 8164 	bne.w	8004b46 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f003 0303 	and.w	r3, r3, #3
 8004886:	2b01      	cmp	r3, #1
 8004888:	d005      	beq.n	8004896 <HAL_GPIO_Init+0x56>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d130      	bne.n	80048f8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	2203      	movs	r2, #3
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	43db      	mvns	r3, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4013      	ands	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048cc:	2201      	movs	r2, #1
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	4013      	ands	r3, r2
 80048da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	091b      	lsrs	r3, r3, #4
 80048e2:	f003 0201 	and.w	r2, r3, #1
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	2b03      	cmp	r3, #3
 8004902:	d017      	beq.n	8004934 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	2203      	movs	r2, #3
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	43db      	mvns	r3, r3
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	4013      	ands	r3, r2
 800491a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4313      	orrs	r3, r2
 800492c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f003 0303 	and.w	r3, r3, #3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d123      	bne.n	8004988 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	08da      	lsrs	r2, r3, #3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3208      	adds	r2, #8
 8004948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800494c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	220f      	movs	r2, #15
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	43db      	mvns	r3, r3
 800495e:	69ba      	ldr	r2, [r7, #24]
 8004960:	4013      	ands	r3, r2
 8004962:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	fa02 f303 	lsl.w	r3, r2, r3
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	4313      	orrs	r3, r2
 8004978:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	08da      	lsrs	r2, r3, #3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	3208      	adds	r2, #8
 8004982:	69b9      	ldr	r1, [r7, #24]
 8004984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	005b      	lsls	r3, r3, #1
 8004992:	2203      	movs	r2, #3
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	43db      	mvns	r3, r3
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	4013      	ands	r3, r2
 800499e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f003 0203 	and.w	r2, r3, #3
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80be 	beq.w	8004b46 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ca:	4b66      	ldr	r3, [pc, #408]	@ (8004b64 <HAL_GPIO_Init+0x324>)
 80049cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ce:	4a65      	ldr	r2, [pc, #404]	@ (8004b64 <HAL_GPIO_Init+0x324>)
 80049d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80049d6:	4b63      	ldr	r3, [pc, #396]	@ (8004b64 <HAL_GPIO_Init+0x324>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80049e2:	4a61      	ldr	r2, [pc, #388]	@ (8004b68 <HAL_GPIO_Init+0x328>)
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	089b      	lsrs	r3, r3, #2
 80049e8:	3302      	adds	r3, #2
 80049ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	220f      	movs	r2, #15
 80049fa:	fa02 f303 	lsl.w	r3, r2, r3
 80049fe:	43db      	mvns	r3, r3
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	4013      	ands	r3, r2
 8004a04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a58      	ldr	r2, [pc, #352]	@ (8004b6c <HAL_GPIO_Init+0x32c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d037      	beq.n	8004a7e <HAL_GPIO_Init+0x23e>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a57      	ldr	r2, [pc, #348]	@ (8004b70 <HAL_GPIO_Init+0x330>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d031      	beq.n	8004a7a <HAL_GPIO_Init+0x23a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a56      	ldr	r2, [pc, #344]	@ (8004b74 <HAL_GPIO_Init+0x334>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d02b      	beq.n	8004a76 <HAL_GPIO_Init+0x236>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a55      	ldr	r2, [pc, #340]	@ (8004b78 <HAL_GPIO_Init+0x338>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d025      	beq.n	8004a72 <HAL_GPIO_Init+0x232>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a54      	ldr	r2, [pc, #336]	@ (8004b7c <HAL_GPIO_Init+0x33c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01f      	beq.n	8004a6e <HAL_GPIO_Init+0x22e>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a53      	ldr	r2, [pc, #332]	@ (8004b80 <HAL_GPIO_Init+0x340>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d019      	beq.n	8004a6a <HAL_GPIO_Init+0x22a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a52      	ldr	r2, [pc, #328]	@ (8004b84 <HAL_GPIO_Init+0x344>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d013      	beq.n	8004a66 <HAL_GPIO_Init+0x226>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a51      	ldr	r2, [pc, #324]	@ (8004b88 <HAL_GPIO_Init+0x348>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d00d      	beq.n	8004a62 <HAL_GPIO_Init+0x222>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a50      	ldr	r2, [pc, #320]	@ (8004b8c <HAL_GPIO_Init+0x34c>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d007      	beq.n	8004a5e <HAL_GPIO_Init+0x21e>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a4f      	ldr	r2, [pc, #316]	@ (8004b90 <HAL_GPIO_Init+0x350>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d101      	bne.n	8004a5a <HAL_GPIO_Init+0x21a>
 8004a56:	2309      	movs	r3, #9
 8004a58:	e012      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a5a:	230a      	movs	r3, #10
 8004a5c:	e010      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a5e:	2308      	movs	r3, #8
 8004a60:	e00e      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a62:	2307      	movs	r3, #7
 8004a64:	e00c      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a66:	2306      	movs	r3, #6
 8004a68:	e00a      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a6a:	2305      	movs	r3, #5
 8004a6c:	e008      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a6e:	2304      	movs	r3, #4
 8004a70:	e006      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a72:	2303      	movs	r3, #3
 8004a74:	e004      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a76:	2302      	movs	r3, #2
 8004a78:	e002      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e000      	b.n	8004a80 <HAL_GPIO_Init+0x240>
 8004a7e:	2300      	movs	r3, #0
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	f002 0203 	and.w	r2, r2, #3
 8004a86:	0092      	lsls	r2, r2, #2
 8004a88:	4093      	lsls	r3, r2
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004a90:	4935      	ldr	r1, [pc, #212]	@ (8004b68 <HAL_GPIO_Init+0x328>)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	089b      	lsrs	r3, r3, #2
 8004a96:	3302      	adds	r3, #2
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a9e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	43db      	mvns	r3, r3
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ac2:	4a34      	ldr	r2, [pc, #208]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ac8:	4b32      	ldr	r3, [pc, #200]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004aec:	4a29      	ldr	r2, [pc, #164]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004af2:	4b28      	ldr	r3, [pc, #160]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	43db      	mvns	r3, r3
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	4013      	ands	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b16:	4a1f      	ldr	r2, [pc, #124]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	43db      	mvns	r3, r3
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d003      	beq.n	8004b40 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b40:	4a14      	ldr	r2, [pc, #80]	@ (8004b94 <HAL_GPIO_Init+0x354>)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	61fb      	str	r3, [r7, #28]
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b0f      	cmp	r3, #15
 8004b50:	f67f ae86 	bls.w	8004860 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
 8004b58:	3724      	adds	r7, #36	@ 0x24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40023800 	.word	0x40023800
 8004b68:	40013800 	.word	0x40013800
 8004b6c:	40020000 	.word	0x40020000
 8004b70:	40020400 	.word	0x40020400
 8004b74:	40020800 	.word	0x40020800
 8004b78:	40020c00 	.word	0x40020c00
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	40021400 	.word	0x40021400
 8004b84:	40021800 	.word	0x40021800
 8004b88:	40021c00 	.word	0x40021c00
 8004b8c:	40022000 	.word	0x40022000
 8004b90:	40022400 	.word	0x40022400
 8004b94:	40013c00 	.word	0x40013c00

08004b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	807b      	strh	r3, [r7, #2]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ba8:	787b      	ldrb	r3, [r7, #1]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bae:	887a      	ldrh	r2, [r7, #2]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004bb4:	e003      	b.n	8004bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004bb6:	887b      	ldrh	r3, [r7, #2]
 8004bb8:	041a      	lsls	r2, r3, #16
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	619a      	str	r2, [r3, #24]
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b085      	sub	sp, #20
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bdc:	887a      	ldrh	r2, [r7, #2]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	4013      	ands	r3, r2
 8004be2:	041a      	lsls	r2, r3, #16
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	43d9      	mvns	r1, r3
 8004be8:	887b      	ldrh	r3, [r7, #2]
 8004bea:	400b      	ands	r3, r1
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	619a      	str	r2, [r3, #24]
}
 8004bf2:	bf00      	nop
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
	...

08004c00 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c04:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a04      	ldr	r2, [pc, #16]	@ (8004c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c0e:	6013      	str	r3, [r2, #0]
}
 8004c10:	bf00      	nop
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40007000 	.word	0x40007000

08004c20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c2a:	4b23      	ldr	r3, [pc, #140]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	4a22      	ldr	r2, [pc, #136]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c36:	4b20      	ldr	r3, [pc, #128]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004c42:	4b1e      	ldr	r3, [pc, #120]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a1d      	ldr	r2, [pc, #116]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c4c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c4e:	f7fd feb9 	bl	80029c4 <HAL_GetTick>
 8004c52:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c54:	e009      	b.n	8004c6a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c56:	f7fd feb5 	bl	80029c4 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c64:	d901      	bls.n	8004c6a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e022      	b.n	8004cb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c6a:	4b14      	ldr	r3, [pc, #80]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c76:	d1ee      	bne.n	8004c56 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004c78:	4b10      	ldr	r3, [pc, #64]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c84:	f7fd fe9e 	bl	80029c4 <HAL_GetTick>
 8004c88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c8a:	e009      	b.n	8004ca0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c8c:	f7fd fe9a 	bl	80029c4 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c9a:	d901      	bls.n	8004ca0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e007      	b.n	8004cb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ca0:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cac:	d1ee      	bne.n	8004c8c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40023800 	.word	0x40023800
 8004cbc:	40007000 	.word	0x40007000

08004cc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e29b      	b.n	800520e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 8087 	beq.w	8004df2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ce4:	4b96      	ldr	r3, [pc, #600]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 030c 	and.w	r3, r3, #12
 8004cec:	2b04      	cmp	r3, #4
 8004cee:	d00c      	beq.n	8004d0a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cf0:	4b93      	ldr	r3, [pc, #588]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f003 030c 	and.w	r3, r3, #12
 8004cf8:	2b08      	cmp	r3, #8
 8004cfa:	d112      	bne.n	8004d22 <HAL_RCC_OscConfig+0x62>
 8004cfc:	4b90      	ldr	r3, [pc, #576]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d08:	d10b      	bne.n	8004d22 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d06c      	beq.n	8004df0 <HAL_RCC_OscConfig+0x130>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d168      	bne.n	8004df0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e275      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d2a:	d106      	bne.n	8004d3a <HAL_RCC_OscConfig+0x7a>
 8004d2c:	4b84      	ldr	r3, [pc, #528]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a83      	ldr	r2, [pc, #524]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	e02e      	b.n	8004d98 <HAL_RCC_OscConfig+0xd8>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10c      	bne.n	8004d5c <HAL_RCC_OscConfig+0x9c>
 8004d42:	4b7f      	ldr	r3, [pc, #508]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a7e      	ldr	r2, [pc, #504]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	4b7c      	ldr	r3, [pc, #496]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a7b      	ldr	r2, [pc, #492]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	e01d      	b.n	8004d98 <HAL_RCC_OscConfig+0xd8>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d64:	d10c      	bne.n	8004d80 <HAL_RCC_OscConfig+0xc0>
 8004d66:	4b76      	ldr	r3, [pc, #472]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a75      	ldr	r2, [pc, #468]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d70:	6013      	str	r3, [r2, #0]
 8004d72:	4b73      	ldr	r3, [pc, #460]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a72      	ldr	r2, [pc, #456]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	e00b      	b.n	8004d98 <HAL_RCC_OscConfig+0xd8>
 8004d80:	4b6f      	ldr	r3, [pc, #444]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a6e      	ldr	r2, [pc, #440]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a6b      	ldr	r2, [pc, #428]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004d92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d013      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da0:	f7fd fe10 	bl	80029c4 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da8:	f7fd fe0c 	bl	80029c4 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b64      	cmp	r3, #100	@ 0x64
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e229      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	4b61      	ldr	r3, [pc, #388]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0f0      	beq.n	8004da8 <HAL_RCC_OscConfig+0xe8>
 8004dc6:	e014      	b.n	8004df2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc8:	f7fd fdfc 	bl	80029c4 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dd0:	f7fd fdf8 	bl	80029c4 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b64      	cmp	r3, #100	@ 0x64
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e215      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004de2:	4b57      	ldr	r3, [pc, #348]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1f0      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x110>
 8004dee:	e000      	b.n	8004df2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d069      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dfe:	4b50      	ldr	r3, [pc, #320]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f003 030c 	and.w	r3, r3, #12
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00b      	beq.n	8004e22 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e0a:	4b4d      	ldr	r3, [pc, #308]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 030c 	and.w	r3, r3, #12
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d11c      	bne.n	8004e50 <HAL_RCC_OscConfig+0x190>
 8004e16:	4b4a      	ldr	r3, [pc, #296]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d116      	bne.n	8004e50 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e22:	4b47      	ldr	r3, [pc, #284]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_RCC_OscConfig+0x17a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d001      	beq.n	8004e3a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e1e9      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3a:	4b41      	ldr	r3, [pc, #260]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	493d      	ldr	r1, [pc, #244]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e4e:	e040      	b.n	8004ed2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d023      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e58:	4b39      	ldr	r3, [pc, #228]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a38      	ldr	r2, [pc, #224]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e5e:	f043 0301 	orr.w	r3, r3, #1
 8004e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e64:	f7fd fdae 	bl	80029c4 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e6c:	f7fd fdaa 	bl	80029c4 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e1c7      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e7e:	4b30      	ldr	r3, [pc, #192]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0f0      	beq.n	8004e6c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	4929      	ldr	r1, [pc, #164]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	600b      	str	r3, [r1, #0]
 8004e9e:	e018      	b.n	8004ed2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ea0:	4b27      	ldr	r3, [pc, #156]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a26      	ldr	r2, [pc, #152]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004ea6:	f023 0301 	bic.w	r3, r3, #1
 8004eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eac:	f7fd fd8a 	bl	80029c4 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eb4:	f7fd fd86 	bl	80029c4 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e1a3      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d038      	beq.n	8004f50 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d019      	beq.n	8004f1a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ee6:	4b16      	ldr	r3, [pc, #88]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eea:	4a15      	ldr	r2, [pc, #84]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004eec:	f043 0301 	orr.w	r3, r3, #1
 8004ef0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef2:	f7fd fd67 	bl	80029c4 <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efa:	f7fd fd63 	bl	80029c4 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e180      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004f0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0f0      	beq.n	8004efa <HAL_RCC_OscConfig+0x23a>
 8004f18:	e01a      	b.n	8004f50 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f1a:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1e:	4a08      	ldr	r2, [pc, #32]	@ (8004f40 <HAL_RCC_OscConfig+0x280>)
 8004f20:	f023 0301 	bic.w	r3, r3, #1
 8004f24:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f26:	f7fd fd4d 	bl	80029c4 <HAL_GetTick>
 8004f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f2c:	e00a      	b.n	8004f44 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f2e:	f7fd fd49 	bl	80029c4 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d903      	bls.n	8004f44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e166      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
 8004f40:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f44:	4b92      	ldr	r3, [pc, #584]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004f46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1ee      	bne.n	8004f2e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80a4 	beq.w	80050a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f5e:	4b8c      	ldr	r3, [pc, #560]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10d      	bne.n	8004f86 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f6a:	4b89      	ldr	r3, [pc, #548]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6e:	4a88      	ldr	r2, [pc, #544]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004f70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f76:	4b86      	ldr	r3, [pc, #536]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7e:	60bb      	str	r3, [r7, #8]
 8004f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f82:	2301      	movs	r3, #1
 8004f84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f86:	4b83      	ldr	r3, [pc, #524]	@ (8005194 <HAL_RCC_OscConfig+0x4d4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d118      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f92:	4b80      	ldr	r3, [pc, #512]	@ (8005194 <HAL_RCC_OscConfig+0x4d4>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7f      	ldr	r2, [pc, #508]	@ (8005194 <HAL_RCC_OscConfig+0x4d4>)
 8004f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f9e:	f7fd fd11 	bl	80029c4 <HAL_GetTick>
 8004fa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fa4:	e008      	b.n	8004fb8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa6:	f7fd fd0d 	bl	80029c4 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b64      	cmp	r3, #100	@ 0x64
 8004fb2:	d901      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e12a      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fb8:	4b76      	ldr	r3, [pc, #472]	@ (8005194 <HAL_RCC_OscConfig+0x4d4>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d0f0      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d106      	bne.n	8004fda <HAL_RCC_OscConfig+0x31a>
 8004fcc:	4b70      	ldr	r3, [pc, #448]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd0:	4a6f      	ldr	r2, [pc, #444]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fd8:	e02d      	b.n	8005036 <HAL_RCC_OscConfig+0x376>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10c      	bne.n	8004ffc <HAL_RCC_OscConfig+0x33c>
 8004fe2:	4b6b      	ldr	r3, [pc, #428]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe6:	4a6a      	ldr	r2, [pc, #424]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004fe8:	f023 0301 	bic.w	r3, r3, #1
 8004fec:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fee:	4b68      	ldr	r3, [pc, #416]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	4a67      	ldr	r2, [pc, #412]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8004ff4:	f023 0304 	bic.w	r3, r3, #4
 8004ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ffa:	e01c      	b.n	8005036 <HAL_RCC_OscConfig+0x376>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	2b05      	cmp	r3, #5
 8005002:	d10c      	bne.n	800501e <HAL_RCC_OscConfig+0x35e>
 8005004:	4b62      	ldr	r3, [pc, #392]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005008:	4a61      	ldr	r2, [pc, #388]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800500a:	f043 0304 	orr.w	r3, r3, #4
 800500e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005010:	4b5f      	ldr	r3, [pc, #380]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005014:	4a5e      	ldr	r2, [pc, #376]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005016:	f043 0301 	orr.w	r3, r3, #1
 800501a:	6713      	str	r3, [r2, #112]	@ 0x70
 800501c:	e00b      	b.n	8005036 <HAL_RCC_OscConfig+0x376>
 800501e:	4b5c      	ldr	r3, [pc, #368]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005022:	4a5b      	ldr	r2, [pc, #364]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005024:	f023 0301 	bic.w	r3, r3, #1
 8005028:	6713      	str	r3, [r2, #112]	@ 0x70
 800502a:	4b59      	ldr	r3, [pc, #356]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800502c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502e:	4a58      	ldr	r2, [pc, #352]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005030:	f023 0304 	bic.w	r3, r3, #4
 8005034:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d015      	beq.n	800506a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800503e:	f7fd fcc1 	bl	80029c4 <HAL_GetTick>
 8005042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005044:	e00a      	b.n	800505c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005046:	f7fd fcbd 	bl	80029c4 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005054:	4293      	cmp	r3, r2
 8005056:	d901      	bls.n	800505c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e0d8      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800505c:	4b4c      	ldr	r3, [pc, #304]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800505e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d0ee      	beq.n	8005046 <HAL_RCC_OscConfig+0x386>
 8005068:	e014      	b.n	8005094 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506a:	f7fd fcab 	bl	80029c4 <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005070:	e00a      	b.n	8005088 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005072:	f7fd fca7 	bl	80029c4 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e0c2      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005088:	4b41      	ldr	r3, [pc, #260]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1ee      	bne.n	8005072 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005094:	7dfb      	ldrb	r3, [r7, #23]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d105      	bne.n	80050a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800509a:	4b3d      	ldr	r3, [pc, #244]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	4a3c      	ldr	r2, [pc, #240]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 80050a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f000 80ae 	beq.w	800520c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050b0:	4b37      	ldr	r3, [pc, #220]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 030c 	and.w	r3, r3, #12
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d06d      	beq.n	8005198 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d14b      	bne.n	800515c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c4:	4b32      	ldr	r3, [pc, #200]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a31      	ldr	r2, [pc, #196]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 80050ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d0:	f7fd fc78 	bl	80029c4 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d8:	f7fd fc74 	bl	80029c4 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e091      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ea:	4b29      	ldr	r3, [pc, #164]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69da      	ldr	r2, [r3, #28]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	019b      	lsls	r3, r3, #6
 8005106:	431a      	orrs	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510c:	085b      	lsrs	r3, r3, #1
 800510e:	3b01      	subs	r3, #1
 8005110:	041b      	lsls	r3, r3, #16
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	061b      	lsls	r3, r3, #24
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005120:	071b      	lsls	r3, r3, #28
 8005122:	491b      	ldr	r1, [pc, #108]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005124:	4313      	orrs	r3, r2
 8005126:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005128:	4b19      	ldr	r3, [pc, #100]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a18      	ldr	r2, [pc, #96]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800512e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fd fc46 	bl	80029c4 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513c:	f7fd fc42 	bl	80029c4 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e05f      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514e:	4b10      	ldr	r3, [pc, #64]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0x47c>
 800515a:	e057      	b.n	800520c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800515c:	4b0c      	ldr	r3, [pc, #48]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a0b      	ldr	r2, [pc, #44]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005162:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005168:	f7fd fc2c 	bl	80029c4 <HAL_GetTick>
 800516c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005170:	f7fd fc28 	bl	80029c4 <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e045      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005182:	4b03      	ldr	r3, [pc, #12]	@ (8005190 <HAL_RCC_OscConfig+0x4d0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1f0      	bne.n	8005170 <HAL_RCC_OscConfig+0x4b0>
 800518e:	e03d      	b.n	800520c <HAL_RCC_OscConfig+0x54c>
 8005190:	40023800 	.word	0x40023800
 8005194:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005198:	4b1f      	ldr	r3, [pc, #124]	@ (8005218 <HAL_RCC_OscConfig+0x558>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d030      	beq.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d129      	bne.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051be:	429a      	cmp	r2, r3
 80051c0:	d122      	bne.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051c8:	4013      	ands	r3, r2
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d119      	bne.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051de:	085b      	lsrs	r3, r3, #1
 80051e0:	3b01      	subs	r3, #1
 80051e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d10f      	bne.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d107      	bne.n	8005208 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005202:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005204:	429a      	cmp	r2, r3
 8005206:	d001      	beq.n	800520c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e000      	b.n	800520e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40023800 	.word	0x40023800

0800521c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e0d0      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005234:	4b6a      	ldr	r3, [pc, #424]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d910      	bls.n	8005264 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005242:	4b67      	ldr	r3, [pc, #412]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f023 020f 	bic.w	r2, r3, #15
 800524a:	4965      	ldr	r1, [pc, #404]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	4313      	orrs	r3, r2
 8005250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005252:	4b63      	ldr	r3, [pc, #396]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 030f 	and.w	r3, r3, #15
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	429a      	cmp	r2, r3
 800525e:	d001      	beq.n	8005264 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0b8      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d020      	beq.n	80052b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800527c:	4b59      	ldr	r3, [pc, #356]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4a58      	ldr	r2, [pc, #352]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005282:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005286:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b00      	cmp	r3, #0
 8005292:	d005      	beq.n	80052a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005294:	4b53      	ldr	r3, [pc, #332]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	4a52      	ldr	r2, [pc, #328]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800529a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800529e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a0:	4b50      	ldr	r3, [pc, #320]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	494d      	ldr	r1, [pc, #308]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d040      	beq.n	8005340 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d107      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052c6:	4b47      	ldr	r3, [pc, #284]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d115      	bne.n	80052fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e07f      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d107      	bne.n	80052ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052de:	4b41      	ldr	r3, [pc, #260]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d109      	bne.n	80052fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e073      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ee:	4b3d      	ldr	r3, [pc, #244]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e06b      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052fe:	4b39      	ldr	r3, [pc, #228]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f023 0203 	bic.w	r2, r3, #3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	4936      	ldr	r1, [pc, #216]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800530c:	4313      	orrs	r3, r2
 800530e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005310:	f7fd fb58 	bl	80029c4 <HAL_GetTick>
 8005314:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005316:	e00a      	b.n	800532e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005318:	f7fd fb54 	bl	80029c4 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005326:	4293      	cmp	r3, r2
 8005328:	d901      	bls.n	800532e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e053      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800532e:	4b2d      	ldr	r3, [pc, #180]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 020c 	and.w	r2, r3, #12
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	429a      	cmp	r2, r3
 800533e:	d1eb      	bne.n	8005318 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005340:	4b27      	ldr	r3, [pc, #156]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 030f 	and.w	r3, r3, #15
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	429a      	cmp	r2, r3
 800534c:	d210      	bcs.n	8005370 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800534e:	4b24      	ldr	r3, [pc, #144]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f023 020f 	bic.w	r2, r3, #15
 8005356:	4922      	ldr	r1, [pc, #136]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	4313      	orrs	r3, r2
 800535c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800535e:	4b20      	ldr	r3, [pc, #128]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	683a      	ldr	r2, [r7, #0]
 8005368:	429a      	cmp	r2, r3
 800536a:	d001      	beq.n	8005370 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e032      	b.n	80053d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0304 	and.w	r3, r3, #4
 8005378:	2b00      	cmp	r3, #0
 800537a:	d008      	beq.n	800538e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800537c:	4b19      	ldr	r3, [pc, #100]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	4916      	ldr	r1, [pc, #88]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800538a:	4313      	orrs	r3, r2
 800538c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d009      	beq.n	80053ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800539a:	4b12      	ldr	r3, [pc, #72]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	490e      	ldr	r1, [pc, #56]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053ae:	f000 f821 	bl	80053f4 <HAL_RCC_GetSysClockFreq>
 80053b2:	4602      	mov	r2, r0
 80053b4:	4b0b      	ldr	r3, [pc, #44]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	091b      	lsrs	r3, r3, #4
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	490a      	ldr	r1, [pc, #40]	@ (80053e8 <HAL_RCC_ClockConfig+0x1cc>)
 80053c0:	5ccb      	ldrb	r3, [r1, r3]
 80053c2:	fa22 f303 	lsr.w	r3, r2, r3
 80053c6:	4a09      	ldr	r2, [pc, #36]	@ (80053ec <HAL_RCC_ClockConfig+0x1d0>)
 80053c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053ca:	4b09      	ldr	r3, [pc, #36]	@ (80053f0 <HAL_RCC_ClockConfig+0x1d4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7fc fc12 	bl	8001bf8 <HAL_InitTick>

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	40023c00 	.word	0x40023c00
 80053e4:	40023800 	.word	0x40023800
 80053e8:	0801b370 	.word	0x0801b370
 80053ec:	20000004 	.word	0x20000004
 80053f0:	20000008 	.word	0x20000008

080053f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053f8:	b094      	sub	sp, #80	@ 0x50
 80053fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053fc:	2300      	movs	r3, #0
 80053fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005400:	2300      	movs	r3, #0
 8005402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005404:	2300      	movs	r3, #0
 8005406:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005408:	2300      	movs	r3, #0
 800540a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800540c:	4b79      	ldr	r3, [pc, #484]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 030c 	and.w	r3, r3, #12
 8005414:	2b08      	cmp	r3, #8
 8005416:	d00d      	beq.n	8005434 <HAL_RCC_GetSysClockFreq+0x40>
 8005418:	2b08      	cmp	r3, #8
 800541a:	f200 80e1 	bhi.w	80055e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <HAL_RCC_GetSysClockFreq+0x34>
 8005422:	2b04      	cmp	r3, #4
 8005424:	d003      	beq.n	800542e <HAL_RCC_GetSysClockFreq+0x3a>
 8005426:	e0db      	b.n	80055e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005428:	4b73      	ldr	r3, [pc, #460]	@ (80055f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800542a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800542c:	e0db      	b.n	80055e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800542e:	4b73      	ldr	r3, [pc, #460]	@ (80055fc <HAL_RCC_GetSysClockFreq+0x208>)
 8005430:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005432:	e0d8      	b.n	80055e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005434:	4b6f      	ldr	r3, [pc, #444]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800543c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800543e:	4b6d      	ldr	r3, [pc, #436]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d063      	beq.n	8005512 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800544a:	4b6a      	ldr	r3, [pc, #424]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	099b      	lsrs	r3, r3, #6
 8005450:	2200      	movs	r2, #0
 8005452:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005454:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005458:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800545c:	633b      	str	r3, [r7, #48]	@ 0x30
 800545e:	2300      	movs	r3, #0
 8005460:	637b      	str	r3, [r7, #52]	@ 0x34
 8005462:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005466:	4622      	mov	r2, r4
 8005468:	462b      	mov	r3, r5
 800546a:	f04f 0000 	mov.w	r0, #0
 800546e:	f04f 0100 	mov.w	r1, #0
 8005472:	0159      	lsls	r1, r3, #5
 8005474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005478:	0150      	lsls	r0, r2, #5
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4621      	mov	r1, r4
 8005480:	1a51      	subs	r1, r2, r1
 8005482:	6139      	str	r1, [r7, #16]
 8005484:	4629      	mov	r1, r5
 8005486:	eb63 0301 	sbc.w	r3, r3, r1
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	f04f 0300 	mov.w	r3, #0
 8005494:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005498:	4659      	mov	r1, fp
 800549a:	018b      	lsls	r3, r1, #6
 800549c:	4651      	mov	r1, sl
 800549e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054a2:	4651      	mov	r1, sl
 80054a4:	018a      	lsls	r2, r1, #6
 80054a6:	4651      	mov	r1, sl
 80054a8:	ebb2 0801 	subs.w	r8, r2, r1
 80054ac:	4659      	mov	r1, fp
 80054ae:	eb63 0901 	sbc.w	r9, r3, r1
 80054b2:	f04f 0200 	mov.w	r2, #0
 80054b6:	f04f 0300 	mov.w	r3, #0
 80054ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054c6:	4690      	mov	r8, r2
 80054c8:	4699      	mov	r9, r3
 80054ca:	4623      	mov	r3, r4
 80054cc:	eb18 0303 	adds.w	r3, r8, r3
 80054d0:	60bb      	str	r3, [r7, #8]
 80054d2:	462b      	mov	r3, r5
 80054d4:	eb49 0303 	adc.w	r3, r9, r3
 80054d8:	60fb      	str	r3, [r7, #12]
 80054da:	f04f 0200 	mov.w	r2, #0
 80054de:	f04f 0300 	mov.w	r3, #0
 80054e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80054e6:	4629      	mov	r1, r5
 80054e8:	024b      	lsls	r3, r1, #9
 80054ea:	4621      	mov	r1, r4
 80054ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80054f0:	4621      	mov	r1, r4
 80054f2:	024a      	lsls	r2, r1, #9
 80054f4:	4610      	mov	r0, r2
 80054f6:	4619      	mov	r1, r3
 80054f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054fa:	2200      	movs	r2, #0
 80054fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005500:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005504:	f7fa fef4 	bl	80002f0 <__aeabi_uldivmod>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4613      	mov	r3, r2
 800550e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005510:	e058      	b.n	80055c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005512:	4b38      	ldr	r3, [pc, #224]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	099b      	lsrs	r3, r3, #6
 8005518:	2200      	movs	r2, #0
 800551a:	4618      	mov	r0, r3
 800551c:	4611      	mov	r1, r2
 800551e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005522:	623b      	str	r3, [r7, #32]
 8005524:	2300      	movs	r3, #0
 8005526:	627b      	str	r3, [r7, #36]	@ 0x24
 8005528:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800552c:	4642      	mov	r2, r8
 800552e:	464b      	mov	r3, r9
 8005530:	f04f 0000 	mov.w	r0, #0
 8005534:	f04f 0100 	mov.w	r1, #0
 8005538:	0159      	lsls	r1, r3, #5
 800553a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800553e:	0150      	lsls	r0, r2, #5
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4641      	mov	r1, r8
 8005546:	ebb2 0a01 	subs.w	sl, r2, r1
 800554a:	4649      	mov	r1, r9
 800554c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005550:	f04f 0200 	mov.w	r2, #0
 8005554:	f04f 0300 	mov.w	r3, #0
 8005558:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800555c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005560:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005564:	ebb2 040a 	subs.w	r4, r2, sl
 8005568:	eb63 050b 	sbc.w	r5, r3, fp
 800556c:	f04f 0200 	mov.w	r2, #0
 8005570:	f04f 0300 	mov.w	r3, #0
 8005574:	00eb      	lsls	r3, r5, #3
 8005576:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800557a:	00e2      	lsls	r2, r4, #3
 800557c:	4614      	mov	r4, r2
 800557e:	461d      	mov	r5, r3
 8005580:	4643      	mov	r3, r8
 8005582:	18e3      	adds	r3, r4, r3
 8005584:	603b      	str	r3, [r7, #0]
 8005586:	464b      	mov	r3, r9
 8005588:	eb45 0303 	adc.w	r3, r5, r3
 800558c:	607b      	str	r3, [r7, #4]
 800558e:	f04f 0200 	mov.w	r2, #0
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	e9d7 4500 	ldrd	r4, r5, [r7]
 800559a:	4629      	mov	r1, r5
 800559c:	028b      	lsls	r3, r1, #10
 800559e:	4621      	mov	r1, r4
 80055a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055a4:	4621      	mov	r1, r4
 80055a6:	028a      	lsls	r2, r1, #10
 80055a8:	4610      	mov	r0, r2
 80055aa:	4619      	mov	r1, r3
 80055ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055ae:	2200      	movs	r2, #0
 80055b0:	61bb      	str	r3, [r7, #24]
 80055b2:	61fa      	str	r2, [r7, #28]
 80055b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055b8:	f7fa fe9a 	bl	80002f0 <__aeabi_uldivmod>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	4613      	mov	r3, r2
 80055c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80055c4:	4b0b      	ldr	r3, [pc, #44]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	0c1b      	lsrs	r3, r3, #16
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	3301      	adds	r3, #1
 80055d0:	005b      	lsls	r3, r3, #1
 80055d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80055d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055de:	e002      	b.n	80055e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055e0:	4b05      	ldr	r3, [pc, #20]	@ (80055f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80055e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3750      	adds	r7, #80	@ 0x50
 80055ec:	46bd      	mov	sp, r7
 80055ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055f2:	bf00      	nop
 80055f4:	40023800 	.word	0x40023800
 80055f8:	00f42400 	.word	0x00f42400
 80055fc:	007a1200 	.word	0x007a1200

08005600 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005604:	4b03      	ldr	r3, [pc, #12]	@ (8005614 <HAL_RCC_GetHCLKFreq+0x14>)
 8005606:	681b      	ldr	r3, [r3, #0]
}
 8005608:	4618      	mov	r0, r3
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	20000004 	.word	0x20000004

08005618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800561c:	f7ff fff0 	bl	8005600 <HAL_RCC_GetHCLKFreq>
 8005620:	4602      	mov	r2, r0
 8005622:	4b05      	ldr	r3, [pc, #20]	@ (8005638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	0a9b      	lsrs	r3, r3, #10
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	4903      	ldr	r1, [pc, #12]	@ (800563c <HAL_RCC_GetPCLK1Freq+0x24>)
 800562e:	5ccb      	ldrb	r3, [r1, r3]
 8005630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005634:	4618      	mov	r0, r3
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40023800 	.word	0x40023800
 800563c:	0801b380 	.word	0x0801b380

08005640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005644:	f7ff ffdc 	bl	8005600 <HAL_RCC_GetHCLKFreq>
 8005648:	4602      	mov	r2, r0
 800564a:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	0b5b      	lsrs	r3, r3, #13
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	4903      	ldr	r1, [pc, #12]	@ (8005664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005656:	5ccb      	ldrb	r3, [r1, r3]
 8005658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800565c:	4618      	mov	r0, r3
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40023800 	.word	0x40023800
 8005664:	0801b380 	.word	0x0801b380

08005668 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	220f      	movs	r2, #15
 8005676:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005678:	4b12      	ldr	r3, [pc, #72]	@ (80056c4 <HAL_RCC_GetClockConfig+0x5c>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 0203 	and.w	r2, r3, #3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005684:	4b0f      	ldr	r3, [pc, #60]	@ (80056c4 <HAL_RCC_GetClockConfig+0x5c>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005690:	4b0c      	ldr	r3, [pc, #48]	@ (80056c4 <HAL_RCC_GetClockConfig+0x5c>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800569c:	4b09      	ldr	r3, [pc, #36]	@ (80056c4 <HAL_RCC_GetClockConfig+0x5c>)
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	08db      	lsrs	r3, r3, #3
 80056a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80056aa:	4b07      	ldr	r3, [pc, #28]	@ (80056c8 <HAL_RCC_GetClockConfig+0x60>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 020f 	and.w	r2, r3, #15
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	601a      	str	r2, [r3, #0]
}
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40023800 	.word	0x40023800
 80056c8:	40023c00 	.word	0x40023c00

080056cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b088      	sub	sp, #32
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80056d4:	2300      	movs	r3, #0
 80056d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80056d8:	2300      	movs	r3, #0
 80056da:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80056e0:	2300      	movs	r3, #0
 80056e2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80056e4:	2300      	movs	r3, #0
 80056e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d012      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80056f4:	4b69      	ldr	r3, [pc, #420]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4a68      	ldr	r2, [pc, #416]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056fa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80056fe:	6093      	str	r3, [r2, #8]
 8005700:	4b66      	ldr	r3, [pc, #408]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005702:	689a      	ldr	r2, [r3, #8]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005708:	4964      	ldr	r1, [pc, #400]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800570a:	4313      	orrs	r3, r2
 800570c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005716:	2301      	movs	r3, #1
 8005718:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d017      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005726:	4b5d      	ldr	r3, [pc, #372]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800572c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005734:	4959      	ldr	r1, [pc, #356]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005744:	d101      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005746:	2301      	movs	r3, #1
 8005748:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005752:	2301      	movs	r3, #1
 8005754:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d017      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005762:	4b4e      	ldr	r3, [pc, #312]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005768:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	494a      	ldr	r1, [pc, #296]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005780:	d101      	bne.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005782:	2301      	movs	r3, #1
 8005784:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800578e:	2301      	movs	r3, #1
 8005790:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800579e:	2301      	movs	r3, #1
 80057a0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 808b 	beq.w	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057b0:	4b3a      	ldr	r3, [pc, #232]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	4a39      	ldr	r2, [pc, #228]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80057bc:	4b37      	ldr	r3, [pc, #220]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c4:	60bb      	str	r3, [r7, #8]
 80057c6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80057c8:	4b35      	ldr	r3, [pc, #212]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a34      	ldr	r2, [pc, #208]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057d4:	f7fd f8f6 	bl	80029c4 <HAL_GetTick>
 80057d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057dc:	f7fd f8f2 	bl	80029c4 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b64      	cmp	r3, #100	@ 0x64
 80057e8:	d901      	bls.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e38f      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80057ee:	4b2c      	ldr	r3, [pc, #176]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d0f0      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057fa:	4b28      	ldr	r3, [pc, #160]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005802:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d035      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	429a      	cmp	r2, r3
 8005816:	d02e      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005818:	4b20      	ldr	r3, [pc, #128]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800581a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005820:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005822:	4b1e      	ldr	r3, [pc, #120]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005826:	4a1d      	ldr	r2, [pc, #116]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800582c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800582e:	4b1b      	ldr	r3, [pc, #108]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005832:	4a1a      	ldr	r2, [pc, #104]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005838:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800583a:	4a18      	ldr	r2, [pc, #96]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005840:	4b16      	ldr	r3, [pc, #88]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	2b01      	cmp	r3, #1
 800584a:	d114      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd f8ba 	bl	80029c4 <HAL_GetTick>
 8005850:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005852:	e00a      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005854:	f7fd f8b6 	bl	80029c4 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005862:	4293      	cmp	r3, r2
 8005864:	d901      	bls.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e351      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800586a:	4b0c      	ldr	r3, [pc, #48]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0ee      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800587e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005882:	d111      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005892:	400b      	ands	r3, r1
 8005894:	4901      	ldr	r1, [pc, #4]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005896:	4313      	orrs	r3, r2
 8005898:	608b      	str	r3, [r1, #8]
 800589a:	e00b      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800589c:	40023800 	.word	0x40023800
 80058a0:	40007000 	.word	0x40007000
 80058a4:	0ffffcff 	.word	0x0ffffcff
 80058a8:	4bac      	ldr	r3, [pc, #688]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	4aab      	ldr	r2, [pc, #684]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058b2:	6093      	str	r3, [r2, #8]
 80058b4:	4ba9      	ldr	r3, [pc, #676]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058c0:	49a6      	ldr	r1, [pc, #664]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0310 	and.w	r3, r3, #16
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d010      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058d2:	4ba2      	ldr	r3, [pc, #648]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058d8:	4aa0      	ldr	r2, [pc, #640]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80058e2:	4b9e      	ldr	r3, [pc, #632]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ec:	499b      	ldr	r1, [pc, #620]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00a      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005900:	4b96      	ldr	r3, [pc, #600]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005906:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800590e:	4993      	ldr	r1, [pc, #588]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005910:	4313      	orrs	r3, r2
 8005912:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00a      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005922:	4b8e      	ldr	r3, [pc, #568]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005928:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005930:	498a      	ldr	r1, [pc, #552]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005932:	4313      	orrs	r3, r2
 8005934:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005944:	4b85      	ldr	r3, [pc, #532]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005952:	4982      	ldr	r1, [pc, #520]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005966:	4b7d      	ldr	r3, [pc, #500]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005974:	4979      	ldr	r1, [pc, #484]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005988:	4b74      	ldr	r3, [pc, #464]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800598a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800598e:	f023 0203 	bic.w	r2, r3, #3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005996:	4971      	ldr	r1, [pc, #452]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005998:	4313      	orrs	r3, r2
 800599a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059aa:	4b6c      	ldr	r3, [pc, #432]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b0:	f023 020c 	bic.w	r2, r3, #12
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059b8:	4968      	ldr	r1, [pc, #416]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00a      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059cc:	4b63      	ldr	r3, [pc, #396]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059da:	4960      	ldr	r1, [pc, #384]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80059ee:	4b5b      	ldr	r3, [pc, #364]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059fc:	4957      	ldr	r1, [pc, #348]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00a      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a10:	4b52      	ldr	r3, [pc, #328]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a16:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1e:	494f      	ldr	r1, [pc, #316]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005a32:	4b4a      	ldr	r3, [pc, #296]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a38:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a40:	4946      	ldr	r1, [pc, #280]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00a      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005a54:	4b41      	ldr	r3, [pc, #260]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a62:	493e      	ldr	r1, [pc, #248]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005a76:	4b39      	ldr	r3, [pc, #228]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a84:	4935      	ldr	r1, [pc, #212]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00a      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a98:	4b30      	ldr	r3, [pc, #192]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aa6:	492d      	ldr	r1, [pc, #180]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d011      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005aba:	4b28      	ldr	r3, [pc, #160]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ac8:	4924      	ldr	r1, [pc, #144]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ad8:	d101      	bne.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005ada:	2301      	movs	r3, #1
 8005adc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0308 	and.w	r3, r3, #8
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005aea:	2301      	movs	r3, #1
 8005aec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00a      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005afa:	4b18      	ldr	r3, [pc, #96]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b00:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b08:	4914      	ldr	r1, [pc, #80]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d00b      	beq.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b22:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2c:	490b      	ldr	r1, [pc, #44]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00f      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005b40:	4b06      	ldr	r3, [pc, #24]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b46:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b50:	4902      	ldr	r1, [pc, #8]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005b58:	e002      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005b5a:	bf00      	nop
 8005b5c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00b      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b6c:	4b8a      	ldr	r3, [pc, #552]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7c:	4986      	ldr	r1, [pc, #536]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00b      	beq.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005b90:	4b81      	ldr	r3, [pc, #516]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b96:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ba0:	497d      	ldr	r1, [pc, #500]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d006      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 80d6 	beq.w	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005bbc:	4b76      	ldr	r3, [pc, #472]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a75      	ldr	r2, [pc, #468]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bc8:	f7fc fefc 	bl	80029c4 <HAL_GetTick>
 8005bcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bce:	e008      	b.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005bd0:	f7fc fef8 	bl	80029c4 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b64      	cmp	r3, #100	@ 0x64
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e195      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005be2:	4b6d      	ldr	r3, [pc, #436]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1f0      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0301 	and.w	r3, r3, #1
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d021      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d11d      	bne.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005c02:	4b65      	ldr	r3, [pc, #404]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c08:	0c1b      	lsrs	r3, r3, #16
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c10:	4b61      	ldr	r3, [pc, #388]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c16:	0e1b      	lsrs	r3, r3, #24
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	019a      	lsls	r2, r3, #6
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	041b      	lsls	r3, r3, #16
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	061b      	lsls	r3, r3, #24
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	071b      	lsls	r3, r3, #28
 8005c36:	4958      	ldr	r1, [pc, #352]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d004      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c52:	d00a      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d02e      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c68:	d129      	bne.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c70:	0c1b      	lsrs	r3, r3, #16
 8005c72:	f003 0303 	and.w	r3, r3, #3
 8005c76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c78:	4b47      	ldr	r3, [pc, #284]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c7e:	0f1b      	lsrs	r3, r3, #28
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	019a      	lsls	r2, r3, #6
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	041b      	lsls	r3, r3, #16
 8005c90:	431a      	orrs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	061b      	lsls	r3, r3, #24
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	071b      	lsls	r3, r3, #28
 8005c9e:	493e      	ldr	r1, [pc, #248]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005ca6:	4b3c      	ldr	r3, [pc, #240]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cac:	f023 021f 	bic.w	r2, r3, #31
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	4938      	ldr	r1, [pc, #224]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d01d      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005cca:	4b33      	ldr	r3, [pc, #204]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cd0:	0e1b      	lsrs	r3, r3, #24
 8005cd2:	f003 030f 	and.w	r3, r3, #15
 8005cd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cde:	0f1b      	lsrs	r3, r3, #28
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	019a      	lsls	r2, r3, #6
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	041b      	lsls	r3, r3, #16
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	061b      	lsls	r3, r3, #24
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	071b      	lsls	r3, r3, #28
 8005cfe:	4926      	ldr	r1, [pc, #152]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d011      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	019a      	lsls	r2, r3, #6
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	041b      	lsls	r3, r3, #16
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	061b      	lsls	r3, r3, #24
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	071b      	lsls	r3, r3, #28
 8005d2e:	491a      	ldr	r1, [pc, #104]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d36:	4b18      	ldr	r3, [pc, #96]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a17      	ldr	r2, [pc, #92]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d3c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d42:	f7fc fe3f 	bl	80029c4 <HAL_GetTick>
 8005d46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d48:	e008      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d4a:	f7fc fe3b 	bl	80029c4 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b64      	cmp	r3, #100	@ 0x64
 8005d56:	d901      	bls.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e0d8      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0f0      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	f040 80ce 	bne.w	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005d70:	4b09      	ldr	r3, [pc, #36]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a08      	ldr	r2, [pc, #32]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d7c:	f7fc fe22 	bl	80029c4 <HAL_GetTick>
 8005d80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d82:	e00b      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d84:	f7fc fe1e 	bl	80029c4 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b64      	cmp	r3, #100	@ 0x64
 8005d90:	d904      	bls.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e0bb      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005d96:	bf00      	nop
 8005d98:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d9c:	4b5e      	ldr	r3, [pc, #376]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005da4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da8:	d0ec      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d009      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d02e      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d12a      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005dd2:	4b51      	ldr	r3, [pc, #324]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd8:	0c1b      	lsrs	r3, r3, #16
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005de0:	4b4d      	ldr	r3, [pc, #308]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005de6:	0f1b      	lsrs	r3, r3, #28
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	019a      	lsls	r2, r3, #6
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	041b      	lsls	r3, r3, #16
 8005df8:	431a      	orrs	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	061b      	lsls	r3, r3, #24
 8005e00:	431a      	orrs	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	071b      	lsls	r3, r3, #28
 8005e06:	4944      	ldr	r1, [pc, #272]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005e0e:	4b42      	ldr	r3, [pc, #264]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e14:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	021b      	lsls	r3, r3, #8
 8005e20:	493d      	ldr	r1, [pc, #244]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d022      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e3c:	d11d      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e3e:	4b36      	ldr	r3, [pc, #216]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e44:	0e1b      	lsrs	r3, r3, #24
 8005e46:	f003 030f 	and.w	r3, r3, #15
 8005e4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e4c:	4b32      	ldr	r3, [pc, #200]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e52:	0f1b      	lsrs	r3, r3, #28
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	019a      	lsls	r2, r3, #6
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a1b      	ldr	r3, [r3, #32]
 8005e64:	041b      	lsls	r3, r3, #16
 8005e66:	431a      	orrs	r2, r3
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	061b      	lsls	r3, r3, #24
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	071b      	lsls	r3, r3, #28
 8005e72:	4929      	ldr	r1, [pc, #164]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d028      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e86:	4b24      	ldr	r3, [pc, #144]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8c:	0e1b      	lsrs	r3, r3, #24
 8005e8e:	f003 030f 	and.w	r3, r3, #15
 8005e92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005e94:	4b20      	ldr	r3, [pc, #128]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e9a:	0c1b      	lsrs	r3, r3, #16
 8005e9c:	f003 0303 	and.w	r3, r3, #3
 8005ea0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	019a      	lsls	r2, r3, #6
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	041b      	lsls	r3, r3, #16
 8005eac:	431a      	orrs	r2, r3
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	061b      	lsls	r3, r3, #24
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	071b      	lsls	r3, r3, #28
 8005eba:	4917      	ldr	r1, [pc, #92]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005ec2:	4b15      	ldr	r3, [pc, #84]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ec8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	4911      	ldr	r1, [pc, #68]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a0e      	ldr	r2, [pc, #56]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ee2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ee4:	f7fc fd6e 	bl	80029c4 <HAL_GetTick>
 8005ee8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005eec:	f7fc fd6a 	bl	80029c4 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b64      	cmp	r3, #100	@ 0x64
 8005ef8:	d901      	bls.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e007      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005efe:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f0a:	d1ef      	bne.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3720      	adds	r7, #32
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	40023800 	.word	0x40023800

08005f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e049      	b.n	8005fc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d106      	bne.n	8005f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fc fb3a 	bl	80025bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3304      	adds	r3, #4
 8005f58:	4619      	mov	r1, r3
 8005f5a:	4610      	mov	r0, r2
 8005f5c:	f000 faa8 	bl	80064b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3708      	adds	r7, #8
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d001      	beq.n	8005fe4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e054      	b.n	800608e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f042 0201 	orr.w	r2, r2, #1
 8005ffa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a26      	ldr	r2, [pc, #152]	@ (800609c <HAL_TIM_Base_Start_IT+0xd0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d022      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800600e:	d01d      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a22      	ldr	r2, [pc, #136]	@ (80060a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d018      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a21      	ldr	r2, [pc, #132]	@ (80060a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d013      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a1f      	ldr	r2, [pc, #124]	@ (80060a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d00e      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a1e      	ldr	r2, [pc, #120]	@ (80060ac <HAL_TIM_Base_Start_IT+0xe0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d009      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a1c      	ldr	r2, [pc, #112]	@ (80060b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x80>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a1b      	ldr	r2, [pc, #108]	@ (80060b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d115      	bne.n	8006078 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689a      	ldr	r2, [r3, #8]
 8006052:	4b19      	ldr	r3, [pc, #100]	@ (80060b8 <HAL_TIM_Base_Start_IT+0xec>)
 8006054:	4013      	ands	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b06      	cmp	r3, #6
 800605c:	d015      	beq.n	800608a <HAL_TIM_Base_Start_IT+0xbe>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006064:	d011      	beq.n	800608a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0201 	orr.w	r2, r2, #1
 8006074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006076:	e008      	b.n	800608a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f042 0201 	orr.w	r2, r2, #1
 8006086:	601a      	str	r2, [r3, #0]
 8006088:	e000      	b.n	800608c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800608a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40010000 	.word	0x40010000
 80060a0:	40000400 	.word	0x40000400
 80060a4:	40000800 	.word	0x40000800
 80060a8:	40000c00 	.word	0x40000c00
 80060ac:	40010400 	.word	0x40010400
 80060b0:	40014000 	.word	0x40014000
 80060b4:	40001800 	.word	0x40001800
 80060b8:	00010007 	.word	0x00010007

080060bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d020      	beq.n	8006120 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f003 0302 	and.w	r3, r3, #2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d01b      	beq.n	8006120 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f06f 0202 	mvn.w	r2, #2
 80060f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	699b      	ldr	r3, [r3, #24]
 80060fe:	f003 0303 	and.w	r3, r3, #3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f9b4 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 800610c:	e005      	b.n	800611a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f9a6 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 f9b7 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	d020      	beq.n	800616c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f003 0304 	and.w	r3, r3, #4
 8006130:	2b00      	cmp	r3, #0
 8006132:	d01b      	beq.n	800616c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f06f 0204 	mvn.w	r2, #4
 800613c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2202      	movs	r2, #2
 8006142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800614e:	2b00      	cmp	r3, #0
 8006150:	d003      	beq.n	800615a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f98e 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8006158:	e005      	b.n	8006166 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f980 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f991 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f003 0308 	and.w	r3, r3, #8
 8006172:	2b00      	cmp	r3, #0
 8006174:	d020      	beq.n	80061b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f003 0308 	and.w	r3, r3, #8
 800617c:	2b00      	cmp	r3, #0
 800617e:	d01b      	beq.n	80061b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f06f 0208 	mvn.w	r2, #8
 8006188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2204      	movs	r2, #4
 800618e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f968 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 80061a4:	e005      	b.n	80061b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f95a 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 f96b 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f003 0310 	and.w	r3, r3, #16
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d020      	beq.n	8006204 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01b      	beq.n	8006204 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f06f 0210 	mvn.w	r2, #16
 80061d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2208      	movs	r2, #8
 80061da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f942 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 80061f0:	e005      	b.n	80061fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f934 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f945 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00c      	beq.n	8006228 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d007      	beq.n	8006228 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0201 	mvn.w	r2, #1
 8006220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7fb fca8 	bl	8001b78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622e:	2b00      	cmp	r3, #0
 8006230:	d104      	bne.n	800623c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00c      	beq.n	8006256 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800624e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fb05 	bl	8006860 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00c      	beq.n	800627a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 fafd 	bl	8006874 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00c      	beq.n	800629e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d007      	beq.n	800629e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f8ff 	bl	800649c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f003 0320 	and.w	r3, r3, #32
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00c      	beq.n	80062c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f003 0320 	and.w	r3, r3, #32
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d007      	beq.n	80062c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f06f 0220 	mvn.w	r2, #32
 80062ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fac5 	bl	800684c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062c2:	bf00      	nop
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
	...

080062cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_TIM_ConfigClockSource+0x1c>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e0b4      	b.n	8006452 <HAL_TIM_ConfigClockSource+0x186>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2202      	movs	r2, #2
 80062f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	4b56      	ldr	r3, [pc, #344]	@ (800645c <HAL_TIM_ConfigClockSource+0x190>)
 8006304:	4013      	ands	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800630e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006320:	d03e      	beq.n	80063a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006326:	f200 8087 	bhi.w	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 800632a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800632e:	f000 8086 	beq.w	800643e <HAL_TIM_ConfigClockSource+0x172>
 8006332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006336:	d87f      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006338:	2b70      	cmp	r3, #112	@ 0x70
 800633a:	d01a      	beq.n	8006372 <HAL_TIM_ConfigClockSource+0xa6>
 800633c:	2b70      	cmp	r3, #112	@ 0x70
 800633e:	d87b      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006340:	2b60      	cmp	r3, #96	@ 0x60
 8006342:	d050      	beq.n	80063e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006344:	2b60      	cmp	r3, #96	@ 0x60
 8006346:	d877      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006348:	2b50      	cmp	r3, #80	@ 0x50
 800634a:	d03c      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0xfa>
 800634c:	2b50      	cmp	r3, #80	@ 0x50
 800634e:	d873      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006350:	2b40      	cmp	r3, #64	@ 0x40
 8006352:	d058      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x13a>
 8006354:	2b40      	cmp	r3, #64	@ 0x40
 8006356:	d86f      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006358:	2b30      	cmp	r3, #48	@ 0x30
 800635a:	d064      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 800635c:	2b30      	cmp	r3, #48	@ 0x30
 800635e:	d86b      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006360:	2b20      	cmp	r3, #32
 8006362:	d060      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 8006364:	2b20      	cmp	r3, #32
 8006366:	d867      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006368:	2b00      	cmp	r3, #0
 800636a:	d05c      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 800636c:	2b10      	cmp	r3, #16
 800636e:	d05a      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 8006370:	e062      	b.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006382:	f000 f9b5 	bl	80066f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006394:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	609a      	str	r2, [r3, #8]
      break;
 800639e:	e04f      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063b0:	f000 f99e 	bl	80066f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689a      	ldr	r2, [r3, #8]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063c2:	609a      	str	r2, [r3, #8]
      break;
 80063c4:	e03c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063d2:	461a      	mov	r2, r3
 80063d4:	f000 f912 	bl	80065fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2150      	movs	r1, #80	@ 0x50
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 f96b 	bl	80066ba <TIM_ITRx_SetConfig>
      break;
 80063e4:	e02c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063f2:	461a      	mov	r2, r3
 80063f4:	f000 f931 	bl	800665a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2160      	movs	r1, #96	@ 0x60
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 f95b 	bl	80066ba <TIM_ITRx_SetConfig>
      break;
 8006404:	e01c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006412:	461a      	mov	r2, r3
 8006414:	f000 f8f2 	bl	80065fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2140      	movs	r1, #64	@ 0x40
 800641e:	4618      	mov	r0, r3
 8006420:	f000 f94b 	bl	80066ba <TIM_ITRx_SetConfig>
      break;
 8006424:	e00c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4619      	mov	r1, r3
 8006430:	4610      	mov	r0, r2
 8006432:	f000 f942 	bl	80066ba <TIM_ITRx_SetConfig>
      break;
 8006436:	e003      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	73fb      	strb	r3, [r7, #15]
      break;
 800643c:	e000      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800643e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006450:	7bfb      	ldrb	r3, [r7, #15]
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	fffeff88 	.word	0xfffeff88

08006460 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a43      	ldr	r2, [pc, #268]	@ (80065d0 <TIM_Base_SetConfig+0x120>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d013      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ce:	d00f      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a40      	ldr	r2, [pc, #256]	@ (80065d4 <TIM_Base_SetConfig+0x124>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d00b      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a3f      	ldr	r2, [pc, #252]	@ (80065d8 <TIM_Base_SetConfig+0x128>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d007      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a3e      	ldr	r2, [pc, #248]	@ (80065dc <TIM_Base_SetConfig+0x12c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d003      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a3d      	ldr	r2, [pc, #244]	@ (80065e0 <TIM_Base_SetConfig+0x130>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d108      	bne.n	8006502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a32      	ldr	r2, [pc, #200]	@ (80065d0 <TIM_Base_SetConfig+0x120>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d02b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006510:	d027      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a2f      	ldr	r2, [pc, #188]	@ (80065d4 <TIM_Base_SetConfig+0x124>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d023      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a2e      	ldr	r2, [pc, #184]	@ (80065d8 <TIM_Base_SetConfig+0x128>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d01f      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a2d      	ldr	r2, [pc, #180]	@ (80065dc <TIM_Base_SetConfig+0x12c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d01b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a2c      	ldr	r2, [pc, #176]	@ (80065e0 <TIM_Base_SetConfig+0x130>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d017      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a2b      	ldr	r2, [pc, #172]	@ (80065e4 <TIM_Base_SetConfig+0x134>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d013      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a2a      	ldr	r2, [pc, #168]	@ (80065e8 <TIM_Base_SetConfig+0x138>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00f      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a29      	ldr	r2, [pc, #164]	@ (80065ec <TIM_Base_SetConfig+0x13c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d00b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a28      	ldr	r2, [pc, #160]	@ (80065f0 <TIM_Base_SetConfig+0x140>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d007      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a27      	ldr	r2, [pc, #156]	@ (80065f4 <TIM_Base_SetConfig+0x144>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a26      	ldr	r2, [pc, #152]	@ (80065f8 <TIM_Base_SetConfig+0x148>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d108      	bne.n	8006574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4313      	orrs	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a0e      	ldr	r2, [pc, #56]	@ (80065d0 <TIM_Base_SetConfig+0x120>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d003      	beq.n	80065a2 <TIM_Base_SetConfig+0xf2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a10      	ldr	r2, [pc, #64]	@ (80065e0 <TIM_Base_SetConfig+0x130>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d103      	bne.n	80065aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	691a      	ldr	r2, [r3, #16]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f043 0204 	orr.w	r2, r3, #4
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	601a      	str	r2, [r3, #0]
}
 80065c2:	bf00      	nop
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	40010000 	.word	0x40010000
 80065d4:	40000400 	.word	0x40000400
 80065d8:	40000800 	.word	0x40000800
 80065dc:	40000c00 	.word	0x40000c00
 80065e0:	40010400 	.word	0x40010400
 80065e4:	40014000 	.word	0x40014000
 80065e8:	40014400 	.word	0x40014400
 80065ec:	40014800 	.word	0x40014800
 80065f0:	40001800 	.word	0x40001800
 80065f4:	40001c00 	.word	0x40001c00
 80065f8:	40002000 	.word	0x40002000

080065fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	f023 0201 	bic.w	r2, r3, #1
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	011b      	lsls	r3, r3, #4
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	4313      	orrs	r3, r2
 8006630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f023 030a 	bic.w	r3, r3, #10
 8006638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4313      	orrs	r3, r2
 8006640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	621a      	str	r2, [r3, #32]
}
 800664e:	bf00      	nop
 8006650:	371c      	adds	r7, #28
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800665a:	b480      	push	{r7}
 800665c:	b087      	sub	sp, #28
 800665e:	af00      	add	r7, sp, #0
 8006660:	60f8      	str	r0, [r7, #12]
 8006662:	60b9      	str	r1, [r7, #8]
 8006664:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	f023 0210 	bic.w	r2, r3, #16
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006684:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	031b      	lsls	r3, r3, #12
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	4313      	orrs	r3, r2
 800668e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006696:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	011b      	lsls	r3, r3, #4
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	4313      	orrs	r3, r2
 80066a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	621a      	str	r2, [r3, #32]
}
 80066ae:	bf00      	nop
 80066b0:	371c      	adds	r7, #28
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b085      	sub	sp, #20
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
 80066c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f043 0307 	orr.w	r3, r3, #7
 80066dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	609a      	str	r2, [r3, #8]
}
 80066e4:	bf00      	nop
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
 80066fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800670a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	021a      	lsls	r2, r3, #8
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	431a      	orrs	r2, r3
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	4313      	orrs	r3, r2
 8006718:	697a      	ldr	r2, [r7, #20]
 800671a:	4313      	orrs	r3, r2
 800671c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	609a      	str	r2, [r3, #8]
}
 8006724:	bf00      	nop
 8006726:	371c      	adds	r7, #28
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006740:	2b01      	cmp	r3, #1
 8006742:	d101      	bne.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006744:	2302      	movs	r3, #2
 8006746:	e06d      	b.n	8006824 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2202      	movs	r2, #2
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a30      	ldr	r2, [pc, #192]	@ (8006830 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d004      	beq.n	800677c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a2f      	ldr	r2, [pc, #188]	@ (8006834 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d108      	bne.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006782:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006794:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	4313      	orrs	r3, r2
 800679e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a20      	ldr	r2, [pc, #128]	@ (8006830 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d022      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ba:	d01d      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006838 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d018      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1c      	ldr	r2, [pc, #112]	@ (800683c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d013      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006840 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00e      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a15      	ldr	r2, [pc, #84]	@ (8006834 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d009      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a16      	ldr	r2, [pc, #88]	@ (8006844 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d004      	beq.n	80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a15      	ldr	r2, [pc, #84]	@ (8006848 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d10c      	bne.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	4313      	orrs	r3, r2
 8006808:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3714      	adds	r7, #20
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	40010000 	.word	0x40010000
 8006834:	40010400 	.word	0x40010400
 8006838:	40000400 	.word	0x40000400
 800683c:	40000800 	.word	0x40000800
 8006840:	40000c00 	.word	0x40000c00
 8006844:	40014000 	.word	0x40014000
 8006848:	40001800 	.word	0x40001800

0800684c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e040      	b.n	800691c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d106      	bne.n	80068b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7fb feda 	bl	8002664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2224      	movs	r2, #36	@ 0x24
 80068b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 0201 	bic.w	r2, r2, #1
 80068c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 fb16 	bl	8006f00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f8af 	bl	8006a38 <UART_SetConfig>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d101      	bne.n	80068e4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e01b      	b.n	800691c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689a      	ldr	r2, [r3, #8]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006902:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f042 0201 	orr.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fb95 	bl	8007044 <UART_CheckIdleState>
 800691a:	4603      	mov	r3, r0
}
 800691c:	4618      	mov	r0, r3
 800691e:	3708      	adds	r7, #8
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08a      	sub	sp, #40	@ 0x28
 8006928:	af02      	add	r7, sp, #8
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	603b      	str	r3, [r7, #0]
 8006930:	4613      	mov	r3, r2
 8006932:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006938:	2b20      	cmp	r3, #32
 800693a:	d177      	bne.n	8006a2c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d002      	beq.n	8006948 <HAL_UART_Transmit+0x24>
 8006942:	88fb      	ldrh	r3, [r7, #6]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e070      	b.n	8006a2e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2221      	movs	r2, #33	@ 0x21
 8006958:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800695a:	f7fc f833 	bl	80029c4 <HAL_GetTick>
 800695e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	88fa      	ldrh	r2, [r7, #6]
 8006964:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006978:	d108      	bne.n	800698c <HAL_UART_Transmit+0x68>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d104      	bne.n	800698c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006982:	2300      	movs	r3, #0
 8006984:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	61bb      	str	r3, [r7, #24]
 800698a:	e003      	b.n	8006994 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006990:	2300      	movs	r3, #0
 8006992:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006994:	e02f      	b.n	80069f6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2200      	movs	r2, #0
 800699e:	2180      	movs	r1, #128	@ 0x80
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 fbf7 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d004      	beq.n	80069b6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2220      	movs	r2, #32
 80069b0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e03b      	b.n	8006a2e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10b      	bne.n	80069d4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	461a      	mov	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	3302      	adds	r3, #2
 80069d0:	61bb      	str	r3, [r7, #24]
 80069d2:	e007      	b.n	80069e4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	781a      	ldrb	r2, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	3301      	adds	r3, #1
 80069e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	3b01      	subs	r3, #1
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1c9      	bne.n	8006996 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2140      	movs	r1, #64	@ 0x40
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 fbc1 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d004      	beq.n	8006a22 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e005      	b.n	8006a2e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2220      	movs	r2, #32
 8006a26:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	e000      	b.n	8006a2e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006a2c:	2302      	movs	r3, #2
  }
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3720      	adds	r7, #32
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b088      	sub	sp, #32
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689a      	ldr	r2, [r3, #8]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	431a      	orrs	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	69db      	ldr	r3, [r3, #28]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	4ba6      	ldr	r3, [pc, #664]	@ (8006cfc <UART_SetConfig+0x2c4>)
 8006a64:	4013      	ands	r3, r2
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6812      	ldr	r2, [r2, #0]
 8006a6a:	6979      	ldr	r1, [r7, #20]
 8006a6c:	430b      	orrs	r3, r1
 8006a6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a1b      	ldr	r3, [r3, #32]
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a94      	ldr	r2, [pc, #592]	@ (8006d00 <UART_SetConfig+0x2c8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d120      	bne.n	8006af6 <UART_SetConfig+0xbe>
 8006ab4:	4b93      	ldr	r3, [pc, #588]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aba:	f003 0303 	and.w	r3, r3, #3
 8006abe:	2b03      	cmp	r3, #3
 8006ac0:	d816      	bhi.n	8006af0 <UART_SetConfig+0xb8>
 8006ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ac8 <UART_SetConfig+0x90>)
 8006ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac8:	08006ad9 	.word	0x08006ad9
 8006acc:	08006ae5 	.word	0x08006ae5
 8006ad0:	08006adf 	.word	0x08006adf
 8006ad4:	08006aeb 	.word	0x08006aeb
 8006ad8:	2301      	movs	r3, #1
 8006ada:	77fb      	strb	r3, [r7, #31]
 8006adc:	e150      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	77fb      	strb	r3, [r7, #31]
 8006ae2:	e14d      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ae4:	2304      	movs	r3, #4
 8006ae6:	77fb      	strb	r3, [r7, #31]
 8006ae8:	e14a      	b.n	8006d80 <UART_SetConfig+0x348>
 8006aea:	2308      	movs	r3, #8
 8006aec:	77fb      	strb	r3, [r7, #31]
 8006aee:	e147      	b.n	8006d80 <UART_SetConfig+0x348>
 8006af0:	2310      	movs	r3, #16
 8006af2:	77fb      	strb	r3, [r7, #31]
 8006af4:	e144      	b.n	8006d80 <UART_SetConfig+0x348>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a83      	ldr	r2, [pc, #524]	@ (8006d08 <UART_SetConfig+0x2d0>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d132      	bne.n	8006b66 <UART_SetConfig+0x12e>
 8006b00:	4b80      	ldr	r3, [pc, #512]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b06:	f003 030c 	and.w	r3, r3, #12
 8006b0a:	2b0c      	cmp	r3, #12
 8006b0c:	d828      	bhi.n	8006b60 <UART_SetConfig+0x128>
 8006b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b14 <UART_SetConfig+0xdc>)
 8006b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b14:	08006b49 	.word	0x08006b49
 8006b18:	08006b61 	.word	0x08006b61
 8006b1c:	08006b61 	.word	0x08006b61
 8006b20:	08006b61 	.word	0x08006b61
 8006b24:	08006b55 	.word	0x08006b55
 8006b28:	08006b61 	.word	0x08006b61
 8006b2c:	08006b61 	.word	0x08006b61
 8006b30:	08006b61 	.word	0x08006b61
 8006b34:	08006b4f 	.word	0x08006b4f
 8006b38:	08006b61 	.word	0x08006b61
 8006b3c:	08006b61 	.word	0x08006b61
 8006b40:	08006b61 	.word	0x08006b61
 8006b44:	08006b5b 	.word	0x08006b5b
 8006b48:	2300      	movs	r3, #0
 8006b4a:	77fb      	strb	r3, [r7, #31]
 8006b4c:	e118      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b4e:	2302      	movs	r3, #2
 8006b50:	77fb      	strb	r3, [r7, #31]
 8006b52:	e115      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b54:	2304      	movs	r3, #4
 8006b56:	77fb      	strb	r3, [r7, #31]
 8006b58:	e112      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b5a:	2308      	movs	r3, #8
 8006b5c:	77fb      	strb	r3, [r7, #31]
 8006b5e:	e10f      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b60:	2310      	movs	r3, #16
 8006b62:	77fb      	strb	r3, [r7, #31]
 8006b64:	e10c      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a68      	ldr	r2, [pc, #416]	@ (8006d0c <UART_SetConfig+0x2d4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d120      	bne.n	8006bb2 <UART_SetConfig+0x17a>
 8006b70:	4b64      	ldr	r3, [pc, #400]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b76:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b7a:	2b30      	cmp	r3, #48	@ 0x30
 8006b7c:	d013      	beq.n	8006ba6 <UART_SetConfig+0x16e>
 8006b7e:	2b30      	cmp	r3, #48	@ 0x30
 8006b80:	d814      	bhi.n	8006bac <UART_SetConfig+0x174>
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d009      	beq.n	8006b9a <UART_SetConfig+0x162>
 8006b86:	2b20      	cmp	r3, #32
 8006b88:	d810      	bhi.n	8006bac <UART_SetConfig+0x174>
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <UART_SetConfig+0x15c>
 8006b8e:	2b10      	cmp	r3, #16
 8006b90:	d006      	beq.n	8006ba0 <UART_SetConfig+0x168>
 8006b92:	e00b      	b.n	8006bac <UART_SetConfig+0x174>
 8006b94:	2300      	movs	r3, #0
 8006b96:	77fb      	strb	r3, [r7, #31]
 8006b98:	e0f2      	b.n	8006d80 <UART_SetConfig+0x348>
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	77fb      	strb	r3, [r7, #31]
 8006b9e:	e0ef      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ba0:	2304      	movs	r3, #4
 8006ba2:	77fb      	strb	r3, [r7, #31]
 8006ba4:	e0ec      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ba6:	2308      	movs	r3, #8
 8006ba8:	77fb      	strb	r3, [r7, #31]
 8006baa:	e0e9      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bac:	2310      	movs	r3, #16
 8006bae:	77fb      	strb	r3, [r7, #31]
 8006bb0:	e0e6      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a56      	ldr	r2, [pc, #344]	@ (8006d10 <UART_SetConfig+0x2d8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d120      	bne.n	8006bfe <UART_SetConfig+0x1c6>
 8006bbc:	4b51      	ldr	r3, [pc, #324]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bc2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006bc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bc8:	d013      	beq.n	8006bf2 <UART_SetConfig+0x1ba>
 8006bca:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bcc:	d814      	bhi.n	8006bf8 <UART_SetConfig+0x1c0>
 8006bce:	2b80      	cmp	r3, #128	@ 0x80
 8006bd0:	d009      	beq.n	8006be6 <UART_SetConfig+0x1ae>
 8006bd2:	2b80      	cmp	r3, #128	@ 0x80
 8006bd4:	d810      	bhi.n	8006bf8 <UART_SetConfig+0x1c0>
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <UART_SetConfig+0x1a8>
 8006bda:	2b40      	cmp	r3, #64	@ 0x40
 8006bdc:	d006      	beq.n	8006bec <UART_SetConfig+0x1b4>
 8006bde:	e00b      	b.n	8006bf8 <UART_SetConfig+0x1c0>
 8006be0:	2300      	movs	r3, #0
 8006be2:	77fb      	strb	r3, [r7, #31]
 8006be4:	e0cc      	b.n	8006d80 <UART_SetConfig+0x348>
 8006be6:	2302      	movs	r3, #2
 8006be8:	77fb      	strb	r3, [r7, #31]
 8006bea:	e0c9      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bec:	2304      	movs	r3, #4
 8006bee:	77fb      	strb	r3, [r7, #31]
 8006bf0:	e0c6      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bf2:	2308      	movs	r3, #8
 8006bf4:	77fb      	strb	r3, [r7, #31]
 8006bf6:	e0c3      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bf8:	2310      	movs	r3, #16
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e0c0      	b.n	8006d80 <UART_SetConfig+0x348>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a44      	ldr	r2, [pc, #272]	@ (8006d14 <UART_SetConfig+0x2dc>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d125      	bne.n	8006c54 <UART_SetConfig+0x21c>
 8006c08:	4b3e      	ldr	r3, [pc, #248]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c16:	d017      	beq.n	8006c48 <UART_SetConfig+0x210>
 8006c18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c1c:	d817      	bhi.n	8006c4e <UART_SetConfig+0x216>
 8006c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c22:	d00b      	beq.n	8006c3c <UART_SetConfig+0x204>
 8006c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c28:	d811      	bhi.n	8006c4e <UART_SetConfig+0x216>
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d003      	beq.n	8006c36 <UART_SetConfig+0x1fe>
 8006c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c32:	d006      	beq.n	8006c42 <UART_SetConfig+0x20a>
 8006c34:	e00b      	b.n	8006c4e <UART_SetConfig+0x216>
 8006c36:	2300      	movs	r3, #0
 8006c38:	77fb      	strb	r3, [r7, #31]
 8006c3a:	e0a1      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	77fb      	strb	r3, [r7, #31]
 8006c40:	e09e      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c42:	2304      	movs	r3, #4
 8006c44:	77fb      	strb	r3, [r7, #31]
 8006c46:	e09b      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c48:	2308      	movs	r3, #8
 8006c4a:	77fb      	strb	r3, [r7, #31]
 8006c4c:	e098      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c4e:	2310      	movs	r3, #16
 8006c50:	77fb      	strb	r3, [r7, #31]
 8006c52:	e095      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a2f      	ldr	r2, [pc, #188]	@ (8006d18 <UART_SetConfig+0x2e0>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d125      	bne.n	8006caa <UART_SetConfig+0x272>
 8006c5e:	4b29      	ldr	r3, [pc, #164]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c6c:	d017      	beq.n	8006c9e <UART_SetConfig+0x266>
 8006c6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c72:	d817      	bhi.n	8006ca4 <UART_SetConfig+0x26c>
 8006c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c78:	d00b      	beq.n	8006c92 <UART_SetConfig+0x25a>
 8006c7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c7e:	d811      	bhi.n	8006ca4 <UART_SetConfig+0x26c>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <UART_SetConfig+0x254>
 8006c84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c88:	d006      	beq.n	8006c98 <UART_SetConfig+0x260>
 8006c8a:	e00b      	b.n	8006ca4 <UART_SetConfig+0x26c>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	77fb      	strb	r3, [r7, #31]
 8006c90:	e076      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c92:	2302      	movs	r3, #2
 8006c94:	77fb      	strb	r3, [r7, #31]
 8006c96:	e073      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c98:	2304      	movs	r3, #4
 8006c9a:	77fb      	strb	r3, [r7, #31]
 8006c9c:	e070      	b.n	8006d80 <UART_SetConfig+0x348>
 8006c9e:	2308      	movs	r3, #8
 8006ca0:	77fb      	strb	r3, [r7, #31]
 8006ca2:	e06d      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ca4:	2310      	movs	r3, #16
 8006ca6:	77fb      	strb	r3, [r7, #31]
 8006ca8:	e06a      	b.n	8006d80 <UART_SetConfig+0x348>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a1b      	ldr	r2, [pc, #108]	@ (8006d1c <UART_SetConfig+0x2e4>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d138      	bne.n	8006d26 <UART_SetConfig+0x2ee>
 8006cb4:	4b13      	ldr	r3, [pc, #76]	@ (8006d04 <UART_SetConfig+0x2cc>)
 8006cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cba:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006cbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cc2:	d017      	beq.n	8006cf4 <UART_SetConfig+0x2bc>
 8006cc4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cc8:	d82a      	bhi.n	8006d20 <UART_SetConfig+0x2e8>
 8006cca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cce:	d00b      	beq.n	8006ce8 <UART_SetConfig+0x2b0>
 8006cd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd4:	d824      	bhi.n	8006d20 <UART_SetConfig+0x2e8>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d003      	beq.n	8006ce2 <UART_SetConfig+0x2aa>
 8006cda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cde:	d006      	beq.n	8006cee <UART_SetConfig+0x2b6>
 8006ce0:	e01e      	b.n	8006d20 <UART_SetConfig+0x2e8>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	77fb      	strb	r3, [r7, #31]
 8006ce6:	e04b      	b.n	8006d80 <UART_SetConfig+0x348>
 8006ce8:	2302      	movs	r3, #2
 8006cea:	77fb      	strb	r3, [r7, #31]
 8006cec:	e048      	b.n	8006d80 <UART_SetConfig+0x348>
 8006cee:	2304      	movs	r3, #4
 8006cf0:	77fb      	strb	r3, [r7, #31]
 8006cf2:	e045      	b.n	8006d80 <UART_SetConfig+0x348>
 8006cf4:	2308      	movs	r3, #8
 8006cf6:	77fb      	strb	r3, [r7, #31]
 8006cf8:	e042      	b.n	8006d80 <UART_SetConfig+0x348>
 8006cfa:	bf00      	nop
 8006cfc:	efff69f3 	.word	0xefff69f3
 8006d00:	40011000 	.word	0x40011000
 8006d04:	40023800 	.word	0x40023800
 8006d08:	40004400 	.word	0x40004400
 8006d0c:	40004800 	.word	0x40004800
 8006d10:	40004c00 	.word	0x40004c00
 8006d14:	40005000 	.word	0x40005000
 8006d18:	40011400 	.word	0x40011400
 8006d1c:	40007800 	.word	0x40007800
 8006d20:	2310      	movs	r3, #16
 8006d22:	77fb      	strb	r3, [r7, #31]
 8006d24:	e02c      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a72      	ldr	r2, [pc, #456]	@ (8006ef4 <UART_SetConfig+0x4bc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d125      	bne.n	8006d7c <UART_SetConfig+0x344>
 8006d30:	4b71      	ldr	r3, [pc, #452]	@ (8006ef8 <UART_SetConfig+0x4c0>)
 8006d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d36:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006d3a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006d3e:	d017      	beq.n	8006d70 <UART_SetConfig+0x338>
 8006d40:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006d44:	d817      	bhi.n	8006d76 <UART_SetConfig+0x33e>
 8006d46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d4a:	d00b      	beq.n	8006d64 <UART_SetConfig+0x32c>
 8006d4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d50:	d811      	bhi.n	8006d76 <UART_SetConfig+0x33e>
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d003      	beq.n	8006d5e <UART_SetConfig+0x326>
 8006d56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d5a:	d006      	beq.n	8006d6a <UART_SetConfig+0x332>
 8006d5c:	e00b      	b.n	8006d76 <UART_SetConfig+0x33e>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e00d      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d64:	2302      	movs	r3, #2
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	e00a      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d6a:	2304      	movs	r3, #4
 8006d6c:	77fb      	strb	r3, [r7, #31]
 8006d6e:	e007      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d70:	2308      	movs	r3, #8
 8006d72:	77fb      	strb	r3, [r7, #31]
 8006d74:	e004      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d76:	2310      	movs	r3, #16
 8006d78:	77fb      	strb	r3, [r7, #31]
 8006d7a:	e001      	b.n	8006d80 <UART_SetConfig+0x348>
 8006d7c:	2310      	movs	r3, #16
 8006d7e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69db      	ldr	r3, [r3, #28]
 8006d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d88:	d15b      	bne.n	8006e42 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006d8a:	7ffb      	ldrb	r3, [r7, #31]
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d828      	bhi.n	8006de2 <UART_SetConfig+0x3aa>
 8006d90:	a201      	add	r2, pc, #4	@ (adr r2, 8006d98 <UART_SetConfig+0x360>)
 8006d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d96:	bf00      	nop
 8006d98:	08006dbd 	.word	0x08006dbd
 8006d9c:	08006dc5 	.word	0x08006dc5
 8006da0:	08006dcd 	.word	0x08006dcd
 8006da4:	08006de3 	.word	0x08006de3
 8006da8:	08006dd3 	.word	0x08006dd3
 8006dac:	08006de3 	.word	0x08006de3
 8006db0:	08006de3 	.word	0x08006de3
 8006db4:	08006de3 	.word	0x08006de3
 8006db8:	08006ddb 	.word	0x08006ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dbc:	f7fe fc2c 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8006dc0:	61b8      	str	r0, [r7, #24]
        break;
 8006dc2:	e013      	b.n	8006dec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dc4:	f7fe fc3c 	bl	8005640 <HAL_RCC_GetPCLK2Freq>
 8006dc8:	61b8      	str	r0, [r7, #24]
        break;
 8006dca:	e00f      	b.n	8006dec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8006efc <UART_SetConfig+0x4c4>)
 8006dce:	61bb      	str	r3, [r7, #24]
        break;
 8006dd0:	e00c      	b.n	8006dec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dd2:	f7fe fb0f 	bl	80053f4 <HAL_RCC_GetSysClockFreq>
 8006dd6:	61b8      	str	r0, [r7, #24]
        break;
 8006dd8:	e008      	b.n	8006dec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dde:	61bb      	str	r3, [r7, #24]
        break;
 8006de0:	e004      	b.n	8006dec <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006de2:	2300      	movs	r3, #0
 8006de4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	77bb      	strb	r3, [r7, #30]
        break;
 8006dea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d074      	beq.n	8006edc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	005a      	lsls	r2, r3, #1
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	085b      	lsrs	r3, r3, #1
 8006dfc:	441a      	add	r2, r3
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e06:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	2b0f      	cmp	r3, #15
 8006e0c:	d916      	bls.n	8006e3c <UART_SetConfig+0x404>
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e14:	d212      	bcs.n	8006e3c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f023 030f 	bic.w	r3, r3, #15
 8006e1e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	085b      	lsrs	r3, r3, #1
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	b29a      	uxth	r2, r3
 8006e2c:	89fb      	ldrh	r3, [r7, #14]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	89fa      	ldrh	r2, [r7, #14]
 8006e38:	60da      	str	r2, [r3, #12]
 8006e3a:	e04f      	b.n	8006edc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	77bb      	strb	r3, [r7, #30]
 8006e40:	e04c      	b.n	8006edc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e42:	7ffb      	ldrb	r3, [r7, #31]
 8006e44:	2b08      	cmp	r3, #8
 8006e46:	d828      	bhi.n	8006e9a <UART_SetConfig+0x462>
 8006e48:	a201      	add	r2, pc, #4	@ (adr r2, 8006e50 <UART_SetConfig+0x418>)
 8006e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4e:	bf00      	nop
 8006e50:	08006e75 	.word	0x08006e75
 8006e54:	08006e7d 	.word	0x08006e7d
 8006e58:	08006e85 	.word	0x08006e85
 8006e5c:	08006e9b 	.word	0x08006e9b
 8006e60:	08006e8b 	.word	0x08006e8b
 8006e64:	08006e9b 	.word	0x08006e9b
 8006e68:	08006e9b 	.word	0x08006e9b
 8006e6c:	08006e9b 	.word	0x08006e9b
 8006e70:	08006e93 	.word	0x08006e93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e74:	f7fe fbd0 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8006e78:	61b8      	str	r0, [r7, #24]
        break;
 8006e7a:	e013      	b.n	8006ea4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e7c:	f7fe fbe0 	bl	8005640 <HAL_RCC_GetPCLK2Freq>
 8006e80:	61b8      	str	r0, [r7, #24]
        break;
 8006e82:	e00f      	b.n	8006ea4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e84:	4b1d      	ldr	r3, [pc, #116]	@ (8006efc <UART_SetConfig+0x4c4>)
 8006e86:	61bb      	str	r3, [r7, #24]
        break;
 8006e88:	e00c      	b.n	8006ea4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e8a:	f7fe fab3 	bl	80053f4 <HAL_RCC_GetSysClockFreq>
 8006e8e:	61b8      	str	r0, [r7, #24]
        break;
 8006e90:	e008      	b.n	8006ea4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e96:	61bb      	str	r3, [r7, #24]
        break;
 8006e98:	e004      	b.n	8006ea4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	77bb      	strb	r3, [r7, #30]
        break;
 8006ea2:	bf00      	nop
    }

    if (pclk != 0U)
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d018      	beq.n	8006edc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	085a      	lsrs	r2, r3, #1
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	441a      	add	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ebc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	2b0f      	cmp	r3, #15
 8006ec2:	d909      	bls.n	8006ed8 <UART_SetConfig+0x4a0>
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eca:	d205      	bcs.n	8006ed8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60da      	str	r2, [r3, #12]
 8006ed6:	e001      	b.n	8006edc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006ee8:	7fbb      	ldrb	r3, [r7, #30]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3720      	adds	r7, #32
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	40007c00 	.word	0x40007c00
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	00f42400 	.word	0x00f42400

08006f00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0c:	f003 0308 	and.w	r3, r3, #8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d00a      	beq.n	8006f2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00a      	beq.n	8006f4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	430a      	orrs	r2, r1
 8006f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00a      	beq.n	8006f6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	430a      	orrs	r2, r1
 8006f6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f72:	f003 0304 	and.w	r3, r3, #4
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00a      	beq.n	8006f90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f94:	f003 0310 	and.w	r3, r3, #16
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00a      	beq.n	8006fb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00a      	beq.n	8006fd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	430a      	orrs	r2, r1
 8006fd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d01a      	beq.n	8007016 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ffe:	d10a      	bne.n	8007016 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	430a      	orrs	r2, r1
 8007014:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00a      	beq.n	8007038 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	430a      	orrs	r2, r1
 8007036:	605a      	str	r2, [r3, #4]
  }
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b098      	sub	sp, #96	@ 0x60
 8007048:	af02      	add	r7, sp, #8
 800704a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007054:	f7fb fcb6 	bl	80029c4 <HAL_GetTick>
 8007058:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	2b08      	cmp	r3, #8
 8007066:	d12e      	bne.n	80070c6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007068:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007070:	2200      	movs	r2, #0
 8007072:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f88c 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d021      	beq.n	80070c6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708a:	e853 3f00 	ldrex	r3, [r3]
 800708e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007092:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007096:	653b      	str	r3, [r7, #80]	@ 0x50
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	461a      	mov	r2, r3
 800709e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80070a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070a8:	e841 2300 	strex	r3, r2, [r1]
 80070ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1e6      	bne.n	8007082 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2220      	movs	r2, #32
 80070b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e062      	b.n	800718c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 0304 	and.w	r3, r3, #4
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d149      	bne.n	8007168 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070dc:	2200      	movs	r2, #0
 80070de:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f856 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d03c      	beq.n	8007168 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	e853 3f00 	ldrex	r3, [r3]
 80070fa:	623b      	str	r3, [r7, #32]
   return(result);
 80070fc:	6a3b      	ldr	r3, [r7, #32]
 80070fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	461a      	mov	r2, r3
 800710a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800710c:	633b      	str	r3, [r7, #48]	@ 0x30
 800710e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007110:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007112:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007114:	e841 2300 	strex	r3, r2, [r1]
 8007118:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1e6      	bne.n	80070ee <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	3308      	adds	r3, #8
 8007126:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f023 0301 	bic.w	r3, r3, #1
 8007136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3308      	adds	r3, #8
 800713e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007140:	61fa      	str	r2, [r7, #28]
 8007142:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	69b9      	ldr	r1, [r7, #24]
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	617b      	str	r3, [r7, #20]
   return(result);
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e5      	bne.n	8007120 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2220      	movs	r2, #32
 8007158:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e011      	b.n	800718c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2220      	movs	r2, #32
 8007172:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3758      	adds	r7, #88	@ 0x58
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	603b      	str	r3, [r7, #0]
 80071a0:	4613      	mov	r3, r2
 80071a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071a4:	e04f      	b.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d04b      	beq.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ae:	f7fb fc09 	bl	80029c4 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d302      	bcc.n	80071c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e04e      	b.n	8007266 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d037      	beq.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	2b80      	cmp	r3, #128	@ 0x80
 80071da:	d034      	beq.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	2b40      	cmp	r3, #64	@ 0x40
 80071e0:	d031      	beq.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69db      	ldr	r3, [r3, #28]
 80071e8:	f003 0308 	and.w	r3, r3, #8
 80071ec:	2b08      	cmp	r3, #8
 80071ee:	d110      	bne.n	8007212 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2208      	movs	r2, #8
 80071f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 f838 	bl	800726e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2208      	movs	r2, #8
 8007202:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e029      	b.n	8007266 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	69db      	ldr	r3, [r3, #28]
 8007218:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800721c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007220:	d111      	bne.n	8007246 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800722a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f81e 	bl	800726e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2220      	movs	r2, #32
 8007236:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e00f      	b.n	8007266 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	69da      	ldr	r2, [r3, #28]
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	4013      	ands	r3, r2
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	429a      	cmp	r2, r3
 8007254:	bf0c      	ite	eq
 8007256:	2301      	moveq	r3, #1
 8007258:	2300      	movne	r3, #0
 800725a:	b2db      	uxtb	r3, r3
 800725c:	461a      	mov	r2, r3
 800725e:	79fb      	ldrb	r3, [r7, #7]
 8007260:	429a      	cmp	r2, r3
 8007262:	d0a0      	beq.n	80071a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800726e:	b480      	push	{r7}
 8007270:	b095      	sub	sp, #84	@ 0x54
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800727e:	e853 3f00 	ldrex	r3, [r3]
 8007282:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007286:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800728a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	461a      	mov	r2, r3
 8007292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007294:	643b      	str	r3, [r7, #64]	@ 0x40
 8007296:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800729a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800729c:	e841 2300 	strex	r3, r2, [r1]
 80072a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e6      	bne.n	8007276 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3308      	adds	r3, #8
 80072ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	6a3b      	ldr	r3, [r7, #32]
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	f023 0301 	bic.w	r3, r3, #1
 80072be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3308      	adds	r3, #8
 80072c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072d0:	e841 2300 	strex	r3, r2, [r1]
 80072d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e5      	bne.n	80072a8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d118      	bne.n	8007316 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	f023 0310 	bic.w	r3, r3, #16
 80072f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007302:	61bb      	str	r3, [r7, #24]
 8007304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007306:	6979      	ldr	r1, [r7, #20]
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	613b      	str	r3, [r7, #16]
   return(result);
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1e6      	bne.n	80072e4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2220      	movs	r2, #32
 800731a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800732a:	bf00      	nop
 800732c:	3754      	adds	r7, #84	@ 0x54
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
	...

08007338 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8007338:	b5b0      	push	{r4, r5, r7, lr}
 800733a:	b08c      	sub	sp, #48	@ 0x30
 800733c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800733e:	4b8f      	ldr	r3, [pc, #572]	@ (800757c <MX_LWIP_Init+0x244>)
 8007340:	22c0      	movs	r2, #192	@ 0xc0
 8007342:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8007344:	4b8d      	ldr	r3, [pc, #564]	@ (800757c <MX_LWIP_Init+0x244>)
 8007346:	22a8      	movs	r2, #168	@ 0xa8
 8007348:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800734a:	4b8c      	ldr	r3, [pc, #560]	@ (800757c <MX_LWIP_Init+0x244>)
 800734c:	2200      	movs	r2, #0
 800734e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 25;
 8007350:	4b8a      	ldr	r3, [pc, #552]	@ (800757c <MX_LWIP_Init+0x244>)
 8007352:	2219      	movs	r2, #25
 8007354:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8007356:	4b8a      	ldr	r3, [pc, #552]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007358:	22ff      	movs	r2, #255	@ 0xff
 800735a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800735c:	4b88      	ldr	r3, [pc, #544]	@ (8007580 <MX_LWIP_Init+0x248>)
 800735e:	22ff      	movs	r2, #255	@ 0xff
 8007360:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8007362:	4b87      	ldr	r3, [pc, #540]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007364:	22ff      	movs	r2, #255	@ 0xff
 8007366:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8007368:	4b85      	ldr	r3, [pc, #532]	@ (8007580 <MX_LWIP_Init+0x248>)
 800736a:	2200      	movs	r2, #0
 800736c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800736e:	4b85      	ldr	r3, [pc, #532]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007370:	2200      	movs	r2, #0
 8007372:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 8007374:	4b83      	ldr	r3, [pc, #524]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007376:	2200      	movs	r2, #0
 8007378:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800737a:	4b82      	ldr	r3, [pc, #520]	@ (8007584 <MX_LWIP_Init+0x24c>)
 800737c:	2200      	movs	r2, #0
 800737e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8007380:	4b80      	ldr	r3, [pc, #512]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007382:	2200      	movs	r2, #0
 8007384:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8007386:	2100      	movs	r1, #0
 8007388:	2000      	movs	r0, #0
 800738a:	f004 f83f 	bl	800b40c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800738e:	4b7b      	ldr	r3, [pc, #492]	@ (800757c <MX_LWIP_Init+0x244>)
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	061a      	lsls	r2, r3, #24
 8007394:	4b79      	ldr	r3, [pc, #484]	@ (800757c <MX_LWIP_Init+0x244>)
 8007396:	785b      	ldrb	r3, [r3, #1]
 8007398:	041b      	lsls	r3, r3, #16
 800739a:	431a      	orrs	r2, r3
 800739c:	4b77      	ldr	r3, [pc, #476]	@ (800757c <MX_LWIP_Init+0x244>)
 800739e:	789b      	ldrb	r3, [r3, #2]
 80073a0:	021b      	lsls	r3, r3, #8
 80073a2:	4313      	orrs	r3, r2
 80073a4:	4a75      	ldr	r2, [pc, #468]	@ (800757c <MX_LWIP_Init+0x244>)
 80073a6:	78d2      	ldrb	r2, [r2, #3]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	061a      	lsls	r2, r3, #24
 80073ac:	4b73      	ldr	r3, [pc, #460]	@ (800757c <MX_LWIP_Init+0x244>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	0619      	lsls	r1, r3, #24
 80073b2:	4b72      	ldr	r3, [pc, #456]	@ (800757c <MX_LWIP_Init+0x244>)
 80073b4:	785b      	ldrb	r3, [r3, #1]
 80073b6:	041b      	lsls	r3, r3, #16
 80073b8:	4319      	orrs	r1, r3
 80073ba:	4b70      	ldr	r3, [pc, #448]	@ (800757c <MX_LWIP_Init+0x244>)
 80073bc:	789b      	ldrb	r3, [r3, #2]
 80073be:	021b      	lsls	r3, r3, #8
 80073c0:	430b      	orrs	r3, r1
 80073c2:	496e      	ldr	r1, [pc, #440]	@ (800757c <MX_LWIP_Init+0x244>)
 80073c4:	78c9      	ldrb	r1, [r1, #3]
 80073c6:	430b      	orrs	r3, r1
 80073c8:	021b      	lsls	r3, r3, #8
 80073ca:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073ce:	431a      	orrs	r2, r3
 80073d0:	4b6a      	ldr	r3, [pc, #424]	@ (800757c <MX_LWIP_Init+0x244>)
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	0619      	lsls	r1, r3, #24
 80073d6:	4b69      	ldr	r3, [pc, #420]	@ (800757c <MX_LWIP_Init+0x244>)
 80073d8:	785b      	ldrb	r3, [r3, #1]
 80073da:	041b      	lsls	r3, r3, #16
 80073dc:	4319      	orrs	r1, r3
 80073de:	4b67      	ldr	r3, [pc, #412]	@ (800757c <MX_LWIP_Init+0x244>)
 80073e0:	789b      	ldrb	r3, [r3, #2]
 80073e2:	021b      	lsls	r3, r3, #8
 80073e4:	430b      	orrs	r3, r1
 80073e6:	4965      	ldr	r1, [pc, #404]	@ (800757c <MX_LWIP_Init+0x244>)
 80073e8:	78c9      	ldrb	r1, [r1, #3]
 80073ea:	430b      	orrs	r3, r1
 80073ec:	0a1b      	lsrs	r3, r3, #8
 80073ee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80073f2:	431a      	orrs	r2, r3
 80073f4:	4b61      	ldr	r3, [pc, #388]	@ (800757c <MX_LWIP_Init+0x244>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	0619      	lsls	r1, r3, #24
 80073fa:	4b60      	ldr	r3, [pc, #384]	@ (800757c <MX_LWIP_Init+0x244>)
 80073fc:	785b      	ldrb	r3, [r3, #1]
 80073fe:	041b      	lsls	r3, r3, #16
 8007400:	4319      	orrs	r1, r3
 8007402:	4b5e      	ldr	r3, [pc, #376]	@ (800757c <MX_LWIP_Init+0x244>)
 8007404:	789b      	ldrb	r3, [r3, #2]
 8007406:	021b      	lsls	r3, r3, #8
 8007408:	430b      	orrs	r3, r1
 800740a:	495c      	ldr	r1, [pc, #368]	@ (800757c <MX_LWIP_Init+0x244>)
 800740c:	78c9      	ldrb	r1, [r1, #3]
 800740e:	430b      	orrs	r3, r1
 8007410:	0e1b      	lsrs	r3, r3, #24
 8007412:	4313      	orrs	r3, r2
 8007414:	4a5c      	ldr	r2, [pc, #368]	@ (8007588 <MX_LWIP_Init+0x250>)
 8007416:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007418:	4b59      	ldr	r3, [pc, #356]	@ (8007580 <MX_LWIP_Init+0x248>)
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	061a      	lsls	r2, r3, #24
 800741e:	4b58      	ldr	r3, [pc, #352]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007420:	785b      	ldrb	r3, [r3, #1]
 8007422:	041b      	lsls	r3, r3, #16
 8007424:	431a      	orrs	r2, r3
 8007426:	4b56      	ldr	r3, [pc, #344]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007428:	789b      	ldrb	r3, [r3, #2]
 800742a:	021b      	lsls	r3, r3, #8
 800742c:	4313      	orrs	r3, r2
 800742e:	4a54      	ldr	r2, [pc, #336]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007430:	78d2      	ldrb	r2, [r2, #3]
 8007432:	4313      	orrs	r3, r2
 8007434:	061a      	lsls	r2, r3, #24
 8007436:	4b52      	ldr	r3, [pc, #328]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	0619      	lsls	r1, r3, #24
 800743c:	4b50      	ldr	r3, [pc, #320]	@ (8007580 <MX_LWIP_Init+0x248>)
 800743e:	785b      	ldrb	r3, [r3, #1]
 8007440:	041b      	lsls	r3, r3, #16
 8007442:	4319      	orrs	r1, r3
 8007444:	4b4e      	ldr	r3, [pc, #312]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007446:	789b      	ldrb	r3, [r3, #2]
 8007448:	021b      	lsls	r3, r3, #8
 800744a:	430b      	orrs	r3, r1
 800744c:	494c      	ldr	r1, [pc, #304]	@ (8007580 <MX_LWIP_Init+0x248>)
 800744e:	78c9      	ldrb	r1, [r1, #3]
 8007450:	430b      	orrs	r3, r1
 8007452:	021b      	lsls	r3, r3, #8
 8007454:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007458:	431a      	orrs	r2, r3
 800745a:	4b49      	ldr	r3, [pc, #292]	@ (8007580 <MX_LWIP_Init+0x248>)
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	0619      	lsls	r1, r3, #24
 8007460:	4b47      	ldr	r3, [pc, #284]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007462:	785b      	ldrb	r3, [r3, #1]
 8007464:	041b      	lsls	r3, r3, #16
 8007466:	4319      	orrs	r1, r3
 8007468:	4b45      	ldr	r3, [pc, #276]	@ (8007580 <MX_LWIP_Init+0x248>)
 800746a:	789b      	ldrb	r3, [r3, #2]
 800746c:	021b      	lsls	r3, r3, #8
 800746e:	430b      	orrs	r3, r1
 8007470:	4943      	ldr	r1, [pc, #268]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007472:	78c9      	ldrb	r1, [r1, #3]
 8007474:	430b      	orrs	r3, r1
 8007476:	0a1b      	lsrs	r3, r3, #8
 8007478:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800747c:	431a      	orrs	r2, r3
 800747e:	4b40      	ldr	r3, [pc, #256]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	0619      	lsls	r1, r3, #24
 8007484:	4b3e      	ldr	r3, [pc, #248]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007486:	785b      	ldrb	r3, [r3, #1]
 8007488:	041b      	lsls	r3, r3, #16
 800748a:	4319      	orrs	r1, r3
 800748c:	4b3c      	ldr	r3, [pc, #240]	@ (8007580 <MX_LWIP_Init+0x248>)
 800748e:	789b      	ldrb	r3, [r3, #2]
 8007490:	021b      	lsls	r3, r3, #8
 8007492:	430b      	orrs	r3, r1
 8007494:	493a      	ldr	r1, [pc, #232]	@ (8007580 <MX_LWIP_Init+0x248>)
 8007496:	78c9      	ldrb	r1, [r1, #3]
 8007498:	430b      	orrs	r3, r1
 800749a:	0e1b      	lsrs	r3, r3, #24
 800749c:	4313      	orrs	r3, r2
 800749e:	4a3b      	ldr	r2, [pc, #236]	@ (800758c <MX_LWIP_Init+0x254>)
 80074a0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80074a2:	4b38      	ldr	r3, [pc, #224]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	061a      	lsls	r2, r3, #24
 80074a8:	4b36      	ldr	r3, [pc, #216]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074aa:	785b      	ldrb	r3, [r3, #1]
 80074ac:	041b      	lsls	r3, r3, #16
 80074ae:	431a      	orrs	r2, r3
 80074b0:	4b34      	ldr	r3, [pc, #208]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074b2:	789b      	ldrb	r3, [r3, #2]
 80074b4:	021b      	lsls	r3, r3, #8
 80074b6:	4313      	orrs	r3, r2
 80074b8:	4a32      	ldr	r2, [pc, #200]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074ba:	78d2      	ldrb	r2, [r2, #3]
 80074bc:	4313      	orrs	r3, r2
 80074be:	061a      	lsls	r2, r3, #24
 80074c0:	4b30      	ldr	r3, [pc, #192]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	0619      	lsls	r1, r3, #24
 80074c6:	4b2f      	ldr	r3, [pc, #188]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074c8:	785b      	ldrb	r3, [r3, #1]
 80074ca:	041b      	lsls	r3, r3, #16
 80074cc:	4319      	orrs	r1, r3
 80074ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074d0:	789b      	ldrb	r3, [r3, #2]
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	430b      	orrs	r3, r1
 80074d6:	492b      	ldr	r1, [pc, #172]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074d8:	78c9      	ldrb	r1, [r1, #3]
 80074da:	430b      	orrs	r3, r1
 80074dc:	021b      	lsls	r3, r3, #8
 80074de:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80074e2:	431a      	orrs	r2, r3
 80074e4:	4b27      	ldr	r3, [pc, #156]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	0619      	lsls	r1, r3, #24
 80074ea:	4b26      	ldr	r3, [pc, #152]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074ec:	785b      	ldrb	r3, [r3, #1]
 80074ee:	041b      	lsls	r3, r3, #16
 80074f0:	4319      	orrs	r1, r3
 80074f2:	4b24      	ldr	r3, [pc, #144]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074f4:	789b      	ldrb	r3, [r3, #2]
 80074f6:	021b      	lsls	r3, r3, #8
 80074f8:	430b      	orrs	r3, r1
 80074fa:	4922      	ldr	r1, [pc, #136]	@ (8007584 <MX_LWIP_Init+0x24c>)
 80074fc:	78c9      	ldrb	r1, [r1, #3]
 80074fe:	430b      	orrs	r3, r1
 8007500:	0a1b      	lsrs	r3, r3, #8
 8007502:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007506:	431a      	orrs	r2, r3
 8007508:	4b1e      	ldr	r3, [pc, #120]	@ (8007584 <MX_LWIP_Init+0x24c>)
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	0619      	lsls	r1, r3, #24
 800750e:	4b1d      	ldr	r3, [pc, #116]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007510:	785b      	ldrb	r3, [r3, #1]
 8007512:	041b      	lsls	r3, r3, #16
 8007514:	4319      	orrs	r1, r3
 8007516:	4b1b      	ldr	r3, [pc, #108]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007518:	789b      	ldrb	r3, [r3, #2]
 800751a:	021b      	lsls	r3, r3, #8
 800751c:	430b      	orrs	r3, r1
 800751e:	4919      	ldr	r1, [pc, #100]	@ (8007584 <MX_LWIP_Init+0x24c>)
 8007520:	78c9      	ldrb	r1, [r1, #3]
 8007522:	430b      	orrs	r3, r1
 8007524:	0e1b      	lsrs	r3, r3, #24
 8007526:	4313      	orrs	r3, r2
 8007528:	4a19      	ldr	r2, [pc, #100]	@ (8007590 <MX_LWIP_Init+0x258>)
 800752a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800752c:	4b19      	ldr	r3, [pc, #100]	@ (8007594 <MX_LWIP_Init+0x25c>)
 800752e:	9302      	str	r3, [sp, #8]
 8007530:	4b19      	ldr	r3, [pc, #100]	@ (8007598 <MX_LWIP_Init+0x260>)
 8007532:	9301      	str	r3, [sp, #4]
 8007534:	2300      	movs	r3, #0
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	4b15      	ldr	r3, [pc, #84]	@ (8007590 <MX_LWIP_Init+0x258>)
 800753a:	4a14      	ldr	r2, [pc, #80]	@ (800758c <MX_LWIP_Init+0x254>)
 800753c:	4912      	ldr	r1, [pc, #72]	@ (8007588 <MX_LWIP_Init+0x250>)
 800753e:	4817      	ldr	r0, [pc, #92]	@ (800759c <MX_LWIP_Init+0x264>)
 8007540:	f004 fd2a 	bl	800bf98 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007544:	4815      	ldr	r0, [pc, #84]	@ (800759c <MX_LWIP_Init+0x264>)
 8007546:	f004 fed9 	bl	800c2fc <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800754a:	4814      	ldr	r0, [pc, #80]	@ (800759c <MX_LWIP_Init+0x264>)
 800754c:	f004 fee6 	bl	800c31c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007550:	4913      	ldr	r1, [pc, #76]	@ (80075a0 <MX_LWIP_Init+0x268>)
 8007552:	4812      	ldr	r0, [pc, #72]	@ (800759c <MX_LWIP_Init+0x264>)
 8007554:	f004 ffe4 	bl	800c520 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8007558:	4b12      	ldr	r3, [pc, #72]	@ (80075a4 <MX_LWIP_Init+0x26c>)
 800755a:	1d3c      	adds	r4, r7, #4
 800755c:	461d      	mov	r5, r3
 800755e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007560:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007562:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800756a:	1d3b      	adds	r3, r7, #4
 800756c:	490b      	ldr	r1, [pc, #44]	@ (800759c <MX_LWIP_Init+0x264>)
 800756e:	4618      	mov	r0, r3
 8007570:	f000 fdcb 	bl	800810a <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007574:	bf00      	nop
 8007576:	3720      	adds	r7, #32
 8007578:	46bd      	mov	sp, r7
 800757a:	bdb0      	pop	{r4, r5, r7, pc}
 800757c:	20001d70 	.word	0x20001d70
 8007580:	20001d74 	.word	0x20001d74
 8007584:	20001d78 	.word	0x20001d78
 8007588:	20001d64 	.word	0x20001d64
 800758c:	20001d68 	.word	0x20001d68
 8007590:	20001d6c 	.word	0x20001d6c
 8007594:	0800b349 	.word	0x0800b349
 8007598:	08007b41 	.word	0x08007b41
 800759c:	20001d30 	.word	0x20001d30
 80075a0:	080075a9 	.word	0x080075a9
 80075a4:	08018814 	.word	0x08018814

080075a8 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80075bc:	b480      	push	{r7}
 80075be:	b087      	sub	sp, #28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80075ce:	2320      	movs	r3, #32
 80075d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80075d2:	f3bf 8f4f 	dsb	sy
}
 80075d6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80075d8:	e00b      	b.n	80075f2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80075da:	4a0d      	ldr	r2, [pc, #52]	@ (8007610 <SCB_InvalidateDCache_by_Addr+0x54>)
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	693a      	ldr	r2, [r7, #16]
 80075e6:	4413      	add	r3, r2
 80075e8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	dcf0      	bgt.n	80075da <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80075f8:	f3bf 8f4f 	dsb	sy
}
 80075fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80075fe:	f3bf 8f6f 	isb	sy
}
 8007602:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8007604:	bf00      	nop
 8007606:	371c      	adds	r7, #28
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	e000ed00 	.word	0xe000ed00

08007614 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800761c:	4b04      	ldr	r3, [pc, #16]	@ (8007630 <HAL_ETH_RxCpltCallback+0x1c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fefb 	bl	800841c <osSemaphoreRelease>
}
 8007626:	bf00      	nop
 8007628:	3708      	adds	r7, #8
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	20006708 	.word	0x20006708

08007634 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800763c:	4b04      	ldr	r3, [pc, #16]	@ (8007650 <HAL_ETH_TxCpltCallback+0x1c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4618      	mov	r0, r3
 8007642:	f000 feeb 	bl	800841c <osSemaphoreRelease>
}
 8007646:	bf00      	nop
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	2000670c 	.word	0x2000670c

08007654 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f7fc fa0a 	bl	8003a76 <HAL_ETH_GetDMAError>
 8007662:	4603      	mov	r3, r0
 8007664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007668:	2b80      	cmp	r3, #128	@ 0x80
 800766a:	d104      	bne.n	8007676 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800766c:	4b04      	ldr	r3, [pc, #16]	@ (8007680 <HAL_ETH_ErrorCallback+0x2c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4618      	mov	r0, r3
 8007672:	f000 fed3 	bl	800841c <osSemaphoreRelease>
  }
}
 8007676:	bf00      	nop
 8007678:	3708      	adds	r7, #8
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	20006708 	.word	0x20006708

08007684 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007684:	b5b0      	push	{r4, r5, r7, lr}
 8007686:	b0b4      	sub	sp, #208	@ 0xd0
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800768c:	2300      	movs	r3, #0
 800768e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8007692:	2300      	movs	r3, #0
 8007694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8007698:	2300      	movs	r3, #0
 800769a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800769e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80076a2:	2264      	movs	r2, #100	@ 0x64
 80076a4:	2100      	movs	r1, #0
 80076a6:	4618      	mov	r0, r3
 80076a8:	f00e ffec 	bl	8016684 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80076ac:	4b9f      	ldr	r3, [pc, #636]	@ (800792c <low_level_init+0x2a8>)
 80076ae:	4aa0      	ldr	r2, [pc, #640]	@ (8007930 <low_level_init+0x2ac>)
 80076b0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80076b2:	2300      	movs	r3, #0
 80076b4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 80076b8:	2380      	movs	r3, #128	@ 0x80
 80076ba:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 80076be:	23e1      	movs	r3, #225	@ 0xe1
 80076c0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 80076c4:	2300      	movs	r3, #0
 80076c6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 80076ca:	2300      	movs	r3, #0
 80076cc:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 80076d0:	2300      	movs	r3, #0
 80076d2:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 80076d6:	4a95      	ldr	r2, [pc, #596]	@ (800792c <low_level_init+0x2a8>)
 80076d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80076dc:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80076de:	4b93      	ldr	r3, [pc, #588]	@ (800792c <low_level_init+0x2a8>)
 80076e0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80076e4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80076e6:	4b91      	ldr	r3, [pc, #580]	@ (800792c <low_level_init+0x2a8>)
 80076e8:	4a92      	ldr	r2, [pc, #584]	@ (8007934 <low_level_init+0x2b0>)
 80076ea:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80076ec:	4b8f      	ldr	r3, [pc, #572]	@ (800792c <low_level_init+0x2a8>)
 80076ee:	4a92      	ldr	r2, [pc, #584]	@ (8007938 <low_level_init+0x2b4>)
 80076f0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80076f2:	4b8e      	ldr	r3, [pc, #568]	@ (800792c <low_level_init+0x2a8>)
 80076f4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80076f8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80076fa:	488c      	ldr	r0, [pc, #560]	@ (800792c <low_level_init+0x2a8>)
 80076fc:	f7fb fb72 	bl	8002de4 <HAL_ETH_Init>
 8007700:	4603      	mov	r3, r0
 8007702:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007706:	2238      	movs	r2, #56	@ 0x38
 8007708:	2100      	movs	r1, #0
 800770a:	488c      	ldr	r0, [pc, #560]	@ (800793c <low_level_init+0x2b8>)
 800770c:	f00e ffba 	bl	8016684 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007710:	4b8a      	ldr	r3, [pc, #552]	@ (800793c <low_level_init+0x2b8>)
 8007712:	2221      	movs	r2, #33	@ 0x21
 8007714:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8007716:	4b89      	ldr	r3, [pc, #548]	@ (800793c <low_level_init+0x2b8>)
 8007718:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800771c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800771e:	4b87      	ldr	r3, [pc, #540]	@ (800793c <low_level_init+0x2b8>)
 8007720:	2200      	movs	r2, #0
 8007722:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007724:	4886      	ldr	r0, [pc, #536]	@ (8007940 <low_level_init+0x2bc>)
 8007726:	f004 faf1 	bl	800bd0c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2206      	movs	r2, #6
 800772e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007732:	4b7e      	ldr	r3, [pc, #504]	@ (800792c <low_level_init+0x2a8>)
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	781a      	ldrb	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800773e:	4b7b      	ldr	r3, [pc, #492]	@ (800792c <low_level_init+0x2a8>)
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	785a      	ldrb	r2, [r3, #1]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800774a:	4b78      	ldr	r3, [pc, #480]	@ (800792c <low_level_init+0x2a8>)
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	789a      	ldrb	r2, [r3, #2]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007756:	4b75      	ldr	r3, [pc, #468]	@ (800792c <low_level_init+0x2a8>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	78da      	ldrb	r2, [r3, #3]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007762:	4b72      	ldr	r3, [pc, #456]	@ (800792c <low_level_init+0x2a8>)
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	791a      	ldrb	r2, [r3, #4]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800776e:	4b6f      	ldr	r3, [pc, #444]	@ (800792c <low_level_init+0x2a8>)
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	795a      	ldrb	r2, [r3, #5]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8007780:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007788:	f043 030a 	orr.w	r3, r3, #10
 800778c:	b2da      	uxtb	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8007794:	2300      	movs	r3, #0
 8007796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007798:	2300      	movs	r3, #0
 800779a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800779c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80077a0:	2101      	movs	r1, #1
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 fdba 	bl	800831c <osSemaphoreCreate>
 80077a8:	4603      	mov	r3, r0
 80077aa:	4a66      	ldr	r2, [pc, #408]	@ (8007944 <low_level_init+0x2c0>)
 80077ac:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 80077ae:	2300      	movs	r3, #0
 80077b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b2:	2300      	movs	r3, #0
 80077b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 80077b6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80077ba:	2101      	movs	r1, #1
 80077bc:	4618      	mov	r0, r3
 80077be:	f000 fdad 	bl	800831c <osSemaphoreCreate>
 80077c2:	4603      	mov	r3, r0
 80077c4:	4a60      	ldr	r2, [pc, #384]	@ (8007948 <low_level_init+0x2c4>)
 80077c6:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 80077c8:	4b5e      	ldr	r3, [pc, #376]	@ (8007944 <low_level_init+0x2c0>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2100      	movs	r1, #0
 80077ce:	4618      	mov	r0, r3
 80077d0:	f000 fdd6 	bl	8008380 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 80077d4:	4b5c      	ldr	r3, [pc, #368]	@ (8007948 <low_level_init+0x2c4>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2100      	movs	r1, #0
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 fdd0 	bl	8008380 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80077e0:	4b5a      	ldr	r3, [pc, #360]	@ (800794c <low_level_init+0x2c8>)
 80077e2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80077e6:	461d      	mov	r5, r3
 80077e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80077ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80077ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80077f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80077f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80077f8:	6879      	ldr	r1, [r7, #4]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 fc85 	bl	800810a <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8007800:	4953      	ldr	r1, [pc, #332]	@ (8007950 <low_level_init+0x2cc>)
 8007802:	4854      	ldr	r0, [pc, #336]	@ (8007954 <low_level_init+0x2d0>)
 8007804:	f7fa ffb7 	bl	8002776 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8007808:	4852      	ldr	r0, [pc, #328]	@ (8007954 <low_level_init+0x2d0>)
 800780a:	f7fa ffe6 	bl	80027da <LAN8742_Init>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d006      	beq.n	8007822 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f004 fe53 	bl	800c4c0 <netif_set_link_down>
    netif_set_down(netif);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f004 fdea 	bl	800c3f4 <netif_set_down>
 8007820:	e081      	b.n	8007926 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007822:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8007826:	2b00      	cmp	r3, #0
 8007828:	d165      	bne.n	80078f6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800782a:	484a      	ldr	r0, [pc, #296]	@ (8007954 <low_level_init+0x2d0>)
 800782c:	f7fb f822 	bl	8002874 <LAN8742_GetLinkState>
 8007830:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007834:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007838:	2b01      	cmp	r3, #1
 800783a:	dc06      	bgt.n	800784a <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f004 fe3f 	bl	800c4c0 <netif_set_link_down>
      netif_set_down(netif);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f004 fdd6 	bl	800c3f4 <netif_set_down>
 8007848:	e057      	b.n	80078fa <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800784a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800784e:	3b02      	subs	r3, #2
 8007850:	2b03      	cmp	r3, #3
 8007852:	d82b      	bhi.n	80078ac <low_level_init+0x228>
 8007854:	a201      	add	r2, pc, #4	@ (adr r2, 800785c <low_level_init+0x1d8>)
 8007856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785a:	bf00      	nop
 800785c:	0800786d 	.word	0x0800786d
 8007860:	0800787f 	.word	0x0800787f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800789f 	.word	0x0800789f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800786c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007870:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007874:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007878:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800787c:	e01f      	b.n	80078be <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800787e:	2300      	movs	r3, #0
 8007880:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007884:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007888:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800788c:	e017      	b.n	80078be <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800788e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007892:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007896:	2300      	movs	r3, #0
 8007898:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800789c:	e00f      	b.n	80078be <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800789e:	2300      	movs	r3, #0
 80078a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 80078a4:	2300      	movs	r3, #0
 80078a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 80078aa:	e008      	b.n	80078be <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 80078ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 80078b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80078b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 80078bc:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 80078be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80078c2:	4619      	mov	r1, r3
 80078c4:	4819      	ldr	r0, [pc, #100]	@ (800792c <low_level_init+0x2a8>)
 80078c6:	f7fb ff75 	bl	80037b4 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80078ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078ce:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 80078d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80078d4:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80078d6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80078da:	4619      	mov	r1, r3
 80078dc:	4813      	ldr	r0, [pc, #76]	@ (800792c <low_level_init+0x2a8>)
 80078de:	f7fc f860 	bl	80039a2 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80078e2:	4812      	ldr	r0, [pc, #72]	@ (800792c <low_level_init+0x2a8>)
 80078e4:	f7fb fb18 	bl	8002f18 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f004 fd17 	bl	800c31c <netif_set_up>
    netif_set_link_up(netif);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f004 fdb2 	bl	800c458 <netif_set_link_up>
 80078f4:	e001      	b.n	80078fa <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80078f6:	f7fa f951 	bl	8001b9c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80078fa:	f7fb f893 	bl	8002a24 <HAL_GetREVID>
 80078fe:	4603      	mov	r3, r0
 8007900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007904:	d10f      	bne.n	8007926 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8007906:	4b14      	ldr	r3, [pc, #80]	@ (8007958 <low_level_init+0x2d4>)
 8007908:	f107 040c 	add.w	r4, r7, #12
 800790c:	461d      	mov	r5, r3
 800790e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007912:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007916:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800791a:	f107 030c 	add.w	r3, r7, #12
 800791e:	2100      	movs	r1, #0
 8007920:	4618      	mov	r0, r3
 8007922:	f000 fbf2 	bl	800810a <osThreadCreate>
  }
}
 8007926:	37d0      	adds	r7, #208	@ 0xd0
 8007928:	46bd      	mov	sp, r7
 800792a:	bdb0      	pop	{r4, r5, r7, pc}
 800792c:	20006710 	.word	0x20006710
 8007930:	40028000 	.word	0x40028000
 8007934:	20000130 	.word	0x20000130
 8007938:	20000090 	.word	0x20000090
 800793c:	200067c0 	.word	0x200067c0
 8007940:	0801b388 	.word	0x0801b388
 8007944:	20006708 	.word	0x20006708
 8007948:	2000670c 	.word	0x2000670c
 800794c:	08018838 	.word	0x08018838
 8007950:	20000010 	.word	0x20000010
 8007954:	200067f8 	.word	0x200067f8
 8007958:	08018864 	.word	0x08018864

0800795c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b092      	sub	sp, #72	@ 0x48
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8007966:	2300      	movs	r3, #0
 8007968:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800796a:	2300      	movs	r3, #0
 800796c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800796e:	2300      	movs	r3, #0
 8007970:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007974:	f107 030c 	add.w	r3, r7, #12
 8007978:	2230      	movs	r2, #48	@ 0x30
 800797a:	2100      	movs	r1, #0
 800797c:	4618      	mov	r0, r3
 800797e:	f00e fe81 	bl	8016684 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8007982:	f107 030c 	add.w	r3, r7, #12
 8007986:	2230      	movs	r2, #48	@ 0x30
 8007988:	2100      	movs	r1, #0
 800798a:	4618      	mov	r0, r3
 800798c:	f00e fe7a 	bl	8016684 <memset>

  for(q = p; q != NULL; q = q->next)
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	643b      	str	r3, [r7, #64]	@ 0x40
 8007994:	e045      	b.n	8007a22 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8007996:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007998:	2b03      	cmp	r3, #3
 800799a:	d902      	bls.n	80079a2 <low_level_output+0x46>
      return ERR_IF;
 800799c:	f06f 030b 	mvn.w	r3, #11
 80079a0:	e07f      	b.n	8007aa2 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 80079a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079a4:	6859      	ldr	r1, [r3, #4]
 80079a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079a8:	4613      	mov	r3, r2
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	4413      	add	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	3348      	adds	r3, #72	@ 0x48
 80079b2:	443b      	add	r3, r7
 80079b4:	3b3c      	subs	r3, #60	@ 0x3c
 80079b6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 80079b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079ba:	895b      	ldrh	r3, [r3, #10]
 80079bc:	4619      	mov	r1, r3
 80079be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079c0:	4613      	mov	r3, r2
 80079c2:	005b      	lsls	r3, r3, #1
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	3348      	adds	r3, #72	@ 0x48
 80079ca:	443b      	add	r3, r7
 80079cc:	3b38      	subs	r3, #56	@ 0x38
 80079ce:	6019      	str	r1, [r3, #0]

    if(i>0)
 80079d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d011      	beq.n	80079fa <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80079d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079d8:	1e5a      	subs	r2, r3, #1
 80079da:	f107 000c 	add.w	r0, r7, #12
 80079de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80079e0:	460b      	mov	r3, r1
 80079e2:	005b      	lsls	r3, r3, #1
 80079e4:	440b      	add	r3, r1
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	18c1      	adds	r1, r0, r3
 80079ea:	4613      	mov	r3, r2
 80079ec:	005b      	lsls	r3, r3, #1
 80079ee:	4413      	add	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	3348      	adds	r3, #72	@ 0x48
 80079f4:	443b      	add	r3, r7
 80079f6:	3b34      	subs	r3, #52	@ 0x34
 80079f8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80079fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d109      	bne.n	8007a16 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8007a02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a04:	4613      	mov	r3, r2
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	4413      	add	r3, r2
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	3348      	adds	r3, #72	@ 0x48
 8007a0e:	443b      	add	r3, r7
 8007a10:	3b34      	subs	r3, #52	@ 0x34
 8007a12:	2200      	movs	r2, #0
 8007a14:	601a      	str	r2, [r3, #0]
    }

    i++;
 8007a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a18:	3301      	adds	r3, #1
 8007a1a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8007a1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1b6      	bne.n	8007996 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	891b      	ldrh	r3, [r3, #8]
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007aac <low_level_output+0x150>)
 8007a30:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8007a32:	4a1e      	ldr	r2, [pc, #120]	@ (8007aac <low_level_output+0x150>)
 8007a34:	f107 030c 	add.w	r3, r7, #12
 8007a38:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8007a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8007aac <low_level_output+0x150>)
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8007a40:	6838      	ldr	r0, [r7, #0]
 8007a42:	f005 f9c1 	bl	800cdc8 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8007a46:	4919      	ldr	r1, [pc, #100]	@ (8007aac <low_level_output+0x150>)
 8007a48:	4819      	ldr	r0, [pc, #100]	@ (8007ab0 <low_level_output+0x154>)
 8007a4a:	f7fb fb55 	bl	80030f8 <HAL_ETH_Transmit_IT>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d103      	bne.n	8007a5c <low_level_output+0x100>
    {
      errval = ERR_OK;
 8007a54:	2300      	movs	r3, #0
 8007a56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007a5a:	e01b      	b.n	8007a94 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007a5c:	4814      	ldr	r0, [pc, #80]	@ (8007ab0 <low_level_output+0x154>)
 8007a5e:	f7fb fffd 	bl	8003a5c <HAL_ETH_GetError>
 8007a62:	4603      	mov	r3, r0
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00d      	beq.n	8007a88 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007a6c:	4b11      	ldr	r3, [pc, #68]	@ (8007ab4 <low_level_output+0x158>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8007a74:	4618      	mov	r0, r3
 8007a76:	f000 fc83 	bl	8008380 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 8007a7a:	480d      	ldr	r0, [pc, #52]	@ (8007ab0 <low_level_output+0x154>)
 8007a7c:	f7fb fcdc 	bl	8003438 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8007a80:	23fe      	movs	r3, #254	@ 0xfe
 8007a82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007a86:	e005      	b.n	8007a94 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8007a88:	6838      	ldr	r0, [r7, #0]
 8007a8a:	f005 f8f7 	bl	800cc7c <pbuf_free>
        errval =  ERR_IF;
 8007a8e:	23f4      	movs	r3, #244	@ 0xf4
 8007a90:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8007a94:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007a98:	f113 0f02 	cmn.w	r3, #2
 8007a9c:	d0d3      	beq.n	8007a46 <low_level_output+0xea>

  return errval;
 8007a9e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3748      	adds	r7, #72	@ 0x48
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	200067c0 	.word	0x200067c0
 8007ab0:	20006710 	.word	0x20006710
 8007ab4:	2000670c 	.word	0x2000670c

08007ab8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8007ac4:	4b07      	ldr	r3, [pc, #28]	@ (8007ae4 <low_level_input+0x2c>)
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d105      	bne.n	8007ad8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007acc:	f107 030c 	add.w	r3, r7, #12
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4805      	ldr	r0, [pc, #20]	@ (8007ae8 <low_level_input+0x30>)
 8007ad4:	f7fb fb6c 	bl	80031b0 <HAL_ETH_ReadData>
  }

  return p;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	20006704 	.word	0x20006704
 8007ae8:	20006710 	.word	0x20006710

08007aec <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007af4:	2300      	movs	r3, #0
 8007af6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007afc:	4b0f      	ldr	r3, [pc, #60]	@ (8007b3c <ethernetif_input+0x50>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f04f 31ff 	mov.w	r1, #4294967295
 8007b04:	4618      	mov	r0, r3
 8007b06:	f000 fc3b 	bl	8008380 <osSemaphoreWait>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1f5      	bne.n	8007afc <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8007b10:	68b8      	ldr	r0, [r7, #8]
 8007b12:	f7ff ffd1 	bl	8007ab8 <low_level_input>
 8007b16:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	68b9      	ldr	r1, [r7, #8]
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	4798      	blx	r3
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d002      	beq.n	8007b34 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f005 f8a4 	bl	800cc7c <pbuf_free>
          }
        }
      } while(p!=NULL);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1ea      	bne.n	8007b10 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007b3a:	e7df      	b.n	8007afc <ethernetif_input+0x10>
 8007b3c:	20006708 	.word	0x20006708

08007b40 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d106      	bne.n	8007b5c <ethernetif_init+0x1c>
 8007b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8007b88 <ethernetif_init+0x48>)
 8007b50:	f240 2217 	movw	r2, #535	@ 0x217
 8007b54:	490d      	ldr	r1, [pc, #52]	@ (8007b8c <ethernetif_init+0x4c>)
 8007b56:	480e      	ldr	r0, [pc, #56]	@ (8007b90 <ethernetif_init+0x50>)
 8007b58:	f00e fc16 	bl	8016388 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2273      	movs	r2, #115	@ 0x73
 8007b60:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2274      	movs	r2, #116	@ 0x74
 8007b68:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a09      	ldr	r2, [pc, #36]	@ (8007b94 <ethernetif_init+0x54>)
 8007b70:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a08      	ldr	r2, [pc, #32]	@ (8007b98 <ethernetif_init+0x58>)
 8007b76:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7ff fd83 	bl	8007684 <low_level_init>

  return ERR_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3708      	adds	r7, #8
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	08018880 	.word	0x08018880
 8007b8c:	0801889c 	.word	0x0801889c
 8007b90:	080188ac 	.word	0x080188ac
 8007b94:	08014171 	.word	0x08014171
 8007b98:	0800795d 	.word	0x0800795d

08007b9c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007ba8:	68f9      	ldr	r1, [r7, #12]
 8007baa:	4809      	ldr	r0, [pc, #36]	@ (8007bd0 <pbuf_free_custom+0x34>)
 8007bac:	f004 f99e 	bl	800beec <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007bb0:	4b08      	ldr	r3, [pc, #32]	@ (8007bd4 <pbuf_free_custom+0x38>)
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d107      	bne.n	8007bc8 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8007bb8:	4b06      	ldr	r3, [pc, #24]	@ (8007bd4 <pbuf_free_custom+0x38>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8007bbe:	4b06      	ldr	r3, [pc, #24]	@ (8007bd8 <pbuf_free_custom+0x3c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 fc2a 	bl	800841c <osSemaphoreRelease>
  }
}
 8007bc8:	bf00      	nop
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	0801b388 	.word	0x0801b388
 8007bd4:	20006704 	.word	0x20006704
 8007bd8:	20006708 	.word	0x20006708

08007bdc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007be0:	f7fa fef0 	bl	80029c4 <HAL_GetTick>
 8007be4:	4603      	mov	r3, r0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b08e      	sub	sp, #56	@ 0x38
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]
 8007bfc:	605a      	str	r2, [r3, #4]
 8007bfe:	609a      	str	r2, [r3, #8]
 8007c00:	60da      	str	r2, [r3, #12]
 8007c02:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a52      	ldr	r2, [pc, #328]	@ (8007d54 <HAL_ETH_MspInit+0x168>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	f040 809e 	bne.w	8007d4c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8007c10:	4b51      	ldr	r3, [pc, #324]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c14:	4a50      	ldr	r2, [pc, #320]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c1c:	4b4e      	ldr	r3, [pc, #312]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c24:	623b      	str	r3, [r7, #32]
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	4b4b      	ldr	r3, [pc, #300]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c2c:	4a4a      	ldr	r2, [pc, #296]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c34:	4b48      	ldr	r3, [pc, #288]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c3c:	61fb      	str	r3, [r7, #28]
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	4b45      	ldr	r3, [pc, #276]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c44:	4a44      	ldr	r2, [pc, #272]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c4c:	4b42      	ldr	r3, [pc, #264]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c54:	61bb      	str	r3, [r7, #24]
 8007c56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c58:	4b3f      	ldr	r3, [pc, #252]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c5c:	4a3e      	ldr	r2, [pc, #248]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c5e:	f043 0304 	orr.w	r3, r3, #4
 8007c62:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c64:	4b3c      	ldr	r3, [pc, #240]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c68:	f003 0304 	and.w	r3, r3, #4
 8007c6c:	617b      	str	r3, [r7, #20]
 8007c6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c70:	4b39      	ldr	r3, [pc, #228]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c74:	4a38      	ldr	r2, [pc, #224]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c76:	f043 0301 	orr.w	r3, r3, #1
 8007c7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c7c:	4b36      	ldr	r3, [pc, #216]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	613b      	str	r3, [r7, #16]
 8007c86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c88:	4b33      	ldr	r3, [pc, #204]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c8c:	4a32      	ldr	r2, [pc, #200]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c8e:	f043 0302 	orr.w	r3, r3, #2
 8007c92:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c94:	4b30      	ldr	r3, [pc, #192]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	60fb      	str	r3, [r7, #12]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007caa:	6313      	str	r3, [r2, #48]	@ 0x30
 8007cac:	4b2a      	ldr	r3, [pc, #168]	@ (8007d58 <HAL_ETH_MspInit+0x16c>)
 8007cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb4:	60bb      	str	r3, [r7, #8]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8007cb8:	2332      	movs	r3, #50	@ 0x32
 8007cba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007cc8:	230b      	movs	r3, #11
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ccc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	4822      	ldr	r0, [pc, #136]	@ (8007d5c <HAL_ETH_MspInit+0x170>)
 8007cd4:	f7fc fdb4 	bl	8004840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8007cd8:	2386      	movs	r3, #134	@ 0x86
 8007cda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cdc:	2302      	movs	r3, #2
 8007cde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ce4:	2303      	movs	r3, #3
 8007ce6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007ce8:	230b      	movs	r3, #11
 8007cea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	481b      	ldr	r0, [pc, #108]	@ (8007d60 <HAL_ETH_MspInit+0x174>)
 8007cf4:	f7fc fda4 	bl	8004840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8007cf8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cfe:	2302      	movs	r3, #2
 8007d00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d02:	2300      	movs	r3, #0
 8007d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d06:	2303      	movs	r3, #3
 8007d08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007d0a:	230b      	movs	r3, #11
 8007d0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8007d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d12:	4619      	mov	r1, r3
 8007d14:	4813      	ldr	r0, [pc, #76]	@ (8007d64 <HAL_ETH_MspInit+0x178>)
 8007d16:	f7fc fd93 	bl	8004840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8007d1a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8007d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d20:	2302      	movs	r3, #2
 8007d22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d24:	2300      	movs	r3, #0
 8007d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007d2c:	230b      	movs	r3, #11
 8007d2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d34:	4619      	mov	r1, r3
 8007d36:	480c      	ldr	r0, [pc, #48]	@ (8007d68 <HAL_ETH_MspInit+0x17c>)
 8007d38:	f7fc fd82 	bl	8004840 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	2105      	movs	r1, #5
 8007d40:	203d      	movs	r0, #61	@ 0x3d
 8007d42:	f7fa ff33 	bl	8002bac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007d46:	203d      	movs	r0, #61	@ 0x3d
 8007d48:	f7fa ff4c 	bl	8002be4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007d4c:	bf00      	nop
 8007d4e:	3738      	adds	r7, #56	@ 0x38
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	40028000 	.word	0x40028000
 8007d58:	40023800 	.word	0x40023800
 8007d5c:	40020800 	.word	0x40020800
 8007d60:	40020000 	.word	0x40020000
 8007d64:	40020400 	.word	0x40020400
 8007d68:	40021800 	.word	0x40021800

08007d6c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8007d70:	4802      	ldr	r0, [pc, #8]	@ (8007d7c <ETH_PHY_IO_Init+0x10>)
 8007d72:	f7fb fe31 	bl	80039d8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	20006710 	.word	0x20006710

08007d80 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8007d80:	b480      	push	{r7}
 8007d82:	af00      	add	r7, sp, #0
  return 0;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	68f9      	ldr	r1, [r7, #12]
 8007da2:	4807      	ldr	r0, [pc, #28]	@ (8007dc0 <ETH_PHY_IO_ReadReg+0x30>)
 8007da4:	f7fb fc72 	bl	800368c <HAL_ETH_ReadPHYRegister>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d002      	beq.n	8007db4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8007dae:	f04f 33ff 	mov.w	r3, #4294967295
 8007db2:	e000      	b.n	8007db6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	bf00      	nop
 8007dc0:	20006710 	.word	0x20006710

08007dc4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	68f9      	ldr	r1, [r7, #12]
 8007dd6:	4807      	ldr	r0, [pc, #28]	@ (8007df4 <ETH_PHY_IO_WriteReg+0x30>)
 8007dd8:	f7fb fca3 	bl	8003722 <HAL_ETH_WritePHYRegister>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8007de2:	f04f 33ff 	mov.w	r3, #4294967295
 8007de6:	e000      	b.n	8007dea <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	20006710 	.word	0x20006710

08007df8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007dfc:	f7fa fde2 	bl	80029c4 <HAL_GetTick>
 8007e00:	4603      	mov	r3, r0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b0a0      	sub	sp, #128	@ 0x80
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8007e10:	f107 0308 	add.w	r3, r7, #8
 8007e14:	2264      	movs	r2, #100	@ 0x64
 8007e16:	2100      	movs	r1, #0
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f00e fc33 	bl	8016684 <memset>
  int32_t PHYLinkState = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8007e22:	2300      	movs	r3, #0
 8007e24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e26:	2300      	movs	r3, #0
 8007e28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007e32:	483a      	ldr	r0, [pc, #232]	@ (8007f1c <ethernet_link_thread+0x114>)
 8007e34:	f7fa fd1e 	bl	8002874 <LAN8742_GetLinkState>
 8007e38:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007e3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e3c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007e40:	089b      	lsrs	r3, r3, #2
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d00c      	beq.n	8007e66 <ethernet_link_thread+0x5e>
 8007e4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	dc09      	bgt.n	8007e66 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8007e52:	4833      	ldr	r0, [pc, #204]	@ (8007f20 <ethernet_link_thread+0x118>)
 8007e54:	f7fb f8d0 	bl	8002ff8 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8007e58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e5a:	f004 facb 	bl	800c3f4 <netif_set_down>
    netif_set_link_down(netif);
 8007e5e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e60:	f004 fb2e 	bl	800c4c0 <netif_set_link_down>
 8007e64:	e055      	b.n	8007f12 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e68:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007e6c:	f003 0304 	and.w	r3, r3, #4
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d14e      	bne.n	8007f12 <ethernet_link_thread+0x10a>
 8007e74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	dd4b      	ble.n	8007f12 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8007e7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e7c:	3b02      	subs	r3, #2
 8007e7e:	2b03      	cmp	r3, #3
 8007e80:	d82a      	bhi.n	8007ed8 <ethernet_link_thread+0xd0>
 8007e82:	a201      	add	r2, pc, #4	@ (adr r2, 8007e88 <ethernet_link_thread+0x80>)
 8007e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e88:	08007e99 	.word	0x08007e99
 8007e8c:	08007eab 	.word	0x08007eab
 8007e90:	08007ebb 	.word	0x08007ebb
 8007e94:	08007ecb 	.word	0x08007ecb
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007e98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e9c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007e9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ea2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007ea8:	e017      	b.n	8007eda <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007eae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007eb2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007eb8:	e00f      	b.n	8007eda <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007eba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ebe:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007ec8:	e007      	b.n	8007eda <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007ed6:	e000      	b.n	8007eda <ethernet_link_thread+0xd2>
    default:
      break;
 8007ed8:	bf00      	nop
    }

    if(linkchanged)
 8007eda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d018      	beq.n	8007f12 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007ee0:	f107 0308 	add.w	r3, r7, #8
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	480e      	ldr	r0, [pc, #56]	@ (8007f20 <ethernet_link_thread+0x118>)
 8007ee8:	f7fb fc64 	bl	80037b4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8007eec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007eee:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8007ef0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ef2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007ef4:	f107 0308 	add.w	r3, r7, #8
 8007ef8:	4619      	mov	r1, r3
 8007efa:	4809      	ldr	r0, [pc, #36]	@ (8007f20 <ethernet_link_thread+0x118>)
 8007efc:	f7fb fd51 	bl	80039a2 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8007f00:	4807      	ldr	r0, [pc, #28]	@ (8007f20 <ethernet_link_thread+0x118>)
 8007f02:	f7fb f809 	bl	8002f18 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007f06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f08:	f004 fa08 	bl	800c31c <netif_set_up>
      netif_set_link_up(netif);
 8007f0c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f0e:	f004 faa3 	bl	800c458 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8007f12:	2064      	movs	r0, #100	@ 0x64
 8007f14:	f000 f951 	bl	80081ba <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007f18:	e78b      	b.n	8007e32 <ethernet_link_thread+0x2a>
 8007f1a:	bf00      	nop
 8007f1c:	200067f8 	.word	0x200067f8
 8007f20:	20006710 	.word	0x20006710

08007f24 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af02      	add	r7, sp, #8
 8007f2a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007f2c:	4812      	ldr	r0, [pc, #72]	@ (8007f78 <HAL_ETH_RxAllocateCallback+0x54>)
 8007f2e:	f003 ff69 	bl	800be04 <memp_malloc_pool>
 8007f32:	60f8      	str	r0, [r7, #12]
  if (p)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d014      	beq.n	8007f64 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f103 0220 	add.w	r2, r3, #32
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	4a0d      	ldr	r2, [pc, #52]	@ (8007f7c <HAL_ETH_RxAllocateCallback+0x58>)
 8007f48:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007f52:	9201      	str	r2, [sp, #4]
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2241      	movs	r2, #65	@ 0x41
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	f004 fcd3 	bl	800c908 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007f62:	e005      	b.n	8007f70 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8007f64:	4b06      	ldr	r3, [pc, #24]	@ (8007f80 <HAL_ETH_RxAllocateCallback+0x5c>)
 8007f66:	2201      	movs	r2, #1
 8007f68:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	601a      	str	r2, [r3, #0]
}
 8007f70:	bf00      	nop
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	0801b388 	.word	0x0801b388
 8007f7c:	08007b9d 	.word	0x08007b9d
 8007f80:	20006704 	.word	0x20006704

08007f84 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b088      	sub	sp, #32
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
 8007f90:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	3b20      	subs	r3, #32
 8007fa2:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	2200      	movs	r2, #0
 8007fae:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	887a      	ldrh	r2, [r7, #2]
 8007fb4:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d103      	bne.n	8007fc6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	601a      	str	r2, [r3, #0]
 8007fc4:	e003      	b.n	8007fce <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	69fa      	ldr	r2, [r7, #28]
 8007fcc:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	69fa      	ldr	r2, [r7, #28]
 8007fd2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	61fb      	str	r3, [r7, #28]
 8007fda:	e009      	b.n	8007ff0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	891a      	ldrh	r2, [r3, #8]
 8007fe0:	887b      	ldrh	r3, [r7, #2]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	61fb      	str	r3, [r7, #28]
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1f2      	bne.n	8007fdc <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8007ff6:	887b      	ldrh	r3, [r7, #2]
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7ff fade 	bl	80075bc <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8008000:	bf00      	nop
 8008002:	3720      	adds	r7, #32
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b082      	sub	sp, #8
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f004 fe33 	bl	800cc7c <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
	...

08008020 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 8008028:	4b15      	ldr	r3, [pc, #84]	@ (8008080 <RMII_Thread+0x60>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8008030:	2b00      	cmp	r3, #0
 8008032:	d003      	beq.n	800803c <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8008034:	2000      	movs	r0, #0
 8008036:	f000 f8b4 	bl	80081a2 <osThreadTerminate>
 800803a:	e7f5      	b.n	8008028 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800803c:	4b10      	ldr	r3, [pc, #64]	@ (8008080 <RMII_Thread+0x60>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8008044:	2b0a      	cmp	r3, #10
 8008046:	d916      	bls.n	8008076 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 8008048:	4b0e      	ldr	r3, [pc, #56]	@ (8008084 <RMII_Thread+0x64>)
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	4a0d      	ldr	r2, [pc, #52]	@ (8008084 <RMII_Thread+0x64>)
 800804e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008052:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8008054:	4b0b      	ldr	r3, [pc, #44]	@ (8008084 <RMII_Thread+0x64>)
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	4a0a      	ldr	r2, [pc, #40]	@ (8008084 <RMII_Thread+0x64>)
 800805a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800805e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8008060:	4b07      	ldr	r3, [pc, #28]	@ (8008080 <RMII_Thread+0x60>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8008068:	4b05      	ldr	r3, [pc, #20]	@ (8008080 <RMII_Thread+0x60>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f042 0201 	orr.w	r2, r2, #1
 8008070:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008074:	e7d8      	b.n	8008028 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8008076:	20c8      	movs	r0, #200	@ 0xc8
 8008078:	f000 f89f 	bl	80081ba <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800807c:	e7d4      	b.n	8008028 <RMII_Thread+0x8>
 800807e:	bf00      	nop
 8008080:	20006710 	.word	0x20006710
 8008084:	40013800 	.word	0x40013800

08008088 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	4603      	mov	r3, r0
 8008090:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008092:	2300      	movs	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800809a:	2b84      	cmp	r3, #132	@ 0x84
 800809c:	d005      	beq.n	80080aa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800809e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4413      	add	r3, r2
 80080a6:	3303      	adds	r3, #3
 80080a8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80080aa:	68fb      	ldr	r3, [r7, #12]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3714      	adds	r7, #20
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080be:	f3ef 8305 	mrs	r3, IPSR
 80080c2:	607b      	str	r3, [r7, #4]
  return(result);
 80080c4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	bf14      	ite	ne
 80080ca:	2301      	movne	r3, #1
 80080cc:	2300      	moveq	r3, #0
 80080ce:	b2db      	uxtb	r3, r3
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80080e0:	f001 fd7c 	bl	8009bdc <vTaskStartScheduler>
  
  return osOK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	bd80      	pop	{r7, pc}

080080ea <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80080ee:	f7ff ffe3 	bl	80080b8 <inHandlerMode>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d003      	beq.n	8008100 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80080f8:	f001 fe9c 	bl	8009e34 <xTaskGetTickCountFromISR>
 80080fc:	4603      	mov	r3, r0
 80080fe:	e002      	b.n	8008106 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008100:	f001 fe88 	bl	8009e14 <xTaskGetTickCount>
 8008104:	4603      	mov	r3, r0
  }
}
 8008106:	4618      	mov	r0, r3
 8008108:	bd80      	pop	{r7, pc}

0800810a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800810a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800810c:	b089      	sub	sp, #36	@ 0x24
 800810e:	af04      	add	r7, sp, #16
 8008110:	6078      	str	r0, [r7, #4]
 8008112:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	695b      	ldr	r3, [r3, #20]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d020      	beq.n	800815e <osThreadCreate+0x54>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d01c      	beq.n	800815e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685c      	ldr	r4, [r3, #4]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	691e      	ldr	r6, [r3, #16]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008136:	4618      	mov	r0, r3
 8008138:	f7ff ffa6 	bl	8008088 <makeFreeRtosPriority>
 800813c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008146:	9202      	str	r2, [sp, #8]
 8008148:	9301      	str	r3, [sp, #4]
 800814a:	9100      	str	r1, [sp, #0]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	4632      	mov	r2, r6
 8008150:	4629      	mov	r1, r5
 8008152:	4620      	mov	r0, r4
 8008154:	f001 fac0 	bl	80096d8 <xTaskCreateStatic>
 8008158:	4603      	mov	r3, r0
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	e01c      	b.n	8008198 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	685c      	ldr	r4, [r3, #4]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800816a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008172:	4618      	mov	r0, r3
 8008174:	f7ff ff88 	bl	8008088 <makeFreeRtosPriority>
 8008178:	4602      	mov	r2, r0
 800817a:	f107 030c 	add.w	r3, r7, #12
 800817e:	9301      	str	r3, [sp, #4]
 8008180:	9200      	str	r2, [sp, #0]
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	4632      	mov	r2, r6
 8008186:	4629      	mov	r1, r5
 8008188:	4620      	mov	r0, r4
 800818a:	f001 fb0b 	bl	80097a4 <xTaskCreate>
 800818e:	4603      	mov	r3, r0
 8008190:	2b01      	cmp	r3, #1
 8008192:	d001      	beq.n	8008198 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008194:	2300      	movs	r3, #0
 8008196:	e000      	b.n	800819a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008198:	68fb      	ldr	r3, [r7, #12]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080081a2 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b082      	sub	sp, #8
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f001 fc4c 	bl	8009a48 <vTaskDelete>
  return osOK;
 80081b0:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b084      	sub	sp, #16
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d001      	beq.n	80081d0 <osDelay+0x16>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	e000      	b.n	80081d2 <osDelay+0x18>
 80081d0:	2301      	movs	r3, #1
 80081d2:	4618      	mov	r0, r3
 80081d4:	f001 fcca 	bl	8009b6c <vTaskDelay>
  
  return osOK;
 80081d8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d007      	beq.n	8008202 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	4619      	mov	r1, r3
 80081f8:	2001      	movs	r0, #1
 80081fa:	f000 fc5c 	bl	8008ab6 <xQueueCreateMutexStatic>
 80081fe:	4603      	mov	r3, r0
 8008200:	e003      	b.n	800820a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8008202:	2001      	movs	r0, #1
 8008204:	f000 fc3f 	bl	8008a86 <xQueueCreateMutex>
 8008208:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
	...

08008214 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800821e:	2300      	movs	r3, #0
 8008220:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d101      	bne.n	800822c <osMutexWait+0x18>
    return osErrorParameter;
 8008228:	2380      	movs	r3, #128	@ 0x80
 800822a:	e03a      	b.n	80082a2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800822c:	2300      	movs	r3, #0
 800822e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008236:	d103      	bne.n	8008240 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8008238:	f04f 33ff 	mov.w	r3, #4294967295
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	e009      	b.n	8008254 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d006      	beq.n	8008254 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d101      	bne.n	8008254 <osMutexWait+0x40>
      ticks = 1;
 8008250:	2301      	movs	r3, #1
 8008252:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008254:	f7ff ff30 	bl	80080b8 <inHandlerMode>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d017      	beq.n	800828e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800825e:	f107 0308 	add.w	r3, r7, #8
 8008262:	461a      	mov	r2, r3
 8008264:	2100      	movs	r1, #0
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f001 f886 	bl	8009378 <xQueueReceiveFromISR>
 800826c:	4603      	mov	r3, r0
 800826e:	2b01      	cmp	r3, #1
 8008270:	d001      	beq.n	8008276 <osMutexWait+0x62>
      return osErrorOS;
 8008272:	23ff      	movs	r3, #255	@ 0xff
 8008274:	e015      	b.n	80082a2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d011      	beq.n	80082a0 <osMutexWait+0x8c>
 800827c:	4b0b      	ldr	r3, [pc, #44]	@ (80082ac <osMutexWait+0x98>)
 800827e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	e008      	b.n	80082a0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 ff59 	bl	8009148 <xQueueSemaphoreTake>
 8008296:	4603      	mov	r3, r0
 8008298:	2b01      	cmp	r3, #1
 800829a:	d001      	beq.n	80082a0 <osMutexWait+0x8c>
    return osErrorOS;
 800829c:	23ff      	movs	r3, #255	@ 0xff
 800829e:	e000      	b.n	80082a2 <osMutexWait+0x8e>
  }
  
  return osOK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	e000ed04 	.word	0xe000ed04

080082b0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80082b8:	2300      	movs	r3, #0
 80082ba:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80082bc:	2300      	movs	r3, #0
 80082be:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80082c0:	f7ff fefa 	bl	80080b8 <inHandlerMode>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d016      	beq.n	80082f8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80082ca:	f107 0308 	add.w	r3, r7, #8
 80082ce:	4619      	mov	r1, r3
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 fdb8 	bl	8008e46 <xQueueGiveFromISR>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d001      	beq.n	80082e0 <osMutexRelease+0x30>
      return osErrorOS;
 80082dc:	23ff      	movs	r3, #255	@ 0xff
 80082de:	e017      	b.n	8008310 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d013      	beq.n	800830e <osMutexRelease+0x5e>
 80082e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008318 <osMutexRelease+0x68>)
 80082e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	e00a      	b.n	800830e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80082f8:	2300      	movs	r3, #0
 80082fa:	2200      	movs	r2, #0
 80082fc:	2100      	movs	r1, #0
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fbf4 	bl	8008aec <xQueueGenericSend>
 8008304:	4603      	mov	r3, r0
 8008306:	2b01      	cmp	r3, #1
 8008308:	d001      	beq.n	800830e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800830a:	23ff      	movs	r3, #255	@ 0xff
 800830c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800830e:	68fb      	ldr	r3, [r7, #12]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	e000ed04 	.word	0xe000ed04

0800831c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800831c:	b580      	push	{r7, lr}
 800831e:	b086      	sub	sp, #24
 8008320:	af02      	add	r7, sp, #8
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00f      	beq.n	800834e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	2b01      	cmp	r3, #1
 8008332:	d10a      	bne.n	800834a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	2203      	movs	r2, #3
 800833a:	9200      	str	r2, [sp, #0]
 800833c:	2200      	movs	r2, #0
 800833e:	2100      	movs	r1, #0
 8008340:	2001      	movs	r0, #1
 8008342:	f000 fa9d 	bl	8008880 <xQueueGenericCreateStatic>
 8008346:	4603      	mov	r3, r0
 8008348:	e016      	b.n	8008378 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800834a:	2300      	movs	r3, #0
 800834c:	e014      	b.n	8008378 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d110      	bne.n	8008376 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008354:	2203      	movs	r2, #3
 8008356:	2100      	movs	r1, #0
 8008358:	2001      	movs	r0, #1
 800835a:	f000 fb18 	bl	800898e <xQueueGenericCreate>
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d005      	beq.n	8008372 <osSemaphoreCreate+0x56>
 8008366:	2300      	movs	r3, #0
 8008368:	2200      	movs	r2, #0
 800836a:	2100      	movs	r1, #0
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f000 fbbd 	bl	8008aec <xQueueGenericSend>
      return sema;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	e000      	b.n	8008378 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008376:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008378:	4618      	mov	r0, r3
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800838a:	2300      	movs	r3, #0
 800838c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008394:	2380      	movs	r3, #128	@ 0x80
 8008396:	e03a      	b.n	800840e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008398:	2300      	movs	r3, #0
 800839a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a2:	d103      	bne.n	80083ac <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80083a4:	f04f 33ff 	mov.w	r3, #4294967295
 80083a8:	60fb      	str	r3, [r7, #12]
 80083aa:	e009      	b.n	80083c0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d006      	beq.n	80083c0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <osSemaphoreWait+0x40>
      ticks = 1;
 80083bc:	2301      	movs	r3, #1
 80083be:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80083c0:	f7ff fe7a 	bl	80080b8 <inHandlerMode>
 80083c4:	4603      	mov	r3, r0
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d017      	beq.n	80083fa <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80083ca:	f107 0308 	add.w	r3, r7, #8
 80083ce:	461a      	mov	r2, r3
 80083d0:	2100      	movs	r1, #0
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 ffd0 	bl	8009378 <xQueueReceiveFromISR>
 80083d8:	4603      	mov	r3, r0
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d001      	beq.n	80083e2 <osSemaphoreWait+0x62>
      return osErrorOS;
 80083de:	23ff      	movs	r3, #255	@ 0xff
 80083e0:	e015      	b.n	800840e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d011      	beq.n	800840c <osSemaphoreWait+0x8c>
 80083e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008418 <osSemaphoreWait+0x98>)
 80083ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083ee:	601a      	str	r2, [r3, #0]
 80083f0:	f3bf 8f4f 	dsb	sy
 80083f4:	f3bf 8f6f 	isb	sy
 80083f8:	e008      	b.n	800840c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80083fa:	68f9      	ldr	r1, [r7, #12]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 fea3 	bl	8009148 <xQueueSemaphoreTake>
 8008402:	4603      	mov	r3, r0
 8008404:	2b01      	cmp	r3, #1
 8008406:	d001      	beq.n	800840c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008408:	23ff      	movs	r3, #255	@ 0xff
 800840a:	e000      	b.n	800840e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	e000ed04 	.word	0xe000ed04

0800841c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008424:	2300      	movs	r3, #0
 8008426:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008428:	2300      	movs	r3, #0
 800842a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800842c:	f7ff fe44 	bl	80080b8 <inHandlerMode>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d016      	beq.n	8008464 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008436:	f107 0308 	add.w	r3, r7, #8
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 fd02 	bl	8008e46 <xQueueGiveFromISR>
 8008442:	4603      	mov	r3, r0
 8008444:	2b01      	cmp	r3, #1
 8008446:	d001      	beq.n	800844c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008448:	23ff      	movs	r3, #255	@ 0xff
 800844a:	e017      	b.n	800847c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d013      	beq.n	800847a <osSemaphoreRelease+0x5e>
 8008452:	4b0c      	ldr	r3, [pc, #48]	@ (8008484 <osSemaphoreRelease+0x68>)
 8008454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008458:	601a      	str	r2, [r3, #0]
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	e00a      	b.n	800847a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008464:	2300      	movs	r3, #0
 8008466:	2200      	movs	r2, #0
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fb3e 	bl	8008aec <xQueueGenericSend>
 8008470:	4603      	mov	r3, r0
 8008472:	2b01      	cmp	r3, #1
 8008474:	d001      	beq.n	800847a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008476:	23ff      	movs	r3, #255	@ 0xff
 8008478:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800847a:	68fb      	ldr	r3, [r7, #12]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3710      	adds	r7, #16
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	e000ed04 	.word	0xe000ed04

08008488 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008488:	b590      	push	{r4, r7, lr}
 800848a:	b085      	sub	sp, #20
 800848c:	af02      	add	r7, sp, #8
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d011      	beq.n	80084be <osMessageCreate+0x36>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00d      	beq.n	80084be <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6818      	ldr	r0, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6859      	ldr	r1, [r3, #4]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	689a      	ldr	r2, [r3, #8]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	2400      	movs	r4, #0
 80084b4:	9400      	str	r4, [sp, #0]
 80084b6:	f000 f9e3 	bl	8008880 <xQueueGenericCreateStatic>
 80084ba:	4603      	mov	r3, r0
 80084bc:	e008      	b.n	80084d0 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6818      	ldr	r0, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	4619      	mov	r1, r3
 80084ca:	f000 fa60 	bl	800898e <xQueueGenericCreate>
 80084ce:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd90      	pop	{r4, r7, pc}

080084d8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	60b9      	str	r1, [r7, #8]
 80084e2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80084e4:	2300      	movs	r3, #0
 80084e6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <osMessagePut+0x1e>
    ticks = 1;
 80084f2:	2301      	movs	r3, #1
 80084f4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80084f6:	f7ff fddf 	bl	80080b8 <inHandlerMode>
 80084fa:	4603      	mov	r3, r0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d018      	beq.n	8008532 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8008500:	f107 0210 	add.w	r2, r7, #16
 8008504:	f107 0108 	add.w	r1, r7, #8
 8008508:	2300      	movs	r3, #0
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f000 fbf8 	bl	8008d00 <xQueueGenericSendFromISR>
 8008510:	4603      	mov	r3, r0
 8008512:	2b01      	cmp	r3, #1
 8008514:	d001      	beq.n	800851a <osMessagePut+0x42>
      return osErrorOS;
 8008516:	23ff      	movs	r3, #255	@ 0xff
 8008518:	e018      	b.n	800854c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d014      	beq.n	800854a <osMessagePut+0x72>
 8008520:	4b0c      	ldr	r3, [pc, #48]	@ (8008554 <osMessagePut+0x7c>)
 8008522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008526:	601a      	str	r2, [r3, #0]
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	e00b      	b.n	800854a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8008532:	f107 0108 	add.w	r1, r7, #8
 8008536:	2300      	movs	r3, #0
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 fad6 	bl	8008aec <xQueueGenericSend>
 8008540:	4603      	mov	r3, r0
 8008542:	2b01      	cmp	r3, #1
 8008544:	d001      	beq.n	800854a <osMessagePut+0x72>
      return osErrorOS;
 8008546:	23ff      	movs	r3, #255	@ 0xff
 8008548:	e000      	b.n	800854c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800854a:	2300      	movs	r3, #0
}
 800854c:	4618      	mov	r0, r3
 800854e:	3718      	adds	r7, #24
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	e000ed04 	.word	0xe000ed04

08008558 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008558:	b590      	push	{r4, r7, lr}
 800855a:	b08b      	sub	sp, #44	@ 0x2c
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008568:	2300      	movs	r3, #0
 800856a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10a      	bne.n	8008588 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8008572:	2380      	movs	r3, #128	@ 0x80
 8008574:	617b      	str	r3, [r7, #20]
    return event;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	461c      	mov	r4, r3
 800857a:	f107 0314 	add.w	r3, r7, #20
 800857e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008582:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008586:	e054      	b.n	8008632 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008588:	2300      	movs	r3, #0
 800858a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800858c:	2300      	movs	r3, #0
 800858e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008596:	d103      	bne.n	80085a0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008598:	f04f 33ff 	mov.w	r3, #4294967295
 800859c:	627b      	str	r3, [r7, #36]	@ 0x24
 800859e:	e009      	b.n	80085b4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d006      	beq.n	80085b4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d101      	bne.n	80085b4 <osMessageGet+0x5c>
      ticks = 1;
 80085b0:	2301      	movs	r3, #1
 80085b2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80085b4:	f7ff fd80 	bl	80080b8 <inHandlerMode>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d01c      	beq.n	80085f8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80085be:	f107 0220 	add.w	r2, r7, #32
 80085c2:	f107 0314 	add.w	r3, r7, #20
 80085c6:	3304      	adds	r3, #4
 80085c8:	4619      	mov	r1, r3
 80085ca:	68b8      	ldr	r0, [r7, #8]
 80085cc:	f000 fed4 	bl	8009378 <xQueueReceiveFromISR>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d102      	bne.n	80085dc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80085d6:	2310      	movs	r3, #16
 80085d8:	617b      	str	r3, [r7, #20]
 80085da:	e001      	b.n	80085e0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80085dc:	2300      	movs	r3, #0
 80085de:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d01d      	beq.n	8008622 <osMessageGet+0xca>
 80085e6:	4b15      	ldr	r3, [pc, #84]	@ (800863c <osMessageGet+0xe4>)
 80085e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	e014      	b.n	8008622 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80085f8:	f107 0314 	add.w	r3, r7, #20
 80085fc:	3304      	adds	r3, #4
 80085fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008600:	4619      	mov	r1, r3
 8008602:	68b8      	ldr	r0, [r7, #8]
 8008604:	f000 fcb8 	bl	8008f78 <xQueueReceive>
 8008608:	4603      	mov	r3, r0
 800860a:	2b01      	cmp	r3, #1
 800860c:	d102      	bne.n	8008614 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800860e:	2310      	movs	r3, #16
 8008610:	617b      	str	r3, [r7, #20]
 8008612:	e006      	b.n	8008622 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	2b00      	cmp	r3, #0
 8008618:	d101      	bne.n	800861e <osMessageGet+0xc6>
 800861a:	2300      	movs	r3, #0
 800861c:	e000      	b.n	8008620 <osMessageGet+0xc8>
 800861e:	2340      	movs	r3, #64	@ 0x40
 8008620:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	461c      	mov	r4, r3
 8008626:	f107 0314 	add.w	r3, r7, #20
 800862a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800862e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008632:	68f8      	ldr	r0, [r7, #12]
 8008634:	372c      	adds	r7, #44	@ 0x2c
 8008636:	46bd      	mov	sp, r7
 8008638:	bd90      	pop	{r4, r7, pc}
 800863a:	bf00      	nop
 800863c:	e000ed04 	.word	0xe000ed04

08008640 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f103 0208 	add.w	r2, r3, #8
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f04f 32ff 	mov.w	r2, #4294967295
 8008658:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f103 0208 	add.w	r2, r3, #8
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f103 0208 	add.w	r2, r3, #8
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008674:	bf00      	nop
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800868e:	bf00      	nop
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800869a:	b480      	push	{r7}
 800869c:	b085      	sub	sp, #20
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
 80086a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	689a      	ldr	r2, [r3, #8]
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	683a      	ldr	r2, [r7, #0]
 80086be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	1c5a      	adds	r2, r3, #1
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	601a      	str	r2, [r3, #0]
}
 80086d6:	bf00      	nop
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr

080086e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80086e2:	b480      	push	{r7}
 80086e4:	b085      	sub	sp, #20
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f8:	d103      	bne.n	8008702 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	691b      	ldr	r3, [r3, #16]
 80086fe:	60fb      	str	r3, [r7, #12]
 8008700:	e00c      	b.n	800871c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	3308      	adds	r3, #8
 8008706:	60fb      	str	r3, [r7, #12]
 8008708:	e002      	b.n	8008710 <vListInsert+0x2e>
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	60fb      	str	r3, [r7, #12]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	68ba      	ldr	r2, [r7, #8]
 8008718:	429a      	cmp	r2, r3
 800871a:	d2f6      	bcs.n	800870a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	685a      	ldr	r2, [r3, #4]
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	683a      	ldr	r2, [r7, #0]
 800872a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	683a      	ldr	r2, [r7, #0]
 8008736:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	1c5a      	adds	r2, r3, #1
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	601a      	str	r2, [r3, #0]
}
 8008748:	bf00      	nop
 800874a:	3714      	adds	r7, #20
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	6892      	ldr	r2, [r2, #8]
 800876a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	6852      	ldr	r2, [r2, #4]
 8008774:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	429a      	cmp	r2, r3
 800877e:	d103      	bne.n	8008788 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	689a      	ldr	r2, [r3, #8]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	1e5a      	subs	r2, r3, #1
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3714      	adds	r7, #20
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10d      	bne.n	80087d8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80087bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c0:	b672      	cpsid	i
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	b662      	cpsie	i
 80087d0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80087d2:	bf00      	nop
 80087d4:	bf00      	nop
 80087d6:	e7fd      	b.n	80087d4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80087d8:	f002 f9a8 	bl	800ab2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087e4:	68f9      	ldr	r1, [r7, #12]
 80087e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80087e8:	fb01 f303 	mul.w	r3, r1, r3
 80087ec:	441a      	add	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008808:	3b01      	subs	r3, #1
 800880a:	68f9      	ldr	r1, [r7, #12]
 800880c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800880e:	fb01 f303 	mul.w	r3, r1, r3
 8008812:	441a      	add	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	22ff      	movs	r2, #255	@ 0xff
 800881c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	22ff      	movs	r2, #255	@ 0xff
 8008824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d114      	bne.n	8008858 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d01a      	beq.n	800886c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	3310      	adds	r3, #16
 800883a:	4618      	mov	r0, r3
 800883c:	f001 fc56 	bl	800a0ec <xTaskRemoveFromEventList>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d012      	beq.n	800886c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008846:	4b0d      	ldr	r3, [pc, #52]	@ (800887c <xQueueGenericReset+0xd4>)
 8008848:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800884c:	601a      	str	r2, [r3, #0]
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	f3bf 8f6f 	isb	sy
 8008856:	e009      	b.n	800886c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	3310      	adds	r3, #16
 800885c:	4618      	mov	r0, r3
 800885e:	f7ff feef 	bl	8008640 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	3324      	adds	r3, #36	@ 0x24
 8008866:	4618      	mov	r0, r3
 8008868:	f7ff feea 	bl	8008640 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800886c:	f002 f994 	bl	800ab98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008870:	2301      	movs	r3, #1
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	e000ed04 	.word	0xe000ed04

08008880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08e      	sub	sp, #56	@ 0x38
 8008884:	af02      	add	r7, sp, #8
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10d      	bne.n	80088b0 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	b672      	cpsid	i
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
 80088a6:	b662      	cpsie	i
 80088a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80088aa:	bf00      	nop
 80088ac:	bf00      	nop
 80088ae:	e7fd      	b.n	80088ac <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10d      	bne.n	80088d2 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80088b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ba:	b672      	cpsid	i
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	b662      	cpsie	i
 80088ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80088cc:	bf00      	nop
 80088ce:	bf00      	nop
 80088d0:	e7fd      	b.n	80088ce <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d002      	beq.n	80088de <xQueueGenericCreateStatic+0x5e>
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d001      	beq.n	80088e2 <xQueueGenericCreateStatic+0x62>
 80088de:	2301      	movs	r3, #1
 80088e0:	e000      	b.n	80088e4 <xQueueGenericCreateStatic+0x64>
 80088e2:	2300      	movs	r3, #0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10d      	bne.n	8008904 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	b672      	cpsid	i
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	b662      	cpsie	i
 80088fc:	623b      	str	r3, [r7, #32]
}
 80088fe:	bf00      	nop
 8008900:	bf00      	nop
 8008902:	e7fd      	b.n	8008900 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d102      	bne.n	8008910 <xQueueGenericCreateStatic+0x90>
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <xQueueGenericCreateStatic+0x94>
 8008910:	2301      	movs	r3, #1
 8008912:	e000      	b.n	8008916 <xQueueGenericCreateStatic+0x96>
 8008914:	2300      	movs	r3, #0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10d      	bne.n	8008936 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	b672      	cpsid	i
 8008920:	f383 8811 	msr	BASEPRI, r3
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	f3bf 8f4f 	dsb	sy
 800892c:	b662      	cpsie	i
 800892e:	61fb      	str	r3, [r7, #28]
}
 8008930:	bf00      	nop
 8008932:	bf00      	nop
 8008934:	e7fd      	b.n	8008932 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008936:	2348      	movs	r3, #72	@ 0x48
 8008938:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	2b48      	cmp	r3, #72	@ 0x48
 800893e:	d00d      	beq.n	800895c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008944:	b672      	cpsid	i
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	b662      	cpsie	i
 8008954:	61bb      	str	r3, [r7, #24]
}
 8008956:	bf00      	nop
 8008958:	bf00      	nop
 800895a:	e7fd      	b.n	8008958 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800895c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00d      	beq.n	8008984 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008970:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008976:	9300      	str	r3, [sp, #0]
 8008978:	4613      	mov	r3, r2
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	68b9      	ldr	r1, [r7, #8]
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f000 f848 	bl	8008a14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008986:	4618      	mov	r0, r3
 8008988:	3730      	adds	r7, #48	@ 0x30
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800898e:	b580      	push	{r7, lr}
 8008990:	b08a      	sub	sp, #40	@ 0x28
 8008992:	af02      	add	r7, sp, #8
 8008994:	60f8      	str	r0, [r7, #12]
 8008996:	60b9      	str	r1, [r7, #8]
 8008998:	4613      	mov	r3, r2
 800899a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10d      	bne.n	80089be <xQueueGenericCreate+0x30>
	__asm volatile
 80089a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a6:	b672      	cpsid	i
 80089a8:	f383 8811 	msr	BASEPRI, r3
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f3bf 8f4f 	dsb	sy
 80089b4:	b662      	cpsie	i
 80089b6:	613b      	str	r3, [r7, #16]
}
 80089b8:	bf00      	nop
 80089ba:	bf00      	nop
 80089bc:	e7fd      	b.n	80089ba <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d102      	bne.n	80089ca <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80089c4:	2300      	movs	r3, #0
 80089c6:	61fb      	str	r3, [r7, #28]
 80089c8:	e004      	b.n	80089d4 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	fb02 f303 	mul.w	r3, r2, r3
 80089d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	3348      	adds	r3, #72	@ 0x48
 80089d8:	4618      	mov	r0, r3
 80089da:	f002 f9d5 	bl	800ad88 <pvPortMalloc>
 80089de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d011      	beq.n	8008a0a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	3348      	adds	r3, #72	@ 0x48
 80089ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089f8:	79fa      	ldrb	r2, [r7, #7]
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	9300      	str	r3, [sp, #0]
 80089fe:	4613      	mov	r3, r2
 8008a00:	697a      	ldr	r2, [r7, #20]
 8008a02:	68b9      	ldr	r1, [r7, #8]
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	f000 f805 	bl	8008a14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a0a:	69bb      	ldr	r3, [r7, #24]
	}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3720      	adds	r7, #32
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
 8008a20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d103      	bne.n	8008a30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	69ba      	ldr	r2, [r7, #24]
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e002      	b.n	8008a36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008a42:	2101      	movs	r1, #1
 8008a44:	69b8      	ldr	r0, [r7, #24]
 8008a46:	f7ff feaf 	bl	80087a8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008a4a:	bf00      	nop
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b082      	sub	sp, #8
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00e      	beq.n	8008a7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008a72:	2300      	movs	r3, #0
 8008a74:	2200      	movs	r2, #0
 8008a76:	2100      	movs	r1, #0
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f837 	bl	8008aec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008a7e:	bf00      	nop
 8008a80:	3708      	adds	r7, #8
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b086      	sub	sp, #24
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008a90:	2301      	movs	r3, #1
 8008a92:	617b      	str	r3, [r7, #20]
 8008a94:	2300      	movs	r3, #0
 8008a96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008a98:	79fb      	ldrb	r3, [r7, #7]
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	6939      	ldr	r1, [r7, #16]
 8008a9e:	6978      	ldr	r0, [r7, #20]
 8008aa0:	f7ff ff75 	bl	800898e <xQueueGenericCreate>
 8008aa4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008aa6:	68f8      	ldr	r0, [r7, #12]
 8008aa8:	f7ff ffd3 	bl	8008a52 <prvInitialiseMutex>

		return xNewQueue;
 8008aac:	68fb      	ldr	r3, [r7, #12]
	}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3718      	adds	r7, #24
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}

08008ab6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008ab6:	b580      	push	{r7, lr}
 8008ab8:	b088      	sub	sp, #32
 8008aba:	af02      	add	r7, sp, #8
 8008abc:	4603      	mov	r3, r0
 8008abe:	6039      	str	r1, [r7, #0]
 8008ac0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	617b      	str	r3, [r7, #20]
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008aca:	79fb      	ldrb	r3, [r7, #7]
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	6939      	ldr	r1, [r7, #16]
 8008ad4:	6978      	ldr	r0, [r7, #20]
 8008ad6:	f7ff fed3 	bl	8008880 <xQueueGenericCreateStatic>
 8008ada:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008adc:	68f8      	ldr	r0, [r7, #12]
 8008ade:	f7ff ffb8 	bl	8008a52 <prvInitialiseMutex>

		return xNewQueue;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
	}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3718      	adds	r7, #24
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b08e      	sub	sp, #56	@ 0x38
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
 8008af8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008afa:	2300      	movs	r3, #0
 8008afc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10d      	bne.n	8008b24 <xQueueGenericSend+0x38>
	__asm volatile
 8008b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0c:	b672      	cpsid	i
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	b662      	cpsie	i
 8008b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b1e:	bf00      	nop
 8008b20:	bf00      	nop
 8008b22:	e7fd      	b.n	8008b20 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d103      	bne.n	8008b32 <xQueueGenericSend+0x46>
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <xQueueGenericSend+0x4a>
 8008b32:	2301      	movs	r3, #1
 8008b34:	e000      	b.n	8008b38 <xQueueGenericSend+0x4c>
 8008b36:	2300      	movs	r3, #0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d10d      	bne.n	8008b58 <xQueueGenericSend+0x6c>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b40:	b672      	cpsid	i
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	b662      	cpsie	i
 8008b50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b52:	bf00      	nop
 8008b54:	bf00      	nop
 8008b56:	e7fd      	b.n	8008b54 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d103      	bne.n	8008b66 <xQueueGenericSend+0x7a>
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <xQueueGenericSend+0x7e>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e000      	b.n	8008b6c <xQueueGenericSend+0x80>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d10d      	bne.n	8008b8c <xQueueGenericSend+0xa0>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b74:	b672      	cpsid	i
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	b662      	cpsie	i
 8008b84:	623b      	str	r3, [r7, #32]
}
 8008b86:	bf00      	nop
 8008b88:	bf00      	nop
 8008b8a:	e7fd      	b.n	8008b88 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b8c:	f001 fc7c 	bl	800a488 <xTaskGetSchedulerState>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d102      	bne.n	8008b9c <xQueueGenericSend+0xb0>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <xQueueGenericSend+0xb4>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e000      	b.n	8008ba2 <xQueueGenericSend+0xb6>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10d      	bne.n	8008bc2 <xQueueGenericSend+0xd6>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008baa:	b672      	cpsid	i
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	b662      	cpsie	i
 8008bba:	61fb      	str	r3, [r7, #28]
}
 8008bbc:	bf00      	nop
 8008bbe:	bf00      	nop
 8008bc0:	e7fd      	b.n	8008bbe <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bc2:	f001 ffb3 	bl	800ab2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d302      	bcc.n	8008bd8 <xQueueGenericSend+0xec>
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d129      	bne.n	8008c2c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bd8:	683a      	ldr	r2, [r7, #0]
 8008bda:	68b9      	ldr	r1, [r7, #8]
 8008bdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bde:	f000 fc6b 	bl	80094b8 <prvCopyDataToQueue>
 8008be2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d010      	beq.n	8008c0e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bee:	3324      	adds	r3, #36	@ 0x24
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f001 fa7b 	bl	800a0ec <xTaskRemoveFromEventList>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d013      	beq.n	8008c24 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008bfc:	4b3f      	ldr	r3, [pc, #252]	@ (8008cfc <xQueueGenericSend+0x210>)
 8008bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	f3bf 8f4f 	dsb	sy
 8008c08:	f3bf 8f6f 	isb	sy
 8008c0c:	e00a      	b.n	8008c24 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d007      	beq.n	8008c24 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c14:	4b39      	ldr	r3, [pc, #228]	@ (8008cfc <xQueueGenericSend+0x210>)
 8008c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c1a:	601a      	str	r2, [r3, #0]
 8008c1c:	f3bf 8f4f 	dsb	sy
 8008c20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c24:	f001 ffb8 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e063      	b.n	8008cf4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d103      	bne.n	8008c3a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c32:	f001 ffb1 	bl	800ab98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c36:	2300      	movs	r3, #0
 8008c38:	e05c      	b.n	8008cf4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d106      	bne.n	8008c4e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c40:	f107 0314 	add.w	r3, r7, #20
 8008c44:	4618      	mov	r0, r3
 8008c46:	f001 fab7 	bl	800a1b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c4e:	f001 ffa3 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c52:	f001 f831 	bl	8009cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c56:	f001 ff69 	bl	800ab2c <vPortEnterCritical>
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c60:	b25b      	sxtb	r3, r3
 8008c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c66:	d103      	bne.n	8008c70 <xQueueGenericSend+0x184>
 8008c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c76:	b25b      	sxtb	r3, r3
 8008c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c7c:	d103      	bne.n	8008c86 <xQueueGenericSend+0x19a>
 8008c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c86:	f001 ff87 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c8a:	1d3a      	adds	r2, r7, #4
 8008c8c:	f107 0314 	add.w	r3, r7, #20
 8008c90:	4611      	mov	r1, r2
 8008c92:	4618      	mov	r0, r3
 8008c94:	f001 faa6 	bl	800a1e4 <xTaskCheckForTimeOut>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d124      	bne.n	8008ce8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ca0:	f000 fd02 	bl	80096a8 <prvIsQueueFull>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d018      	beq.n	8008cdc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cac:	3310      	adds	r3, #16
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	4611      	mov	r1, r2
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f001 f9f2 	bl	800a09c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008cb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cba:	f000 fc8d 	bl	80095d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008cbe:	f001 f809 	bl	8009cd4 <xTaskResumeAll>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f47f af7c 	bne.w	8008bc2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8008cca:	4b0c      	ldr	r3, [pc, #48]	@ (8008cfc <xQueueGenericSend+0x210>)
 8008ccc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd0:	601a      	str	r2, [r3, #0]
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	e772      	b.n	8008bc2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008cdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cde:	f000 fc7b 	bl	80095d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ce2:	f000 fff7 	bl	8009cd4 <xTaskResumeAll>
 8008ce6:	e76c      	b.n	8008bc2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ce8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cea:	f000 fc75 	bl	80095d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cee:	f000 fff1 	bl	8009cd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008cf2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3738      	adds	r7, #56	@ 0x38
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	e000ed04 	.word	0xe000ed04

08008d00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b08e      	sub	sp, #56	@ 0x38
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]
 8008d0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10d      	bne.n	8008d34 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8008d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1c:	b672      	cpsid	i
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	b662      	cpsie	i
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d2e:	bf00      	nop
 8008d30:	bf00      	nop
 8008d32:	e7fd      	b.n	8008d30 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d103      	bne.n	8008d42 <xQueueGenericSendFromISR+0x42>
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d101      	bne.n	8008d46 <xQueueGenericSendFromISR+0x46>
 8008d42:	2301      	movs	r3, #1
 8008d44:	e000      	b.n	8008d48 <xQueueGenericSendFromISR+0x48>
 8008d46:	2300      	movs	r3, #0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10d      	bne.n	8008d68 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d50:	b672      	cpsid	i
 8008d52:	f383 8811 	msr	BASEPRI, r3
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	b662      	cpsie	i
 8008d60:	623b      	str	r3, [r7, #32]
}
 8008d62:	bf00      	nop
 8008d64:	bf00      	nop
 8008d66:	e7fd      	b.n	8008d64 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d103      	bne.n	8008d76 <xQueueGenericSendFromISR+0x76>
 8008d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d101      	bne.n	8008d7a <xQueueGenericSendFromISR+0x7a>
 8008d76:	2301      	movs	r3, #1
 8008d78:	e000      	b.n	8008d7c <xQueueGenericSendFromISR+0x7c>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d10d      	bne.n	8008d9c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8008d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d84:	b672      	cpsid	i
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	b662      	cpsie	i
 8008d94:	61fb      	str	r3, [r7, #28]
}
 8008d96:	bf00      	nop
 8008d98:	bf00      	nop
 8008d9a:	e7fd      	b.n	8008d98 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d9c:	f001 ffae 	bl	800acfc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008da0:	f3ef 8211 	mrs	r2, BASEPRI
 8008da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da8:	b672      	cpsid	i
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	b662      	cpsie	i
 8008db8:	61ba      	str	r2, [r7, #24]
 8008dba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008dbc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d302      	bcc.n	8008dd2 <xQueueGenericSendFromISR+0xd2>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d12c      	bne.n	8008e2c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008dd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	68b9      	ldr	r1, [r7, #8]
 8008de0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008de2:	f000 fb69 	bl	80094b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008de6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8008dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dee:	d112      	bne.n	8008e16 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d016      	beq.n	8008e26 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	3324      	adds	r3, #36	@ 0x24
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f001 f975 	bl	800a0ec <xTaskRemoveFromEventList>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d00e      	beq.n	8008e26 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00b      	beq.n	8008e26 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2201      	movs	r2, #1
 8008e12:	601a      	str	r2, [r3, #0]
 8008e14:	e007      	b.n	8008e26 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	b25a      	sxtb	r2, r3
 8008e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008e26:	2301      	movs	r3, #1
 8008e28:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8008e2a:	e001      	b.n	8008e30 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e32:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e3a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3738      	adds	r7, #56	@ 0x38
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b08e      	sub	sp, #56	@ 0x38
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10d      	bne.n	8008e76 <xQueueGiveFromISR+0x30>
	__asm volatile
 8008e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5e:	b672      	cpsid	i
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	b662      	cpsie	i
 8008e6e:	623b      	str	r3, [r7, #32]
}
 8008e70:	bf00      	nop
 8008e72:	bf00      	nop
 8008e74:	e7fd      	b.n	8008e72 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00d      	beq.n	8008e9a <xQueueGiveFromISR+0x54>
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e82:	b672      	cpsid	i
 8008e84:	f383 8811 	msr	BASEPRI, r3
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	f3bf 8f4f 	dsb	sy
 8008e90:	b662      	cpsie	i
 8008e92:	61fb      	str	r3, [r7, #28]
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d103      	bne.n	8008eaa <xQueueGiveFromISR+0x64>
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d101      	bne.n	8008eae <xQueueGiveFromISR+0x68>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e000      	b.n	8008eb0 <xQueueGiveFromISR+0x6a>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10d      	bne.n	8008ed0 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8008eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb8:	b672      	cpsid	i
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	b662      	cpsie	i
 8008ec8:	61bb      	str	r3, [r7, #24]
}
 8008eca:	bf00      	nop
 8008ecc:	bf00      	nop
 8008ece:	e7fd      	b.n	8008ecc <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ed0:	f001 ff14 	bl	800acfc <vPortValidateInterruptPriority>
	__asm volatile
 8008ed4:	f3ef 8211 	mrs	r2, BASEPRI
 8008ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008edc:	b672      	cpsid	i
 8008ede:	f383 8811 	msr	BASEPRI, r3
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	b662      	cpsie	i
 8008eec:	617a      	str	r2, [r7, #20]
 8008eee:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008ef0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ef8:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d22b      	bcs.n	8008f5c <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f10:	1c5a      	adds	r2, r3, #1
 8008f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f14:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008f16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f1e:	d112      	bne.n	8008f46 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d016      	beq.n	8008f56 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2a:	3324      	adds	r3, #36	@ 0x24
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f001 f8dd 	bl	800a0ec <xTaskRemoveFromEventList>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d00e      	beq.n	8008f56 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d00b      	beq.n	8008f56 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	2201      	movs	r2, #1
 8008f42:	601a      	str	r2, [r3, #0]
 8008f44:	e007      	b.n	8008f56 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	b25a      	sxtb	r2, r3
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008f56:	2301      	movs	r3, #1
 8008f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f5a:	e001      	b.n	8008f60 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f62:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f383 8811 	msr	BASEPRI, r3
}
 8008f6a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3738      	adds	r7, #56	@ 0x38
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
	...

08008f78 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b08c      	sub	sp, #48	@ 0x30
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f84:	2300      	movs	r3, #0
 8008f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10d      	bne.n	8008fae <xQueueReceive+0x36>
	__asm volatile
 8008f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f96:	b672      	cpsid	i
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	b662      	cpsie	i
 8008fa6:	623b      	str	r3, [r7, #32]
}
 8008fa8:	bf00      	nop
 8008faa:	bf00      	nop
 8008fac:	e7fd      	b.n	8008faa <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d103      	bne.n	8008fbc <xQueueReceive+0x44>
 8008fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d101      	bne.n	8008fc0 <xQueueReceive+0x48>
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e000      	b.n	8008fc2 <xQueueReceive+0x4a>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10d      	bne.n	8008fe2 <xQueueReceive+0x6a>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fca:	b672      	cpsid	i
 8008fcc:	f383 8811 	msr	BASEPRI, r3
 8008fd0:	f3bf 8f6f 	isb	sy
 8008fd4:	f3bf 8f4f 	dsb	sy
 8008fd8:	b662      	cpsie	i
 8008fda:	61fb      	str	r3, [r7, #28]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fe2:	f001 fa51 	bl	800a488 <xTaskGetSchedulerState>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d102      	bne.n	8008ff2 <xQueueReceive+0x7a>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d101      	bne.n	8008ff6 <xQueueReceive+0x7e>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <xQueueReceive+0x80>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d10d      	bne.n	8009018 <xQueueReceive+0xa0>
	__asm volatile
 8008ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009000:	b672      	cpsid	i
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	b662      	cpsie	i
 8009010:	61bb      	str	r3, [r7, #24]
}
 8009012:	bf00      	nop
 8009014:	bf00      	nop
 8009016:	e7fd      	b.n	8009014 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009018:	f001 fd88 	bl	800ab2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800901c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009020:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	d01f      	beq.n	8009068 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009028:	68b9      	ldr	r1, [r7, #8]
 800902a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800902c:	f000 faae 	bl	800958c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	1e5a      	subs	r2, r3, #1
 8009034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009036:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00f      	beq.n	8009060 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009042:	3310      	adds	r3, #16
 8009044:	4618      	mov	r0, r3
 8009046:	f001 f851 	bl	800a0ec <xTaskRemoveFromEventList>
 800904a:	4603      	mov	r3, r0
 800904c:	2b00      	cmp	r3, #0
 800904e:	d007      	beq.n	8009060 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009050:	4b3c      	ldr	r3, [pc, #240]	@ (8009144 <xQueueReceive+0x1cc>)
 8009052:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009056:	601a      	str	r2, [r3, #0]
 8009058:	f3bf 8f4f 	dsb	sy
 800905c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009060:	f001 fd9a 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 8009064:	2301      	movs	r3, #1
 8009066:	e069      	b.n	800913c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d103      	bne.n	8009076 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800906e:	f001 fd93 	bl	800ab98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009072:	2300      	movs	r3, #0
 8009074:	e062      	b.n	800913c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009078:	2b00      	cmp	r3, #0
 800907a:	d106      	bne.n	800908a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800907c:	f107 0310 	add.w	r3, r7, #16
 8009080:	4618      	mov	r0, r3
 8009082:	f001 f899 	bl	800a1b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009086:	2301      	movs	r3, #1
 8009088:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800908a:	f001 fd85 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800908e:	f000 fe13 	bl	8009cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009092:	f001 fd4b 	bl	800ab2c <vPortEnterCritical>
 8009096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009098:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800909c:	b25b      	sxtb	r3, r3
 800909e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090a2:	d103      	bne.n	80090ac <xQueueReceive+0x134>
 80090a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090b2:	b25b      	sxtb	r3, r3
 80090b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090b8:	d103      	bne.n	80090c2 <xQueueReceive+0x14a>
 80090ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090c2:	f001 fd69 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090c6:	1d3a      	adds	r2, r7, #4
 80090c8:	f107 0310 	add.w	r3, r7, #16
 80090cc:	4611      	mov	r1, r2
 80090ce:	4618      	mov	r0, r3
 80090d0:	f001 f888 	bl	800a1e4 <xTaskCheckForTimeOut>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d123      	bne.n	8009122 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090dc:	f000 face 	bl	800967c <prvIsQueueEmpty>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d017      	beq.n	8009116 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80090e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e8:	3324      	adds	r3, #36	@ 0x24
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	4611      	mov	r1, r2
 80090ee:	4618      	mov	r0, r3
 80090f0:	f000 ffd4 	bl	800a09c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80090f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090f6:	f000 fa6f 	bl	80095d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80090fa:	f000 fdeb 	bl	8009cd4 <xTaskResumeAll>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d189      	bne.n	8009018 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8009104:	4b0f      	ldr	r3, [pc, #60]	@ (8009144 <xQueueReceive+0x1cc>)
 8009106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800910a:	601a      	str	r2, [r3, #0]
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	f3bf 8f6f 	isb	sy
 8009114:	e780      	b.n	8009018 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009118:	f000 fa5e 	bl	80095d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800911c:	f000 fdda 	bl	8009cd4 <xTaskResumeAll>
 8009120:	e77a      	b.n	8009018 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009122:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009124:	f000 fa58 	bl	80095d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009128:	f000 fdd4 	bl	8009cd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800912c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800912e:	f000 faa5 	bl	800967c <prvIsQueueEmpty>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	f43f af6f 	beq.w	8009018 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800913a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800913c:	4618      	mov	r0, r3
 800913e:	3730      	adds	r7, #48	@ 0x30
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}
 8009144:	e000ed04 	.word	0xe000ed04

08009148 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b08e      	sub	sp, #56	@ 0x38
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009152:	2300      	movs	r3, #0
 8009154:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800915a:	2300      	movs	r3, #0
 800915c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800915e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009160:	2b00      	cmp	r3, #0
 8009162:	d10d      	bne.n	8009180 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009168:	b672      	cpsid	i
 800916a:	f383 8811 	msr	BASEPRI, r3
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	b662      	cpsie	i
 8009178:	623b      	str	r3, [r7, #32]
}
 800917a:	bf00      	nop
 800917c:	bf00      	nop
 800917e:	e7fd      	b.n	800917c <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00d      	beq.n	80091a4 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	b672      	cpsid	i
 800918e:	f383 8811 	msr	BASEPRI, r3
 8009192:	f3bf 8f6f 	isb	sy
 8009196:	f3bf 8f4f 	dsb	sy
 800919a:	b662      	cpsie	i
 800919c:	61fb      	str	r3, [r7, #28]
}
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
 80091a2:	e7fd      	b.n	80091a0 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091a4:	f001 f970 	bl	800a488 <xTaskGetSchedulerState>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d102      	bne.n	80091b4 <xQueueSemaphoreTake+0x6c>
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d101      	bne.n	80091b8 <xQueueSemaphoreTake+0x70>
 80091b4:	2301      	movs	r3, #1
 80091b6:	e000      	b.n	80091ba <xQueueSemaphoreTake+0x72>
 80091b8:	2300      	movs	r3, #0
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d10d      	bne.n	80091da <xQueueSemaphoreTake+0x92>
	__asm volatile
 80091be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c2:	b672      	cpsid	i
 80091c4:	f383 8811 	msr	BASEPRI, r3
 80091c8:	f3bf 8f6f 	isb	sy
 80091cc:	f3bf 8f4f 	dsb	sy
 80091d0:	b662      	cpsie	i
 80091d2:	61bb      	str	r3, [r7, #24]
}
 80091d4:	bf00      	nop
 80091d6:	bf00      	nop
 80091d8:	e7fd      	b.n	80091d6 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091da:	f001 fca7 	bl	800ab2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80091de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091e2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80091e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d024      	beq.n	8009234 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80091ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ec:	1e5a      	subs	r2, r3, #1
 80091ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80091f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d104      	bne.n	8009204 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80091fa:	f001 fb0f 	bl	800a81c <pvTaskIncrementMutexHeldCount>
 80091fe:	4602      	mov	r2, r0
 8009200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009202:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00f      	beq.n	800922c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800920c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800920e:	3310      	adds	r3, #16
 8009210:	4618      	mov	r0, r3
 8009212:	f000 ff6b 	bl	800a0ec <xTaskRemoveFromEventList>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d007      	beq.n	800922c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800921c:	4b55      	ldr	r3, [pc, #340]	@ (8009374 <xQueueSemaphoreTake+0x22c>)
 800921e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009222:	601a      	str	r2, [r3, #0]
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800922c:	f001 fcb4 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 8009230:	2301      	movs	r3, #1
 8009232:	e09a      	b.n	800936a <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d114      	bne.n	8009264 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800923a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00d      	beq.n	800925c <xQueueSemaphoreTake+0x114>
	__asm volatile
 8009240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009244:	b672      	cpsid	i
 8009246:	f383 8811 	msr	BASEPRI, r3
 800924a:	f3bf 8f6f 	isb	sy
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	b662      	cpsie	i
 8009254:	617b      	str	r3, [r7, #20]
}
 8009256:	bf00      	nop
 8009258:	bf00      	nop
 800925a:	e7fd      	b.n	8009258 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800925c:	f001 fc9c 	bl	800ab98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009260:	2300      	movs	r3, #0
 8009262:	e082      	b.n	800936a <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009266:	2b00      	cmp	r3, #0
 8009268:	d106      	bne.n	8009278 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800926a:	f107 030c 	add.w	r3, r7, #12
 800926e:	4618      	mov	r0, r3
 8009270:	f000 ffa2 	bl	800a1b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009274:	2301      	movs	r3, #1
 8009276:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009278:	f001 fc8e 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800927c:	f000 fd1c 	bl	8009cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009280:	f001 fc54 	bl	800ab2c <vPortEnterCritical>
 8009284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009286:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800928a:	b25b      	sxtb	r3, r3
 800928c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009290:	d103      	bne.n	800929a <xQueueSemaphoreTake+0x152>
 8009292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800929a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800929c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092a0:	b25b      	sxtb	r3, r3
 80092a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a6:	d103      	bne.n	80092b0 <xQueueSemaphoreTake+0x168>
 80092a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092b0:	f001 fc72 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092b4:	463a      	mov	r2, r7
 80092b6:	f107 030c 	add.w	r3, r7, #12
 80092ba:	4611      	mov	r1, r2
 80092bc:	4618      	mov	r0, r3
 80092be:	f000 ff91 	bl	800a1e4 <xTaskCheckForTimeOut>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d132      	bne.n	800932e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80092ca:	f000 f9d7 	bl	800967c <prvIsQueueEmpty>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d026      	beq.n	8009322 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d109      	bne.n	80092f0 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80092dc:	f001 fc26 	bl	800ab2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80092e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	4618      	mov	r0, r3
 80092e6:	f001 f8ed 	bl	800a4c4 <xTaskPriorityInherit>
 80092ea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80092ec:	f001 fc54 	bl	800ab98 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f2:	3324      	adds	r3, #36	@ 0x24
 80092f4:	683a      	ldr	r2, [r7, #0]
 80092f6:	4611      	mov	r1, r2
 80092f8:	4618      	mov	r0, r3
 80092fa:	f000 fecf 	bl	800a09c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80092fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009300:	f000 f96a 	bl	80095d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009304:	f000 fce6 	bl	8009cd4 <xTaskResumeAll>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	f47f af65 	bne.w	80091da <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8009310:	4b18      	ldr	r3, [pc, #96]	@ (8009374 <xQueueSemaphoreTake+0x22c>)
 8009312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009316:	601a      	str	r2, [r3, #0]
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	e75b      	b.n	80091da <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009322:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009324:	f000 f958 	bl	80095d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009328:	f000 fcd4 	bl	8009cd4 <xTaskResumeAll>
 800932c:	e755      	b.n	80091da <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800932e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009330:	f000 f952 	bl	80095d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009334:	f000 fcce 	bl	8009cd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009338:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800933a:	f000 f99f 	bl	800967c <prvIsQueueEmpty>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	f43f af4a 	beq.w	80091da <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009348:	2b00      	cmp	r3, #0
 800934a:	d00d      	beq.n	8009368 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800934c:	f001 fbee 	bl	800ab2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009350:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009352:	f000 f899 	bl	8009488 <prvGetDisinheritPriorityAfterTimeout>
 8009356:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800935e:	4618      	mov	r0, r3
 8009360:	f001 f9bc 	bl	800a6dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009364:	f001 fc18 	bl	800ab98 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009368:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800936a:	4618      	mov	r0, r3
 800936c:	3738      	adds	r7, #56	@ 0x38
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop
 8009374:	e000ed04 	.word	0xe000ed04

08009378 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b08e      	sub	sp, #56	@ 0x38
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10d      	bne.n	80093aa <xQueueReceiveFromISR+0x32>
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009392:	b672      	cpsid	i
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	b662      	cpsie	i
 80093a2:	623b      	str	r3, [r7, #32]
}
 80093a4:	bf00      	nop
 80093a6:	bf00      	nop
 80093a8:	e7fd      	b.n	80093a6 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d103      	bne.n	80093b8 <xQueueReceiveFromISR+0x40>
 80093b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d101      	bne.n	80093bc <xQueueReceiveFromISR+0x44>
 80093b8:	2301      	movs	r3, #1
 80093ba:	e000      	b.n	80093be <xQueueReceiveFromISR+0x46>
 80093bc:	2300      	movs	r3, #0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10d      	bne.n	80093de <xQueueReceiveFromISR+0x66>
	__asm volatile
 80093c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c6:	b672      	cpsid	i
 80093c8:	f383 8811 	msr	BASEPRI, r3
 80093cc:	f3bf 8f6f 	isb	sy
 80093d0:	f3bf 8f4f 	dsb	sy
 80093d4:	b662      	cpsie	i
 80093d6:	61fb      	str	r3, [r7, #28]
}
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	e7fd      	b.n	80093da <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093de:	f001 fc8d 	bl	800acfc <vPortValidateInterruptPriority>
	__asm volatile
 80093e2:	f3ef 8211 	mrs	r2, BASEPRI
 80093e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ea:	b672      	cpsid	i
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	b662      	cpsie	i
 80093fa:	61ba      	str	r2, [r7, #24]
 80093fc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80093fe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009400:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009406:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940a:	2b00      	cmp	r3, #0
 800940c:	d02f      	beq.n	800946e <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800940e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009410:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009414:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009418:	68b9      	ldr	r1, [r7, #8]
 800941a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800941c:	f000 f8b6 	bl	800958c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009422:	1e5a      	subs	r2, r3, #1
 8009424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009426:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009428:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800942c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009430:	d112      	bne.n	8009458 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d016      	beq.n	8009468 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800943a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800943c:	3310      	adds	r3, #16
 800943e:	4618      	mov	r0, r3
 8009440:	f000 fe54 	bl	800a0ec <xTaskRemoveFromEventList>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00e      	beq.n	8009468 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00b      	beq.n	8009468 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	601a      	str	r2, [r3, #0]
 8009456:	e007      	b.n	8009468 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800945c:	3301      	adds	r3, #1
 800945e:	b2db      	uxtb	r3, r3
 8009460:	b25a      	sxtb	r2, r3
 8009462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009468:	2301      	movs	r3, #1
 800946a:	637b      	str	r3, [r7, #52]	@ 0x34
 800946c:	e001      	b.n	8009472 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800946e:	2300      	movs	r3, #0
 8009470:	637b      	str	r3, [r7, #52]	@ 0x34
 8009472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009474:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	f383 8811 	msr	BASEPRI, r3
}
 800947c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800947e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009480:	4618      	mov	r0, r3
 8009482:	3738      	adds	r7, #56	@ 0x38
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009494:	2b00      	cmp	r3, #0
 8009496:	d006      	beq.n	80094a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f1c3 0307 	rsb	r3, r3, #7
 80094a2:	60fb      	str	r3, [r7, #12]
 80094a4:	e001      	b.n	80094aa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80094a6:	2300      	movs	r3, #0
 80094a8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80094aa:	68fb      	ldr	r3, [r7, #12]
	}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b086      	sub	sp, #24
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80094c4:	2300      	movs	r3, #0
 80094c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10d      	bne.n	80094f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d14d      	bne.n	800957a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f001 f86e 	bl	800a5c4 <xTaskPriorityDisinherit>
 80094e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	609a      	str	r2, [r3, #8]
 80094f0:	e043      	b.n	800957a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d119      	bne.n	800952c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	6858      	ldr	r0, [r3, #4]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009500:	461a      	mov	r2, r3
 8009502:	68b9      	ldr	r1, [r7, #8]
 8009504:	f00d f9a9 	bl	801685a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009510:	441a      	add	r2, r3
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	685a      	ldr	r2, [r3, #4]
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	429a      	cmp	r2, r3
 8009520:	d32b      	bcc.n	800957a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	605a      	str	r2, [r3, #4]
 800952a:	e026      	b.n	800957a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	68d8      	ldr	r0, [r3, #12]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009534:	461a      	mov	r2, r3
 8009536:	68b9      	ldr	r1, [r7, #8]
 8009538:	f00d f98f 	bl	801685a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	68da      	ldr	r2, [r3, #12]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009544:	425b      	negs	r3, r3
 8009546:	441a      	add	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	68da      	ldr	r2, [r3, #12]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	429a      	cmp	r2, r3
 8009556:	d207      	bcs.n	8009568 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	689a      	ldr	r2, [r3, #8]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009560:	425b      	negs	r3, r3
 8009562:	441a      	add	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b02      	cmp	r3, #2
 800956c:	d105      	bne.n	800957a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d002      	beq.n	800957a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	3b01      	subs	r3, #1
 8009578:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	1c5a      	adds	r2, r3, #1
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009582:	697b      	ldr	r3, [r7, #20]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3718      	adds	r7, #24
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800959a:	2b00      	cmp	r3, #0
 800959c:	d018      	beq.n	80095d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	68da      	ldr	r2, [r3, #12]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a6:	441a      	add	r2, r3
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	68da      	ldr	r2, [r3, #12]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d303      	bcc.n	80095c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	68d9      	ldr	r1, [r3, #12]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c8:	461a      	mov	r2, r3
 80095ca:	6838      	ldr	r0, [r7, #0]
 80095cc:	f00d f945 	bl	801685a <memcpy>
	}
}
 80095d0:	bf00      	nop
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80095e0:	f001 faa4 	bl	800ab2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095ec:	e011      	b.n	8009612 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d012      	beq.n	800961c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	3324      	adds	r3, #36	@ 0x24
 80095fa:	4618      	mov	r0, r3
 80095fc:	f000 fd76 	bl	800a0ec <xTaskRemoveFromEventList>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009606:	f000 fe55 	bl	800a2b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800960a:	7bfb      	ldrb	r3, [r7, #15]
 800960c:	3b01      	subs	r3, #1
 800960e:	b2db      	uxtb	r3, r3
 8009610:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009616:	2b00      	cmp	r3, #0
 8009618:	dce9      	bgt.n	80095ee <prvUnlockQueue+0x16>
 800961a:	e000      	b.n	800961e <prvUnlockQueue+0x46>
					break;
 800961c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	22ff      	movs	r2, #255	@ 0xff
 8009622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009626:	f001 fab7 	bl	800ab98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800962a:	f001 fa7f 	bl	800ab2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009634:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009636:	e011      	b.n	800965c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d012      	beq.n	8009666 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	3310      	adds	r3, #16
 8009644:	4618      	mov	r0, r3
 8009646:	f000 fd51 	bl	800a0ec <xTaskRemoveFromEventList>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d001      	beq.n	8009654 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009650:	f000 fe30 	bl	800a2b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009654:	7bbb      	ldrb	r3, [r7, #14]
 8009656:	3b01      	subs	r3, #1
 8009658:	b2db      	uxtb	r3, r3
 800965a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800965c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009660:	2b00      	cmp	r3, #0
 8009662:	dce9      	bgt.n	8009638 <prvUnlockQueue+0x60>
 8009664:	e000      	b.n	8009668 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009666:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	22ff      	movs	r2, #255	@ 0xff
 800966c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009670:	f001 fa92 	bl	800ab98 <vPortExitCritical>
}
 8009674:	bf00      	nop
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009684:	f001 fa52 	bl	800ab2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800968c:	2b00      	cmp	r3, #0
 800968e:	d102      	bne.n	8009696 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009690:	2301      	movs	r3, #1
 8009692:	60fb      	str	r3, [r7, #12]
 8009694:	e001      	b.n	800969a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009696:	2300      	movs	r3, #0
 8009698:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800969a:	f001 fa7d 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 800969e:	68fb      	ldr	r3, [r7, #12]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80096b0:	f001 fa3c 	bl	800ab2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096bc:	429a      	cmp	r2, r3
 80096be:	d102      	bne.n	80096c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80096c0:	2301      	movs	r3, #1
 80096c2:	60fb      	str	r3, [r7, #12]
 80096c4:	e001      	b.n	80096ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096ca:	f001 fa65 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 80096ce:	68fb      	ldr	r3, [r7, #12]
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3710      	adds	r7, #16
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b08e      	sub	sp, #56	@ 0x38
 80096dc:	af04      	add	r7, sp, #16
 80096de:	60f8      	str	r0, [r7, #12]
 80096e0:	60b9      	str	r1, [r7, #8]
 80096e2:	607a      	str	r2, [r7, #4]
 80096e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80096e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10d      	bne.n	8009708 <xTaskCreateStatic+0x30>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f0:	b672      	cpsid	i
 80096f2:	f383 8811 	msr	BASEPRI, r3
 80096f6:	f3bf 8f6f 	isb	sy
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	b662      	cpsie	i
 8009700:	623b      	str	r3, [r7, #32]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10d      	bne.n	800972a <xTaskCreateStatic+0x52>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	b672      	cpsid	i
 8009714:	f383 8811 	msr	BASEPRI, r3
 8009718:	f3bf 8f6f 	isb	sy
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	b662      	cpsie	i
 8009722:	61fb      	str	r3, [r7, #28]
}
 8009724:	bf00      	nop
 8009726:	bf00      	nop
 8009728:	e7fd      	b.n	8009726 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800972a:	23a0      	movs	r3, #160	@ 0xa0
 800972c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	2ba0      	cmp	r3, #160	@ 0xa0
 8009732:	d00d      	beq.n	8009750 <xTaskCreateStatic+0x78>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009738:	b672      	cpsid	i
 800973a:	f383 8811 	msr	BASEPRI, r3
 800973e:	f3bf 8f6f 	isb	sy
 8009742:	f3bf 8f4f 	dsb	sy
 8009746:	b662      	cpsie	i
 8009748:	61bb      	str	r3, [r7, #24]
}
 800974a:	bf00      	nop
 800974c:	bf00      	nop
 800974e:	e7fd      	b.n	800974c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009750:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009754:	2b00      	cmp	r3, #0
 8009756:	d01e      	beq.n	8009796 <xTaskCreateStatic+0xbe>
 8009758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800975a:	2b00      	cmp	r3, #0
 800975c:	d01b      	beq.n	8009796 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800975e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009760:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009764:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009766:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976a:	2202      	movs	r2, #2
 800976c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009770:	2300      	movs	r3, #0
 8009772:	9303      	str	r3, [sp, #12]
 8009774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009776:	9302      	str	r3, [sp, #8]
 8009778:	f107 0314 	add.w	r3, r7, #20
 800977c:	9301      	str	r3, [sp, #4]
 800977e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	68b9      	ldr	r1, [r7, #8]
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f000 f851 	bl	8009830 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800978e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009790:	f000 f8f0 	bl	8009974 <prvAddNewTaskToReadyList>
 8009794:	e001      	b.n	800979a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8009796:	2300      	movs	r3, #0
 8009798:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800979a:	697b      	ldr	r3, [r7, #20]
	}
 800979c:	4618      	mov	r0, r3
 800979e:	3728      	adds	r7, #40	@ 0x28
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b08c      	sub	sp, #48	@ 0x30
 80097a8:	af04      	add	r7, sp, #16
 80097aa:	60f8      	str	r0, [r7, #12]
 80097ac:	60b9      	str	r1, [r7, #8]
 80097ae:	603b      	str	r3, [r7, #0]
 80097b0:	4613      	mov	r3, r2
 80097b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80097b4:	88fb      	ldrh	r3, [r7, #6]
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4618      	mov	r0, r3
 80097ba:	f001 fae5 	bl	800ad88 <pvPortMalloc>
 80097be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00e      	beq.n	80097e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80097c6:	20a0      	movs	r0, #160	@ 0xa0
 80097c8:	f001 fade 	bl	800ad88 <pvPortMalloc>
 80097cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d003      	beq.n	80097dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	697a      	ldr	r2, [r7, #20]
 80097d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80097da:	e005      	b.n	80097e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80097dc:	6978      	ldr	r0, [r7, #20]
 80097de:	f001 fba1 	bl	800af24 <vPortFree>
 80097e2:	e001      	b.n	80097e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80097e4:	2300      	movs	r3, #0
 80097e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d017      	beq.n	800981e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80097ee:	69fb      	ldr	r3, [r7, #28]
 80097f0:	2200      	movs	r2, #0
 80097f2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80097f6:	88fa      	ldrh	r2, [r7, #6]
 80097f8:	2300      	movs	r3, #0
 80097fa:	9303      	str	r3, [sp, #12]
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	9302      	str	r3, [sp, #8]
 8009800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009802:	9301      	str	r3, [sp, #4]
 8009804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009806:	9300      	str	r3, [sp, #0]
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	68b9      	ldr	r1, [r7, #8]
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f000 f80f 	bl	8009830 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009812:	69f8      	ldr	r0, [r7, #28]
 8009814:	f000 f8ae 	bl	8009974 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009818:	2301      	movs	r3, #1
 800981a:	61bb      	str	r3, [r7, #24]
 800981c:	e002      	b.n	8009824 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800981e:	f04f 33ff 	mov.w	r3, #4294967295
 8009822:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009824:	69bb      	ldr	r3, [r7, #24]
	}
 8009826:	4618      	mov	r0, r3
 8009828:	3720      	adds	r7, #32
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
	...

08009830 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b088      	sub	sp, #32
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
 800983c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800983e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009840:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009842:	6879      	ldr	r1, [r7, #4]
 8009844:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009848:	440b      	add	r3, r1
 800984a:	009b      	lsls	r3, r3, #2
 800984c:	4413      	add	r3, r2
 800984e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	f023 0307 	bic.w	r3, r3, #7
 8009856:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	f003 0307 	and.w	r3, r3, #7
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00d      	beq.n	800987e <prvInitialiseNewTask+0x4e>
	__asm volatile
 8009862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009866:	b672      	cpsid	i
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	b662      	cpsie	i
 8009876:	617b      	str	r3, [r7, #20]
}
 8009878:	bf00      	nop
 800987a:	bf00      	nop
 800987c:	e7fd      	b.n	800987a <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d01f      	beq.n	80098c4 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009884:	2300      	movs	r3, #0
 8009886:	61fb      	str	r3, [r7, #28]
 8009888:	e012      	b.n	80098b0 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	69fb      	ldr	r3, [r7, #28]
 800988e:	4413      	add	r3, r2
 8009890:	7819      	ldrb	r1, [r3, #0]
 8009892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	4413      	add	r3, r2
 8009898:	3334      	adds	r3, #52	@ 0x34
 800989a:	460a      	mov	r2, r1
 800989c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	4413      	add	r3, r2
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d006      	beq.n	80098b8 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	3301      	adds	r3, #1
 80098ae:	61fb      	str	r3, [r7, #28]
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	2b0f      	cmp	r3, #15
 80098b4:	d9e9      	bls.n	800988a <prvInitialiseNewTask+0x5a>
 80098b6:	e000      	b.n	80098ba <prvInitialiseNewTask+0x8a>
			{
				break;
 80098b8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80098ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80098c2:	e003      	b.n	80098cc <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80098c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80098cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ce:	2b06      	cmp	r3, #6
 80098d0:	d901      	bls.n	80098d6 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80098d2:	2306      	movs	r3, #6
 80098d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80098d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098da:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80098dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098e0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80098e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e4:	2200      	movs	r2, #0
 80098e6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80098e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ea:	3304      	adds	r3, #4
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7fe fec7 	bl	8008680 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80098f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f4:	3318      	adds	r3, #24
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7fe fec2 	bl	8008680 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80098fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009900:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009904:	f1c3 0207 	rsb	r2, r3, #7
 8009908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800990c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009910:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	2200      	movs	r2, #0
 8009916:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800991a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991c:	2200      	movs	r2, #0
 800991e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009924:	334c      	adds	r3, #76	@ 0x4c
 8009926:	224c      	movs	r2, #76	@ 0x4c
 8009928:	2100      	movs	r1, #0
 800992a:	4618      	mov	r0, r3
 800992c:	f00c feaa 	bl	8016684 <memset>
 8009930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009932:	4a0d      	ldr	r2, [pc, #52]	@ (8009968 <prvInitialiseNewTask+0x138>)
 8009934:	651a      	str	r2, [r3, #80]	@ 0x50
 8009936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009938:	4a0c      	ldr	r2, [pc, #48]	@ (800996c <prvInitialiseNewTask+0x13c>)
 800993a:	655a      	str	r2, [r3, #84]	@ 0x54
 800993c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993e:	4a0c      	ldr	r2, [pc, #48]	@ (8009970 <prvInitialiseNewTask+0x140>)
 8009940:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	68f9      	ldr	r1, [r7, #12]
 8009946:	69b8      	ldr	r0, [r7, #24]
 8009948:	f000 ffe2 	bl	800a910 <pxPortInitialiseStack>
 800994c:	4602      	mov	r2, r0
 800994e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009950:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009954:	2b00      	cmp	r3, #0
 8009956:	d002      	beq.n	800995e <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800995a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800995c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800995e:	bf00      	nop
 8009960:	3720      	adds	r7, #32
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	20011bd4 	.word	0x20011bd4
 800996c:	20011c3c 	.word	0x20011c3c
 8009970:	20011ca4 	.word	0x20011ca4

08009974 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800997c:	f001 f8d6 	bl	800ab2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009980:	4b2a      	ldr	r3, [pc, #168]	@ (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	3301      	adds	r3, #1
 8009986:	4a29      	ldr	r2, [pc, #164]	@ (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 8009988:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800998a:	4b29      	ldr	r3, [pc, #164]	@ (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d109      	bne.n	80099a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009992:	4a27      	ldr	r2, [pc, #156]	@ (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009998:	4b24      	ldr	r3, [pc, #144]	@ (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b01      	cmp	r3, #1
 800999e:	d110      	bne.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099a0:	f000 fcac 	bl	800a2fc <prvInitialiseTaskLists>
 80099a4:	e00d      	b.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80099a6:	4b23      	ldr	r3, [pc, #140]	@ (8009a34 <prvAddNewTaskToReadyList+0xc0>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d109      	bne.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099ae:	4b20      	ldr	r3, [pc, #128]	@ (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d802      	bhi.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80099bc:	4a1c      	ldr	r2, [pc, #112]	@ (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80099c2:	4b1d      	ldr	r3, [pc, #116]	@ (8009a38 <prvAddNewTaskToReadyList+0xc4>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	3301      	adds	r3, #1
 80099c8:	4a1b      	ldr	r2, [pc, #108]	@ (8009a38 <prvAddNewTaskToReadyList+0xc4>)
 80099ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d0:	2201      	movs	r2, #1
 80099d2:	409a      	lsls	r2, r3
 80099d4:	4b19      	ldr	r3, [pc, #100]	@ (8009a3c <prvAddNewTaskToReadyList+0xc8>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4313      	orrs	r3, r2
 80099da:	4a18      	ldr	r2, [pc, #96]	@ (8009a3c <prvAddNewTaskToReadyList+0xc8>)
 80099dc:	6013      	str	r3, [r2, #0]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e2:	4613      	mov	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4413      	add	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4a15      	ldr	r2, [pc, #84]	@ (8009a40 <prvAddNewTaskToReadyList+0xcc>)
 80099ec:	441a      	add	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	3304      	adds	r3, #4
 80099f2:	4619      	mov	r1, r3
 80099f4:	4610      	mov	r0, r2
 80099f6:	f7fe fe50 	bl	800869a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80099fa:	f001 f8cd 	bl	800ab98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80099fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009a34 <prvAddNewTaskToReadyList+0xc0>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00e      	beq.n	8009a24 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a06:	4b0a      	ldr	r3, [pc, #40]	@ (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d207      	bcs.n	8009a24 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a14:	4b0b      	ldr	r3, [pc, #44]	@ (8009a44 <prvAddNewTaskToReadyList+0xd0>)
 8009a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a1a:	601a      	str	r2, [r3, #0]
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a24:	bf00      	nop
 8009a26:	3708      	adds	r7, #8
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20006918 	.word	0x20006918
 8009a30:	20006818 	.word	0x20006818
 8009a34:	20006924 	.word	0x20006924
 8009a38:	20006934 	.word	0x20006934
 8009a3c:	20006920 	.word	0x20006920
 8009a40:	2000681c 	.word	0x2000681c
 8009a44:	e000ed04 	.word	0xe000ed04

08009a48 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009a50:	f001 f86c 	bl	800ab2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d102      	bne.n	8009a60 <vTaskDelete+0x18>
 8009a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8009b44 <vTaskDelete+0xfc>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	e000      	b.n	8009a62 <vTaskDelete+0x1a>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	3304      	adds	r3, #4
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fe fe73 	bl	8008754 <uxListRemove>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d115      	bne.n	8009aa0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a78:	4933      	ldr	r1, [pc, #204]	@ (8009b48 <vTaskDelete+0x100>)
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	4413      	add	r3, r2
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	440b      	add	r3, r1
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d10a      	bne.n	8009aa0 <vTaskDelete+0x58>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a8e:	2201      	movs	r2, #1
 8009a90:	fa02 f303 	lsl.w	r3, r2, r3
 8009a94:	43da      	mvns	r2, r3
 8009a96:	4b2d      	ldr	r3, [pc, #180]	@ (8009b4c <vTaskDelete+0x104>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8009b4c <vTaskDelete+0x104>)
 8009a9e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d004      	beq.n	8009ab2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3318      	adds	r3, #24
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7fe fe51 	bl	8008754 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009ab2:	4b27      	ldr	r3, [pc, #156]	@ (8009b50 <vTaskDelete+0x108>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	4a25      	ldr	r2, [pc, #148]	@ (8009b50 <vTaskDelete+0x108>)
 8009aba:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009abc:	4b21      	ldr	r3, [pc, #132]	@ (8009b44 <vTaskDelete+0xfc>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d10b      	bne.n	8009ade <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	3304      	adds	r3, #4
 8009aca:	4619      	mov	r1, r3
 8009acc:	4821      	ldr	r0, [pc, #132]	@ (8009b54 <vTaskDelete+0x10c>)
 8009ace:	f7fe fde4 	bl	800869a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009ad2:	4b21      	ldr	r3, [pc, #132]	@ (8009b58 <vTaskDelete+0x110>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8009b58 <vTaskDelete+0x110>)
 8009ada:	6013      	str	r3, [r2, #0]
 8009adc:	e009      	b.n	8009af2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009ade:	4b1f      	ldr	r3, [pc, #124]	@ (8009b5c <vTaskDelete+0x114>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8009b5c <vTaskDelete+0x114>)
 8009ae6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f000 fc75 	bl	800a3d8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009aee:	f000 fcab 	bl	800a448 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8009af2:	f001 f851 	bl	800ab98 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009af6:	4b1a      	ldr	r3, [pc, #104]	@ (8009b60 <vTaskDelete+0x118>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d01e      	beq.n	8009b3c <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 8009afe:	4b11      	ldr	r3, [pc, #68]	@ (8009b44 <vTaskDelete+0xfc>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d119      	bne.n	8009b3c <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009b08:	4b16      	ldr	r3, [pc, #88]	@ (8009b64 <vTaskDelete+0x11c>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00d      	beq.n	8009b2c <vTaskDelete+0xe4>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b14:	b672      	cpsid	i
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	b662      	cpsie	i
 8009b24:	60bb      	str	r3, [r7, #8]
}
 8009b26:	bf00      	nop
 8009b28:	bf00      	nop
 8009b2a:	e7fd      	b.n	8009b28 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 8009b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8009b68 <vTaskDelete+0x120>)
 8009b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b32:	601a      	str	r2, [r3, #0]
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009b3c:	bf00      	nop
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	20006818 	.word	0x20006818
 8009b48:	2000681c 	.word	0x2000681c
 8009b4c:	20006920 	.word	0x20006920
 8009b50:	20006934 	.word	0x20006934
 8009b54:	200068ec 	.word	0x200068ec
 8009b58:	20006900 	.word	0x20006900
 8009b5c:	20006918 	.word	0x20006918
 8009b60:	20006924 	.word	0x20006924
 8009b64:	20006940 	.word	0x20006940
 8009b68:	e000ed04 	.word	0xe000ed04

08009b6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b74:	2300      	movs	r3, #0
 8009b76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d01a      	beq.n	8009bb4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b7e:	4b15      	ldr	r3, [pc, #84]	@ (8009bd4 <vTaskDelay+0x68>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00d      	beq.n	8009ba2 <vTaskDelay+0x36>
	__asm volatile
 8009b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8a:	b672      	cpsid	i
 8009b8c:	f383 8811 	msr	BASEPRI, r3
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	f3bf 8f4f 	dsb	sy
 8009b98:	b662      	cpsie	i
 8009b9a:	60bb      	str	r3, [r7, #8]
}
 8009b9c:	bf00      	nop
 8009b9e:	bf00      	nop
 8009ba0:	e7fd      	b.n	8009b9e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009ba2:	f000 f889 	bl	8009cb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f000 fe4b 	bl	800a844 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009bae:	f000 f891 	bl	8009cd4 <xTaskResumeAll>
 8009bb2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d107      	bne.n	8009bca <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8009bba:	4b07      	ldr	r3, [pc, #28]	@ (8009bd8 <vTaskDelay+0x6c>)
 8009bbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bc0:	601a      	str	r2, [r3, #0]
 8009bc2:	f3bf 8f4f 	dsb	sy
 8009bc6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009bca:	bf00      	nop
 8009bcc:	3710      	adds	r7, #16
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop
 8009bd4:	20006940 	.word	0x20006940
 8009bd8:	e000ed04 	.word	0xe000ed04

08009bdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b08a      	sub	sp, #40	@ 0x28
 8009be0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009be2:	2300      	movs	r3, #0
 8009be4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bea:	463a      	mov	r2, r7
 8009bec:	1d39      	adds	r1, r7, #4
 8009bee:	f107 0308 	add.w	r3, r7, #8
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f7f7 fe6e 	bl	80018d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	68ba      	ldr	r2, [r7, #8]
 8009bfe:	9202      	str	r2, [sp, #8]
 8009c00:	9301      	str	r3, [sp, #4]
 8009c02:	2300      	movs	r3, #0
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	2300      	movs	r3, #0
 8009c08:	460a      	mov	r2, r1
 8009c0a:	4923      	ldr	r1, [pc, #140]	@ (8009c98 <vTaskStartScheduler+0xbc>)
 8009c0c:	4823      	ldr	r0, [pc, #140]	@ (8009c9c <vTaskStartScheduler+0xc0>)
 8009c0e:	f7ff fd63 	bl	80096d8 <xTaskCreateStatic>
 8009c12:	4603      	mov	r3, r0
 8009c14:	4a22      	ldr	r2, [pc, #136]	@ (8009ca0 <vTaskStartScheduler+0xc4>)
 8009c16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c18:	4b21      	ldr	r3, [pc, #132]	@ (8009ca0 <vTaskStartScheduler+0xc4>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d002      	beq.n	8009c26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c20:	2301      	movs	r3, #1
 8009c22:	617b      	str	r3, [r7, #20]
 8009c24:	e001      	b.n	8009c2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c26:	2300      	movs	r3, #0
 8009c28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d11d      	bne.n	8009c6c <vTaskStartScheduler+0x90>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	b672      	cpsid	i
 8009c36:	f383 8811 	msr	BASEPRI, r3
 8009c3a:	f3bf 8f6f 	isb	sy
 8009c3e:	f3bf 8f4f 	dsb	sy
 8009c42:	b662      	cpsie	i
 8009c44:	613b      	str	r3, [r7, #16]
}
 8009c46:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c48:	4b16      	ldr	r3, [pc, #88]	@ (8009ca4 <vTaskStartScheduler+0xc8>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	334c      	adds	r3, #76	@ 0x4c
 8009c4e:	4a16      	ldr	r2, [pc, #88]	@ (8009ca8 <vTaskStartScheduler+0xcc>)
 8009c50:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c52:	4b16      	ldr	r3, [pc, #88]	@ (8009cac <vTaskStartScheduler+0xd0>)
 8009c54:	f04f 32ff 	mov.w	r2, #4294967295
 8009c58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c5a:	4b15      	ldr	r3, [pc, #84]	@ (8009cb0 <vTaskStartScheduler+0xd4>)
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c60:	4b14      	ldr	r3, [pc, #80]	@ (8009cb4 <vTaskStartScheduler+0xd8>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c66:	f000 fee3 	bl	800aa30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c6a:	e011      	b.n	8009c90 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c72:	d10d      	bne.n	8009c90 <vTaskStartScheduler+0xb4>
	__asm volatile
 8009c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c78:	b672      	cpsid	i
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	b662      	cpsie	i
 8009c88:	60fb      	str	r3, [r7, #12]
}
 8009c8a:	bf00      	nop
 8009c8c:	bf00      	nop
 8009c8e:	e7fd      	b.n	8009c8c <vTaskStartScheduler+0xb0>
}
 8009c90:	bf00      	nop
 8009c92:	3718      	adds	r7, #24
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	080188d4 	.word	0x080188d4
 8009c9c:	0800a2cd 	.word	0x0800a2cd
 8009ca0:	2000693c 	.word	0x2000693c
 8009ca4:	20006818 	.word	0x20006818
 8009ca8:	20000040 	.word	0x20000040
 8009cac:	20006938 	.word	0x20006938
 8009cb0:	20006924 	.word	0x20006924
 8009cb4:	2000691c 	.word	0x2000691c

08009cb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009cbc:	4b04      	ldr	r3, [pc, #16]	@ (8009cd0 <vTaskSuspendAll+0x18>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	4a03      	ldr	r2, [pc, #12]	@ (8009cd0 <vTaskSuspendAll+0x18>)
 8009cc4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009cc6:	bf00      	nop
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr
 8009cd0:	20006940 	.word	0x20006940

08009cd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009ce2:	4b43      	ldr	r3, [pc, #268]	@ (8009df0 <xTaskResumeAll+0x11c>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10d      	bne.n	8009d06 <xTaskResumeAll+0x32>
	__asm volatile
 8009cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cee:	b672      	cpsid	i
 8009cf0:	f383 8811 	msr	BASEPRI, r3
 8009cf4:	f3bf 8f6f 	isb	sy
 8009cf8:	f3bf 8f4f 	dsb	sy
 8009cfc:	b662      	cpsie	i
 8009cfe:	603b      	str	r3, [r7, #0]
}
 8009d00:	bf00      	nop
 8009d02:	bf00      	nop
 8009d04:	e7fd      	b.n	8009d02 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d06:	f000 ff11 	bl	800ab2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d0a:	4b39      	ldr	r3, [pc, #228]	@ (8009df0 <xTaskResumeAll+0x11c>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	4a37      	ldr	r2, [pc, #220]	@ (8009df0 <xTaskResumeAll+0x11c>)
 8009d12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d14:	4b36      	ldr	r3, [pc, #216]	@ (8009df0 <xTaskResumeAll+0x11c>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d161      	bne.n	8009de0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d1c:	4b35      	ldr	r3, [pc, #212]	@ (8009df4 <xTaskResumeAll+0x120>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d05d      	beq.n	8009de0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d24:	e02e      	b.n	8009d84 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d26:	4b34      	ldr	r3, [pc, #208]	@ (8009df8 <xTaskResumeAll+0x124>)
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3318      	adds	r3, #24
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe fd0e 	bl	8008754 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3304      	adds	r3, #4
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7fe fd09 	bl	8008754 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d46:	2201      	movs	r2, #1
 8009d48:	409a      	lsls	r2, r3
 8009d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8009dfc <xTaskResumeAll+0x128>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	4a2a      	ldr	r2, [pc, #168]	@ (8009dfc <xTaskResumeAll+0x128>)
 8009d52:	6013      	str	r3, [r2, #0]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d58:	4613      	mov	r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	4a27      	ldr	r2, [pc, #156]	@ (8009e00 <xTaskResumeAll+0x12c>)
 8009d62:	441a      	add	r2, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	3304      	adds	r3, #4
 8009d68:	4619      	mov	r1, r3
 8009d6a:	4610      	mov	r0, r2
 8009d6c:	f7fe fc95 	bl	800869a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d74:	4b23      	ldr	r3, [pc, #140]	@ (8009e04 <xTaskResumeAll+0x130>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d302      	bcc.n	8009d84 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009d7e:	4b22      	ldr	r3, [pc, #136]	@ (8009e08 <xTaskResumeAll+0x134>)
 8009d80:	2201      	movs	r2, #1
 8009d82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d84:	4b1c      	ldr	r3, [pc, #112]	@ (8009df8 <xTaskResumeAll+0x124>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1cc      	bne.n	8009d26 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d001      	beq.n	8009d96 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d92:	f000 fb59 	bl	800a448 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009d96:	4b1d      	ldr	r3, [pc, #116]	@ (8009e0c <xTaskResumeAll+0x138>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d010      	beq.n	8009dc4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009da2:	f000 f859 	bl	8009e58 <xTaskIncrementTick>
 8009da6:	4603      	mov	r3, r0
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d002      	beq.n	8009db2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009dac:	4b16      	ldr	r3, [pc, #88]	@ (8009e08 <xTaskResumeAll+0x134>)
 8009dae:	2201      	movs	r2, #1
 8009db0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	3b01      	subs	r3, #1
 8009db6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1f1      	bne.n	8009da2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009dbe:	4b13      	ldr	r3, [pc, #76]	@ (8009e0c <xTaskResumeAll+0x138>)
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009dc4:	4b10      	ldr	r3, [pc, #64]	@ (8009e08 <xTaskResumeAll+0x134>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d009      	beq.n	8009de0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8009e10 <xTaskResumeAll+0x13c>)
 8009dd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd6:	601a      	str	r2, [r3, #0]
 8009dd8:	f3bf 8f4f 	dsb	sy
 8009ddc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009de0:	f000 feda 	bl	800ab98 <vPortExitCritical>

	return xAlreadyYielded;
 8009de4:	68bb      	ldr	r3, [r7, #8]
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	20006940 	.word	0x20006940
 8009df4:	20006918 	.word	0x20006918
 8009df8:	200068d8 	.word	0x200068d8
 8009dfc:	20006920 	.word	0x20006920
 8009e00:	2000681c 	.word	0x2000681c
 8009e04:	20006818 	.word	0x20006818
 8009e08:	2000692c 	.word	0x2000692c
 8009e0c:	20006928 	.word	0x20006928
 8009e10:	e000ed04 	.word	0xe000ed04

08009e14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009e1a:	4b05      	ldr	r3, [pc, #20]	@ (8009e30 <xTaskGetTickCount+0x1c>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009e20:	687b      	ldr	r3, [r7, #4]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	370c      	adds	r7, #12
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	2000691c 	.word	0x2000691c

08009e34 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b082      	sub	sp, #8
 8009e38:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e3a:	f000 ff5f 	bl	800acfc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009e3e:	2300      	movs	r3, #0
 8009e40:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009e42:	4b04      	ldr	r3, [pc, #16]	@ (8009e54 <xTaskGetTickCountFromISR+0x20>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009e48:	683b      	ldr	r3, [r7, #0]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3708      	adds	r7, #8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	2000691c 	.word	0x2000691c

08009e58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e62:	4b50      	ldr	r3, [pc, #320]	@ (8009fa4 <xTaskIncrementTick+0x14c>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f040 808b 	bne.w	8009f82 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e6c:	4b4e      	ldr	r3, [pc, #312]	@ (8009fa8 <xTaskIncrementTick+0x150>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	3301      	adds	r3, #1
 8009e72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e74:	4a4c      	ldr	r2, [pc, #304]	@ (8009fa8 <xTaskIncrementTick+0x150>)
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d123      	bne.n	8009ec8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e80:	4b4a      	ldr	r3, [pc, #296]	@ (8009fac <xTaskIncrementTick+0x154>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d00d      	beq.n	8009ea6 <xTaskIncrementTick+0x4e>
	__asm volatile
 8009e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8e:	b672      	cpsid	i
 8009e90:	f383 8811 	msr	BASEPRI, r3
 8009e94:	f3bf 8f6f 	isb	sy
 8009e98:	f3bf 8f4f 	dsb	sy
 8009e9c:	b662      	cpsie	i
 8009e9e:	603b      	str	r3, [r7, #0]
}
 8009ea0:	bf00      	nop
 8009ea2:	bf00      	nop
 8009ea4:	e7fd      	b.n	8009ea2 <xTaskIncrementTick+0x4a>
 8009ea6:	4b41      	ldr	r3, [pc, #260]	@ (8009fac <xTaskIncrementTick+0x154>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60fb      	str	r3, [r7, #12]
 8009eac:	4b40      	ldr	r3, [pc, #256]	@ (8009fb0 <xTaskIncrementTick+0x158>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8009fac <xTaskIncrementTick+0x154>)
 8009eb2:	6013      	str	r3, [r2, #0]
 8009eb4:	4a3e      	ldr	r2, [pc, #248]	@ (8009fb0 <xTaskIncrementTick+0x158>)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	4b3e      	ldr	r3, [pc, #248]	@ (8009fb4 <xTaskIncrementTick+0x15c>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	4a3c      	ldr	r2, [pc, #240]	@ (8009fb4 <xTaskIncrementTick+0x15c>)
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	f000 fac0 	bl	800a448 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8009fb8 <xTaskIncrementTick+0x160>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d348      	bcc.n	8009f64 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ed2:	4b36      	ldr	r3, [pc, #216]	@ (8009fac <xTaskIncrementTick+0x154>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d104      	bne.n	8009ee6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009edc:	4b36      	ldr	r3, [pc, #216]	@ (8009fb8 <xTaskIncrementTick+0x160>)
 8009ede:	f04f 32ff 	mov.w	r2, #4294967295
 8009ee2:	601a      	str	r2, [r3, #0]
					break;
 8009ee4:	e03e      	b.n	8009f64 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ee6:	4b31      	ldr	r3, [pc, #196]	@ (8009fac <xTaskIncrementTick+0x154>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d203      	bcs.n	8009f06 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009efe:	4a2e      	ldr	r2, [pc, #184]	@ (8009fb8 <xTaskIncrementTick+0x160>)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f04:	e02e      	b.n	8009f64 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	3304      	adds	r3, #4
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7fe fc22 	bl	8008754 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d004      	beq.n	8009f22 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	3318      	adds	r3, #24
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7fe fc19 	bl	8008754 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f26:	2201      	movs	r2, #1
 8009f28:	409a      	lsls	r2, r3
 8009f2a:	4b24      	ldr	r3, [pc, #144]	@ (8009fbc <xTaskIncrementTick+0x164>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	4a22      	ldr	r2, [pc, #136]	@ (8009fbc <xTaskIncrementTick+0x164>)
 8009f32:	6013      	str	r3, [r2, #0]
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f38:	4613      	mov	r3, r2
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	4413      	add	r3, r2
 8009f3e:	009b      	lsls	r3, r3, #2
 8009f40:	4a1f      	ldr	r2, [pc, #124]	@ (8009fc0 <xTaskIncrementTick+0x168>)
 8009f42:	441a      	add	r2, r3
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	3304      	adds	r3, #4
 8009f48:	4619      	mov	r1, r3
 8009f4a:	4610      	mov	r0, r2
 8009f4c:	f7fe fba5 	bl	800869a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f54:	4b1b      	ldr	r3, [pc, #108]	@ (8009fc4 <xTaskIncrementTick+0x16c>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d3b9      	bcc.n	8009ed2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f62:	e7b6      	b.n	8009ed2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f64:	4b17      	ldr	r3, [pc, #92]	@ (8009fc4 <xTaskIncrementTick+0x16c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f6a:	4915      	ldr	r1, [pc, #84]	@ (8009fc0 <xTaskIncrementTick+0x168>)
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	440b      	add	r3, r1
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d907      	bls.n	8009f8c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	617b      	str	r3, [r7, #20]
 8009f80:	e004      	b.n	8009f8c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009f82:	4b11      	ldr	r3, [pc, #68]	@ (8009fc8 <xTaskIncrementTick+0x170>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3301      	adds	r3, #1
 8009f88:	4a0f      	ldr	r2, [pc, #60]	@ (8009fc8 <xTaskIncrementTick+0x170>)
 8009f8a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8009fcc <xTaskIncrementTick+0x174>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d001      	beq.n	8009f98 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009f94:	2301      	movs	r3, #1
 8009f96:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009f98:	697b      	ldr	r3, [r7, #20]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3718      	adds	r7, #24
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	20006940 	.word	0x20006940
 8009fa8:	2000691c 	.word	0x2000691c
 8009fac:	200068d0 	.word	0x200068d0
 8009fb0:	200068d4 	.word	0x200068d4
 8009fb4:	20006930 	.word	0x20006930
 8009fb8:	20006938 	.word	0x20006938
 8009fbc:	20006920 	.word	0x20006920
 8009fc0:	2000681c 	.word	0x2000681c
 8009fc4:	20006818 	.word	0x20006818
 8009fc8:	20006928 	.word	0x20006928
 8009fcc:	2000692c 	.word	0x2000692c

08009fd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b087      	sub	sp, #28
 8009fd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fd6:	4b2b      	ldr	r3, [pc, #172]	@ (800a084 <vTaskSwitchContext+0xb4>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d003      	beq.n	8009fe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009fde:	4b2a      	ldr	r3, [pc, #168]	@ (800a088 <vTaskSwitchContext+0xb8>)
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009fe4:	e047      	b.n	800a076 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009fe6:	4b28      	ldr	r3, [pc, #160]	@ (800a088 <vTaskSwitchContext+0xb8>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fec:	4b27      	ldr	r3, [pc, #156]	@ (800a08c <vTaskSwitchContext+0xbc>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	fab3 f383 	clz	r3, r3
 8009ff8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009ffa:	7afb      	ldrb	r3, [r7, #11]
 8009ffc:	f1c3 031f 	rsb	r3, r3, #31
 800a000:	617b      	str	r3, [r7, #20]
 800a002:	4923      	ldr	r1, [pc, #140]	@ (800a090 <vTaskSwitchContext+0xc0>)
 800a004:	697a      	ldr	r2, [r7, #20]
 800a006:	4613      	mov	r3, r2
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	4413      	add	r3, r2
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	440b      	add	r3, r1
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10d      	bne.n	800a032 <vTaskSwitchContext+0x62>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	b672      	cpsid	i
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	b662      	cpsie	i
 800a02a:	607b      	str	r3, [r7, #4]
}
 800a02c:	bf00      	nop
 800a02e:	bf00      	nop
 800a030:	e7fd      	b.n	800a02e <vTaskSwitchContext+0x5e>
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	4613      	mov	r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	4413      	add	r3, r2
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	4a14      	ldr	r2, [pc, #80]	@ (800a090 <vTaskSwitchContext+0xc0>)
 800a03e:	4413      	add	r3, r2
 800a040:	613b      	str	r3, [r7, #16]
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	685a      	ldr	r2, [r3, #4]
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	605a      	str	r2, [r3, #4]
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	685a      	ldr	r2, [r3, #4]
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	3308      	adds	r3, #8
 800a054:	429a      	cmp	r2, r3
 800a056:	d104      	bne.n	800a062 <vTaskSwitchContext+0x92>
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	605a      	str	r2, [r3, #4]
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	4a0a      	ldr	r2, [pc, #40]	@ (800a094 <vTaskSwitchContext+0xc4>)
 800a06a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a06c:	4b09      	ldr	r3, [pc, #36]	@ (800a094 <vTaskSwitchContext+0xc4>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	334c      	adds	r3, #76	@ 0x4c
 800a072:	4a09      	ldr	r2, [pc, #36]	@ (800a098 <vTaskSwitchContext+0xc8>)
 800a074:	6013      	str	r3, [r2, #0]
}
 800a076:	bf00      	nop
 800a078:	371c      	adds	r7, #28
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr
 800a082:	bf00      	nop
 800a084:	20006940 	.word	0x20006940
 800a088:	2000692c 	.word	0x2000692c
 800a08c:	20006920 	.word	0x20006920
 800a090:	2000681c 	.word	0x2000681c
 800a094:	20006818 	.word	0x20006818
 800a098:	20000040 	.word	0x20000040

0800a09c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d10d      	bne.n	800a0c8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800a0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b0:	b672      	cpsid	i
 800a0b2:	f383 8811 	msr	BASEPRI, r3
 800a0b6:	f3bf 8f6f 	isb	sy
 800a0ba:	f3bf 8f4f 	dsb	sy
 800a0be:	b662      	cpsie	i
 800a0c0:	60fb      	str	r3, [r7, #12]
}
 800a0c2:	bf00      	nop
 800a0c4:	bf00      	nop
 800a0c6:	e7fd      	b.n	800a0c4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0c8:	4b07      	ldr	r3, [pc, #28]	@ (800a0e8 <vTaskPlaceOnEventList+0x4c>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	3318      	adds	r3, #24
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f7fe fb06 	bl	80086e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0d6:	2101      	movs	r1, #1
 800a0d8:	6838      	ldr	r0, [r7, #0]
 800a0da:	f000 fbb3 	bl	800a844 <prvAddCurrentTaskToDelayedList>
}
 800a0de:	bf00      	nop
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	20006818 	.word	0x20006818

0800a0ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	68db      	ldr	r3, [r3, #12]
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d10d      	bne.n	800a11e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800a102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a106:	b672      	cpsid	i
 800a108:	f383 8811 	msr	BASEPRI, r3
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	b662      	cpsie	i
 800a116:	60fb      	str	r3, [r7, #12]
}
 800a118:	bf00      	nop
 800a11a:	bf00      	nop
 800a11c:	e7fd      	b.n	800a11a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	3318      	adds	r3, #24
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe fb16 	bl	8008754 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a128:	4b1d      	ldr	r3, [pc, #116]	@ (800a1a0 <xTaskRemoveFromEventList+0xb4>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d11c      	bne.n	800a16a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	3304      	adds	r3, #4
 800a134:	4618      	mov	r0, r3
 800a136:	f7fe fb0d 	bl	8008754 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a13e:	2201      	movs	r2, #1
 800a140:	409a      	lsls	r2, r3
 800a142:	4b18      	ldr	r3, [pc, #96]	@ (800a1a4 <xTaskRemoveFromEventList+0xb8>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	4313      	orrs	r3, r2
 800a148:	4a16      	ldr	r2, [pc, #88]	@ (800a1a4 <xTaskRemoveFromEventList+0xb8>)
 800a14a:	6013      	str	r3, [r2, #0]
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a150:	4613      	mov	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4413      	add	r3, r2
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	4a13      	ldr	r2, [pc, #76]	@ (800a1a8 <xTaskRemoveFromEventList+0xbc>)
 800a15a:	441a      	add	r2, r3
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	3304      	adds	r3, #4
 800a160:	4619      	mov	r1, r3
 800a162:	4610      	mov	r0, r2
 800a164:	f7fe fa99 	bl	800869a <vListInsertEnd>
 800a168:	e005      	b.n	800a176 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	3318      	adds	r3, #24
 800a16e:	4619      	mov	r1, r3
 800a170:	480e      	ldr	r0, [pc, #56]	@ (800a1ac <xTaskRemoveFromEventList+0xc0>)
 800a172:	f7fe fa92 	bl	800869a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17a:	4b0d      	ldr	r3, [pc, #52]	@ (800a1b0 <xTaskRemoveFromEventList+0xc4>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a180:	429a      	cmp	r2, r3
 800a182:	d905      	bls.n	800a190 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a184:	2301      	movs	r3, #1
 800a186:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a188:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b4 <xTaskRemoveFromEventList+0xc8>)
 800a18a:	2201      	movs	r2, #1
 800a18c:	601a      	str	r2, [r3, #0]
 800a18e:	e001      	b.n	800a194 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800a190:	2300      	movs	r3, #0
 800a192:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a194:	697b      	ldr	r3, [r7, #20]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3718      	adds	r7, #24
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	20006940 	.word	0x20006940
 800a1a4:	20006920 	.word	0x20006920
 800a1a8:	2000681c 	.word	0x2000681c
 800a1ac:	200068d8 	.word	0x200068d8
 800a1b0:	20006818 	.word	0x20006818
 800a1b4:	2000692c 	.word	0x2000692c

0800a1b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1c0:	4b06      	ldr	r3, [pc, #24]	@ (800a1dc <vTaskInternalSetTimeOutState+0x24>)
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1c8:	4b05      	ldr	r3, [pc, #20]	@ (800a1e0 <vTaskInternalSetTimeOutState+0x28>)
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	605a      	str	r2, [r3, #4]
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr
 800a1dc:	20006930 	.word	0x20006930
 800a1e0:	2000691c 	.word	0x2000691c

0800a1e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d10d      	bne.n	800a210 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800a1f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f8:	b672      	cpsid	i
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	b662      	cpsie	i
 800a208:	613b      	str	r3, [r7, #16]
}
 800a20a:	bf00      	nop
 800a20c:	bf00      	nop
 800a20e:	e7fd      	b.n	800a20c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10d      	bne.n	800a232 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21a:	b672      	cpsid	i
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	b662      	cpsie	i
 800a22a:	60fb      	str	r3, [r7, #12]
}
 800a22c:	bf00      	nop
 800a22e:	bf00      	nop
 800a230:	e7fd      	b.n	800a22e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800a232:	f000 fc7b 	bl	800ab2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a236:	4b1d      	ldr	r3, [pc, #116]	@ (800a2ac <xTaskCheckForTimeOut+0xc8>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	69ba      	ldr	r2, [r7, #24]
 800a242:	1ad3      	subs	r3, r2, r3
 800a244:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a24e:	d102      	bne.n	800a256 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a250:	2300      	movs	r3, #0
 800a252:	61fb      	str	r3, [r7, #28]
 800a254:	e023      	b.n	800a29e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	4b15      	ldr	r3, [pc, #84]	@ (800a2b0 <xTaskCheckForTimeOut+0xcc>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d007      	beq.n	800a272 <xTaskCheckForTimeOut+0x8e>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d302      	bcc.n	800a272 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a26c:	2301      	movs	r3, #1
 800a26e:	61fb      	str	r3, [r7, #28]
 800a270:	e015      	b.n	800a29e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	697a      	ldr	r2, [r7, #20]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d20b      	bcs.n	800a294 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	1ad2      	subs	r2, r2, r3
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f7ff ff95 	bl	800a1b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a28e:	2300      	movs	r3, #0
 800a290:	61fb      	str	r3, [r7, #28]
 800a292:	e004      	b.n	800a29e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	2200      	movs	r2, #0
 800a298:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a29a:	2301      	movs	r3, #1
 800a29c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a29e:	f000 fc7b 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 800a2a2:	69fb      	ldr	r3, [r7, #28]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3720      	adds	r7, #32
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	2000691c 	.word	0x2000691c
 800a2b0:	20006930 	.word	0x20006930

0800a2b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a2b8:	4b03      	ldr	r3, [pc, #12]	@ (800a2c8 <vTaskMissedYield+0x14>)
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	601a      	str	r2, [r3, #0]
}
 800a2be:	bf00      	nop
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr
 800a2c8:	2000692c 	.word	0x2000692c

0800a2cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2d4:	f000 f852 	bl	800a37c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2d8:	4b06      	ldr	r3, [pc, #24]	@ (800a2f4 <prvIdleTask+0x28>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d9f9      	bls.n	800a2d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2e0:	4b05      	ldr	r3, [pc, #20]	@ (800a2f8 <prvIdleTask+0x2c>)
 800a2e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2e6:	601a      	str	r2, [r3, #0]
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2f0:	e7f0      	b.n	800a2d4 <prvIdleTask+0x8>
 800a2f2:	bf00      	nop
 800a2f4:	2000681c 	.word	0x2000681c
 800a2f8:	e000ed04 	.word	0xe000ed04

0800a2fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a302:	2300      	movs	r3, #0
 800a304:	607b      	str	r3, [r7, #4]
 800a306:	e00c      	b.n	800a322 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	4613      	mov	r3, r2
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	4413      	add	r3, r2
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	4a12      	ldr	r2, [pc, #72]	@ (800a35c <prvInitialiseTaskLists+0x60>)
 800a314:	4413      	add	r3, r2
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe f992 	bl	8008640 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	3301      	adds	r3, #1
 800a320:	607b      	str	r3, [r7, #4]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b06      	cmp	r3, #6
 800a326:	d9ef      	bls.n	800a308 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a328:	480d      	ldr	r0, [pc, #52]	@ (800a360 <prvInitialiseTaskLists+0x64>)
 800a32a:	f7fe f989 	bl	8008640 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a32e:	480d      	ldr	r0, [pc, #52]	@ (800a364 <prvInitialiseTaskLists+0x68>)
 800a330:	f7fe f986 	bl	8008640 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a334:	480c      	ldr	r0, [pc, #48]	@ (800a368 <prvInitialiseTaskLists+0x6c>)
 800a336:	f7fe f983 	bl	8008640 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a33a:	480c      	ldr	r0, [pc, #48]	@ (800a36c <prvInitialiseTaskLists+0x70>)
 800a33c:	f7fe f980 	bl	8008640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a340:	480b      	ldr	r0, [pc, #44]	@ (800a370 <prvInitialiseTaskLists+0x74>)
 800a342:	f7fe f97d 	bl	8008640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a346:	4b0b      	ldr	r3, [pc, #44]	@ (800a374 <prvInitialiseTaskLists+0x78>)
 800a348:	4a05      	ldr	r2, [pc, #20]	@ (800a360 <prvInitialiseTaskLists+0x64>)
 800a34a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a34c:	4b0a      	ldr	r3, [pc, #40]	@ (800a378 <prvInitialiseTaskLists+0x7c>)
 800a34e:	4a05      	ldr	r2, [pc, #20]	@ (800a364 <prvInitialiseTaskLists+0x68>)
 800a350:	601a      	str	r2, [r3, #0]
}
 800a352:	bf00      	nop
 800a354:	3708      	adds	r7, #8
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	2000681c 	.word	0x2000681c
 800a360:	200068a8 	.word	0x200068a8
 800a364:	200068bc 	.word	0x200068bc
 800a368:	200068d8 	.word	0x200068d8
 800a36c:	200068ec 	.word	0x200068ec
 800a370:	20006904 	.word	0x20006904
 800a374:	200068d0 	.word	0x200068d0
 800a378:	200068d4 	.word	0x200068d4

0800a37c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b082      	sub	sp, #8
 800a380:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a382:	e019      	b.n	800a3b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a384:	f000 fbd2 	bl	800ab2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a388:	4b10      	ldr	r3, [pc, #64]	@ (800a3cc <prvCheckTasksWaitingTermination+0x50>)
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	3304      	adds	r3, #4
 800a394:	4618      	mov	r0, r3
 800a396:	f7fe f9dd 	bl	8008754 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a39a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d0 <prvCheckTasksWaitingTermination+0x54>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	3b01      	subs	r3, #1
 800a3a0:	4a0b      	ldr	r2, [pc, #44]	@ (800a3d0 <prvCheckTasksWaitingTermination+0x54>)
 800a3a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a3a4:	4b0b      	ldr	r3, [pc, #44]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3b01      	subs	r3, #1
 800a3aa:	4a0a      	ldr	r2, [pc, #40]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a3ae:	f000 fbf3 	bl	800ab98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f810 	bl	800a3d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3b8:	4b06      	ldr	r3, [pc, #24]	@ (800a3d4 <prvCheckTasksWaitingTermination+0x58>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1e1      	bne.n	800a384 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a3c0:	bf00      	nop
 800a3c2:	bf00      	nop
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	200068ec 	.word	0x200068ec
 800a3d0:	20006918 	.word	0x20006918
 800a3d4:	20006900 	.word	0x20006900

0800a3d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	334c      	adds	r3, #76	@ 0x4c
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f00c f977 	bl	80166d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d108      	bne.n	800a406 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f000 fd93 	bl	800af24 <vPortFree>
				vPortFree( pxTCB );
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fd90 	bl	800af24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a404:	e01b      	b.n	800a43e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d103      	bne.n	800a418 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 fd87 	bl	800af24 <vPortFree>
	}
 800a416:	e012      	b.n	800a43e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a41e:	2b02      	cmp	r3, #2
 800a420:	d00d      	beq.n	800a43e <prvDeleteTCB+0x66>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a426:	b672      	cpsid	i
 800a428:	f383 8811 	msr	BASEPRI, r3
 800a42c:	f3bf 8f6f 	isb	sy
 800a430:	f3bf 8f4f 	dsb	sy
 800a434:	b662      	cpsie	i
 800a436:	60fb      	str	r3, [r7, #12]
}
 800a438:	bf00      	nop
 800a43a:	bf00      	nop
 800a43c:	e7fd      	b.n	800a43a <prvDeleteTCB+0x62>
	}
 800a43e:	bf00      	nop
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
	...

0800a448 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a44e:	4b0c      	ldr	r3, [pc, #48]	@ (800a480 <prvResetNextTaskUnblockTime+0x38>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d104      	bne.n	800a462 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a458:	4b0a      	ldr	r3, [pc, #40]	@ (800a484 <prvResetNextTaskUnblockTime+0x3c>)
 800a45a:	f04f 32ff 	mov.w	r2, #4294967295
 800a45e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a460:	e008      	b.n	800a474 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a462:	4b07      	ldr	r3, [pc, #28]	@ (800a480 <prvResetNextTaskUnblockTime+0x38>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	4a04      	ldr	r2, [pc, #16]	@ (800a484 <prvResetNextTaskUnblockTime+0x3c>)
 800a472:	6013      	str	r3, [r2, #0]
}
 800a474:	bf00      	nop
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr
 800a480:	200068d0 	.word	0x200068d0
 800a484:	20006938 	.word	0x20006938

0800a488 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a48e:	4b0b      	ldr	r3, [pc, #44]	@ (800a4bc <xTaskGetSchedulerState+0x34>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d102      	bne.n	800a49c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a496:	2301      	movs	r3, #1
 800a498:	607b      	str	r3, [r7, #4]
 800a49a:	e008      	b.n	800a4ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a49c:	4b08      	ldr	r3, [pc, #32]	@ (800a4c0 <xTaskGetSchedulerState+0x38>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d102      	bne.n	800a4aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	607b      	str	r3, [r7, #4]
 800a4a8:	e001      	b.n	800a4ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4ae:	687b      	ldr	r3, [r7, #4]
	}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	20006924 	.word	0x20006924
 800a4c0:	20006940 	.word	0x20006940

0800a4c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d069      	beq.n	800a5ae <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4de:	4b36      	ldr	r3, [pc, #216]	@ (800a5b8 <xTaskPriorityInherit+0xf4>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d259      	bcs.n	800a59c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	db06      	blt.n	800a4fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4f0:	4b31      	ldr	r3, [pc, #196]	@ (800a5b8 <xTaskPriorityInherit+0xf4>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f6:	f1c3 0207 	rsb	r2, r3, #7
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	6959      	ldr	r1, [r3, #20]
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a506:	4613      	mov	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	4413      	add	r3, r2
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	4a2b      	ldr	r2, [pc, #172]	@ (800a5bc <xTaskPriorityInherit+0xf8>)
 800a510:	4413      	add	r3, r2
 800a512:	4299      	cmp	r1, r3
 800a514:	d13a      	bne.n	800a58c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	3304      	adds	r3, #4
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7fe f91a 	bl	8008754 <uxListRemove>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d115      	bne.n	800a552 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52a:	4924      	ldr	r1, [pc, #144]	@ (800a5bc <xTaskPriorityInherit+0xf8>)
 800a52c:	4613      	mov	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4413      	add	r3, r2
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	440b      	add	r3, r1
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10a      	bne.n	800a552 <xTaskPriorityInherit+0x8e>
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a540:	2201      	movs	r2, #1
 800a542:	fa02 f303 	lsl.w	r3, r2, r3
 800a546:	43da      	mvns	r2, r3
 800a548:	4b1d      	ldr	r3, [pc, #116]	@ (800a5c0 <xTaskPriorityInherit+0xfc>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4013      	ands	r3, r2
 800a54e:	4a1c      	ldr	r2, [pc, #112]	@ (800a5c0 <xTaskPriorityInherit+0xfc>)
 800a550:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a552:	4b19      	ldr	r3, [pc, #100]	@ (800a5b8 <xTaskPriorityInherit+0xf4>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a560:	2201      	movs	r2, #1
 800a562:	409a      	lsls	r2, r3
 800a564:	4b16      	ldr	r3, [pc, #88]	@ (800a5c0 <xTaskPriorityInherit+0xfc>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4313      	orrs	r3, r2
 800a56a:	4a15      	ldr	r2, [pc, #84]	@ (800a5c0 <xTaskPriorityInherit+0xfc>)
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a572:	4613      	mov	r3, r2
 800a574:	009b      	lsls	r3, r3, #2
 800a576:	4413      	add	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4a10      	ldr	r2, [pc, #64]	@ (800a5bc <xTaskPriorityInherit+0xf8>)
 800a57c:	441a      	add	r2, r3
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	3304      	adds	r3, #4
 800a582:	4619      	mov	r1, r3
 800a584:	4610      	mov	r0, r2
 800a586:	f7fe f888 	bl	800869a <vListInsertEnd>
 800a58a:	e004      	b.n	800a596 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a58c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b8 <xTaskPriorityInherit+0xf4>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a596:	2301      	movs	r3, #1
 800a598:	60fb      	str	r3, [r7, #12]
 800a59a:	e008      	b.n	800a5ae <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5a0:	4b05      	ldr	r3, [pc, #20]	@ (800a5b8 <xTaskPriorityInherit+0xf4>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a6:	429a      	cmp	r2, r3
 800a5a8:	d201      	bcs.n	800a5ae <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
	}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3710      	adds	r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	20006818 	.word	0x20006818
 800a5bc:	2000681c 	.word	0x2000681c
 800a5c0:	20006920 	.word	0x20006920

0800a5c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b086      	sub	sp, #24
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d074      	beq.n	800a6c4 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a5da:	4b3d      	ldr	r3, [pc, #244]	@ (800a6d0 <xTaskPriorityDisinherit+0x10c>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d00d      	beq.n	800a600 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800a5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e8:	b672      	cpsid	i
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	b662      	cpsie	i
 800a5f8:	60fb      	str	r3, [r7, #12]
}
 800a5fa:	bf00      	nop
 800a5fc:	bf00      	nop
 800a5fe:	e7fd      	b.n	800a5fc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10d      	bne.n	800a624 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800a608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a60c:	b672      	cpsid	i
 800a60e:	f383 8811 	msr	BASEPRI, r3
 800a612:	f3bf 8f6f 	isb	sy
 800a616:	f3bf 8f4f 	dsb	sy
 800a61a:	b662      	cpsie	i
 800a61c:	60bb      	str	r3, [r7, #8]
}
 800a61e:	bf00      	nop
 800a620:	bf00      	nop
 800a622:	e7fd      	b.n	800a620 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a628:	1e5a      	subs	r2, r3, #1
 800a62a:	693b      	ldr	r3, [r7, #16]
 800a62c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a636:	429a      	cmp	r2, r3
 800a638:	d044      	beq.n	800a6c4 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d140      	bne.n	800a6c4 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	3304      	adds	r3, #4
 800a646:	4618      	mov	r0, r3
 800a648:	f7fe f884 	bl	8008754 <uxListRemove>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d115      	bne.n	800a67e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a656:	491f      	ldr	r1, [pc, #124]	@ (800a6d4 <xTaskPriorityDisinherit+0x110>)
 800a658:	4613      	mov	r3, r2
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	440b      	add	r3, r1
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d10a      	bne.n	800a67e <xTaskPriorityDisinherit+0xba>
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a66c:	2201      	movs	r2, #1
 800a66e:	fa02 f303 	lsl.w	r3, r2, r3
 800a672:	43da      	mvns	r2, r3
 800a674:	4b18      	ldr	r3, [pc, #96]	@ (800a6d8 <xTaskPriorityDisinherit+0x114>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4013      	ands	r3, r2
 800a67a:	4a17      	ldr	r2, [pc, #92]	@ (800a6d8 <xTaskPriorityDisinherit+0x114>)
 800a67c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68a:	f1c3 0207 	rsb	r2, r3, #7
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a696:	2201      	movs	r2, #1
 800a698:	409a      	lsls	r2, r3
 800a69a:	4b0f      	ldr	r3, [pc, #60]	@ (800a6d8 <xTaskPriorityDisinherit+0x114>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	4a0d      	ldr	r2, [pc, #52]	@ (800a6d8 <xTaskPriorityDisinherit+0x114>)
 800a6a2:	6013      	str	r3, [r2, #0]
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a8:	4613      	mov	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	4413      	add	r3, r2
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4a08      	ldr	r2, [pc, #32]	@ (800a6d4 <xTaskPriorityDisinherit+0x110>)
 800a6b2:	441a      	add	r2, r3
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	3304      	adds	r3, #4
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4610      	mov	r0, r2
 800a6bc:	f7fd ffed 	bl	800869a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6c4:	697b      	ldr	r3, [r7, #20]
	}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3718      	adds	r7, #24
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
 800a6ce:	bf00      	nop
 800a6d0:	20006818 	.word	0x20006818
 800a6d4:	2000681c 	.word	0x2000681c
 800a6d8:	20006920 	.word	0x20006920

0800a6dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b088      	sub	sp, #32
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	f000 8089 	beq.w	800a808 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d10d      	bne.n	800a71a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800a6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a702:	b672      	cpsid	i
 800a704:	f383 8811 	msr	BASEPRI, r3
 800a708:	f3bf 8f6f 	isb	sy
 800a70c:	f3bf 8f4f 	dsb	sy
 800a710:	b662      	cpsie	i
 800a712:	60fb      	str	r3, [r7, #12]
}
 800a714:	bf00      	nop
 800a716:	bf00      	nop
 800a718:	e7fd      	b.n	800a716 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a71a:	69bb      	ldr	r3, [r7, #24]
 800a71c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a71e:	683a      	ldr	r2, [r7, #0]
 800a720:	429a      	cmp	r2, r3
 800a722:	d902      	bls.n	800a72a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	61fb      	str	r3, [r7, #28]
 800a728:	e002      	b.n	800a730 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a72e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a730:	69bb      	ldr	r3, [r7, #24]
 800a732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a734:	69fa      	ldr	r2, [r7, #28]
 800a736:	429a      	cmp	r2, r3
 800a738:	d066      	beq.n	800a808 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a73e:	697a      	ldr	r2, [r7, #20]
 800a740:	429a      	cmp	r2, r3
 800a742:	d161      	bne.n	800a808 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a744:	4b32      	ldr	r3, [pc, #200]	@ (800a810 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	69ba      	ldr	r2, [r7, #24]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d10d      	bne.n	800a76a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	b672      	cpsid	i
 800a754:	f383 8811 	msr	BASEPRI, r3
 800a758:	f3bf 8f6f 	isb	sy
 800a75c:	f3bf 8f4f 	dsb	sy
 800a760:	b662      	cpsie	i
 800a762:	60bb      	str	r3, [r7, #8]
}
 800a764:	bf00      	nop
 800a766:	bf00      	nop
 800a768:	e7fd      	b.n	800a766 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a76a:	69bb      	ldr	r3, [r7, #24]
 800a76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a76e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a770:	69bb      	ldr	r3, [r7, #24]
 800a772:	69fa      	ldr	r2, [r7, #28]
 800a774:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	699b      	ldr	r3, [r3, #24]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	db04      	blt.n	800a788 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a77e:	69fb      	ldr	r3, [r7, #28]
 800a780:	f1c3 0207 	rsb	r2, r3, #7
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	6959      	ldr	r1, [r3, #20]
 800a78c:	693a      	ldr	r2, [r7, #16]
 800a78e:	4613      	mov	r3, r2
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	4413      	add	r3, r2
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	4a1f      	ldr	r2, [pc, #124]	@ (800a814 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a798:	4413      	add	r3, r2
 800a79a:	4299      	cmp	r1, r3
 800a79c:	d134      	bne.n	800a808 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f7fd ffd6 	bl	8008754 <uxListRemove>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d115      	bne.n	800a7da <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a7ae:	69bb      	ldr	r3, [r7, #24]
 800a7b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7b2:	4918      	ldr	r1, [pc, #96]	@ (800a814 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	4413      	add	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	440b      	add	r3, r1
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10a      	bne.n	800a7da <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ce:	43da      	mvns	r2, r3
 800a7d0:	4b11      	ldr	r3, [pc, #68]	@ (800a818 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	4a10      	ldr	r2, [pc, #64]	@ (800a818 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a7d8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7de:	2201      	movs	r2, #1
 800a7e0:	409a      	lsls	r2, r3
 800a7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a818 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	4a0b      	ldr	r2, [pc, #44]	@ (800a818 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a7ea:	6013      	str	r3, [r2, #0]
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4a06      	ldr	r2, [pc, #24]	@ (800a814 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a7fa:	441a      	add	r2, r3
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	3304      	adds	r3, #4
 800a800:	4619      	mov	r1, r3
 800a802:	4610      	mov	r0, r2
 800a804:	f7fd ff49 	bl	800869a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a808:	bf00      	nop
 800a80a:	3720      	adds	r7, #32
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	20006818 	.word	0x20006818
 800a814:	2000681c 	.word	0x2000681c
 800a818:	20006920 	.word	0x20006920

0800a81c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a81c:	b480      	push	{r7}
 800a81e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a820:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <pvTaskIncrementMutexHeldCount+0x24>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d004      	beq.n	800a832 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a828:	4b05      	ldr	r3, [pc, #20]	@ (800a840 <pvTaskIncrementMutexHeldCount+0x24>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a82e:	3201      	adds	r2, #1
 800a830:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a832:	4b03      	ldr	r3, [pc, #12]	@ (800a840 <pvTaskIncrementMutexHeldCount+0x24>)
 800a834:	681b      	ldr	r3, [r3, #0]
	}
 800a836:	4618      	mov	r0, r3
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	20006818 	.word	0x20006818

0800a844 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a84e:	4b29      	ldr	r3, [pc, #164]	@ (800a8f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a854:	4b28      	ldr	r3, [pc, #160]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3304      	adds	r3, #4
 800a85a:	4618      	mov	r0, r3
 800a85c:	f7fd ff7a 	bl	8008754 <uxListRemove>
 800a860:	4603      	mov	r3, r0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d10b      	bne.n	800a87e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a866:	4b24      	ldr	r3, [pc, #144]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	2201      	movs	r2, #1
 800a86e:	fa02 f303 	lsl.w	r3, r2, r3
 800a872:	43da      	mvns	r2, r3
 800a874:	4b21      	ldr	r3, [pc, #132]	@ (800a8fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4013      	ands	r3, r2
 800a87a:	4a20      	ldr	r2, [pc, #128]	@ (800a8fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800a87c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a884:	d10a      	bne.n	800a89c <prvAddCurrentTaskToDelayedList+0x58>
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d007      	beq.n	800a89c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a88c:	4b1a      	ldr	r3, [pc, #104]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	3304      	adds	r3, #4
 800a892:	4619      	mov	r1, r3
 800a894:	481a      	ldr	r0, [pc, #104]	@ (800a900 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a896:	f7fd ff00 	bl	800869a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a89a:	e026      	b.n	800a8ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a89c:	68fa      	ldr	r2, [r7, #12]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a8a4:	4b14      	ldr	r3, [pc, #80]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	68ba      	ldr	r2, [r7, #8]
 800a8aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a8ac:	68ba      	ldr	r2, [r7, #8]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d209      	bcs.n	800a8c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8b4:	4b13      	ldr	r3, [pc, #76]	@ (800a904 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a8b6:	681a      	ldr	r2, [r3, #0]
 800a8b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	3304      	adds	r3, #4
 800a8be:	4619      	mov	r1, r3
 800a8c0:	4610      	mov	r0, r2
 800a8c2:	f7fd ff0e 	bl	80086e2 <vListInsert>
}
 800a8c6:	e010      	b.n	800a8ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8c8:	4b0f      	ldr	r3, [pc, #60]	@ (800a908 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a8f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	3304      	adds	r3, #4
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4610      	mov	r0, r2
 800a8d6:	f7fd ff04 	bl	80086e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a8da:	4b0c      	ldr	r3, [pc, #48]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	68ba      	ldr	r2, [r7, #8]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d202      	bcs.n	800a8ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a8e4:	4a09      	ldr	r2, [pc, #36]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	6013      	str	r3, [r2, #0]
}
 800a8ea:	bf00      	nop
 800a8ec:	3710      	adds	r7, #16
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	2000691c 	.word	0x2000691c
 800a8f8:	20006818 	.word	0x20006818
 800a8fc:	20006920 	.word	0x20006920
 800a900:	20006904 	.word	0x20006904
 800a904:	200068d4 	.word	0x200068d4
 800a908:	200068d0 	.word	0x200068d0
 800a90c:	20006938 	.word	0x20006938

0800a910 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a910:	b480      	push	{r7}
 800a912:	b085      	sub	sp, #20
 800a914:	af00      	add	r7, sp, #0
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	3b04      	subs	r3, #4
 800a920:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a928:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	3b04      	subs	r3, #4
 800a92e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	f023 0201 	bic.w	r2, r3, #1
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	3b04      	subs	r3, #4
 800a93e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a940:	4a0c      	ldr	r2, [pc, #48]	@ (800a974 <pxPortInitialiseStack+0x64>)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	3b14      	subs	r3, #20
 800a94a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	3b04      	subs	r3, #4
 800a956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f06f 0202 	mvn.w	r2, #2
 800a95e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	3b20      	subs	r3, #32
 800a964:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a966:	68fb      	ldr	r3, [r7, #12]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3714      	adds	r7, #20
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr
 800a974:	0800a979 	.word	0x0800a979

0800a978 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a97e:	2300      	movs	r3, #0
 800a980:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a982:	4b15      	ldr	r3, [pc, #84]	@ (800a9d8 <prvTaskExitError+0x60>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a98a:	d00d      	beq.n	800a9a8 <prvTaskExitError+0x30>
	__asm volatile
 800a98c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a990:	b672      	cpsid	i
 800a992:	f383 8811 	msr	BASEPRI, r3
 800a996:	f3bf 8f6f 	isb	sy
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	b662      	cpsie	i
 800a9a0:	60fb      	str	r3, [r7, #12]
}
 800a9a2:	bf00      	nop
 800a9a4:	bf00      	nop
 800a9a6:	e7fd      	b.n	800a9a4 <prvTaskExitError+0x2c>
	__asm volatile
 800a9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ac:	b672      	cpsid	i
 800a9ae:	f383 8811 	msr	BASEPRI, r3
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	f3bf 8f4f 	dsb	sy
 800a9ba:	b662      	cpsie	i
 800a9bc:	60bb      	str	r3, [r7, #8]
}
 800a9be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a9c0:	bf00      	nop
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d0fc      	beq.n	800a9c2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a9c8:	bf00      	nop
 800a9ca:	bf00      	nop
 800a9cc:	3714      	adds	r7, #20
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr
 800a9d6:	bf00      	nop
 800a9d8:	20000024 	.word	0x20000024
 800a9dc:	00000000 	.word	0x00000000

0800a9e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a9e0:	4b07      	ldr	r3, [pc, #28]	@ (800aa00 <pxCurrentTCBConst2>)
 800a9e2:	6819      	ldr	r1, [r3, #0]
 800a9e4:	6808      	ldr	r0, [r1, #0]
 800a9e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ea:	f380 8809 	msr	PSP, r0
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f04f 0000 	mov.w	r0, #0
 800a9f6:	f380 8811 	msr	BASEPRI, r0
 800a9fa:	4770      	bx	lr
 800a9fc:	f3af 8000 	nop.w

0800aa00 <pxCurrentTCBConst2>:
 800aa00:	20006818 	.word	0x20006818
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop

0800aa08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa08:	4808      	ldr	r0, [pc, #32]	@ (800aa2c <prvPortStartFirstTask+0x24>)
 800aa0a:	6800      	ldr	r0, [r0, #0]
 800aa0c:	6800      	ldr	r0, [r0, #0]
 800aa0e:	f380 8808 	msr	MSP, r0
 800aa12:	f04f 0000 	mov.w	r0, #0
 800aa16:	f380 8814 	msr	CONTROL, r0
 800aa1a:	b662      	cpsie	i
 800aa1c:	b661      	cpsie	f
 800aa1e:	f3bf 8f4f 	dsb	sy
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	df00      	svc	0
 800aa28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa2a:	bf00      	nop
 800aa2c:	e000ed08 	.word	0xe000ed08

0800aa30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa36:	4b37      	ldr	r3, [pc, #220]	@ (800ab14 <xPortStartScheduler+0xe4>)
 800aa38:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	22ff      	movs	r2, #255	@ 0xff
 800aa46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa50:	78fb      	ldrb	r3, [r7, #3]
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa58:	b2da      	uxtb	r2, r3
 800aa5a:	4b2f      	ldr	r3, [pc, #188]	@ (800ab18 <xPortStartScheduler+0xe8>)
 800aa5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa5e:	4b2f      	ldr	r3, [pc, #188]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aa60:	2207      	movs	r2, #7
 800aa62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa64:	e009      	b.n	800aa7a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800aa66:	4b2d      	ldr	r3, [pc, #180]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3b01      	subs	r3, #1
 800aa6c:	4a2b      	ldr	r2, [pc, #172]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aa6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa70:	78fb      	ldrb	r3, [r7, #3]
 800aa72:	b2db      	uxtb	r3, r3
 800aa74:	005b      	lsls	r3, r3, #1
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa7a:	78fb      	ldrb	r3, [r7, #3]
 800aa7c:	b2db      	uxtb	r3, r3
 800aa7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa82:	2b80      	cmp	r3, #128	@ 0x80
 800aa84:	d0ef      	beq.n	800aa66 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa86:	4b25      	ldr	r3, [pc, #148]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f1c3 0307 	rsb	r3, r3, #7
 800aa8e:	2b04      	cmp	r3, #4
 800aa90:	d00d      	beq.n	800aaae <xPortStartScheduler+0x7e>
	__asm volatile
 800aa92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa96:	b672      	cpsid	i
 800aa98:	f383 8811 	msr	BASEPRI, r3
 800aa9c:	f3bf 8f6f 	isb	sy
 800aaa0:	f3bf 8f4f 	dsb	sy
 800aaa4:	b662      	cpsie	i
 800aaa6:	60bb      	str	r3, [r7, #8]
}
 800aaa8:	bf00      	nop
 800aaaa:	bf00      	nop
 800aaac:	e7fd      	b.n	800aaaa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aaae:	4b1b      	ldr	r3, [pc, #108]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	021b      	lsls	r3, r3, #8
 800aab4:	4a19      	ldr	r2, [pc, #100]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aab6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aab8:	4b18      	ldr	r3, [pc, #96]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aac0:	4a16      	ldr	r2, [pc, #88]	@ (800ab1c <xPortStartScheduler+0xec>)
 800aac2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aacc:	4b14      	ldr	r3, [pc, #80]	@ (800ab20 <xPortStartScheduler+0xf0>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a13      	ldr	r2, [pc, #76]	@ (800ab20 <xPortStartScheduler+0xf0>)
 800aad2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aad6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aad8:	4b11      	ldr	r3, [pc, #68]	@ (800ab20 <xPortStartScheduler+0xf0>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a10      	ldr	r2, [pc, #64]	@ (800ab20 <xPortStartScheduler+0xf0>)
 800aade:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aae2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aae4:	f000 f8dc 	bl	800aca0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aae8:	4b0e      	ldr	r3, [pc, #56]	@ (800ab24 <xPortStartScheduler+0xf4>)
 800aaea:	2200      	movs	r2, #0
 800aaec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aaee:	f000 f8fb 	bl	800ace8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aaf2:	4b0d      	ldr	r3, [pc, #52]	@ (800ab28 <xPortStartScheduler+0xf8>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a0c      	ldr	r2, [pc, #48]	@ (800ab28 <xPortStartScheduler+0xf8>)
 800aaf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aafc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aafe:	f7ff ff83 	bl	800aa08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab02:	f7ff fa65 	bl	8009fd0 <vTaskSwitchContext>
	prvTaskExitError();
 800ab06:	f7ff ff37 	bl	800a978 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	e000e400 	.word	0xe000e400
 800ab18:	20006944 	.word	0x20006944
 800ab1c:	20006948 	.word	0x20006948
 800ab20:	e000ed20 	.word	0xe000ed20
 800ab24:	20000024 	.word	0x20000024
 800ab28:	e000ef34 	.word	0xe000ef34

0800ab2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b083      	sub	sp, #12
 800ab30:	af00      	add	r7, sp, #0
	__asm volatile
 800ab32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab36:	b672      	cpsid	i
 800ab38:	f383 8811 	msr	BASEPRI, r3
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	b662      	cpsie	i
 800ab46:	607b      	str	r3, [r7, #4]
}
 800ab48:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab4a:	4b11      	ldr	r3, [pc, #68]	@ (800ab90 <vPortEnterCritical+0x64>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	3301      	adds	r3, #1
 800ab50:	4a0f      	ldr	r2, [pc, #60]	@ (800ab90 <vPortEnterCritical+0x64>)
 800ab52:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab54:	4b0e      	ldr	r3, [pc, #56]	@ (800ab90 <vPortEnterCritical+0x64>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d112      	bne.n	800ab82 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab94 <vPortEnterCritical+0x68>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d00d      	beq.n	800ab82 <vPortEnterCritical+0x56>
	__asm volatile
 800ab66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab6a:	b672      	cpsid	i
 800ab6c:	f383 8811 	msr	BASEPRI, r3
 800ab70:	f3bf 8f6f 	isb	sy
 800ab74:	f3bf 8f4f 	dsb	sy
 800ab78:	b662      	cpsie	i
 800ab7a:	603b      	str	r3, [r7, #0]
}
 800ab7c:	bf00      	nop
 800ab7e:	bf00      	nop
 800ab80:	e7fd      	b.n	800ab7e <vPortEnterCritical+0x52>
	}
}
 800ab82:	bf00      	nop
 800ab84:	370c      	adds	r7, #12
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	20000024 	.word	0x20000024
 800ab94:	e000ed04 	.word	0xe000ed04

0800ab98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab9e:	4b13      	ldr	r3, [pc, #76]	@ (800abec <vPortExitCritical+0x54>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d10d      	bne.n	800abc2 <vPortExitCritical+0x2a>
	__asm volatile
 800aba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abaa:	b672      	cpsid	i
 800abac:	f383 8811 	msr	BASEPRI, r3
 800abb0:	f3bf 8f6f 	isb	sy
 800abb4:	f3bf 8f4f 	dsb	sy
 800abb8:	b662      	cpsie	i
 800abba:	607b      	str	r3, [r7, #4]
}
 800abbc:	bf00      	nop
 800abbe:	bf00      	nop
 800abc0:	e7fd      	b.n	800abbe <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800abc2:	4b0a      	ldr	r3, [pc, #40]	@ (800abec <vPortExitCritical+0x54>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	3b01      	subs	r3, #1
 800abc8:	4a08      	ldr	r2, [pc, #32]	@ (800abec <vPortExitCritical+0x54>)
 800abca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800abcc:	4b07      	ldr	r3, [pc, #28]	@ (800abec <vPortExitCritical+0x54>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d105      	bne.n	800abe0 <vPortExitCritical+0x48>
 800abd4:	2300      	movs	r3, #0
 800abd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	f383 8811 	msr	BASEPRI, r3
}
 800abde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abe0:	bf00      	nop
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	20000024 	.word	0x20000024

0800abf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abf0:	f3ef 8009 	mrs	r0, PSP
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	4b15      	ldr	r3, [pc, #84]	@ (800ac50 <pxCurrentTCBConst>)
 800abfa:	681a      	ldr	r2, [r3, #0]
 800abfc:	f01e 0f10 	tst.w	lr, #16
 800ac00:	bf08      	it	eq
 800ac02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0a:	6010      	str	r0, [r2, #0]
 800ac0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ac10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ac14:	b672      	cpsid	i
 800ac16:	f380 8811 	msr	BASEPRI, r0
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	b662      	cpsie	i
 800ac24:	f7ff f9d4 	bl	8009fd0 <vTaskSwitchContext>
 800ac28:	f04f 0000 	mov.w	r0, #0
 800ac2c:	f380 8811 	msr	BASEPRI, r0
 800ac30:	bc09      	pop	{r0, r3}
 800ac32:	6819      	ldr	r1, [r3, #0]
 800ac34:	6808      	ldr	r0, [r1, #0]
 800ac36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3a:	f01e 0f10 	tst.w	lr, #16
 800ac3e:	bf08      	it	eq
 800ac40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac44:	f380 8809 	msr	PSP, r0
 800ac48:	f3bf 8f6f 	isb	sy
 800ac4c:	4770      	bx	lr
 800ac4e:	bf00      	nop

0800ac50 <pxCurrentTCBConst>:
 800ac50:	20006818 	.word	0x20006818
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac54:	bf00      	nop
 800ac56:	bf00      	nop

0800ac58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b082      	sub	sp, #8
 800ac5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	b672      	cpsid	i
 800ac64:	f383 8811 	msr	BASEPRI, r3
 800ac68:	f3bf 8f6f 	isb	sy
 800ac6c:	f3bf 8f4f 	dsb	sy
 800ac70:	b662      	cpsie	i
 800ac72:	607b      	str	r3, [r7, #4]
}
 800ac74:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac76:	f7ff f8ef 	bl	8009e58 <xTaskIncrementTick>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d003      	beq.n	800ac88 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac80:	4b06      	ldr	r3, [pc, #24]	@ (800ac9c <SysTick_Handler+0x44>)
 800ac82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac86:	601a      	str	r2, [r3, #0]
 800ac88:	2300      	movs	r3, #0
 800ac8a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	f383 8811 	msr	BASEPRI, r3
}
 800ac92:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac94:	bf00      	nop
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	e000ed04 	.word	0xe000ed04

0800aca0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aca0:	b480      	push	{r7}
 800aca2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aca4:	4b0b      	ldr	r3, [pc, #44]	@ (800acd4 <vPortSetupTimerInterrupt+0x34>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800acaa:	4b0b      	ldr	r3, [pc, #44]	@ (800acd8 <vPortSetupTimerInterrupt+0x38>)
 800acac:	2200      	movs	r2, #0
 800acae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800acb0:	4b0a      	ldr	r3, [pc, #40]	@ (800acdc <vPortSetupTimerInterrupt+0x3c>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4a0a      	ldr	r2, [pc, #40]	@ (800ace0 <vPortSetupTimerInterrupt+0x40>)
 800acb6:	fba2 2303 	umull	r2, r3, r2, r3
 800acba:	099b      	lsrs	r3, r3, #6
 800acbc:	4a09      	ldr	r2, [pc, #36]	@ (800ace4 <vPortSetupTimerInterrupt+0x44>)
 800acbe:	3b01      	subs	r3, #1
 800acc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800acc2:	4b04      	ldr	r3, [pc, #16]	@ (800acd4 <vPortSetupTimerInterrupt+0x34>)
 800acc4:	2207      	movs	r2, #7
 800acc6:	601a      	str	r2, [r3, #0]
}
 800acc8:	bf00      	nop
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	e000e010 	.word	0xe000e010
 800acd8:	e000e018 	.word	0xe000e018
 800acdc:	20000004 	.word	0x20000004
 800ace0:	10624dd3 	.word	0x10624dd3
 800ace4:	e000e014 	.word	0xe000e014

0800ace8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ace8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acf8 <vPortEnableVFP+0x10>
 800acec:	6801      	ldr	r1, [r0, #0]
 800acee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acf2:	6001      	str	r1, [r0, #0]
 800acf4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acf6:	bf00      	nop
 800acf8:	e000ed88 	.word	0xe000ed88

0800acfc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acfc:	b480      	push	{r7}
 800acfe:	b085      	sub	sp, #20
 800ad00:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ad02:	f3ef 8305 	mrs	r3, IPSR
 800ad06:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2b0f      	cmp	r3, #15
 800ad0c:	d917      	bls.n	800ad3e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad0e:	4a1a      	ldr	r2, [pc, #104]	@ (800ad78 <vPortValidateInterruptPriority+0x7c>)
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	4413      	add	r3, r2
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ad18:	4b18      	ldr	r3, [pc, #96]	@ (800ad7c <vPortValidateInterruptPriority+0x80>)
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	7afa      	ldrb	r2, [r7, #11]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d20d      	bcs.n	800ad3e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800ad22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad26:	b672      	cpsid	i
 800ad28:	f383 8811 	msr	BASEPRI, r3
 800ad2c:	f3bf 8f6f 	isb	sy
 800ad30:	f3bf 8f4f 	dsb	sy
 800ad34:	b662      	cpsie	i
 800ad36:	607b      	str	r3, [r7, #4]
}
 800ad38:	bf00      	nop
 800ad3a:	bf00      	nop
 800ad3c:	e7fd      	b.n	800ad3a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad3e:	4b10      	ldr	r3, [pc, #64]	@ (800ad80 <vPortValidateInterruptPriority+0x84>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad46:	4b0f      	ldr	r3, [pc, #60]	@ (800ad84 <vPortValidateInterruptPriority+0x88>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d90d      	bls.n	800ad6a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800ad4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad52:	b672      	cpsid	i
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	b662      	cpsie	i
 800ad62:	603b      	str	r3, [r7, #0]
}
 800ad64:	bf00      	nop
 800ad66:	bf00      	nop
 800ad68:	e7fd      	b.n	800ad66 <vPortValidateInterruptPriority+0x6a>
	}
 800ad6a:	bf00      	nop
 800ad6c:	3714      	adds	r7, #20
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr
 800ad76:	bf00      	nop
 800ad78:	e000e3f0 	.word	0xe000e3f0
 800ad7c:	20006944 	.word	0x20006944
 800ad80:	e000ed0c 	.word	0xe000ed0c
 800ad84:	20006948 	.word	0x20006948

0800ad88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b08a      	sub	sp, #40	@ 0x28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad90:	2300      	movs	r3, #0
 800ad92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad94:	f7fe ff90 	bl	8009cb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad98:	4b5d      	ldr	r3, [pc, #372]	@ (800af10 <pvPortMalloc+0x188>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d101      	bne.n	800ada4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ada0:	f000 f920 	bl	800afe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ada4:	4b5b      	ldr	r3, [pc, #364]	@ (800af14 <pvPortMalloc+0x18c>)
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4013      	ands	r3, r2
 800adac:	2b00      	cmp	r3, #0
 800adae:	f040 8094 	bne.w	800aeda <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d020      	beq.n	800adfa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800adb8:	2208      	movs	r2, #8
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4413      	add	r3, r2
 800adbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f003 0307 	and.w	r3, r3, #7
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d017      	beq.n	800adfa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f023 0307 	bic.w	r3, r3, #7
 800add0:	3308      	adds	r3, #8
 800add2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f003 0307 	and.w	r3, r3, #7
 800adda:	2b00      	cmp	r3, #0
 800addc:	d00d      	beq.n	800adfa <pvPortMalloc+0x72>
	__asm volatile
 800adde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade2:	b672      	cpsid	i
 800ade4:	f383 8811 	msr	BASEPRI, r3
 800ade8:	f3bf 8f6f 	isb	sy
 800adec:	f3bf 8f4f 	dsb	sy
 800adf0:	b662      	cpsie	i
 800adf2:	617b      	str	r3, [r7, #20]
}
 800adf4:	bf00      	nop
 800adf6:	bf00      	nop
 800adf8:	e7fd      	b.n	800adf6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d06c      	beq.n	800aeda <pvPortMalloc+0x152>
 800ae00:	4b45      	ldr	r3, [pc, #276]	@ (800af18 <pvPortMalloc+0x190>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d867      	bhi.n	800aeda <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae0a:	4b44      	ldr	r3, [pc, #272]	@ (800af1c <pvPortMalloc+0x194>)
 800ae0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae0e:	4b43      	ldr	r3, [pc, #268]	@ (800af1c <pvPortMalloc+0x194>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae14:	e004      	b.n	800ae20 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800ae16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d903      	bls.n	800ae32 <pvPortMalloc+0xaa>
 800ae2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1f1      	bne.n	800ae16 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae32:	4b37      	ldr	r3, [pc, #220]	@ (800af10 <pvPortMalloc+0x188>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d04e      	beq.n	800aeda <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae3c:	6a3b      	ldr	r3, [r7, #32]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2208      	movs	r2, #8
 800ae42:	4413      	add	r3, r2
 800ae44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae48:	681a      	ldr	r2, [r3, #0]
 800ae4a:	6a3b      	ldr	r3, [r7, #32]
 800ae4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae50:	685a      	ldr	r2, [r3, #4]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	1ad2      	subs	r2, r2, r3
 800ae56:	2308      	movs	r3, #8
 800ae58:	005b      	lsls	r3, r3, #1
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d922      	bls.n	800aea4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4413      	add	r3, r2
 800ae64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	f003 0307 	and.w	r3, r3, #7
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00d      	beq.n	800ae8c <pvPortMalloc+0x104>
	__asm volatile
 800ae70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae74:	b672      	cpsid	i
 800ae76:	f383 8811 	msr	BASEPRI, r3
 800ae7a:	f3bf 8f6f 	isb	sy
 800ae7e:	f3bf 8f4f 	dsb	sy
 800ae82:	b662      	cpsie	i
 800ae84:	613b      	str	r3, [r7, #16]
}
 800ae86:	bf00      	nop
 800ae88:	bf00      	nop
 800ae8a:	e7fd      	b.n	800ae88 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8e:	685a      	ldr	r2, [r3, #4]
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	1ad2      	subs	r2, r2, r3
 800ae94:	69bb      	ldr	r3, [r7, #24]
 800ae96:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae9e:	69b8      	ldr	r0, [r7, #24]
 800aea0:	f000 f902 	bl	800b0a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aea4:	4b1c      	ldr	r3, [pc, #112]	@ (800af18 <pvPortMalloc+0x190>)
 800aea6:	681a      	ldr	r2, [r3, #0]
 800aea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	1ad3      	subs	r3, r2, r3
 800aeae:	4a1a      	ldr	r2, [pc, #104]	@ (800af18 <pvPortMalloc+0x190>)
 800aeb0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aeb2:	4b19      	ldr	r3, [pc, #100]	@ (800af18 <pvPortMalloc+0x190>)
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	4b1a      	ldr	r3, [pc, #104]	@ (800af20 <pvPortMalloc+0x198>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d203      	bcs.n	800aec6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aebe:	4b16      	ldr	r3, [pc, #88]	@ (800af18 <pvPortMalloc+0x190>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a17      	ldr	r2, [pc, #92]	@ (800af20 <pvPortMalloc+0x198>)
 800aec4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec8:	685a      	ldr	r2, [r3, #4]
 800aeca:	4b12      	ldr	r3, [pc, #72]	@ (800af14 <pvPortMalloc+0x18c>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	431a      	orrs	r2, r3
 800aed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed6:	2200      	movs	r2, #0
 800aed8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aeda:	f7fe fefb 	bl	8009cd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	f003 0307 	and.w	r3, r3, #7
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00d      	beq.n	800af04 <pvPortMalloc+0x17c>
	__asm volatile
 800aee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeec:	b672      	cpsid	i
 800aeee:	f383 8811 	msr	BASEPRI, r3
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	f3bf 8f4f 	dsb	sy
 800aefa:	b662      	cpsie	i
 800aefc:	60fb      	str	r3, [r7, #12]
}
 800aefe:	bf00      	nop
 800af00:	bf00      	nop
 800af02:	e7fd      	b.n	800af00 <pvPortMalloc+0x178>
	return pvReturn;
 800af04:	69fb      	ldr	r3, [r7, #28]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3728      	adds	r7, #40	@ 0x28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	2000e954 	.word	0x2000e954
 800af14:	2000e960 	.word	0x2000e960
 800af18:	2000e958 	.word	0x2000e958
 800af1c:	2000e94c 	.word	0x2000e94c
 800af20:	2000e95c 	.word	0x2000e95c

0800af24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b086      	sub	sp, #24
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d04e      	beq.n	800afd4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af36:	2308      	movs	r3, #8
 800af38:	425b      	negs	r3, r3
 800af3a:	697a      	ldr	r2, [r7, #20]
 800af3c:	4413      	add	r3, r2
 800af3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	685a      	ldr	r2, [r3, #4]
 800af48:	4b24      	ldr	r3, [pc, #144]	@ (800afdc <vPortFree+0xb8>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4013      	ands	r3, r2
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d10d      	bne.n	800af6e <vPortFree+0x4a>
	__asm volatile
 800af52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af56:	b672      	cpsid	i
 800af58:	f383 8811 	msr	BASEPRI, r3
 800af5c:	f3bf 8f6f 	isb	sy
 800af60:	f3bf 8f4f 	dsb	sy
 800af64:	b662      	cpsie	i
 800af66:	60fb      	str	r3, [r7, #12]
}
 800af68:	bf00      	nop
 800af6a:	bf00      	nop
 800af6c:	e7fd      	b.n	800af6a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d00d      	beq.n	800af92 <vPortFree+0x6e>
	__asm volatile
 800af76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af7a:	b672      	cpsid	i
 800af7c:	f383 8811 	msr	BASEPRI, r3
 800af80:	f3bf 8f6f 	isb	sy
 800af84:	f3bf 8f4f 	dsb	sy
 800af88:	b662      	cpsie	i
 800af8a:	60bb      	str	r3, [r7, #8]
}
 800af8c:	bf00      	nop
 800af8e:	bf00      	nop
 800af90:	e7fd      	b.n	800af8e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	685a      	ldr	r2, [r3, #4]
 800af96:	4b11      	ldr	r3, [pc, #68]	@ (800afdc <vPortFree+0xb8>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4013      	ands	r3, r2
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d019      	beq.n	800afd4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d115      	bne.n	800afd4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	685a      	ldr	r2, [r3, #4]
 800afac:	4b0b      	ldr	r3, [pc, #44]	@ (800afdc <vPortFree+0xb8>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	43db      	mvns	r3, r3
 800afb2:	401a      	ands	r2, r3
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800afb8:	f7fe fe7e 	bl	8009cb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	685a      	ldr	r2, [r3, #4]
 800afc0:	4b07      	ldr	r3, [pc, #28]	@ (800afe0 <vPortFree+0xbc>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4413      	add	r3, r2
 800afc6:	4a06      	ldr	r2, [pc, #24]	@ (800afe0 <vPortFree+0xbc>)
 800afc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800afca:	6938      	ldr	r0, [r7, #16]
 800afcc:	f000 f86c 	bl	800b0a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800afd0:	f7fe fe80 	bl	8009cd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800afd4:	bf00      	nop
 800afd6:	3718      	adds	r7, #24
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}
 800afdc:	2000e960 	.word	0x2000e960
 800afe0:	2000e958 	.word	0x2000e958

0800afe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aff0:	4b27      	ldr	r3, [pc, #156]	@ (800b090 <prvHeapInit+0xac>)
 800aff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f003 0307 	and.w	r3, r3, #7
 800affa:	2b00      	cmp	r3, #0
 800affc:	d00c      	beq.n	800b018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	3307      	adds	r3, #7
 800b002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f023 0307 	bic.w	r3, r3, #7
 800b00a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	4a1f      	ldr	r2, [pc, #124]	@ (800b090 <prvHeapInit+0xac>)
 800b014:	4413      	add	r3, r2
 800b016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b01c:	4a1d      	ldr	r2, [pc, #116]	@ (800b094 <prvHeapInit+0xb0>)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b022:	4b1c      	ldr	r3, [pc, #112]	@ (800b094 <prvHeapInit+0xb0>)
 800b024:	2200      	movs	r2, #0
 800b026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	68ba      	ldr	r2, [r7, #8]
 800b02c:	4413      	add	r3, r2
 800b02e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b030:	2208      	movs	r2, #8
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	1a9b      	subs	r3, r3, r2
 800b036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f023 0307 	bic.w	r3, r3, #7
 800b03e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	4a15      	ldr	r2, [pc, #84]	@ (800b098 <prvHeapInit+0xb4>)
 800b044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b046:	4b14      	ldr	r3, [pc, #80]	@ (800b098 <prvHeapInit+0xb4>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	2200      	movs	r2, #0
 800b04c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b04e:	4b12      	ldr	r3, [pc, #72]	@ (800b098 <prvHeapInit+0xb4>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	2200      	movs	r2, #0
 800b054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	1ad2      	subs	r2, r2, r3
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b064:	4b0c      	ldr	r3, [pc, #48]	@ (800b098 <prvHeapInit+0xb4>)
 800b066:	681a      	ldr	r2, [r3, #0]
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	4a0a      	ldr	r2, [pc, #40]	@ (800b09c <prvHeapInit+0xb8>)
 800b072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	4a09      	ldr	r2, [pc, #36]	@ (800b0a0 <prvHeapInit+0xbc>)
 800b07a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b07c:	4b09      	ldr	r3, [pc, #36]	@ (800b0a4 <prvHeapInit+0xc0>)
 800b07e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b082:	601a      	str	r2, [r3, #0]
}
 800b084:	bf00      	nop
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr
 800b090:	2000694c 	.word	0x2000694c
 800b094:	2000e94c 	.word	0x2000e94c
 800b098:	2000e954 	.word	0x2000e954
 800b09c:	2000e95c 	.word	0x2000e95c
 800b0a0:	2000e958 	.word	0x2000e958
 800b0a4:	2000e960 	.word	0x2000e960

0800b0a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b0b0:	4b28      	ldr	r3, [pc, #160]	@ (800b154 <prvInsertBlockIntoFreeList+0xac>)
 800b0b2:	60fb      	str	r3, [r7, #12]
 800b0b4:	e002      	b.n	800b0bc <prvInsertBlockIntoFreeList+0x14>
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	60fb      	str	r3, [r7, #12]
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d8f7      	bhi.n	800b0b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	4413      	add	r3, r2
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d108      	bne.n	800b0ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	685a      	ldr	r2, [r3, #4]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	441a      	add	r2, r3
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	68ba      	ldr	r2, [r7, #8]
 800b0f4:	441a      	add	r2, r3
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d118      	bne.n	800b130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	4b15      	ldr	r3, [pc, #84]	@ (800b158 <prvInsertBlockIntoFreeList+0xb0>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	429a      	cmp	r2, r3
 800b108:	d00d      	beq.n	800b126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	685a      	ldr	r2, [r3, #4]
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	441a      	add	r2, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	601a      	str	r2, [r3, #0]
 800b124:	e008      	b.n	800b138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b126:	4b0c      	ldr	r3, [pc, #48]	@ (800b158 <prvInsertBlockIntoFreeList+0xb0>)
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	601a      	str	r2, [r3, #0]
 800b12e:	e003      	b.n	800b138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d002      	beq.n	800b146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b146:	bf00      	nop
 800b148:	3714      	adds	r7, #20
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr
 800b152:	bf00      	nop
 800b154:	2000e94c 	.word	0x2000e94c
 800b158:	2000e954 	.word	0x2000e954

0800b15c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b084      	sub	sp, #16
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800b166:	f008 f9c5 	bl	80134f4 <sys_timeouts_sleeptime>
 800b16a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b172:	d10b      	bne.n	800b18c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800b174:	4813      	ldr	r0, [pc, #76]	@ (800b1c4 <tcpip_timeouts_mbox_fetch+0x68>)
 800b176:	f00a ff3a 	bl	8015fee <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800b17a:	2200      	movs	r2, #0
 800b17c:	6839      	ldr	r1, [r7, #0]
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f00a feac 	bl	8015edc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b184:	480f      	ldr	r0, [pc, #60]	@ (800b1c4 <tcpip_timeouts_mbox_fetch+0x68>)
 800b186:	f00a ff23 	bl	8015fd0 <sys_mutex_lock>
    return;
 800b18a:	e018      	b.n	800b1be <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d102      	bne.n	800b198 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800b192:	f008 f975 	bl	8013480 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b196:	e7e6      	b.n	800b166 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800b198:	480a      	ldr	r0, [pc, #40]	@ (800b1c4 <tcpip_timeouts_mbox_fetch+0x68>)
 800b19a:	f00a ff28 	bl	8015fee <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	6839      	ldr	r1, [r7, #0]
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f00a fe9a 	bl	8015edc <sys_arch_mbox_fetch>
 800b1a8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800b1aa:	4806      	ldr	r0, [pc, #24]	@ (800b1c4 <tcpip_timeouts_mbox_fetch+0x68>)
 800b1ac:	f00a ff10 	bl	8015fd0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b6:	d102      	bne.n	800b1be <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800b1b8:	f008 f962 	bl	8013480 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b1bc:	e7d3      	b.n	800b166 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800b1be:	3710      	adds	r7, #16
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	2000e970 	.word	0x2000e970

0800b1c8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800b1d0:	4810      	ldr	r0, [pc, #64]	@ (800b214 <tcpip_thread+0x4c>)
 800b1d2:	f00a fefd 	bl	8015fd0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800b1d6:	4b10      	ldr	r3, [pc, #64]	@ (800b218 <tcpip_thread+0x50>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d005      	beq.n	800b1ea <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800b1de:	4b0e      	ldr	r3, [pc, #56]	@ (800b218 <tcpip_thread+0x50>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a0e      	ldr	r2, [pc, #56]	@ (800b21c <tcpip_thread+0x54>)
 800b1e4:	6812      	ldr	r2, [r2, #0]
 800b1e6:	4610      	mov	r0, r2
 800b1e8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b1ea:	f107 030c 	add.w	r3, r7, #12
 800b1ee:	4619      	mov	r1, r3
 800b1f0:	480b      	ldr	r0, [pc, #44]	@ (800b220 <tcpip_thread+0x58>)
 800b1f2:	f7ff ffb3 	bl	800b15c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d106      	bne.n	800b20a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b1fc:	4b09      	ldr	r3, [pc, #36]	@ (800b224 <tcpip_thread+0x5c>)
 800b1fe:	2291      	movs	r2, #145	@ 0x91
 800b200:	4909      	ldr	r1, [pc, #36]	@ (800b228 <tcpip_thread+0x60>)
 800b202:	480a      	ldr	r0, [pc, #40]	@ (800b22c <tcpip_thread+0x64>)
 800b204:	f00b f8c0 	bl	8016388 <iprintf>
      continue;
 800b208:	e003      	b.n	800b212 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	4618      	mov	r0, r3
 800b20e:	f000 f80f 	bl	800b230 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b212:	e7ea      	b.n	800b1ea <tcpip_thread+0x22>
 800b214:	2000e970 	.word	0x2000e970
 800b218:	2000e964 	.word	0x2000e964
 800b21c:	2000e968 	.word	0x2000e968
 800b220:	2000e96c 	.word	0x2000e96c
 800b224:	080188dc 	.word	0x080188dc
 800b228:	0801890c 	.word	0x0801890c
 800b22c:	0801892c 	.word	0x0801892c

0800b230 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b082      	sub	sp, #8
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	2b02      	cmp	r3, #2
 800b23e:	d026      	beq.n	800b28e <tcpip_thread_handle_msg+0x5e>
 800b240:	2b02      	cmp	r3, #2
 800b242:	dc2b      	bgt.n	800b29c <tcpip_thread_handle_msg+0x6c>
 800b244:	2b00      	cmp	r3, #0
 800b246:	d002      	beq.n	800b24e <tcpip_thread_handle_msg+0x1e>
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d015      	beq.n	800b278 <tcpip_thread_handle_msg+0x48>
 800b24c:	e026      	b.n	800b29c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	6850      	ldr	r0, [r2, #4]
 800b256:	687a      	ldr	r2, [r7, #4]
 800b258:	6892      	ldr	r2, [r2, #8]
 800b25a:	4611      	mov	r1, r2
 800b25c:	4798      	blx	r3
 800b25e:	4603      	mov	r3, r0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d004      	beq.n	800b26e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	4618      	mov	r0, r3
 800b26a:	f001 fd07 	bl	800cc7c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b26e:	6879      	ldr	r1, [r7, #4]
 800b270:	2009      	movs	r0, #9
 800b272:	f000 fe5f 	bl	800bf34 <memp_free>
      break;
 800b276:	e018      	b.n	800b2aa <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	6892      	ldr	r2, [r2, #8]
 800b280:	4610      	mov	r0, r2
 800b282:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800b284:	6879      	ldr	r1, [r7, #4]
 800b286:	2008      	movs	r0, #8
 800b288:	f000 fe54 	bl	800bf34 <memp_free>
      break;
 800b28c:	e00d      	b.n	800b2aa <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	6892      	ldr	r2, [r2, #8]
 800b296:	4610      	mov	r0, r2
 800b298:	4798      	blx	r3
      break;
 800b29a:	e006      	b.n	800b2aa <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b29c:	4b05      	ldr	r3, [pc, #20]	@ (800b2b4 <tcpip_thread_handle_msg+0x84>)
 800b29e:	22cf      	movs	r2, #207	@ 0xcf
 800b2a0:	4905      	ldr	r1, [pc, #20]	@ (800b2b8 <tcpip_thread_handle_msg+0x88>)
 800b2a2:	4806      	ldr	r0, [pc, #24]	@ (800b2bc <tcpip_thread_handle_msg+0x8c>)
 800b2a4:	f00b f870 	bl	8016388 <iprintf>
      break;
 800b2a8:	bf00      	nop
  }
}
 800b2aa:	bf00      	nop
 800b2ac:	3708      	adds	r7, #8
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	080188dc 	.word	0x080188dc
 800b2b8:	0801890c 	.word	0x0801890c
 800b2bc:	0801892c 	.word	0x0801892c

0800b2c0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b086      	sub	sp, #24
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	60f8      	str	r0, [r7, #12]
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b2cc:	481a      	ldr	r0, [pc, #104]	@ (800b338 <tcpip_inpkt+0x78>)
 800b2ce:	f00a fe44 	bl	8015f5a <sys_mbox_valid>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d105      	bne.n	800b2e4 <tcpip_inpkt+0x24>
 800b2d8:	4b18      	ldr	r3, [pc, #96]	@ (800b33c <tcpip_inpkt+0x7c>)
 800b2da:	22fc      	movs	r2, #252	@ 0xfc
 800b2dc:	4918      	ldr	r1, [pc, #96]	@ (800b340 <tcpip_inpkt+0x80>)
 800b2de:	4819      	ldr	r0, [pc, #100]	@ (800b344 <tcpip_inpkt+0x84>)
 800b2e0:	f00b f852 	bl	8016388 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800b2e4:	2009      	movs	r0, #9
 800b2e6:	f000 fdaf 	bl	800be48 <memp_malloc>
 800b2ea:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d102      	bne.n	800b2f8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800b2f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b2f6:	e01a      	b.n	800b32e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b310:	6979      	ldr	r1, [r7, #20]
 800b312:	4809      	ldr	r0, [pc, #36]	@ (800b338 <tcpip_inpkt+0x78>)
 800b314:	f00a fdc8 	bl	8015ea8 <sys_mbox_trypost>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d006      	beq.n	800b32c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b31e:	6979      	ldr	r1, [r7, #20]
 800b320:	2009      	movs	r0, #9
 800b322:	f000 fe07 	bl	800bf34 <memp_free>
    return ERR_MEM;
 800b326:	f04f 33ff 	mov.w	r3, #4294967295
 800b32a:	e000      	b.n	800b32e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800b32c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3718      	adds	r7, #24
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	2000e96c 	.word	0x2000e96c
 800b33c:	080188dc 	.word	0x080188dc
 800b340:	08018954 	.word	0x08018954
 800b344:	0801892c 	.word	0x0801892c

0800b348 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b358:	f003 0318 	and.w	r3, r3, #24
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d006      	beq.n	800b36e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800b360:	4a08      	ldr	r2, [pc, #32]	@ (800b384 <tcpip_input+0x3c>)
 800b362:	6839      	ldr	r1, [r7, #0]
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7ff ffab 	bl	800b2c0 <tcpip_inpkt>
 800b36a:	4603      	mov	r3, r0
 800b36c:	e005      	b.n	800b37a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800b36e:	4a06      	ldr	r2, [pc, #24]	@ (800b388 <tcpip_input+0x40>)
 800b370:	6839      	ldr	r1, [r7, #0]
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f7ff ffa4 	bl	800b2c0 <tcpip_inpkt>
 800b378:	4603      	mov	r3, r0
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	08015cb9 	.word	0x08015cb9
 800b388:	08014bc1 	.word	0x08014bc1

0800b38c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
 800b394:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b396:	4819      	ldr	r0, [pc, #100]	@ (800b3fc <tcpip_try_callback+0x70>)
 800b398:	f00a fddf 	bl	8015f5a <sys_mbox_valid>
 800b39c:	4603      	mov	r3, r0
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d106      	bne.n	800b3b0 <tcpip_try_callback+0x24>
 800b3a2:	4b17      	ldr	r3, [pc, #92]	@ (800b400 <tcpip_try_callback+0x74>)
 800b3a4:	f240 125d 	movw	r2, #349	@ 0x15d
 800b3a8:	4916      	ldr	r1, [pc, #88]	@ (800b404 <tcpip_try_callback+0x78>)
 800b3aa:	4817      	ldr	r0, [pc, #92]	@ (800b408 <tcpip_try_callback+0x7c>)
 800b3ac:	f00a ffec 	bl	8016388 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b3b0:	2008      	movs	r0, #8
 800b3b2:	f000 fd49 	bl	800be48 <memp_malloc>
 800b3b6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d102      	bne.n	800b3c4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800b3be:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c2:	e017      	b.n	800b3f4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	683a      	ldr	r2, [r7, #0]
 800b3d4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b3d6:	68f9      	ldr	r1, [r7, #12]
 800b3d8:	4808      	ldr	r0, [pc, #32]	@ (800b3fc <tcpip_try_callback+0x70>)
 800b3da:	f00a fd65 	bl	8015ea8 <sys_mbox_trypost>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d006      	beq.n	800b3f2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800b3e4:	68f9      	ldr	r1, [r7, #12]
 800b3e6:	2008      	movs	r0, #8
 800b3e8:	f000 fda4 	bl	800bf34 <memp_free>
    return ERR_MEM;
 800b3ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b3f0:	e000      	b.n	800b3f4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800b3f2:	2300      	movs	r3, #0
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3710      	adds	r7, #16
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}
 800b3fc:	2000e96c 	.word	0x2000e96c
 800b400:	080188dc 	.word	0x080188dc
 800b404:	08018954 	.word	0x08018954
 800b408:	0801892c 	.word	0x0801892c

0800b40c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af02      	add	r7, sp, #8
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
  lwip_init();
 800b416:	f000 f872 	bl	800b4fe <lwip_init>

  tcpip_init_done = initfunc;
 800b41a:	4a17      	ldr	r2, [pc, #92]	@ (800b478 <tcpip_init+0x6c>)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800b420:	4a16      	ldr	r2, [pc, #88]	@ (800b47c <tcpip_init+0x70>)
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800b426:	2106      	movs	r1, #6
 800b428:	4815      	ldr	r0, [pc, #84]	@ (800b480 <tcpip_init+0x74>)
 800b42a:	f00a fd1b 	bl	8015e64 <sys_mbox_new>
 800b42e:	4603      	mov	r3, r0
 800b430:	2b00      	cmp	r3, #0
 800b432:	d006      	beq.n	800b442 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800b434:	4b13      	ldr	r3, [pc, #76]	@ (800b484 <tcpip_init+0x78>)
 800b436:	f240 2261 	movw	r2, #609	@ 0x261
 800b43a:	4913      	ldr	r1, [pc, #76]	@ (800b488 <tcpip_init+0x7c>)
 800b43c:	4813      	ldr	r0, [pc, #76]	@ (800b48c <tcpip_init+0x80>)
 800b43e:	f00a ffa3 	bl	8016388 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800b442:	4813      	ldr	r0, [pc, #76]	@ (800b490 <tcpip_init+0x84>)
 800b444:	f00a fda8 	bl	8015f98 <sys_mutex_new>
 800b448:	4603      	mov	r3, r0
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d006      	beq.n	800b45c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800b44e:	4b0d      	ldr	r3, [pc, #52]	@ (800b484 <tcpip_init+0x78>)
 800b450:	f240 2265 	movw	r2, #613	@ 0x265
 800b454:	490f      	ldr	r1, [pc, #60]	@ (800b494 <tcpip_init+0x88>)
 800b456:	480d      	ldr	r0, [pc, #52]	@ (800b48c <tcpip_init+0x80>)
 800b458:	f00a ff96 	bl	8016388 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800b45c:	2300      	movs	r3, #0
 800b45e:	9300      	str	r3, [sp, #0]
 800b460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b464:	2200      	movs	r2, #0
 800b466:	490c      	ldr	r1, [pc, #48]	@ (800b498 <tcpip_init+0x8c>)
 800b468:	480c      	ldr	r0, [pc, #48]	@ (800b49c <tcpip_init+0x90>)
 800b46a:	f00a fdcd 	bl	8016008 <sys_thread_new>
}
 800b46e:	bf00      	nop
 800b470:	3708      	adds	r7, #8
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
 800b476:	bf00      	nop
 800b478:	2000e964 	.word	0x2000e964
 800b47c:	2000e968 	.word	0x2000e968
 800b480:	2000e96c 	.word	0x2000e96c
 800b484:	080188dc 	.word	0x080188dc
 800b488:	08018964 	.word	0x08018964
 800b48c:	0801892c 	.word	0x0801892c
 800b490:	2000e970 	.word	0x2000e970
 800b494:	08018988 	.word	0x08018988
 800b498:	0800b1c9 	.word	0x0800b1c9
 800b49c:	080189ac 	.word	0x080189ac

0800b4a0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b4aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b4ae:	021b      	lsls	r3, r3, #8
 800b4b0:	b21a      	sxth	r2, r3
 800b4b2:	88fb      	ldrh	r3, [r7, #6]
 800b4b4:	0a1b      	lsrs	r3, r3, #8
 800b4b6:	b29b      	uxth	r3, r3
 800b4b8:	b21b      	sxth	r3, r3
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	b21b      	sxth	r3, r3
 800b4be:	b29b      	uxth	r3, r3
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	370c      	adds	r7, #12
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr

0800b4cc <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	061a      	lsls	r2, r3, #24
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	021b      	lsls	r3, r3, #8
 800b4dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b4e0:	431a      	orrs	r2, r3
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	0a1b      	lsrs	r3, r3, #8
 800b4e6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b4ea:	431a      	orrs	r2, r3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	0e1b      	lsrs	r3, r3, #24
 800b4f0:	4313      	orrs	r3, r2
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	370c      	adds	r7, #12
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fc:	4770      	bx	lr

0800b4fe <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b4fe:	b580      	push	{r7, lr}
 800b500:	b082      	sub	sp, #8
 800b502:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b504:	2300      	movs	r3, #0
 800b506:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b508:	f00a fd38 	bl	8015f7c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b50c:	f000 f8d4 	bl	800b6b8 <mem_init>
  memp_init();
 800b510:	f000 fc2c 	bl	800bd6c <memp_init>
  pbuf_init();
  netif_init();
 800b514:	f000 fd38 	bl	800bf88 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b518:	f008 f824 	bl	8013564 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b51c:	f001 fe58 	bl	800d1d0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b520:	f007 ff66 	bl	80133f0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b524:	bf00      	nop
 800b526:	3708      	adds	r7, #8
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b52c:	b480      	push	{r7}
 800b52e:	b083      	sub	sp, #12
 800b530:	af00      	add	r7, sp, #0
 800b532:	4603      	mov	r3, r0
 800b534:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b536:	4b05      	ldr	r3, [pc, #20]	@ (800b54c <ptr_to_mem+0x20>)
 800b538:	681a      	ldr	r2, [r3, #0]
 800b53a:	88fb      	ldrh	r3, [r7, #6]
 800b53c:	4413      	add	r3, r2
}
 800b53e:	4618      	mov	r0, r3
 800b540:	370c      	adds	r7, #12
 800b542:	46bd      	mov	sp, r7
 800b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b548:	4770      	bx	lr
 800b54a:	bf00      	nop
 800b54c:	2000e98c 	.word	0x2000e98c

0800b550 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b550:	b480      	push	{r7}
 800b552:	b083      	sub	sp, #12
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b558:	4b05      	ldr	r3, [pc, #20]	@ (800b570 <mem_to_ptr+0x20>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	1ad3      	subs	r3, r2, r3
 800b560:	b29b      	uxth	r3, r3
}
 800b562:	4618      	mov	r0, r3
 800b564:	370c      	adds	r7, #12
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	2000e98c 	.word	0x2000e98c

0800b574 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b574:	b590      	push	{r4, r7, lr}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b57c:	4b45      	ldr	r3, [pc, #276]	@ (800b694 <plug_holes+0x120>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	687a      	ldr	r2, [r7, #4]
 800b582:	429a      	cmp	r2, r3
 800b584:	d206      	bcs.n	800b594 <plug_holes+0x20>
 800b586:	4b44      	ldr	r3, [pc, #272]	@ (800b698 <plug_holes+0x124>)
 800b588:	f240 12df 	movw	r2, #479	@ 0x1df
 800b58c:	4943      	ldr	r1, [pc, #268]	@ (800b69c <plug_holes+0x128>)
 800b58e:	4844      	ldr	r0, [pc, #272]	@ (800b6a0 <plug_holes+0x12c>)
 800b590:	f00a fefa 	bl	8016388 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b594:	4b43      	ldr	r3, [pc, #268]	@ (800b6a4 <plug_holes+0x130>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	687a      	ldr	r2, [r7, #4]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d306      	bcc.n	800b5ac <plug_holes+0x38>
 800b59e:	4b3e      	ldr	r3, [pc, #248]	@ (800b698 <plug_holes+0x124>)
 800b5a0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b5a4:	4940      	ldr	r1, [pc, #256]	@ (800b6a8 <plug_holes+0x134>)
 800b5a6:	483e      	ldr	r0, [pc, #248]	@ (800b6a0 <plug_holes+0x12c>)
 800b5a8:	f00a feee 	bl	8016388 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	791b      	ldrb	r3, [r3, #4]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d006      	beq.n	800b5c2 <plug_holes+0x4e>
 800b5b4:	4b38      	ldr	r3, [pc, #224]	@ (800b698 <plug_holes+0x124>)
 800b5b6:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b5ba:	493c      	ldr	r1, [pc, #240]	@ (800b6ac <plug_holes+0x138>)
 800b5bc:	4838      	ldr	r0, [pc, #224]	@ (800b6a0 <plug_holes+0x12c>)
 800b5be:	f00a fee3 	bl	8016388 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	881b      	ldrh	r3, [r3, #0]
 800b5c6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b5ca:	d906      	bls.n	800b5da <plug_holes+0x66>
 800b5cc:	4b32      	ldr	r3, [pc, #200]	@ (800b698 <plug_holes+0x124>)
 800b5ce:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b5d2:	4937      	ldr	r1, [pc, #220]	@ (800b6b0 <plug_holes+0x13c>)
 800b5d4:	4832      	ldr	r0, [pc, #200]	@ (800b6a0 <plug_holes+0x12c>)
 800b5d6:	f00a fed7 	bl	8016388 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	881b      	ldrh	r3, [r3, #0]
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f7ff ffa4 	bl	800b52c <ptr_to_mem>
 800b5e4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	d024      	beq.n	800b638 <plug_holes+0xc4>
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	791b      	ldrb	r3, [r3, #4]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d120      	bne.n	800b638 <plug_holes+0xc4>
 800b5f6:	4b2b      	ldr	r3, [pc, #172]	@ (800b6a4 <plug_holes+0x130>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	68fa      	ldr	r2, [r7, #12]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d01b      	beq.n	800b638 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b600:	4b2c      	ldr	r3, [pc, #176]	@ (800b6b4 <plug_holes+0x140>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	68fa      	ldr	r2, [r7, #12]
 800b606:	429a      	cmp	r2, r3
 800b608:	d102      	bne.n	800b610 <plug_holes+0x9c>
      lfree = mem;
 800b60a:	4a2a      	ldr	r2, [pc, #168]	@ (800b6b4 <plug_holes+0x140>)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	881a      	ldrh	r2, [r3, #0]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	881b      	ldrh	r3, [r3, #0]
 800b61c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b620:	d00a      	beq.n	800b638 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	881b      	ldrh	r3, [r3, #0]
 800b626:	4618      	mov	r0, r3
 800b628:	f7ff ff80 	bl	800b52c <ptr_to_mem>
 800b62c:	4604      	mov	r4, r0
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7ff ff8e 	bl	800b550 <mem_to_ptr>
 800b634:	4603      	mov	r3, r0
 800b636:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	885b      	ldrh	r3, [r3, #2]
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7ff ff75 	bl	800b52c <ptr_to_mem>
 800b642:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b644:	68ba      	ldr	r2, [r7, #8]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d01f      	beq.n	800b68c <plug_holes+0x118>
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	791b      	ldrb	r3, [r3, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d11b      	bne.n	800b68c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b654:	4b17      	ldr	r3, [pc, #92]	@ (800b6b4 <plug_holes+0x140>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d102      	bne.n	800b664 <plug_holes+0xf0>
      lfree = pmem;
 800b65e:	4a15      	ldr	r2, [pc, #84]	@ (800b6b4 <plug_holes+0x140>)
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	881a      	ldrh	r2, [r3, #0]
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	881b      	ldrh	r3, [r3, #0]
 800b670:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b674:	d00a      	beq.n	800b68c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	881b      	ldrh	r3, [r3, #0]
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7ff ff56 	bl	800b52c <ptr_to_mem>
 800b680:	4604      	mov	r4, r0
 800b682:	68b8      	ldr	r0, [r7, #8]
 800b684:	f7ff ff64 	bl	800b550 <mem_to_ptr>
 800b688:	4603      	mov	r3, r0
 800b68a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800b68c:	bf00      	nop
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	bd90      	pop	{r4, r7, pc}
 800b694:	2000e98c 	.word	0x2000e98c
 800b698:	080189bc 	.word	0x080189bc
 800b69c:	080189ec 	.word	0x080189ec
 800b6a0:	08018a04 	.word	0x08018a04
 800b6a4:	2000e990 	.word	0x2000e990
 800b6a8:	08018a2c 	.word	0x08018a2c
 800b6ac:	08018a48 	.word	0x08018a48
 800b6b0:	08018a64 	.word	0x08018a64
 800b6b4:	2000e998 	.word	0x2000e998

0800b6b8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b6be:	4b1d      	ldr	r3, [pc, #116]	@ (800b734 <mem_init+0x7c>)
 800b6c0:	4a1d      	ldr	r2, [pc, #116]	@ (800b738 <mem_init+0x80>)
 800b6c2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b6c4:	4b1b      	ldr	r3, [pc, #108]	@ (800b734 <mem_init+0x7c>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b6d0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b6de:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800b6e2:	f7ff ff23 	bl	800b52c <ptr_to_mem>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	4a14      	ldr	r2, [pc, #80]	@ (800b73c <mem_init+0x84>)
 800b6ea:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b6ec:	4b13      	ldr	r3, [pc, #76]	@ (800b73c <mem_init+0x84>)
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b6f4:	4b11      	ldr	r3, [pc, #68]	@ (800b73c <mem_init+0x84>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b6fc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800b73c <mem_init+0x84>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b706:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b708:	4b0a      	ldr	r3, [pc, #40]	@ (800b734 <mem_init+0x7c>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4a0c      	ldr	r2, [pc, #48]	@ (800b740 <mem_init+0x88>)
 800b70e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b710:	480c      	ldr	r0, [pc, #48]	@ (800b744 <mem_init+0x8c>)
 800b712:	f00a fc41 	bl	8015f98 <sys_mutex_new>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d006      	beq.n	800b72a <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b71c:	4b0a      	ldr	r3, [pc, #40]	@ (800b748 <mem_init+0x90>)
 800b71e:	f240 221f 	movw	r2, #543	@ 0x21f
 800b722:	490a      	ldr	r1, [pc, #40]	@ (800b74c <mem_init+0x94>)
 800b724:	480a      	ldr	r0, [pc, #40]	@ (800b750 <mem_init+0x98>)
 800b726:	f00a fe2f 	bl	8016388 <iprintf>
  }
}
 800b72a:	bf00      	nop
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	2000e98c 	.word	0x2000e98c
 800b738:	20048000 	.word	0x20048000
 800b73c:	2000e990 	.word	0x2000e990
 800b740:	2000e998 	.word	0x2000e998
 800b744:	2000e994 	.word	0x2000e994
 800b748:	080189bc 	.word	0x080189bc
 800b74c:	08018a90 	.word	0x08018a90
 800b750:	08018a04 	.word	0x08018a04

0800b754 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b086      	sub	sp, #24
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f7ff fef7 	bl	800b550 <mem_to_ptr>
 800b762:	4603      	mov	r3, r0
 800b764:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	881b      	ldrh	r3, [r3, #0]
 800b76a:	4618      	mov	r0, r3
 800b76c:	f7ff fede 	bl	800b52c <ptr_to_mem>
 800b770:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	885b      	ldrh	r3, [r3, #2]
 800b776:	4618      	mov	r0, r3
 800b778:	f7ff fed8 	bl	800b52c <ptr_to_mem>
 800b77c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b786:	d818      	bhi.n	800b7ba <mem_link_valid+0x66>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	885b      	ldrh	r3, [r3, #2]
 800b78c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b790:	d813      	bhi.n	800b7ba <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b796:	8afa      	ldrh	r2, [r7, #22]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d004      	beq.n	800b7a6 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	881b      	ldrh	r3, [r3, #0]
 800b7a0:	8afa      	ldrh	r2, [r7, #22]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d109      	bne.n	800b7ba <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b7a6:	4b08      	ldr	r3, [pc, #32]	@ (800b7c8 <mem_link_valid+0x74>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b7aa:	693a      	ldr	r2, [r7, #16]
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d006      	beq.n	800b7be <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	885b      	ldrh	r3, [r3, #2]
 800b7b4:	8afa      	ldrh	r2, [r7, #22]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	d001      	beq.n	800b7be <mem_link_valid+0x6a>
    return 0;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	e000      	b.n	800b7c0 <mem_link_valid+0x6c>
  }
  return 1;
 800b7be:	2301      	movs	r3, #1
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	2000e990 	.word	0x2000e990

0800b7cc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b088      	sub	sp, #32
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d070      	beq.n	800b8bc <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f003 0303 	and.w	r3, r3, #3
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d00d      	beq.n	800b800 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b7e4:	4b37      	ldr	r3, [pc, #220]	@ (800b8c4 <mem_free+0xf8>)
 800b7e6:	f240 2273 	movw	r2, #627	@ 0x273
 800b7ea:	4937      	ldr	r1, [pc, #220]	@ (800b8c8 <mem_free+0xfc>)
 800b7ec:	4837      	ldr	r0, [pc, #220]	@ (800b8cc <mem_free+0x100>)
 800b7ee:	f00a fdcb 	bl	8016388 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b7f2:	f00a fc2f 	bl	8016054 <sys_arch_protect>
 800b7f6:	60f8      	str	r0, [r7, #12]
 800b7f8:	68f8      	ldr	r0, [r7, #12]
 800b7fa:	f00a fc39 	bl	8016070 <sys_arch_unprotect>
    return;
 800b7fe:	e05e      	b.n	800b8be <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	3b08      	subs	r3, #8
 800b804:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b806:	4b32      	ldr	r3, [pc, #200]	@ (800b8d0 <mem_free+0x104>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	69fa      	ldr	r2, [r7, #28]
 800b80c:	429a      	cmp	r2, r3
 800b80e:	d306      	bcc.n	800b81e <mem_free+0x52>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f103 020c 	add.w	r2, r3, #12
 800b816:	4b2f      	ldr	r3, [pc, #188]	@ (800b8d4 <mem_free+0x108>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d90d      	bls.n	800b83a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b81e:	4b29      	ldr	r3, [pc, #164]	@ (800b8c4 <mem_free+0xf8>)
 800b820:	f240 227f 	movw	r2, #639	@ 0x27f
 800b824:	492c      	ldr	r1, [pc, #176]	@ (800b8d8 <mem_free+0x10c>)
 800b826:	4829      	ldr	r0, [pc, #164]	@ (800b8cc <mem_free+0x100>)
 800b828:	f00a fdae 	bl	8016388 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b82c:	f00a fc12 	bl	8016054 <sys_arch_protect>
 800b830:	6138      	str	r0, [r7, #16]
 800b832:	6938      	ldr	r0, [r7, #16]
 800b834:	f00a fc1c 	bl	8016070 <sys_arch_unprotect>
    return;
 800b838:	e041      	b.n	800b8be <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b83a:	4828      	ldr	r0, [pc, #160]	@ (800b8dc <mem_free+0x110>)
 800b83c:	f00a fbc8 	bl	8015fd0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	791b      	ldrb	r3, [r3, #4]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d110      	bne.n	800b86a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b848:	4b1e      	ldr	r3, [pc, #120]	@ (800b8c4 <mem_free+0xf8>)
 800b84a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b84e:	4924      	ldr	r1, [pc, #144]	@ (800b8e0 <mem_free+0x114>)
 800b850:	481e      	ldr	r0, [pc, #120]	@ (800b8cc <mem_free+0x100>)
 800b852:	f00a fd99 	bl	8016388 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b856:	4821      	ldr	r0, [pc, #132]	@ (800b8dc <mem_free+0x110>)
 800b858:	f00a fbc9 	bl	8015fee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b85c:	f00a fbfa 	bl	8016054 <sys_arch_protect>
 800b860:	6178      	str	r0, [r7, #20]
 800b862:	6978      	ldr	r0, [r7, #20]
 800b864:	f00a fc04 	bl	8016070 <sys_arch_unprotect>
    return;
 800b868:	e029      	b.n	800b8be <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800b86a:	69f8      	ldr	r0, [r7, #28]
 800b86c:	f7ff ff72 	bl	800b754 <mem_link_valid>
 800b870:	4603      	mov	r3, r0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d110      	bne.n	800b898 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b876:	4b13      	ldr	r3, [pc, #76]	@ (800b8c4 <mem_free+0xf8>)
 800b878:	f240 2295 	movw	r2, #661	@ 0x295
 800b87c:	4919      	ldr	r1, [pc, #100]	@ (800b8e4 <mem_free+0x118>)
 800b87e:	4813      	ldr	r0, [pc, #76]	@ (800b8cc <mem_free+0x100>)
 800b880:	f00a fd82 	bl	8016388 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b884:	4815      	ldr	r0, [pc, #84]	@ (800b8dc <mem_free+0x110>)
 800b886:	f00a fbb2 	bl	8015fee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b88a:	f00a fbe3 	bl	8016054 <sys_arch_protect>
 800b88e:	61b8      	str	r0, [r7, #24]
 800b890:	69b8      	ldr	r0, [r7, #24]
 800b892:	f00a fbed 	bl	8016070 <sys_arch_unprotect>
    return;
 800b896:	e012      	b.n	800b8be <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b898:	69fb      	ldr	r3, [r7, #28]
 800b89a:	2200      	movs	r2, #0
 800b89c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b89e:	4b12      	ldr	r3, [pc, #72]	@ (800b8e8 <mem_free+0x11c>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	69fa      	ldr	r2, [r7, #28]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d202      	bcs.n	800b8ae <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b8a8:	4a0f      	ldr	r2, [pc, #60]	@ (800b8e8 <mem_free+0x11c>)
 800b8aa:	69fb      	ldr	r3, [r7, #28]
 800b8ac:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b8ae:	69f8      	ldr	r0, [r7, #28]
 800b8b0:	f7ff fe60 	bl	800b574 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b8b4:	4809      	ldr	r0, [pc, #36]	@ (800b8dc <mem_free+0x110>)
 800b8b6:	f00a fb9a 	bl	8015fee <sys_mutex_unlock>
 800b8ba:	e000      	b.n	800b8be <mem_free+0xf2>
    return;
 800b8bc:	bf00      	nop
}
 800b8be:	3720      	adds	r7, #32
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}
 800b8c4:	080189bc 	.word	0x080189bc
 800b8c8:	08018aac 	.word	0x08018aac
 800b8cc:	08018a04 	.word	0x08018a04
 800b8d0:	2000e98c 	.word	0x2000e98c
 800b8d4:	2000e990 	.word	0x2000e990
 800b8d8:	08018ad0 	.word	0x08018ad0
 800b8dc:	2000e994 	.word	0x2000e994
 800b8e0:	08018aec 	.word	0x08018aec
 800b8e4:	08018b14 	.word	0x08018b14
 800b8e8:	2000e998 	.word	0x2000e998

0800b8ec <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b088      	sub	sp, #32
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b8f8:	887b      	ldrh	r3, [r7, #2]
 800b8fa:	3303      	adds	r3, #3
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	f023 0303 	bic.w	r3, r3, #3
 800b902:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800b904:	8bfb      	ldrh	r3, [r7, #30]
 800b906:	2b0b      	cmp	r3, #11
 800b908:	d801      	bhi.n	800b90e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b90a:	230c      	movs	r3, #12
 800b90c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b90e:	8bfb      	ldrh	r3, [r7, #30]
 800b910:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b914:	d803      	bhi.n	800b91e <mem_trim+0x32>
 800b916:	8bfa      	ldrh	r2, [r7, #30]
 800b918:	887b      	ldrh	r3, [r7, #2]
 800b91a:	429a      	cmp	r2, r3
 800b91c:	d201      	bcs.n	800b922 <mem_trim+0x36>
    return NULL;
 800b91e:	2300      	movs	r3, #0
 800b920:	e0d8      	b.n	800bad4 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b922:	4b6e      	ldr	r3, [pc, #440]	@ (800badc <mem_trim+0x1f0>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	429a      	cmp	r2, r3
 800b92a:	d304      	bcc.n	800b936 <mem_trim+0x4a>
 800b92c:	4b6c      	ldr	r3, [pc, #432]	@ (800bae0 <mem_trim+0x1f4>)
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	687a      	ldr	r2, [r7, #4]
 800b932:	429a      	cmp	r2, r3
 800b934:	d306      	bcc.n	800b944 <mem_trim+0x58>
 800b936:	4b6b      	ldr	r3, [pc, #428]	@ (800bae4 <mem_trim+0x1f8>)
 800b938:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b93c:	496a      	ldr	r1, [pc, #424]	@ (800bae8 <mem_trim+0x1fc>)
 800b93e:	486b      	ldr	r0, [pc, #428]	@ (800baec <mem_trim+0x200>)
 800b940:	f00a fd22 	bl	8016388 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b944:	4b65      	ldr	r3, [pc, #404]	@ (800badc <mem_trim+0x1f0>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d304      	bcc.n	800b958 <mem_trim+0x6c>
 800b94e:	4b64      	ldr	r3, [pc, #400]	@ (800bae0 <mem_trim+0x1f4>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	429a      	cmp	r2, r3
 800b956:	d307      	bcc.n	800b968 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b958:	f00a fb7c 	bl	8016054 <sys_arch_protect>
 800b95c:	60b8      	str	r0, [r7, #8]
 800b95e:	68b8      	ldr	r0, [r7, #8]
 800b960:	f00a fb86 	bl	8016070 <sys_arch_unprotect>
    return rmem;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	e0b5      	b.n	800bad4 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	3b08      	subs	r3, #8
 800b96c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b96e:	69b8      	ldr	r0, [r7, #24]
 800b970:	f7ff fdee 	bl	800b550 <mem_to_ptr>
 800b974:	4603      	mov	r3, r0
 800b976:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	881a      	ldrh	r2, [r3, #0]
 800b97c:	8afb      	ldrh	r3, [r7, #22]
 800b97e:	1ad3      	subs	r3, r2, r3
 800b980:	b29b      	uxth	r3, r3
 800b982:	3b08      	subs	r3, #8
 800b984:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b986:	8bfa      	ldrh	r2, [r7, #30]
 800b988:	8abb      	ldrh	r3, [r7, #20]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d906      	bls.n	800b99c <mem_trim+0xb0>
 800b98e:	4b55      	ldr	r3, [pc, #340]	@ (800bae4 <mem_trim+0x1f8>)
 800b990:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b994:	4956      	ldr	r1, [pc, #344]	@ (800baf0 <mem_trim+0x204>)
 800b996:	4855      	ldr	r0, [pc, #340]	@ (800baec <mem_trim+0x200>)
 800b998:	f00a fcf6 	bl	8016388 <iprintf>
  if (newsize > size) {
 800b99c:	8bfa      	ldrh	r2, [r7, #30]
 800b99e:	8abb      	ldrh	r3, [r7, #20]
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d901      	bls.n	800b9a8 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	e095      	b.n	800bad4 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800b9a8:	8bfa      	ldrh	r2, [r7, #30]
 800b9aa:	8abb      	ldrh	r3, [r7, #20]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d101      	bne.n	800b9b4 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	e08f      	b.n	800bad4 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b9b4:	484f      	ldr	r0, [pc, #316]	@ (800baf4 <mem_trim+0x208>)
 800b9b6:	f00a fb0b 	bl	8015fd0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800b9ba:	69bb      	ldr	r3, [r7, #24]
 800b9bc:	881b      	ldrh	r3, [r3, #0]
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7ff fdb4 	bl	800b52c <ptr_to_mem>
 800b9c4:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	791b      	ldrb	r3, [r3, #4]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d13f      	bne.n	800ba4e <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b9ce:	69bb      	ldr	r3, [r7, #24]
 800b9d0:	881b      	ldrh	r3, [r3, #0]
 800b9d2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b9d6:	d106      	bne.n	800b9e6 <mem_trim+0xfa>
 800b9d8:	4b42      	ldr	r3, [pc, #264]	@ (800bae4 <mem_trim+0x1f8>)
 800b9da:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b9de:	4946      	ldr	r1, [pc, #280]	@ (800baf8 <mem_trim+0x20c>)
 800b9e0:	4842      	ldr	r0, [pc, #264]	@ (800baec <mem_trim+0x200>)
 800b9e2:	f00a fcd1 	bl	8016388 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	881b      	ldrh	r3, [r3, #0]
 800b9ea:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b9ec:	8afa      	ldrh	r2, [r7, #22]
 800b9ee:	8bfb      	ldrh	r3, [r7, #30]
 800b9f0:	4413      	add	r3, r2
 800b9f2:	b29b      	uxth	r3, r3
 800b9f4:	3308      	adds	r3, #8
 800b9f6:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800b9f8:	4b40      	ldr	r3, [pc, #256]	@ (800bafc <mem_trim+0x210>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	693a      	ldr	r2, [r7, #16]
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d106      	bne.n	800ba10 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ba02:	89fb      	ldrh	r3, [r7, #14]
 800ba04:	4618      	mov	r0, r3
 800ba06:	f7ff fd91 	bl	800b52c <ptr_to_mem>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	4a3b      	ldr	r2, [pc, #236]	@ (800bafc <mem_trim+0x210>)
 800ba0e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ba10:	89fb      	ldrh	r3, [r7, #14]
 800ba12:	4618      	mov	r0, r3
 800ba14:	f7ff fd8a 	bl	800b52c <ptr_to_mem>
 800ba18:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	89ba      	ldrh	r2, [r7, #12]
 800ba24:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	8afa      	ldrh	r2, [r7, #22]
 800ba2a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ba2c:	69bb      	ldr	r3, [r7, #24]
 800ba2e:	89fa      	ldrh	r2, [r7, #14]
 800ba30:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	881b      	ldrh	r3, [r3, #0]
 800ba36:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ba3a:	d047      	beq.n	800bacc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	881b      	ldrh	r3, [r3, #0]
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7ff fd73 	bl	800b52c <ptr_to_mem>
 800ba46:	4602      	mov	r2, r0
 800ba48:	89fb      	ldrh	r3, [r7, #14]
 800ba4a:	8053      	strh	r3, [r2, #2]
 800ba4c:	e03e      	b.n	800bacc <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ba4e:	8bfb      	ldrh	r3, [r7, #30]
 800ba50:	f103 0214 	add.w	r2, r3, #20
 800ba54:	8abb      	ldrh	r3, [r7, #20]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d838      	bhi.n	800bacc <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ba5a:	8afa      	ldrh	r2, [r7, #22]
 800ba5c:	8bfb      	ldrh	r3, [r7, #30]
 800ba5e:	4413      	add	r3, r2
 800ba60:	b29b      	uxth	r3, r3
 800ba62:	3308      	adds	r3, #8
 800ba64:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	881b      	ldrh	r3, [r3, #0]
 800ba6a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ba6e:	d106      	bne.n	800ba7e <mem_trim+0x192>
 800ba70:	4b1c      	ldr	r3, [pc, #112]	@ (800bae4 <mem_trim+0x1f8>)
 800ba72:	f240 3216 	movw	r2, #790	@ 0x316
 800ba76:	4920      	ldr	r1, [pc, #128]	@ (800baf8 <mem_trim+0x20c>)
 800ba78:	481c      	ldr	r0, [pc, #112]	@ (800baec <mem_trim+0x200>)
 800ba7a:	f00a fc85 	bl	8016388 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ba7e:	89fb      	ldrh	r3, [r7, #14]
 800ba80:	4618      	mov	r0, r3
 800ba82:	f7ff fd53 	bl	800b52c <ptr_to_mem>
 800ba86:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ba88:	4b1c      	ldr	r3, [pc, #112]	@ (800bafc <mem_trim+0x210>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	693a      	ldr	r2, [r7, #16]
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d202      	bcs.n	800ba98 <mem_trim+0x1ac>
      lfree = mem2;
 800ba92:	4a1a      	ldr	r2, [pc, #104]	@ (800bafc <mem_trim+0x210>)
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ba9e:	69bb      	ldr	r3, [r7, #24]
 800baa0:	881a      	ldrh	r2, [r3, #0]
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	8afa      	ldrh	r2, [r7, #22]
 800baaa:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800baac:	69bb      	ldr	r3, [r7, #24]
 800baae:	89fa      	ldrh	r2, [r7, #14]
 800bab0:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	881b      	ldrh	r3, [r3, #0]
 800bab6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800baba:	d007      	beq.n	800bacc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	4618      	mov	r0, r3
 800bac2:	f7ff fd33 	bl	800b52c <ptr_to_mem>
 800bac6:	4602      	mov	r2, r0
 800bac8:	89fb      	ldrh	r3, [r7, #14]
 800baca:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800bacc:	4809      	ldr	r0, [pc, #36]	@ (800baf4 <mem_trim+0x208>)
 800bace:	f00a fa8e 	bl	8015fee <sys_mutex_unlock>
  return rmem;
 800bad2:	687b      	ldr	r3, [r7, #4]
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3720      	adds	r7, #32
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	2000e98c 	.word	0x2000e98c
 800bae0:	2000e990 	.word	0x2000e990
 800bae4:	080189bc 	.word	0x080189bc
 800bae8:	08018b48 	.word	0x08018b48
 800baec:	08018a04 	.word	0x08018a04
 800baf0:	08018b60 	.word	0x08018b60
 800baf4:	2000e994 	.word	0x2000e994
 800baf8:	08018b80 	.word	0x08018b80
 800bafc:	2000e998 	.word	0x2000e998

0800bb00 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b088      	sub	sp, #32
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	4603      	mov	r3, r0
 800bb08:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800bb0a:	88fb      	ldrh	r3, [r7, #6]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d101      	bne.n	800bb14 <mem_malloc+0x14>
    return NULL;
 800bb10:	2300      	movs	r3, #0
 800bb12:	e0e2      	b.n	800bcda <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800bb14:	88fb      	ldrh	r3, [r7, #6]
 800bb16:	3303      	adds	r3, #3
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	f023 0303 	bic.w	r3, r3, #3
 800bb1e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800bb20:	8bbb      	ldrh	r3, [r7, #28]
 800bb22:	2b0b      	cmp	r3, #11
 800bb24:	d801      	bhi.n	800bb2a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800bb26:	230c      	movs	r3, #12
 800bb28:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800bb2a:	8bbb      	ldrh	r3, [r7, #28]
 800bb2c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bb30:	d803      	bhi.n	800bb3a <mem_malloc+0x3a>
 800bb32:	8bba      	ldrh	r2, [r7, #28]
 800bb34:	88fb      	ldrh	r3, [r7, #6]
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d201      	bcs.n	800bb3e <mem_malloc+0x3e>
    return NULL;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	e0cd      	b.n	800bcda <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800bb3e:	4869      	ldr	r0, [pc, #420]	@ (800bce4 <mem_malloc+0x1e4>)
 800bb40:	f00a fa46 	bl	8015fd0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bb44:	4b68      	ldr	r3, [pc, #416]	@ (800bce8 <mem_malloc+0x1e8>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7ff fd01 	bl	800b550 <mem_to_ptr>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	83fb      	strh	r3, [r7, #30]
 800bb52:	e0b7      	b.n	800bcc4 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800bb54:	8bfb      	ldrh	r3, [r7, #30]
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7ff fce8 	bl	800b52c <ptr_to_mem>
 800bb5c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	791b      	ldrb	r3, [r3, #4]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	f040 80a7 	bne.w	800bcb6 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	881b      	ldrh	r3, [r3, #0]
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	8bfb      	ldrh	r3, [r7, #30]
 800bb70:	1ad3      	subs	r3, r2, r3
 800bb72:	f1a3 0208 	sub.w	r2, r3, #8
 800bb76:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	f0c0 809c 	bcc.w	800bcb6 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	881b      	ldrh	r3, [r3, #0]
 800bb82:	461a      	mov	r2, r3
 800bb84:	8bfb      	ldrh	r3, [r7, #30]
 800bb86:	1ad3      	subs	r3, r2, r3
 800bb88:	f1a3 0208 	sub.w	r2, r3, #8
 800bb8c:	8bbb      	ldrh	r3, [r7, #28]
 800bb8e:	3314      	adds	r3, #20
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d333      	bcc.n	800bbfc <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800bb94:	8bfa      	ldrh	r2, [r7, #30]
 800bb96:	8bbb      	ldrh	r3, [r7, #28]
 800bb98:	4413      	add	r3, r2
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	3308      	adds	r3, #8
 800bb9e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800bba0:	8a7b      	ldrh	r3, [r7, #18]
 800bba2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bba6:	d106      	bne.n	800bbb6 <mem_malloc+0xb6>
 800bba8:	4b50      	ldr	r3, [pc, #320]	@ (800bcec <mem_malloc+0x1ec>)
 800bbaa:	f240 3287 	movw	r2, #903	@ 0x387
 800bbae:	4950      	ldr	r1, [pc, #320]	@ (800bcf0 <mem_malloc+0x1f0>)
 800bbb0:	4850      	ldr	r0, [pc, #320]	@ (800bcf4 <mem_malloc+0x1f4>)
 800bbb2:	f00a fbe9 	bl	8016388 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800bbb6:	8a7b      	ldrh	r3, [r7, #18]
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7ff fcb7 	bl	800b52c <ptr_to_mem>
 800bbbe:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	881a      	ldrh	r2, [r3, #0]
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	8bfa      	ldrh	r2, [r7, #30]
 800bbd2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	8a7a      	ldrh	r2, [r7, #18]
 800bbd8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	881b      	ldrh	r3, [r3, #0]
 800bbe4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bbe8:	d00b      	beq.n	800bc02 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	881b      	ldrh	r3, [r3, #0]
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f7ff fc9c 	bl	800b52c <ptr_to_mem>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	8a7b      	ldrh	r3, [r7, #18]
 800bbf8:	8053      	strh	r3, [r2, #2]
 800bbfa:	e002      	b.n	800bc02 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800bc02:	4b39      	ldr	r3, [pc, #228]	@ (800bce8 <mem_malloc+0x1e8>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	697a      	ldr	r2, [r7, #20]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d127      	bne.n	800bc5c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800bc0c:	4b36      	ldr	r3, [pc, #216]	@ (800bce8 <mem_malloc+0x1e8>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800bc12:	e005      	b.n	800bc20 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800bc14:	69bb      	ldr	r3, [r7, #24]
 800bc16:	881b      	ldrh	r3, [r3, #0]
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7ff fc87 	bl	800b52c <ptr_to_mem>
 800bc1e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	791b      	ldrb	r3, [r3, #4]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d004      	beq.n	800bc32 <mem_malloc+0x132>
 800bc28:	4b33      	ldr	r3, [pc, #204]	@ (800bcf8 <mem_malloc+0x1f8>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	69ba      	ldr	r2, [r7, #24]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d1f0      	bne.n	800bc14 <mem_malloc+0x114>
          }
          lfree = cur;
 800bc32:	4a2d      	ldr	r2, [pc, #180]	@ (800bce8 <mem_malloc+0x1e8>)
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800bc38:	4b2b      	ldr	r3, [pc, #172]	@ (800bce8 <mem_malloc+0x1e8>)
 800bc3a:	681a      	ldr	r2, [r3, #0]
 800bc3c:	4b2e      	ldr	r3, [pc, #184]	@ (800bcf8 <mem_malloc+0x1f8>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d00b      	beq.n	800bc5c <mem_malloc+0x15c>
 800bc44:	4b28      	ldr	r3, [pc, #160]	@ (800bce8 <mem_malloc+0x1e8>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	791b      	ldrb	r3, [r3, #4]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d006      	beq.n	800bc5c <mem_malloc+0x15c>
 800bc4e:	4b27      	ldr	r3, [pc, #156]	@ (800bcec <mem_malloc+0x1ec>)
 800bc50:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800bc54:	4929      	ldr	r1, [pc, #164]	@ (800bcfc <mem_malloc+0x1fc>)
 800bc56:	4827      	ldr	r0, [pc, #156]	@ (800bcf4 <mem_malloc+0x1f4>)
 800bc58:	f00a fb96 	bl	8016388 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800bc5c:	4821      	ldr	r0, [pc, #132]	@ (800bce4 <mem_malloc+0x1e4>)
 800bc5e:	f00a f9c6 	bl	8015fee <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800bc62:	8bba      	ldrh	r2, [r7, #28]
 800bc64:	697b      	ldr	r3, [r7, #20]
 800bc66:	4413      	add	r3, r2
 800bc68:	3308      	adds	r3, #8
 800bc6a:	4a23      	ldr	r2, [pc, #140]	@ (800bcf8 <mem_malloc+0x1f8>)
 800bc6c:	6812      	ldr	r2, [r2, #0]
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d906      	bls.n	800bc80 <mem_malloc+0x180>
 800bc72:	4b1e      	ldr	r3, [pc, #120]	@ (800bcec <mem_malloc+0x1ec>)
 800bc74:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800bc78:	4921      	ldr	r1, [pc, #132]	@ (800bd00 <mem_malloc+0x200>)
 800bc7a:	481e      	ldr	r0, [pc, #120]	@ (800bcf4 <mem_malloc+0x1f4>)
 800bc7c:	f00a fb84 	bl	8016388 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	f003 0303 	and.w	r3, r3, #3
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d006      	beq.n	800bc98 <mem_malloc+0x198>
 800bc8a:	4b18      	ldr	r3, [pc, #96]	@ (800bcec <mem_malloc+0x1ec>)
 800bc8c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800bc90:	491c      	ldr	r1, [pc, #112]	@ (800bd04 <mem_malloc+0x204>)
 800bc92:	4818      	ldr	r0, [pc, #96]	@ (800bcf4 <mem_malloc+0x1f4>)
 800bc94:	f00a fb78 	bl	8016388 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	f003 0303 	and.w	r3, r3, #3
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d006      	beq.n	800bcb0 <mem_malloc+0x1b0>
 800bca2:	4b12      	ldr	r3, [pc, #72]	@ (800bcec <mem_malloc+0x1ec>)
 800bca4:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800bca8:	4917      	ldr	r1, [pc, #92]	@ (800bd08 <mem_malloc+0x208>)
 800bcaa:	4812      	ldr	r0, [pc, #72]	@ (800bcf4 <mem_malloc+0x1f4>)
 800bcac:	f00a fb6c 	bl	8016388 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	3308      	adds	r3, #8
 800bcb4:	e011      	b.n	800bcda <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800bcb6:	8bfb      	ldrh	r3, [r7, #30]
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7ff fc37 	bl	800b52c <ptr_to_mem>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	881b      	ldrh	r3, [r3, #0]
 800bcc2:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bcc4:	8bfa      	ldrh	r2, [r7, #30]
 800bcc6:	8bbb      	ldrh	r3, [r7, #28]
 800bcc8:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800bccc:	429a      	cmp	r2, r3
 800bcce:	f4ff af41 	bcc.w	800bb54 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800bcd2:	4804      	ldr	r0, [pc, #16]	@ (800bce4 <mem_malloc+0x1e4>)
 800bcd4:	f00a f98b 	bl	8015fee <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3720      	adds	r7, #32
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	2000e994 	.word	0x2000e994
 800bce8:	2000e998 	.word	0x2000e998
 800bcec:	080189bc 	.word	0x080189bc
 800bcf0:	08018b80 	.word	0x08018b80
 800bcf4:	08018a04 	.word	0x08018a04
 800bcf8:	2000e990 	.word	0x2000e990
 800bcfc:	08018b94 	.word	0x08018b94
 800bd00:	08018bb0 	.word	0x08018bb0
 800bd04:	08018be0 	.word	0x08018be0
 800bd08:	08018c10 	.word	0x08018c10

0800bd0c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b085      	sub	sp, #20
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	3303      	adds	r3, #3
 800bd22:	f023 0303 	bic.w	r3, r3, #3
 800bd26:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800bd28:	2300      	movs	r3, #0
 800bd2a:	60fb      	str	r3, [r7, #12]
 800bd2c:	e011      	b.n	800bd52 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	689b      	ldr	r3, [r3, #8]
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	68ba      	ldr	r2, [r7, #8]
 800bd3e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	881b      	ldrh	r3, [r3, #0]
 800bd44:	461a      	mov	r2, r3
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	4413      	add	r3, r2
 800bd4a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	3301      	adds	r3, #1
 800bd50:	60fb      	str	r3, [r7, #12]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	885b      	ldrh	r3, [r3, #2]
 800bd56:	461a      	mov	r2, r3
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	dbe7      	blt.n	800bd2e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800bd5e:	bf00      	nop
 800bd60:	bf00      	nop
 800bd62:	3714      	adds	r7, #20
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr

0800bd6c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b082      	sub	sp, #8
 800bd70:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bd72:	2300      	movs	r3, #0
 800bd74:	80fb      	strh	r3, [r7, #6]
 800bd76:	e009      	b.n	800bd8c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800bd78:	88fb      	ldrh	r3, [r7, #6]
 800bd7a:	4a08      	ldr	r2, [pc, #32]	@ (800bd9c <memp_init+0x30>)
 800bd7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7ff ffc3 	bl	800bd0c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bd86:	88fb      	ldrh	r3, [r7, #6]
 800bd88:	3301      	adds	r3, #1
 800bd8a:	80fb      	strh	r3, [r7, #6]
 800bd8c:	88fb      	ldrh	r3, [r7, #6]
 800bd8e:	2b0c      	cmp	r3, #12
 800bd90:	d9f2      	bls.n	800bd78 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800bd92:	bf00      	nop
 800bd94:	bf00      	nop
 800bd96:	3708      	adds	r7, #8
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}
 800bd9c:	0801b430 	.word	0x0801b430

0800bda0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800bda8:	f00a f954 	bl	8016054 <sys_arch_protect>
 800bdac:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	689b      	ldr	r3, [r3, #8]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d015      	beq.n	800bde8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	68ba      	ldr	r2, [r7, #8]
 800bdc2:	6812      	ldr	r2, [r2, #0]
 800bdc4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	f003 0303 	and.w	r3, r3, #3
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d006      	beq.n	800bdde <do_memp_malloc_pool+0x3e>
 800bdd0:	4b09      	ldr	r3, [pc, #36]	@ (800bdf8 <do_memp_malloc_pool+0x58>)
 800bdd2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800bdd6:	4909      	ldr	r1, [pc, #36]	@ (800bdfc <do_memp_malloc_pool+0x5c>)
 800bdd8:	4809      	ldr	r0, [pc, #36]	@ (800be00 <do_memp_malloc_pool+0x60>)
 800bdda:	f00a fad5 	bl	8016388 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800bdde:	68f8      	ldr	r0, [r7, #12]
 800bde0:	f00a f946 	bl	8016070 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	e003      	b.n	800bdf0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f00a f941 	bl	8016070 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800bdee:	2300      	movs	r3, #0
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	08018c34 	.word	0x08018c34
 800bdfc:	08018c64 	.word	0x08018c64
 800be00:	08018c88 	.word	0x08018c88

0800be04 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d106      	bne.n	800be20 <memp_malloc_pool+0x1c>
 800be12:	4b0a      	ldr	r3, [pc, #40]	@ (800be3c <memp_malloc_pool+0x38>)
 800be14:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800be18:	4909      	ldr	r1, [pc, #36]	@ (800be40 <memp_malloc_pool+0x3c>)
 800be1a:	480a      	ldr	r0, [pc, #40]	@ (800be44 <memp_malloc_pool+0x40>)
 800be1c:	f00a fab4 	bl	8016388 <iprintf>
  if (desc == NULL) {
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d101      	bne.n	800be2a <memp_malloc_pool+0x26>
    return NULL;
 800be26:	2300      	movs	r3, #0
 800be28:	e003      	b.n	800be32 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7ff ffb8 	bl	800bda0 <do_memp_malloc_pool>
 800be30:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800be32:	4618      	mov	r0, r3
 800be34:	3708      	adds	r7, #8
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	08018c34 	.word	0x08018c34
 800be40:	08018cb0 	.word	0x08018cb0
 800be44:	08018c88 	.word	0x08018c88

0800be48 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	4603      	mov	r3, r0
 800be50:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	2b0c      	cmp	r3, #12
 800be56:	d908      	bls.n	800be6a <memp_malloc+0x22>
 800be58:	4b0a      	ldr	r3, [pc, #40]	@ (800be84 <memp_malloc+0x3c>)
 800be5a:	f240 1257 	movw	r2, #343	@ 0x157
 800be5e:	490a      	ldr	r1, [pc, #40]	@ (800be88 <memp_malloc+0x40>)
 800be60:	480a      	ldr	r0, [pc, #40]	@ (800be8c <memp_malloc+0x44>)
 800be62:	f00a fa91 	bl	8016388 <iprintf>
 800be66:	2300      	movs	r3, #0
 800be68:	e008      	b.n	800be7c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800be6a:	79fb      	ldrb	r3, [r7, #7]
 800be6c:	4a08      	ldr	r2, [pc, #32]	@ (800be90 <memp_malloc+0x48>)
 800be6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be72:	4618      	mov	r0, r3
 800be74:	f7ff ff94 	bl	800bda0 <do_memp_malloc_pool>
 800be78:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800be7a:	68fb      	ldr	r3, [r7, #12]
}
 800be7c:	4618      	mov	r0, r3
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	08018c34 	.word	0x08018c34
 800be88:	08018cc4 	.word	0x08018cc4
 800be8c:	08018c88 	.word	0x08018c88
 800be90:	0801b430 	.word	0x0801b430

0800be94 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b084      	sub	sp, #16
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	f003 0303 	and.w	r3, r3, #3
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d006      	beq.n	800beb6 <do_memp_free_pool+0x22>
 800bea8:	4b0d      	ldr	r3, [pc, #52]	@ (800bee0 <do_memp_free_pool+0x4c>)
 800beaa:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800beae:	490d      	ldr	r1, [pc, #52]	@ (800bee4 <do_memp_free_pool+0x50>)
 800beb0:	480d      	ldr	r0, [pc, #52]	@ (800bee8 <do_memp_free_pool+0x54>)
 800beb2:	f00a fa69 	bl	8016388 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800beba:	f00a f8cb 	bl	8016054 <sys_arch_protect>
 800bebe:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	689b      	ldr	r3, [r3, #8]
 800bec4:	681a      	ldr	r2, [r3, #0]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	68fa      	ldr	r2, [r7, #12]
 800bed0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800bed2:	68b8      	ldr	r0, [r7, #8]
 800bed4:	f00a f8cc 	bl	8016070 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800bed8:	bf00      	nop
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	08018c34 	.word	0x08018c34
 800bee4:	08018ce4 	.word	0x08018ce4
 800bee8:	08018c88 	.word	0x08018c88

0800beec <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b082      	sub	sp, #8
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d106      	bne.n	800bf0a <memp_free_pool+0x1e>
 800befc:	4b0a      	ldr	r3, [pc, #40]	@ (800bf28 <memp_free_pool+0x3c>)
 800befe:	f240 1295 	movw	r2, #405	@ 0x195
 800bf02:	490a      	ldr	r1, [pc, #40]	@ (800bf2c <memp_free_pool+0x40>)
 800bf04:	480a      	ldr	r0, [pc, #40]	@ (800bf30 <memp_free_pool+0x44>)
 800bf06:	f00a fa3f 	bl	8016388 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d007      	beq.n	800bf20 <memp_free_pool+0x34>
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d004      	beq.n	800bf20 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800bf16:	6839      	ldr	r1, [r7, #0]
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f7ff ffbb 	bl	800be94 <do_memp_free_pool>
 800bf1e:	e000      	b.n	800bf22 <memp_free_pool+0x36>
    return;
 800bf20:	bf00      	nop
}
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	08018c34 	.word	0x08018c34
 800bf2c:	08018cb0 	.word	0x08018cb0
 800bf30:	08018c88 	.word	0x08018c88

0800bf34 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b082      	sub	sp, #8
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	6039      	str	r1, [r7, #0]
 800bf3e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800bf40:	79fb      	ldrb	r3, [r7, #7]
 800bf42:	2b0c      	cmp	r3, #12
 800bf44:	d907      	bls.n	800bf56 <memp_free+0x22>
 800bf46:	4b0c      	ldr	r3, [pc, #48]	@ (800bf78 <memp_free+0x44>)
 800bf48:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800bf4c:	490b      	ldr	r1, [pc, #44]	@ (800bf7c <memp_free+0x48>)
 800bf4e:	480c      	ldr	r0, [pc, #48]	@ (800bf80 <memp_free+0x4c>)
 800bf50:	f00a fa1a 	bl	8016388 <iprintf>
 800bf54:	e00c      	b.n	800bf70 <memp_free+0x3c>

  if (mem == NULL) {
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d008      	beq.n	800bf6e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800bf5c:	79fb      	ldrb	r3, [r7, #7]
 800bf5e:	4a09      	ldr	r2, [pc, #36]	@ (800bf84 <memp_free+0x50>)
 800bf60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf64:	6839      	ldr	r1, [r7, #0]
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7ff ff94 	bl	800be94 <do_memp_free_pool>
 800bf6c:	e000      	b.n	800bf70 <memp_free+0x3c>
    return;
 800bf6e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800bf70:	3708      	adds	r7, #8
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	08018c34 	.word	0x08018c34
 800bf7c:	08018d04 	.word	0x08018d04
 800bf80:	08018c88 	.word	0x08018c88
 800bf84:	0801b430 	.word	0x0801b430

0800bf88 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800bf8c:	bf00      	nop
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr
	...

0800bf98 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	607a      	str	r2, [r7, #4]
 800bfa4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d108      	bne.n	800bfbe <netif_add+0x26>
 800bfac:	4b57      	ldr	r3, [pc, #348]	@ (800c10c <netif_add+0x174>)
 800bfae:	f240 1227 	movw	r2, #295	@ 0x127
 800bfb2:	4957      	ldr	r1, [pc, #348]	@ (800c110 <netif_add+0x178>)
 800bfb4:	4857      	ldr	r0, [pc, #348]	@ (800c114 <netif_add+0x17c>)
 800bfb6:	f00a f9e7 	bl	8016388 <iprintf>
 800bfba:	2300      	movs	r3, #0
 800bfbc:	e0a2      	b.n	800c104 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800bfbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d108      	bne.n	800bfd6 <netif_add+0x3e>
 800bfc4:	4b51      	ldr	r3, [pc, #324]	@ (800c10c <netif_add+0x174>)
 800bfc6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800bfca:	4953      	ldr	r1, [pc, #332]	@ (800c118 <netif_add+0x180>)
 800bfcc:	4851      	ldr	r0, [pc, #324]	@ (800c114 <netif_add+0x17c>)
 800bfce:	f00a f9db 	bl	8016388 <iprintf>
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	e096      	b.n	800c104 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d101      	bne.n	800bfe0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800bfdc:	4b4f      	ldr	r3, [pc, #316]	@ (800c11c <netif_add+0x184>)
 800bfde:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d101      	bne.n	800bfea <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800bfe6:	4b4d      	ldr	r3, [pc, #308]	@ (800c11c <netif_add+0x184>)
 800bfe8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d101      	bne.n	800bff4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800bff0:	4b4a      	ldr	r3, [pc, #296]	@ (800c11c <netif_add+0x184>)
 800bff2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2200      	movs	r2, #0
 800bff8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2200      	movs	r2, #0
 800bffe:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	2200      	movs	r2, #0
 800c004:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	4a45      	ldr	r2, [pc, #276]	@ (800c120 <netif_add+0x188>)
 800c00a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2200      	movs	r2, #0
 800c010:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	2200      	movs	r2, #0
 800c01e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	6a3a      	ldr	r2, [r7, #32]
 800c024:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c026:	4b3f      	ldr	r3, [pc, #252]	@ (800c124 <netif_add+0x18c>)
 800c028:	781a      	ldrb	r2, [r3, #0]
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c034:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	68b9      	ldr	r1, [r7, #8]
 800c03c:	68f8      	ldr	r0, [r7, #12]
 800c03e:	f000 f913 	bl	800c268 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c044:	68f8      	ldr	r0, [r7, #12]
 800c046:	4798      	blx	r3
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d001      	beq.n	800c052 <netif_add+0xba>
    return NULL;
 800c04e:	2300      	movs	r3, #0
 800c050:	e058      	b.n	800c104 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c058:	2bff      	cmp	r3, #255	@ 0xff
 800c05a:	d103      	bne.n	800c064 <netif_add+0xcc>
        netif->num = 0;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2200      	movs	r2, #0
 800c060:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800c064:	2300      	movs	r3, #0
 800c066:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c068:	4b2f      	ldr	r3, [pc, #188]	@ (800c128 <netif_add+0x190>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	617b      	str	r3, [r7, #20]
 800c06e:	e02b      	b.n	800c0c8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c070:	697a      	ldr	r2, [r7, #20]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	429a      	cmp	r2, r3
 800c076:	d106      	bne.n	800c086 <netif_add+0xee>
 800c078:	4b24      	ldr	r3, [pc, #144]	@ (800c10c <netif_add+0x174>)
 800c07a:	f240 128b 	movw	r2, #395	@ 0x18b
 800c07e:	492b      	ldr	r1, [pc, #172]	@ (800c12c <netif_add+0x194>)
 800c080:	4824      	ldr	r0, [pc, #144]	@ (800c114 <netif_add+0x17c>)
 800c082:	f00a f981 	bl	8016388 <iprintf>
        num_netifs++;
 800c086:	693b      	ldr	r3, [r7, #16]
 800c088:	3301      	adds	r3, #1
 800c08a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	2bff      	cmp	r3, #255	@ 0xff
 800c090:	dd06      	ble.n	800c0a0 <netif_add+0x108>
 800c092:	4b1e      	ldr	r3, [pc, #120]	@ (800c10c <netif_add+0x174>)
 800c094:	f240 128d 	movw	r2, #397	@ 0x18d
 800c098:	4925      	ldr	r1, [pc, #148]	@ (800c130 <netif_add+0x198>)
 800c09a:	481e      	ldr	r0, [pc, #120]	@ (800c114 <netif_add+0x17c>)
 800c09c:	f00a f974 	bl	8016388 <iprintf>
        if (netif2->num == netif->num) {
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d108      	bne.n	800c0c2 <netif_add+0x12a>
          netif->num++;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	b2da      	uxtb	r2, r3
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800c0c0:	e005      	b.n	800c0ce <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	617b      	str	r3, [r7, #20]
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d1d0      	bne.n	800c070 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d1be      	bne.n	800c052 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c0da:	2bfe      	cmp	r3, #254	@ 0xfe
 800c0dc:	d103      	bne.n	800c0e6 <netif_add+0x14e>
    netif_num = 0;
 800c0de:	4b11      	ldr	r3, [pc, #68]	@ (800c124 <netif_add+0x18c>)
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	701a      	strb	r2, [r3, #0]
 800c0e4:	e006      	b.n	800c0f4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	b2da      	uxtb	r2, r3
 800c0f0:	4b0c      	ldr	r3, [pc, #48]	@ (800c124 <netif_add+0x18c>)
 800c0f2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800c0f4:	4b0c      	ldr	r3, [pc, #48]	@ (800c128 <netif_add+0x190>)
 800c0f6:	681a      	ldr	r2, [r3, #0]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800c0fc:	4a0a      	ldr	r2, [pc, #40]	@ (800c128 <netif_add+0x190>)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800c102:	68fb      	ldr	r3, [r7, #12]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3718      	adds	r7, #24
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	08018d20 	.word	0x08018d20
 800c110:	08018db4 	.word	0x08018db4
 800c114:	08018d70 	.word	0x08018d70
 800c118:	08018dd0 	.word	0x08018dd0
 800c11c:	0801b4a4 	.word	0x0801b4a4
 800c120:	0800c543 	.word	0x0800c543
 800c124:	20011a70 	.word	0x20011a70
 800c128:	20011a68 	.word	0x20011a68
 800c12c:	08018df4 	.word	0x08018df4
 800c130:	08018e08 	.word	0x08018e08

0800c134 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c13e:	6839      	ldr	r1, [r7, #0]
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f002 fe2f 	bl	800eda4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c146:	6839      	ldr	r1, [r7, #0]
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f007 fb95 	bl	8013878 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800c14e:	bf00      	nop
 800c150:	3708      	adds	r7, #8
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}
	...

0800c158 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b086      	sub	sp, #24
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	60b9      	str	r1, [r7, #8]
 800c162:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d106      	bne.n	800c178 <netif_do_set_ipaddr+0x20>
 800c16a:	4b1d      	ldr	r3, [pc, #116]	@ (800c1e0 <netif_do_set_ipaddr+0x88>)
 800c16c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800c170:	491c      	ldr	r1, [pc, #112]	@ (800c1e4 <netif_do_set_ipaddr+0x8c>)
 800c172:	481d      	ldr	r0, [pc, #116]	@ (800c1e8 <netif_do_set_ipaddr+0x90>)
 800c174:	f00a f908 	bl	8016388 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d106      	bne.n	800c18c <netif_do_set_ipaddr+0x34>
 800c17e:	4b18      	ldr	r3, [pc, #96]	@ (800c1e0 <netif_do_set_ipaddr+0x88>)
 800c180:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800c184:	4917      	ldr	r1, [pc, #92]	@ (800c1e4 <netif_do_set_ipaddr+0x8c>)
 800c186:	4818      	ldr	r0, [pc, #96]	@ (800c1e8 <netif_do_set_ipaddr+0x90>)
 800c188:	f00a f8fe 	bl	8016388 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	681a      	ldr	r2, [r3, #0]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	3304      	adds	r3, #4
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	429a      	cmp	r2, r3
 800c198:	d01c      	beq.n	800c1d4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	3304      	adds	r3, #4
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800c1aa:	f107 0314 	add.w	r3, r7, #20
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f7ff ffbf 	bl	800c134 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d002      	beq.n	800c1c2 <netif_do_set_ipaddr+0x6a>
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	e000      	b.n	800c1c4 <netif_do_set_ipaddr+0x6c>
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	68fa      	ldr	r2, [r7, #12]
 800c1c6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c1c8:	2101      	movs	r1, #1
 800c1ca:	68f8      	ldr	r0, [r7, #12]
 800c1cc:	f000 f8d2 	bl	800c374 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e000      	b.n	800c1d6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800c1d4:	2300      	movs	r3, #0
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	3718      	adds	r7, #24
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}
 800c1de:	bf00      	nop
 800c1e0:	08018d20 	.word	0x08018d20
 800c1e4:	08018e38 	.word	0x08018e38
 800c1e8:	08018d70 	.word	0x08018d70

0800c1ec <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b085      	sub	sp, #20
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	60f8      	str	r0, [r7, #12]
 800c1f4:	60b9      	str	r1, [r7, #8]
 800c1f6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	3308      	adds	r3, #8
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	429a      	cmp	r2, r3
 800c204:	d00a      	beq.n	800c21c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d002      	beq.n	800c212 <netif_do_set_netmask+0x26>
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	e000      	b.n	800c214 <netif_do_set_netmask+0x28>
 800c212:	2300      	movs	r3, #0
 800c214:	68fa      	ldr	r2, [r7, #12]
 800c216:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800c218:	2301      	movs	r3, #1
 800c21a:	e000      	b.n	800c21e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3714      	adds	r7, #20
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr

0800c22a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800c22a:	b480      	push	{r7}
 800c22c:	b085      	sub	sp, #20
 800c22e:	af00      	add	r7, sp, #0
 800c230:	60f8      	str	r0, [r7, #12]
 800c232:	60b9      	str	r1, [r7, #8]
 800c234:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	681a      	ldr	r2, [r3, #0]
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	330c      	adds	r3, #12
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	429a      	cmp	r2, r3
 800c242:	d00a      	beq.n	800c25a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d002      	beq.n	800c250 <netif_do_set_gw+0x26>
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	e000      	b.n	800c252 <netif_do_set_gw+0x28>
 800c250:	2300      	movs	r3, #0
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800c256:	2301      	movs	r3, #1
 800c258:	e000      	b.n	800c25c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800c25a:	2300      	movs	r3, #0
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3714      	adds	r7, #20
 800c260:	46bd      	mov	sp, r7
 800c262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c266:	4770      	bx	lr

0800c268 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b088      	sub	sp, #32
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	60f8      	str	r0, [r7, #12]
 800c270:	60b9      	str	r1, [r7, #8]
 800c272:	607a      	str	r2, [r7, #4]
 800c274:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800c276:	2300      	movs	r3, #0
 800c278:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800c27a:	2300      	movs	r3, #0
 800c27c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d101      	bne.n	800c288 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800c284:	4b1c      	ldr	r3, [pc, #112]	@ (800c2f8 <netif_set_addr+0x90>)
 800c286:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d101      	bne.n	800c292 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800c28e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f8 <netif_set_addr+0x90>)
 800c290:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d101      	bne.n	800c29c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800c298:	4b17      	ldr	r3, [pc, #92]	@ (800c2f8 <netif_set_addr+0x90>)
 800c29a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d003      	beq.n	800c2aa <netif_set_addr+0x42>
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <netif_set_addr+0x46>
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e000      	b.n	800c2b0 <netif_set_addr+0x48>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d006      	beq.n	800c2c6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c2b8:	f107 0310 	add.w	r3, r7, #16
 800c2bc:	461a      	mov	r2, r3
 800c2be:	68b9      	ldr	r1, [r7, #8]
 800c2c0:	68f8      	ldr	r0, [r7, #12]
 800c2c2:	f7ff ff49 	bl	800c158 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c2c6:	69fa      	ldr	r2, [r7, #28]
 800c2c8:	6879      	ldr	r1, [r7, #4]
 800c2ca:	68f8      	ldr	r0, [r7, #12]
 800c2cc:	f7ff ff8e 	bl	800c1ec <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c2d0:	69ba      	ldr	r2, [r7, #24]
 800c2d2:	6839      	ldr	r1, [r7, #0]
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	f7ff ffa8 	bl	800c22a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d106      	bne.n	800c2ee <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c2e0:	f107 0310 	add.w	r3, r7, #16
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	68b9      	ldr	r1, [r7, #8]
 800c2e8:	68f8      	ldr	r0, [r7, #12]
 800c2ea:	f7ff ff35 	bl	800c158 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c2ee:	bf00      	nop
 800c2f0:	3720      	adds	r7, #32
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	0801b4a4 	.word	0x0801b4a4

0800c2fc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c304:	4a04      	ldr	r2, [pc, #16]	@ (800c318 <netif_set_default+0x1c>)
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c30a:	bf00      	nop
 800c30c:	370c      	adds	r7, #12
 800c30e:	46bd      	mov	sp, r7
 800c310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c314:	4770      	bx	lr
 800c316:	bf00      	nop
 800c318:	20011a6c 	.word	0x20011a6c

0800c31c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b082      	sub	sp, #8
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d107      	bne.n	800c33a <netif_set_up+0x1e>
 800c32a:	4b0f      	ldr	r3, [pc, #60]	@ (800c368 <netif_set_up+0x4c>)
 800c32c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800c330:	490e      	ldr	r1, [pc, #56]	@ (800c36c <netif_set_up+0x50>)
 800c332:	480f      	ldr	r0, [pc, #60]	@ (800c370 <netif_set_up+0x54>)
 800c334:	f00a f828 	bl	8016388 <iprintf>
 800c338:	e013      	b.n	800c362 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c340:	f003 0301 	and.w	r3, r3, #1
 800c344:	2b00      	cmp	r3, #0
 800c346:	d10c      	bne.n	800c362 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c34e:	f043 0301 	orr.w	r3, r3, #1
 800c352:	b2da      	uxtb	r2, r3
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c35a:	2103      	movs	r1, #3
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f000 f809 	bl	800c374 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c362:	3708      	adds	r7, #8
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}
 800c368:	08018d20 	.word	0x08018d20
 800c36c:	08018ea8 	.word	0x08018ea8
 800c370:	08018d70 	.word	0x08018d70

0800c374 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b082      	sub	sp, #8
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	460b      	mov	r3, r1
 800c37e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d106      	bne.n	800c394 <netif_issue_reports+0x20>
 800c386:	4b18      	ldr	r3, [pc, #96]	@ (800c3e8 <netif_issue_reports+0x74>)
 800c388:	f240 326d 	movw	r2, #877	@ 0x36d
 800c38c:	4917      	ldr	r1, [pc, #92]	@ (800c3ec <netif_issue_reports+0x78>)
 800c38e:	4818      	ldr	r0, [pc, #96]	@ (800c3f0 <netif_issue_reports+0x7c>)
 800c390:	f009 fffa 	bl	8016388 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c39a:	f003 0304 	and.w	r3, r3, #4
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d01e      	beq.n	800c3e0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c3a8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d017      	beq.n	800c3e0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c3b0:	78fb      	ldrb	r3, [r7, #3]
 800c3b2:	f003 0301 	and.w	r3, r3, #1
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d013      	beq.n	800c3e2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	3304      	adds	r3, #4
 800c3be:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d00e      	beq.n	800c3e2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c3ca:	f003 0308 	and.w	r3, r3, #8
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d007      	beq.n	800c3e2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f008 f9b7 	bl	801474c <etharp_request>
 800c3de:	e000      	b.n	800c3e2 <netif_issue_reports+0x6e>
    return;
 800c3e0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c3e2:	3708      	adds	r7, #8
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	08018d20 	.word	0x08018d20
 800c3ec:	08018ec4 	.word	0x08018ec4
 800c3f0:	08018d70 	.word	0x08018d70

0800c3f4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b082      	sub	sp, #8
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d107      	bne.n	800c412 <netif_set_down+0x1e>
 800c402:	4b12      	ldr	r3, [pc, #72]	@ (800c44c <netif_set_down+0x58>)
 800c404:	f240 329b 	movw	r2, #923	@ 0x39b
 800c408:	4911      	ldr	r1, [pc, #68]	@ (800c450 <netif_set_down+0x5c>)
 800c40a:	4812      	ldr	r0, [pc, #72]	@ (800c454 <netif_set_down+0x60>)
 800c40c:	f009 ffbc 	bl	8016388 <iprintf>
 800c410:	e019      	b.n	800c446 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c418:	f003 0301 	and.w	r3, r3, #1
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d012      	beq.n	800c446 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c426:	f023 0301 	bic.w	r3, r3, #1
 800c42a:	b2da      	uxtb	r2, r3
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c438:	f003 0308 	and.w	r3, r3, #8
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d002      	beq.n	800c446 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c440:	6878      	ldr	r0, [r7, #4]
 800c442:	f007 fd41 	bl	8013ec8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c446:	3708      	adds	r7, #8
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}
 800c44c:	08018d20 	.word	0x08018d20
 800c450:	08018ee8 	.word	0x08018ee8
 800c454:	08018d70 	.word	0x08018d70

0800c458 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d107      	bne.n	800c476 <netif_set_link_up+0x1e>
 800c466:	4b13      	ldr	r3, [pc, #76]	@ (800c4b4 <netif_set_link_up+0x5c>)
 800c468:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c46c:	4912      	ldr	r1, [pc, #72]	@ (800c4b8 <netif_set_link_up+0x60>)
 800c46e:	4813      	ldr	r0, [pc, #76]	@ (800c4bc <netif_set_link_up+0x64>)
 800c470:	f009 ff8a 	bl	8016388 <iprintf>
 800c474:	e01b      	b.n	800c4ae <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c47c:	f003 0304 	and.w	r3, r3, #4
 800c480:	2b00      	cmp	r3, #0
 800c482:	d114      	bne.n	800c4ae <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c48a:	f043 0304 	orr.w	r3, r3, #4
 800c48e:	b2da      	uxtb	r2, r3
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c496:	2103      	movs	r1, #3
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f7ff ff6b 	bl	800c374 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	69db      	ldr	r3, [r3, #28]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d003      	beq.n	800c4ae <netif_set_link_up+0x56>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	69db      	ldr	r3, [r3, #28]
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c4ae:	3708      	adds	r7, #8
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	08018d20 	.word	0x08018d20
 800c4b8:	08018f08 	.word	0x08018f08
 800c4bc:	08018d70 	.word	0x08018d70

0800c4c0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d107      	bne.n	800c4de <netif_set_link_down+0x1e>
 800c4ce:	4b11      	ldr	r3, [pc, #68]	@ (800c514 <netif_set_link_down+0x54>)
 800c4d0:	f240 4206 	movw	r2, #1030	@ 0x406
 800c4d4:	4910      	ldr	r1, [pc, #64]	@ (800c518 <netif_set_link_down+0x58>)
 800c4d6:	4811      	ldr	r0, [pc, #68]	@ (800c51c <netif_set_link_down+0x5c>)
 800c4d8:	f009 ff56 	bl	8016388 <iprintf>
 800c4dc:	e017      	b.n	800c50e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c4e4:	f003 0304 	and.w	r3, r3, #4
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d010      	beq.n	800c50e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c4f2:	f023 0304 	bic.w	r3, r3, #4
 800c4f6:	b2da      	uxtb	r2, r3
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	69db      	ldr	r3, [r3, #28]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d003      	beq.n	800c50e <netif_set_link_down+0x4e>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	69db      	ldr	r3, [r3, #28]
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c50e:	3708      	adds	r7, #8
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	08018d20 	.word	0x08018d20
 800c518:	08018f2c 	.word	0x08018f2c
 800c51c:	08018d70 	.word	0x08018d70

0800c520 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c520:	b480      	push	{r7}
 800c522:	b083      	sub	sp, #12
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d002      	beq.n	800c536 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	683a      	ldr	r2, [r7, #0]
 800c534:	61da      	str	r2, [r3, #28]
  }
}
 800c536:	bf00      	nop
 800c538:	370c      	adds	r7, #12
 800c53a:	46bd      	mov	sp, r7
 800c53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c540:	4770      	bx	lr

0800c542 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c542:	b480      	push	{r7}
 800c544:	b085      	sub	sp, #20
 800c546:	af00      	add	r7, sp, #0
 800c548:	60f8      	str	r0, [r7, #12]
 800c54a:	60b9      	str	r1, [r7, #8]
 800c54c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c54e:	f06f 030b 	mvn.w	r3, #11
}
 800c552:	4618      	mov	r0, r3
 800c554:	3714      	adds	r7, #20
 800c556:	46bd      	mov	sp, r7
 800c558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55c:	4770      	bx	lr
	...

0800c560 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c560:	b480      	push	{r7}
 800c562:	b085      	sub	sp, #20
 800c564:	af00      	add	r7, sp, #0
 800c566:	4603      	mov	r3, r0
 800c568:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c56a:	79fb      	ldrb	r3, [r7, #7]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d013      	beq.n	800c598 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c570:	4b0d      	ldr	r3, [pc, #52]	@ (800c5a8 <netif_get_by_index+0x48>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	60fb      	str	r3, [r7, #12]
 800c576:	e00c      	b.n	800c592 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c57e:	3301      	adds	r3, #1
 800c580:	b2db      	uxtb	r3, r3
 800c582:	79fa      	ldrb	r2, [r7, #7]
 800c584:	429a      	cmp	r2, r3
 800c586:	d101      	bne.n	800c58c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	e006      	b.n	800c59a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	60fb      	str	r3, [r7, #12]
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d1ef      	bne.n	800c578 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c598:	2300      	movs	r3, #0
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3714      	adds	r7, #20
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	20011a68 	.word	0x20011a68

0800c5ac <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b082      	sub	sp, #8
 800c5b0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c5b2:	f009 fd4f 	bl	8016054 <sys_arch_protect>
 800c5b6:	6038      	str	r0, [r7, #0]
 800c5b8:	4b0d      	ldr	r3, [pc, #52]	@ (800c5f0 <pbuf_free_ooseq+0x44>)
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	701a      	strb	r2, [r3, #0]
 800c5be:	6838      	ldr	r0, [r7, #0]
 800c5c0:	f009 fd56 	bl	8016070 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c5c4:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f4 <pbuf_free_ooseq+0x48>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	607b      	str	r3, [r7, #4]
 800c5ca:	e00a      	b.n	800c5e2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d003      	beq.n	800c5dc <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f002 fc23 	bl	800ee20 <tcp_free_ooseq>
      return;
 800c5da:	e005      	b.n	800c5e8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	607b      	str	r3, [r7, #4]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d1f1      	bne.n	800c5cc <pbuf_free_ooseq+0x20>
    }
  }
}
 800c5e8:	3708      	adds	r7, #8
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}
 800c5ee:	bf00      	nop
 800c5f0:	20011a71 	.word	0x20011a71
 800c5f4:	20011a80 	.word	0x20011a80

0800c5f8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c600:	f7ff ffd4 	bl	800c5ac <pbuf_free_ooseq>
}
 800c604:	bf00      	nop
 800c606:	3708      	adds	r7, #8
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c612:	f009 fd1f 	bl	8016054 <sys_arch_protect>
 800c616:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c618:	4b0f      	ldr	r3, [pc, #60]	@ (800c658 <pbuf_pool_is_empty+0x4c>)
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c61e:	4b0e      	ldr	r3, [pc, #56]	@ (800c658 <pbuf_pool_is_empty+0x4c>)
 800c620:	2201      	movs	r2, #1
 800c622:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f009 fd23 	bl	8016070 <sys_arch_unprotect>

  if (!queued) {
 800c62a:	78fb      	ldrb	r3, [r7, #3]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d10f      	bne.n	800c650 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c630:	2100      	movs	r1, #0
 800c632:	480a      	ldr	r0, [pc, #40]	@ (800c65c <pbuf_pool_is_empty+0x50>)
 800c634:	f7fe feaa 	bl	800b38c <tcpip_try_callback>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d008      	beq.n	800c650 <pbuf_pool_is_empty+0x44>
 800c63e:	f009 fd09 	bl	8016054 <sys_arch_protect>
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	4b04      	ldr	r3, [pc, #16]	@ (800c658 <pbuf_pool_is_empty+0x4c>)
 800c646:	2200      	movs	r2, #0
 800c648:	701a      	strb	r2, [r3, #0]
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f009 fd10 	bl	8016070 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c650:	bf00      	nop
 800c652:	3708      	adds	r7, #8
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	20011a71 	.word	0x20011a71
 800c65c:	0800c5f9 	.word	0x0800c5f9

0800c660 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c660:	b480      	push	{r7}
 800c662:	b085      	sub	sp, #20
 800c664:	af00      	add	r7, sp, #0
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	4611      	mov	r1, r2
 800c66c:	461a      	mov	r2, r3
 800c66e:	460b      	mov	r3, r1
 800c670:	80fb      	strh	r3, [r7, #6]
 800c672:	4613      	mov	r3, r2
 800c674:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	2200      	movs	r2, #0
 800c67a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	68ba      	ldr	r2, [r7, #8]
 800c680:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	88fa      	ldrh	r2, [r7, #6]
 800c686:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	88ba      	ldrh	r2, [r7, #4]
 800c68c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c68e:	8b3b      	ldrh	r3, [r7, #24]
 800c690:	b2da      	uxtb	r2, r3
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	7f3a      	ldrb	r2, [r7, #28]
 800c69a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2201      	movs	r2, #1
 800c6a0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	73da      	strb	r2, [r3, #15]
}
 800c6a8:	bf00      	nop
 800c6aa:	3714      	adds	r7, #20
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b08c      	sub	sp, #48	@ 0x30
 800c6b8:	af02      	add	r7, sp, #8
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	71fb      	strb	r3, [r7, #7]
 800c6be:	460b      	mov	r3, r1
 800c6c0:	80bb      	strh	r3, [r7, #4]
 800c6c2:	4613      	mov	r3, r2
 800c6c4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c6c6:	79fb      	ldrb	r3, [r7, #7]
 800c6c8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c6ca:	887b      	ldrh	r3, [r7, #2]
 800c6cc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c6d0:	d07f      	beq.n	800c7d2 <pbuf_alloc+0x11e>
 800c6d2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c6d6:	f300 80c8 	bgt.w	800c86a <pbuf_alloc+0x1b6>
 800c6da:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c6de:	d010      	beq.n	800c702 <pbuf_alloc+0x4e>
 800c6e0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c6e4:	f300 80c1 	bgt.w	800c86a <pbuf_alloc+0x1b6>
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d002      	beq.n	800c6f2 <pbuf_alloc+0x3e>
 800c6ec:	2b41      	cmp	r3, #65	@ 0x41
 800c6ee:	f040 80bc 	bne.w	800c86a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c6f2:	887a      	ldrh	r2, [r7, #2]
 800c6f4:	88bb      	ldrh	r3, [r7, #4]
 800c6f6:	4619      	mov	r1, r3
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	f000 f8d1 	bl	800c8a0 <pbuf_alloc_reference>
 800c6fe:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c700:	e0bd      	b.n	800c87e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c702:	2300      	movs	r3, #0
 800c704:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c706:	2300      	movs	r3, #0
 800c708:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c70a:	88bb      	ldrh	r3, [r7, #4]
 800c70c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c70e:	200c      	movs	r0, #12
 800c710:	f7ff fb9a 	bl	800be48 <memp_malloc>
 800c714:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d109      	bne.n	800c730 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c71c:	f7ff ff76 	bl	800c60c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	2b00      	cmp	r3, #0
 800c724:	d002      	beq.n	800c72c <pbuf_alloc+0x78>
            pbuf_free(p);
 800c726:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c728:	f000 faa8 	bl	800cc7c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c72c:	2300      	movs	r3, #0
 800c72e:	e0a7      	b.n	800c880 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c730:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c732:	3303      	adds	r3, #3
 800c734:	b29b      	uxth	r3, r3
 800c736:	f023 0303 	bic.w	r3, r3, #3
 800c73a:	b29b      	uxth	r3, r3
 800c73c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c740:	b29b      	uxth	r3, r3
 800c742:	8b7a      	ldrh	r2, [r7, #26]
 800c744:	4293      	cmp	r3, r2
 800c746:	bf28      	it	cs
 800c748:	4613      	movcs	r3, r2
 800c74a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c74c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c74e:	3310      	adds	r3, #16
 800c750:	693a      	ldr	r2, [r7, #16]
 800c752:	4413      	add	r3, r2
 800c754:	3303      	adds	r3, #3
 800c756:	f023 0303 	bic.w	r3, r3, #3
 800c75a:	4618      	mov	r0, r3
 800c75c:	89f9      	ldrh	r1, [r7, #14]
 800c75e:	8b7a      	ldrh	r2, [r7, #26]
 800c760:	2300      	movs	r3, #0
 800c762:	9301      	str	r3, [sp, #4]
 800c764:	887b      	ldrh	r3, [r7, #2]
 800c766:	9300      	str	r3, [sp, #0]
 800c768:	460b      	mov	r3, r1
 800c76a:	4601      	mov	r1, r0
 800c76c:	6938      	ldr	r0, [r7, #16]
 800c76e:	f7ff ff77 	bl	800c660 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	685b      	ldr	r3, [r3, #4]
 800c776:	f003 0303 	and.w	r3, r3, #3
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d006      	beq.n	800c78c <pbuf_alloc+0xd8>
 800c77e:	4b42      	ldr	r3, [pc, #264]	@ (800c888 <pbuf_alloc+0x1d4>)
 800c780:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c784:	4941      	ldr	r1, [pc, #260]	@ (800c88c <pbuf_alloc+0x1d8>)
 800c786:	4842      	ldr	r0, [pc, #264]	@ (800c890 <pbuf_alloc+0x1dc>)
 800c788:	f009 fdfe 	bl	8016388 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c78c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c78e:	3303      	adds	r3, #3
 800c790:	f023 0303 	bic.w	r3, r3, #3
 800c794:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c798:	d106      	bne.n	800c7a8 <pbuf_alloc+0xf4>
 800c79a:	4b3b      	ldr	r3, [pc, #236]	@ (800c888 <pbuf_alloc+0x1d4>)
 800c79c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c7a0:	493c      	ldr	r1, [pc, #240]	@ (800c894 <pbuf_alloc+0x1e0>)
 800c7a2:	483b      	ldr	r0, [pc, #236]	@ (800c890 <pbuf_alloc+0x1dc>)
 800c7a4:	f009 fdf0 	bl	8016388 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d102      	bne.n	800c7b4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7b2:	e002      	b.n	800c7ba <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	693a      	ldr	r2, [r7, #16]
 800c7b8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c7ba:	693b      	ldr	r3, [r7, #16]
 800c7bc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c7be:	8b7a      	ldrh	r2, [r7, #26]
 800c7c0:	89fb      	ldrh	r3, [r7, #14]
 800c7c2:	1ad3      	subs	r3, r2, r3
 800c7c4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c7ca:	8b7b      	ldrh	r3, [r7, #26]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d19e      	bne.n	800c70e <pbuf_alloc+0x5a>
      break;
 800c7d0:	e055      	b.n	800c87e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c7d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c7d4:	3303      	adds	r3, #3
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	f023 0303 	bic.w	r3, r3, #3
 800c7dc:	b29a      	uxth	r2, r3
 800c7de:	88bb      	ldrh	r3, [r7, #4]
 800c7e0:	3303      	adds	r3, #3
 800c7e2:	b29b      	uxth	r3, r3
 800c7e4:	f023 0303 	bic.w	r3, r3, #3
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	4413      	add	r3, r2
 800c7ec:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c7ee:	8b3b      	ldrh	r3, [r7, #24]
 800c7f0:	3310      	adds	r3, #16
 800c7f2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c7f4:	8b3a      	ldrh	r2, [r7, #24]
 800c7f6:	88bb      	ldrh	r3, [r7, #4]
 800c7f8:	3303      	adds	r3, #3
 800c7fa:	f023 0303 	bic.w	r3, r3, #3
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d306      	bcc.n	800c810 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c802:	8afa      	ldrh	r2, [r7, #22]
 800c804:	88bb      	ldrh	r3, [r7, #4]
 800c806:	3303      	adds	r3, #3
 800c808:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d201      	bcs.n	800c814 <pbuf_alloc+0x160>
        return NULL;
 800c810:	2300      	movs	r3, #0
 800c812:	e035      	b.n	800c880 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c814:	8afb      	ldrh	r3, [r7, #22]
 800c816:	4618      	mov	r0, r3
 800c818:	f7ff f972 	bl	800bb00 <mem_malloc>
 800c81c:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c820:	2b00      	cmp	r3, #0
 800c822:	d101      	bne.n	800c828 <pbuf_alloc+0x174>
        return NULL;
 800c824:	2300      	movs	r3, #0
 800c826:	e02b      	b.n	800c880 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c828:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c82a:	3310      	adds	r3, #16
 800c82c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c82e:	4413      	add	r3, r2
 800c830:	3303      	adds	r3, #3
 800c832:	f023 0303 	bic.w	r3, r3, #3
 800c836:	4618      	mov	r0, r3
 800c838:	88b9      	ldrh	r1, [r7, #4]
 800c83a:	88ba      	ldrh	r2, [r7, #4]
 800c83c:	2300      	movs	r3, #0
 800c83e:	9301      	str	r3, [sp, #4]
 800c840:	887b      	ldrh	r3, [r7, #2]
 800c842:	9300      	str	r3, [sp, #0]
 800c844:	460b      	mov	r3, r1
 800c846:	4601      	mov	r1, r0
 800c848:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c84a:	f7ff ff09 	bl	800c660 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	f003 0303 	and.w	r3, r3, #3
 800c856:	2b00      	cmp	r3, #0
 800c858:	d010      	beq.n	800c87c <pbuf_alloc+0x1c8>
 800c85a:	4b0b      	ldr	r3, [pc, #44]	@ (800c888 <pbuf_alloc+0x1d4>)
 800c85c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c860:	490d      	ldr	r1, [pc, #52]	@ (800c898 <pbuf_alloc+0x1e4>)
 800c862:	480b      	ldr	r0, [pc, #44]	@ (800c890 <pbuf_alloc+0x1dc>)
 800c864:	f009 fd90 	bl	8016388 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c868:	e008      	b.n	800c87c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c86a:	4b07      	ldr	r3, [pc, #28]	@ (800c888 <pbuf_alloc+0x1d4>)
 800c86c:	f240 1227 	movw	r2, #295	@ 0x127
 800c870:	490a      	ldr	r1, [pc, #40]	@ (800c89c <pbuf_alloc+0x1e8>)
 800c872:	4807      	ldr	r0, [pc, #28]	@ (800c890 <pbuf_alloc+0x1dc>)
 800c874:	f009 fd88 	bl	8016388 <iprintf>
      return NULL;
 800c878:	2300      	movs	r3, #0
 800c87a:	e001      	b.n	800c880 <pbuf_alloc+0x1cc>
      break;
 800c87c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c880:	4618      	mov	r0, r3
 800c882:	3728      	adds	r7, #40	@ 0x28
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}
 800c888:	08018f50 	.word	0x08018f50
 800c88c:	08018f80 	.word	0x08018f80
 800c890:	08018fb0 	.word	0x08018fb0
 800c894:	08018fd8 	.word	0x08018fd8
 800c898:	0801900c 	.word	0x0801900c
 800c89c:	08019038 	.word	0x08019038

0800c8a0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af02      	add	r7, sp, #8
 800c8a6:	6078      	str	r0, [r7, #4]
 800c8a8:	460b      	mov	r3, r1
 800c8aa:	807b      	strh	r3, [r7, #2]
 800c8ac:	4613      	mov	r3, r2
 800c8ae:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c8b0:	883b      	ldrh	r3, [r7, #0]
 800c8b2:	2b41      	cmp	r3, #65	@ 0x41
 800c8b4:	d009      	beq.n	800c8ca <pbuf_alloc_reference+0x2a>
 800c8b6:	883b      	ldrh	r3, [r7, #0]
 800c8b8:	2b01      	cmp	r3, #1
 800c8ba:	d006      	beq.n	800c8ca <pbuf_alloc_reference+0x2a>
 800c8bc:	4b0f      	ldr	r3, [pc, #60]	@ (800c8fc <pbuf_alloc_reference+0x5c>)
 800c8be:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c8c2:	490f      	ldr	r1, [pc, #60]	@ (800c900 <pbuf_alloc_reference+0x60>)
 800c8c4:	480f      	ldr	r0, [pc, #60]	@ (800c904 <pbuf_alloc_reference+0x64>)
 800c8c6:	f009 fd5f 	bl	8016388 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c8ca:	200b      	movs	r0, #11
 800c8cc:	f7ff fabc 	bl	800be48 <memp_malloc>
 800c8d0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d101      	bne.n	800c8dc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	e00b      	b.n	800c8f4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c8dc:	8879      	ldrh	r1, [r7, #2]
 800c8de:	887a      	ldrh	r2, [r7, #2]
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	9301      	str	r3, [sp, #4]
 800c8e4:	883b      	ldrh	r3, [r7, #0]
 800c8e6:	9300      	str	r3, [sp, #0]
 800c8e8:	460b      	mov	r3, r1
 800c8ea:	6879      	ldr	r1, [r7, #4]
 800c8ec:	68f8      	ldr	r0, [r7, #12]
 800c8ee:	f7ff feb7 	bl	800c660 <pbuf_init_alloced_pbuf>
  return p;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}
 800c8fc:	08018f50 	.word	0x08018f50
 800c900:	08019054 	.word	0x08019054
 800c904:	08018fb0 	.word	0x08018fb0

0800c908 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b088      	sub	sp, #32
 800c90c:	af02      	add	r7, sp, #8
 800c90e:	607b      	str	r3, [r7, #4]
 800c910:	4603      	mov	r3, r0
 800c912:	73fb      	strb	r3, [r7, #15]
 800c914:	460b      	mov	r3, r1
 800c916:	81bb      	strh	r3, [r7, #12]
 800c918:	4613      	mov	r3, r2
 800c91a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c91c:	7bfb      	ldrb	r3, [r7, #15]
 800c91e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c920:	8a7b      	ldrh	r3, [r7, #18]
 800c922:	3303      	adds	r3, #3
 800c924:	f023 0203 	bic.w	r2, r3, #3
 800c928:	89bb      	ldrh	r3, [r7, #12]
 800c92a:	441a      	add	r2, r3
 800c92c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c92e:	429a      	cmp	r2, r3
 800c930:	d901      	bls.n	800c936 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c932:	2300      	movs	r3, #0
 800c934:	e018      	b.n	800c968 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c936:	6a3b      	ldr	r3, [r7, #32]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d007      	beq.n	800c94c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c93c:	8a7b      	ldrh	r3, [r7, #18]
 800c93e:	3303      	adds	r3, #3
 800c940:	f023 0303 	bic.w	r3, r3, #3
 800c944:	6a3a      	ldr	r2, [r7, #32]
 800c946:	4413      	add	r3, r2
 800c948:	617b      	str	r3, [r7, #20]
 800c94a:	e001      	b.n	800c950 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c94c:	2300      	movs	r3, #0
 800c94e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	89b9      	ldrh	r1, [r7, #12]
 800c954:	89ba      	ldrh	r2, [r7, #12]
 800c956:	2302      	movs	r3, #2
 800c958:	9301      	str	r3, [sp, #4]
 800c95a:	897b      	ldrh	r3, [r7, #10]
 800c95c:	9300      	str	r3, [sp, #0]
 800c95e:	460b      	mov	r3, r1
 800c960:	6979      	ldr	r1, [r7, #20]
 800c962:	f7ff fe7d 	bl	800c660 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c966:	687b      	ldr	r3, [r7, #4]
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3718      	adds	r7, #24
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b084      	sub	sp, #16
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	460b      	mov	r3, r1
 800c97a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d106      	bne.n	800c990 <pbuf_realloc+0x20>
 800c982:	4b3a      	ldr	r3, [pc, #232]	@ (800ca6c <pbuf_realloc+0xfc>)
 800c984:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c988:	4939      	ldr	r1, [pc, #228]	@ (800ca70 <pbuf_realloc+0x100>)
 800c98a:	483a      	ldr	r0, [pc, #232]	@ (800ca74 <pbuf_realloc+0x104>)
 800c98c:	f009 fcfc 	bl	8016388 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	891b      	ldrh	r3, [r3, #8]
 800c994:	887a      	ldrh	r2, [r7, #2]
 800c996:	429a      	cmp	r2, r3
 800c998:	d263      	bcs.n	800ca62 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	891a      	ldrh	r2, [r3, #8]
 800c99e:	887b      	ldrh	r3, [r7, #2]
 800c9a0:	1ad3      	subs	r3, r2, r3
 800c9a2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c9a4:	887b      	ldrh	r3, [r7, #2]
 800c9a6:	817b      	strh	r3, [r7, #10]
  q = p;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c9ac:	e018      	b.n	800c9e0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	895b      	ldrh	r3, [r3, #10]
 800c9b2:	897a      	ldrh	r2, [r7, #10]
 800c9b4:	1ad3      	subs	r3, r2, r3
 800c9b6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	891a      	ldrh	r2, [r3, #8]
 800c9bc:	893b      	ldrh	r3, [r7, #8]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	b29a      	uxth	r2, r3
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d106      	bne.n	800c9e0 <pbuf_realloc+0x70>
 800c9d2:	4b26      	ldr	r3, [pc, #152]	@ (800ca6c <pbuf_realloc+0xfc>)
 800c9d4:	f240 12af 	movw	r2, #431	@ 0x1af
 800c9d8:	4927      	ldr	r1, [pc, #156]	@ (800ca78 <pbuf_realloc+0x108>)
 800c9da:	4826      	ldr	r0, [pc, #152]	@ (800ca74 <pbuf_realloc+0x104>)
 800c9dc:	f009 fcd4 	bl	8016388 <iprintf>
  while (rem_len > q->len) {
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	895b      	ldrh	r3, [r3, #10]
 800c9e4:	897a      	ldrh	r2, [r7, #10]
 800c9e6:	429a      	cmp	r2, r3
 800c9e8:	d8e1      	bhi.n	800c9ae <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	7b1b      	ldrb	r3, [r3, #12]
 800c9ee:	f003 030f 	and.w	r3, r3, #15
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d121      	bne.n	800ca3a <pbuf_realloc+0xca>
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	895b      	ldrh	r3, [r3, #10]
 800c9fa:	897a      	ldrh	r2, [r7, #10]
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d01c      	beq.n	800ca3a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	7b5b      	ldrb	r3, [r3, #13]
 800ca04:	f003 0302 	and.w	r3, r3, #2
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d116      	bne.n	800ca3a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	685a      	ldr	r2, [r3, #4]
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	1ad3      	subs	r3, r2, r3
 800ca14:	b29a      	uxth	r2, r3
 800ca16:	897b      	ldrh	r3, [r7, #10]
 800ca18:	4413      	add	r3, r2
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	68f8      	ldr	r0, [r7, #12]
 800ca20:	f7fe ff64 	bl	800b8ec <mem_trim>
 800ca24:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d106      	bne.n	800ca3a <pbuf_realloc+0xca>
 800ca2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ca6c <pbuf_realloc+0xfc>)
 800ca2e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800ca32:	4912      	ldr	r1, [pc, #72]	@ (800ca7c <pbuf_realloc+0x10c>)
 800ca34:	480f      	ldr	r0, [pc, #60]	@ (800ca74 <pbuf_realloc+0x104>)
 800ca36:	f009 fca7 	bl	8016388 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	897a      	ldrh	r2, [r7, #10]
 800ca3e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	895a      	ldrh	r2, [r3, #10]
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d004      	beq.n	800ca5a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4618      	mov	r0, r3
 800ca56:	f000 f911 	bl	800cc7c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	601a      	str	r2, [r3, #0]
 800ca60:	e000      	b.n	800ca64 <pbuf_realloc+0xf4>
    return;
 800ca62:	bf00      	nop

}
 800ca64:	3710      	adds	r7, #16
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	08018f50 	.word	0x08018f50
 800ca70:	08019068 	.word	0x08019068
 800ca74:	08018fb0 	.word	0x08018fb0
 800ca78:	08019080 	.word	0x08019080
 800ca7c:	08019098 	.word	0x08019098

0800ca80 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b086      	sub	sp, #24
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	60f8      	str	r0, [r7, #12]
 800ca88:	60b9      	str	r1, [r7, #8]
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d106      	bne.n	800caa2 <pbuf_add_header_impl+0x22>
 800ca94:	4b2b      	ldr	r3, [pc, #172]	@ (800cb44 <pbuf_add_header_impl+0xc4>)
 800ca96:	f240 12df 	movw	r2, #479	@ 0x1df
 800ca9a:	492b      	ldr	r1, [pc, #172]	@ (800cb48 <pbuf_add_header_impl+0xc8>)
 800ca9c:	482b      	ldr	r0, [pc, #172]	@ (800cb4c <pbuf_add_header_impl+0xcc>)
 800ca9e:	f009 fc73 	bl	8016388 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d003      	beq.n	800cab0 <pbuf_add_header_impl+0x30>
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800caae:	d301      	bcc.n	800cab4 <pbuf_add_header_impl+0x34>
    return 1;
 800cab0:	2301      	movs	r3, #1
 800cab2:	e043      	b.n	800cb3c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d101      	bne.n	800cabe <pbuf_add_header_impl+0x3e>
    return 0;
 800caba:	2300      	movs	r3, #0
 800cabc:	e03e      	b.n	800cb3c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	891a      	ldrh	r2, [r3, #8]
 800cac6:	8a7b      	ldrh	r3, [r7, #18]
 800cac8:	4413      	add	r3, r2
 800caca:	b29b      	uxth	r3, r3
 800cacc:	8a7a      	ldrh	r2, [r7, #18]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d901      	bls.n	800cad6 <pbuf_add_header_impl+0x56>
    return 1;
 800cad2:	2301      	movs	r3, #1
 800cad4:	e032      	b.n	800cb3c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	7b1b      	ldrb	r3, [r3, #12]
 800cada:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800cadc:	8a3b      	ldrh	r3, [r7, #16]
 800cade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00c      	beq.n	800cb00 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	685a      	ldr	r2, [r3, #4]
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	425b      	negs	r3, r3
 800caee:	4413      	add	r3, r2
 800caf0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	3310      	adds	r3, #16
 800caf6:	697a      	ldr	r2, [r7, #20]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d20d      	bcs.n	800cb18 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800cafc:	2301      	movs	r3, #1
 800cafe:	e01d      	b.n	800cb3c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800cb00:	79fb      	ldrb	r3, [r7, #7]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d006      	beq.n	800cb14 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	685a      	ldr	r2, [r3, #4]
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	425b      	negs	r3, r3
 800cb0e:	4413      	add	r3, r2
 800cb10:	617b      	str	r3, [r7, #20]
 800cb12:	e001      	b.n	800cb18 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800cb14:	2301      	movs	r3, #1
 800cb16:	e011      	b.n	800cb3c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	697a      	ldr	r2, [r7, #20]
 800cb1c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	895a      	ldrh	r2, [r3, #10]
 800cb22:	8a7b      	ldrh	r3, [r7, #18]
 800cb24:	4413      	add	r3, r2
 800cb26:	b29a      	uxth	r2, r3
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	891a      	ldrh	r2, [r3, #8]
 800cb30:	8a7b      	ldrh	r3, [r7, #18]
 800cb32:	4413      	add	r3, r2
 800cb34:	b29a      	uxth	r2, r3
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	811a      	strh	r2, [r3, #8]


  return 0;
 800cb3a:	2300      	movs	r3, #0
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3718      	adds	r7, #24
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}
 800cb44:	08018f50 	.word	0x08018f50
 800cb48:	080190b4 	.word	0x080190b4
 800cb4c:	08018fb0 	.word	0x08018fb0

0800cb50 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	6839      	ldr	r1, [r7, #0]
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7ff ff8e 	bl	800ca80 <pbuf_add_header_impl>
 800cb64:	4603      	mov	r3, r0
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3708      	adds	r7, #8
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
	...

0800cb70 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d106      	bne.n	800cb8e <pbuf_remove_header+0x1e>
 800cb80:	4b20      	ldr	r3, [pc, #128]	@ (800cc04 <pbuf_remove_header+0x94>)
 800cb82:	f240 224b 	movw	r2, #587	@ 0x24b
 800cb86:	4920      	ldr	r1, [pc, #128]	@ (800cc08 <pbuf_remove_header+0x98>)
 800cb88:	4820      	ldr	r0, [pc, #128]	@ (800cc0c <pbuf_remove_header+0x9c>)
 800cb8a:	f009 fbfd 	bl	8016388 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d003      	beq.n	800cb9c <pbuf_remove_header+0x2c>
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb9a:	d301      	bcc.n	800cba0 <pbuf_remove_header+0x30>
    return 1;
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	e02c      	b.n	800cbfa <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d101      	bne.n	800cbaa <pbuf_remove_header+0x3a>
    return 0;
 800cba6:	2300      	movs	r3, #0
 800cba8:	e027      	b.n	800cbfa <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	895b      	ldrh	r3, [r3, #10]
 800cbb2:	89fa      	ldrh	r2, [r7, #14]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d908      	bls.n	800cbca <pbuf_remove_header+0x5a>
 800cbb8:	4b12      	ldr	r3, [pc, #72]	@ (800cc04 <pbuf_remove_header+0x94>)
 800cbba:	f240 2255 	movw	r2, #597	@ 0x255
 800cbbe:	4914      	ldr	r1, [pc, #80]	@ (800cc10 <pbuf_remove_header+0xa0>)
 800cbc0:	4812      	ldr	r0, [pc, #72]	@ (800cc0c <pbuf_remove_header+0x9c>)
 800cbc2:	f009 fbe1 	bl	8016388 <iprintf>
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	e017      	b.n	800cbfa <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	685a      	ldr	r2, [r3, #4]
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	441a      	add	r2, r3
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	895a      	ldrh	r2, [r3, #10]
 800cbe0:	89fb      	ldrh	r3, [r7, #14]
 800cbe2:	1ad3      	subs	r3, r2, r3
 800cbe4:	b29a      	uxth	r2, r3
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	891a      	ldrh	r2, [r3, #8]
 800cbee:	89fb      	ldrh	r3, [r7, #14]
 800cbf0:	1ad3      	subs	r3, r2, r3
 800cbf2:	b29a      	uxth	r2, r3
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3710      	adds	r7, #16
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop
 800cc04:	08018f50 	.word	0x08018f50
 800cc08:	080190b4 	.word	0x080190b4
 800cc0c:	08018fb0 	.word	0x08018fb0
 800cc10:	080190c0 	.word	0x080190c0

0800cc14 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
 800cc1c:	460b      	mov	r3, r1
 800cc1e:	807b      	strh	r3, [r7, #2]
 800cc20:	4613      	mov	r3, r2
 800cc22:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800cc24:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	da08      	bge.n	800cc3e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800cc2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cc30:	425b      	negs	r3, r3
 800cc32:	4619      	mov	r1, r3
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f7ff ff9b 	bl	800cb70 <pbuf_remove_header>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	e007      	b.n	800cc4e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800cc3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cc42:	787a      	ldrb	r2, [r7, #1]
 800cc44:	4619      	mov	r1, r3
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f7ff ff1a 	bl	800ca80 <pbuf_add_header_impl>
 800cc4c:	4603      	mov	r3, r0
  }
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3708      	adds	r7, #8
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800cc56:	b580      	push	{r7, lr}
 800cc58:	b082      	sub	sp, #8
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
 800cc5e:	460b      	mov	r3, r1
 800cc60:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800cc62:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cc66:	2201      	movs	r2, #1
 800cc68:	4619      	mov	r1, r3
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f7ff ffd2 	bl	800cc14 <pbuf_header_impl>
 800cc70:	4603      	mov	r3, r0
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3708      	adds	r7, #8
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
	...

0800cc7c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b088      	sub	sp, #32
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d10b      	bne.n	800cca2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d106      	bne.n	800cc9e <pbuf_free+0x22>
 800cc90:	4b3b      	ldr	r3, [pc, #236]	@ (800cd80 <pbuf_free+0x104>)
 800cc92:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800cc96:	493b      	ldr	r1, [pc, #236]	@ (800cd84 <pbuf_free+0x108>)
 800cc98:	483b      	ldr	r0, [pc, #236]	@ (800cd88 <pbuf_free+0x10c>)
 800cc9a:	f009 fb75 	bl	8016388 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	e069      	b.n	800cd76 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800cca2:	2300      	movs	r3, #0
 800cca4:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800cca6:	e062      	b.n	800cd6e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800cca8:	f009 f9d4 	bl	8016054 <sys_arch_protect>
 800ccac:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	7b9b      	ldrb	r3, [r3, #14]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d106      	bne.n	800ccc4 <pbuf_free+0x48>
 800ccb6:	4b32      	ldr	r3, [pc, #200]	@ (800cd80 <pbuf_free+0x104>)
 800ccb8:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800ccbc:	4933      	ldr	r1, [pc, #204]	@ (800cd8c <pbuf_free+0x110>)
 800ccbe:	4832      	ldr	r0, [pc, #200]	@ (800cd88 <pbuf_free+0x10c>)
 800ccc0:	f009 fb62 	bl	8016388 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	7b9b      	ldrb	r3, [r3, #14]
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	b2da      	uxtb	r2, r3
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	739a      	strb	r2, [r3, #14]
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	7b9b      	ldrb	r3, [r3, #14]
 800ccd4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800ccd6:	69b8      	ldr	r0, [r7, #24]
 800ccd8:	f009 f9ca 	bl	8016070 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800ccdc:	7dfb      	ldrb	r3, [r7, #23]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d143      	bne.n	800cd6a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	7b1b      	ldrb	r3, [r3, #12]
 800ccec:	f003 030f 	and.w	r3, r3, #15
 800ccf0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	7b5b      	ldrb	r3, [r3, #13]
 800ccf6:	f003 0302 	and.w	r3, r3, #2
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d011      	beq.n	800cd22 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	691b      	ldr	r3, [r3, #16]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d106      	bne.n	800cd18 <pbuf_free+0x9c>
 800cd0a:	4b1d      	ldr	r3, [pc, #116]	@ (800cd80 <pbuf_free+0x104>)
 800cd0c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800cd10:	491f      	ldr	r1, [pc, #124]	@ (800cd90 <pbuf_free+0x114>)
 800cd12:	481d      	ldr	r0, [pc, #116]	@ (800cd88 <pbuf_free+0x10c>)
 800cd14:	f009 fb38 	bl	8016388 <iprintf>
        pc->custom_free_function(p);
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	691b      	ldr	r3, [r3, #16]
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	4798      	blx	r3
 800cd20:	e01d      	b.n	800cd5e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800cd22:	7bfb      	ldrb	r3, [r7, #15]
 800cd24:	2b02      	cmp	r3, #2
 800cd26:	d104      	bne.n	800cd32 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800cd28:	6879      	ldr	r1, [r7, #4]
 800cd2a:	200c      	movs	r0, #12
 800cd2c:	f7ff f902 	bl	800bf34 <memp_free>
 800cd30:	e015      	b.n	800cd5e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800cd32:	7bfb      	ldrb	r3, [r7, #15]
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	d104      	bne.n	800cd42 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800cd38:	6879      	ldr	r1, [r7, #4]
 800cd3a:	200b      	movs	r0, #11
 800cd3c:	f7ff f8fa 	bl	800bf34 <memp_free>
 800cd40:	e00d      	b.n	800cd5e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800cd42:	7bfb      	ldrb	r3, [r7, #15]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d103      	bne.n	800cd50 <pbuf_free+0xd4>
          mem_free(p);
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f7fe fd3f 	bl	800b7cc <mem_free>
 800cd4e:	e006      	b.n	800cd5e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800cd50:	4b0b      	ldr	r3, [pc, #44]	@ (800cd80 <pbuf_free+0x104>)
 800cd52:	f240 320f 	movw	r2, #783	@ 0x30f
 800cd56:	490f      	ldr	r1, [pc, #60]	@ (800cd94 <pbuf_free+0x118>)
 800cd58:	480b      	ldr	r0, [pc, #44]	@ (800cd88 <pbuf_free+0x10c>)
 800cd5a:	f009 fb15 	bl	8016388 <iprintf>
        }
      }
      count++;
 800cd5e:	7ffb      	ldrb	r3, [r7, #31]
 800cd60:	3301      	adds	r3, #1
 800cd62:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800cd64:	693b      	ldr	r3, [r7, #16]
 800cd66:	607b      	str	r3, [r7, #4]
 800cd68:	e001      	b.n	800cd6e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d199      	bne.n	800cca8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800cd74:	7ffb      	ldrb	r3, [r7, #31]
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3720      	adds	r7, #32
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
 800cd7e:	bf00      	nop
 800cd80:	08018f50 	.word	0x08018f50
 800cd84:	080190b4 	.word	0x080190b4
 800cd88:	08018fb0 	.word	0x08018fb0
 800cd8c:	080190e0 	.word	0x080190e0
 800cd90:	080190f8 	.word	0x080190f8
 800cd94:	0801911c 	.word	0x0801911c

0800cd98 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800cda0:	2300      	movs	r3, #0
 800cda2:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800cda4:	e005      	b.n	800cdb2 <pbuf_clen+0x1a>
    ++len;
 800cda6:	89fb      	ldrh	r3, [r7, #14]
 800cda8:	3301      	adds	r3, #1
 800cdaa:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d1f6      	bne.n	800cda6 <pbuf_clen+0xe>
  }
  return len;
 800cdb8:	89fb      	ldrh	r3, [r7, #14]
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3714      	adds	r7, #20
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc4:	4770      	bx	lr
	...

0800cdc8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b084      	sub	sp, #16
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d016      	beq.n	800ce04 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800cdd6:	f009 f93d 	bl	8016054 <sys_arch_protect>
 800cdda:	60f8      	str	r0, [r7, #12]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	7b9b      	ldrb	r3, [r3, #14]
 800cde0:	3301      	adds	r3, #1
 800cde2:	b2da      	uxtb	r2, r3
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	739a      	strb	r2, [r3, #14]
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f009 f941 	bl	8016070 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	7b9b      	ldrb	r3, [r3, #14]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d106      	bne.n	800ce04 <pbuf_ref+0x3c>
 800cdf6:	4b05      	ldr	r3, [pc, #20]	@ (800ce0c <pbuf_ref+0x44>)
 800cdf8:	f240 3242 	movw	r2, #834	@ 0x342
 800cdfc:	4904      	ldr	r1, [pc, #16]	@ (800ce10 <pbuf_ref+0x48>)
 800cdfe:	4805      	ldr	r0, [pc, #20]	@ (800ce14 <pbuf_ref+0x4c>)
 800ce00:	f009 fac2 	bl	8016388 <iprintf>
  }
}
 800ce04:	bf00      	nop
 800ce06:	3710      	adds	r7, #16
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	08018f50 	.word	0x08018f50
 800ce10:	08019130 	.word	0x08019130
 800ce14:	08018fb0 	.word	0x08018fb0

0800ce18 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
 800ce20:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d002      	beq.n	800ce2e <pbuf_cat+0x16>
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d107      	bne.n	800ce3e <pbuf_cat+0x26>
 800ce2e:	4b20      	ldr	r3, [pc, #128]	@ (800ceb0 <pbuf_cat+0x98>)
 800ce30:	f240 3259 	movw	r2, #857	@ 0x359
 800ce34:	491f      	ldr	r1, [pc, #124]	@ (800ceb4 <pbuf_cat+0x9c>)
 800ce36:	4820      	ldr	r0, [pc, #128]	@ (800ceb8 <pbuf_cat+0xa0>)
 800ce38:	f009 faa6 	bl	8016388 <iprintf>
 800ce3c:	e034      	b.n	800cea8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	60fb      	str	r3, [r7, #12]
 800ce42:	e00a      	b.n	800ce5a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	891a      	ldrh	r2, [r3, #8]
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	891b      	ldrh	r3, [r3, #8]
 800ce4c:	4413      	add	r3, r2
 800ce4e:	b29a      	uxth	r2, r3
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	60fb      	str	r3, [r7, #12]
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d1f0      	bne.n	800ce44 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	891a      	ldrh	r2, [r3, #8]
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	895b      	ldrh	r3, [r3, #10]
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d006      	beq.n	800ce7c <pbuf_cat+0x64>
 800ce6e:	4b10      	ldr	r3, [pc, #64]	@ (800ceb0 <pbuf_cat+0x98>)
 800ce70:	f240 3262 	movw	r2, #866	@ 0x362
 800ce74:	4911      	ldr	r1, [pc, #68]	@ (800cebc <pbuf_cat+0xa4>)
 800ce76:	4810      	ldr	r0, [pc, #64]	@ (800ceb8 <pbuf_cat+0xa0>)
 800ce78:	f009 fa86 	bl	8016388 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d006      	beq.n	800ce92 <pbuf_cat+0x7a>
 800ce84:	4b0a      	ldr	r3, [pc, #40]	@ (800ceb0 <pbuf_cat+0x98>)
 800ce86:	f240 3263 	movw	r2, #867	@ 0x363
 800ce8a:	490d      	ldr	r1, [pc, #52]	@ (800cec0 <pbuf_cat+0xa8>)
 800ce8c:	480a      	ldr	r0, [pc, #40]	@ (800ceb8 <pbuf_cat+0xa0>)
 800ce8e:	f009 fa7b 	bl	8016388 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	891a      	ldrh	r2, [r3, #8]
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	891b      	ldrh	r3, [r3, #8]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	b29a      	uxth	r2, r3
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	683a      	ldr	r2, [r7, #0]
 800cea6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	08018f50 	.word	0x08018f50
 800ceb4:	08019144 	.word	0x08019144
 800ceb8:	08018fb0 	.word	0x08018fb0
 800cebc:	0801917c 	.word	0x0801917c
 800cec0:	080191ac 	.word	0x080191ac

0800cec4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b082      	sub	sp, #8
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
 800cecc:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800cece:	6839      	ldr	r1, [r7, #0]
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f7ff ffa1 	bl	800ce18 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800ced6:	6838      	ldr	r0, [r7, #0]
 800ced8:	f7ff ff76 	bl	800cdc8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800cedc:	bf00      	nop
 800cede:	3708      	adds	r7, #8
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b086      	sub	sp, #24
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800ceee:	2300      	movs	r3, #0
 800cef0:	617b      	str	r3, [r7, #20]
 800cef2:	2300      	movs	r3, #0
 800cef4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d008      	beq.n	800cf0e <pbuf_copy+0x2a>
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d005      	beq.n	800cf0e <pbuf_copy+0x2a>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	891a      	ldrh	r2, [r3, #8]
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	891b      	ldrh	r3, [r3, #8]
 800cf0a:	429a      	cmp	r2, r3
 800cf0c:	d209      	bcs.n	800cf22 <pbuf_copy+0x3e>
 800cf0e:	4b57      	ldr	r3, [pc, #348]	@ (800d06c <pbuf_copy+0x188>)
 800cf10:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800cf14:	4956      	ldr	r1, [pc, #344]	@ (800d070 <pbuf_copy+0x18c>)
 800cf16:	4857      	ldr	r0, [pc, #348]	@ (800d074 <pbuf_copy+0x190>)
 800cf18:	f009 fa36 	bl	8016388 <iprintf>
 800cf1c:	f06f 030f 	mvn.w	r3, #15
 800cf20:	e09f      	b.n	800d062 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	895b      	ldrh	r3, [r3, #10]
 800cf26:	461a      	mov	r2, r3
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	1ad2      	subs	r2, r2, r3
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	895b      	ldrh	r3, [r3, #10]
 800cf30:	4619      	mov	r1, r3
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	1acb      	subs	r3, r1, r3
 800cf36:	429a      	cmp	r2, r3
 800cf38:	d306      	bcc.n	800cf48 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	895b      	ldrh	r3, [r3, #10]
 800cf3e:	461a      	mov	r2, r3
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	1ad3      	subs	r3, r2, r3
 800cf44:	60fb      	str	r3, [r7, #12]
 800cf46:	e005      	b.n	800cf54 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	895b      	ldrh	r3, [r3, #10]
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	1ad3      	subs	r3, r2, r3
 800cf52:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	685a      	ldr	r2, [r3, #4]
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	18d0      	adds	r0, r2, r3
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	685a      	ldr	r2, [r3, #4]
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	4413      	add	r3, r2
 800cf64:	68fa      	ldr	r2, [r7, #12]
 800cf66:	4619      	mov	r1, r3
 800cf68:	f009 fc77 	bl	801685a <memcpy>
    offset_to += len;
 800cf6c:	697a      	ldr	r2, [r7, #20]
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	4413      	add	r3, r2
 800cf72:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800cf74:	693a      	ldr	r2, [r7, #16]
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	4413      	add	r3, r2
 800cf7a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	895b      	ldrh	r3, [r3, #10]
 800cf80:	461a      	mov	r2, r3
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d906      	bls.n	800cf96 <pbuf_copy+0xb2>
 800cf88:	4b38      	ldr	r3, [pc, #224]	@ (800d06c <pbuf_copy+0x188>)
 800cf8a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800cf8e:	493a      	ldr	r1, [pc, #232]	@ (800d078 <pbuf_copy+0x194>)
 800cf90:	4838      	ldr	r0, [pc, #224]	@ (800d074 <pbuf_copy+0x190>)
 800cf92:	f009 f9f9 	bl	8016388 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	895b      	ldrh	r3, [r3, #10]
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d906      	bls.n	800cfb0 <pbuf_copy+0xcc>
 800cfa2:	4b32      	ldr	r3, [pc, #200]	@ (800d06c <pbuf_copy+0x188>)
 800cfa4:	f240 32da 	movw	r2, #986	@ 0x3da
 800cfa8:	4934      	ldr	r1, [pc, #208]	@ (800d07c <pbuf_copy+0x198>)
 800cfaa:	4832      	ldr	r0, [pc, #200]	@ (800d074 <pbuf_copy+0x190>)
 800cfac:	f009 f9ec 	bl	8016388 <iprintf>
    if (offset_from >= p_from->len) {
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	895b      	ldrh	r3, [r3, #10]
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d304      	bcc.n	800cfc6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	895b      	ldrh	r3, [r3, #10]
 800cfca:	461a      	mov	r2, r3
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d114      	bne.n	800cffc <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d10c      	bne.n	800cffc <pbuf_copy+0x118>
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d009      	beq.n	800cffc <pbuf_copy+0x118>
 800cfe8:	4b20      	ldr	r3, [pc, #128]	@ (800d06c <pbuf_copy+0x188>)
 800cfea:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800cfee:	4924      	ldr	r1, [pc, #144]	@ (800d080 <pbuf_copy+0x19c>)
 800cff0:	4820      	ldr	r0, [pc, #128]	@ (800d074 <pbuf_copy+0x190>)
 800cff2:	f009 f9c9 	bl	8016388 <iprintf>
 800cff6:	f06f 030f 	mvn.w	r3, #15
 800cffa:	e032      	b.n	800d062 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d013      	beq.n	800d02a <pbuf_copy+0x146>
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	895a      	ldrh	r2, [r3, #10]
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	891b      	ldrh	r3, [r3, #8]
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d10d      	bne.n	800d02a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d009      	beq.n	800d02a <pbuf_copy+0x146>
 800d016:	4b15      	ldr	r3, [pc, #84]	@ (800d06c <pbuf_copy+0x188>)
 800d018:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d01c:	4919      	ldr	r1, [pc, #100]	@ (800d084 <pbuf_copy+0x1a0>)
 800d01e:	4815      	ldr	r0, [pc, #84]	@ (800d074 <pbuf_copy+0x190>)
 800d020:	f009 f9b2 	bl	8016388 <iprintf>
 800d024:	f06f 0305 	mvn.w	r3, #5
 800d028:	e01b      	b.n	800d062 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d013      	beq.n	800d058 <pbuf_copy+0x174>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	895a      	ldrh	r2, [r3, #10]
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	891b      	ldrh	r3, [r3, #8]
 800d038:	429a      	cmp	r2, r3
 800d03a:	d10d      	bne.n	800d058 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d009      	beq.n	800d058 <pbuf_copy+0x174>
 800d044:	4b09      	ldr	r3, [pc, #36]	@ (800d06c <pbuf_copy+0x188>)
 800d046:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d04a:	490e      	ldr	r1, [pc, #56]	@ (800d084 <pbuf_copy+0x1a0>)
 800d04c:	4809      	ldr	r0, [pc, #36]	@ (800d074 <pbuf_copy+0x190>)
 800d04e:	f009 f99b 	bl	8016388 <iprintf>
 800d052:	f06f 0305 	mvn.w	r3, #5
 800d056:	e004      	b.n	800d062 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	f47f af61 	bne.w	800cf22 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d060:	2300      	movs	r3, #0
}
 800d062:	4618      	mov	r0, r3
 800d064:	3718      	adds	r7, #24
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	08018f50 	.word	0x08018f50
 800d070:	080191f8 	.word	0x080191f8
 800d074:	08018fb0 	.word	0x08018fb0
 800d078:	08019228 	.word	0x08019228
 800d07c:	08019240 	.word	0x08019240
 800d080:	0801925c 	.word	0x0801925c
 800d084:	0801926c 	.word	0x0801926c

0800d088 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b088      	sub	sp, #32
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	60f8      	str	r0, [r7, #12]
 800d090:	60b9      	str	r1, [r7, #8]
 800d092:	4611      	mov	r1, r2
 800d094:	461a      	mov	r2, r3
 800d096:	460b      	mov	r3, r1
 800d098:	80fb      	strh	r3, [r7, #6]
 800d09a:	4613      	mov	r3, r2
 800d09c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d108      	bne.n	800d0be <pbuf_copy_partial+0x36>
 800d0ac:	4b2b      	ldr	r3, [pc, #172]	@ (800d15c <pbuf_copy_partial+0xd4>)
 800d0ae:	f240 420a 	movw	r2, #1034	@ 0x40a
 800d0b2:	492b      	ldr	r1, [pc, #172]	@ (800d160 <pbuf_copy_partial+0xd8>)
 800d0b4:	482b      	ldr	r0, [pc, #172]	@ (800d164 <pbuf_copy_partial+0xdc>)
 800d0b6:	f009 f967 	bl	8016388 <iprintf>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	e04a      	b.n	800d154 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d108      	bne.n	800d0d6 <pbuf_copy_partial+0x4e>
 800d0c4:	4b25      	ldr	r3, [pc, #148]	@ (800d15c <pbuf_copy_partial+0xd4>)
 800d0c6:	f240 420b 	movw	r2, #1035	@ 0x40b
 800d0ca:	4927      	ldr	r1, [pc, #156]	@ (800d168 <pbuf_copy_partial+0xe0>)
 800d0cc:	4825      	ldr	r0, [pc, #148]	@ (800d164 <pbuf_copy_partial+0xdc>)
 800d0ce:	f009 f95b 	bl	8016388 <iprintf>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	e03e      	b.n	800d154 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	61fb      	str	r3, [r7, #28]
 800d0da:	e034      	b.n	800d146 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d0dc:	88bb      	ldrh	r3, [r7, #4]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d00a      	beq.n	800d0f8 <pbuf_copy_partial+0x70>
 800d0e2:	69fb      	ldr	r3, [r7, #28]
 800d0e4:	895b      	ldrh	r3, [r3, #10]
 800d0e6:	88ba      	ldrh	r2, [r7, #4]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d305      	bcc.n	800d0f8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d0ec:	69fb      	ldr	r3, [r7, #28]
 800d0ee:	895b      	ldrh	r3, [r3, #10]
 800d0f0:	88ba      	ldrh	r2, [r7, #4]
 800d0f2:	1ad3      	subs	r3, r2, r3
 800d0f4:	80bb      	strh	r3, [r7, #4]
 800d0f6:	e023      	b.n	800d140 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d0f8:	69fb      	ldr	r3, [r7, #28]
 800d0fa:	895a      	ldrh	r2, [r3, #10]
 800d0fc:	88bb      	ldrh	r3, [r7, #4]
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d102:	8b3a      	ldrh	r2, [r7, #24]
 800d104:	88fb      	ldrh	r3, [r7, #6]
 800d106:	429a      	cmp	r2, r3
 800d108:	d901      	bls.n	800d10e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d10a:	88fb      	ldrh	r3, [r7, #6]
 800d10c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d10e:	8b7b      	ldrh	r3, [r7, #26]
 800d110:	68ba      	ldr	r2, [r7, #8]
 800d112:	18d0      	adds	r0, r2, r3
 800d114:	69fb      	ldr	r3, [r7, #28]
 800d116:	685a      	ldr	r2, [r3, #4]
 800d118:	88bb      	ldrh	r3, [r7, #4]
 800d11a:	4413      	add	r3, r2
 800d11c:	8b3a      	ldrh	r2, [r7, #24]
 800d11e:	4619      	mov	r1, r3
 800d120:	f009 fb9b 	bl	801685a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d124:	8afa      	ldrh	r2, [r7, #22]
 800d126:	8b3b      	ldrh	r3, [r7, #24]
 800d128:	4413      	add	r3, r2
 800d12a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d12c:	8b7a      	ldrh	r2, [r7, #26]
 800d12e:	8b3b      	ldrh	r3, [r7, #24]
 800d130:	4413      	add	r3, r2
 800d132:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d134:	88fa      	ldrh	r2, [r7, #6]
 800d136:	8b3b      	ldrh	r3, [r7, #24]
 800d138:	1ad3      	subs	r3, r2, r3
 800d13a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d13c:	2300      	movs	r3, #0
 800d13e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d140:	69fb      	ldr	r3, [r7, #28]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	61fb      	str	r3, [r7, #28]
 800d146:	88fb      	ldrh	r3, [r7, #6]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d002      	beq.n	800d152 <pbuf_copy_partial+0xca>
 800d14c:	69fb      	ldr	r3, [r7, #28]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d1c4      	bne.n	800d0dc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d152:	8afb      	ldrh	r3, [r7, #22]
}
 800d154:	4618      	mov	r0, r3
 800d156:	3720      	adds	r7, #32
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}
 800d15c:	08018f50 	.word	0x08018f50
 800d160:	08019298 	.word	0x08019298
 800d164:	08018fb0 	.word	0x08018fb0
 800d168:	080192b8 	.word	0x080192b8

0800d16c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	4603      	mov	r3, r0
 800d174:	603a      	str	r2, [r7, #0]
 800d176:	71fb      	strb	r3, [r7, #7]
 800d178:	460b      	mov	r3, r1
 800d17a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	8919      	ldrh	r1, [r3, #8]
 800d180:	88ba      	ldrh	r2, [r7, #4]
 800d182:	79fb      	ldrb	r3, [r7, #7]
 800d184:	4618      	mov	r0, r3
 800d186:	f7ff fa95 	bl	800c6b4 <pbuf_alloc>
 800d18a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d101      	bne.n	800d196 <pbuf_clone+0x2a>
    return NULL;
 800d192:	2300      	movs	r3, #0
 800d194:	e011      	b.n	800d1ba <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800d196:	6839      	ldr	r1, [r7, #0]
 800d198:	68f8      	ldr	r0, [r7, #12]
 800d19a:	f7ff fea3 	bl	800cee4 <pbuf_copy>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d1a2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d006      	beq.n	800d1b8 <pbuf_clone+0x4c>
 800d1aa:	4b06      	ldr	r3, [pc, #24]	@ (800d1c4 <pbuf_clone+0x58>)
 800d1ac:	f240 5224 	movw	r2, #1316	@ 0x524
 800d1b0:	4905      	ldr	r1, [pc, #20]	@ (800d1c8 <pbuf_clone+0x5c>)
 800d1b2:	4806      	ldr	r0, [pc, #24]	@ (800d1cc <pbuf_clone+0x60>)
 800d1b4:	f009 f8e8 	bl	8016388 <iprintf>
  return q;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3710      	adds	r7, #16
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	08018f50 	.word	0x08018f50
 800d1c8:	080193c4 	.word	0x080193c4
 800d1cc:	08018fb0 	.word	0x08018fb0

0800d1d0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d1d4:	f008 ff5c 	bl	8016090 <rand>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800d1e6:	b29a      	uxth	r2, r3
 800d1e8:	4b01      	ldr	r3, [pc, #4]	@ (800d1f0 <tcp_init+0x20>)
 800d1ea:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800d1ec:	bf00      	nop
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	20000028 	.word	0x20000028

0800d1f4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b082      	sub	sp, #8
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	7d1b      	ldrb	r3, [r3, #20]
 800d200:	2b01      	cmp	r3, #1
 800d202:	d105      	bne.n	800d210 <tcp_free+0x1c>
 800d204:	4b06      	ldr	r3, [pc, #24]	@ (800d220 <tcp_free+0x2c>)
 800d206:	22d4      	movs	r2, #212	@ 0xd4
 800d208:	4906      	ldr	r1, [pc, #24]	@ (800d224 <tcp_free+0x30>)
 800d20a:	4807      	ldr	r0, [pc, #28]	@ (800d228 <tcp_free+0x34>)
 800d20c:	f009 f8bc 	bl	8016388 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800d210:	6879      	ldr	r1, [r7, #4]
 800d212:	2001      	movs	r0, #1
 800d214:	f7fe fe8e 	bl	800bf34 <memp_free>
}
 800d218:	bf00      	nop
 800d21a:	3708      	adds	r7, #8
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}
 800d220:	08019450 	.word	0x08019450
 800d224:	08019480 	.word	0x08019480
 800d228:	08019494 	.word	0x08019494

0800d22c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	7d1b      	ldrb	r3, [r3, #20]
 800d238:	2b01      	cmp	r3, #1
 800d23a:	d105      	bne.n	800d248 <tcp_free_listen+0x1c>
 800d23c:	4b06      	ldr	r3, [pc, #24]	@ (800d258 <tcp_free_listen+0x2c>)
 800d23e:	22df      	movs	r2, #223	@ 0xdf
 800d240:	4906      	ldr	r1, [pc, #24]	@ (800d25c <tcp_free_listen+0x30>)
 800d242:	4807      	ldr	r0, [pc, #28]	@ (800d260 <tcp_free_listen+0x34>)
 800d244:	f009 f8a0 	bl	8016388 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d248:	6879      	ldr	r1, [r7, #4]
 800d24a:	2002      	movs	r0, #2
 800d24c:	f7fe fe72 	bl	800bf34 <memp_free>
}
 800d250:	bf00      	nop
 800d252:	3708      	adds	r7, #8
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}
 800d258:	08019450 	.word	0x08019450
 800d25c:	080194bc 	.word	0x080194bc
 800d260:	08019494 	.word	0x08019494

0800d264 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d268:	f001 f85e 	bl	800e328 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d26c:	4b07      	ldr	r3, [pc, #28]	@ (800d28c <tcp_tmr+0x28>)
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	3301      	adds	r3, #1
 800d272:	b2da      	uxtb	r2, r3
 800d274:	4b05      	ldr	r3, [pc, #20]	@ (800d28c <tcp_tmr+0x28>)
 800d276:	701a      	strb	r2, [r3, #0]
 800d278:	4b04      	ldr	r3, [pc, #16]	@ (800d28c <tcp_tmr+0x28>)
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	f003 0301 	and.w	r3, r3, #1
 800d280:	2b00      	cmp	r3, #0
 800d282:	d001      	beq.n	800d288 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d284:	f000 fd0e 	bl	800dca4 <tcp_slowtmr>
  }
}
 800d288:	bf00      	nop
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	20011a89 	.word	0x20011a89

0800d290 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
 800d298:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d105      	bne.n	800d2ac <tcp_remove_listener+0x1c>
 800d2a0:	4b0d      	ldr	r3, [pc, #52]	@ (800d2d8 <tcp_remove_listener+0x48>)
 800d2a2:	22ff      	movs	r2, #255	@ 0xff
 800d2a4:	490d      	ldr	r1, [pc, #52]	@ (800d2dc <tcp_remove_listener+0x4c>)
 800d2a6:	480e      	ldr	r0, [pc, #56]	@ (800d2e0 <tcp_remove_listener+0x50>)
 800d2a8:	f009 f86e 	bl	8016388 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	60fb      	str	r3, [r7, #12]
 800d2b0:	e00a      	b.n	800d2c8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d2b6:	683a      	ldr	r2, [r7, #0]
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d102      	bne.n	800d2c2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	68db      	ldr	r3, [r3, #12]
 800d2c6:	60fb      	str	r3, [r7, #12]
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d1f1      	bne.n	800d2b2 <tcp_remove_listener+0x22>
    }
  }
}
 800d2ce:	bf00      	nop
 800d2d0:	bf00      	nop
 800d2d2:	3710      	adds	r7, #16
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	08019450 	.word	0x08019450
 800d2dc:	080194d8 	.word	0x080194d8
 800d2e0:	08019494 	.word	0x08019494

0800d2e4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b084      	sub	sp, #16
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d106      	bne.n	800d300 <tcp_listen_closed+0x1c>
 800d2f2:	4b14      	ldr	r3, [pc, #80]	@ (800d344 <tcp_listen_closed+0x60>)
 800d2f4:	f240 1211 	movw	r2, #273	@ 0x111
 800d2f8:	4913      	ldr	r1, [pc, #76]	@ (800d348 <tcp_listen_closed+0x64>)
 800d2fa:	4814      	ldr	r0, [pc, #80]	@ (800d34c <tcp_listen_closed+0x68>)
 800d2fc:	f009 f844 	bl	8016388 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	7d1b      	ldrb	r3, [r3, #20]
 800d304:	2b01      	cmp	r3, #1
 800d306:	d006      	beq.n	800d316 <tcp_listen_closed+0x32>
 800d308:	4b0e      	ldr	r3, [pc, #56]	@ (800d344 <tcp_listen_closed+0x60>)
 800d30a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800d30e:	4910      	ldr	r1, [pc, #64]	@ (800d350 <tcp_listen_closed+0x6c>)
 800d310:	480e      	ldr	r0, [pc, #56]	@ (800d34c <tcp_listen_closed+0x68>)
 800d312:	f009 f839 	bl	8016388 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d316:	2301      	movs	r3, #1
 800d318:	60fb      	str	r3, [r7, #12]
 800d31a:	e00b      	b.n	800d334 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d31c:	4a0d      	ldr	r2, [pc, #52]	@ (800d354 <tcp_listen_closed+0x70>)
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	6879      	ldr	r1, [r7, #4]
 800d328:	4618      	mov	r0, r3
 800d32a:	f7ff ffb1 	bl	800d290 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	3301      	adds	r3, #1
 800d332:	60fb      	str	r3, [r7, #12]
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	2b03      	cmp	r3, #3
 800d338:	d9f0      	bls.n	800d31c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d33a:	bf00      	nop
 800d33c:	bf00      	nop
 800d33e:	3710      	adds	r7, #16
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}
 800d344:	08019450 	.word	0x08019450
 800d348:	08019500 	.word	0x08019500
 800d34c:	08019494 	.word	0x08019494
 800d350:	0801950c 	.word	0x0801950c
 800d354:	0801b47c 	.word	0x0801b47c

0800d358 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d358:	b5b0      	push	{r4, r5, r7, lr}
 800d35a:	b088      	sub	sp, #32
 800d35c:	af04      	add	r7, sp, #16
 800d35e:	6078      	str	r0, [r7, #4]
 800d360:	460b      	mov	r3, r1
 800d362:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d106      	bne.n	800d378 <tcp_close_shutdown+0x20>
 800d36a:	4b63      	ldr	r3, [pc, #396]	@ (800d4f8 <tcp_close_shutdown+0x1a0>)
 800d36c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800d370:	4962      	ldr	r1, [pc, #392]	@ (800d4fc <tcp_close_shutdown+0x1a4>)
 800d372:	4863      	ldr	r0, [pc, #396]	@ (800d500 <tcp_close_shutdown+0x1a8>)
 800d374:	f009 f808 	bl	8016388 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d378:	78fb      	ldrb	r3, [r7, #3]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d066      	beq.n	800d44c <tcp_close_shutdown+0xf4>
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	7d1b      	ldrb	r3, [r3, #20]
 800d382:	2b04      	cmp	r3, #4
 800d384:	d003      	beq.n	800d38e <tcp_close_shutdown+0x36>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	7d1b      	ldrb	r3, [r3, #20]
 800d38a:	2b07      	cmp	r3, #7
 800d38c:	d15e      	bne.n	800d44c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d392:	2b00      	cmp	r3, #0
 800d394:	d104      	bne.n	800d3a0 <tcp_close_shutdown+0x48>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d39a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d39e:	d055      	beq.n	800d44c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	8b5b      	ldrh	r3, [r3, #26]
 800d3a4:	f003 0310 	and.w	r3, r3, #16
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d106      	bne.n	800d3ba <tcp_close_shutdown+0x62>
 800d3ac:	4b52      	ldr	r3, [pc, #328]	@ (800d4f8 <tcp_close_shutdown+0x1a0>)
 800d3ae:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800d3b2:	4954      	ldr	r1, [pc, #336]	@ (800d504 <tcp_close_shutdown+0x1ac>)
 800d3b4:	4852      	ldr	r0, [pc, #328]	@ (800d500 <tcp_close_shutdown+0x1a8>)
 800d3b6:	f008 ffe7 	bl	8016388 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d3c2:	687d      	ldr	r5, [r7, #4]
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	3304      	adds	r3, #4
 800d3c8:	687a      	ldr	r2, [r7, #4]
 800d3ca:	8ad2      	ldrh	r2, [r2, #22]
 800d3cc:	6879      	ldr	r1, [r7, #4]
 800d3ce:	8b09      	ldrh	r1, [r1, #24]
 800d3d0:	9102      	str	r1, [sp, #8]
 800d3d2:	9201      	str	r2, [sp, #4]
 800d3d4:	9300      	str	r3, [sp, #0]
 800d3d6:	462b      	mov	r3, r5
 800d3d8:	4622      	mov	r2, r4
 800d3da:	4601      	mov	r1, r0
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f005 fd85 	bl	8012eec <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f001 fb68 	bl	800eab8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d3e8:	4b47      	ldr	r3, [pc, #284]	@ (800d508 <tcp_close_shutdown+0x1b0>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d105      	bne.n	800d3fe <tcp_close_shutdown+0xa6>
 800d3f2:	4b45      	ldr	r3, [pc, #276]	@ (800d508 <tcp_close_shutdown+0x1b0>)
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	68db      	ldr	r3, [r3, #12]
 800d3f8:	4a43      	ldr	r2, [pc, #268]	@ (800d508 <tcp_close_shutdown+0x1b0>)
 800d3fa:	6013      	str	r3, [r2, #0]
 800d3fc:	e013      	b.n	800d426 <tcp_close_shutdown+0xce>
 800d3fe:	4b42      	ldr	r3, [pc, #264]	@ (800d508 <tcp_close_shutdown+0x1b0>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	60fb      	str	r3, [r7, #12]
 800d404:	e00c      	b.n	800d420 <tcp_close_shutdown+0xc8>
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	68db      	ldr	r3, [r3, #12]
 800d40a:	687a      	ldr	r2, [r7, #4]
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d104      	bne.n	800d41a <tcp_close_shutdown+0xc2>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	68da      	ldr	r2, [r3, #12]
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	60da      	str	r2, [r3, #12]
 800d418:	e005      	b.n	800d426 <tcp_close_shutdown+0xce>
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	68db      	ldr	r3, [r3, #12]
 800d41e:	60fb      	str	r3, [r7, #12]
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1ef      	bne.n	800d406 <tcp_close_shutdown+0xae>
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	2200      	movs	r2, #0
 800d42a:	60da      	str	r2, [r3, #12]
 800d42c:	4b37      	ldr	r3, [pc, #220]	@ (800d50c <tcp_close_shutdown+0x1b4>)
 800d42e:	2201      	movs	r2, #1
 800d430:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d432:	4b37      	ldr	r3, [pc, #220]	@ (800d510 <tcp_close_shutdown+0x1b8>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	687a      	ldr	r2, [r7, #4]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d102      	bne.n	800d442 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d43c:	f003 fffc 	bl	8011438 <tcp_trigger_input_pcb_close>
 800d440:	e002      	b.n	800d448 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f7ff fed6 	bl	800d1f4 <tcp_free>
      }
      return ERR_OK;
 800d448:	2300      	movs	r3, #0
 800d44a:	e050      	b.n	800d4ee <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	7d1b      	ldrb	r3, [r3, #20]
 800d450:	2b02      	cmp	r3, #2
 800d452:	d03b      	beq.n	800d4cc <tcp_close_shutdown+0x174>
 800d454:	2b02      	cmp	r3, #2
 800d456:	dc44      	bgt.n	800d4e2 <tcp_close_shutdown+0x18a>
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d002      	beq.n	800d462 <tcp_close_shutdown+0x10a>
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d02a      	beq.n	800d4b6 <tcp_close_shutdown+0x15e>
 800d460:	e03f      	b.n	800d4e2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	8adb      	ldrh	r3, [r3, #22]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d021      	beq.n	800d4ae <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d46a:	4b2a      	ldr	r3, [pc, #168]	@ (800d514 <tcp_close_shutdown+0x1bc>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	429a      	cmp	r2, r3
 800d472:	d105      	bne.n	800d480 <tcp_close_shutdown+0x128>
 800d474:	4b27      	ldr	r3, [pc, #156]	@ (800d514 <tcp_close_shutdown+0x1bc>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	4a26      	ldr	r2, [pc, #152]	@ (800d514 <tcp_close_shutdown+0x1bc>)
 800d47c:	6013      	str	r3, [r2, #0]
 800d47e:	e013      	b.n	800d4a8 <tcp_close_shutdown+0x150>
 800d480:	4b24      	ldr	r3, [pc, #144]	@ (800d514 <tcp_close_shutdown+0x1bc>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	60bb      	str	r3, [r7, #8]
 800d486:	e00c      	b.n	800d4a2 <tcp_close_shutdown+0x14a>
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	68db      	ldr	r3, [r3, #12]
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	429a      	cmp	r2, r3
 800d490:	d104      	bne.n	800d49c <tcp_close_shutdown+0x144>
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	68da      	ldr	r2, [r3, #12]
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	60da      	str	r2, [r3, #12]
 800d49a:	e005      	b.n	800d4a8 <tcp_close_shutdown+0x150>
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	60bb      	str	r3, [r7, #8]
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d1ef      	bne.n	800d488 <tcp_close_shutdown+0x130>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f7ff fea0 	bl	800d1f4 <tcp_free>
      break;
 800d4b4:	e01a      	b.n	800d4ec <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f7ff ff14 	bl	800d2e4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d4bc:	6879      	ldr	r1, [r7, #4]
 800d4be:	4816      	ldr	r0, [pc, #88]	@ (800d518 <tcp_close_shutdown+0x1c0>)
 800d4c0:	f001 fb4a 	bl	800eb58 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f7ff feb1 	bl	800d22c <tcp_free_listen>
      break;
 800d4ca:	e00f      	b.n	800d4ec <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d4cc:	6879      	ldr	r1, [r7, #4]
 800d4ce:	480e      	ldr	r0, [pc, #56]	@ (800d508 <tcp_close_shutdown+0x1b0>)
 800d4d0:	f001 fb42 	bl	800eb58 <tcp_pcb_remove>
 800d4d4:	4b0d      	ldr	r3, [pc, #52]	@ (800d50c <tcp_close_shutdown+0x1b4>)
 800d4d6:	2201      	movs	r2, #1
 800d4d8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7ff fe8a 	bl	800d1f4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d4e0:	e004      	b.n	800d4ec <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f000 f81a 	bl	800d51c <tcp_close_shutdown_fin>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	e000      	b.n	800d4ee <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d4ec:	2300      	movs	r3, #0
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3710      	adds	r7, #16
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bdb0      	pop	{r4, r5, r7, pc}
 800d4f6:	bf00      	nop
 800d4f8:	08019450 	.word	0x08019450
 800d4fc:	08019524 	.word	0x08019524
 800d500:	08019494 	.word	0x08019494
 800d504:	08019544 	.word	0x08019544
 800d508:	20011a80 	.word	0x20011a80
 800d50c:	20011a88 	.word	0x20011a88
 800d510:	20011ac0 	.word	0x20011ac0
 800d514:	20011a78 	.word	0x20011a78
 800d518:	20011a7c 	.word	0x20011a7c

0800d51c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d106      	bne.n	800d538 <tcp_close_shutdown_fin+0x1c>
 800d52a:	4b2e      	ldr	r3, [pc, #184]	@ (800d5e4 <tcp_close_shutdown_fin+0xc8>)
 800d52c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d530:	492d      	ldr	r1, [pc, #180]	@ (800d5e8 <tcp_close_shutdown_fin+0xcc>)
 800d532:	482e      	ldr	r0, [pc, #184]	@ (800d5ec <tcp_close_shutdown_fin+0xd0>)
 800d534:	f008 ff28 	bl	8016388 <iprintf>

  switch (pcb->state) {
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	7d1b      	ldrb	r3, [r3, #20]
 800d53c:	2b07      	cmp	r3, #7
 800d53e:	d020      	beq.n	800d582 <tcp_close_shutdown_fin+0x66>
 800d540:	2b07      	cmp	r3, #7
 800d542:	dc2b      	bgt.n	800d59c <tcp_close_shutdown_fin+0x80>
 800d544:	2b03      	cmp	r3, #3
 800d546:	d002      	beq.n	800d54e <tcp_close_shutdown_fin+0x32>
 800d548:	2b04      	cmp	r3, #4
 800d54a:	d00d      	beq.n	800d568 <tcp_close_shutdown_fin+0x4c>
 800d54c:	e026      	b.n	800d59c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f004 fdda 	bl	8012108 <tcp_send_fin>
 800d554:	4603      	mov	r3, r0
 800d556:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d11f      	bne.n	800d5a0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2205      	movs	r2, #5
 800d564:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d566:	e01b      	b.n	800d5a0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f004 fdcd 	bl	8012108 <tcp_send_fin>
 800d56e:	4603      	mov	r3, r0
 800d570:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d114      	bne.n	800d5a4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2205      	movs	r2, #5
 800d57e:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d580:	e010      	b.n	800d5a4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f004 fdc0 	bl	8012108 <tcp_send_fin>
 800d588:	4603      	mov	r3, r0
 800d58a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d58c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d109      	bne.n	800d5a8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	2209      	movs	r2, #9
 800d598:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d59a:	e005      	b.n	800d5a8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d59c:	2300      	movs	r3, #0
 800d59e:	e01c      	b.n	800d5da <tcp_close_shutdown_fin+0xbe>
      break;
 800d5a0:	bf00      	nop
 800d5a2:	e002      	b.n	800d5aa <tcp_close_shutdown_fin+0x8e>
      break;
 800d5a4:	bf00      	nop
 800d5a6:	e000      	b.n	800d5aa <tcp_close_shutdown_fin+0x8e>
      break;
 800d5a8:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d5aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d103      	bne.n	800d5ba <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f004 fee6 	bl	8012384 <tcp_output>
 800d5b8:	e00d      	b.n	800d5d6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d5ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5c2:	d108      	bne.n	800d5d6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	8b5b      	ldrh	r3, [r3, #26]
 800d5c8:	f043 0308 	orr.w	r3, r3, #8
 800d5cc:	b29a      	uxth	r2, r3
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	e001      	b.n	800d5da <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d5d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3710      	adds	r7, #16
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}
 800d5e2:	bf00      	nop
 800d5e4:	08019450 	.word	0x08019450
 800d5e8:	08019500 	.word	0x08019500
 800d5ec:	08019494 	.word	0x08019494

0800d5f0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d109      	bne.n	800d612 <tcp_close+0x22>
 800d5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800d63c <tcp_close+0x4c>)
 800d600:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d604:	490e      	ldr	r1, [pc, #56]	@ (800d640 <tcp_close+0x50>)
 800d606:	480f      	ldr	r0, [pc, #60]	@ (800d644 <tcp_close+0x54>)
 800d608:	f008 febe 	bl	8016388 <iprintf>
 800d60c:	f06f 030f 	mvn.w	r3, #15
 800d610:	e00f      	b.n	800d632 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	7d1b      	ldrb	r3, [r3, #20]
 800d616:	2b01      	cmp	r3, #1
 800d618:	d006      	beq.n	800d628 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	8b5b      	ldrh	r3, [r3, #26]
 800d61e:	f043 0310 	orr.w	r3, r3, #16
 800d622:	b29a      	uxth	r2, r3
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d628:	2101      	movs	r1, #1
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f7ff fe94 	bl	800d358 <tcp_close_shutdown>
 800d630:	4603      	mov	r3, r0
}
 800d632:	4618      	mov	r0, r3
 800d634:	3708      	adds	r7, #8
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	08019450 	.word	0x08019450
 800d640:	08019560 	.word	0x08019560
 800d644:	08019494 	.word	0x08019494

0800d648 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b08e      	sub	sp, #56	@ 0x38
 800d64c:	af04      	add	r7, sp, #16
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d107      	bne.n	800d668 <tcp_abandon+0x20>
 800d658:	4b52      	ldr	r3, [pc, #328]	@ (800d7a4 <tcp_abandon+0x15c>)
 800d65a:	f240 223d 	movw	r2, #573	@ 0x23d
 800d65e:	4952      	ldr	r1, [pc, #328]	@ (800d7a8 <tcp_abandon+0x160>)
 800d660:	4852      	ldr	r0, [pc, #328]	@ (800d7ac <tcp_abandon+0x164>)
 800d662:	f008 fe91 	bl	8016388 <iprintf>
 800d666:	e099      	b.n	800d79c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	7d1b      	ldrb	r3, [r3, #20]
 800d66c:	2b01      	cmp	r3, #1
 800d66e:	d106      	bne.n	800d67e <tcp_abandon+0x36>
 800d670:	4b4c      	ldr	r3, [pc, #304]	@ (800d7a4 <tcp_abandon+0x15c>)
 800d672:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d676:	494e      	ldr	r1, [pc, #312]	@ (800d7b0 <tcp_abandon+0x168>)
 800d678:	484c      	ldr	r0, [pc, #304]	@ (800d7ac <tcp_abandon+0x164>)
 800d67a:	f008 fe85 	bl	8016388 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	7d1b      	ldrb	r3, [r3, #20]
 800d682:	2b0a      	cmp	r3, #10
 800d684:	d107      	bne.n	800d696 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d686:	6879      	ldr	r1, [r7, #4]
 800d688:	484a      	ldr	r0, [pc, #296]	@ (800d7b4 <tcp_abandon+0x16c>)
 800d68a:	f001 fa65 	bl	800eb58 <tcp_pcb_remove>
    tcp_free(pcb);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f7ff fdb0 	bl	800d1f4 <tcp_free>
 800d694:	e082      	b.n	800d79c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d696:	2300      	movs	r3, #0
 800d698:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6a2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6a8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6b0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	691b      	ldr	r3, [r3, #16]
 800d6b6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	7d1b      	ldrb	r3, [r3, #20]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d126      	bne.n	800d70e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	8adb      	ldrh	r3, [r3, #22]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d02e      	beq.n	800d726 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d6c8:	4b3b      	ldr	r3, [pc, #236]	@ (800d7b8 <tcp_abandon+0x170>)
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	687a      	ldr	r2, [r7, #4]
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d105      	bne.n	800d6de <tcp_abandon+0x96>
 800d6d2:	4b39      	ldr	r3, [pc, #228]	@ (800d7b8 <tcp_abandon+0x170>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	68db      	ldr	r3, [r3, #12]
 800d6d8:	4a37      	ldr	r2, [pc, #220]	@ (800d7b8 <tcp_abandon+0x170>)
 800d6da:	6013      	str	r3, [r2, #0]
 800d6dc:	e013      	b.n	800d706 <tcp_abandon+0xbe>
 800d6de:	4b36      	ldr	r3, [pc, #216]	@ (800d7b8 <tcp_abandon+0x170>)
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	61fb      	str	r3, [r7, #28]
 800d6e4:	e00c      	b.n	800d700 <tcp_abandon+0xb8>
 800d6e6:	69fb      	ldr	r3, [r7, #28]
 800d6e8:	68db      	ldr	r3, [r3, #12]
 800d6ea:	687a      	ldr	r2, [r7, #4]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d104      	bne.n	800d6fa <tcp_abandon+0xb2>
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	68da      	ldr	r2, [r3, #12]
 800d6f4:	69fb      	ldr	r3, [r7, #28]
 800d6f6:	60da      	str	r2, [r3, #12]
 800d6f8:	e005      	b.n	800d706 <tcp_abandon+0xbe>
 800d6fa:	69fb      	ldr	r3, [r7, #28]
 800d6fc:	68db      	ldr	r3, [r3, #12]
 800d6fe:	61fb      	str	r3, [r7, #28]
 800d700:	69fb      	ldr	r3, [r7, #28]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d1ef      	bne.n	800d6e6 <tcp_abandon+0x9e>
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	2200      	movs	r2, #0
 800d70a:	60da      	str	r2, [r3, #12]
 800d70c:	e00b      	b.n	800d726 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	8adb      	ldrh	r3, [r3, #22]
 800d716:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d718:	6879      	ldr	r1, [r7, #4]
 800d71a:	4828      	ldr	r0, [pc, #160]	@ (800d7bc <tcp_abandon+0x174>)
 800d71c:	f001 fa1c 	bl	800eb58 <tcp_pcb_remove>
 800d720:	4b27      	ldr	r3, [pc, #156]	@ (800d7c0 <tcp_abandon+0x178>)
 800d722:	2201      	movs	r2, #1
 800d724:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d004      	beq.n	800d738 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d732:	4618      	mov	r0, r3
 800d734:	f000 fed8 	bl	800e4e8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d004      	beq.n	800d74a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d744:	4618      	mov	r0, r3
 800d746:	f000 fecf 	bl	800e4e8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d004      	beq.n	800d75c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d756:	4618      	mov	r0, r3
 800d758:	f000 fec6 	bl	800e4e8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00e      	beq.n	800d780 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d762:	6879      	ldr	r1, [r7, #4]
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	3304      	adds	r3, #4
 800d768:	687a      	ldr	r2, [r7, #4]
 800d76a:	8b12      	ldrh	r2, [r2, #24]
 800d76c:	9202      	str	r2, [sp, #8]
 800d76e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d770:	9201      	str	r2, [sp, #4]
 800d772:	9300      	str	r3, [sp, #0]
 800d774:	460b      	mov	r3, r1
 800d776:	697a      	ldr	r2, [r7, #20]
 800d778:	69b9      	ldr	r1, [r7, #24]
 800d77a:	6878      	ldr	r0, [r7, #4]
 800d77c:	f005 fbb6 	bl	8012eec <tcp_rst>
    }
    last_state = pcb->state;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	7d1b      	ldrb	r3, [r3, #20]
 800d784:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f7ff fd34 	bl	800d1f4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d78c:	693b      	ldr	r3, [r7, #16]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d004      	beq.n	800d79c <tcp_abandon+0x154>
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	f06f 010c 	mvn.w	r1, #12
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	4798      	blx	r3
  }
}
 800d79c:	3728      	adds	r7, #40	@ 0x28
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop
 800d7a4:	08019450 	.word	0x08019450
 800d7a8:	08019594 	.word	0x08019594
 800d7ac:	08019494 	.word	0x08019494
 800d7b0:	080195b0 	.word	0x080195b0
 800d7b4:	20011a84 	.word	0x20011a84
 800d7b8:	20011a78 	.word	0x20011a78
 800d7bc:	20011a80 	.word	0x20011a80
 800d7c0:	20011a88 	.word	0x20011a88

0800d7c4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b082      	sub	sp, #8
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d7cc:	2101      	movs	r1, #1
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f7ff ff3a 	bl	800d648 <tcp_abandon>
}
 800d7d4:	bf00      	nop
 800d7d6:	3708      	adds	r7, #8
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b088      	sub	sp, #32
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	60f8      	str	r0, [r7, #12]
 800d7e4:	60b9      	str	r1, [r7, #8]
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800d7ea:	2304      	movs	r3, #4
 800d7ec:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d101      	bne.n	800d7f8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800d7f4:	4b3e      	ldr	r3, [pc, #248]	@ (800d8f0 <tcp_bind+0x114>)
 800d7f6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d109      	bne.n	800d812 <tcp_bind+0x36>
 800d7fe:	4b3d      	ldr	r3, [pc, #244]	@ (800d8f4 <tcp_bind+0x118>)
 800d800:	f240 22a9 	movw	r2, #681	@ 0x2a9
 800d804:	493c      	ldr	r1, [pc, #240]	@ (800d8f8 <tcp_bind+0x11c>)
 800d806:	483d      	ldr	r0, [pc, #244]	@ (800d8fc <tcp_bind+0x120>)
 800d808:	f008 fdbe 	bl	8016388 <iprintf>
 800d80c:	f06f 030f 	mvn.w	r3, #15
 800d810:	e06a      	b.n	800d8e8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	7d1b      	ldrb	r3, [r3, #20]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d009      	beq.n	800d82e <tcp_bind+0x52>
 800d81a:	4b36      	ldr	r3, [pc, #216]	@ (800d8f4 <tcp_bind+0x118>)
 800d81c:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800d820:	4937      	ldr	r1, [pc, #220]	@ (800d900 <tcp_bind+0x124>)
 800d822:	4836      	ldr	r0, [pc, #216]	@ (800d8fc <tcp_bind+0x120>)
 800d824:	f008 fdb0 	bl	8016388 <iprintf>
 800d828:	f06f 0305 	mvn.w	r3, #5
 800d82c:	e05c      	b.n	800d8e8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800d82e:	88fb      	ldrh	r3, [r7, #6]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d109      	bne.n	800d848 <tcp_bind+0x6c>
    port = tcp_new_port();
 800d834:	f000 f9f0 	bl	800dc18 <tcp_new_port>
 800d838:	4603      	mov	r3, r0
 800d83a:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800d83c:	88fb      	ldrh	r3, [r7, #6]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d135      	bne.n	800d8ae <tcp_bind+0xd2>
      return ERR_BUF;
 800d842:	f06f 0301 	mvn.w	r3, #1
 800d846:	e04f      	b.n	800d8e8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800d848:	2300      	movs	r3, #0
 800d84a:	61fb      	str	r3, [r7, #28]
 800d84c:	e02b      	b.n	800d8a6 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d84e:	4a2d      	ldr	r2, [pc, #180]	@ (800d904 <tcp_bind+0x128>)
 800d850:	69fb      	ldr	r3, [r7, #28]
 800d852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	61bb      	str	r3, [r7, #24]
 800d85a:	e01e      	b.n	800d89a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800d85c:	69bb      	ldr	r3, [r7, #24]
 800d85e:	8adb      	ldrh	r3, [r3, #22]
 800d860:	88fa      	ldrh	r2, [r7, #6]
 800d862:	429a      	cmp	r2, r3
 800d864:	d116      	bne.n	800d894 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800d866:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d010      	beq.n	800d88e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800d86c:	69bb      	ldr	r3, [r7, #24]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d00c      	beq.n	800d88e <tcp_bind+0xb2>
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d009      	beq.n	800d88e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d005      	beq.n	800d88e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800d882:	69bb      	ldr	r3, [r7, #24]
 800d884:	681a      	ldr	r2, [r3, #0]
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d88a:	429a      	cmp	r2, r3
 800d88c:	d102      	bne.n	800d894 <tcp_bind+0xb8>
              return ERR_USE;
 800d88e:	f06f 0307 	mvn.w	r3, #7
 800d892:	e029      	b.n	800d8e8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d894:	69bb      	ldr	r3, [r7, #24]
 800d896:	68db      	ldr	r3, [r3, #12]
 800d898:	61bb      	str	r3, [r7, #24]
 800d89a:	69bb      	ldr	r3, [r7, #24]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d1dd      	bne.n	800d85c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800d8a0:	69fb      	ldr	r3, [r7, #28]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	61fb      	str	r3, [r7, #28]
 800d8a6:	69fa      	ldr	r2, [r7, #28]
 800d8a8:	697b      	ldr	r3, [r7, #20]
 800d8aa:	429a      	cmp	r2, r3
 800d8ac:	dbcf      	blt.n	800d84e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d00c      	beq.n	800d8ce <tcp_bind+0xf2>
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d008      	beq.n	800d8ce <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d002      	beq.n	800d8c8 <tcp_bind+0xec>
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	e000      	b.n	800d8ca <tcp_bind+0xee>
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	68fa      	ldr	r2, [r7, #12]
 800d8cc:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	88fa      	ldrh	r2, [r7, #6]
 800d8d2:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800d8d4:	4b0c      	ldr	r3, [pc, #48]	@ (800d908 <tcp_bind+0x12c>)
 800d8d6:	681a      	ldr	r2, [r3, #0]
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	60da      	str	r2, [r3, #12]
 800d8dc:	4a0a      	ldr	r2, [pc, #40]	@ (800d908 <tcp_bind+0x12c>)
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6013      	str	r3, [r2, #0]
 800d8e2:	f005 fcc5 	bl	8013270 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3720      	adds	r7, #32
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	0801b4a4 	.word	0x0801b4a4
 800d8f4:	08019450 	.word	0x08019450
 800d8f8:	080195e4 	.word	0x080195e4
 800d8fc:	08019494 	.word	0x08019494
 800d900:	080195fc 	.word	0x080195fc
 800d904:	0801b47c 	.word	0x0801b47c
 800d908:	20011a78 	.word	0x20011a78

0800d90c <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b084      	sub	sp, #16
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	60b9      	str	r1, [r7, #8]
 800d916:	4613      	mov	r3, r2
 800d918:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d106      	bne.n	800d92e <tcp_accept_null+0x22>
 800d920:	4b07      	ldr	r3, [pc, #28]	@ (800d940 <tcp_accept_null+0x34>)
 800d922:	f240 320f 	movw	r2, #783	@ 0x30f
 800d926:	4907      	ldr	r1, [pc, #28]	@ (800d944 <tcp_accept_null+0x38>)
 800d928:	4807      	ldr	r0, [pc, #28]	@ (800d948 <tcp_accept_null+0x3c>)
 800d92a:	f008 fd2d 	bl	8016388 <iprintf>

  tcp_abort(pcb);
 800d92e:	68b8      	ldr	r0, [r7, #8]
 800d930:	f7ff ff48 	bl	800d7c4 <tcp_abort>

  return ERR_ABRT;
 800d934:	f06f 030c 	mvn.w	r3, #12
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3710      	adds	r7, #16
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}
 800d940:	08019450 	.word	0x08019450
 800d944:	08019624 	.word	0x08019624
 800d948:	08019494 	.word	0x08019494

0800d94c <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b082      	sub	sp, #8
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
 800d954:	460b      	mov	r3, r1
 800d956:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800d958:	78fb      	ldrb	r3, [r7, #3]
 800d95a:	2200      	movs	r2, #0
 800d95c:	4619      	mov	r1, r3
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 f806 	bl	800d970 <tcp_listen_with_backlog_and_err>
 800d964:	4603      	mov	r3, r0
}
 800d966:	4618      	mov	r0, r3
 800d968:	3708      	adds	r7, #8
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
	...

0800d970 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b088      	sub	sp, #32
 800d974:	af00      	add	r7, sp, #0
 800d976:	60f8      	str	r0, [r7, #12]
 800d978:	460b      	mov	r3, r1
 800d97a:	607a      	str	r2, [r7, #4]
 800d97c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800d97e:	2300      	movs	r3, #0
 800d980:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d109      	bne.n	800d99c <tcp_listen_with_backlog_and_err+0x2c>
 800d988:	4b47      	ldr	r3, [pc, #284]	@ (800daa8 <tcp_listen_with_backlog_and_err+0x138>)
 800d98a:	f240 3259 	movw	r2, #857	@ 0x359
 800d98e:	4947      	ldr	r1, [pc, #284]	@ (800daac <tcp_listen_with_backlog_and_err+0x13c>)
 800d990:	4847      	ldr	r0, [pc, #284]	@ (800dab0 <tcp_listen_with_backlog_and_err+0x140>)
 800d992:	f008 fcf9 	bl	8016388 <iprintf>
 800d996:	23f0      	movs	r3, #240	@ 0xf0
 800d998:	76fb      	strb	r3, [r7, #27]
 800d99a:	e079      	b.n	800da90 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	7d1b      	ldrb	r3, [r3, #20]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d009      	beq.n	800d9b8 <tcp_listen_with_backlog_and_err+0x48>
 800d9a4:	4b40      	ldr	r3, [pc, #256]	@ (800daa8 <tcp_listen_with_backlog_and_err+0x138>)
 800d9a6:	f240 325a 	movw	r2, #858	@ 0x35a
 800d9aa:	4942      	ldr	r1, [pc, #264]	@ (800dab4 <tcp_listen_with_backlog_and_err+0x144>)
 800d9ac:	4840      	ldr	r0, [pc, #256]	@ (800dab0 <tcp_listen_with_backlog_and_err+0x140>)
 800d9ae:	f008 fceb 	bl	8016388 <iprintf>
 800d9b2:	23f1      	movs	r3, #241	@ 0xf1
 800d9b4:	76fb      	strb	r3, [r7, #27]
 800d9b6:	e06b      	b.n	800da90 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	7d1b      	ldrb	r3, [r3, #20]
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	d104      	bne.n	800d9ca <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800d9c4:	23f7      	movs	r3, #247	@ 0xf7
 800d9c6:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d9c8:	e062      	b.n	800da90 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800d9ca:	2002      	movs	r0, #2
 800d9cc:	f7fe fa3c 	bl	800be48 <memp_malloc>
 800d9d0:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800d9d2:	69fb      	ldr	r3, [r7, #28]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d102      	bne.n	800d9de <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 800d9d8:	23ff      	movs	r3, #255	@ 0xff
 800d9da:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d9dc:	e058      	b.n	800da90 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	691a      	ldr	r2, [r3, #16]
 800d9e2:	69fb      	ldr	r3, [r7, #28]
 800d9e4:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	8ada      	ldrh	r2, [r3, #22]
 800d9ea:	69fb      	ldr	r3, [r7, #28]
 800d9ec:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800d9ee:	69fb      	ldr	r3, [r7, #28]
 800d9f0:	2201      	movs	r2, #1
 800d9f2:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	7d5a      	ldrb	r2, [r3, #21]
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	7a5a      	ldrb	r2, [r3, #9]
 800da00:	69fb      	ldr	r3, [r7, #28]
 800da02:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	2200      	movs	r2, #0
 800da08:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	7ada      	ldrb	r2, [r3, #11]
 800da0e:	69fb      	ldr	r3, [r7, #28]
 800da10:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	7a9a      	ldrb	r2, [r3, #10]
 800da16:	69fb      	ldr	r3, [r7, #28]
 800da18:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681a      	ldr	r2, [r3, #0]
 800da1e:	69fb      	ldr	r3, [r7, #28]
 800da20:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	8adb      	ldrh	r3, [r3, #22]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d021      	beq.n	800da6e <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800da2a:	4b23      	ldr	r3, [pc, #140]	@ (800dab8 <tcp_listen_with_backlog_and_err+0x148>)
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	68fa      	ldr	r2, [r7, #12]
 800da30:	429a      	cmp	r2, r3
 800da32:	d105      	bne.n	800da40 <tcp_listen_with_backlog_and_err+0xd0>
 800da34:	4b20      	ldr	r3, [pc, #128]	@ (800dab8 <tcp_listen_with_backlog_and_err+0x148>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	4a1f      	ldr	r2, [pc, #124]	@ (800dab8 <tcp_listen_with_backlog_and_err+0x148>)
 800da3c:	6013      	str	r3, [r2, #0]
 800da3e:	e013      	b.n	800da68 <tcp_listen_with_backlog_and_err+0xf8>
 800da40:	4b1d      	ldr	r3, [pc, #116]	@ (800dab8 <tcp_listen_with_backlog_and_err+0x148>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	617b      	str	r3, [r7, #20]
 800da46:	e00c      	b.n	800da62 <tcp_listen_with_backlog_and_err+0xf2>
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	68db      	ldr	r3, [r3, #12]
 800da4c:	68fa      	ldr	r2, [r7, #12]
 800da4e:	429a      	cmp	r2, r3
 800da50:	d104      	bne.n	800da5c <tcp_listen_with_backlog_and_err+0xec>
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	68da      	ldr	r2, [r3, #12]
 800da56:	697b      	ldr	r3, [r7, #20]
 800da58:	60da      	str	r2, [r3, #12]
 800da5a:	e005      	b.n	800da68 <tcp_listen_with_backlog_and_err+0xf8>
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	617b      	str	r3, [r7, #20]
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d1ef      	bne.n	800da48 <tcp_listen_with_backlog_and_err+0xd8>
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	2200      	movs	r2, #0
 800da6c:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 800da6e:	68f8      	ldr	r0, [r7, #12]
 800da70:	f7ff fbc0 	bl	800d1f4 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800da74:	69fb      	ldr	r3, [r7, #28]
 800da76:	4a11      	ldr	r2, [pc, #68]	@ (800dabc <tcp_listen_with_backlog_and_err+0x14c>)
 800da78:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800da7a:	4b11      	ldr	r3, [pc, #68]	@ (800dac0 <tcp_listen_with_backlog_and_err+0x150>)
 800da7c:	681a      	ldr	r2, [r3, #0]
 800da7e:	69fb      	ldr	r3, [r7, #28]
 800da80:	60da      	str	r2, [r3, #12]
 800da82:	4a0f      	ldr	r2, [pc, #60]	@ (800dac0 <tcp_listen_with_backlog_and_err+0x150>)
 800da84:	69fb      	ldr	r3, [r7, #28]
 800da86:	6013      	str	r3, [r2, #0]
 800da88:	f005 fbf2 	bl	8013270 <tcp_timer_needed>
  res = ERR_OK;
 800da8c:	2300      	movs	r3, #0
 800da8e:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d002      	beq.n	800da9c <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	7efa      	ldrb	r2, [r7, #27]
 800da9a:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800da9c:	69fb      	ldr	r3, [r7, #28]
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3720      	adds	r7, #32
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	bf00      	nop
 800daa8:	08019450 	.word	0x08019450
 800daac:	08019644 	.word	0x08019644
 800dab0:	08019494 	.word	0x08019494
 800dab4:	08019674 	.word	0x08019674
 800dab8:	20011a78 	.word	0x20011a78
 800dabc:	0800d90d 	.word	0x0800d90d
 800dac0:	20011a7c 	.word	0x20011a7c

0800dac4 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b084      	sub	sp, #16
 800dac8:	af00      	add	r7, sp, #0
 800daca:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d106      	bne.n	800dae0 <tcp_update_rcv_ann_wnd+0x1c>
 800dad2:	4b25      	ldr	r3, [pc, #148]	@ (800db68 <tcp_update_rcv_ann_wnd+0xa4>)
 800dad4:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800dad8:	4924      	ldr	r1, [pc, #144]	@ (800db6c <tcp_update_rcv_ann_wnd+0xa8>)
 800dada:	4825      	ldr	r0, [pc, #148]	@ (800db70 <tcp_update_rcv_ann_wnd+0xac>)
 800dadc:	f008 fc54 	bl	8016388 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800dae8:	4413      	add	r3, r2
 800daea:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daf0:	687a      	ldr	r2, [r7, #4]
 800daf2:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800daf4:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800daf8:	bf28      	it	cs
 800dafa:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800dafe:	b292      	uxth	r2, r2
 800db00:	4413      	add	r3, r2
 800db02:	68fa      	ldr	r2, [r7, #12]
 800db04:	1ad3      	subs	r3, r2, r3
 800db06:	2b00      	cmp	r3, #0
 800db08:	db08      	blt.n	800db1c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	1ad3      	subs	r3, r2, r3
 800db1a:	e020      	b.n	800db5e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db24:	1ad3      	subs	r3, r2, r3
 800db26:	2b00      	cmp	r3, #0
 800db28:	dd03      	ble.n	800db32 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2200      	movs	r2, #0
 800db2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800db30:	e014      	b.n	800db5c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db3a:	1ad3      	subs	r3, r2, r3
 800db3c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db44:	d306      	bcc.n	800db54 <tcp_update_rcv_ann_wnd+0x90>
 800db46:	4b08      	ldr	r3, [pc, #32]	@ (800db68 <tcp_update_rcv_ann_wnd+0xa4>)
 800db48:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800db4c:	4909      	ldr	r1, [pc, #36]	@ (800db74 <tcp_update_rcv_ann_wnd+0xb0>)
 800db4e:	4808      	ldr	r0, [pc, #32]	@ (800db70 <tcp_update_rcv_ann_wnd+0xac>)
 800db50:	f008 fc1a 	bl	8016388 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	b29a      	uxth	r2, r3
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800db5c:	2300      	movs	r3, #0
  }
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	08019450 	.word	0x08019450
 800db6c:	080196ac 	.word	0x080196ac
 800db70:	08019494 	.word	0x08019494
 800db74:	080196d0 	.word	0x080196d0

0800db78 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b084      	sub	sp, #16
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
 800db80:	460b      	mov	r3, r1
 800db82:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d107      	bne.n	800db9a <tcp_recved+0x22>
 800db8a:	4b1f      	ldr	r3, [pc, #124]	@ (800dc08 <tcp_recved+0x90>)
 800db8c:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800db90:	491e      	ldr	r1, [pc, #120]	@ (800dc0c <tcp_recved+0x94>)
 800db92:	481f      	ldr	r0, [pc, #124]	@ (800dc10 <tcp_recved+0x98>)
 800db94:	f008 fbf8 	bl	8016388 <iprintf>
 800db98:	e032      	b.n	800dc00 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	7d1b      	ldrb	r3, [r3, #20]
 800db9e:	2b01      	cmp	r3, #1
 800dba0:	d106      	bne.n	800dbb0 <tcp_recved+0x38>
 800dba2:	4b19      	ldr	r3, [pc, #100]	@ (800dc08 <tcp_recved+0x90>)
 800dba4:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800dba8:	491a      	ldr	r1, [pc, #104]	@ (800dc14 <tcp_recved+0x9c>)
 800dbaa:	4819      	ldr	r0, [pc, #100]	@ (800dc10 <tcp_recved+0x98>)
 800dbac:	f008 fbec 	bl	8016388 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800dbb4:	887b      	ldrh	r3, [r7, #2]
 800dbb6:	4413      	add	r3, r2
 800dbb8:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800dbba:	89fb      	ldrh	r3, [r7, #14]
 800dbbc:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dbc0:	d804      	bhi.n	800dbcc <tcp_recved+0x54>
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dbc6:	89fa      	ldrh	r2, [r7, #14]
 800dbc8:	429a      	cmp	r2, r3
 800dbca:	d204      	bcs.n	800dbd6 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800dbd2:	851a      	strh	r2, [r3, #40]	@ 0x28
 800dbd4:	e002      	b.n	800dbdc <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	89fa      	ldrh	r2, [r7, #14]
 800dbda:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f7ff ff71 	bl	800dac4 <tcp_update_rcv_ann_wnd>
 800dbe2:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800dbea:	d309      	bcc.n	800dc00 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	8b5b      	ldrh	r3, [r3, #26]
 800dbf0:	f043 0302 	orr.w	r3, r3, #2
 800dbf4:	b29a      	uxth	r2, r3
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f004 fbc2 	bl	8012384 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800dc00:	3710      	adds	r7, #16
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	08019450 	.word	0x08019450
 800dc0c:	080196ec 	.word	0x080196ec
 800dc10:	08019494 	.word	0x08019494
 800dc14:	08019704 	.word	0x08019704

0800dc18 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b083      	sub	sp, #12
 800dc1c:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800dc22:	4b1e      	ldr	r3, [pc, #120]	@ (800dc9c <tcp_new_port+0x84>)
 800dc24:	881b      	ldrh	r3, [r3, #0]
 800dc26:	3301      	adds	r3, #1
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	4b1c      	ldr	r3, [pc, #112]	@ (800dc9c <tcp_new_port+0x84>)
 800dc2c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800dc2e:	4b1b      	ldr	r3, [pc, #108]	@ (800dc9c <tcp_new_port+0x84>)
 800dc30:	881b      	ldrh	r3, [r3, #0]
 800dc32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d103      	bne.n	800dc42 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800dc3a:	4b18      	ldr	r3, [pc, #96]	@ (800dc9c <tcp_new_port+0x84>)
 800dc3c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800dc40:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800dc42:	2300      	movs	r3, #0
 800dc44:	71fb      	strb	r3, [r7, #7]
 800dc46:	e01e      	b.n	800dc86 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800dc48:	79fb      	ldrb	r3, [r7, #7]
 800dc4a:	4a15      	ldr	r2, [pc, #84]	@ (800dca0 <tcp_new_port+0x88>)
 800dc4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	603b      	str	r3, [r7, #0]
 800dc54:	e011      	b.n	800dc7a <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	8ada      	ldrh	r2, [r3, #22]
 800dc5a:	4b10      	ldr	r3, [pc, #64]	@ (800dc9c <tcp_new_port+0x84>)
 800dc5c:	881b      	ldrh	r3, [r3, #0]
 800dc5e:	429a      	cmp	r2, r3
 800dc60:	d108      	bne.n	800dc74 <tcp_new_port+0x5c>
        n++;
 800dc62:	88bb      	ldrh	r3, [r7, #4]
 800dc64:	3301      	adds	r3, #1
 800dc66:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800dc68:	88bb      	ldrh	r3, [r7, #4]
 800dc6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dc6e:	d3d8      	bcc.n	800dc22 <tcp_new_port+0xa>
          return 0;
 800dc70:	2300      	movs	r3, #0
 800dc72:	e00d      	b.n	800dc90 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	68db      	ldr	r3, [r3, #12]
 800dc78:	603b      	str	r3, [r7, #0]
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d1ea      	bne.n	800dc56 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800dc80:	79fb      	ldrb	r3, [r7, #7]
 800dc82:	3301      	adds	r3, #1
 800dc84:	71fb      	strb	r3, [r7, #7]
 800dc86:	79fb      	ldrb	r3, [r7, #7]
 800dc88:	2b03      	cmp	r3, #3
 800dc8a:	d9dd      	bls.n	800dc48 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800dc8c:	4b03      	ldr	r3, [pc, #12]	@ (800dc9c <tcp_new_port+0x84>)
 800dc8e:	881b      	ldrh	r3, [r3, #0]
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	370c      	adds	r7, #12
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr
 800dc9c:	20000028 	.word	0x20000028
 800dca0:	0801b47c 	.word	0x0801b47c

0800dca4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800dca4:	b5b0      	push	{r4, r5, r7, lr}
 800dca6:	b090      	sub	sp, #64	@ 0x40
 800dca8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800dcb0:	4b95      	ldr	r3, [pc, #596]	@ (800df08 <tcp_slowtmr+0x264>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	3301      	adds	r3, #1
 800dcb6:	4a94      	ldr	r2, [pc, #592]	@ (800df08 <tcp_slowtmr+0x264>)
 800dcb8:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800dcba:	4b94      	ldr	r3, [pc, #592]	@ (800df0c <tcp_slowtmr+0x268>)
 800dcbc:	781b      	ldrb	r3, [r3, #0]
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	b2da      	uxtb	r2, r3
 800dcc2:	4b92      	ldr	r3, [pc, #584]	@ (800df0c <tcp_slowtmr+0x268>)
 800dcc4:	701a      	strb	r2, [r3, #0]
 800dcc6:	e000      	b.n	800dcca <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800dcc8:	bf00      	nop
  prev = NULL;
 800dcca:	2300      	movs	r3, #0
 800dccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800dcce:	4b90      	ldr	r3, [pc, #576]	@ (800df10 <tcp_slowtmr+0x26c>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800dcd4:	e29d      	b.n	800e212 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800dcd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd8:	7d1b      	ldrb	r3, [r3, #20]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d106      	bne.n	800dcec <tcp_slowtmr+0x48>
 800dcde:	4b8d      	ldr	r3, [pc, #564]	@ (800df14 <tcp_slowtmr+0x270>)
 800dce0:	f240 42be 	movw	r2, #1214	@ 0x4be
 800dce4:	498c      	ldr	r1, [pc, #560]	@ (800df18 <tcp_slowtmr+0x274>)
 800dce6:	488d      	ldr	r0, [pc, #564]	@ (800df1c <tcp_slowtmr+0x278>)
 800dce8:	f008 fb4e 	bl	8016388 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800dcec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcee:	7d1b      	ldrb	r3, [r3, #20]
 800dcf0:	2b01      	cmp	r3, #1
 800dcf2:	d106      	bne.n	800dd02 <tcp_slowtmr+0x5e>
 800dcf4:	4b87      	ldr	r3, [pc, #540]	@ (800df14 <tcp_slowtmr+0x270>)
 800dcf6:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800dcfa:	4989      	ldr	r1, [pc, #548]	@ (800df20 <tcp_slowtmr+0x27c>)
 800dcfc:	4887      	ldr	r0, [pc, #540]	@ (800df1c <tcp_slowtmr+0x278>)
 800dcfe:	f008 fb43 	bl	8016388 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800dd02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd04:	7d1b      	ldrb	r3, [r3, #20]
 800dd06:	2b0a      	cmp	r3, #10
 800dd08:	d106      	bne.n	800dd18 <tcp_slowtmr+0x74>
 800dd0a:	4b82      	ldr	r3, [pc, #520]	@ (800df14 <tcp_slowtmr+0x270>)
 800dd0c:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800dd10:	4984      	ldr	r1, [pc, #528]	@ (800df24 <tcp_slowtmr+0x280>)
 800dd12:	4882      	ldr	r0, [pc, #520]	@ (800df1c <tcp_slowtmr+0x278>)
 800dd14:	f008 fb38 	bl	8016388 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800dd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd1a:	7f9a      	ldrb	r2, [r3, #30]
 800dd1c:	4b7b      	ldr	r3, [pc, #492]	@ (800df0c <tcp_slowtmr+0x268>)
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	429a      	cmp	r2, r3
 800dd22:	d105      	bne.n	800dd30 <tcp_slowtmr+0x8c>
      prev = pcb;
 800dd24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd26:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800dd28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd2a:	68db      	ldr	r3, [r3, #12]
 800dd2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800dd2e:	e270      	b.n	800e212 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800dd30:	4b76      	ldr	r3, [pc, #472]	@ (800df0c <tcp_slowtmr+0x268>)
 800dd32:	781a      	ldrb	r2, [r3, #0]
 800dd34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd36:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800dd38:	2300      	movs	r3, #0
 800dd3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800dd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd46:	7d1b      	ldrb	r3, [r3, #20]
 800dd48:	2b02      	cmp	r3, #2
 800dd4a:	d10a      	bne.n	800dd62 <tcp_slowtmr+0xbe>
 800dd4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dd52:	2b05      	cmp	r3, #5
 800dd54:	d905      	bls.n	800dd62 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800dd56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd5a:	3301      	adds	r3, #1
 800dd5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dd60:	e11e      	b.n	800dfa0 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800dd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dd68:	2b0b      	cmp	r3, #11
 800dd6a:	d905      	bls.n	800dd78 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800dd6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd70:	3301      	adds	r3, #1
 800dd72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dd76:	e113      	b.n	800dfa0 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800dd78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd7a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d075      	beq.n	800de6e <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800dd82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d006      	beq.n	800dd98 <tcp_slowtmr+0xf4>
 800dd8a:	4b62      	ldr	r3, [pc, #392]	@ (800df14 <tcp_slowtmr+0x270>)
 800dd8c:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800dd90:	4965      	ldr	r1, [pc, #404]	@ (800df28 <tcp_slowtmr+0x284>)
 800dd92:	4862      	ldr	r0, [pc, #392]	@ (800df1c <tcp_slowtmr+0x278>)
 800dd94:	f008 faf8 	bl	8016388 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800dd98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d106      	bne.n	800ddae <tcp_slowtmr+0x10a>
 800dda0:	4b5c      	ldr	r3, [pc, #368]	@ (800df14 <tcp_slowtmr+0x270>)
 800dda2:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800dda6:	4961      	ldr	r1, [pc, #388]	@ (800df2c <tcp_slowtmr+0x288>)
 800dda8:	485c      	ldr	r0, [pc, #368]	@ (800df1c <tcp_slowtmr+0x278>)
 800ddaa:	f008 faed 	bl	8016388 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800ddae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddb0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800ddb4:	2b0b      	cmp	r3, #11
 800ddb6:	d905      	bls.n	800ddc4 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800ddb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddbc:	3301      	adds	r3, #1
 800ddbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ddc2:	e0ed      	b.n	800dfa0 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800ddc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddc6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800ddca:	3b01      	subs	r3, #1
 800ddcc:	4a58      	ldr	r2, [pc, #352]	@ (800df30 <tcp_slowtmr+0x28c>)
 800ddce:	5cd3      	ldrb	r3, [r2, r3]
 800ddd0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800ddd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddd4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ddd8:	7c7a      	ldrb	r2, [r7, #17]
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d907      	bls.n	800ddee <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800ddde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dde0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800dde4:	3301      	adds	r3, #1
 800dde6:	b2da      	uxtb	r2, r3
 800dde8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddea:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800ddee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddf0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ddf4:	7c7a      	ldrb	r2, [r7, #17]
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	f200 80d2 	bhi.w	800dfa0 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800de00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800de06:	2b00      	cmp	r3, #0
 800de08:	d108      	bne.n	800de1c <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800de0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800de0c:	f005 f962 	bl	80130d4 <tcp_zero_window_probe>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	d014      	beq.n	800de40 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800de16:	2300      	movs	r3, #0
 800de18:	623b      	str	r3, [r7, #32]
 800de1a:	e011      	b.n	800de40 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800de1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800de22:	4619      	mov	r1, r3
 800de24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800de26:	f004 f827 	bl	8011e78 <tcp_split_unsent_seg>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d107      	bne.n	800de40 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800de30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800de32:	f004 faa7 	bl	8012384 <tcp_output>
 800de36:	4603      	mov	r3, r0
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d101      	bne.n	800de40 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800de3c:	2300      	movs	r3, #0
 800de3e:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800de40:	6a3b      	ldr	r3, [r7, #32]
 800de42:	2b00      	cmp	r3, #0
 800de44:	f000 80ac 	beq.w	800dfa0 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800de48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de4a:	2200      	movs	r2, #0
 800de4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800de50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de52:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800de56:	2b06      	cmp	r3, #6
 800de58:	f200 80a2 	bhi.w	800dfa0 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800de5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800de62:	3301      	adds	r3, #1
 800de64:	b2da      	uxtb	r2, r3
 800de66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de68:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800de6c:	e098      	b.n	800dfa0 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800de6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de70:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800de74:	2b00      	cmp	r3, #0
 800de76:	db0f      	blt.n	800de98 <tcp_slowtmr+0x1f4>
 800de78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de7a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800de7e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800de82:	4293      	cmp	r3, r2
 800de84:	d008      	beq.n	800de98 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800de86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de88:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800de8c:	b29b      	uxth	r3, r3
 800de8e:	3301      	adds	r3, #1
 800de90:	b29b      	uxth	r3, r3
 800de92:	b21a      	sxth	r2, r3
 800de94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de96:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800de98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800de9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dea0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800dea4:	429a      	cmp	r2, r3
 800dea6:	db7b      	blt.n	800dfa0 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800dea8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800deaa:	f004 fd5f 	bl	801296c <tcp_rexmit_rto_prepare>
 800deae:	4603      	mov	r3, r0
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d007      	beq.n	800dec4 <tcp_slowtmr+0x220>
 800deb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d171      	bne.n	800dfa0 <tcp_slowtmr+0x2fc>
 800debc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800debe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d06d      	beq.n	800dfa0 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800dec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec6:	7d1b      	ldrb	r3, [r3, #20]
 800dec8:	2b02      	cmp	r3, #2
 800deca:	d03a      	beq.n	800df42 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800decc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dece:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ded2:	2b0c      	cmp	r3, #12
 800ded4:	bf28      	it	cs
 800ded6:	230c      	movcs	r3, #12
 800ded8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800deda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dedc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800dee0:	10db      	asrs	r3, r3, #3
 800dee2:	b21b      	sxth	r3, r3
 800dee4:	461a      	mov	r2, r3
 800dee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800deec:	4413      	add	r3, r2
 800deee:	7efa      	ldrb	r2, [r7, #27]
 800def0:	4910      	ldr	r1, [pc, #64]	@ (800df34 <tcp_slowtmr+0x290>)
 800def2:	5c8a      	ldrb	r2, [r1, r2]
 800def4:	4093      	lsls	r3, r2
 800def6:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800def8:	697b      	ldr	r3, [r7, #20]
 800defa:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800defe:	4293      	cmp	r3, r2
 800df00:	dc1a      	bgt.n	800df38 <tcp_slowtmr+0x294>
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	b21a      	sxth	r2, r3
 800df06:	e019      	b.n	800df3c <tcp_slowtmr+0x298>
 800df08:	20011a74 	.word	0x20011a74
 800df0c:	20011a8a 	.word	0x20011a8a
 800df10:	20011a80 	.word	0x20011a80
 800df14:	08019450 	.word	0x08019450
 800df18:	08019794 	.word	0x08019794
 800df1c:	08019494 	.word	0x08019494
 800df20:	080197c0 	.word	0x080197c0
 800df24:	080197ec 	.word	0x080197ec
 800df28:	0801981c 	.word	0x0801981c
 800df2c:	08019850 	.word	0x08019850
 800df30:	0801b474 	.word	0x0801b474
 800df34:	0801b464 	.word	0x0801b464
 800df38:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800df3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df3e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800df42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df44:	2200      	movs	r2, #0
 800df46:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800df48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df4a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800df4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df50:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800df54:	4293      	cmp	r3, r2
 800df56:	bf28      	it	cs
 800df58:	4613      	movcs	r3, r2
 800df5a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800df5c:	8a7b      	ldrh	r3, [r7, #18]
 800df5e:	085b      	lsrs	r3, r3, #1
 800df60:	b29a      	uxth	r2, r3
 800df62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df64:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800df68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800df6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800df72:	005b      	lsls	r3, r3, #1
 800df74:	b29b      	uxth	r3, r3
 800df76:	429a      	cmp	r2, r3
 800df78:	d206      	bcs.n	800df88 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800df7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800df7e:	005b      	lsls	r3, r3, #1
 800df80:	b29a      	uxth	r2, r3
 800df82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df84:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800df88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df8a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800df8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df8e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800df92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df94:	2200      	movs	r2, #0
 800df96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800df9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df9c:	f004 fd56 	bl	8012a4c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800dfa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa2:	7d1b      	ldrb	r3, [r3, #20]
 800dfa4:	2b06      	cmp	r3, #6
 800dfa6:	d111      	bne.n	800dfcc <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800dfa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfaa:	8b5b      	ldrh	r3, [r3, #26]
 800dfac:	f003 0310 	and.w	r3, r3, #16
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d00b      	beq.n	800dfcc <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dfb4:	4b9c      	ldr	r3, [pc, #624]	@ (800e228 <tcp_slowtmr+0x584>)
 800dfb6:	681a      	ldr	r2, [r3, #0]
 800dfb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfba:	6a1b      	ldr	r3, [r3, #32]
 800dfbc:	1ad3      	subs	r3, r2, r3
 800dfbe:	2b28      	cmp	r3, #40	@ 0x28
 800dfc0:	d904      	bls.n	800dfcc <tcp_slowtmr+0x328>
          ++pcb_remove;
 800dfc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfce:	7a5b      	ldrb	r3, [r3, #9]
 800dfd0:	f003 0308 	and.w	r3, r3, #8
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d04a      	beq.n	800e06e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800dfd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfda:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dfdc:	2b04      	cmp	r3, #4
 800dfde:	d003      	beq.n	800dfe8 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800dfe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800dfe4:	2b07      	cmp	r3, #7
 800dfe6:	d142      	bne.n	800e06e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dfe8:	4b8f      	ldr	r3, [pc, #572]	@ (800e228 <tcp_slowtmr+0x584>)
 800dfea:	681a      	ldr	r2, [r3, #0]
 800dfec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfee:	6a1b      	ldr	r3, [r3, #32]
 800dff0:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800dff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dff4:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800dff8:	4b8c      	ldr	r3, [pc, #560]	@ (800e22c <tcp_slowtmr+0x588>)
 800dffa:	440b      	add	r3, r1
 800dffc:	498c      	ldr	r1, [pc, #560]	@ (800e230 <tcp_slowtmr+0x58c>)
 800dffe:	fba1 1303 	umull	r1, r3, r1, r3
 800e002:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e004:	429a      	cmp	r2, r3
 800e006:	d90a      	bls.n	800e01e <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e00c:	3301      	adds	r3, #1
 800e00e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e012:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e016:	3301      	adds	r3, #1
 800e018:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e01c:	e027      	b.n	800e06e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e01e:	4b82      	ldr	r3, [pc, #520]	@ (800e228 <tcp_slowtmr+0x584>)
 800e020:	681a      	ldr	r2, [r3, #0]
 800e022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e024:	6a1b      	ldr	r3, [r3, #32]
 800e026:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e02a:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e030:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e034:	4618      	mov	r0, r3
 800e036:	4b7f      	ldr	r3, [pc, #508]	@ (800e234 <tcp_slowtmr+0x590>)
 800e038:	fb00 f303 	mul.w	r3, r0, r3
 800e03c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e03e:	497c      	ldr	r1, [pc, #496]	@ (800e230 <tcp_slowtmr+0x58c>)
 800e040:	fba1 1303 	umull	r1, r3, r1, r3
 800e044:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e046:	429a      	cmp	r2, r3
 800e048:	d911      	bls.n	800e06e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e04a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e04c:	f005 f802 	bl	8013054 <tcp_keepalive>
 800e050:	4603      	mov	r3, r0
 800e052:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e056:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d107      	bne.n	800e06e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e05e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e060:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e064:	3301      	adds	r3, #1
 800e066:	b2da      	uxtb	r2, r3
 800e068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e06a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e072:	2b00      	cmp	r3, #0
 800e074:	d011      	beq.n	800e09a <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e076:	4b6c      	ldr	r3, [pc, #432]	@ (800e228 <tcp_slowtmr+0x584>)
 800e078:	681a      	ldr	r2, [r3, #0]
 800e07a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e07c:	6a1b      	ldr	r3, [r3, #32]
 800e07e:	1ad2      	subs	r2, r2, r3
 800e080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e082:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e086:	4619      	mov	r1, r3
 800e088:	460b      	mov	r3, r1
 800e08a:	005b      	lsls	r3, r3, #1
 800e08c:	440b      	add	r3, r1
 800e08e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e090:	429a      	cmp	r2, r3
 800e092:	d302      	bcc.n	800e09a <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e094:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e096:	f000 fec3 	bl	800ee20 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09c:	7d1b      	ldrb	r3, [r3, #20]
 800e09e:	2b03      	cmp	r3, #3
 800e0a0:	d10b      	bne.n	800e0ba <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e0a2:	4b61      	ldr	r3, [pc, #388]	@ (800e228 <tcp_slowtmr+0x584>)
 800e0a4:	681a      	ldr	r2, [r3, #0]
 800e0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a8:	6a1b      	ldr	r3, [r3, #32]
 800e0aa:	1ad3      	subs	r3, r2, r3
 800e0ac:	2b28      	cmp	r3, #40	@ 0x28
 800e0ae:	d904      	bls.n	800e0ba <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e0b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0b4:	3301      	adds	r3, #1
 800e0b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e0ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0bc:	7d1b      	ldrb	r3, [r3, #20]
 800e0be:	2b09      	cmp	r3, #9
 800e0c0:	d10b      	bne.n	800e0da <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e0c2:	4b59      	ldr	r3, [pc, #356]	@ (800e228 <tcp_slowtmr+0x584>)
 800e0c4:	681a      	ldr	r2, [r3, #0]
 800e0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c8:	6a1b      	ldr	r3, [r3, #32]
 800e0ca:	1ad3      	subs	r3, r2, r3
 800e0cc:	2bf0      	cmp	r3, #240	@ 0xf0
 800e0ce:	d904      	bls.n	800e0da <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e0d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e0da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d060      	beq.n	800e1a4 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0e8:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e0ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0ec:	f000 fce4 	bl	800eab8 <tcp_pcb_purge>
      if (prev != NULL) {
 800e0f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d010      	beq.n	800e118 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e0f6:	4b50      	ldr	r3, [pc, #320]	@ (800e238 <tcp_slowtmr+0x594>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0fc:	429a      	cmp	r2, r3
 800e0fe:	d106      	bne.n	800e10e <tcp_slowtmr+0x46a>
 800e100:	4b4e      	ldr	r3, [pc, #312]	@ (800e23c <tcp_slowtmr+0x598>)
 800e102:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e106:	494e      	ldr	r1, [pc, #312]	@ (800e240 <tcp_slowtmr+0x59c>)
 800e108:	484e      	ldr	r0, [pc, #312]	@ (800e244 <tcp_slowtmr+0x5a0>)
 800e10a:	f008 f93d 	bl	8016388 <iprintf>
        prev->next = pcb->next;
 800e10e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e110:	68da      	ldr	r2, [r3, #12]
 800e112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e114:	60da      	str	r2, [r3, #12]
 800e116:	e00f      	b.n	800e138 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e118:	4b47      	ldr	r3, [pc, #284]	@ (800e238 <tcp_slowtmr+0x594>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e11e:	429a      	cmp	r2, r3
 800e120:	d006      	beq.n	800e130 <tcp_slowtmr+0x48c>
 800e122:	4b46      	ldr	r3, [pc, #280]	@ (800e23c <tcp_slowtmr+0x598>)
 800e124:	f240 5271 	movw	r2, #1393	@ 0x571
 800e128:	4947      	ldr	r1, [pc, #284]	@ (800e248 <tcp_slowtmr+0x5a4>)
 800e12a:	4846      	ldr	r0, [pc, #280]	@ (800e244 <tcp_slowtmr+0x5a0>)
 800e12c:	f008 f92c 	bl	8016388 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e132:	68db      	ldr	r3, [r3, #12]
 800e134:	4a40      	ldr	r2, [pc, #256]	@ (800e238 <tcp_slowtmr+0x594>)
 800e136:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e138:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d013      	beq.n	800e168 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e142:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e146:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e148:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e14c:	3304      	adds	r3, #4
 800e14e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e150:	8ad2      	ldrh	r2, [r2, #22]
 800e152:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e154:	8b09      	ldrh	r1, [r1, #24]
 800e156:	9102      	str	r1, [sp, #8]
 800e158:	9201      	str	r2, [sp, #4]
 800e15a:	9300      	str	r3, [sp, #0]
 800e15c:	462b      	mov	r3, r5
 800e15e:	4622      	mov	r2, r4
 800e160:	4601      	mov	r1, r0
 800e162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e164:	f004 fec2 	bl	8012eec <tcp_rst>
      err_arg = pcb->callback_arg;
 800e168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e16a:	691b      	ldr	r3, [r3, #16]
 800e16c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e170:	7d1b      	ldrb	r3, [r3, #20]
 800e172:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e176:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e17a:	68db      	ldr	r3, [r3, #12]
 800e17c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e17e:	6838      	ldr	r0, [r7, #0]
 800e180:	f7ff f838 	bl	800d1f4 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800e184:	4b31      	ldr	r3, [pc, #196]	@ (800e24c <tcp_slowtmr+0x5a8>)
 800e186:	2200      	movs	r2, #0
 800e188:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d004      	beq.n	800e19a <tcp_slowtmr+0x4f6>
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f06f 010c 	mvn.w	r1, #12
 800e196:	68b8      	ldr	r0, [r7, #8]
 800e198:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e19a:	4b2c      	ldr	r3, [pc, #176]	@ (800e24c <tcp_slowtmr+0x5a8>)
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d037      	beq.n	800e212 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e1a2:	e592      	b.n	800dcca <tcp_slowtmr+0x26>
      prev = pcb;
 800e1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1aa:	68db      	ldr	r3, [r3, #12]
 800e1ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800e1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1b0:	7f1b      	ldrb	r3, [r3, #28]
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	b2da      	uxtb	r2, r3
 800e1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1b8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1bc:	7f1a      	ldrb	r2, [r3, #28]
 800e1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c0:	7f5b      	ldrb	r3, [r3, #29]
 800e1c2:	429a      	cmp	r2, r3
 800e1c4:	d325      	bcc.n	800e212 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e1c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800e1cc:	4b1f      	ldr	r3, [pc, #124]	@ (800e24c <tcp_slowtmr+0x5a8>)
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d00b      	beq.n	800e1f4 <tcp_slowtmr+0x550>
 800e1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e1e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1e4:	6912      	ldr	r2, [r2, #16]
 800e1e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1e8:	4610      	mov	r0, r2
 800e1ea:	4798      	blx	r3
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800e1f2:	e002      	b.n	800e1fa <tcp_slowtmr+0x556>
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800e1fa:	4b14      	ldr	r3, [pc, #80]	@ (800e24c <tcp_slowtmr+0x5a8>)
 800e1fc:	781b      	ldrb	r3, [r3, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	f47f ad62 	bne.w	800dcc8 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e204:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d102      	bne.n	800e212 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e20c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e20e:	f004 f8b9 	bl	8012384 <tcp_output>
  while (pcb != NULL) {
 800e212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e214:	2b00      	cmp	r3, #0
 800e216:	f47f ad5e 	bne.w	800dcd6 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e21a:	2300      	movs	r3, #0
 800e21c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800e21e:	4b0c      	ldr	r3, [pc, #48]	@ (800e250 <tcp_slowtmr+0x5ac>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e224:	e069      	b.n	800e2fa <tcp_slowtmr+0x656>
 800e226:	bf00      	nop
 800e228:	20011a74 	.word	0x20011a74
 800e22c:	000a4cb8 	.word	0x000a4cb8
 800e230:	10624dd3 	.word	0x10624dd3
 800e234:	000124f8 	.word	0x000124f8
 800e238:	20011a80 	.word	0x20011a80
 800e23c:	08019450 	.word	0x08019450
 800e240:	08019888 	.word	0x08019888
 800e244:	08019494 	.word	0x08019494
 800e248:	080198b4 	.word	0x080198b4
 800e24c:	20011a88 	.word	0x20011a88
 800e250:	20011a84 	.word	0x20011a84
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e256:	7d1b      	ldrb	r3, [r3, #20]
 800e258:	2b0a      	cmp	r3, #10
 800e25a:	d006      	beq.n	800e26a <tcp_slowtmr+0x5c6>
 800e25c:	4b2b      	ldr	r3, [pc, #172]	@ (800e30c <tcp_slowtmr+0x668>)
 800e25e:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800e262:	492b      	ldr	r1, [pc, #172]	@ (800e310 <tcp_slowtmr+0x66c>)
 800e264:	482b      	ldr	r0, [pc, #172]	@ (800e314 <tcp_slowtmr+0x670>)
 800e266:	f008 f88f 	bl	8016388 <iprintf>
    pcb_remove = 0;
 800e26a:	2300      	movs	r3, #0
 800e26c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e270:	4b29      	ldr	r3, [pc, #164]	@ (800e318 <tcp_slowtmr+0x674>)
 800e272:	681a      	ldr	r2, [r3, #0]
 800e274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e276:	6a1b      	ldr	r3, [r3, #32]
 800e278:	1ad3      	subs	r3, r2, r3
 800e27a:	2bf0      	cmp	r3, #240	@ 0xf0
 800e27c:	d904      	bls.n	800e288 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800e27e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e282:	3301      	adds	r3, #1
 800e284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d02f      	beq.n	800e2f0 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800e290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e292:	f000 fc11 	bl	800eab8 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800e296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d010      	beq.n	800e2be <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800e29c:	4b1f      	ldr	r3, [pc, #124]	@ (800e31c <tcp_slowtmr+0x678>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d106      	bne.n	800e2b4 <tcp_slowtmr+0x610>
 800e2a6:	4b19      	ldr	r3, [pc, #100]	@ (800e30c <tcp_slowtmr+0x668>)
 800e2a8:	f240 52af 	movw	r2, #1455	@ 0x5af
 800e2ac:	491c      	ldr	r1, [pc, #112]	@ (800e320 <tcp_slowtmr+0x67c>)
 800e2ae:	4819      	ldr	r0, [pc, #100]	@ (800e314 <tcp_slowtmr+0x670>)
 800e2b0:	f008 f86a 	bl	8016388 <iprintf>
        prev->next = pcb->next;
 800e2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2b6:	68da      	ldr	r2, [r3, #12]
 800e2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ba:	60da      	str	r2, [r3, #12]
 800e2bc:	e00f      	b.n	800e2de <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800e2be:	4b17      	ldr	r3, [pc, #92]	@ (800e31c <tcp_slowtmr+0x678>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2c4:	429a      	cmp	r2, r3
 800e2c6:	d006      	beq.n	800e2d6 <tcp_slowtmr+0x632>
 800e2c8:	4b10      	ldr	r3, [pc, #64]	@ (800e30c <tcp_slowtmr+0x668>)
 800e2ca:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800e2ce:	4915      	ldr	r1, [pc, #84]	@ (800e324 <tcp_slowtmr+0x680>)
 800e2d0:	4810      	ldr	r0, [pc, #64]	@ (800e314 <tcp_slowtmr+0x670>)
 800e2d2:	f008 f859 	bl	8016388 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e2d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d8:	68db      	ldr	r3, [r3, #12]
 800e2da:	4a10      	ldr	r2, [pc, #64]	@ (800e31c <tcp_slowtmr+0x678>)
 800e2dc:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2e0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2e4:	68db      	ldr	r3, [r3, #12]
 800e2e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e2e8:	69f8      	ldr	r0, [r7, #28]
 800e2ea:	f7fe ff83 	bl	800d1f4 <tcp_free>
 800e2ee:	e004      	b.n	800e2fa <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800e2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d1a9      	bne.n	800e254 <tcp_slowtmr+0x5b0>
    }
  }
}
 800e300:	bf00      	nop
 800e302:	bf00      	nop
 800e304:	3730      	adds	r7, #48	@ 0x30
 800e306:	46bd      	mov	sp, r7
 800e308:	bdb0      	pop	{r4, r5, r7, pc}
 800e30a:	bf00      	nop
 800e30c:	08019450 	.word	0x08019450
 800e310:	080198e0 	.word	0x080198e0
 800e314:	08019494 	.word	0x08019494
 800e318:	20011a74 	.word	0x20011a74
 800e31c:	20011a84 	.word	0x20011a84
 800e320:	08019910 	.word	0x08019910
 800e324:	08019938 	.word	0x08019938

0800e328 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b082      	sub	sp, #8
 800e32c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e32e:	4b2d      	ldr	r3, [pc, #180]	@ (800e3e4 <tcp_fasttmr+0xbc>)
 800e330:	781b      	ldrb	r3, [r3, #0]
 800e332:	3301      	adds	r3, #1
 800e334:	b2da      	uxtb	r2, r3
 800e336:	4b2b      	ldr	r3, [pc, #172]	@ (800e3e4 <tcp_fasttmr+0xbc>)
 800e338:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e33a:	4b2b      	ldr	r3, [pc, #172]	@ (800e3e8 <tcp_fasttmr+0xc0>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e340:	e048      	b.n	800e3d4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	7f9a      	ldrb	r2, [r3, #30]
 800e346:	4b27      	ldr	r3, [pc, #156]	@ (800e3e4 <tcp_fasttmr+0xbc>)
 800e348:	781b      	ldrb	r3, [r3, #0]
 800e34a:	429a      	cmp	r2, r3
 800e34c:	d03f      	beq.n	800e3ce <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e34e:	4b25      	ldr	r3, [pc, #148]	@ (800e3e4 <tcp_fasttmr+0xbc>)
 800e350:	781a      	ldrb	r2, [r3, #0]
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	8b5b      	ldrh	r3, [r3, #26]
 800e35a:	f003 0301 	and.w	r3, r3, #1
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d010      	beq.n	800e384 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	8b5b      	ldrh	r3, [r3, #26]
 800e366:	f043 0302 	orr.w	r3, r3, #2
 800e36a:	b29a      	uxth	r2, r3
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f004 f807 	bl	8012384 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	8b5b      	ldrh	r3, [r3, #26]
 800e37a:	f023 0303 	bic.w	r3, r3, #3
 800e37e:	b29a      	uxth	r2, r3
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	8b5b      	ldrh	r3, [r3, #26]
 800e388:	f003 0308 	and.w	r3, r3, #8
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d009      	beq.n	800e3a4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	8b5b      	ldrh	r3, [r3, #26]
 800e394:	f023 0308 	bic.w	r3, r3, #8
 800e398:	b29a      	uxth	r2, r3
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f7ff f8bc 	bl	800d51c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	68db      	ldr	r3, [r3, #12]
 800e3a8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d00a      	beq.n	800e3c8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e3b2:	4b0e      	ldr	r3, [pc, #56]	@ (800e3ec <tcp_fasttmr+0xc4>)
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f000 f819 	bl	800e3f0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e3be:	4b0b      	ldr	r3, [pc, #44]	@ (800e3ec <tcp_fasttmr+0xc4>)
 800e3c0:	781b      	ldrb	r3, [r3, #0]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d000      	beq.n	800e3c8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e3c6:	e7b8      	b.n	800e33a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	607b      	str	r3, [r7, #4]
 800e3cc:	e002      	b.n	800e3d4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	68db      	ldr	r3, [r3, #12]
 800e3d2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d1b3      	bne.n	800e342 <tcp_fasttmr+0x1a>
    }
  }
}
 800e3da:	bf00      	nop
 800e3dc:	bf00      	nop
 800e3de:	3708      	adds	r7, #8
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}
 800e3e4:	20011a8a 	.word	0x20011a8a
 800e3e8:	20011a80 	.word	0x20011a80
 800e3ec:	20011a88 	.word	0x20011a88

0800e3f0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e3f0:	b590      	push	{r4, r7, lr}
 800e3f2:	b085      	sub	sp, #20
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d109      	bne.n	800e412 <tcp_process_refused_data+0x22>
 800e3fe:	4b37      	ldr	r3, [pc, #220]	@ (800e4dc <tcp_process_refused_data+0xec>)
 800e400:	f240 6209 	movw	r2, #1545	@ 0x609
 800e404:	4936      	ldr	r1, [pc, #216]	@ (800e4e0 <tcp_process_refused_data+0xf0>)
 800e406:	4837      	ldr	r0, [pc, #220]	@ (800e4e4 <tcp_process_refused_data+0xf4>)
 800e408:	f007 ffbe 	bl	8016388 <iprintf>
 800e40c:	f06f 030f 	mvn.w	r3, #15
 800e410:	e060      	b.n	800e4d4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e416:	7b5b      	ldrb	r3, [r3, #13]
 800e418:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e41e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2200      	movs	r2, #0
 800e424:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d00b      	beq.n	800e448 <tcp_process_refused_data+0x58>
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6918      	ldr	r0, [r3, #16]
 800e43a:	2300      	movs	r3, #0
 800e43c:	68ba      	ldr	r2, [r7, #8]
 800e43e:	6879      	ldr	r1, [r7, #4]
 800e440:	47a0      	blx	r4
 800e442:	4603      	mov	r3, r0
 800e444:	73fb      	strb	r3, [r7, #15]
 800e446:	e007      	b.n	800e458 <tcp_process_refused_data+0x68>
 800e448:	2300      	movs	r3, #0
 800e44a:	68ba      	ldr	r2, [r7, #8]
 800e44c:	6879      	ldr	r1, [r7, #4]
 800e44e:	2000      	movs	r0, #0
 800e450:	f000 f8c2 	bl	800e5d8 <tcp_recv_null>
 800e454:	4603      	mov	r3, r0
 800e456:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d12a      	bne.n	800e4b6 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e460:	7bbb      	ldrb	r3, [r7, #14]
 800e462:	f003 0320 	and.w	r3, r3, #32
 800e466:	2b00      	cmp	r3, #0
 800e468:	d033      	beq.n	800e4d2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e46e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e472:	d005      	beq.n	800e480 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e478:	3301      	adds	r3, #1
 800e47a:	b29a      	uxth	r2, r3
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e486:	2b00      	cmp	r3, #0
 800e488:	d00b      	beq.n	800e4a2 <tcp_process_refused_data+0xb2>
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	6918      	ldr	r0, [r3, #16]
 800e494:	2300      	movs	r3, #0
 800e496:	2200      	movs	r2, #0
 800e498:	6879      	ldr	r1, [r7, #4]
 800e49a:	47a0      	blx	r4
 800e49c:	4603      	mov	r3, r0
 800e49e:	73fb      	strb	r3, [r7, #15]
 800e4a0:	e001      	b.n	800e4a6 <tcp_process_refused_data+0xb6>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e4a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4aa:	f113 0f0d 	cmn.w	r3, #13
 800e4ae:	d110      	bne.n	800e4d2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e4b0:	f06f 030c 	mvn.w	r3, #12
 800e4b4:	e00e      	b.n	800e4d4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e4b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4ba:	f113 0f0d 	cmn.w	r3, #13
 800e4be:	d102      	bne.n	800e4c6 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e4c0:	f06f 030c 	mvn.w	r3, #12
 800e4c4:	e006      	b.n	800e4d4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	68ba      	ldr	r2, [r7, #8]
 800e4ca:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800e4cc:	f06f 0304 	mvn.w	r3, #4
 800e4d0:	e000      	b.n	800e4d4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e4d2:	2300      	movs	r3, #0
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	3714      	adds	r7, #20
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd90      	pop	{r4, r7, pc}
 800e4dc:	08019450 	.word	0x08019450
 800e4e0:	08019960 	.word	0x08019960
 800e4e4:	08019494 	.word	0x08019494

0800e4e8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b084      	sub	sp, #16
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e4f0:	e007      	b.n	800e502 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 f80a 	bl	800e512 <tcp_seg_free>
    seg = next;
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d1f4      	bne.n	800e4f2 <tcp_segs_free+0xa>
  }
}
 800e508:	bf00      	nop
 800e50a:	bf00      	nop
 800e50c:	3710      	adds	r7, #16
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}

0800e512 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e512:	b580      	push	{r7, lr}
 800e514:	b082      	sub	sp, #8
 800e516:	af00      	add	r7, sp, #0
 800e518:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d00c      	beq.n	800e53a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	685b      	ldr	r3, [r3, #4]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d004      	beq.n	800e532 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	685b      	ldr	r3, [r3, #4]
 800e52c:	4618      	mov	r0, r3
 800e52e:	f7fe fba5 	bl	800cc7c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e532:	6879      	ldr	r1, [r7, #4]
 800e534:	2003      	movs	r0, #3
 800e536:	f7fd fcfd 	bl	800bf34 <memp_free>
  }
}
 800e53a:	bf00      	nop
 800e53c:	3708      	adds	r7, #8
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
	...

0800e544 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b082      	sub	sp, #8
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	460b      	mov	r3, r1
 800e54e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d107      	bne.n	800e566 <tcp_setprio+0x22>
 800e556:	4b07      	ldr	r3, [pc, #28]	@ (800e574 <tcp_setprio+0x30>)
 800e558:	f44f 62ce 	mov.w	r2, #1648	@ 0x670
 800e55c:	4906      	ldr	r1, [pc, #24]	@ (800e578 <tcp_setprio+0x34>)
 800e55e:	4807      	ldr	r0, [pc, #28]	@ (800e57c <tcp_setprio+0x38>)
 800e560:	f007 ff12 	bl	8016388 <iprintf>
 800e564:	e002      	b.n	800e56c <tcp_setprio+0x28>

  pcb->prio = prio;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	78fa      	ldrb	r2, [r7, #3]
 800e56a:	755a      	strb	r2, [r3, #21]
}
 800e56c:	3708      	adds	r7, #8
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	08019450 	.word	0x08019450
 800e578:	08019988 	.word	0x08019988
 800e57c:	08019494 	.word	0x08019494

0800e580 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b084      	sub	sp, #16
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d106      	bne.n	800e59c <tcp_seg_copy+0x1c>
 800e58e:	4b0f      	ldr	r3, [pc, #60]	@ (800e5cc <tcp_seg_copy+0x4c>)
 800e590:	f240 6282 	movw	r2, #1666	@ 0x682
 800e594:	490e      	ldr	r1, [pc, #56]	@ (800e5d0 <tcp_seg_copy+0x50>)
 800e596:	480f      	ldr	r0, [pc, #60]	@ (800e5d4 <tcp_seg_copy+0x54>)
 800e598:	f007 fef6 	bl	8016388 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e59c:	2003      	movs	r0, #3
 800e59e:	f7fd fc53 	bl	800be48 <memp_malloc>
 800e5a2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d101      	bne.n	800e5ae <tcp_seg_copy+0x2e>
    return NULL;
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	e00a      	b.n	800e5c4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e5ae:	2210      	movs	r2, #16
 800e5b0:	6879      	ldr	r1, [r7, #4]
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	f008 f951 	bl	801685a <memcpy>
  pbuf_ref(cseg->p);
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	685b      	ldr	r3, [r3, #4]
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7fe fc03 	bl	800cdc8 <pbuf_ref>
  return cseg;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
}
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	3710      	adds	r7, #16
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	08019450 	.word	0x08019450
 800e5d0:	080199a4 	.word	0x080199a4
 800e5d4:	08019494 	.word	0x08019494

0800e5d8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	60f8      	str	r0, [r7, #12]
 800e5e0:	60b9      	str	r1, [r7, #8]
 800e5e2:	607a      	str	r2, [r7, #4]
 800e5e4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d109      	bne.n	800e600 <tcp_recv_null+0x28>
 800e5ec:	4b12      	ldr	r3, [pc, #72]	@ (800e638 <tcp_recv_null+0x60>)
 800e5ee:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800e5f2:	4912      	ldr	r1, [pc, #72]	@ (800e63c <tcp_recv_null+0x64>)
 800e5f4:	4812      	ldr	r0, [pc, #72]	@ (800e640 <tcp_recv_null+0x68>)
 800e5f6:	f007 fec7 	bl	8016388 <iprintf>
 800e5fa:	f06f 030f 	mvn.w	r3, #15
 800e5fe:	e016      	b.n	800e62e <tcp_recv_null+0x56>

  if (p != NULL) {
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d009      	beq.n	800e61a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	891b      	ldrh	r3, [r3, #8]
 800e60a:	4619      	mov	r1, r3
 800e60c:	68b8      	ldr	r0, [r7, #8]
 800e60e:	f7ff fab3 	bl	800db78 <tcp_recved>
    pbuf_free(p);
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7fe fb32 	bl	800cc7c <pbuf_free>
 800e618:	e008      	b.n	800e62c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e61a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d104      	bne.n	800e62c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e622:	68b8      	ldr	r0, [r7, #8]
 800e624:	f7fe ffe4 	bl	800d5f0 <tcp_close>
 800e628:	4603      	mov	r3, r0
 800e62a:	e000      	b.n	800e62e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e62c:	2300      	movs	r3, #0
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	08019450 	.word	0x08019450
 800e63c:	080199c0 	.word	0x080199c0
 800e640:	08019494 	.word	0x08019494

0800e644 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b086      	sub	sp, #24
 800e648:	af00      	add	r7, sp, #0
 800e64a:	4603      	mov	r3, r0
 800e64c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e64e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e652:	2b00      	cmp	r3, #0
 800e654:	db01      	blt.n	800e65a <tcp_kill_prio+0x16>
 800e656:	79fb      	ldrb	r3, [r7, #7]
 800e658:	e000      	b.n	800e65c <tcp_kill_prio+0x18>
 800e65a:	237f      	movs	r3, #127	@ 0x7f
 800e65c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800e65e:	7afb      	ldrb	r3, [r7, #11]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d034      	beq.n	800e6ce <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800e664:	7afb      	ldrb	r3, [r7, #11]
 800e666:	3b01      	subs	r3, #1
 800e668:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800e66a:	2300      	movs	r3, #0
 800e66c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e66e:	2300      	movs	r3, #0
 800e670:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e672:	4b19      	ldr	r3, [pc, #100]	@ (800e6d8 <tcp_kill_prio+0x94>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	617b      	str	r3, [r7, #20]
 800e678:	e01f      	b.n	800e6ba <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	7d5b      	ldrb	r3, [r3, #21]
 800e67e:	7afa      	ldrb	r2, [r7, #11]
 800e680:	429a      	cmp	r2, r3
 800e682:	d80c      	bhi.n	800e69e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800e688:	7afa      	ldrb	r2, [r7, #11]
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d112      	bne.n	800e6b4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e68e:	4b13      	ldr	r3, [pc, #76]	@ (800e6dc <tcp_kill_prio+0x98>)
 800e690:	681a      	ldr	r2, [r3, #0]
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	6a1b      	ldr	r3, [r3, #32]
 800e696:	1ad3      	subs	r3, r2, r3
 800e698:	68fa      	ldr	r2, [r7, #12]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d80a      	bhi.n	800e6b4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800e69e:	4b0f      	ldr	r3, [pc, #60]	@ (800e6dc <tcp_kill_prio+0x98>)
 800e6a0:	681a      	ldr	r2, [r3, #0]
 800e6a2:	697b      	ldr	r3, [r7, #20]
 800e6a4:	6a1b      	ldr	r3, [r3, #32]
 800e6a6:	1ad3      	subs	r3, r2, r3
 800e6a8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800e6ae:	697b      	ldr	r3, [r7, #20]
 800e6b0:	7d5b      	ldrb	r3, [r3, #21]
 800e6b2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	617b      	str	r3, [r7, #20]
 800e6ba:	697b      	ldr	r3, [r7, #20]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d1dc      	bne.n	800e67a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d004      	beq.n	800e6d0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e6c6:	6938      	ldr	r0, [r7, #16]
 800e6c8:	f7ff f87c 	bl	800d7c4 <tcp_abort>
 800e6cc:	e000      	b.n	800e6d0 <tcp_kill_prio+0x8c>
    return;
 800e6ce:	bf00      	nop
  }
}
 800e6d0:	3718      	adds	r7, #24
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}
 800e6d6:	bf00      	nop
 800e6d8:	20011a80 	.word	0x20011a80
 800e6dc:	20011a74 	.word	0x20011a74

0800e6e0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b086      	sub	sp, #24
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800e6ea:	79fb      	ldrb	r3, [r7, #7]
 800e6ec:	2b08      	cmp	r3, #8
 800e6ee:	d009      	beq.n	800e704 <tcp_kill_state+0x24>
 800e6f0:	79fb      	ldrb	r3, [r7, #7]
 800e6f2:	2b09      	cmp	r3, #9
 800e6f4:	d006      	beq.n	800e704 <tcp_kill_state+0x24>
 800e6f6:	4b1a      	ldr	r3, [pc, #104]	@ (800e760 <tcp_kill_state+0x80>)
 800e6f8:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800e6fc:	4919      	ldr	r1, [pc, #100]	@ (800e764 <tcp_kill_state+0x84>)
 800e6fe:	481a      	ldr	r0, [pc, #104]	@ (800e768 <tcp_kill_state+0x88>)
 800e700:	f007 fe42 	bl	8016388 <iprintf>

  inactivity = 0;
 800e704:	2300      	movs	r3, #0
 800e706:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e708:	2300      	movs	r3, #0
 800e70a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e70c:	4b17      	ldr	r3, [pc, #92]	@ (800e76c <tcp_kill_state+0x8c>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	617b      	str	r3, [r7, #20]
 800e712:	e017      	b.n	800e744 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	7d1b      	ldrb	r3, [r3, #20]
 800e718:	79fa      	ldrb	r2, [r7, #7]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d10f      	bne.n	800e73e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e71e:	4b14      	ldr	r3, [pc, #80]	@ (800e770 <tcp_kill_state+0x90>)
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	6a1b      	ldr	r3, [r3, #32]
 800e726:	1ad3      	subs	r3, r2, r3
 800e728:	68fa      	ldr	r2, [r7, #12]
 800e72a:	429a      	cmp	r2, r3
 800e72c:	d807      	bhi.n	800e73e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800e72e:	4b10      	ldr	r3, [pc, #64]	@ (800e770 <tcp_kill_state+0x90>)
 800e730:	681a      	ldr	r2, [r3, #0]
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	6a1b      	ldr	r3, [r3, #32]
 800e736:	1ad3      	subs	r3, r2, r3
 800e738:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800e73a:	697b      	ldr	r3, [r7, #20]
 800e73c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e73e:	697b      	ldr	r3, [r7, #20]
 800e740:	68db      	ldr	r3, [r3, #12]
 800e742:	617b      	str	r3, [r7, #20]
 800e744:	697b      	ldr	r3, [r7, #20]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d1e4      	bne.n	800e714 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d003      	beq.n	800e758 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800e750:	2100      	movs	r1, #0
 800e752:	6938      	ldr	r0, [r7, #16]
 800e754:	f7fe ff78 	bl	800d648 <tcp_abandon>
  }
}
 800e758:	bf00      	nop
 800e75a:	3718      	adds	r7, #24
 800e75c:	46bd      	mov	sp, r7
 800e75e:	bd80      	pop	{r7, pc}
 800e760:	08019450 	.word	0x08019450
 800e764:	080199dc 	.word	0x080199dc
 800e768:	08019494 	.word	0x08019494
 800e76c:	20011a80 	.word	0x20011a80
 800e770:	20011a74 	.word	0x20011a74

0800e774 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b084      	sub	sp, #16
 800e778:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800e77a:	2300      	movs	r3, #0
 800e77c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800e77e:	2300      	movs	r3, #0
 800e780:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e782:	4b12      	ldr	r3, [pc, #72]	@ (800e7cc <tcp_kill_timewait+0x58>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	60fb      	str	r3, [r7, #12]
 800e788:	e012      	b.n	800e7b0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e78a:	4b11      	ldr	r3, [pc, #68]	@ (800e7d0 <tcp_kill_timewait+0x5c>)
 800e78c:	681a      	ldr	r2, [r3, #0]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	6a1b      	ldr	r3, [r3, #32]
 800e792:	1ad3      	subs	r3, r2, r3
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	429a      	cmp	r2, r3
 800e798:	d807      	bhi.n	800e7aa <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800e79a:	4b0d      	ldr	r3, [pc, #52]	@ (800e7d0 <tcp_kill_timewait+0x5c>)
 800e79c:	681a      	ldr	r2, [r3, #0]
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	6a1b      	ldr	r3, [r3, #32]
 800e7a2:	1ad3      	subs	r3, r2, r3
 800e7a4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	68db      	ldr	r3, [r3, #12]
 800e7ae:	60fb      	str	r3, [r7, #12]
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d1e9      	bne.n	800e78a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d002      	beq.n	800e7c2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e7bc:	68b8      	ldr	r0, [r7, #8]
 800e7be:	f7ff f801 	bl	800d7c4 <tcp_abort>
  }
}
 800e7c2:	bf00      	nop
 800e7c4:	3710      	adds	r7, #16
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}
 800e7ca:	bf00      	nop
 800e7cc:	20011a84 	.word	0x20011a84
 800e7d0:	20011a74 	.word	0x20011a74

0800e7d4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b082      	sub	sp, #8
 800e7d8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e7da:	4b10      	ldr	r3, [pc, #64]	@ (800e81c <tcp_handle_closepend+0x48>)
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e7e0:	e014      	b.n	800e80c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	8b5b      	ldrh	r3, [r3, #26]
 800e7ec:	f003 0308 	and.w	r3, r3, #8
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d009      	beq.n	800e808 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	8b5b      	ldrh	r3, [r3, #26]
 800e7f8:	f023 0308 	bic.w	r3, r3, #8
 800e7fc:	b29a      	uxth	r2, r3
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f7fe fe8a 	bl	800d51c <tcp_close_shutdown_fin>
    }
    pcb = next;
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d1e7      	bne.n	800e7e2 <tcp_handle_closepend+0xe>
  }
}
 800e812:	bf00      	nop
 800e814:	bf00      	nop
 800e816:	3708      	adds	r7, #8
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	20011a80 	.word	0x20011a80

0800e820 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	4603      	mov	r3, r0
 800e828:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e82a:	2001      	movs	r0, #1
 800e82c:	f7fd fb0c 	bl	800be48 <memp_malloc>
 800e830:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d126      	bne.n	800e886 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e838:	f7ff ffcc 	bl	800e7d4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e83c:	f7ff ff9a 	bl	800e774 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e840:	2001      	movs	r0, #1
 800e842:	f7fd fb01 	bl	800be48 <memp_malloc>
 800e846:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d11b      	bne.n	800e886 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e84e:	2009      	movs	r0, #9
 800e850:	f7ff ff46 	bl	800e6e0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e854:	2001      	movs	r0, #1
 800e856:	f7fd faf7 	bl	800be48 <memp_malloc>
 800e85a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d111      	bne.n	800e886 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e862:	2008      	movs	r0, #8
 800e864:	f7ff ff3c 	bl	800e6e0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e868:	2001      	movs	r0, #1
 800e86a:	f7fd faed 	bl	800be48 <memp_malloc>
 800e86e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d107      	bne.n	800e886 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e876:	79fb      	ldrb	r3, [r7, #7]
 800e878:	4618      	mov	r0, r3
 800e87a:	f7ff fee3 	bl	800e644 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e87e:	2001      	movs	r0, #1
 800e880:	f7fd fae2 	bl	800be48 <memp_malloc>
 800e884:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d03f      	beq.n	800e90c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e88c:	229c      	movs	r2, #156	@ 0x9c
 800e88e:	2100      	movs	r1, #0
 800e890:	68f8      	ldr	r0, [r7, #12]
 800e892:	f007 fef7 	bl	8016684 <memset>
    pcb->prio = prio;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	79fa      	ldrb	r2, [r7, #7]
 800e89a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e8a2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e8ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	22ff      	movs	r2, #255	@ 0xff
 800e8ba:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e8c2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	2206      	movs	r2, #6
 800e8c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	2206      	movs	r2, #6
 800e8d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e8d8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e918 <tcp_alloc+0xf8>)
 800e8e4:	681a      	ldr	r2, [r3, #0]
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e8ea:	4b0c      	ldr	r3, [pc, #48]	@ (800e91c <tcp_alloc+0xfc>)
 800e8ec:	781a      	ldrb	r2, [r3, #0]
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e8f8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	4a08      	ldr	r2, [pc, #32]	@ (800e920 <tcp_alloc+0x100>)
 800e900:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	4a07      	ldr	r2, [pc, #28]	@ (800e924 <tcp_alloc+0x104>)
 800e908:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e90c:	68fb      	ldr	r3, [r7, #12]
}
 800e90e:	4618      	mov	r0, r3
 800e910:	3710      	adds	r7, #16
 800e912:	46bd      	mov	sp, r7
 800e914:	bd80      	pop	{r7, pc}
 800e916:	bf00      	nop
 800e918:	20011a74 	.word	0x20011a74
 800e91c:	20011a8a 	.word	0x20011a8a
 800e920:	0800e5d9 	.word	0x0800e5d9
 800e924:	006ddd00 	.word	0x006ddd00

0800e928 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800e92c:	2040      	movs	r0, #64	@ 0x40
 800e92e:	f7ff ff77 	bl	800e820 <tcp_alloc>
 800e932:	4603      	mov	r3, r0
}
 800e934:	4618      	mov	r0, r3
 800e936:	bd80      	pop	{r7, pc}

0800e938 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800e938:	b480      	push	{r7}
 800e93a:	b083      	sub	sp, #12
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
 800e940:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d002      	beq.n	800e94e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	683a      	ldr	r2, [r7, #0]
 800e94c:	611a      	str	r2, [r3, #16]
  }
}
 800e94e:	bf00      	nop
 800e950:	370c      	adds	r7, #12
 800e952:	46bd      	mov	sp, r7
 800e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e958:	4770      	bx	lr
	...

0800e95c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b082      	sub	sp, #8
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
 800e964:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d00e      	beq.n	800e98a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	7d1b      	ldrb	r3, [r3, #20]
 800e970:	2b01      	cmp	r3, #1
 800e972:	d106      	bne.n	800e982 <tcp_recv+0x26>
 800e974:	4b07      	ldr	r3, [pc, #28]	@ (800e994 <tcp_recv+0x38>)
 800e976:	f240 72df 	movw	r2, #2015	@ 0x7df
 800e97a:	4907      	ldr	r1, [pc, #28]	@ (800e998 <tcp_recv+0x3c>)
 800e97c:	4807      	ldr	r0, [pc, #28]	@ (800e99c <tcp_recv+0x40>)
 800e97e:	f007 fd03 	bl	8016388 <iprintf>
    pcb->recv = recv;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	683a      	ldr	r2, [r7, #0]
 800e986:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 800e98a:	bf00      	nop
 800e98c:	3708      	adds	r7, #8
 800e98e:	46bd      	mov	sp, r7
 800e990:	bd80      	pop	{r7, pc}
 800e992:	bf00      	nop
 800e994:	08019450 	.word	0x08019450
 800e998:	080199ec 	.word	0x080199ec
 800e99c:	08019494 	.word	0x08019494

0800e9a0 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b082      	sub	sp, #8
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
 800e9a8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d00e      	beq.n	800e9ce <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	7d1b      	ldrb	r3, [r3, #20]
 800e9b4:	2b01      	cmp	r3, #1
 800e9b6:	d106      	bne.n	800e9c6 <tcp_sent+0x26>
 800e9b8:	4b07      	ldr	r3, [pc, #28]	@ (800e9d8 <tcp_sent+0x38>)
 800e9ba:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 800e9be:	4907      	ldr	r1, [pc, #28]	@ (800e9dc <tcp_sent+0x3c>)
 800e9c0:	4807      	ldr	r0, [pc, #28]	@ (800e9e0 <tcp_sent+0x40>)
 800e9c2:	f007 fce1 	bl	8016388 <iprintf>
    pcb->sent = sent;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	683a      	ldr	r2, [r7, #0]
 800e9ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 800e9ce:	bf00      	nop
 800e9d0:	3708      	adds	r7, #8
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bd80      	pop	{r7, pc}
 800e9d6:	bf00      	nop
 800e9d8:	08019450 	.word	0x08019450
 800e9dc:	08019a14 	.word	0x08019a14
 800e9e0:	08019494 	.word	0x08019494

0800e9e4 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b082      	sub	sp, #8
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
 800e9ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d00e      	beq.n	800ea12 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	7d1b      	ldrb	r3, [r3, #20]
 800e9f8:	2b01      	cmp	r3, #1
 800e9fa:	d106      	bne.n	800ea0a <tcp_err+0x26>
 800e9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ea1c <tcp_err+0x38>)
 800e9fe:	f640 020d 	movw	r2, #2061	@ 0x80d
 800ea02:	4907      	ldr	r1, [pc, #28]	@ (800ea20 <tcp_err+0x3c>)
 800ea04:	4807      	ldr	r0, [pc, #28]	@ (800ea24 <tcp_err+0x40>)
 800ea06:	f007 fcbf 	bl	8016388 <iprintf>
    pcb->errf = err;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	683a      	ldr	r2, [r7, #0]
 800ea0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 800ea12:	bf00      	nop
 800ea14:	3708      	adds	r7, #8
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	08019450 	.word	0x08019450
 800ea20:	08019a3c 	.word	0x08019a3c
 800ea24:	08019494 	.word	0x08019494

0800ea28 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b085      	sub	sp, #20
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d008      	beq.n	800ea4a <tcp_accept+0x22>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	7d1b      	ldrb	r3, [r3, #20]
 800ea3c:	2b01      	cmp	r3, #1
 800ea3e:	d104      	bne.n	800ea4a <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	683a      	ldr	r2, [r7, #0]
 800ea48:	619a      	str	r2, [r3, #24]
  }
}
 800ea4a:	bf00      	nop
 800ea4c:	3714      	adds	r7, #20
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea54:	4770      	bx	lr
	...

0800ea58 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b084      	sub	sp, #16
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	60f8      	str	r0, [r7, #12]
 800ea60:	60b9      	str	r1, [r7, #8]
 800ea62:	4613      	mov	r3, r2
 800ea64:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d107      	bne.n	800ea7c <tcp_poll+0x24>
 800ea6c:	4b0e      	ldr	r3, [pc, #56]	@ (800eaa8 <tcp_poll+0x50>)
 800ea6e:	f640 023d 	movw	r2, #2109	@ 0x83d
 800ea72:	490e      	ldr	r1, [pc, #56]	@ (800eaac <tcp_poll+0x54>)
 800ea74:	480e      	ldr	r0, [pc, #56]	@ (800eab0 <tcp_poll+0x58>)
 800ea76:	f007 fc87 	bl	8016388 <iprintf>
 800ea7a:	e011      	b.n	800eaa0 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	7d1b      	ldrb	r3, [r3, #20]
 800ea80:	2b01      	cmp	r3, #1
 800ea82:	d106      	bne.n	800ea92 <tcp_poll+0x3a>
 800ea84:	4b08      	ldr	r3, [pc, #32]	@ (800eaa8 <tcp_poll+0x50>)
 800ea86:	f640 023e 	movw	r2, #2110	@ 0x83e
 800ea8a:	490a      	ldr	r1, [pc, #40]	@ (800eab4 <tcp_poll+0x5c>)
 800ea8c:	4808      	ldr	r0, [pc, #32]	@ (800eab0 <tcp_poll+0x58>)
 800ea8e:	f007 fc7b 	bl	8016388 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	68ba      	ldr	r2, [r7, #8]
 800ea96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	79fa      	ldrb	r2, [r7, #7]
 800ea9e:	775a      	strb	r2, [r3, #29]
}
 800eaa0:	3710      	adds	r7, #16
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd80      	pop	{r7, pc}
 800eaa6:	bf00      	nop
 800eaa8:	08019450 	.word	0x08019450
 800eaac:	08019a64 	.word	0x08019a64
 800eab0:	08019494 	.word	0x08019494
 800eab4:	08019a7c 	.word	0x08019a7c

0800eab8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b082      	sub	sp, #8
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d107      	bne.n	800ead6 <tcp_pcb_purge+0x1e>
 800eac6:	4b21      	ldr	r3, [pc, #132]	@ (800eb4c <tcp_pcb_purge+0x94>)
 800eac8:	f640 0251 	movw	r2, #2129	@ 0x851
 800eacc:	4920      	ldr	r1, [pc, #128]	@ (800eb50 <tcp_pcb_purge+0x98>)
 800eace:	4821      	ldr	r0, [pc, #132]	@ (800eb54 <tcp_pcb_purge+0x9c>)
 800ead0:	f007 fc5a 	bl	8016388 <iprintf>
 800ead4:	e037      	b.n	800eb46 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	7d1b      	ldrb	r3, [r3, #20]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d033      	beq.n	800eb46 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800eae2:	2b0a      	cmp	r3, #10
 800eae4:	d02f      	beq.n	800eb46 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800eaea:	2b01      	cmp	r3, #1
 800eaec:	d02b      	beq.n	800eb46 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d007      	beq.n	800eb06 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eafa:	4618      	mov	r0, r3
 800eafc:	f7fe f8be 	bl	800cc7c <pbuf_free>
      pcb->refused_data = NULL;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2200      	movs	r2, #0
 800eb04:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d002      	beq.n	800eb14 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f000 f986 	bl	800ee20 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eb1a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb20:	4618      	mov	r0, r3
 800eb22:	f7ff fce1 	bl	800e4e8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f7ff fcdc 	bl	800e4e8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2200      	movs	r2, #0
 800eb34:	66da      	str	r2, [r3, #108]	@ 0x6c
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800eb46:	3708      	adds	r7, #8
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	08019450 	.word	0x08019450
 800eb50:	08019a9c 	.word	0x08019a9c
 800eb54:	08019494 	.word	0x08019494

0800eb58 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b084      	sub	sp, #16
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
 800eb60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d106      	bne.n	800eb76 <tcp_pcb_remove+0x1e>
 800eb68:	4b3e      	ldr	r3, [pc, #248]	@ (800ec64 <tcp_pcb_remove+0x10c>)
 800eb6a:	f640 0283 	movw	r2, #2179	@ 0x883
 800eb6e:	493e      	ldr	r1, [pc, #248]	@ (800ec68 <tcp_pcb_remove+0x110>)
 800eb70:	483e      	ldr	r0, [pc, #248]	@ (800ec6c <tcp_pcb_remove+0x114>)
 800eb72:	f007 fc09 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d106      	bne.n	800eb8a <tcp_pcb_remove+0x32>
 800eb7c:	4b39      	ldr	r3, [pc, #228]	@ (800ec64 <tcp_pcb_remove+0x10c>)
 800eb7e:	f640 0284 	movw	r2, #2180	@ 0x884
 800eb82:	493b      	ldr	r1, [pc, #236]	@ (800ec70 <tcp_pcb_remove+0x118>)
 800eb84:	4839      	ldr	r0, [pc, #228]	@ (800ec6c <tcp_pcb_remove+0x114>)
 800eb86:	f007 fbff 	bl	8016388 <iprintf>

  TCP_RMV(pcblist, pcb);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	683a      	ldr	r2, [r7, #0]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d105      	bne.n	800eba0 <tcp_pcb_remove+0x48>
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	68da      	ldr	r2, [r3, #12]
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	601a      	str	r2, [r3, #0]
 800eb9e:	e013      	b.n	800ebc8 <tcp_pcb_remove+0x70>
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	60fb      	str	r3, [r7, #12]
 800eba6:	e00c      	b.n	800ebc2 <tcp_pcb_remove+0x6a>
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	68db      	ldr	r3, [r3, #12]
 800ebac:	683a      	ldr	r2, [r7, #0]
 800ebae:	429a      	cmp	r2, r3
 800ebb0:	d104      	bne.n	800ebbc <tcp_pcb_remove+0x64>
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	68da      	ldr	r2, [r3, #12]
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	60da      	str	r2, [r3, #12]
 800ebba:	e005      	b.n	800ebc8 <tcp_pcb_remove+0x70>
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	68db      	ldr	r3, [r3, #12]
 800ebc0:	60fb      	str	r3, [r7, #12]
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d1ef      	bne.n	800eba8 <tcp_pcb_remove+0x50>
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	2200      	movs	r2, #0
 800ebcc:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800ebce:	6838      	ldr	r0, [r7, #0]
 800ebd0:	f7ff ff72 	bl	800eab8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	7d1b      	ldrb	r3, [r3, #20]
 800ebd8:	2b0a      	cmp	r3, #10
 800ebda:	d013      	beq.n	800ec04 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	d00f      	beq.n	800ec04 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	8b5b      	ldrh	r3, [r3, #26]
 800ebe8:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d009      	beq.n	800ec04 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	8b5b      	ldrh	r3, [r3, #26]
 800ebf4:	f043 0302 	orr.w	r3, r3, #2
 800ebf8:	b29a      	uxth	r2, r3
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ebfe:	6838      	ldr	r0, [r7, #0]
 800ec00:	f003 fbc0 	bl	8012384 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	7d1b      	ldrb	r3, [r3, #20]
 800ec08:	2b01      	cmp	r3, #1
 800ec0a:	d020      	beq.n	800ec4e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d006      	beq.n	800ec22 <tcp_pcb_remove+0xca>
 800ec14:	4b13      	ldr	r3, [pc, #76]	@ (800ec64 <tcp_pcb_remove+0x10c>)
 800ec16:	f640 0293 	movw	r2, #2195	@ 0x893
 800ec1a:	4916      	ldr	r1, [pc, #88]	@ (800ec74 <tcp_pcb_remove+0x11c>)
 800ec1c:	4813      	ldr	r0, [pc, #76]	@ (800ec6c <tcp_pcb_remove+0x114>)
 800ec1e:	f007 fbb3 	bl	8016388 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d006      	beq.n	800ec38 <tcp_pcb_remove+0xe0>
 800ec2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ec64 <tcp_pcb_remove+0x10c>)
 800ec2c:	f640 0294 	movw	r2, #2196	@ 0x894
 800ec30:	4911      	ldr	r1, [pc, #68]	@ (800ec78 <tcp_pcb_remove+0x120>)
 800ec32:	480e      	ldr	r0, [pc, #56]	@ (800ec6c <tcp_pcb_remove+0x114>)
 800ec34:	f007 fba8 	bl	8016388 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d006      	beq.n	800ec4e <tcp_pcb_remove+0xf6>
 800ec40:	4b08      	ldr	r3, [pc, #32]	@ (800ec64 <tcp_pcb_remove+0x10c>)
 800ec42:	f640 0296 	movw	r2, #2198	@ 0x896
 800ec46:	490d      	ldr	r1, [pc, #52]	@ (800ec7c <tcp_pcb_remove+0x124>)
 800ec48:	4808      	ldr	r0, [pc, #32]	@ (800ec6c <tcp_pcb_remove+0x114>)
 800ec4a:	f007 fb9d 	bl	8016388 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	2200      	movs	r2, #0
 800ec52:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	2200      	movs	r2, #0
 800ec58:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800ec5a:	bf00      	nop
 800ec5c:	3710      	adds	r7, #16
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}
 800ec62:	bf00      	nop
 800ec64:	08019450 	.word	0x08019450
 800ec68:	08019ab8 	.word	0x08019ab8
 800ec6c:	08019494 	.word	0x08019494
 800ec70:	08019ad4 	.word	0x08019ad4
 800ec74:	08019af4 	.word	0x08019af4
 800ec78:	08019b0c 	.word	0x08019b0c
 800ec7c:	08019b28 	.word	0x08019b28

0800ec80 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b082      	sub	sp, #8
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d106      	bne.n	800ec9c <tcp_next_iss+0x1c>
 800ec8e:	4b0a      	ldr	r3, [pc, #40]	@ (800ecb8 <tcp_next_iss+0x38>)
 800ec90:	f640 02af 	movw	r2, #2223	@ 0x8af
 800ec94:	4909      	ldr	r1, [pc, #36]	@ (800ecbc <tcp_next_iss+0x3c>)
 800ec96:	480a      	ldr	r0, [pc, #40]	@ (800ecc0 <tcp_next_iss+0x40>)
 800ec98:	f007 fb76 	bl	8016388 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800ec9c:	4b09      	ldr	r3, [pc, #36]	@ (800ecc4 <tcp_next_iss+0x44>)
 800ec9e:	681a      	ldr	r2, [r3, #0]
 800eca0:	4b09      	ldr	r3, [pc, #36]	@ (800ecc8 <tcp_next_iss+0x48>)
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	4413      	add	r3, r2
 800eca6:	4a07      	ldr	r2, [pc, #28]	@ (800ecc4 <tcp_next_iss+0x44>)
 800eca8:	6013      	str	r3, [r2, #0]
  return iss;
 800ecaa:	4b06      	ldr	r3, [pc, #24]	@ (800ecc4 <tcp_next_iss+0x44>)
 800ecac:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	3708      	adds	r7, #8
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}
 800ecb6:	bf00      	nop
 800ecb8:	08019450 	.word	0x08019450
 800ecbc:	08019b40 	.word	0x08019b40
 800ecc0:	08019494 	.word	0x08019494
 800ecc4:	2000002c 	.word	0x2000002c
 800ecc8:	20011a74 	.word	0x20011a74

0800eccc <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b086      	sub	sp, #24
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	60b9      	str	r1, [r7, #8]
 800ecd6:	607a      	str	r2, [r7, #4]
 800ecd8:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d106      	bne.n	800ecee <tcp_eff_send_mss_netif+0x22>
 800ece0:	4b14      	ldr	r3, [pc, #80]	@ (800ed34 <tcp_eff_send_mss_netif+0x68>)
 800ece2:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800ece6:	4914      	ldr	r1, [pc, #80]	@ (800ed38 <tcp_eff_send_mss_netif+0x6c>)
 800ece8:	4814      	ldr	r0, [pc, #80]	@ (800ed3c <tcp_eff_send_mss_netif+0x70>)
 800ecea:	f007 fb4d 	bl	8016388 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800ecee:	68bb      	ldr	r3, [r7, #8]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d101      	bne.n	800ecf8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800ecf4:	89fb      	ldrh	r3, [r7, #14]
 800ecf6:	e019      	b.n	800ed2c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ecfc:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800ecfe:	8afb      	ldrh	r3, [r7, #22]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d012      	beq.n	800ed2a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800ed04:	2328      	movs	r3, #40	@ 0x28
 800ed06:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800ed08:	8afa      	ldrh	r2, [r7, #22]
 800ed0a:	8abb      	ldrh	r3, [r7, #20]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d904      	bls.n	800ed1a <tcp_eff_send_mss_netif+0x4e>
 800ed10:	8afa      	ldrh	r2, [r7, #22]
 800ed12:	8abb      	ldrh	r3, [r7, #20]
 800ed14:	1ad3      	subs	r3, r2, r3
 800ed16:	b29b      	uxth	r3, r3
 800ed18:	e000      	b.n	800ed1c <tcp_eff_send_mss_netif+0x50>
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800ed1e:	8a7a      	ldrh	r2, [r7, #18]
 800ed20:	89fb      	ldrh	r3, [r7, #14]
 800ed22:	4293      	cmp	r3, r2
 800ed24:	bf28      	it	cs
 800ed26:	4613      	movcs	r3, r2
 800ed28:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800ed2a:	89fb      	ldrh	r3, [r7, #14]
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	3718      	adds	r7, #24
 800ed30:	46bd      	mov	sp, r7
 800ed32:	bd80      	pop	{r7, pc}
 800ed34:	08019450 	.word	0x08019450
 800ed38:	08019b5c 	.word	0x08019b5c
 800ed3c:	08019494 	.word	0x08019494

0800ed40 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b084      	sub	sp, #16
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
 800ed48:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d119      	bne.n	800ed88 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800ed54:	4b10      	ldr	r3, [pc, #64]	@ (800ed98 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800ed56:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800ed5a:	4910      	ldr	r1, [pc, #64]	@ (800ed9c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800ed5c:	4810      	ldr	r0, [pc, #64]	@ (800eda0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800ed5e:	f007 fb13 	bl	8016388 <iprintf>

  while (pcb != NULL) {
 800ed62:	e011      	b.n	800ed88 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	681a      	ldr	r2, [r3, #0]
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	429a      	cmp	r2, r3
 800ed6e:	d108      	bne.n	800ed82 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	68db      	ldr	r3, [r3, #12]
 800ed74:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800ed76:	68f8      	ldr	r0, [r7, #12]
 800ed78:	f7fe fd24 	bl	800d7c4 <tcp_abort>
      pcb = next;
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	60fb      	str	r3, [r7, #12]
 800ed80:	e002      	b.n	800ed88 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	68db      	ldr	r3, [r3, #12]
 800ed86:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d1ea      	bne.n	800ed64 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800ed8e:	bf00      	nop
 800ed90:	bf00      	nop
 800ed92:	3710      	adds	r7, #16
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	08019450 	.word	0x08019450
 800ed9c:	08019b84 	.word	0x08019b84
 800eda0:	08019494 	.word	0x08019494

0800eda4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b084      	sub	sp, #16
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
 800edac:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d02a      	beq.n	800ee0a <tcp_netif_ip_addr_changed+0x66>
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d026      	beq.n	800ee0a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800edbc:	4b15      	ldr	r3, [pc, #84]	@ (800ee14 <tcp_netif_ip_addr_changed+0x70>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	4619      	mov	r1, r3
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f7ff ffbc 	bl	800ed40 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800edc8:	4b13      	ldr	r3, [pc, #76]	@ (800ee18 <tcp_netif_ip_addr_changed+0x74>)
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	4619      	mov	r1, r3
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f7ff ffb6 	bl	800ed40 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d017      	beq.n	800ee0a <tcp_netif_ip_addr_changed+0x66>
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d013      	beq.n	800ee0a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ede2:	4b0e      	ldr	r3, [pc, #56]	@ (800ee1c <tcp_netif_ip_addr_changed+0x78>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	60fb      	str	r3, [r7, #12]
 800ede8:	e00c      	b.n	800ee04 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	681a      	ldr	r2, [r3, #0]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	429a      	cmp	r2, r3
 800edf4:	d103      	bne.n	800edfe <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	681a      	ldr	r2, [r3, #0]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	68db      	ldr	r3, [r3, #12]
 800ee02:	60fb      	str	r3, [r7, #12]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d1ef      	bne.n	800edea <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800ee0a:	bf00      	nop
 800ee0c:	3710      	adds	r7, #16
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	20011a80 	.word	0x20011a80
 800ee18:	20011a78 	.word	0x20011a78
 800ee1c:	20011a7c 	.word	0x20011a7c

0800ee20 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b082      	sub	sp, #8
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d007      	beq.n	800ee40 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee34:	4618      	mov	r0, r3
 800ee36:	f7ff fb57 	bl	800e4e8 <tcp_segs_free>
    pcb->ooseq = NULL;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800ee40:	bf00      	nop
 800ee42:	3708      	adds	r7, #8
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}

0800ee48 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800ee48:	b590      	push	{r4, r7, lr}
 800ee4a:	b08d      	sub	sp, #52	@ 0x34
 800ee4c:	af04      	add	r7, sp, #16
 800ee4e:	6078      	str	r0, [r7, #4]
 800ee50:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d105      	bne.n	800ee64 <tcp_input+0x1c>
 800ee58:	4b9b      	ldr	r3, [pc, #620]	@ (800f0c8 <tcp_input+0x280>)
 800ee5a:	2283      	movs	r2, #131	@ 0x83
 800ee5c:	499b      	ldr	r1, [pc, #620]	@ (800f0cc <tcp_input+0x284>)
 800ee5e:	489c      	ldr	r0, [pc, #624]	@ (800f0d0 <tcp_input+0x288>)
 800ee60:	f007 fa92 	bl	8016388 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	685b      	ldr	r3, [r3, #4]
 800ee68:	4a9a      	ldr	r2, [pc, #616]	@ (800f0d4 <tcp_input+0x28c>)
 800ee6a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	895b      	ldrh	r3, [r3, #10]
 800ee70:	2b13      	cmp	r3, #19
 800ee72:	f240 83d1 	bls.w	800f618 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ee76:	4b98      	ldr	r3, [pc, #608]	@ (800f0d8 <tcp_input+0x290>)
 800ee78:	695b      	ldr	r3, [r3, #20]
 800ee7a:	4a97      	ldr	r2, [pc, #604]	@ (800f0d8 <tcp_input+0x290>)
 800ee7c:	6812      	ldr	r2, [r2, #0]
 800ee7e:	4611      	mov	r1, r2
 800ee80:	4618      	mov	r0, r3
 800ee82:	f006 f899 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 800ee86:	4603      	mov	r3, r0
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	f040 83c7 	bne.w	800f61c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800ee8e:	4b92      	ldr	r3, [pc, #584]	@ (800f0d8 <tcp_input+0x290>)
 800ee90:	695b      	ldr	r3, [r3, #20]
 800ee92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ee96:	2be0      	cmp	r3, #224	@ 0xe0
 800ee98:	f000 83c0 	beq.w	800f61c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800ee9c:	4b8d      	ldr	r3, [pc, #564]	@ (800f0d4 <tcp_input+0x28c>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	899b      	ldrh	r3, [r3, #12]
 800eea2:	b29b      	uxth	r3, r3
 800eea4:	4618      	mov	r0, r3
 800eea6:	f7fc fafb 	bl	800b4a0 <lwip_htons>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	0b1b      	lsrs	r3, r3, #12
 800eeae:	b29b      	uxth	r3, r3
 800eeb0:	b2db      	uxtb	r3, r3
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800eeb6:	7cbb      	ldrb	r3, [r7, #18]
 800eeb8:	2b13      	cmp	r3, #19
 800eeba:	f240 83b1 	bls.w	800f620 <tcp_input+0x7d8>
 800eebe:	7cbb      	ldrb	r3, [r7, #18]
 800eec0:	b29a      	uxth	r2, r3
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	891b      	ldrh	r3, [r3, #8]
 800eec6:	429a      	cmp	r2, r3
 800eec8:	f200 83aa 	bhi.w	800f620 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800eecc:	7cbb      	ldrb	r3, [r7, #18]
 800eece:	b29b      	uxth	r3, r3
 800eed0:	3b14      	subs	r3, #20
 800eed2:	b29a      	uxth	r2, r3
 800eed4:	4b81      	ldr	r3, [pc, #516]	@ (800f0dc <tcp_input+0x294>)
 800eed6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800eed8:	4b81      	ldr	r3, [pc, #516]	@ (800f0e0 <tcp_input+0x298>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	895a      	ldrh	r2, [r3, #10]
 800eee2:	7cbb      	ldrb	r3, [r7, #18]
 800eee4:	b29b      	uxth	r3, r3
 800eee6:	429a      	cmp	r2, r3
 800eee8:	d309      	bcc.n	800eefe <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800eeea:	4b7c      	ldr	r3, [pc, #496]	@ (800f0dc <tcp_input+0x294>)
 800eeec:	881a      	ldrh	r2, [r3, #0]
 800eeee:	4b7d      	ldr	r3, [pc, #500]	@ (800f0e4 <tcp_input+0x29c>)
 800eef0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800eef2:	7cbb      	ldrb	r3, [r7, #18]
 800eef4:	4619      	mov	r1, r3
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	f7fd fe3a 	bl	800cb70 <pbuf_remove_header>
 800eefc:	e04e      	b.n	800ef9c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d105      	bne.n	800ef12 <tcp_input+0xca>
 800ef06:	4b70      	ldr	r3, [pc, #448]	@ (800f0c8 <tcp_input+0x280>)
 800ef08:	22c2      	movs	r2, #194	@ 0xc2
 800ef0a:	4977      	ldr	r1, [pc, #476]	@ (800f0e8 <tcp_input+0x2a0>)
 800ef0c:	4870      	ldr	r0, [pc, #448]	@ (800f0d0 <tcp_input+0x288>)
 800ef0e:	f007 fa3b 	bl	8016388 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800ef12:	2114      	movs	r1, #20
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f7fd fe2b 	bl	800cb70 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	895a      	ldrh	r2, [r3, #10]
 800ef1e:	4b71      	ldr	r3, [pc, #452]	@ (800f0e4 <tcp_input+0x29c>)
 800ef20:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800ef22:	4b6e      	ldr	r3, [pc, #440]	@ (800f0dc <tcp_input+0x294>)
 800ef24:	881a      	ldrh	r2, [r3, #0]
 800ef26:	4b6f      	ldr	r3, [pc, #444]	@ (800f0e4 <tcp_input+0x29c>)
 800ef28:	881b      	ldrh	r3, [r3, #0]
 800ef2a:	1ad3      	subs	r3, r2, r3
 800ef2c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800ef2e:	4b6d      	ldr	r3, [pc, #436]	@ (800f0e4 <tcp_input+0x29c>)
 800ef30:	881b      	ldrh	r3, [r3, #0]
 800ef32:	4619      	mov	r1, r3
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f7fd fe1b 	bl	800cb70 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	895b      	ldrh	r3, [r3, #10]
 800ef40:	8a3a      	ldrh	r2, [r7, #16]
 800ef42:	429a      	cmp	r2, r3
 800ef44:	f200 836e 	bhi.w	800f624 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	685b      	ldr	r3, [r3, #4]
 800ef4e:	4a64      	ldr	r2, [pc, #400]	@ (800f0e0 <tcp_input+0x298>)
 800ef50:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	8a3a      	ldrh	r2, [r7, #16]
 800ef58:	4611      	mov	r1, r2
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f7fd fe08 	bl	800cb70 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	891a      	ldrh	r2, [r3, #8]
 800ef64:	8a3b      	ldrh	r3, [r7, #16]
 800ef66:	1ad3      	subs	r3, r2, r3
 800ef68:	b29a      	uxth	r2, r3
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	895b      	ldrh	r3, [r3, #10]
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d005      	beq.n	800ef82 <tcp_input+0x13a>
 800ef76:	4b54      	ldr	r3, [pc, #336]	@ (800f0c8 <tcp_input+0x280>)
 800ef78:	22df      	movs	r2, #223	@ 0xdf
 800ef7a:	495c      	ldr	r1, [pc, #368]	@ (800f0ec <tcp_input+0x2a4>)
 800ef7c:	4854      	ldr	r0, [pc, #336]	@ (800f0d0 <tcp_input+0x288>)
 800ef7e:	f007 fa03 	bl	8016388 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	891a      	ldrh	r2, [r3, #8]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	891b      	ldrh	r3, [r3, #8]
 800ef8c:	429a      	cmp	r2, r3
 800ef8e:	d005      	beq.n	800ef9c <tcp_input+0x154>
 800ef90:	4b4d      	ldr	r3, [pc, #308]	@ (800f0c8 <tcp_input+0x280>)
 800ef92:	22e0      	movs	r2, #224	@ 0xe0
 800ef94:	4956      	ldr	r1, [pc, #344]	@ (800f0f0 <tcp_input+0x2a8>)
 800ef96:	484e      	ldr	r0, [pc, #312]	@ (800f0d0 <tcp_input+0x288>)
 800ef98:	f007 f9f6 	bl	8016388 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800ef9c:	4b4d      	ldr	r3, [pc, #308]	@ (800f0d4 <tcp_input+0x28c>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	881b      	ldrh	r3, [r3, #0]
 800efa2:	b29b      	uxth	r3, r3
 800efa4:	4a4b      	ldr	r2, [pc, #300]	@ (800f0d4 <tcp_input+0x28c>)
 800efa6:	6814      	ldr	r4, [r2, #0]
 800efa8:	4618      	mov	r0, r3
 800efaa:	f7fc fa79 	bl	800b4a0 <lwip_htons>
 800efae:	4603      	mov	r3, r0
 800efb0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800efb2:	4b48      	ldr	r3, [pc, #288]	@ (800f0d4 <tcp_input+0x28c>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	885b      	ldrh	r3, [r3, #2]
 800efb8:	b29b      	uxth	r3, r3
 800efba:	4a46      	ldr	r2, [pc, #280]	@ (800f0d4 <tcp_input+0x28c>)
 800efbc:	6814      	ldr	r4, [r2, #0]
 800efbe:	4618      	mov	r0, r3
 800efc0:	f7fc fa6e 	bl	800b4a0 <lwip_htons>
 800efc4:	4603      	mov	r3, r0
 800efc6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800efc8:	4b42      	ldr	r3, [pc, #264]	@ (800f0d4 <tcp_input+0x28c>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	685b      	ldr	r3, [r3, #4]
 800efce:	4a41      	ldr	r2, [pc, #260]	@ (800f0d4 <tcp_input+0x28c>)
 800efd0:	6814      	ldr	r4, [r2, #0]
 800efd2:	4618      	mov	r0, r3
 800efd4:	f7fc fa7a 	bl	800b4cc <lwip_htonl>
 800efd8:	4603      	mov	r3, r0
 800efda:	6063      	str	r3, [r4, #4]
 800efdc:	6863      	ldr	r3, [r4, #4]
 800efde:	4a45      	ldr	r2, [pc, #276]	@ (800f0f4 <tcp_input+0x2ac>)
 800efe0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800efe2:	4b3c      	ldr	r3, [pc, #240]	@ (800f0d4 <tcp_input+0x28c>)
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	689b      	ldr	r3, [r3, #8]
 800efe8:	4a3a      	ldr	r2, [pc, #232]	@ (800f0d4 <tcp_input+0x28c>)
 800efea:	6814      	ldr	r4, [r2, #0]
 800efec:	4618      	mov	r0, r3
 800efee:	f7fc fa6d 	bl	800b4cc <lwip_htonl>
 800eff2:	4603      	mov	r3, r0
 800eff4:	60a3      	str	r3, [r4, #8]
 800eff6:	68a3      	ldr	r3, [r4, #8]
 800eff8:	4a3f      	ldr	r2, [pc, #252]	@ (800f0f8 <tcp_input+0x2b0>)
 800effa:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800effc:	4b35      	ldr	r3, [pc, #212]	@ (800f0d4 <tcp_input+0x28c>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	89db      	ldrh	r3, [r3, #14]
 800f002:	b29b      	uxth	r3, r3
 800f004:	4a33      	ldr	r2, [pc, #204]	@ (800f0d4 <tcp_input+0x28c>)
 800f006:	6814      	ldr	r4, [r2, #0]
 800f008:	4618      	mov	r0, r3
 800f00a:	f7fc fa49 	bl	800b4a0 <lwip_htons>
 800f00e:	4603      	mov	r3, r0
 800f010:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f012:	4b30      	ldr	r3, [pc, #192]	@ (800f0d4 <tcp_input+0x28c>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	899b      	ldrh	r3, [r3, #12]
 800f018:	b29b      	uxth	r3, r3
 800f01a:	4618      	mov	r0, r3
 800f01c:	f7fc fa40 	bl	800b4a0 <lwip_htons>
 800f020:	4603      	mov	r3, r0
 800f022:	b2db      	uxtb	r3, r3
 800f024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f028:	b2da      	uxtb	r2, r3
 800f02a:	4b34      	ldr	r3, [pc, #208]	@ (800f0fc <tcp_input+0x2b4>)
 800f02c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	891a      	ldrh	r2, [r3, #8]
 800f032:	4b33      	ldr	r3, [pc, #204]	@ (800f100 <tcp_input+0x2b8>)
 800f034:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f036:	4b31      	ldr	r3, [pc, #196]	@ (800f0fc <tcp_input+0x2b4>)
 800f038:	781b      	ldrb	r3, [r3, #0]
 800f03a:	f003 0303 	and.w	r3, r3, #3
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d00c      	beq.n	800f05c <tcp_input+0x214>
    tcplen++;
 800f042:	4b2f      	ldr	r3, [pc, #188]	@ (800f100 <tcp_input+0x2b8>)
 800f044:	881b      	ldrh	r3, [r3, #0]
 800f046:	3301      	adds	r3, #1
 800f048:	b29a      	uxth	r2, r3
 800f04a:	4b2d      	ldr	r3, [pc, #180]	@ (800f100 <tcp_input+0x2b8>)
 800f04c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	891a      	ldrh	r2, [r3, #8]
 800f052:	4b2b      	ldr	r3, [pc, #172]	@ (800f100 <tcp_input+0x2b8>)
 800f054:	881b      	ldrh	r3, [r3, #0]
 800f056:	429a      	cmp	r2, r3
 800f058:	f200 82e6 	bhi.w	800f628 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f05c:	2300      	movs	r3, #0
 800f05e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f060:	4b28      	ldr	r3, [pc, #160]	@ (800f104 <tcp_input+0x2bc>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	61fb      	str	r3, [r7, #28]
 800f066:	e09d      	b.n	800f1a4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	7d1b      	ldrb	r3, [r3, #20]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d105      	bne.n	800f07c <tcp_input+0x234>
 800f070:	4b15      	ldr	r3, [pc, #84]	@ (800f0c8 <tcp_input+0x280>)
 800f072:	22fb      	movs	r2, #251	@ 0xfb
 800f074:	4924      	ldr	r1, [pc, #144]	@ (800f108 <tcp_input+0x2c0>)
 800f076:	4816      	ldr	r0, [pc, #88]	@ (800f0d0 <tcp_input+0x288>)
 800f078:	f007 f986 	bl	8016388 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f07c:	69fb      	ldr	r3, [r7, #28]
 800f07e:	7d1b      	ldrb	r3, [r3, #20]
 800f080:	2b0a      	cmp	r3, #10
 800f082:	d105      	bne.n	800f090 <tcp_input+0x248>
 800f084:	4b10      	ldr	r3, [pc, #64]	@ (800f0c8 <tcp_input+0x280>)
 800f086:	22fc      	movs	r2, #252	@ 0xfc
 800f088:	4920      	ldr	r1, [pc, #128]	@ (800f10c <tcp_input+0x2c4>)
 800f08a:	4811      	ldr	r0, [pc, #68]	@ (800f0d0 <tcp_input+0x288>)
 800f08c:	f007 f97c 	bl	8016388 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f090:	69fb      	ldr	r3, [r7, #28]
 800f092:	7d1b      	ldrb	r3, [r3, #20]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d105      	bne.n	800f0a4 <tcp_input+0x25c>
 800f098:	4b0b      	ldr	r3, [pc, #44]	@ (800f0c8 <tcp_input+0x280>)
 800f09a:	22fd      	movs	r2, #253	@ 0xfd
 800f09c:	491c      	ldr	r1, [pc, #112]	@ (800f110 <tcp_input+0x2c8>)
 800f09e:	480c      	ldr	r0, [pc, #48]	@ (800f0d0 <tcp_input+0x288>)
 800f0a0:	f007 f972 	bl	8016388 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	7a1b      	ldrb	r3, [r3, #8]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d033      	beq.n	800f114 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f0ac:	69fb      	ldr	r3, [r7, #28]
 800f0ae:	7a1a      	ldrb	r2, [r3, #8]
 800f0b0:	4b09      	ldr	r3, [pc, #36]	@ (800f0d8 <tcp_input+0x290>)
 800f0b2:	685b      	ldr	r3, [r3, #4]
 800f0b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f0b8:	3301      	adds	r3, #1
 800f0ba:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f0bc:	429a      	cmp	r2, r3
 800f0be:	d029      	beq.n	800f114 <tcp_input+0x2cc>
      prev = pcb;
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	61bb      	str	r3, [r7, #24]
      continue;
 800f0c4:	e06b      	b.n	800f19e <tcp_input+0x356>
 800f0c6:	bf00      	nop
 800f0c8:	08019bb8 	.word	0x08019bb8
 800f0cc:	08019bec 	.word	0x08019bec
 800f0d0:	08019c04 	.word	0x08019c04
 800f0d4:	20011a9c 	.word	0x20011a9c
 800f0d8:	2000e974 	.word	0x2000e974
 800f0dc:	20011aa0 	.word	0x20011aa0
 800f0e0:	20011aa4 	.word	0x20011aa4
 800f0e4:	20011aa2 	.word	0x20011aa2
 800f0e8:	08019c2c 	.word	0x08019c2c
 800f0ec:	08019c3c 	.word	0x08019c3c
 800f0f0:	08019c48 	.word	0x08019c48
 800f0f4:	20011aac 	.word	0x20011aac
 800f0f8:	20011ab0 	.word	0x20011ab0
 800f0fc:	20011ab8 	.word	0x20011ab8
 800f100:	20011ab6 	.word	0x20011ab6
 800f104:	20011a80 	.word	0x20011a80
 800f108:	08019c68 	.word	0x08019c68
 800f10c:	08019c90 	.word	0x08019c90
 800f110:	08019cbc 	.word	0x08019cbc
    }

    if (pcb->remote_port == tcphdr->src &&
 800f114:	69fb      	ldr	r3, [r7, #28]
 800f116:	8b1a      	ldrh	r2, [r3, #24]
 800f118:	4b72      	ldr	r3, [pc, #456]	@ (800f2e4 <tcp_input+0x49c>)
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	881b      	ldrh	r3, [r3, #0]
 800f11e:	b29b      	uxth	r3, r3
 800f120:	429a      	cmp	r2, r3
 800f122:	d13a      	bne.n	800f19a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f124:	69fb      	ldr	r3, [r7, #28]
 800f126:	8ada      	ldrh	r2, [r3, #22]
 800f128:	4b6e      	ldr	r3, [pc, #440]	@ (800f2e4 <tcp_input+0x49c>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	885b      	ldrh	r3, [r3, #2]
 800f12e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f130:	429a      	cmp	r2, r3
 800f132:	d132      	bne.n	800f19a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f134:	69fb      	ldr	r3, [r7, #28]
 800f136:	685a      	ldr	r2, [r3, #4]
 800f138:	4b6b      	ldr	r3, [pc, #428]	@ (800f2e8 <tcp_input+0x4a0>)
 800f13a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f13c:	429a      	cmp	r2, r3
 800f13e:	d12c      	bne.n	800f19a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f140:	69fb      	ldr	r3, [r7, #28]
 800f142:	681a      	ldr	r2, [r3, #0]
 800f144:	4b68      	ldr	r3, [pc, #416]	@ (800f2e8 <tcp_input+0x4a0>)
 800f146:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f148:	429a      	cmp	r2, r3
 800f14a:	d126      	bne.n	800f19a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f14c:	69fb      	ldr	r3, [r7, #28]
 800f14e:	68db      	ldr	r3, [r3, #12]
 800f150:	69fa      	ldr	r2, [r7, #28]
 800f152:	429a      	cmp	r2, r3
 800f154:	d106      	bne.n	800f164 <tcp_input+0x31c>
 800f156:	4b65      	ldr	r3, [pc, #404]	@ (800f2ec <tcp_input+0x4a4>)
 800f158:	f240 120d 	movw	r2, #269	@ 0x10d
 800f15c:	4964      	ldr	r1, [pc, #400]	@ (800f2f0 <tcp_input+0x4a8>)
 800f15e:	4865      	ldr	r0, [pc, #404]	@ (800f2f4 <tcp_input+0x4ac>)
 800f160:	f007 f912 	bl	8016388 <iprintf>
      if (prev != NULL) {
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d00a      	beq.n	800f180 <tcp_input+0x338>
        prev->next = pcb->next;
 800f16a:	69fb      	ldr	r3, [r7, #28]
 800f16c:	68da      	ldr	r2, [r3, #12]
 800f16e:	69bb      	ldr	r3, [r7, #24]
 800f170:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f172:	4b61      	ldr	r3, [pc, #388]	@ (800f2f8 <tcp_input+0x4b0>)
 800f174:	681a      	ldr	r2, [r3, #0]
 800f176:	69fb      	ldr	r3, [r7, #28]
 800f178:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f17a:	4a5f      	ldr	r2, [pc, #380]	@ (800f2f8 <tcp_input+0x4b0>)
 800f17c:	69fb      	ldr	r3, [r7, #28]
 800f17e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	68db      	ldr	r3, [r3, #12]
 800f184:	69fa      	ldr	r2, [r7, #28]
 800f186:	429a      	cmp	r2, r3
 800f188:	d111      	bne.n	800f1ae <tcp_input+0x366>
 800f18a:	4b58      	ldr	r3, [pc, #352]	@ (800f2ec <tcp_input+0x4a4>)
 800f18c:	f240 1215 	movw	r2, #277	@ 0x115
 800f190:	495a      	ldr	r1, [pc, #360]	@ (800f2fc <tcp_input+0x4b4>)
 800f192:	4858      	ldr	r0, [pc, #352]	@ (800f2f4 <tcp_input+0x4ac>)
 800f194:	f007 f8f8 	bl	8016388 <iprintf>
      break;
 800f198:	e009      	b.n	800f1ae <tcp_input+0x366>
    }
    prev = pcb;
 800f19a:	69fb      	ldr	r3, [r7, #28]
 800f19c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f19e:	69fb      	ldr	r3, [r7, #28]
 800f1a0:	68db      	ldr	r3, [r3, #12]
 800f1a2:	61fb      	str	r3, [r7, #28]
 800f1a4:	69fb      	ldr	r3, [r7, #28]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	f47f af5e 	bne.w	800f068 <tcp_input+0x220>
 800f1ac:	e000      	b.n	800f1b0 <tcp_input+0x368>
      break;
 800f1ae:	bf00      	nop
  }

  if (pcb == NULL) {
 800f1b0:	69fb      	ldr	r3, [r7, #28]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	f040 80aa 	bne.w	800f30c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f1b8:	4b51      	ldr	r3, [pc, #324]	@ (800f300 <tcp_input+0x4b8>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	61fb      	str	r3, [r7, #28]
 800f1be:	e03f      	b.n	800f240 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	7d1b      	ldrb	r3, [r3, #20]
 800f1c4:	2b0a      	cmp	r3, #10
 800f1c6:	d006      	beq.n	800f1d6 <tcp_input+0x38e>
 800f1c8:	4b48      	ldr	r3, [pc, #288]	@ (800f2ec <tcp_input+0x4a4>)
 800f1ca:	f240 121f 	movw	r2, #287	@ 0x11f
 800f1ce:	494d      	ldr	r1, [pc, #308]	@ (800f304 <tcp_input+0x4bc>)
 800f1d0:	4848      	ldr	r0, [pc, #288]	@ (800f2f4 <tcp_input+0x4ac>)
 800f1d2:	f007 f8d9 	bl	8016388 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	7a1b      	ldrb	r3, [r3, #8]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d009      	beq.n	800f1f2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f1de:	69fb      	ldr	r3, [r7, #28]
 800f1e0:	7a1a      	ldrb	r2, [r3, #8]
 800f1e2:	4b41      	ldr	r3, [pc, #260]	@ (800f2e8 <tcp_input+0x4a0>)
 800f1e4:	685b      	ldr	r3, [r3, #4]
 800f1e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f1ee:	429a      	cmp	r2, r3
 800f1f0:	d122      	bne.n	800f238 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f1f2:	69fb      	ldr	r3, [r7, #28]
 800f1f4:	8b1a      	ldrh	r2, [r3, #24]
 800f1f6:	4b3b      	ldr	r3, [pc, #236]	@ (800f2e4 <tcp_input+0x49c>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	881b      	ldrh	r3, [r3, #0]
 800f1fc:	b29b      	uxth	r3, r3
 800f1fe:	429a      	cmp	r2, r3
 800f200:	d11b      	bne.n	800f23a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f202:	69fb      	ldr	r3, [r7, #28]
 800f204:	8ada      	ldrh	r2, [r3, #22]
 800f206:	4b37      	ldr	r3, [pc, #220]	@ (800f2e4 <tcp_input+0x49c>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	885b      	ldrh	r3, [r3, #2]
 800f20c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f20e:	429a      	cmp	r2, r3
 800f210:	d113      	bne.n	800f23a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f212:	69fb      	ldr	r3, [r7, #28]
 800f214:	685a      	ldr	r2, [r3, #4]
 800f216:	4b34      	ldr	r3, [pc, #208]	@ (800f2e8 <tcp_input+0x4a0>)
 800f218:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f21a:	429a      	cmp	r2, r3
 800f21c:	d10d      	bne.n	800f23a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f21e:	69fb      	ldr	r3, [r7, #28]
 800f220:	681a      	ldr	r2, [r3, #0]
 800f222:	4b31      	ldr	r3, [pc, #196]	@ (800f2e8 <tcp_input+0x4a0>)
 800f224:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f226:	429a      	cmp	r2, r3
 800f228:	d107      	bne.n	800f23a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f22a:	69f8      	ldr	r0, [r7, #28]
 800f22c:	f000 fb56 	bl	800f8dc <tcp_timewait_input>
        }
        pbuf_free(p);
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f7fd fd23 	bl	800cc7c <pbuf_free>
        return;
 800f236:	e1fd      	b.n	800f634 <tcp_input+0x7ec>
        continue;
 800f238:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	68db      	ldr	r3, [r3, #12]
 800f23e:	61fb      	str	r3, [r7, #28]
 800f240:	69fb      	ldr	r3, [r7, #28]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d1bc      	bne.n	800f1c0 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f246:	2300      	movs	r3, #0
 800f248:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f24a:	4b2f      	ldr	r3, [pc, #188]	@ (800f308 <tcp_input+0x4c0>)
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	617b      	str	r3, [r7, #20]
 800f250:	e02a      	b.n	800f2a8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	7a1b      	ldrb	r3, [r3, #8]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00c      	beq.n	800f274 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	7a1a      	ldrb	r2, [r3, #8]
 800f25e:	4b22      	ldr	r3, [pc, #136]	@ (800f2e8 <tcp_input+0x4a0>)
 800f260:	685b      	ldr	r3, [r3, #4]
 800f262:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f266:	3301      	adds	r3, #1
 800f268:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d002      	beq.n	800f274 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	61bb      	str	r3, [r7, #24]
        continue;
 800f272:	e016      	b.n	800f2a2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	8ada      	ldrh	r2, [r3, #22]
 800f278:	4b1a      	ldr	r3, [pc, #104]	@ (800f2e4 <tcp_input+0x49c>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	885b      	ldrh	r3, [r3, #2]
 800f27e:	b29b      	uxth	r3, r3
 800f280:	429a      	cmp	r2, r3
 800f282:	d10c      	bne.n	800f29e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	681a      	ldr	r2, [r3, #0]
 800f288:	4b17      	ldr	r3, [pc, #92]	@ (800f2e8 <tcp_input+0x4a0>)
 800f28a:	695b      	ldr	r3, [r3, #20]
 800f28c:	429a      	cmp	r2, r3
 800f28e:	d00f      	beq.n	800f2b0 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d00d      	beq.n	800f2b2 <tcp_input+0x46a>
 800f296:	697b      	ldr	r3, [r7, #20]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d009      	beq.n	800f2b2 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	68db      	ldr	r3, [r3, #12]
 800f2a6:	617b      	str	r3, [r7, #20]
 800f2a8:	697b      	ldr	r3, [r7, #20]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d1d1      	bne.n	800f252 <tcp_input+0x40a>
 800f2ae:	e000      	b.n	800f2b2 <tcp_input+0x46a>
            break;
 800f2b0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f2b2:	697b      	ldr	r3, [r7, #20]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d029      	beq.n	800f30c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f2b8:	69bb      	ldr	r3, [r7, #24]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d00a      	beq.n	800f2d4 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	68da      	ldr	r2, [r3, #12]
 800f2c2:	69bb      	ldr	r3, [r7, #24]
 800f2c4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f2c6:	4b10      	ldr	r3, [pc, #64]	@ (800f308 <tcp_input+0x4c0>)
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	697b      	ldr	r3, [r7, #20]
 800f2cc:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f2ce:	4a0e      	ldr	r2, [pc, #56]	@ (800f308 <tcp_input+0x4c0>)
 800f2d0:	697b      	ldr	r3, [r7, #20]
 800f2d2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f2d4:	6978      	ldr	r0, [r7, #20]
 800f2d6:	f000 fa03 	bl	800f6e0 <tcp_listen_input>
      }
      pbuf_free(p);
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f7fd fcce 	bl	800cc7c <pbuf_free>
      return;
 800f2e0:	e1a8      	b.n	800f634 <tcp_input+0x7ec>
 800f2e2:	bf00      	nop
 800f2e4:	20011a9c 	.word	0x20011a9c
 800f2e8:	2000e974 	.word	0x2000e974
 800f2ec:	08019bb8 	.word	0x08019bb8
 800f2f0:	08019ce4 	.word	0x08019ce4
 800f2f4:	08019c04 	.word	0x08019c04
 800f2f8:	20011a80 	.word	0x20011a80
 800f2fc:	08019d10 	.word	0x08019d10
 800f300:	20011a84 	.word	0x20011a84
 800f304:	08019d3c 	.word	0x08019d3c
 800f308:	20011a7c 	.word	0x20011a7c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f30c:	69fb      	ldr	r3, [r7, #28]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	f000 8158 	beq.w	800f5c4 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f314:	4b95      	ldr	r3, [pc, #596]	@ (800f56c <tcp_input+0x724>)
 800f316:	2200      	movs	r2, #0
 800f318:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	891a      	ldrh	r2, [r3, #8]
 800f31e:	4b93      	ldr	r3, [pc, #588]	@ (800f56c <tcp_input+0x724>)
 800f320:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f322:	4a92      	ldr	r2, [pc, #584]	@ (800f56c <tcp_input+0x724>)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f328:	4b91      	ldr	r3, [pc, #580]	@ (800f570 <tcp_input+0x728>)
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	4a8f      	ldr	r2, [pc, #572]	@ (800f56c <tcp_input+0x724>)
 800f32e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f330:	4b90      	ldr	r3, [pc, #576]	@ (800f574 <tcp_input+0x72c>)
 800f332:	2200      	movs	r2, #0
 800f334:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f336:	4b90      	ldr	r3, [pc, #576]	@ (800f578 <tcp_input+0x730>)
 800f338:	2200      	movs	r2, #0
 800f33a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f33c:	4b8f      	ldr	r3, [pc, #572]	@ (800f57c <tcp_input+0x734>)
 800f33e:	2200      	movs	r2, #0
 800f340:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f342:	4b8f      	ldr	r3, [pc, #572]	@ (800f580 <tcp_input+0x738>)
 800f344:	781b      	ldrb	r3, [r3, #0]
 800f346:	f003 0308 	and.w	r3, r3, #8
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d006      	beq.n	800f35c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	7b5b      	ldrb	r3, [r3, #13]
 800f352:	f043 0301 	orr.w	r3, r3, #1
 800f356:	b2da      	uxtb	r2, r3
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f35c:	69fb      	ldr	r3, [r7, #28]
 800f35e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f360:	2b00      	cmp	r3, #0
 800f362:	d017      	beq.n	800f394 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f364:	69f8      	ldr	r0, [r7, #28]
 800f366:	f7ff f843 	bl	800e3f0 <tcp_process_refused_data>
 800f36a:	4603      	mov	r3, r0
 800f36c:	f113 0f0d 	cmn.w	r3, #13
 800f370:	d007      	beq.n	800f382 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f372:	69fb      	ldr	r3, [r7, #28]
 800f374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f376:	2b00      	cmp	r3, #0
 800f378:	d00c      	beq.n	800f394 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f37a:	4b82      	ldr	r3, [pc, #520]	@ (800f584 <tcp_input+0x73c>)
 800f37c:	881b      	ldrh	r3, [r3, #0]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d008      	beq.n	800f394 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f386:	2b00      	cmp	r3, #0
 800f388:	f040 80e3 	bne.w	800f552 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f38c:	69f8      	ldr	r0, [r7, #28]
 800f38e:	f003 fdff 	bl	8012f90 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f392:	e0de      	b.n	800f552 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800f394:	4a7c      	ldr	r2, [pc, #496]	@ (800f588 <tcp_input+0x740>)
 800f396:	69fb      	ldr	r3, [r7, #28]
 800f398:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f39a:	69f8      	ldr	r0, [r7, #28]
 800f39c:	f000 fb18 	bl	800f9d0 <tcp_process>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f3a4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f3a8:	f113 0f0d 	cmn.w	r3, #13
 800f3ac:	f000 80d3 	beq.w	800f556 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800f3b0:	4b71      	ldr	r3, [pc, #452]	@ (800f578 <tcp_input+0x730>)
 800f3b2:	781b      	ldrb	r3, [r3, #0]
 800f3b4:	f003 0308 	and.w	r3, r3, #8
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d015      	beq.n	800f3e8 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f3bc:	69fb      	ldr	r3, [r7, #28]
 800f3be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d008      	beq.n	800f3d8 <tcp_input+0x590>
 800f3c6:	69fb      	ldr	r3, [r7, #28]
 800f3c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3cc:	69fa      	ldr	r2, [r7, #28]
 800f3ce:	6912      	ldr	r2, [r2, #16]
 800f3d0:	f06f 010d 	mvn.w	r1, #13
 800f3d4:	4610      	mov	r0, r2
 800f3d6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f3d8:	69f9      	ldr	r1, [r7, #28]
 800f3da:	486c      	ldr	r0, [pc, #432]	@ (800f58c <tcp_input+0x744>)
 800f3dc:	f7ff fbbc 	bl	800eb58 <tcp_pcb_remove>
        tcp_free(pcb);
 800f3e0:	69f8      	ldr	r0, [r7, #28]
 800f3e2:	f7fd ff07 	bl	800d1f4 <tcp_free>
 800f3e6:	e0da      	b.n	800f59e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f3ec:	4b63      	ldr	r3, [pc, #396]	@ (800f57c <tcp_input+0x734>)
 800f3ee:	881b      	ldrh	r3, [r3, #0]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d01d      	beq.n	800f430 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f3f4:	4b61      	ldr	r3, [pc, #388]	@ (800f57c <tcp_input+0x734>)
 800f3f6:	881b      	ldrh	r3, [r3, #0]
 800f3f8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f3fa:	69fb      	ldr	r3, [r7, #28]
 800f3fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f400:	2b00      	cmp	r3, #0
 800f402:	d00a      	beq.n	800f41a <tcp_input+0x5d2>
 800f404:	69fb      	ldr	r3, [r7, #28]
 800f406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f40a:	69fa      	ldr	r2, [r7, #28]
 800f40c:	6910      	ldr	r0, [r2, #16]
 800f40e:	89fa      	ldrh	r2, [r7, #14]
 800f410:	69f9      	ldr	r1, [r7, #28]
 800f412:	4798      	blx	r3
 800f414:	4603      	mov	r3, r0
 800f416:	74fb      	strb	r3, [r7, #19]
 800f418:	e001      	b.n	800f41e <tcp_input+0x5d6>
 800f41a:	2300      	movs	r3, #0
 800f41c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f41e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f422:	f113 0f0d 	cmn.w	r3, #13
 800f426:	f000 8098 	beq.w	800f55a <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f42a:	4b54      	ldr	r3, [pc, #336]	@ (800f57c <tcp_input+0x734>)
 800f42c:	2200      	movs	r2, #0
 800f42e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f430:	69f8      	ldr	r0, [r7, #28]
 800f432:	f000 f915 	bl	800f660 <tcp_input_delayed_close>
 800f436:	4603      	mov	r3, r0
 800f438:	2b00      	cmp	r3, #0
 800f43a:	f040 8090 	bne.w	800f55e <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f43e:	4b4d      	ldr	r3, [pc, #308]	@ (800f574 <tcp_input+0x72c>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d041      	beq.n	800f4ca <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f446:	69fb      	ldr	r3, [r7, #28]
 800f448:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d006      	beq.n	800f45c <tcp_input+0x614>
 800f44e:	4b50      	ldr	r3, [pc, #320]	@ (800f590 <tcp_input+0x748>)
 800f450:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f454:	494f      	ldr	r1, [pc, #316]	@ (800f594 <tcp_input+0x74c>)
 800f456:	4850      	ldr	r0, [pc, #320]	@ (800f598 <tcp_input+0x750>)
 800f458:	f006 ff96 	bl	8016388 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f45c:	69fb      	ldr	r3, [r7, #28]
 800f45e:	8b5b      	ldrh	r3, [r3, #26]
 800f460:	f003 0310 	and.w	r3, r3, #16
 800f464:	2b00      	cmp	r3, #0
 800f466:	d008      	beq.n	800f47a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f468:	4b42      	ldr	r3, [pc, #264]	@ (800f574 <tcp_input+0x72c>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	4618      	mov	r0, r3
 800f46e:	f7fd fc05 	bl	800cc7c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f472:	69f8      	ldr	r0, [r7, #28]
 800f474:	f7fe f9a6 	bl	800d7c4 <tcp_abort>
            goto aborted;
 800f478:	e091      	b.n	800f59e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f47a:	69fb      	ldr	r3, [r7, #28]
 800f47c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f480:	2b00      	cmp	r3, #0
 800f482:	d00c      	beq.n	800f49e <tcp_input+0x656>
 800f484:	69fb      	ldr	r3, [r7, #28]
 800f486:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f48a:	69fb      	ldr	r3, [r7, #28]
 800f48c:	6918      	ldr	r0, [r3, #16]
 800f48e:	4b39      	ldr	r3, [pc, #228]	@ (800f574 <tcp_input+0x72c>)
 800f490:	681a      	ldr	r2, [r3, #0]
 800f492:	2300      	movs	r3, #0
 800f494:	69f9      	ldr	r1, [r7, #28]
 800f496:	47a0      	blx	r4
 800f498:	4603      	mov	r3, r0
 800f49a:	74fb      	strb	r3, [r7, #19]
 800f49c:	e008      	b.n	800f4b0 <tcp_input+0x668>
 800f49e:	4b35      	ldr	r3, [pc, #212]	@ (800f574 <tcp_input+0x72c>)
 800f4a0:	681a      	ldr	r2, [r3, #0]
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	69f9      	ldr	r1, [r7, #28]
 800f4a6:	2000      	movs	r0, #0
 800f4a8:	f7ff f896 	bl	800e5d8 <tcp_recv_null>
 800f4ac:	4603      	mov	r3, r0
 800f4ae:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f4b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f4b4:	f113 0f0d 	cmn.w	r3, #13
 800f4b8:	d053      	beq.n	800f562 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f4ba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d003      	beq.n	800f4ca <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f4c2:	4b2c      	ldr	r3, [pc, #176]	@ (800f574 <tcp_input+0x72c>)
 800f4c4:	681a      	ldr	r2, [r3, #0]
 800f4c6:	69fb      	ldr	r3, [r7, #28]
 800f4c8:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f4ca:	4b2b      	ldr	r3, [pc, #172]	@ (800f578 <tcp_input+0x730>)
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	f003 0320 	and.w	r3, r3, #32
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d030      	beq.n	800f538 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800f4d6:	69fb      	ldr	r3, [r7, #28]
 800f4d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d009      	beq.n	800f4f2 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f4de:	69fb      	ldr	r3, [r7, #28]
 800f4e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f4e2:	7b5a      	ldrb	r2, [r3, #13]
 800f4e4:	69fb      	ldr	r3, [r7, #28]
 800f4e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f4e8:	f042 0220 	orr.w	r2, r2, #32
 800f4ec:	b2d2      	uxtb	r2, r2
 800f4ee:	735a      	strb	r2, [r3, #13]
 800f4f0:	e022      	b.n	800f538 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f4f2:	69fb      	ldr	r3, [r7, #28]
 800f4f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f4f6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800f4fa:	d005      	beq.n	800f508 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800f4fc:	69fb      	ldr	r3, [r7, #28]
 800f4fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f500:	3301      	adds	r3, #1
 800f502:	b29a      	uxth	r2, r3
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f508:	69fb      	ldr	r3, [r7, #28]
 800f50a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d00b      	beq.n	800f52a <tcp_input+0x6e2>
 800f512:	69fb      	ldr	r3, [r7, #28]
 800f514:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f518:	69fb      	ldr	r3, [r7, #28]
 800f51a:	6918      	ldr	r0, [r3, #16]
 800f51c:	2300      	movs	r3, #0
 800f51e:	2200      	movs	r2, #0
 800f520:	69f9      	ldr	r1, [r7, #28]
 800f522:	47a0      	blx	r4
 800f524:	4603      	mov	r3, r0
 800f526:	74fb      	strb	r3, [r7, #19]
 800f528:	e001      	b.n	800f52e <tcp_input+0x6e6>
 800f52a:	2300      	movs	r3, #0
 800f52c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f52e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f532:	f113 0f0d 	cmn.w	r3, #13
 800f536:	d016      	beq.n	800f566 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f538:	4b13      	ldr	r3, [pc, #76]	@ (800f588 <tcp_input+0x740>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f53e:	69f8      	ldr	r0, [r7, #28]
 800f540:	f000 f88e 	bl	800f660 <tcp_input_delayed_close>
 800f544:	4603      	mov	r3, r0
 800f546:	2b00      	cmp	r3, #0
 800f548:	d128      	bne.n	800f59c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f54a:	69f8      	ldr	r0, [r7, #28]
 800f54c:	f002 ff1a 	bl	8012384 <tcp_output>
 800f550:	e025      	b.n	800f59e <tcp_input+0x756>
        goto aborted;
 800f552:	bf00      	nop
 800f554:	e023      	b.n	800f59e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f556:	bf00      	nop
 800f558:	e021      	b.n	800f59e <tcp_input+0x756>
              goto aborted;
 800f55a:	bf00      	nop
 800f55c:	e01f      	b.n	800f59e <tcp_input+0x756>
          goto aborted;
 800f55e:	bf00      	nop
 800f560:	e01d      	b.n	800f59e <tcp_input+0x756>
            goto aborted;
 800f562:	bf00      	nop
 800f564:	e01b      	b.n	800f59e <tcp_input+0x756>
              goto aborted;
 800f566:	bf00      	nop
 800f568:	e019      	b.n	800f59e <tcp_input+0x756>
 800f56a:	bf00      	nop
 800f56c:	20011a8c 	.word	0x20011a8c
 800f570:	20011a9c 	.word	0x20011a9c
 800f574:	20011abc 	.word	0x20011abc
 800f578:	20011ab9 	.word	0x20011ab9
 800f57c:	20011ab4 	.word	0x20011ab4
 800f580:	20011ab8 	.word	0x20011ab8
 800f584:	20011ab6 	.word	0x20011ab6
 800f588:	20011ac0 	.word	0x20011ac0
 800f58c:	20011a80 	.word	0x20011a80
 800f590:	08019bb8 	.word	0x08019bb8
 800f594:	08019d6c 	.word	0x08019d6c
 800f598:	08019c04 	.word	0x08019c04
          goto aborted;
 800f59c:	bf00      	nop
    tcp_input_pcb = NULL;
 800f59e:	4b27      	ldr	r3, [pc, #156]	@ (800f63c <tcp_input+0x7f4>)
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f5a4:	4b26      	ldr	r3, [pc, #152]	@ (800f640 <tcp_input+0x7f8>)
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f5aa:	4b26      	ldr	r3, [pc, #152]	@ (800f644 <tcp_input+0x7fc>)
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d03f      	beq.n	800f632 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800f5b2:	4b24      	ldr	r3, [pc, #144]	@ (800f644 <tcp_input+0x7fc>)
 800f5b4:	685b      	ldr	r3, [r3, #4]
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	f7fd fb60 	bl	800cc7c <pbuf_free>
      inseg.p = NULL;
 800f5bc:	4b21      	ldr	r3, [pc, #132]	@ (800f644 <tcp_input+0x7fc>)
 800f5be:	2200      	movs	r2, #0
 800f5c0:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f5c2:	e036      	b.n	800f632 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f5c4:	4b20      	ldr	r3, [pc, #128]	@ (800f648 <tcp_input+0x800>)
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	899b      	ldrh	r3, [r3, #12]
 800f5ca:	b29b      	uxth	r3, r3
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f7fb ff67 	bl	800b4a0 <lwip_htons>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	b2db      	uxtb	r3, r3
 800f5d6:	f003 0304 	and.w	r3, r3, #4
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d118      	bne.n	800f610 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f5de:	4b1b      	ldr	r3, [pc, #108]	@ (800f64c <tcp_input+0x804>)
 800f5e0:	6819      	ldr	r1, [r3, #0]
 800f5e2:	4b1b      	ldr	r3, [pc, #108]	@ (800f650 <tcp_input+0x808>)
 800f5e4:	881b      	ldrh	r3, [r3, #0]
 800f5e6:	461a      	mov	r2, r3
 800f5e8:	4b1a      	ldr	r3, [pc, #104]	@ (800f654 <tcp_input+0x80c>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f5ee:	4b16      	ldr	r3, [pc, #88]	@ (800f648 <tcp_input+0x800>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f5f2:	885b      	ldrh	r3, [r3, #2]
 800f5f4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f5f6:	4a14      	ldr	r2, [pc, #80]	@ (800f648 <tcp_input+0x800>)
 800f5f8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f5fa:	8812      	ldrh	r2, [r2, #0]
 800f5fc:	b292      	uxth	r2, r2
 800f5fe:	9202      	str	r2, [sp, #8]
 800f600:	9301      	str	r3, [sp, #4]
 800f602:	4b15      	ldr	r3, [pc, #84]	@ (800f658 <tcp_input+0x810>)
 800f604:	9300      	str	r3, [sp, #0]
 800f606:	4b15      	ldr	r3, [pc, #84]	@ (800f65c <tcp_input+0x814>)
 800f608:	4602      	mov	r2, r0
 800f60a:	2000      	movs	r0, #0
 800f60c:	f003 fc6e 	bl	8012eec <tcp_rst>
    pbuf_free(p);
 800f610:	6878      	ldr	r0, [r7, #4]
 800f612:	f7fd fb33 	bl	800cc7c <pbuf_free>
  return;
 800f616:	e00c      	b.n	800f632 <tcp_input+0x7ea>
    goto dropped;
 800f618:	bf00      	nop
 800f61a:	e006      	b.n	800f62a <tcp_input+0x7e2>
    goto dropped;
 800f61c:	bf00      	nop
 800f61e:	e004      	b.n	800f62a <tcp_input+0x7e2>
    goto dropped;
 800f620:	bf00      	nop
 800f622:	e002      	b.n	800f62a <tcp_input+0x7e2>
      goto dropped;
 800f624:	bf00      	nop
 800f626:	e000      	b.n	800f62a <tcp_input+0x7e2>
      goto dropped;
 800f628:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f7fd fb26 	bl	800cc7c <pbuf_free>
 800f630:	e000      	b.n	800f634 <tcp_input+0x7ec>
  return;
 800f632:	bf00      	nop
}
 800f634:	3724      	adds	r7, #36	@ 0x24
 800f636:	46bd      	mov	sp, r7
 800f638:	bd90      	pop	{r4, r7, pc}
 800f63a:	bf00      	nop
 800f63c:	20011ac0 	.word	0x20011ac0
 800f640:	20011abc 	.word	0x20011abc
 800f644:	20011a8c 	.word	0x20011a8c
 800f648:	20011a9c 	.word	0x20011a9c
 800f64c:	20011ab0 	.word	0x20011ab0
 800f650:	20011ab6 	.word	0x20011ab6
 800f654:	20011aac 	.word	0x20011aac
 800f658:	2000e984 	.word	0x2000e984
 800f65c:	2000e988 	.word	0x2000e988

0800f660 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b082      	sub	sp, #8
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d106      	bne.n	800f67c <tcp_input_delayed_close+0x1c>
 800f66e:	4b17      	ldr	r3, [pc, #92]	@ (800f6cc <tcp_input_delayed_close+0x6c>)
 800f670:	f240 225a 	movw	r2, #602	@ 0x25a
 800f674:	4916      	ldr	r1, [pc, #88]	@ (800f6d0 <tcp_input_delayed_close+0x70>)
 800f676:	4817      	ldr	r0, [pc, #92]	@ (800f6d4 <tcp_input_delayed_close+0x74>)
 800f678:	f006 fe86 	bl	8016388 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800f67c:	4b16      	ldr	r3, [pc, #88]	@ (800f6d8 <tcp_input_delayed_close+0x78>)
 800f67e:	781b      	ldrb	r3, [r3, #0]
 800f680:	f003 0310 	and.w	r3, r3, #16
 800f684:	2b00      	cmp	r3, #0
 800f686:	d01c      	beq.n	800f6c2 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	8b5b      	ldrh	r3, [r3, #26]
 800f68c:	f003 0310 	and.w	r3, r3, #16
 800f690:	2b00      	cmp	r3, #0
 800f692:	d10d      	bne.n	800f6b0 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d008      	beq.n	800f6b0 <tcp_input_delayed_close+0x50>
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6a4:	687a      	ldr	r2, [r7, #4]
 800f6a6:	6912      	ldr	r2, [r2, #16]
 800f6a8:	f06f 010e 	mvn.w	r1, #14
 800f6ac:	4610      	mov	r0, r2
 800f6ae:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f6b0:	6879      	ldr	r1, [r7, #4]
 800f6b2:	480a      	ldr	r0, [pc, #40]	@ (800f6dc <tcp_input_delayed_close+0x7c>)
 800f6b4:	f7ff fa50 	bl	800eb58 <tcp_pcb_remove>
    tcp_free(pcb);
 800f6b8:	6878      	ldr	r0, [r7, #4]
 800f6ba:	f7fd fd9b 	bl	800d1f4 <tcp_free>
    return 1;
 800f6be:	2301      	movs	r3, #1
 800f6c0:	e000      	b.n	800f6c4 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800f6c2:	2300      	movs	r3, #0
}
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	3708      	adds	r7, #8
 800f6c8:	46bd      	mov	sp, r7
 800f6ca:	bd80      	pop	{r7, pc}
 800f6cc:	08019bb8 	.word	0x08019bb8
 800f6d0:	08019d88 	.word	0x08019d88
 800f6d4:	08019c04 	.word	0x08019c04
 800f6d8:	20011ab9 	.word	0x20011ab9
 800f6dc:	20011a80 	.word	0x20011a80

0800f6e0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800f6e0:	b590      	push	{r4, r7, lr}
 800f6e2:	b08b      	sub	sp, #44	@ 0x2c
 800f6e4:	af04      	add	r7, sp, #16
 800f6e6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800f6e8:	4b6f      	ldr	r3, [pc, #444]	@ (800f8a8 <tcp_listen_input+0x1c8>)
 800f6ea:	781b      	ldrb	r3, [r3, #0]
 800f6ec:	f003 0304 	and.w	r3, r3, #4
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	f040 80d2 	bne.w	800f89a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d106      	bne.n	800f70a <tcp_listen_input+0x2a>
 800f6fc:	4b6b      	ldr	r3, [pc, #428]	@ (800f8ac <tcp_listen_input+0x1cc>)
 800f6fe:	f240 2281 	movw	r2, #641	@ 0x281
 800f702:	496b      	ldr	r1, [pc, #428]	@ (800f8b0 <tcp_listen_input+0x1d0>)
 800f704:	486b      	ldr	r0, [pc, #428]	@ (800f8b4 <tcp_listen_input+0x1d4>)
 800f706:	f006 fe3f 	bl	8016388 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800f70a:	4b67      	ldr	r3, [pc, #412]	@ (800f8a8 <tcp_listen_input+0x1c8>)
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	f003 0310 	and.w	r3, r3, #16
 800f712:	2b00      	cmp	r3, #0
 800f714:	d019      	beq.n	800f74a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f716:	4b68      	ldr	r3, [pc, #416]	@ (800f8b8 <tcp_listen_input+0x1d8>)
 800f718:	6819      	ldr	r1, [r3, #0]
 800f71a:	4b68      	ldr	r3, [pc, #416]	@ (800f8bc <tcp_listen_input+0x1dc>)
 800f71c:	881b      	ldrh	r3, [r3, #0]
 800f71e:	461a      	mov	r2, r3
 800f720:	4b67      	ldr	r3, [pc, #412]	@ (800f8c0 <tcp_listen_input+0x1e0>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f726:	4b67      	ldr	r3, [pc, #412]	@ (800f8c4 <tcp_listen_input+0x1e4>)
 800f728:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f72a:	885b      	ldrh	r3, [r3, #2]
 800f72c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f72e:	4a65      	ldr	r2, [pc, #404]	@ (800f8c4 <tcp_listen_input+0x1e4>)
 800f730:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f732:	8812      	ldrh	r2, [r2, #0]
 800f734:	b292      	uxth	r2, r2
 800f736:	9202      	str	r2, [sp, #8]
 800f738:	9301      	str	r3, [sp, #4]
 800f73a:	4b63      	ldr	r3, [pc, #396]	@ (800f8c8 <tcp_listen_input+0x1e8>)
 800f73c:	9300      	str	r3, [sp, #0]
 800f73e:	4b63      	ldr	r3, [pc, #396]	@ (800f8cc <tcp_listen_input+0x1ec>)
 800f740:	4602      	mov	r2, r0
 800f742:	6878      	ldr	r0, [r7, #4]
 800f744:	f003 fbd2 	bl	8012eec <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800f748:	e0a9      	b.n	800f89e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800f74a:	4b57      	ldr	r3, [pc, #348]	@ (800f8a8 <tcp_listen_input+0x1c8>)
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	f003 0302 	and.w	r3, r3, #2
 800f752:	2b00      	cmp	r3, #0
 800f754:	f000 80a3 	beq.w	800f89e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	7d5b      	ldrb	r3, [r3, #21]
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7ff f85f 	bl	800e820 <tcp_alloc>
 800f762:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d111      	bne.n	800f78e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	699b      	ldr	r3, [r3, #24]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d00a      	beq.n	800f788 <tcp_listen_input+0xa8>
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	699b      	ldr	r3, [r3, #24]
 800f776:	687a      	ldr	r2, [r7, #4]
 800f778:	6910      	ldr	r0, [r2, #16]
 800f77a:	f04f 32ff 	mov.w	r2, #4294967295
 800f77e:	2100      	movs	r1, #0
 800f780:	4798      	blx	r3
 800f782:	4603      	mov	r3, r0
 800f784:	73bb      	strb	r3, [r7, #14]
      return;
 800f786:	e08b      	b.n	800f8a0 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f788:	23f0      	movs	r3, #240	@ 0xf0
 800f78a:	73bb      	strb	r3, [r7, #14]
      return;
 800f78c:	e088      	b.n	800f8a0 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f78e:	4b50      	ldr	r3, [pc, #320]	@ (800f8d0 <tcp_listen_input+0x1f0>)
 800f790:	695a      	ldr	r2, [r3, #20]
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f796:	4b4e      	ldr	r3, [pc, #312]	@ (800f8d0 <tcp_listen_input+0x1f0>)
 800f798:	691a      	ldr	r2, [r3, #16]
 800f79a:	697b      	ldr	r3, [r7, #20]
 800f79c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	8ada      	ldrh	r2, [r3, #22]
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f7a6:	4b47      	ldr	r3, [pc, #284]	@ (800f8c4 <tcp_listen_input+0x1e4>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	881b      	ldrh	r3, [r3, #0]
 800f7ac:	b29a      	uxth	r2, r3
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f7b2:	697b      	ldr	r3, [r7, #20]
 800f7b4:	2203      	movs	r2, #3
 800f7b6:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f7b8:	4b41      	ldr	r3, [pc, #260]	@ (800f8c0 <tcp_listen_input+0x1e0>)
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	1c5a      	adds	r2, r3, #1
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f7c6:	697b      	ldr	r3, [r7, #20]
 800f7c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800f7ca:	6978      	ldr	r0, [r7, #20]
 800f7cc:	f7ff fa58 	bl	800ec80 <tcp_next_iss>
 800f7d0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f7d2:	697b      	ldr	r3, [r7, #20]
 800f7d4:	693a      	ldr	r2, [r7, #16]
 800f7d6:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800f7d8:	697b      	ldr	r3, [r7, #20]
 800f7da:	693a      	ldr	r2, [r7, #16]
 800f7dc:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	693a      	ldr	r2, [r7, #16]
 800f7e2:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800f7e4:	697b      	ldr	r3, [r7, #20]
 800f7e6:	693a      	ldr	r2, [r7, #16]
 800f7e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f7ea:	4b35      	ldr	r3, [pc, #212]	@ (800f8c0 <tcp_listen_input+0x1e0>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	1e5a      	subs	r2, r3, #1
 800f7f0:	697b      	ldr	r3, [r7, #20]
 800f7f2:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	691a      	ldr	r2, [r3, #16]
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	687a      	ldr	r2, [r7, #4]
 800f800:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	7a5b      	ldrb	r3, [r3, #9]
 800f806:	f003 030c 	and.w	r3, r3, #12
 800f80a:	b2da      	uxtb	r2, r3
 800f80c:	697b      	ldr	r3, [r7, #20]
 800f80e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	7a1a      	ldrb	r2, [r3, #8]
 800f814:	697b      	ldr	r3, [r7, #20]
 800f816:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f818:	4b2e      	ldr	r3, [pc, #184]	@ (800f8d4 <tcp_listen_input+0x1f4>)
 800f81a:	681a      	ldr	r2, [r3, #0]
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	60da      	str	r2, [r3, #12]
 800f820:	4a2c      	ldr	r2, [pc, #176]	@ (800f8d4 <tcp_listen_input+0x1f4>)
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	6013      	str	r3, [r2, #0]
 800f826:	f003 fd23 	bl	8013270 <tcp_timer_needed>
 800f82a:	4b2b      	ldr	r3, [pc, #172]	@ (800f8d8 <tcp_listen_input+0x1f8>)
 800f82c:	2201      	movs	r2, #1
 800f82e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f830:	6978      	ldr	r0, [r7, #20]
 800f832:	f001 fd8b 	bl	801134c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f836:	4b23      	ldr	r3, [pc, #140]	@ (800f8c4 <tcp_listen_input+0x1e4>)
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	89db      	ldrh	r3, [r3, #14]
 800f83c:	b29a      	uxth	r2, r3
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f844:	697b      	ldr	r3, [r7, #20]
 800f846:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	3304      	adds	r3, #4
 800f858:	4618      	mov	r0, r3
 800f85a:	f005 f917 	bl	8014a8c <ip4_route>
 800f85e:	4601      	mov	r1, r0
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	3304      	adds	r3, #4
 800f864:	461a      	mov	r2, r3
 800f866:	4620      	mov	r0, r4
 800f868:	f7ff fa30 	bl	800eccc <tcp_eff_send_mss_netif>
 800f86c:	4603      	mov	r3, r0
 800f86e:	461a      	mov	r2, r3
 800f870:	697b      	ldr	r3, [r7, #20]
 800f872:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f874:	2112      	movs	r1, #18
 800f876:	6978      	ldr	r0, [r7, #20]
 800f878:	f002 fc96 	bl	80121a8 <tcp_enqueue_flags>
 800f87c:	4603      	mov	r3, r0
 800f87e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800f880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d004      	beq.n	800f892 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800f888:	2100      	movs	r1, #0
 800f88a:	6978      	ldr	r0, [r7, #20]
 800f88c:	f7fd fedc 	bl	800d648 <tcp_abandon>
      return;
 800f890:	e006      	b.n	800f8a0 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800f892:	6978      	ldr	r0, [r7, #20]
 800f894:	f002 fd76 	bl	8012384 <tcp_output>
  return;
 800f898:	e001      	b.n	800f89e <tcp_listen_input+0x1be>
    return;
 800f89a:	bf00      	nop
 800f89c:	e000      	b.n	800f8a0 <tcp_listen_input+0x1c0>
  return;
 800f89e:	bf00      	nop
}
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd90      	pop	{r4, r7, pc}
 800f8a6:	bf00      	nop
 800f8a8:	20011ab8 	.word	0x20011ab8
 800f8ac:	08019bb8 	.word	0x08019bb8
 800f8b0:	08019db0 	.word	0x08019db0
 800f8b4:	08019c04 	.word	0x08019c04
 800f8b8:	20011ab0 	.word	0x20011ab0
 800f8bc:	20011ab6 	.word	0x20011ab6
 800f8c0:	20011aac 	.word	0x20011aac
 800f8c4:	20011a9c 	.word	0x20011a9c
 800f8c8:	2000e984 	.word	0x2000e984
 800f8cc:	2000e988 	.word	0x2000e988
 800f8d0:	2000e974 	.word	0x2000e974
 800f8d4:	20011a80 	.word	0x20011a80
 800f8d8:	20011a88 	.word	0x20011a88

0800f8dc <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b086      	sub	sp, #24
 800f8e0:	af04      	add	r7, sp, #16
 800f8e2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800f8e4:	4b2f      	ldr	r3, [pc, #188]	@ (800f9a4 <tcp_timewait_input+0xc8>)
 800f8e6:	781b      	ldrb	r3, [r3, #0]
 800f8e8:	f003 0304 	and.w	r3, r3, #4
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d153      	bne.n	800f998 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d106      	bne.n	800f904 <tcp_timewait_input+0x28>
 800f8f6:	4b2c      	ldr	r3, [pc, #176]	@ (800f9a8 <tcp_timewait_input+0xcc>)
 800f8f8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800f8fc:	492b      	ldr	r1, [pc, #172]	@ (800f9ac <tcp_timewait_input+0xd0>)
 800f8fe:	482c      	ldr	r0, [pc, #176]	@ (800f9b0 <tcp_timewait_input+0xd4>)
 800f900:	f006 fd42 	bl	8016388 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800f904:	4b27      	ldr	r3, [pc, #156]	@ (800f9a4 <tcp_timewait_input+0xc8>)
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	f003 0302 	and.w	r3, r3, #2
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d02a      	beq.n	800f966 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f910:	4b28      	ldr	r3, [pc, #160]	@ (800f9b4 <tcp_timewait_input+0xd8>)
 800f912:	681a      	ldr	r2, [r3, #0]
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f918:	1ad3      	subs	r3, r2, r3
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	db2d      	blt.n	800f97a <tcp_timewait_input+0x9e>
 800f91e:	4b25      	ldr	r3, [pc, #148]	@ (800f9b4 <tcp_timewait_input+0xd8>)
 800f920:	681a      	ldr	r2, [r3, #0]
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f926:	6879      	ldr	r1, [r7, #4]
 800f928:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f92a:	440b      	add	r3, r1
 800f92c:	1ad3      	subs	r3, r2, r3
 800f92e:	2b00      	cmp	r3, #0
 800f930:	dc23      	bgt.n	800f97a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f932:	4b21      	ldr	r3, [pc, #132]	@ (800f9b8 <tcp_timewait_input+0xdc>)
 800f934:	6819      	ldr	r1, [r3, #0]
 800f936:	4b21      	ldr	r3, [pc, #132]	@ (800f9bc <tcp_timewait_input+0xe0>)
 800f938:	881b      	ldrh	r3, [r3, #0]
 800f93a:	461a      	mov	r2, r3
 800f93c:	4b1d      	ldr	r3, [pc, #116]	@ (800f9b4 <tcp_timewait_input+0xd8>)
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f942:	4b1f      	ldr	r3, [pc, #124]	@ (800f9c0 <tcp_timewait_input+0xe4>)
 800f944:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f946:	885b      	ldrh	r3, [r3, #2]
 800f948:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f94a:	4a1d      	ldr	r2, [pc, #116]	@ (800f9c0 <tcp_timewait_input+0xe4>)
 800f94c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f94e:	8812      	ldrh	r2, [r2, #0]
 800f950:	b292      	uxth	r2, r2
 800f952:	9202      	str	r2, [sp, #8]
 800f954:	9301      	str	r3, [sp, #4]
 800f956:	4b1b      	ldr	r3, [pc, #108]	@ (800f9c4 <tcp_timewait_input+0xe8>)
 800f958:	9300      	str	r3, [sp, #0]
 800f95a:	4b1b      	ldr	r3, [pc, #108]	@ (800f9c8 <tcp_timewait_input+0xec>)
 800f95c:	4602      	mov	r2, r0
 800f95e:	6878      	ldr	r0, [r7, #4]
 800f960:	f003 fac4 	bl	8012eec <tcp_rst>
      return;
 800f964:	e01b      	b.n	800f99e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800f966:	4b0f      	ldr	r3, [pc, #60]	@ (800f9a4 <tcp_timewait_input+0xc8>)
 800f968:	781b      	ldrb	r3, [r3, #0]
 800f96a:	f003 0301 	and.w	r3, r3, #1
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d003      	beq.n	800f97a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f972:	4b16      	ldr	r3, [pc, #88]	@ (800f9cc <tcp_timewait_input+0xf0>)
 800f974:	681a      	ldr	r2, [r3, #0]
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f97a:	4b10      	ldr	r3, [pc, #64]	@ (800f9bc <tcp_timewait_input+0xe0>)
 800f97c:	881b      	ldrh	r3, [r3, #0]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d00c      	beq.n	800f99c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	8b5b      	ldrh	r3, [r3, #26]
 800f986:	f043 0302 	orr.w	r3, r3, #2
 800f98a:	b29a      	uxth	r2, r3
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f002 fcf7 	bl	8012384 <tcp_output>
  }
  return;
 800f996:	e001      	b.n	800f99c <tcp_timewait_input+0xc0>
    return;
 800f998:	bf00      	nop
 800f99a:	e000      	b.n	800f99e <tcp_timewait_input+0xc2>
  return;
 800f99c:	bf00      	nop
}
 800f99e:	3708      	adds	r7, #8
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}
 800f9a4:	20011ab8 	.word	0x20011ab8
 800f9a8:	08019bb8 	.word	0x08019bb8
 800f9ac:	08019dd0 	.word	0x08019dd0
 800f9b0:	08019c04 	.word	0x08019c04
 800f9b4:	20011aac 	.word	0x20011aac
 800f9b8:	20011ab0 	.word	0x20011ab0
 800f9bc:	20011ab6 	.word	0x20011ab6
 800f9c0:	20011a9c 	.word	0x20011a9c
 800f9c4:	2000e984 	.word	0x2000e984
 800f9c8:	2000e988 	.word	0x2000e988
 800f9cc:	20011a74 	.word	0x20011a74

0800f9d0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f9d0:	b590      	push	{r4, r7, lr}
 800f9d2:	b08d      	sub	sp, #52	@ 0x34
 800f9d4:	af04      	add	r7, sp, #16
 800f9d6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f9dc:	2300      	movs	r3, #0
 800f9de:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d106      	bne.n	800f9f4 <tcp_process+0x24>
 800f9e6:	4b9d      	ldr	r3, [pc, #628]	@ (800fc5c <tcp_process+0x28c>)
 800f9e8:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f9ec:	499c      	ldr	r1, [pc, #624]	@ (800fc60 <tcp_process+0x290>)
 800f9ee:	489d      	ldr	r0, [pc, #628]	@ (800fc64 <tcp_process+0x294>)
 800f9f0:	f006 fcca 	bl	8016388 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f9f4:	4b9c      	ldr	r3, [pc, #624]	@ (800fc68 <tcp_process+0x298>)
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	f003 0304 	and.w	r3, r3, #4
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d04e      	beq.n	800fa9e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	7d1b      	ldrb	r3, [r3, #20]
 800fa04:	2b02      	cmp	r3, #2
 800fa06:	d108      	bne.n	800fa1a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa0c:	4b97      	ldr	r3, [pc, #604]	@ (800fc6c <tcp_process+0x29c>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	429a      	cmp	r2, r3
 800fa12:	d123      	bne.n	800fa5c <tcp_process+0x8c>
        acceptable = 1;
 800fa14:	2301      	movs	r3, #1
 800fa16:	76fb      	strb	r3, [r7, #27]
 800fa18:	e020      	b.n	800fa5c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fa1e:	4b94      	ldr	r3, [pc, #592]	@ (800fc70 <tcp_process+0x2a0>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d102      	bne.n	800fa2c <tcp_process+0x5c>
        acceptable = 1;
 800fa26:	2301      	movs	r3, #1
 800fa28:	76fb      	strb	r3, [r7, #27]
 800fa2a:	e017      	b.n	800fa5c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800fa2c:	4b90      	ldr	r3, [pc, #576]	@ (800fc70 <tcp_process+0x2a0>)
 800fa2e:	681a      	ldr	r2, [r3, #0]
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa34:	1ad3      	subs	r3, r2, r3
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	db10      	blt.n	800fa5c <tcp_process+0x8c>
 800fa3a:	4b8d      	ldr	r3, [pc, #564]	@ (800fc70 <tcp_process+0x2a0>)
 800fa3c:	681a      	ldr	r2, [r3, #0]
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa42:	6879      	ldr	r1, [r7, #4]
 800fa44:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fa46:	440b      	add	r3, r1
 800fa48:	1ad3      	subs	r3, r2, r3
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	dc06      	bgt.n	800fa5c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	8b5b      	ldrh	r3, [r3, #26]
 800fa52:	f043 0302 	orr.w	r3, r3, #2
 800fa56:	b29a      	uxth	r2, r3
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800fa5c:	7efb      	ldrb	r3, [r7, #27]
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d01b      	beq.n	800fa9a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	7d1b      	ldrb	r3, [r3, #20]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d106      	bne.n	800fa78 <tcp_process+0xa8>
 800fa6a:	4b7c      	ldr	r3, [pc, #496]	@ (800fc5c <tcp_process+0x28c>)
 800fa6c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800fa70:	4980      	ldr	r1, [pc, #512]	@ (800fc74 <tcp_process+0x2a4>)
 800fa72:	487c      	ldr	r0, [pc, #496]	@ (800fc64 <tcp_process+0x294>)
 800fa74:	f006 fc88 	bl	8016388 <iprintf>
      recv_flags |= TF_RESET;
 800fa78:	4b7f      	ldr	r3, [pc, #508]	@ (800fc78 <tcp_process+0x2a8>)
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	f043 0308 	orr.w	r3, r3, #8
 800fa80:	b2da      	uxtb	r2, r3
 800fa82:	4b7d      	ldr	r3, [pc, #500]	@ (800fc78 <tcp_process+0x2a8>)
 800fa84:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	8b5b      	ldrh	r3, [r3, #26]
 800fa8a:	f023 0301 	bic.w	r3, r3, #1
 800fa8e:	b29a      	uxth	r2, r3
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800fa94:	f06f 030d 	mvn.w	r3, #13
 800fa98:	e37a      	b.n	8010190 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	e378      	b.n	8010190 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800fa9e:	4b72      	ldr	r3, [pc, #456]	@ (800fc68 <tcp_process+0x298>)
 800faa0:	781b      	ldrb	r3, [r3, #0]
 800faa2:	f003 0302 	and.w	r3, r3, #2
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d010      	beq.n	800facc <tcp_process+0xfc>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	7d1b      	ldrb	r3, [r3, #20]
 800faae:	2b02      	cmp	r3, #2
 800fab0:	d00c      	beq.n	800facc <tcp_process+0xfc>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	7d1b      	ldrb	r3, [r3, #20]
 800fab6:	2b03      	cmp	r3, #3
 800fab8:	d008      	beq.n	800facc <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	8b5b      	ldrh	r3, [r3, #26]
 800fabe:	f043 0302 	orr.w	r3, r3, #2
 800fac2:	b29a      	uxth	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800fac8:	2300      	movs	r3, #0
 800faca:	e361      	b.n	8010190 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	8b5b      	ldrh	r3, [r3, #26]
 800fad0:	f003 0310 	and.w	r3, r3, #16
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d103      	bne.n	800fae0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800fad8:	4b68      	ldr	r3, [pc, #416]	@ (800fc7c <tcp_process+0x2ac>)
 800fada:	681a      	ldr	r2, [r3, #0]
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2200      	movs	r2, #0
 800fae4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	2200      	movs	r2, #0
 800faec:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800faf0:	6878      	ldr	r0, [r7, #4]
 800faf2:	f001 fc2b 	bl	801134c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	7d1b      	ldrb	r3, [r3, #20]
 800fafa:	3b02      	subs	r3, #2
 800fafc:	2b07      	cmp	r3, #7
 800fafe:	f200 8337 	bhi.w	8010170 <tcp_process+0x7a0>
 800fb02:	a201      	add	r2, pc, #4	@ (adr r2, 800fb08 <tcp_process+0x138>)
 800fb04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb08:	0800fb29 	.word	0x0800fb29
 800fb0c:	0800fd59 	.word	0x0800fd59
 800fb10:	0800fed1 	.word	0x0800fed1
 800fb14:	0800fefb 	.word	0x0800fefb
 800fb18:	0801001f 	.word	0x0801001f
 800fb1c:	0800fed1 	.word	0x0800fed1
 800fb20:	080100ab 	.word	0x080100ab
 800fb24:	0801013b 	.word	0x0801013b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fb28:	4b4f      	ldr	r3, [pc, #316]	@ (800fc68 <tcp_process+0x298>)
 800fb2a:	781b      	ldrb	r3, [r3, #0]
 800fb2c:	f003 0310 	and.w	r3, r3, #16
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	f000 80e4 	beq.w	800fcfe <tcp_process+0x32e>
 800fb36:	4b4c      	ldr	r3, [pc, #304]	@ (800fc68 <tcp_process+0x298>)
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	f003 0302 	and.w	r3, r3, #2
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	f000 80dd 	beq.w	800fcfe <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb48:	1c5a      	adds	r2, r3, #1
 800fb4a:	4b48      	ldr	r3, [pc, #288]	@ (800fc6c <tcp_process+0x29c>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	f040 80d5 	bne.w	800fcfe <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800fb54:	4b46      	ldr	r3, [pc, #280]	@ (800fc70 <tcp_process+0x2a0>)
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	1c5a      	adds	r2, r3, #1
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800fb66:	4b41      	ldr	r3, [pc, #260]	@ (800fc6c <tcp_process+0x29c>)
 800fb68:	681a      	ldr	r2, [r3, #0]
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800fb6e:	4b44      	ldr	r3, [pc, #272]	@ (800fc80 <tcp_process+0x2b0>)
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	89db      	ldrh	r3, [r3, #14]
 800fb74:	b29a      	uxth	r2, r3
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fb88:	4b39      	ldr	r3, [pc, #228]	@ (800fc70 <tcp_process+0x2a0>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	1e5a      	subs	r2, r3, #1
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	2204      	movs	r2, #4
 800fb96:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	3304      	adds	r3, #4
 800fba0:	4618      	mov	r0, r3
 800fba2:	f004 ff73 	bl	8014a8c <ip4_route>
 800fba6:	4601      	mov	r1, r0
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	3304      	adds	r3, #4
 800fbac:	461a      	mov	r2, r3
 800fbae:	4620      	mov	r0, r4
 800fbb0:	f7ff f88c 	bl	800eccc <tcp_eff_send_mss_netif>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	461a      	mov	r2, r3
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbc0:	009a      	lsls	r2, r3, #2
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbc6:	005b      	lsls	r3, r3, #1
 800fbc8:	f241 111c 	movw	r1, #4380	@ 0x111c
 800fbcc:	428b      	cmp	r3, r1
 800fbce:	bf38      	it	cc
 800fbd0:	460b      	movcc	r3, r1
 800fbd2:	429a      	cmp	r2, r3
 800fbd4:	d204      	bcs.n	800fbe0 <tcp_process+0x210>
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbda:	009b      	lsls	r3, r3, #2
 800fbdc:	b29b      	uxth	r3, r3
 800fbde:	e00d      	b.n	800fbfc <tcp_process+0x22c>
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbe4:	005b      	lsls	r3, r3, #1
 800fbe6:	f241 121c 	movw	r2, #4380	@ 0x111c
 800fbea:	4293      	cmp	r3, r2
 800fbec:	d904      	bls.n	800fbf8 <tcp_process+0x228>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbf2:	005b      	lsls	r3, r3, #1
 800fbf4:	b29b      	uxth	r3, r3
 800fbf6:	e001      	b.n	800fbfc <tcp_process+0x22c>
 800fbf8:	f241 131c 	movw	r3, #4380	@ 0x111c
 800fbfc:	687a      	ldr	r2, [r7, #4]
 800fbfe:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d106      	bne.n	800fc1a <tcp_process+0x24a>
 800fc0c:	4b13      	ldr	r3, [pc, #76]	@ (800fc5c <tcp_process+0x28c>)
 800fc0e:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800fc12:	491c      	ldr	r1, [pc, #112]	@ (800fc84 <tcp_process+0x2b4>)
 800fc14:	4813      	ldr	r0, [pc, #76]	@ (800fc64 <tcp_process+0x294>)
 800fc16:	f006 fbb7 	bl	8016388 <iprintf>
        --pcb->snd_queuelen;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fc20:	3b01      	subs	r3, #1
 800fc22:	b29a      	uxth	r2, r3
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc2e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800fc30:	69fb      	ldr	r3, [r7, #28]
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d12a      	bne.n	800fc8c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc3a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800fc3c:	69fb      	ldr	r3, [r7, #28]
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d106      	bne.n	800fc50 <tcp_process+0x280>
 800fc42:	4b06      	ldr	r3, [pc, #24]	@ (800fc5c <tcp_process+0x28c>)
 800fc44:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800fc48:	490f      	ldr	r1, [pc, #60]	@ (800fc88 <tcp_process+0x2b8>)
 800fc4a:	4806      	ldr	r0, [pc, #24]	@ (800fc64 <tcp_process+0x294>)
 800fc4c:	f006 fb9c 	bl	8016388 <iprintf>
          pcb->unsent = rseg->next;
 800fc50:	69fb      	ldr	r3, [r7, #28]
 800fc52:	681a      	ldr	r2, [r3, #0]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	66da      	str	r2, [r3, #108]	@ 0x6c
 800fc58:	e01c      	b.n	800fc94 <tcp_process+0x2c4>
 800fc5a:	bf00      	nop
 800fc5c:	08019bb8 	.word	0x08019bb8
 800fc60:	08019df0 	.word	0x08019df0
 800fc64:	08019c04 	.word	0x08019c04
 800fc68:	20011ab8 	.word	0x20011ab8
 800fc6c:	20011ab0 	.word	0x20011ab0
 800fc70:	20011aac 	.word	0x20011aac
 800fc74:	08019e0c 	.word	0x08019e0c
 800fc78:	20011ab9 	.word	0x20011ab9
 800fc7c:	20011a74 	.word	0x20011a74
 800fc80:	20011a9c 	.word	0x20011a9c
 800fc84:	08019e2c 	.word	0x08019e2c
 800fc88:	08019e44 	.word	0x08019e44
        } else {
          pcb->unacked = rseg->next;
 800fc8c:	69fb      	ldr	r3, [r7, #28]
 800fc8e:	681a      	ldr	r2, [r3, #0]
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800fc94:	69f8      	ldr	r0, [r7, #28]
 800fc96:	f7fe fc3c 	bl	800e512 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d104      	bne.n	800fcac <tcp_process+0x2dc>
          pcb->rtime = -1;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fca8:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fcaa:	e006      	b.n	800fcba <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d00a      	beq.n	800fcda <tcp_process+0x30a>
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	6910      	ldr	r0, [r2, #16]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	6879      	ldr	r1, [r7, #4]
 800fcd2:	4798      	blx	r3
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	76bb      	strb	r3, [r7, #26]
 800fcd8:	e001      	b.n	800fcde <tcp_process+0x30e>
 800fcda:	2300      	movs	r3, #0
 800fcdc:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800fcde:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fce2:	f113 0f0d 	cmn.w	r3, #13
 800fce6:	d102      	bne.n	800fcee <tcp_process+0x31e>
          return ERR_ABRT;
 800fce8:	f06f 030c 	mvn.w	r3, #12
 800fcec:	e250      	b.n	8010190 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	8b5b      	ldrh	r3, [r3, #26]
 800fcf2:	f043 0302 	orr.w	r3, r3, #2
 800fcf6:	b29a      	uxth	r2, r3
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800fcfc:	e23a      	b.n	8010174 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800fcfe:	4b98      	ldr	r3, [pc, #608]	@ (800ff60 <tcp_process+0x590>)
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	f003 0310 	and.w	r3, r3, #16
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	f000 8234 	beq.w	8010174 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd0c:	4b95      	ldr	r3, [pc, #596]	@ (800ff64 <tcp_process+0x594>)
 800fd0e:	6819      	ldr	r1, [r3, #0]
 800fd10:	4b95      	ldr	r3, [pc, #596]	@ (800ff68 <tcp_process+0x598>)
 800fd12:	881b      	ldrh	r3, [r3, #0]
 800fd14:	461a      	mov	r2, r3
 800fd16:	4b95      	ldr	r3, [pc, #596]	@ (800ff6c <tcp_process+0x59c>)
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd1c:	4b94      	ldr	r3, [pc, #592]	@ (800ff70 <tcp_process+0x5a0>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd20:	885b      	ldrh	r3, [r3, #2]
 800fd22:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd24:	4a92      	ldr	r2, [pc, #584]	@ (800ff70 <tcp_process+0x5a0>)
 800fd26:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd28:	8812      	ldrh	r2, [r2, #0]
 800fd2a:	b292      	uxth	r2, r2
 800fd2c:	9202      	str	r2, [sp, #8]
 800fd2e:	9301      	str	r3, [sp, #4]
 800fd30:	4b90      	ldr	r3, [pc, #576]	@ (800ff74 <tcp_process+0x5a4>)
 800fd32:	9300      	str	r3, [sp, #0]
 800fd34:	4b90      	ldr	r3, [pc, #576]	@ (800ff78 <tcp_process+0x5a8>)
 800fd36:	4602      	mov	r2, r0
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f003 f8d7 	bl	8012eec <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fd44:	2b05      	cmp	r3, #5
 800fd46:	f200 8215 	bhi.w	8010174 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	2200      	movs	r2, #0
 800fd4e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800fd50:	6878      	ldr	r0, [r7, #4]
 800fd52:	f002 fea3 	bl	8012a9c <tcp_rexmit_rto>
      break;
 800fd56:	e20d      	b.n	8010174 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800fd58:	4b81      	ldr	r3, [pc, #516]	@ (800ff60 <tcp_process+0x590>)
 800fd5a:	781b      	ldrb	r3, [r3, #0]
 800fd5c:	f003 0310 	and.w	r3, r3, #16
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	f000 80a1 	beq.w	800fea8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fd66:	4b7f      	ldr	r3, [pc, #508]	@ (800ff64 <tcp_process+0x594>)
 800fd68:	681a      	ldr	r2, [r3, #0]
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd6e:	1ad3      	subs	r3, r2, r3
 800fd70:	3b01      	subs	r3, #1
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	db7e      	blt.n	800fe74 <tcp_process+0x4a4>
 800fd76:	4b7b      	ldr	r3, [pc, #492]	@ (800ff64 <tcp_process+0x594>)
 800fd78:	681a      	ldr	r2, [r3, #0]
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd7e:	1ad3      	subs	r3, r2, r3
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	dc77      	bgt.n	800fe74 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	2204      	movs	r2, #4
 800fd88:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d102      	bne.n	800fd98 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800fd92:	23fa      	movs	r3, #250	@ 0xfa
 800fd94:	76bb      	strb	r3, [r7, #26]
 800fd96:	e01d      	b.n	800fdd4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd9c:	699b      	ldr	r3, [r3, #24]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d106      	bne.n	800fdb0 <tcp_process+0x3e0>
 800fda2:	4b76      	ldr	r3, [pc, #472]	@ (800ff7c <tcp_process+0x5ac>)
 800fda4:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800fda8:	4975      	ldr	r1, [pc, #468]	@ (800ff80 <tcp_process+0x5b0>)
 800fdaa:	4876      	ldr	r0, [pc, #472]	@ (800ff84 <tcp_process+0x5b4>)
 800fdac:	f006 faec 	bl	8016388 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdb4:	699b      	ldr	r3, [r3, #24]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d00a      	beq.n	800fdd0 <tcp_process+0x400>
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdbe:	699b      	ldr	r3, [r3, #24]
 800fdc0:	687a      	ldr	r2, [r7, #4]
 800fdc2:	6910      	ldr	r0, [r2, #16]
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	6879      	ldr	r1, [r7, #4]
 800fdc8:	4798      	blx	r3
 800fdca:	4603      	mov	r3, r0
 800fdcc:	76bb      	strb	r3, [r7, #26]
 800fdce:	e001      	b.n	800fdd4 <tcp_process+0x404>
 800fdd0:	23f0      	movs	r3, #240	@ 0xf0
 800fdd2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800fdd4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d00a      	beq.n	800fdf2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800fddc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fde0:	f113 0f0d 	cmn.w	r3, #13
 800fde4:	d002      	beq.n	800fdec <tcp_process+0x41c>
              tcp_abort(pcb);
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f7fd fcec 	bl	800d7c4 <tcp_abort>
            }
            return ERR_ABRT;
 800fdec:	f06f 030c 	mvn.w	r3, #12
 800fdf0:	e1ce      	b.n	8010190 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f000 fae0 	bl	80103b8 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800fdf8:	4b63      	ldr	r3, [pc, #396]	@ (800ff88 <tcp_process+0x5b8>)
 800fdfa:	881b      	ldrh	r3, [r3, #0]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d005      	beq.n	800fe0c <tcp_process+0x43c>
            recv_acked--;
 800fe00:	4b61      	ldr	r3, [pc, #388]	@ (800ff88 <tcp_process+0x5b8>)
 800fe02:	881b      	ldrh	r3, [r3, #0]
 800fe04:	3b01      	subs	r3, #1
 800fe06:	b29a      	uxth	r2, r3
 800fe08:	4b5f      	ldr	r3, [pc, #380]	@ (800ff88 <tcp_process+0x5b8>)
 800fe0a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe10:	009a      	lsls	r2, r3, #2
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe16:	005b      	lsls	r3, r3, #1
 800fe18:	f241 111c 	movw	r1, #4380	@ 0x111c
 800fe1c:	428b      	cmp	r3, r1
 800fe1e:	bf38      	it	cc
 800fe20:	460b      	movcc	r3, r1
 800fe22:	429a      	cmp	r2, r3
 800fe24:	d204      	bcs.n	800fe30 <tcp_process+0x460>
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe2a:	009b      	lsls	r3, r3, #2
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	e00d      	b.n	800fe4c <tcp_process+0x47c>
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe34:	005b      	lsls	r3, r3, #1
 800fe36:	f241 121c 	movw	r2, #4380	@ 0x111c
 800fe3a:	4293      	cmp	r3, r2
 800fe3c:	d904      	bls.n	800fe48 <tcp_process+0x478>
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe42:	005b      	lsls	r3, r3, #1
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	e001      	b.n	800fe4c <tcp_process+0x47c>
 800fe48:	f241 131c 	movw	r3, #4380	@ 0x111c
 800fe4c:	687a      	ldr	r2, [r7, #4]
 800fe4e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800fe52:	4b4e      	ldr	r3, [pc, #312]	@ (800ff8c <tcp_process+0x5bc>)
 800fe54:	781b      	ldrb	r3, [r3, #0]
 800fe56:	f003 0320 	and.w	r3, r3, #32
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d037      	beq.n	800fece <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	8b5b      	ldrh	r3, [r3, #26]
 800fe62:	f043 0302 	orr.w	r3, r3, #2
 800fe66:	b29a      	uxth	r2, r3
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	2207      	movs	r2, #7
 800fe70:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800fe72:	e02c      	b.n	800fece <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe74:	4b3b      	ldr	r3, [pc, #236]	@ (800ff64 <tcp_process+0x594>)
 800fe76:	6819      	ldr	r1, [r3, #0]
 800fe78:	4b3b      	ldr	r3, [pc, #236]	@ (800ff68 <tcp_process+0x598>)
 800fe7a:	881b      	ldrh	r3, [r3, #0]
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	4b3b      	ldr	r3, [pc, #236]	@ (800ff6c <tcp_process+0x59c>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fe84:	4b3a      	ldr	r3, [pc, #232]	@ (800ff70 <tcp_process+0x5a0>)
 800fe86:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe88:	885b      	ldrh	r3, [r3, #2]
 800fe8a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fe8c:	4a38      	ldr	r2, [pc, #224]	@ (800ff70 <tcp_process+0x5a0>)
 800fe8e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe90:	8812      	ldrh	r2, [r2, #0]
 800fe92:	b292      	uxth	r2, r2
 800fe94:	9202      	str	r2, [sp, #8]
 800fe96:	9301      	str	r3, [sp, #4]
 800fe98:	4b36      	ldr	r3, [pc, #216]	@ (800ff74 <tcp_process+0x5a4>)
 800fe9a:	9300      	str	r3, [sp, #0]
 800fe9c:	4b36      	ldr	r3, [pc, #216]	@ (800ff78 <tcp_process+0x5a8>)
 800fe9e:	4602      	mov	r2, r0
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	f003 f823 	bl	8012eec <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800fea6:	e167      	b.n	8010178 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800fea8:	4b2d      	ldr	r3, [pc, #180]	@ (800ff60 <tcp_process+0x590>)
 800feaa:	781b      	ldrb	r3, [r3, #0]
 800feac:	f003 0302 	and.w	r3, r3, #2
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	f000 8161 	beq.w	8010178 <tcp_process+0x7a8>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800feba:	1e5a      	subs	r2, r3, #1
 800febc:	4b2b      	ldr	r3, [pc, #172]	@ (800ff6c <tcp_process+0x59c>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	429a      	cmp	r2, r3
 800fec2:	f040 8159 	bne.w	8010178 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f002 fe0a 	bl	8012ae0 <tcp_rexmit>
      break;
 800fecc:	e154      	b.n	8010178 <tcp_process+0x7a8>
 800fece:	e153      	b.n	8010178 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800fed0:	6878      	ldr	r0, [r7, #4]
 800fed2:	f000 fa71 	bl	80103b8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800fed6:	4b2d      	ldr	r3, [pc, #180]	@ (800ff8c <tcp_process+0x5bc>)
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	f003 0320 	and.w	r3, r3, #32
 800fede:	2b00      	cmp	r3, #0
 800fee0:	f000 814c 	beq.w	801017c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	8b5b      	ldrh	r3, [r3, #26]
 800fee8:	f043 0302 	orr.w	r3, r3, #2
 800feec:	b29a      	uxth	r2, r3
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	2207      	movs	r2, #7
 800fef6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fef8:	e140      	b.n	801017c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f000 fa5c 	bl	80103b8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ff00:	4b22      	ldr	r3, [pc, #136]	@ (800ff8c <tcp_process+0x5bc>)
 800ff02:	781b      	ldrb	r3, [r3, #0]
 800ff04:	f003 0320 	and.w	r3, r3, #32
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d071      	beq.n	800fff0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ff0c:	4b14      	ldr	r3, [pc, #80]	@ (800ff60 <tcp_process+0x590>)
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	f003 0310 	and.w	r3, r3, #16
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d060      	beq.n	800ffda <tcp_process+0x60a>
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ff1c:	4b11      	ldr	r3, [pc, #68]	@ (800ff64 <tcp_process+0x594>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	429a      	cmp	r2, r3
 800ff22:	d15a      	bne.n	800ffda <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d156      	bne.n	800ffda <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	8b5b      	ldrh	r3, [r3, #26]
 800ff30:	f043 0302 	orr.w	r3, r3, #2
 800ff34:	b29a      	uxth	r2, r3
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800ff3a:	6878      	ldr	r0, [r7, #4]
 800ff3c:	f7fe fdbc 	bl	800eab8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800ff40:	4b13      	ldr	r3, [pc, #76]	@ (800ff90 <tcp_process+0x5c0>)
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	687a      	ldr	r2, [r7, #4]
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d105      	bne.n	800ff56 <tcp_process+0x586>
 800ff4a:	4b11      	ldr	r3, [pc, #68]	@ (800ff90 <tcp_process+0x5c0>)
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	68db      	ldr	r3, [r3, #12]
 800ff50:	4a0f      	ldr	r2, [pc, #60]	@ (800ff90 <tcp_process+0x5c0>)
 800ff52:	6013      	str	r3, [r2, #0]
 800ff54:	e02e      	b.n	800ffb4 <tcp_process+0x5e4>
 800ff56:	4b0e      	ldr	r3, [pc, #56]	@ (800ff90 <tcp_process+0x5c0>)
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	617b      	str	r3, [r7, #20]
 800ff5c:	e027      	b.n	800ffae <tcp_process+0x5de>
 800ff5e:	bf00      	nop
 800ff60:	20011ab8 	.word	0x20011ab8
 800ff64:	20011ab0 	.word	0x20011ab0
 800ff68:	20011ab6 	.word	0x20011ab6
 800ff6c:	20011aac 	.word	0x20011aac
 800ff70:	20011a9c 	.word	0x20011a9c
 800ff74:	2000e984 	.word	0x2000e984
 800ff78:	2000e988 	.word	0x2000e988
 800ff7c:	08019bb8 	.word	0x08019bb8
 800ff80:	08019e58 	.word	0x08019e58
 800ff84:	08019c04 	.word	0x08019c04
 800ff88:	20011ab4 	.word	0x20011ab4
 800ff8c:	20011ab9 	.word	0x20011ab9
 800ff90:	20011a80 	.word	0x20011a80
 800ff94:	697b      	ldr	r3, [r7, #20]
 800ff96:	68db      	ldr	r3, [r3, #12]
 800ff98:	687a      	ldr	r2, [r7, #4]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d104      	bne.n	800ffa8 <tcp_process+0x5d8>
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	68da      	ldr	r2, [r3, #12]
 800ffa2:	697b      	ldr	r3, [r7, #20]
 800ffa4:	60da      	str	r2, [r3, #12]
 800ffa6:	e005      	b.n	800ffb4 <tcp_process+0x5e4>
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	68db      	ldr	r3, [r3, #12]
 800ffac:	617b      	str	r3, [r7, #20]
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d1ef      	bne.n	800ff94 <tcp_process+0x5c4>
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	60da      	str	r2, [r3, #12]
 800ffba:	4b77      	ldr	r3, [pc, #476]	@ (8010198 <tcp_process+0x7c8>)
 800ffbc:	2201      	movs	r2, #1
 800ffbe:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	220a      	movs	r2, #10
 800ffc4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ffc6:	4b75      	ldr	r3, [pc, #468]	@ (801019c <tcp_process+0x7cc>)
 800ffc8:	681a      	ldr	r2, [r3, #0]
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	60da      	str	r2, [r3, #12]
 800ffce:	4a73      	ldr	r2, [pc, #460]	@ (801019c <tcp_process+0x7cc>)
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	6013      	str	r3, [r2, #0]
 800ffd4:	f003 f94c 	bl	8013270 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800ffd8:	e0d2      	b.n	8010180 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	8b5b      	ldrh	r3, [r3, #26]
 800ffde:	f043 0302 	orr.w	r3, r3, #2
 800ffe2:	b29a      	uxth	r2, r3
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2208      	movs	r2, #8
 800ffec:	751a      	strb	r2, [r3, #20]
      break;
 800ffee:	e0c7      	b.n	8010180 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fff0:	4b6b      	ldr	r3, [pc, #428]	@ (80101a0 <tcp_process+0x7d0>)
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	f003 0310 	and.w	r3, r3, #16
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	f000 80c1 	beq.w	8010180 <tcp_process+0x7b0>
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010002:	4b68      	ldr	r3, [pc, #416]	@ (80101a4 <tcp_process+0x7d4>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	429a      	cmp	r2, r3
 8010008:	f040 80ba 	bne.w	8010180 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010010:	2b00      	cmp	r3, #0
 8010012:	f040 80b5 	bne.w	8010180 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	2206      	movs	r2, #6
 801001a:	751a      	strb	r2, [r3, #20]
      break;
 801001c:	e0b0      	b.n	8010180 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801001e:	6878      	ldr	r0, [r7, #4]
 8010020:	f000 f9ca 	bl	80103b8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010024:	4b60      	ldr	r3, [pc, #384]	@ (80101a8 <tcp_process+0x7d8>)
 8010026:	781b      	ldrb	r3, [r3, #0]
 8010028:	f003 0320 	and.w	r3, r3, #32
 801002c:	2b00      	cmp	r3, #0
 801002e:	f000 80a9 	beq.w	8010184 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	8b5b      	ldrh	r3, [r3, #26]
 8010036:	f043 0302 	orr.w	r3, r3, #2
 801003a:	b29a      	uxth	r2, r3
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8010040:	6878      	ldr	r0, [r7, #4]
 8010042:	f7fe fd39 	bl	800eab8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010046:	4b59      	ldr	r3, [pc, #356]	@ (80101ac <tcp_process+0x7dc>)
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	429a      	cmp	r2, r3
 801004e:	d105      	bne.n	801005c <tcp_process+0x68c>
 8010050:	4b56      	ldr	r3, [pc, #344]	@ (80101ac <tcp_process+0x7dc>)
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	68db      	ldr	r3, [r3, #12]
 8010056:	4a55      	ldr	r2, [pc, #340]	@ (80101ac <tcp_process+0x7dc>)
 8010058:	6013      	str	r3, [r2, #0]
 801005a:	e013      	b.n	8010084 <tcp_process+0x6b4>
 801005c:	4b53      	ldr	r3, [pc, #332]	@ (80101ac <tcp_process+0x7dc>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	613b      	str	r3, [r7, #16]
 8010062:	e00c      	b.n	801007e <tcp_process+0x6ae>
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	68db      	ldr	r3, [r3, #12]
 8010068:	687a      	ldr	r2, [r7, #4]
 801006a:	429a      	cmp	r2, r3
 801006c:	d104      	bne.n	8010078 <tcp_process+0x6a8>
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	68da      	ldr	r2, [r3, #12]
 8010072:	693b      	ldr	r3, [r7, #16]
 8010074:	60da      	str	r2, [r3, #12]
 8010076:	e005      	b.n	8010084 <tcp_process+0x6b4>
 8010078:	693b      	ldr	r3, [r7, #16]
 801007a:	68db      	ldr	r3, [r3, #12]
 801007c:	613b      	str	r3, [r7, #16]
 801007e:	693b      	ldr	r3, [r7, #16]
 8010080:	2b00      	cmp	r3, #0
 8010082:	d1ef      	bne.n	8010064 <tcp_process+0x694>
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	2200      	movs	r2, #0
 8010088:	60da      	str	r2, [r3, #12]
 801008a:	4b43      	ldr	r3, [pc, #268]	@ (8010198 <tcp_process+0x7c8>)
 801008c:	2201      	movs	r2, #1
 801008e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	220a      	movs	r2, #10
 8010094:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010096:	4b41      	ldr	r3, [pc, #260]	@ (801019c <tcp_process+0x7cc>)
 8010098:	681a      	ldr	r2, [r3, #0]
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	60da      	str	r2, [r3, #12]
 801009e:	4a3f      	ldr	r2, [pc, #252]	@ (801019c <tcp_process+0x7cc>)
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	6013      	str	r3, [r2, #0]
 80100a4:	f003 f8e4 	bl	8013270 <tcp_timer_needed>
      }
      break;
 80100a8:	e06c      	b.n	8010184 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80100aa:	6878      	ldr	r0, [r7, #4]
 80100ac:	f000 f984 	bl	80103b8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80100b0:	4b3b      	ldr	r3, [pc, #236]	@ (80101a0 <tcp_process+0x7d0>)
 80100b2:	781b      	ldrb	r3, [r3, #0]
 80100b4:	f003 0310 	and.w	r3, r3, #16
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d065      	beq.n	8010188 <tcp_process+0x7b8>
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80100c0:	4b38      	ldr	r3, [pc, #224]	@ (80101a4 <tcp_process+0x7d4>)
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d15f      	bne.n	8010188 <tcp_process+0x7b8>
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d15b      	bne.n	8010188 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80100d0:	6878      	ldr	r0, [r7, #4]
 80100d2:	f7fe fcf1 	bl	800eab8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80100d6:	4b35      	ldr	r3, [pc, #212]	@ (80101ac <tcp_process+0x7dc>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	687a      	ldr	r2, [r7, #4]
 80100dc:	429a      	cmp	r2, r3
 80100de:	d105      	bne.n	80100ec <tcp_process+0x71c>
 80100e0:	4b32      	ldr	r3, [pc, #200]	@ (80101ac <tcp_process+0x7dc>)
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	68db      	ldr	r3, [r3, #12]
 80100e6:	4a31      	ldr	r2, [pc, #196]	@ (80101ac <tcp_process+0x7dc>)
 80100e8:	6013      	str	r3, [r2, #0]
 80100ea:	e013      	b.n	8010114 <tcp_process+0x744>
 80100ec:	4b2f      	ldr	r3, [pc, #188]	@ (80101ac <tcp_process+0x7dc>)
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	60fb      	str	r3, [r7, #12]
 80100f2:	e00c      	b.n	801010e <tcp_process+0x73e>
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	68db      	ldr	r3, [r3, #12]
 80100f8:	687a      	ldr	r2, [r7, #4]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d104      	bne.n	8010108 <tcp_process+0x738>
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	68da      	ldr	r2, [r3, #12]
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	60da      	str	r2, [r3, #12]
 8010106:	e005      	b.n	8010114 <tcp_process+0x744>
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	68db      	ldr	r3, [r3, #12]
 801010c:	60fb      	str	r3, [r7, #12]
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d1ef      	bne.n	80100f4 <tcp_process+0x724>
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	2200      	movs	r2, #0
 8010118:	60da      	str	r2, [r3, #12]
 801011a:	4b1f      	ldr	r3, [pc, #124]	@ (8010198 <tcp_process+0x7c8>)
 801011c:	2201      	movs	r2, #1
 801011e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	220a      	movs	r2, #10
 8010124:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010126:	4b1d      	ldr	r3, [pc, #116]	@ (801019c <tcp_process+0x7cc>)
 8010128:	681a      	ldr	r2, [r3, #0]
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	60da      	str	r2, [r3, #12]
 801012e:	4a1b      	ldr	r2, [pc, #108]	@ (801019c <tcp_process+0x7cc>)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	6013      	str	r3, [r2, #0]
 8010134:	f003 f89c 	bl	8013270 <tcp_timer_needed>
      }
      break;
 8010138:	e026      	b.n	8010188 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f000 f93c 	bl	80103b8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010140:	4b17      	ldr	r3, [pc, #92]	@ (80101a0 <tcp_process+0x7d0>)
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	f003 0310 	and.w	r3, r3, #16
 8010148:	2b00      	cmp	r3, #0
 801014a:	d01f      	beq.n	801018c <tcp_process+0x7bc>
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010150:	4b14      	ldr	r3, [pc, #80]	@ (80101a4 <tcp_process+0x7d4>)
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	429a      	cmp	r2, r3
 8010156:	d119      	bne.n	801018c <tcp_process+0x7bc>
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801015c:	2b00      	cmp	r3, #0
 801015e:	d115      	bne.n	801018c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8010160:	4b11      	ldr	r3, [pc, #68]	@ (80101a8 <tcp_process+0x7d8>)
 8010162:	781b      	ldrb	r3, [r3, #0]
 8010164:	f043 0310 	orr.w	r3, r3, #16
 8010168:	b2da      	uxtb	r2, r3
 801016a:	4b0f      	ldr	r3, [pc, #60]	@ (80101a8 <tcp_process+0x7d8>)
 801016c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801016e:	e00d      	b.n	801018c <tcp_process+0x7bc>
    default:
      break;
 8010170:	bf00      	nop
 8010172:	e00c      	b.n	801018e <tcp_process+0x7be>
      break;
 8010174:	bf00      	nop
 8010176:	e00a      	b.n	801018e <tcp_process+0x7be>
      break;
 8010178:	bf00      	nop
 801017a:	e008      	b.n	801018e <tcp_process+0x7be>
      break;
 801017c:	bf00      	nop
 801017e:	e006      	b.n	801018e <tcp_process+0x7be>
      break;
 8010180:	bf00      	nop
 8010182:	e004      	b.n	801018e <tcp_process+0x7be>
      break;
 8010184:	bf00      	nop
 8010186:	e002      	b.n	801018e <tcp_process+0x7be>
      break;
 8010188:	bf00      	nop
 801018a:	e000      	b.n	801018e <tcp_process+0x7be>
      break;
 801018c:	bf00      	nop
  }
  return ERR_OK;
 801018e:	2300      	movs	r3, #0
}
 8010190:	4618      	mov	r0, r3
 8010192:	3724      	adds	r7, #36	@ 0x24
 8010194:	46bd      	mov	sp, r7
 8010196:	bd90      	pop	{r4, r7, pc}
 8010198:	20011a88 	.word	0x20011a88
 801019c:	20011a84 	.word	0x20011a84
 80101a0:	20011ab8 	.word	0x20011ab8
 80101a4:	20011ab0 	.word	0x20011ab0
 80101a8:	20011ab9 	.word	0x20011ab9
 80101ac:	20011a80 	.word	0x20011a80

080101b0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80101b0:	b590      	push	{r4, r7, lr}
 80101b2:	b085      	sub	sp, #20
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
 80101b8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d106      	bne.n	80101ce <tcp_oos_insert_segment+0x1e>
 80101c0:	4b3b      	ldr	r3, [pc, #236]	@ (80102b0 <tcp_oos_insert_segment+0x100>)
 80101c2:	f240 421f 	movw	r2, #1055	@ 0x41f
 80101c6:	493b      	ldr	r1, [pc, #236]	@ (80102b4 <tcp_oos_insert_segment+0x104>)
 80101c8:	483b      	ldr	r0, [pc, #236]	@ (80102b8 <tcp_oos_insert_segment+0x108>)
 80101ca:	f006 f8dd 	bl	8016388 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	68db      	ldr	r3, [r3, #12]
 80101d2:	899b      	ldrh	r3, [r3, #12]
 80101d4:	b29b      	uxth	r3, r3
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7fb f962 	bl	800b4a0 <lwip_htons>
 80101dc:	4603      	mov	r3, r0
 80101de:	b2db      	uxtb	r3, r3
 80101e0:	f003 0301 	and.w	r3, r3, #1
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d028      	beq.n	801023a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80101e8:	6838      	ldr	r0, [r7, #0]
 80101ea:	f7fe f97d 	bl	800e4e8 <tcp_segs_free>
    next = NULL;
 80101ee:	2300      	movs	r3, #0
 80101f0:	603b      	str	r3, [r7, #0]
 80101f2:	e056      	b.n	80102a2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80101f4:	683b      	ldr	r3, [r7, #0]
 80101f6:	68db      	ldr	r3, [r3, #12]
 80101f8:	899b      	ldrh	r3, [r3, #12]
 80101fa:	b29b      	uxth	r3, r3
 80101fc:	4618      	mov	r0, r3
 80101fe:	f7fb f94f 	bl	800b4a0 <lwip_htons>
 8010202:	4603      	mov	r3, r0
 8010204:	b2db      	uxtb	r3, r3
 8010206:	f003 0301 	and.w	r3, r3, #1
 801020a:	2b00      	cmp	r3, #0
 801020c:	d00d      	beq.n	801022a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	68db      	ldr	r3, [r3, #12]
 8010212:	899b      	ldrh	r3, [r3, #12]
 8010214:	b29c      	uxth	r4, r3
 8010216:	2001      	movs	r0, #1
 8010218:	f7fb f942 	bl	800b4a0 <lwip_htons>
 801021c:	4603      	mov	r3, r0
 801021e:	461a      	mov	r2, r3
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	68db      	ldr	r3, [r3, #12]
 8010224:	4322      	orrs	r2, r4
 8010226:	b292      	uxth	r2, r2
 8010228:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801022a:	683b      	ldr	r3, [r7, #0]
 801022c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010234:	68f8      	ldr	r0, [r7, #12]
 8010236:	f7fe f96c 	bl	800e512 <tcp_seg_free>
    while (next &&
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d00e      	beq.n	801025e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	891b      	ldrh	r3, [r3, #8]
 8010244:	461a      	mov	r2, r3
 8010246:	4b1d      	ldr	r3, [pc, #116]	@ (80102bc <tcp_oos_insert_segment+0x10c>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	441a      	add	r2, r3
 801024c:	683b      	ldr	r3, [r7, #0]
 801024e:	68db      	ldr	r3, [r3, #12]
 8010250:	685b      	ldr	r3, [r3, #4]
 8010252:	6839      	ldr	r1, [r7, #0]
 8010254:	8909      	ldrh	r1, [r1, #8]
 8010256:	440b      	add	r3, r1
 8010258:	1ad3      	subs	r3, r2, r3
    while (next &&
 801025a:	2b00      	cmp	r3, #0
 801025c:	daca      	bge.n	80101f4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d01e      	beq.n	80102a2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	891b      	ldrh	r3, [r3, #8]
 8010268:	461a      	mov	r2, r3
 801026a:	4b14      	ldr	r3, [pc, #80]	@ (80102bc <tcp_oos_insert_segment+0x10c>)
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	441a      	add	r2, r3
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	68db      	ldr	r3, [r3, #12]
 8010274:	685b      	ldr	r3, [r3, #4]
 8010276:	1ad3      	subs	r3, r2, r3
    if (next &&
 8010278:	2b00      	cmp	r3, #0
 801027a:	dd12      	ble.n	80102a2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	68db      	ldr	r3, [r3, #12]
 8010280:	685b      	ldr	r3, [r3, #4]
 8010282:	b29a      	uxth	r2, r3
 8010284:	4b0d      	ldr	r3, [pc, #52]	@ (80102bc <tcp_oos_insert_segment+0x10c>)
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	b29b      	uxth	r3, r3
 801028a:	1ad3      	subs	r3, r2, r3
 801028c:	b29a      	uxth	r2, r3
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	685a      	ldr	r2, [r3, #4]
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	891b      	ldrh	r3, [r3, #8]
 801029a:	4619      	mov	r1, r3
 801029c:	4610      	mov	r0, r2
 801029e:	f7fc fb67 	bl	800c970 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	683a      	ldr	r2, [r7, #0]
 80102a6:	601a      	str	r2, [r3, #0]
}
 80102a8:	bf00      	nop
 80102aa:	3714      	adds	r7, #20
 80102ac:	46bd      	mov	sp, r7
 80102ae:	bd90      	pop	{r4, r7, pc}
 80102b0:	08019bb8 	.word	0x08019bb8
 80102b4:	08019e78 	.word	0x08019e78
 80102b8:	08019c04 	.word	0x08019c04
 80102bc:	20011aac 	.word	0x20011aac

080102c0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80102c0:	b5b0      	push	{r4, r5, r7, lr}
 80102c2:	b086      	sub	sp, #24
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	60f8      	str	r0, [r7, #12]
 80102c8:	60b9      	str	r1, [r7, #8]
 80102ca:	607a      	str	r2, [r7, #4]
 80102cc:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80102ce:	e03e      	b.n	801034e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80102da:	697b      	ldr	r3, [r7, #20]
 80102dc:	685b      	ldr	r3, [r3, #4]
 80102de:	4618      	mov	r0, r3
 80102e0:	f7fc fd5a 	bl	800cd98 <pbuf_clen>
 80102e4:	4603      	mov	r3, r0
 80102e6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80102ee:	8a7a      	ldrh	r2, [r7, #18]
 80102f0:	429a      	cmp	r2, r3
 80102f2:	d906      	bls.n	8010302 <tcp_free_acked_segments+0x42>
 80102f4:	4b2a      	ldr	r3, [pc, #168]	@ (80103a0 <tcp_free_acked_segments+0xe0>)
 80102f6:	f240 4257 	movw	r2, #1111	@ 0x457
 80102fa:	492a      	ldr	r1, [pc, #168]	@ (80103a4 <tcp_free_acked_segments+0xe4>)
 80102fc:	482a      	ldr	r0, [pc, #168]	@ (80103a8 <tcp_free_acked_segments+0xe8>)
 80102fe:	f006 f843 	bl	8016388 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8010308:	8a7b      	ldrh	r3, [r7, #18]
 801030a:	1ad3      	subs	r3, r2, r3
 801030c:	b29a      	uxth	r2, r3
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8010314:	697b      	ldr	r3, [r7, #20]
 8010316:	891a      	ldrh	r2, [r3, #8]
 8010318:	4b24      	ldr	r3, [pc, #144]	@ (80103ac <tcp_free_acked_segments+0xec>)
 801031a:	881b      	ldrh	r3, [r3, #0]
 801031c:	4413      	add	r3, r2
 801031e:	b29a      	uxth	r2, r3
 8010320:	4b22      	ldr	r3, [pc, #136]	@ (80103ac <tcp_free_acked_segments+0xec>)
 8010322:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010324:	6978      	ldr	r0, [r7, #20]
 8010326:	f7fe f8f4 	bl	800e512 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010330:	2b00      	cmp	r3, #0
 8010332:	d00c      	beq.n	801034e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d109      	bne.n	801034e <tcp_free_acked_segments+0x8e>
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d106      	bne.n	801034e <tcp_free_acked_segments+0x8e>
 8010340:	4b17      	ldr	r3, [pc, #92]	@ (80103a0 <tcp_free_acked_segments+0xe0>)
 8010342:	f240 4261 	movw	r2, #1121	@ 0x461
 8010346:	491a      	ldr	r1, [pc, #104]	@ (80103b0 <tcp_free_acked_segments+0xf0>)
 8010348:	4817      	ldr	r0, [pc, #92]	@ (80103a8 <tcp_free_acked_segments+0xe8>)
 801034a:	f006 f81d 	bl	8016388 <iprintf>
  while (seg_list != NULL &&
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d020      	beq.n	8010396 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	68db      	ldr	r3, [r3, #12]
 8010358:	685b      	ldr	r3, [r3, #4]
 801035a:	4618      	mov	r0, r3
 801035c:	f7fb f8b6 	bl	800b4cc <lwip_htonl>
 8010360:	4604      	mov	r4, r0
 8010362:	68bb      	ldr	r3, [r7, #8]
 8010364:	891b      	ldrh	r3, [r3, #8]
 8010366:	461d      	mov	r5, r3
 8010368:	68bb      	ldr	r3, [r7, #8]
 801036a:	68db      	ldr	r3, [r3, #12]
 801036c:	899b      	ldrh	r3, [r3, #12]
 801036e:	b29b      	uxth	r3, r3
 8010370:	4618      	mov	r0, r3
 8010372:	f7fb f895 	bl	800b4a0 <lwip_htons>
 8010376:	4603      	mov	r3, r0
 8010378:	b2db      	uxtb	r3, r3
 801037a:	f003 0303 	and.w	r3, r3, #3
 801037e:	2b00      	cmp	r3, #0
 8010380:	d001      	beq.n	8010386 <tcp_free_acked_segments+0xc6>
 8010382:	2301      	movs	r3, #1
 8010384:	e000      	b.n	8010388 <tcp_free_acked_segments+0xc8>
 8010386:	2300      	movs	r3, #0
 8010388:	442b      	add	r3, r5
 801038a:	18e2      	adds	r2, r4, r3
 801038c:	4b09      	ldr	r3, [pc, #36]	@ (80103b4 <tcp_free_acked_segments+0xf4>)
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8010392:	2b00      	cmp	r3, #0
 8010394:	dd9c      	ble.n	80102d0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010396:	68bb      	ldr	r3, [r7, #8]
}
 8010398:	4618      	mov	r0, r3
 801039a:	3718      	adds	r7, #24
 801039c:	46bd      	mov	sp, r7
 801039e:	bdb0      	pop	{r4, r5, r7, pc}
 80103a0:	08019bb8 	.word	0x08019bb8
 80103a4:	08019ea0 	.word	0x08019ea0
 80103a8:	08019c04 	.word	0x08019c04
 80103ac:	20011ab4 	.word	0x20011ab4
 80103b0:	08019ec8 	.word	0x08019ec8
 80103b4:	20011ab0 	.word	0x20011ab0

080103b8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80103b8:	b5b0      	push	{r4, r5, r7, lr}
 80103ba:	b094      	sub	sp, #80	@ 0x50
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80103c0:	2300      	movs	r3, #0
 80103c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d106      	bne.n	80103d8 <tcp_receive+0x20>
 80103ca:	4b91      	ldr	r3, [pc, #580]	@ (8010610 <tcp_receive+0x258>)
 80103cc:	f240 427b 	movw	r2, #1147	@ 0x47b
 80103d0:	4990      	ldr	r1, [pc, #576]	@ (8010614 <tcp_receive+0x25c>)
 80103d2:	4891      	ldr	r0, [pc, #580]	@ (8010618 <tcp_receive+0x260>)
 80103d4:	f005 ffd8 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	7d1b      	ldrb	r3, [r3, #20]
 80103dc:	2b03      	cmp	r3, #3
 80103de:	d806      	bhi.n	80103ee <tcp_receive+0x36>
 80103e0:	4b8b      	ldr	r3, [pc, #556]	@ (8010610 <tcp_receive+0x258>)
 80103e2:	f240 427c 	movw	r2, #1148	@ 0x47c
 80103e6:	498d      	ldr	r1, [pc, #564]	@ (801061c <tcp_receive+0x264>)
 80103e8:	488b      	ldr	r0, [pc, #556]	@ (8010618 <tcp_receive+0x260>)
 80103ea:	f005 ffcd 	bl	8016388 <iprintf>

  if (flags & TCP_ACK) {
 80103ee:	4b8c      	ldr	r3, [pc, #560]	@ (8010620 <tcp_receive+0x268>)
 80103f0:	781b      	ldrb	r3, [r3, #0]
 80103f2:	f003 0310 	and.w	r3, r3, #16
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	f000 8264 	beq.w	80108c4 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010402:	461a      	mov	r2, r3
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010408:	4413      	add	r3, r2
 801040a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010410:	4b84      	ldr	r3, [pc, #528]	@ (8010624 <tcp_receive+0x26c>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	1ad3      	subs	r3, r2, r3
 8010416:	2b00      	cmp	r3, #0
 8010418:	db1b      	blt.n	8010452 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801041e:	4b81      	ldr	r3, [pc, #516]	@ (8010624 <tcp_receive+0x26c>)
 8010420:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010422:	429a      	cmp	r2, r3
 8010424:	d106      	bne.n	8010434 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801042a:	4b7f      	ldr	r3, [pc, #508]	@ (8010628 <tcp_receive+0x270>)
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	1ad3      	subs	r3, r2, r3
 8010430:	2b00      	cmp	r3, #0
 8010432:	db0e      	blt.n	8010452 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010438:	4b7b      	ldr	r3, [pc, #492]	@ (8010628 <tcp_receive+0x270>)
 801043a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801043c:	429a      	cmp	r2, r3
 801043e:	d125      	bne.n	801048c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010440:	4b7a      	ldr	r3, [pc, #488]	@ (801062c <tcp_receive+0x274>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	89db      	ldrh	r3, [r3, #14]
 8010446:	b29a      	uxth	r2, r3
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801044e:	429a      	cmp	r2, r3
 8010450:	d91c      	bls.n	801048c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010452:	4b76      	ldr	r3, [pc, #472]	@ (801062c <tcp_receive+0x274>)
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	89db      	ldrh	r3, [r3, #14]
 8010458:	b29a      	uxth	r2, r3
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801046c:	429a      	cmp	r2, r3
 801046e:	d205      	bcs.n	801047c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 801047c:	4b69      	ldr	r3, [pc, #420]	@ (8010624 <tcp_receive+0x26c>)
 801047e:	681a      	ldr	r2, [r3, #0]
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8010484:	4b68      	ldr	r3, [pc, #416]	@ (8010628 <tcp_receive+0x270>)
 8010486:	681a      	ldr	r2, [r3, #0]
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801048c:	4b66      	ldr	r3, [pc, #408]	@ (8010628 <tcp_receive+0x270>)
 801048e:	681a      	ldr	r2, [r3, #0]
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010494:	1ad3      	subs	r3, r2, r3
 8010496:	2b00      	cmp	r3, #0
 8010498:	dc58      	bgt.n	801054c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801049a:	4b65      	ldr	r3, [pc, #404]	@ (8010630 <tcp_receive+0x278>)
 801049c:	881b      	ldrh	r3, [r3, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d14b      	bne.n	801053a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104a6:	687a      	ldr	r2, [r7, #4]
 80104a8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80104ac:	4413      	add	r3, r2
 80104ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104b0:	429a      	cmp	r2, r3
 80104b2:	d142      	bne.n	801053a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	db3d      	blt.n	801053a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104c2:	4b59      	ldr	r3, [pc, #356]	@ (8010628 <tcp_receive+0x270>)
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	429a      	cmp	r2, r3
 80104c8:	d137      	bne.n	801053a <tcp_receive+0x182>
              found_dupack = 1;
 80104ca:	2301      	movs	r3, #1
 80104cc:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80104d4:	2bff      	cmp	r3, #255	@ 0xff
 80104d6:	d007      	beq.n	80104e8 <tcp_receive+0x130>
                ++pcb->dupacks;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80104de:	3301      	adds	r3, #1
 80104e0:	b2da      	uxtb	r2, r3
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80104ee:	2b03      	cmp	r3, #3
 80104f0:	d91b      	bls.n	801052a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80104fc:	4413      	add	r3, r2
 80104fe:	b29a      	uxth	r2, r3
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010506:	429a      	cmp	r2, r3
 8010508:	d30a      	bcc.n	8010520 <tcp_receive+0x168>
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010514:	4413      	add	r3, r2
 8010516:	b29a      	uxth	r2, r3
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801051e:	e004      	b.n	801052a <tcp_receive+0x172>
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010526:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010530:	2b02      	cmp	r3, #2
 8010532:	d902      	bls.n	801053a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010534:	6878      	ldr	r0, [r7, #4]
 8010536:	f002 fb3f 	bl	8012bb8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801053a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801053c:	2b00      	cmp	r3, #0
 801053e:	f040 8161 	bne.w	8010804 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	2200      	movs	r2, #0
 8010546:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801054a:	e15b      	b.n	8010804 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801054c:	4b36      	ldr	r3, [pc, #216]	@ (8010628 <tcp_receive+0x270>)
 801054e:	681a      	ldr	r2, [r3, #0]
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010554:	1ad3      	subs	r3, r2, r3
 8010556:	3b01      	subs	r3, #1
 8010558:	2b00      	cmp	r3, #0
 801055a:	f2c0 814e 	blt.w	80107fa <tcp_receive+0x442>
 801055e:	4b32      	ldr	r3, [pc, #200]	@ (8010628 <tcp_receive+0x270>)
 8010560:	681a      	ldr	r2, [r3, #0]
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010566:	1ad3      	subs	r3, r2, r3
 8010568:	2b00      	cmp	r3, #0
 801056a:	f300 8146 	bgt.w	80107fa <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	8b5b      	ldrh	r3, [r3, #26]
 8010572:	f003 0304 	and.w	r3, r3, #4
 8010576:	2b00      	cmp	r3, #0
 8010578:	d010      	beq.n	801059c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	8b5b      	ldrh	r3, [r3, #26]
 801057e:	f023 0304 	bic.w	r3, r3, #4
 8010582:	b29a      	uxth	r2, r3
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2200      	movs	r2, #0
 8010598:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2200      	movs	r2, #0
 80105a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80105aa:	10db      	asrs	r3, r3, #3
 80105ac:	b21b      	sxth	r3, r3
 80105ae:	b29a      	uxth	r2, r3
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80105b6:	b29b      	uxth	r3, r3
 80105b8:	4413      	add	r3, r2
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	b21a      	sxth	r2, r3
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80105c4:	4b18      	ldr	r3, [pc, #96]	@ (8010628 <tcp_receive+0x270>)
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	b29a      	uxth	r2, r3
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105ce:	b29b      	uxth	r3, r3
 80105d0:	1ad3      	subs	r3, r2, r3
 80105d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	2200      	movs	r2, #0
 80105d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80105dc:	4b12      	ldr	r3, [pc, #72]	@ (8010628 <tcp_receive+0x270>)
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	7d1b      	ldrb	r3, [r3, #20]
 80105e8:	2b03      	cmp	r3, #3
 80105ea:	f240 8097 	bls.w	801071c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d245      	bcs.n	801068a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	8b5b      	ldrh	r3, [r3, #26]
 8010602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010606:	2b00      	cmp	r3, #0
 8010608:	d014      	beq.n	8010634 <tcp_receive+0x27c>
 801060a:	2301      	movs	r3, #1
 801060c:	e013      	b.n	8010636 <tcp_receive+0x27e>
 801060e:	bf00      	nop
 8010610:	08019bb8 	.word	0x08019bb8
 8010614:	08019ee8 	.word	0x08019ee8
 8010618:	08019c04 	.word	0x08019c04
 801061c:	08019f04 	.word	0x08019f04
 8010620:	20011ab8 	.word	0x20011ab8
 8010624:	20011aac 	.word	0x20011aac
 8010628:	20011ab0 	.word	0x20011ab0
 801062c:	20011a9c 	.word	0x20011a9c
 8010630:	20011ab6 	.word	0x20011ab6
 8010634:	2302      	movs	r3, #2
 8010636:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801063a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801063e:	b29a      	uxth	r2, r3
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010644:	fb12 f303 	smulbb	r3, r2, r3
 8010648:	b29b      	uxth	r3, r3
 801064a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801064c:	4293      	cmp	r3, r2
 801064e:	bf28      	it	cs
 8010650:	4613      	movcs	r3, r2
 8010652:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801065a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801065c:	4413      	add	r3, r2
 801065e:	b29a      	uxth	r2, r3
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010666:	429a      	cmp	r2, r3
 8010668:	d309      	bcc.n	801067e <tcp_receive+0x2c6>
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010670:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010672:	4413      	add	r3, r2
 8010674:	b29a      	uxth	r2, r3
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801067c:	e04e      	b.n	801071c <tcp_receive+0x364>
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010684:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010688:	e048      	b.n	801071c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010690:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010692:	4413      	add	r3, r2
 8010694:	b29a      	uxth	r2, r3
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801069c:	429a      	cmp	r2, r3
 801069e:	d309      	bcc.n	80106b4 <tcp_receive+0x2fc>
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80106a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106a8:	4413      	add	r3, r2
 80106aa:	b29a      	uxth	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80106b2:	e004      	b.n	80106be <tcp_receive+0x306>
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80106ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d326      	bcc.n	801071c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80106da:	1ad3      	subs	r3, r2, r3
 80106dc:	b29a      	uxth	r2, r3
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80106ee:	4413      	add	r3, r2
 80106f0:	b29a      	uxth	r2, r3
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80106f8:	429a      	cmp	r2, r3
 80106fa:	d30a      	bcc.n	8010712 <tcp_receive+0x35a>
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010706:	4413      	add	r3, r2
 8010708:	b29a      	uxth	r2, r3
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010710:	e004      	b.n	801071c <tcp_receive+0x364>
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010718:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010724:	4a98      	ldr	r2, [pc, #608]	@ (8010988 <tcp_receive+0x5d0>)
 8010726:	6878      	ldr	r0, [r7, #4]
 8010728:	f7ff fdca 	bl	80102c0 <tcp_free_acked_segments>
 801072c:	4602      	mov	r2, r0
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801073a:	4a94      	ldr	r2, [pc, #592]	@ (801098c <tcp_receive+0x5d4>)
 801073c:	6878      	ldr	r0, [r7, #4]
 801073e:	f7ff fdbf 	bl	80102c0 <tcp_free_acked_segments>
 8010742:	4602      	mov	r2, r0
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801074c:	2b00      	cmp	r3, #0
 801074e:	d104      	bne.n	801075a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010756:	861a      	strh	r2, [r3, #48]	@ 0x30
 8010758:	e002      	b.n	8010760 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	2200      	movs	r2, #0
 801075e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	2200      	movs	r2, #0
 8010764:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801076a:	2b00      	cmp	r3, #0
 801076c:	d103      	bne.n	8010776 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	2200      	movs	r2, #0
 8010772:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801077c:	4b84      	ldr	r3, [pc, #528]	@ (8010990 <tcp_receive+0x5d8>)
 801077e:	881b      	ldrh	r3, [r3, #0]
 8010780:	4413      	add	r3, r2
 8010782:	b29a      	uxth	r2, r3
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	8b5b      	ldrh	r3, [r3, #26]
 801078e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010792:	2b00      	cmp	r3, #0
 8010794:	d035      	beq.n	8010802 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801079a:	2b00      	cmp	r3, #0
 801079c:	d118      	bne.n	80107d0 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d00c      	beq.n	80107c0 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107ae:	68db      	ldr	r3, [r3, #12]
 80107b0:	685b      	ldr	r3, [r3, #4]
 80107b2:	4618      	mov	r0, r3
 80107b4:	f7fa fe8a 	bl	800b4cc <lwip_htonl>
 80107b8:	4603      	mov	r3, r0
 80107ba:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80107bc:	2b00      	cmp	r3, #0
 80107be:	dc20      	bgt.n	8010802 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	8b5b      	ldrh	r3, [r3, #26]
 80107c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80107c8:	b29a      	uxth	r2, r3
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80107ce:	e018      	b.n	8010802 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80107d8:	68db      	ldr	r3, [r3, #12]
 80107da:	685b      	ldr	r3, [r3, #4]
 80107dc:	4618      	mov	r0, r3
 80107de:	f7fa fe75 	bl	800b4cc <lwip_htonl>
 80107e2:	4603      	mov	r3, r0
 80107e4:	1ae3      	subs	r3, r4, r3
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	dc0b      	bgt.n	8010802 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	8b5b      	ldrh	r3, [r3, #26]
 80107ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80107f2:	b29a      	uxth	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80107f8:	e003      	b.n	8010802 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80107fa:	6878      	ldr	r0, [r7, #4]
 80107fc:	f002 fbc8 	bl	8012f90 <tcp_send_empty_ack>
 8010800:	e000      	b.n	8010804 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010802:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010808:	2b00      	cmp	r3, #0
 801080a:	d05b      	beq.n	80108c4 <tcp_receive+0x50c>
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010810:	4b60      	ldr	r3, [pc, #384]	@ (8010994 <tcp_receive+0x5dc>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	1ad3      	subs	r3, r2, r3
 8010816:	2b00      	cmp	r3, #0
 8010818:	da54      	bge.n	80108c4 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801081a:	4b5f      	ldr	r3, [pc, #380]	@ (8010998 <tcp_receive+0x5e0>)
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	b29a      	uxth	r2, r3
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010824:	b29b      	uxth	r3, r3
 8010826:	1ad3      	subs	r3, r2, r3
 8010828:	b29b      	uxth	r3, r3
 801082a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801082e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010838:	10db      	asrs	r3, r3, #3
 801083a:	b21b      	sxth	r3, r3
 801083c:	b29b      	uxth	r3, r3
 801083e:	1ad3      	subs	r3, r2, r3
 8010840:	b29b      	uxth	r3, r3
 8010842:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801084c:	b29a      	uxth	r2, r3
 801084e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010852:	4413      	add	r3, r2
 8010854:	b29b      	uxth	r3, r3
 8010856:	b21a      	sxth	r2, r3
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 801085c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8010860:	2b00      	cmp	r3, #0
 8010862:	da05      	bge.n	8010870 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8010864:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010868:	425b      	negs	r3, r3
 801086a:	b29b      	uxth	r3, r3
 801086c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010870:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801087a:	109b      	asrs	r3, r3, #2
 801087c:	b21b      	sxth	r3, r3
 801087e:	b29b      	uxth	r3, r3
 8010880:	1ad3      	subs	r3, r2, r3
 8010882:	b29b      	uxth	r3, r3
 8010884:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801088e:	b29a      	uxth	r2, r3
 8010890:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010894:	4413      	add	r3, r2
 8010896:	b29b      	uxth	r3, r3
 8010898:	b21a      	sxth	r2, r3
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80108a4:	10db      	asrs	r3, r3, #3
 80108a6:	b21b      	sxth	r3, r3
 80108a8:	b29a      	uxth	r2, r3
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80108b0:	b29b      	uxth	r3, r3
 80108b2:	4413      	add	r3, r2
 80108b4:	b29b      	uxth	r3, r3
 80108b6:	b21a      	sxth	r2, r3
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	2200      	movs	r2, #0
 80108c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80108c4:	4b35      	ldr	r3, [pc, #212]	@ (801099c <tcp_receive+0x5e4>)
 80108c6:	881b      	ldrh	r3, [r3, #0]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	f000 84df 	beq.w	801128c <tcp_receive+0xed4>
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	7d1b      	ldrb	r3, [r3, #20]
 80108d2:	2b06      	cmp	r3, #6
 80108d4:	f200 84da 	bhi.w	801128c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80108dc:	4b30      	ldr	r3, [pc, #192]	@ (80109a0 <tcp_receive+0x5e8>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	1ad3      	subs	r3, r2, r3
 80108e2:	3b01      	subs	r3, #1
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	f2c0 808f 	blt.w	8010a08 <tcp_receive+0x650>
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80108ee:	4b2b      	ldr	r3, [pc, #172]	@ (801099c <tcp_receive+0x5e4>)
 80108f0:	881b      	ldrh	r3, [r3, #0]
 80108f2:	4619      	mov	r1, r3
 80108f4:	4b2a      	ldr	r3, [pc, #168]	@ (80109a0 <tcp_receive+0x5e8>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	440b      	add	r3, r1
 80108fa:	1ad3      	subs	r3, r2, r3
 80108fc:	3301      	adds	r3, #1
 80108fe:	2b00      	cmp	r3, #0
 8010900:	f300 8082 	bgt.w	8010a08 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010904:	4b27      	ldr	r3, [pc, #156]	@ (80109a4 <tcp_receive+0x5ec>)
 8010906:	685b      	ldr	r3, [r3, #4]
 8010908:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801090e:	4b24      	ldr	r3, [pc, #144]	@ (80109a0 <tcp_receive+0x5e8>)
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	1ad3      	subs	r3, r2, r3
 8010914:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010916:	4b23      	ldr	r3, [pc, #140]	@ (80109a4 <tcp_receive+0x5ec>)
 8010918:	685b      	ldr	r3, [r3, #4]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d106      	bne.n	801092c <tcp_receive+0x574>
 801091e:	4b22      	ldr	r3, [pc, #136]	@ (80109a8 <tcp_receive+0x5f0>)
 8010920:	f240 5294 	movw	r2, #1428	@ 0x594
 8010924:	4921      	ldr	r1, [pc, #132]	@ (80109ac <tcp_receive+0x5f4>)
 8010926:	4822      	ldr	r0, [pc, #136]	@ (80109b0 <tcp_receive+0x5f8>)
 8010928:	f005 fd2e 	bl	8016388 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801092c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801092e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010932:	4293      	cmp	r3, r2
 8010934:	d906      	bls.n	8010944 <tcp_receive+0x58c>
 8010936:	4b1c      	ldr	r3, [pc, #112]	@ (80109a8 <tcp_receive+0x5f0>)
 8010938:	f240 5295 	movw	r2, #1429	@ 0x595
 801093c:	491d      	ldr	r1, [pc, #116]	@ (80109b4 <tcp_receive+0x5fc>)
 801093e:	481c      	ldr	r0, [pc, #112]	@ (80109b0 <tcp_receive+0x5f8>)
 8010940:	f005 fd22 	bl	8016388 <iprintf>
      off = (u16_t)off32;
 8010944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010946:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801094a:	4b16      	ldr	r3, [pc, #88]	@ (80109a4 <tcp_receive+0x5ec>)
 801094c:	685b      	ldr	r3, [r3, #4]
 801094e:	891b      	ldrh	r3, [r3, #8]
 8010950:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010954:	429a      	cmp	r2, r3
 8010956:	d906      	bls.n	8010966 <tcp_receive+0x5ae>
 8010958:	4b13      	ldr	r3, [pc, #76]	@ (80109a8 <tcp_receive+0x5f0>)
 801095a:	f240 5297 	movw	r2, #1431	@ 0x597
 801095e:	4916      	ldr	r1, [pc, #88]	@ (80109b8 <tcp_receive+0x600>)
 8010960:	4813      	ldr	r0, [pc, #76]	@ (80109b0 <tcp_receive+0x5f8>)
 8010962:	f005 fd11 	bl	8016388 <iprintf>
      inseg.len -= off;
 8010966:	4b0f      	ldr	r3, [pc, #60]	@ (80109a4 <tcp_receive+0x5ec>)
 8010968:	891a      	ldrh	r2, [r3, #8]
 801096a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801096e:	1ad3      	subs	r3, r2, r3
 8010970:	b29a      	uxth	r2, r3
 8010972:	4b0c      	ldr	r3, [pc, #48]	@ (80109a4 <tcp_receive+0x5ec>)
 8010974:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010976:	4b0b      	ldr	r3, [pc, #44]	@ (80109a4 <tcp_receive+0x5ec>)
 8010978:	685b      	ldr	r3, [r3, #4]
 801097a:	891a      	ldrh	r2, [r3, #8]
 801097c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010980:	1ad3      	subs	r3, r2, r3
 8010982:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010984:	e02a      	b.n	80109dc <tcp_receive+0x624>
 8010986:	bf00      	nop
 8010988:	08019f20 	.word	0x08019f20
 801098c:	08019f28 	.word	0x08019f28
 8010990:	20011ab4 	.word	0x20011ab4
 8010994:	20011ab0 	.word	0x20011ab0
 8010998:	20011a74 	.word	0x20011a74
 801099c:	20011ab6 	.word	0x20011ab6
 80109a0:	20011aac 	.word	0x20011aac
 80109a4:	20011a8c 	.word	0x20011a8c
 80109a8:	08019bb8 	.word	0x08019bb8
 80109ac:	08019f30 	.word	0x08019f30
 80109b0:	08019c04 	.word	0x08019c04
 80109b4:	08019f40 	.word	0x08019f40
 80109b8:	08019f50 	.word	0x08019f50
        off -= p->len;
 80109bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109be:	895b      	ldrh	r3, [r3, #10]
 80109c0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80109c4:	1ad3      	subs	r3, r2, r3
 80109c6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80109ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109cc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80109ce:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80109d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109d2:	2200      	movs	r2, #0
 80109d4:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80109d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80109dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109de:	895b      	ldrh	r3, [r3, #10]
 80109e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80109e4:	429a      	cmp	r2, r3
 80109e6:	d8e9      	bhi.n	80109bc <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80109e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80109ec:	4619      	mov	r1, r3
 80109ee:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80109f0:	f7fc f8be 	bl	800cb70 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109f8:	4a90      	ldr	r2, [pc, #576]	@ (8010c3c <tcp_receive+0x884>)
 80109fa:	6013      	str	r3, [r2, #0]
 80109fc:	4b90      	ldr	r3, [pc, #576]	@ (8010c40 <tcp_receive+0x888>)
 80109fe:	68db      	ldr	r3, [r3, #12]
 8010a00:	4a8e      	ldr	r2, [pc, #568]	@ (8010c3c <tcp_receive+0x884>)
 8010a02:	6812      	ldr	r2, [r2, #0]
 8010a04:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010a06:	e00d      	b.n	8010a24 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010a08:	4b8c      	ldr	r3, [pc, #560]	@ (8010c3c <tcp_receive+0x884>)
 8010a0a:	681a      	ldr	r2, [r3, #0]
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a10:	1ad3      	subs	r3, r2, r3
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	da06      	bge.n	8010a24 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	8b5b      	ldrh	r3, [r3, #26]
 8010a1a:	f043 0302 	orr.w	r3, r3, #2
 8010a1e:	b29a      	uxth	r2, r3
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010a24:	4b85      	ldr	r3, [pc, #532]	@ (8010c3c <tcp_receive+0x884>)
 8010a26:	681a      	ldr	r2, [r3, #0]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a2c:	1ad3      	subs	r3, r2, r3
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	f2c0 8427 	blt.w	8011282 <tcp_receive+0xeca>
 8010a34:	4b81      	ldr	r3, [pc, #516]	@ (8010c3c <tcp_receive+0x884>)
 8010a36:	681a      	ldr	r2, [r3, #0]
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a3c:	6879      	ldr	r1, [r7, #4]
 8010a3e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010a40:	440b      	add	r3, r1
 8010a42:	1ad3      	subs	r3, r2, r3
 8010a44:	3301      	adds	r3, #1
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	f300 841b 	bgt.w	8011282 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a50:	4b7a      	ldr	r3, [pc, #488]	@ (8010c3c <tcp_receive+0x884>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	429a      	cmp	r2, r3
 8010a56:	f040 8298 	bne.w	8010f8a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8010a5a:	4b79      	ldr	r3, [pc, #484]	@ (8010c40 <tcp_receive+0x888>)
 8010a5c:	891c      	ldrh	r4, [r3, #8]
 8010a5e:	4b78      	ldr	r3, [pc, #480]	@ (8010c40 <tcp_receive+0x888>)
 8010a60:	68db      	ldr	r3, [r3, #12]
 8010a62:	899b      	ldrh	r3, [r3, #12]
 8010a64:	b29b      	uxth	r3, r3
 8010a66:	4618      	mov	r0, r3
 8010a68:	f7fa fd1a 	bl	800b4a0 <lwip_htons>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	b2db      	uxtb	r3, r3
 8010a70:	f003 0303 	and.w	r3, r3, #3
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d001      	beq.n	8010a7c <tcp_receive+0x6c4>
 8010a78:	2301      	movs	r3, #1
 8010a7a:	e000      	b.n	8010a7e <tcp_receive+0x6c6>
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	4423      	add	r3, r4
 8010a80:	b29a      	uxth	r2, r3
 8010a82:	4b70      	ldr	r3, [pc, #448]	@ (8010c44 <tcp_receive+0x88c>)
 8010a84:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8010c44 <tcp_receive+0x88c>)
 8010a8c:	881b      	ldrh	r3, [r3, #0]
 8010a8e:	429a      	cmp	r2, r3
 8010a90:	d274      	bcs.n	8010b7c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010a92:	4b6b      	ldr	r3, [pc, #428]	@ (8010c40 <tcp_receive+0x888>)
 8010a94:	68db      	ldr	r3, [r3, #12]
 8010a96:	899b      	ldrh	r3, [r3, #12]
 8010a98:	b29b      	uxth	r3, r3
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	f7fa fd00 	bl	800b4a0 <lwip_htons>
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	b2db      	uxtb	r3, r3
 8010aa4:	f003 0301 	and.w	r3, r3, #1
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d01e      	beq.n	8010aea <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010aac:	4b64      	ldr	r3, [pc, #400]	@ (8010c40 <tcp_receive+0x888>)
 8010aae:	68db      	ldr	r3, [r3, #12]
 8010ab0:	899b      	ldrh	r3, [r3, #12]
 8010ab2:	b29b      	uxth	r3, r3
 8010ab4:	b21b      	sxth	r3, r3
 8010ab6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010aba:	b21c      	sxth	r4, r3
 8010abc:	4b60      	ldr	r3, [pc, #384]	@ (8010c40 <tcp_receive+0x888>)
 8010abe:	68db      	ldr	r3, [r3, #12]
 8010ac0:	899b      	ldrh	r3, [r3, #12]
 8010ac2:	b29b      	uxth	r3, r3
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	f7fa fceb 	bl	800b4a0 <lwip_htons>
 8010aca:	4603      	mov	r3, r0
 8010acc:	b2db      	uxtb	r3, r3
 8010ace:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010ad2:	b29b      	uxth	r3, r3
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	f7fa fce3 	bl	800b4a0 <lwip_htons>
 8010ada:	4603      	mov	r3, r0
 8010adc:	b21b      	sxth	r3, r3
 8010ade:	4323      	orrs	r3, r4
 8010ae0:	b21a      	sxth	r2, r3
 8010ae2:	4b57      	ldr	r3, [pc, #348]	@ (8010c40 <tcp_receive+0x888>)
 8010ae4:	68db      	ldr	r3, [r3, #12]
 8010ae6:	b292      	uxth	r2, r2
 8010ae8:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010aee:	4b54      	ldr	r3, [pc, #336]	@ (8010c40 <tcp_receive+0x888>)
 8010af0:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010af2:	4b53      	ldr	r3, [pc, #332]	@ (8010c40 <tcp_receive+0x888>)
 8010af4:	68db      	ldr	r3, [r3, #12]
 8010af6:	899b      	ldrh	r3, [r3, #12]
 8010af8:	b29b      	uxth	r3, r3
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7fa fcd0 	bl	800b4a0 <lwip_htons>
 8010b00:	4603      	mov	r3, r0
 8010b02:	b2db      	uxtb	r3, r3
 8010b04:	f003 0302 	and.w	r3, r3, #2
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d005      	beq.n	8010b18 <tcp_receive+0x760>
            inseg.len -= 1;
 8010b0c:	4b4c      	ldr	r3, [pc, #304]	@ (8010c40 <tcp_receive+0x888>)
 8010b0e:	891b      	ldrh	r3, [r3, #8]
 8010b10:	3b01      	subs	r3, #1
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	4b4a      	ldr	r3, [pc, #296]	@ (8010c40 <tcp_receive+0x888>)
 8010b16:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010b18:	4b49      	ldr	r3, [pc, #292]	@ (8010c40 <tcp_receive+0x888>)
 8010b1a:	685b      	ldr	r3, [r3, #4]
 8010b1c:	4a48      	ldr	r2, [pc, #288]	@ (8010c40 <tcp_receive+0x888>)
 8010b1e:	8912      	ldrh	r2, [r2, #8]
 8010b20:	4611      	mov	r1, r2
 8010b22:	4618      	mov	r0, r3
 8010b24:	f7fb ff24 	bl	800c970 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010b28:	4b45      	ldr	r3, [pc, #276]	@ (8010c40 <tcp_receive+0x888>)
 8010b2a:	891c      	ldrh	r4, [r3, #8]
 8010b2c:	4b44      	ldr	r3, [pc, #272]	@ (8010c40 <tcp_receive+0x888>)
 8010b2e:	68db      	ldr	r3, [r3, #12]
 8010b30:	899b      	ldrh	r3, [r3, #12]
 8010b32:	b29b      	uxth	r3, r3
 8010b34:	4618      	mov	r0, r3
 8010b36:	f7fa fcb3 	bl	800b4a0 <lwip_htons>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	b2db      	uxtb	r3, r3
 8010b3e:	f003 0303 	and.w	r3, r3, #3
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d001      	beq.n	8010b4a <tcp_receive+0x792>
 8010b46:	2301      	movs	r3, #1
 8010b48:	e000      	b.n	8010b4c <tcp_receive+0x794>
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	4423      	add	r3, r4
 8010b4e:	b29a      	uxth	r2, r3
 8010b50:	4b3c      	ldr	r3, [pc, #240]	@ (8010c44 <tcp_receive+0x88c>)
 8010b52:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010b54:	4b3b      	ldr	r3, [pc, #236]	@ (8010c44 <tcp_receive+0x88c>)
 8010b56:	881b      	ldrh	r3, [r3, #0]
 8010b58:	461a      	mov	r2, r3
 8010b5a:	4b38      	ldr	r3, [pc, #224]	@ (8010c3c <tcp_receive+0x884>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	441a      	add	r2, r3
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b64:	6879      	ldr	r1, [r7, #4]
 8010b66:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010b68:	440b      	add	r3, r1
 8010b6a:	429a      	cmp	r2, r3
 8010b6c:	d006      	beq.n	8010b7c <tcp_receive+0x7c4>
 8010b6e:	4b36      	ldr	r3, [pc, #216]	@ (8010c48 <tcp_receive+0x890>)
 8010b70:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010b74:	4935      	ldr	r1, [pc, #212]	@ (8010c4c <tcp_receive+0x894>)
 8010b76:	4836      	ldr	r0, [pc, #216]	@ (8010c50 <tcp_receive+0x898>)
 8010b78:	f005 fc06 	bl	8016388 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	f000 80e6 	beq.w	8010d52 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010b86:	4b2e      	ldr	r3, [pc, #184]	@ (8010c40 <tcp_receive+0x888>)
 8010b88:	68db      	ldr	r3, [r3, #12]
 8010b8a:	899b      	ldrh	r3, [r3, #12]
 8010b8c:	b29b      	uxth	r3, r3
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f7fa fc86 	bl	800b4a0 <lwip_htons>
 8010b94:	4603      	mov	r3, r0
 8010b96:	b2db      	uxtb	r3, r3
 8010b98:	f003 0301 	and.w	r3, r3, #1
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d010      	beq.n	8010bc2 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010ba0:	e00a      	b.n	8010bb8 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ba6:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bac:	681a      	ldr	r2, [r3, #0]
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010bb2:	68f8      	ldr	r0, [r7, #12]
 8010bb4:	f7fd fcad 	bl	800e512 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d1f0      	bne.n	8010ba2 <tcp_receive+0x7ea>
 8010bc0:	e0c7      	b.n	8010d52 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010bc8:	e051      	b.n	8010c6e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bcc:	68db      	ldr	r3, [r3, #12]
 8010bce:	899b      	ldrh	r3, [r3, #12]
 8010bd0:	b29b      	uxth	r3, r3
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7fa fc64 	bl	800b4a0 <lwip_htons>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	b2db      	uxtb	r3, r3
 8010bdc:	f003 0301 	and.w	r3, r3, #1
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d03c      	beq.n	8010c5e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010be4:	4b16      	ldr	r3, [pc, #88]	@ (8010c40 <tcp_receive+0x888>)
 8010be6:	68db      	ldr	r3, [r3, #12]
 8010be8:	899b      	ldrh	r3, [r3, #12]
 8010bea:	b29b      	uxth	r3, r3
 8010bec:	4618      	mov	r0, r3
 8010bee:	f7fa fc57 	bl	800b4a0 <lwip_htons>
 8010bf2:	4603      	mov	r3, r0
 8010bf4:	b2db      	uxtb	r3, r3
 8010bf6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d12f      	bne.n	8010c5e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010bfe:	4b10      	ldr	r3, [pc, #64]	@ (8010c40 <tcp_receive+0x888>)
 8010c00:	68db      	ldr	r3, [r3, #12]
 8010c02:	899b      	ldrh	r3, [r3, #12]
 8010c04:	b29c      	uxth	r4, r3
 8010c06:	2001      	movs	r0, #1
 8010c08:	f7fa fc4a 	bl	800b4a0 <lwip_htons>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	461a      	mov	r2, r3
 8010c10:	4b0b      	ldr	r3, [pc, #44]	@ (8010c40 <tcp_receive+0x888>)
 8010c12:	68db      	ldr	r3, [r3, #12]
 8010c14:	4322      	orrs	r2, r4
 8010c16:	b292      	uxth	r2, r2
 8010c18:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010c1a:	4b09      	ldr	r3, [pc, #36]	@ (8010c40 <tcp_receive+0x888>)
 8010c1c:	891c      	ldrh	r4, [r3, #8]
 8010c1e:	4b08      	ldr	r3, [pc, #32]	@ (8010c40 <tcp_receive+0x888>)
 8010c20:	68db      	ldr	r3, [r3, #12]
 8010c22:	899b      	ldrh	r3, [r3, #12]
 8010c24:	b29b      	uxth	r3, r3
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7fa fc3a 	bl	800b4a0 <lwip_htons>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	b2db      	uxtb	r3, r3
 8010c30:	f003 0303 	and.w	r3, r3, #3
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d00d      	beq.n	8010c54 <tcp_receive+0x89c>
 8010c38:	2301      	movs	r3, #1
 8010c3a:	e00c      	b.n	8010c56 <tcp_receive+0x89e>
 8010c3c:	20011aac 	.word	0x20011aac
 8010c40:	20011a8c 	.word	0x20011a8c
 8010c44:	20011ab6 	.word	0x20011ab6
 8010c48:	08019bb8 	.word	0x08019bb8
 8010c4c:	08019f60 	.word	0x08019f60
 8010c50:	08019c04 	.word	0x08019c04
 8010c54:	2300      	movs	r3, #0
 8010c56:	4423      	add	r3, r4
 8010c58:	b29a      	uxth	r2, r3
 8010c5a:	4b98      	ldr	r3, [pc, #608]	@ (8010ebc <tcp_receive+0xb04>)
 8010c5c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8010c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c60:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8010c68:	6938      	ldr	r0, [r7, #16]
 8010c6a:	f7fd fc52 	bl	800e512 <tcp_seg_free>
            while (next &&
 8010c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d00e      	beq.n	8010c92 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010c74:	4b91      	ldr	r3, [pc, #580]	@ (8010ebc <tcp_receive+0xb04>)
 8010c76:	881b      	ldrh	r3, [r3, #0]
 8010c78:	461a      	mov	r2, r3
 8010c7a:	4b91      	ldr	r3, [pc, #580]	@ (8010ec0 <tcp_receive+0xb08>)
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	441a      	add	r2, r3
 8010c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c82:	68db      	ldr	r3, [r3, #12]
 8010c84:	685b      	ldr	r3, [r3, #4]
 8010c86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010c88:	8909      	ldrh	r1, [r1, #8]
 8010c8a:	440b      	add	r3, r1
 8010c8c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	da9b      	bge.n	8010bca <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d059      	beq.n	8010d4c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010c98:	4b88      	ldr	r3, [pc, #544]	@ (8010ebc <tcp_receive+0xb04>)
 8010c9a:	881b      	ldrh	r3, [r3, #0]
 8010c9c:	461a      	mov	r2, r3
 8010c9e:	4b88      	ldr	r3, [pc, #544]	@ (8010ec0 <tcp_receive+0xb08>)
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	441a      	add	r2, r3
 8010ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ca6:	68db      	ldr	r3, [r3, #12]
 8010ca8:	685b      	ldr	r3, [r3, #4]
 8010caa:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	dd4d      	ble.n	8010d4c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cb2:	68db      	ldr	r3, [r3, #12]
 8010cb4:	685b      	ldr	r3, [r3, #4]
 8010cb6:	b29a      	uxth	r2, r3
 8010cb8:	4b81      	ldr	r3, [pc, #516]	@ (8010ec0 <tcp_receive+0xb08>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	b29b      	uxth	r3, r3
 8010cbe:	1ad3      	subs	r3, r2, r3
 8010cc0:	b29a      	uxth	r2, r3
 8010cc2:	4b80      	ldr	r3, [pc, #512]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cc4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010cc6:	4b7f      	ldr	r3, [pc, #508]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cc8:	68db      	ldr	r3, [r3, #12]
 8010cca:	899b      	ldrh	r3, [r3, #12]
 8010ccc:	b29b      	uxth	r3, r3
 8010cce:	4618      	mov	r0, r3
 8010cd0:	f7fa fbe6 	bl	800b4a0 <lwip_htons>
 8010cd4:	4603      	mov	r3, r0
 8010cd6:	b2db      	uxtb	r3, r3
 8010cd8:	f003 0302 	and.w	r3, r3, #2
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d005      	beq.n	8010cec <tcp_receive+0x934>
                inseg.len -= 1;
 8010ce0:	4b78      	ldr	r3, [pc, #480]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010ce2:	891b      	ldrh	r3, [r3, #8]
 8010ce4:	3b01      	subs	r3, #1
 8010ce6:	b29a      	uxth	r2, r3
 8010ce8:	4b76      	ldr	r3, [pc, #472]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cea:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010cec:	4b75      	ldr	r3, [pc, #468]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cee:	685b      	ldr	r3, [r3, #4]
 8010cf0:	4a74      	ldr	r2, [pc, #464]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cf2:	8912      	ldrh	r2, [r2, #8]
 8010cf4:	4611      	mov	r1, r2
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7fb fe3a 	bl	800c970 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010cfc:	4b71      	ldr	r3, [pc, #452]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010cfe:	891c      	ldrh	r4, [r3, #8]
 8010d00:	4b70      	ldr	r3, [pc, #448]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010d02:	68db      	ldr	r3, [r3, #12]
 8010d04:	899b      	ldrh	r3, [r3, #12]
 8010d06:	b29b      	uxth	r3, r3
 8010d08:	4618      	mov	r0, r3
 8010d0a:	f7fa fbc9 	bl	800b4a0 <lwip_htons>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	b2db      	uxtb	r3, r3
 8010d12:	f003 0303 	and.w	r3, r3, #3
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d001      	beq.n	8010d1e <tcp_receive+0x966>
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	e000      	b.n	8010d20 <tcp_receive+0x968>
 8010d1e:	2300      	movs	r3, #0
 8010d20:	4423      	add	r3, r4
 8010d22:	b29a      	uxth	r2, r3
 8010d24:	4b65      	ldr	r3, [pc, #404]	@ (8010ebc <tcp_receive+0xb04>)
 8010d26:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010d28:	4b64      	ldr	r3, [pc, #400]	@ (8010ebc <tcp_receive+0xb04>)
 8010d2a:	881b      	ldrh	r3, [r3, #0]
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	4b64      	ldr	r3, [pc, #400]	@ (8010ec0 <tcp_receive+0xb08>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	441a      	add	r2, r3
 8010d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d36:	68db      	ldr	r3, [r3, #12]
 8010d38:	685b      	ldr	r3, [r3, #4]
 8010d3a:	429a      	cmp	r2, r3
 8010d3c:	d006      	beq.n	8010d4c <tcp_receive+0x994>
 8010d3e:	4b62      	ldr	r3, [pc, #392]	@ (8010ec8 <tcp_receive+0xb10>)
 8010d40:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010d44:	4961      	ldr	r1, [pc, #388]	@ (8010ecc <tcp_receive+0xb14>)
 8010d46:	4862      	ldr	r0, [pc, #392]	@ (8010ed0 <tcp_receive+0xb18>)
 8010d48:	f005 fb1e 	bl	8016388 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010d50:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010d52:	4b5a      	ldr	r3, [pc, #360]	@ (8010ebc <tcp_receive+0xb04>)
 8010d54:	881b      	ldrh	r3, [r3, #0]
 8010d56:	461a      	mov	r2, r3
 8010d58:	4b59      	ldr	r3, [pc, #356]	@ (8010ec0 <tcp_receive+0xb08>)
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	441a      	add	r2, r3
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010d66:	4b55      	ldr	r3, [pc, #340]	@ (8010ebc <tcp_receive+0xb04>)
 8010d68:	881b      	ldrh	r3, [r3, #0]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d206      	bcs.n	8010d7c <tcp_receive+0x9c4>
 8010d6e:	4b56      	ldr	r3, [pc, #344]	@ (8010ec8 <tcp_receive+0xb10>)
 8010d70:	f240 6207 	movw	r2, #1543	@ 0x607
 8010d74:	4957      	ldr	r1, [pc, #348]	@ (8010ed4 <tcp_receive+0xb1c>)
 8010d76:	4856      	ldr	r0, [pc, #344]	@ (8010ed0 <tcp_receive+0xb18>)
 8010d78:	f005 fb06 	bl	8016388 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010d80:	4b4e      	ldr	r3, [pc, #312]	@ (8010ebc <tcp_receive+0xb04>)
 8010d82:	881b      	ldrh	r3, [r3, #0]
 8010d84:	1ad3      	subs	r3, r2, r3
 8010d86:	b29a      	uxth	r2, r3
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f7fc fe99 	bl	800dac4 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010d92:	4b4c      	ldr	r3, [pc, #304]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	891b      	ldrh	r3, [r3, #8]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d006      	beq.n	8010daa <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010d9c:	4b49      	ldr	r3, [pc, #292]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010d9e:	685b      	ldr	r3, [r3, #4]
 8010da0:	4a4d      	ldr	r2, [pc, #308]	@ (8010ed8 <tcp_receive+0xb20>)
 8010da2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010da4:	4b47      	ldr	r3, [pc, #284]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010da6:	2200      	movs	r2, #0
 8010da8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010daa:	4b46      	ldr	r3, [pc, #280]	@ (8010ec4 <tcp_receive+0xb0c>)
 8010dac:	68db      	ldr	r3, [r3, #12]
 8010dae:	899b      	ldrh	r3, [r3, #12]
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7fa fb74 	bl	800b4a0 <lwip_htons>
 8010db8:	4603      	mov	r3, r0
 8010dba:	b2db      	uxtb	r3, r3
 8010dbc:	f003 0301 	and.w	r3, r3, #1
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	f000 80b8 	beq.w	8010f36 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010dc6:	4b45      	ldr	r3, [pc, #276]	@ (8010edc <tcp_receive+0xb24>)
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	f043 0320 	orr.w	r3, r3, #32
 8010dce:	b2da      	uxtb	r2, r3
 8010dd0:	4b42      	ldr	r3, [pc, #264]	@ (8010edc <tcp_receive+0xb24>)
 8010dd2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010dd4:	e0af      	b.n	8010f36 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010dda:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010de0:	68db      	ldr	r3, [r3, #12]
 8010de2:	685b      	ldr	r3, [r3, #4]
 8010de4:	4a36      	ldr	r2, [pc, #216]	@ (8010ec0 <tcp_receive+0xb08>)
 8010de6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010de8:	68bb      	ldr	r3, [r7, #8]
 8010dea:	891b      	ldrh	r3, [r3, #8]
 8010dec:	461c      	mov	r4, r3
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	68db      	ldr	r3, [r3, #12]
 8010df2:	899b      	ldrh	r3, [r3, #12]
 8010df4:	b29b      	uxth	r3, r3
 8010df6:	4618      	mov	r0, r3
 8010df8:	f7fa fb52 	bl	800b4a0 <lwip_htons>
 8010dfc:	4603      	mov	r3, r0
 8010dfe:	b2db      	uxtb	r3, r3
 8010e00:	f003 0303 	and.w	r3, r3, #3
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d001      	beq.n	8010e0c <tcp_receive+0xa54>
 8010e08:	2301      	movs	r3, #1
 8010e0a:	e000      	b.n	8010e0e <tcp_receive+0xa56>
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	191a      	adds	r2, r3, r4
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e14:	441a      	add	r2, r3
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010e1e:	461c      	mov	r4, r3
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	891b      	ldrh	r3, [r3, #8]
 8010e24:	461d      	mov	r5, r3
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	68db      	ldr	r3, [r3, #12]
 8010e2a:	899b      	ldrh	r3, [r3, #12]
 8010e2c:	b29b      	uxth	r3, r3
 8010e2e:	4618      	mov	r0, r3
 8010e30:	f7fa fb36 	bl	800b4a0 <lwip_htons>
 8010e34:	4603      	mov	r3, r0
 8010e36:	b2db      	uxtb	r3, r3
 8010e38:	f003 0303 	and.w	r3, r3, #3
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d001      	beq.n	8010e44 <tcp_receive+0xa8c>
 8010e40:	2301      	movs	r3, #1
 8010e42:	e000      	b.n	8010e46 <tcp_receive+0xa8e>
 8010e44:	2300      	movs	r3, #0
 8010e46:	442b      	add	r3, r5
 8010e48:	429c      	cmp	r4, r3
 8010e4a:	d206      	bcs.n	8010e5a <tcp_receive+0xaa2>
 8010e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8010ec8 <tcp_receive+0xb10>)
 8010e4e:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010e52:	4923      	ldr	r1, [pc, #140]	@ (8010ee0 <tcp_receive+0xb28>)
 8010e54:	481e      	ldr	r0, [pc, #120]	@ (8010ed0 <tcp_receive+0xb18>)
 8010e56:	f005 fa97 	bl	8016388 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010e5a:	68bb      	ldr	r3, [r7, #8]
 8010e5c:	891b      	ldrh	r3, [r3, #8]
 8010e5e:	461c      	mov	r4, r3
 8010e60:	68bb      	ldr	r3, [r7, #8]
 8010e62:	68db      	ldr	r3, [r3, #12]
 8010e64:	899b      	ldrh	r3, [r3, #12]
 8010e66:	b29b      	uxth	r3, r3
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f7fa fb19 	bl	800b4a0 <lwip_htons>
 8010e6e:	4603      	mov	r3, r0
 8010e70:	b2db      	uxtb	r3, r3
 8010e72:	f003 0303 	and.w	r3, r3, #3
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d001      	beq.n	8010e7e <tcp_receive+0xac6>
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	e000      	b.n	8010e80 <tcp_receive+0xac8>
 8010e7e:	2300      	movs	r3, #0
 8010e80:	1919      	adds	r1, r3, r4
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010e86:	b28b      	uxth	r3, r1
 8010e88:	1ad3      	subs	r3, r2, r3
 8010e8a:	b29a      	uxth	r2, r3
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010e90:	6878      	ldr	r0, [r7, #4]
 8010e92:	f7fc fe17 	bl	800dac4 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	891b      	ldrh	r3, [r3, #8]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d028      	beq.n	8010ef2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8010ed8 <tcp_receive+0xb20>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d01d      	beq.n	8010ee4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8010ed8 <tcp_receive+0xb20>)
 8010eaa:	681a      	ldr	r2, [r3, #0]
 8010eac:	68bb      	ldr	r3, [r7, #8]
 8010eae:	685b      	ldr	r3, [r3, #4]
 8010eb0:	4619      	mov	r1, r3
 8010eb2:	4610      	mov	r0, r2
 8010eb4:	f7fb ffb0 	bl	800ce18 <pbuf_cat>
 8010eb8:	e018      	b.n	8010eec <tcp_receive+0xb34>
 8010eba:	bf00      	nop
 8010ebc:	20011ab6 	.word	0x20011ab6
 8010ec0:	20011aac 	.word	0x20011aac
 8010ec4:	20011a8c 	.word	0x20011a8c
 8010ec8:	08019bb8 	.word	0x08019bb8
 8010ecc:	08019f98 	.word	0x08019f98
 8010ed0:	08019c04 	.word	0x08019c04
 8010ed4:	08019fd4 	.word	0x08019fd4
 8010ed8:	20011abc 	.word	0x20011abc
 8010edc:	20011ab9 	.word	0x20011ab9
 8010ee0:	08019ff4 	.word	0x08019ff4
            } else {
              recv_data = cseg->p;
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	685b      	ldr	r3, [r3, #4]
 8010ee8:	4a70      	ldr	r2, [pc, #448]	@ (80110ac <tcp_receive+0xcf4>)
 8010eea:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010eec:	68bb      	ldr	r3, [r7, #8]
 8010eee:	2200      	movs	r2, #0
 8010ef0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010ef2:	68bb      	ldr	r3, [r7, #8]
 8010ef4:	68db      	ldr	r3, [r3, #12]
 8010ef6:	899b      	ldrh	r3, [r3, #12]
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	4618      	mov	r0, r3
 8010efc:	f7fa fad0 	bl	800b4a0 <lwip_htons>
 8010f00:	4603      	mov	r3, r0
 8010f02:	b2db      	uxtb	r3, r3
 8010f04:	f003 0301 	and.w	r3, r3, #1
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d00d      	beq.n	8010f28 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010f0c:	4b68      	ldr	r3, [pc, #416]	@ (80110b0 <tcp_receive+0xcf8>)
 8010f0e:	781b      	ldrb	r3, [r3, #0]
 8010f10:	f043 0320 	orr.w	r3, r3, #32
 8010f14:	b2da      	uxtb	r2, r3
 8010f16:	4b66      	ldr	r3, [pc, #408]	@ (80110b0 <tcp_receive+0xcf8>)
 8010f18:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	7d1b      	ldrb	r3, [r3, #20]
 8010f1e:	2b04      	cmp	r3, #4
 8010f20:	d102      	bne.n	8010f28 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	2207      	movs	r2, #7
 8010f26:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8010f28:	68bb      	ldr	r3, [r7, #8]
 8010f2a:	681a      	ldr	r2, [r3, #0]
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8010f30:	68b8      	ldr	r0, [r7, #8]
 8010f32:	f7fd faee 	bl	800e512 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d008      	beq.n	8010f50 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f42:	68db      	ldr	r3, [r3, #12]
 8010f44:	685a      	ldr	r2, [r3, #4]
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	f43f af43 	beq.w	8010dd6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	8b5b      	ldrh	r3, [r3, #26]
 8010f54:	f003 0301 	and.w	r3, r3, #1
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d00e      	beq.n	8010f7a <tcp_receive+0xbc2>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	8b5b      	ldrh	r3, [r3, #26]
 8010f60:	f023 0301 	bic.w	r3, r3, #1
 8010f64:	b29a      	uxth	r2, r3
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	835a      	strh	r2, [r3, #26]
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	8b5b      	ldrh	r3, [r3, #26]
 8010f6e:	f043 0302 	orr.w	r3, r3, #2
 8010f72:	b29a      	uxth	r2, r3
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010f78:	e187      	b.n	801128a <tcp_receive+0xed2>
        tcp_ack(pcb);
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	8b5b      	ldrh	r3, [r3, #26]
 8010f7e:	f043 0301 	orr.w	r3, r3, #1
 8010f82:	b29a      	uxth	r2, r3
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010f88:	e17f      	b.n	801128a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d106      	bne.n	8010fa0 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010f92:	4848      	ldr	r0, [pc, #288]	@ (80110b4 <tcp_receive+0xcfc>)
 8010f94:	f7fd faf4 	bl	800e580 <tcp_seg_copy>
 8010f98:	4602      	mov	r2, r0
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	675a      	str	r2, [r3, #116]	@ 0x74
 8010f9e:	e16c      	b.n	801127a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010faa:	e156      	b.n	801125a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8010fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fae:	68db      	ldr	r3, [r3, #12]
 8010fb0:	685a      	ldr	r2, [r3, #4]
 8010fb2:	4b41      	ldr	r3, [pc, #260]	@ (80110b8 <tcp_receive+0xd00>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	d11d      	bne.n	8010ff6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8010fba:	4b3e      	ldr	r3, [pc, #248]	@ (80110b4 <tcp_receive+0xcfc>)
 8010fbc:	891a      	ldrh	r2, [r3, #8]
 8010fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc0:	891b      	ldrh	r3, [r3, #8]
 8010fc2:	429a      	cmp	r2, r3
 8010fc4:	f240 814e 	bls.w	8011264 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010fc8:	483a      	ldr	r0, [pc, #232]	@ (80110b4 <tcp_receive+0xcfc>)
 8010fca:	f7fd fad9 	bl	800e580 <tcp_seg_copy>
 8010fce:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	f000 8148 	beq.w	8011268 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8010fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d003      	beq.n	8010fe6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 8010fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fe0:	697a      	ldr	r2, [r7, #20]
 8010fe2:	601a      	str	r2, [r3, #0]
 8010fe4:	e002      	b.n	8010fec <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	697a      	ldr	r2, [r7, #20]
 8010fea:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010fec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010fee:	6978      	ldr	r0, [r7, #20]
 8010ff0:	f7ff f8de 	bl	80101b0 <tcp_oos_insert_segment>
                }
                break;
 8010ff4:	e138      	b.n	8011268 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8010ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d117      	bne.n	801102c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80110b8 <tcp_receive+0xd00>)
 8010ffe:	681a      	ldr	r2, [r3, #0]
 8011000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011002:	68db      	ldr	r3, [r3, #12]
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	1ad3      	subs	r3, r2, r3
 8011008:	2b00      	cmp	r3, #0
 801100a:	da57      	bge.n	80110bc <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801100c:	4829      	ldr	r0, [pc, #164]	@ (80110b4 <tcp_receive+0xcfc>)
 801100e:	f7fd fab7 	bl	800e580 <tcp_seg_copy>
 8011012:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8011014:	69bb      	ldr	r3, [r7, #24]
 8011016:	2b00      	cmp	r3, #0
 8011018:	f000 8128 	beq.w	801126c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	69ba      	ldr	r2, [r7, #24]
 8011020:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011022:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011024:	69b8      	ldr	r0, [r7, #24]
 8011026:	f7ff f8c3 	bl	80101b0 <tcp_oos_insert_segment>
                  }
                  break;
 801102a:	e11f      	b.n	801126c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801102c:	4b22      	ldr	r3, [pc, #136]	@ (80110b8 <tcp_receive+0xd00>)
 801102e:	681a      	ldr	r2, [r3, #0]
 8011030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011032:	68db      	ldr	r3, [r3, #12]
 8011034:	685b      	ldr	r3, [r3, #4]
 8011036:	1ad3      	subs	r3, r2, r3
 8011038:	3b01      	subs	r3, #1
 801103a:	2b00      	cmp	r3, #0
 801103c:	db3e      	blt.n	80110bc <tcp_receive+0xd04>
 801103e:	4b1e      	ldr	r3, [pc, #120]	@ (80110b8 <tcp_receive+0xd00>)
 8011040:	681a      	ldr	r2, [r3, #0]
 8011042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011044:	68db      	ldr	r3, [r3, #12]
 8011046:	685b      	ldr	r3, [r3, #4]
 8011048:	1ad3      	subs	r3, r2, r3
 801104a:	3301      	adds	r3, #1
 801104c:	2b00      	cmp	r3, #0
 801104e:	dc35      	bgt.n	80110bc <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011050:	4818      	ldr	r0, [pc, #96]	@ (80110b4 <tcp_receive+0xcfc>)
 8011052:	f7fd fa95 	bl	800e580 <tcp_seg_copy>
 8011056:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8011058:	69fb      	ldr	r3, [r7, #28]
 801105a:	2b00      	cmp	r3, #0
 801105c:	f000 8108 	beq.w	8011270 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8011060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011062:	68db      	ldr	r3, [r3, #12]
 8011064:	685b      	ldr	r3, [r3, #4]
 8011066:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011068:	8912      	ldrh	r2, [r2, #8]
 801106a:	441a      	add	r2, r3
 801106c:	4b12      	ldr	r3, [pc, #72]	@ (80110b8 <tcp_receive+0xd00>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	1ad3      	subs	r3, r2, r3
 8011072:	2b00      	cmp	r3, #0
 8011074:	dd12      	ble.n	801109c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011076:	4b10      	ldr	r3, [pc, #64]	@ (80110b8 <tcp_receive+0xd00>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	b29a      	uxth	r2, r3
 801107c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801107e:	68db      	ldr	r3, [r3, #12]
 8011080:	685b      	ldr	r3, [r3, #4]
 8011082:	b29b      	uxth	r3, r3
 8011084:	1ad3      	subs	r3, r2, r3
 8011086:	b29a      	uxth	r2, r3
 8011088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801108a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801108c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801108e:	685a      	ldr	r2, [r3, #4]
 8011090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011092:	891b      	ldrh	r3, [r3, #8]
 8011094:	4619      	mov	r1, r3
 8011096:	4610      	mov	r0, r2
 8011098:	f7fb fc6a 	bl	800c970 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801109e:	69fa      	ldr	r2, [r7, #28]
 80110a0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80110a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80110a4:	69f8      	ldr	r0, [r7, #28]
 80110a6:	f7ff f883 	bl	80101b0 <tcp_oos_insert_segment>
                  }
                  break;
 80110aa:	e0e1      	b.n	8011270 <tcp_receive+0xeb8>
 80110ac:	20011abc 	.word	0x20011abc
 80110b0:	20011ab9 	.word	0x20011ab9
 80110b4:	20011a8c 	.word	0x20011a8c
 80110b8:	20011aac 	.word	0x20011aac
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80110bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110be:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80110c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	f040 80c5 	bne.w	8011254 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80110ca:	4b7f      	ldr	r3, [pc, #508]	@ (80112c8 <tcp_receive+0xf10>)
 80110cc:	681a      	ldr	r2, [r3, #0]
 80110ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110d0:	68db      	ldr	r3, [r3, #12]
 80110d2:	685b      	ldr	r3, [r3, #4]
 80110d4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	f340 80bc 	ble.w	8011254 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80110dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110de:	68db      	ldr	r3, [r3, #12]
 80110e0:	899b      	ldrh	r3, [r3, #12]
 80110e2:	b29b      	uxth	r3, r3
 80110e4:	4618      	mov	r0, r3
 80110e6:	f7fa f9db 	bl	800b4a0 <lwip_htons>
 80110ea:	4603      	mov	r3, r0
 80110ec:	b2db      	uxtb	r3, r3
 80110ee:	f003 0301 	and.w	r3, r3, #1
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	f040 80be 	bne.w	8011274 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80110f8:	4874      	ldr	r0, [pc, #464]	@ (80112cc <tcp_receive+0xf14>)
 80110fa:	f7fd fa41 	bl	800e580 <tcp_seg_copy>
 80110fe:	4602      	mov	r2, r0
 8011100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011102:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	2b00      	cmp	r3, #0
 801110a:	f000 80b5 	beq.w	8011278 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801110e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011110:	68db      	ldr	r3, [r3, #12]
 8011112:	685b      	ldr	r3, [r3, #4]
 8011114:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011116:	8912      	ldrh	r2, [r2, #8]
 8011118:	441a      	add	r2, r3
 801111a:	4b6b      	ldr	r3, [pc, #428]	@ (80112c8 <tcp_receive+0xf10>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	1ad3      	subs	r3, r2, r3
 8011120:	2b00      	cmp	r3, #0
 8011122:	dd12      	ble.n	801114a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011124:	4b68      	ldr	r3, [pc, #416]	@ (80112c8 <tcp_receive+0xf10>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	b29a      	uxth	r2, r3
 801112a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801112c:	68db      	ldr	r3, [r3, #12]
 801112e:	685b      	ldr	r3, [r3, #4]
 8011130:	b29b      	uxth	r3, r3
 8011132:	1ad3      	subs	r3, r2, r3
 8011134:	b29a      	uxth	r2, r3
 8011136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011138:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801113a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801113c:	685a      	ldr	r2, [r3, #4]
 801113e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011140:	891b      	ldrh	r3, [r3, #8]
 8011142:	4619      	mov	r1, r3
 8011144:	4610      	mov	r0, r2
 8011146:	f7fb fc13 	bl	800c970 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801114a:	4b61      	ldr	r3, [pc, #388]	@ (80112d0 <tcp_receive+0xf18>)
 801114c:	881b      	ldrh	r3, [r3, #0]
 801114e:	461a      	mov	r2, r3
 8011150:	4b5d      	ldr	r3, [pc, #372]	@ (80112c8 <tcp_receive+0xf10>)
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	441a      	add	r2, r3
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801115a:	6879      	ldr	r1, [r7, #4]
 801115c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801115e:	440b      	add	r3, r1
 8011160:	1ad3      	subs	r3, r2, r3
 8011162:	2b00      	cmp	r3, #0
 8011164:	f340 8088 	ble.w	8011278 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8011168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	68db      	ldr	r3, [r3, #12]
 801116e:	899b      	ldrh	r3, [r3, #12]
 8011170:	b29b      	uxth	r3, r3
 8011172:	4618      	mov	r0, r3
 8011174:	f7fa f994 	bl	800b4a0 <lwip_htons>
 8011178:	4603      	mov	r3, r0
 801117a:	b2db      	uxtb	r3, r3
 801117c:	f003 0301 	and.w	r3, r3, #1
 8011180:	2b00      	cmp	r3, #0
 8011182:	d021      	beq.n	80111c8 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	68db      	ldr	r3, [r3, #12]
 801118a:	899b      	ldrh	r3, [r3, #12]
 801118c:	b29b      	uxth	r3, r3
 801118e:	b21b      	sxth	r3, r3
 8011190:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011194:	b21c      	sxth	r4, r3
 8011196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	68db      	ldr	r3, [r3, #12]
 801119c:	899b      	ldrh	r3, [r3, #12]
 801119e:	b29b      	uxth	r3, r3
 80111a0:	4618      	mov	r0, r3
 80111a2:	f7fa f97d 	bl	800b4a0 <lwip_htons>
 80111a6:	4603      	mov	r3, r0
 80111a8:	b2db      	uxtb	r3, r3
 80111aa:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80111ae:	b29b      	uxth	r3, r3
 80111b0:	4618      	mov	r0, r3
 80111b2:	f7fa f975 	bl	800b4a0 <lwip_htons>
 80111b6:	4603      	mov	r3, r0
 80111b8:	b21b      	sxth	r3, r3
 80111ba:	4323      	orrs	r3, r4
 80111bc:	b21a      	sxth	r2, r3
 80111be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	68db      	ldr	r3, [r3, #12]
 80111c4:	b292      	uxth	r2, r2
 80111c6:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111cc:	b29a      	uxth	r2, r3
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80111d2:	4413      	add	r3, r2
 80111d4:	b299      	uxth	r1, r3
 80111d6:	4b3c      	ldr	r3, [pc, #240]	@ (80112c8 <tcp_receive+0xf10>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	b29a      	uxth	r2, r3
 80111dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	1a8a      	subs	r2, r1, r2
 80111e2:	b292      	uxth	r2, r2
 80111e4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80111e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	685a      	ldr	r2, [r3, #4]
 80111ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	891b      	ldrh	r3, [r3, #8]
 80111f2:	4619      	mov	r1, r3
 80111f4:	4610      	mov	r0, r2
 80111f6:	f7fb fbbb 	bl	800c970 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80111fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	891c      	ldrh	r4, [r3, #8]
 8011200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	68db      	ldr	r3, [r3, #12]
 8011206:	899b      	ldrh	r3, [r3, #12]
 8011208:	b29b      	uxth	r3, r3
 801120a:	4618      	mov	r0, r3
 801120c:	f7fa f948 	bl	800b4a0 <lwip_htons>
 8011210:	4603      	mov	r3, r0
 8011212:	b2db      	uxtb	r3, r3
 8011214:	f003 0303 	and.w	r3, r3, #3
 8011218:	2b00      	cmp	r3, #0
 801121a:	d001      	beq.n	8011220 <tcp_receive+0xe68>
 801121c:	2301      	movs	r3, #1
 801121e:	e000      	b.n	8011222 <tcp_receive+0xe6a>
 8011220:	2300      	movs	r3, #0
 8011222:	4423      	add	r3, r4
 8011224:	b29a      	uxth	r2, r3
 8011226:	4b2a      	ldr	r3, [pc, #168]	@ (80112d0 <tcp_receive+0xf18>)
 8011228:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801122a:	4b29      	ldr	r3, [pc, #164]	@ (80112d0 <tcp_receive+0xf18>)
 801122c:	881b      	ldrh	r3, [r3, #0]
 801122e:	461a      	mov	r2, r3
 8011230:	4b25      	ldr	r3, [pc, #148]	@ (80112c8 <tcp_receive+0xf10>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	441a      	add	r2, r3
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801123a:	6879      	ldr	r1, [r7, #4]
 801123c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801123e:	440b      	add	r3, r1
 8011240:	429a      	cmp	r2, r3
 8011242:	d019      	beq.n	8011278 <tcp_receive+0xec0>
 8011244:	4b23      	ldr	r3, [pc, #140]	@ (80112d4 <tcp_receive+0xf1c>)
 8011246:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801124a:	4923      	ldr	r1, [pc, #140]	@ (80112d8 <tcp_receive+0xf20>)
 801124c:	4823      	ldr	r0, [pc, #140]	@ (80112dc <tcp_receive+0xf24>)
 801124e:	f005 f89b 	bl	8016388 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8011252:	e011      	b.n	8011278 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	63bb      	str	r3, [r7, #56]	@ 0x38
 801125a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125c:	2b00      	cmp	r3, #0
 801125e:	f47f aea5 	bne.w	8010fac <tcp_receive+0xbf4>
 8011262:	e00a      	b.n	801127a <tcp_receive+0xec2>
                break;
 8011264:	bf00      	nop
 8011266:	e008      	b.n	801127a <tcp_receive+0xec2>
                break;
 8011268:	bf00      	nop
 801126a:	e006      	b.n	801127a <tcp_receive+0xec2>
                  break;
 801126c:	bf00      	nop
 801126e:	e004      	b.n	801127a <tcp_receive+0xec2>
                  break;
 8011270:	bf00      	nop
 8011272:	e002      	b.n	801127a <tcp_receive+0xec2>
                  break;
 8011274:	bf00      	nop
 8011276:	e000      	b.n	801127a <tcp_receive+0xec2>
                break;
 8011278:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801127a:	6878      	ldr	r0, [r7, #4]
 801127c:	f001 fe88 	bl	8012f90 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8011280:	e003      	b.n	801128a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8011282:	6878      	ldr	r0, [r7, #4]
 8011284:	f001 fe84 	bl	8012f90 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011288:	e01a      	b.n	80112c0 <tcp_receive+0xf08>
 801128a:	e019      	b.n	80112c0 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801128c:	4b0e      	ldr	r3, [pc, #56]	@ (80112c8 <tcp_receive+0xf10>)
 801128e:	681a      	ldr	r2, [r3, #0]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011294:	1ad3      	subs	r3, r2, r3
 8011296:	2b00      	cmp	r3, #0
 8011298:	db0a      	blt.n	80112b0 <tcp_receive+0xef8>
 801129a:	4b0b      	ldr	r3, [pc, #44]	@ (80112c8 <tcp_receive+0xf10>)
 801129c:	681a      	ldr	r2, [r3, #0]
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112a2:	6879      	ldr	r1, [r7, #4]
 80112a4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80112a6:	440b      	add	r3, r1
 80112a8:	1ad3      	subs	r3, r2, r3
 80112aa:	3301      	adds	r3, #1
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	dd07      	ble.n	80112c0 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	8b5b      	ldrh	r3, [r3, #26]
 80112b4:	f043 0302 	orr.w	r3, r3, #2
 80112b8:	b29a      	uxth	r2, r3
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80112be:	e7ff      	b.n	80112c0 <tcp_receive+0xf08>
 80112c0:	bf00      	nop
 80112c2:	3750      	adds	r7, #80	@ 0x50
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bdb0      	pop	{r4, r5, r7, pc}
 80112c8:	20011aac 	.word	0x20011aac
 80112cc:	20011a8c 	.word	0x20011a8c
 80112d0:	20011ab6 	.word	0x20011ab6
 80112d4:	08019bb8 	.word	0x08019bb8
 80112d8:	08019f60 	.word	0x08019f60
 80112dc:	08019c04 	.word	0x08019c04

080112e0 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80112e0:	b480      	push	{r7}
 80112e2:	b083      	sub	sp, #12
 80112e4:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80112e6:	4b15      	ldr	r3, [pc, #84]	@ (801133c <tcp_get_next_optbyte+0x5c>)
 80112e8:	881b      	ldrh	r3, [r3, #0]
 80112ea:	1c5a      	adds	r2, r3, #1
 80112ec:	b291      	uxth	r1, r2
 80112ee:	4a13      	ldr	r2, [pc, #76]	@ (801133c <tcp_get_next_optbyte+0x5c>)
 80112f0:	8011      	strh	r1, [r2, #0]
 80112f2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80112f4:	4b12      	ldr	r3, [pc, #72]	@ (8011340 <tcp_get_next_optbyte+0x60>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d004      	beq.n	8011306 <tcp_get_next_optbyte+0x26>
 80112fc:	4b11      	ldr	r3, [pc, #68]	@ (8011344 <tcp_get_next_optbyte+0x64>)
 80112fe:	881b      	ldrh	r3, [r3, #0]
 8011300:	88fa      	ldrh	r2, [r7, #6]
 8011302:	429a      	cmp	r2, r3
 8011304:	d208      	bcs.n	8011318 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8011306:	4b10      	ldr	r3, [pc, #64]	@ (8011348 <tcp_get_next_optbyte+0x68>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	3314      	adds	r3, #20
 801130c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801130e:	88fb      	ldrh	r3, [r7, #6]
 8011310:	683a      	ldr	r2, [r7, #0]
 8011312:	4413      	add	r3, r2
 8011314:	781b      	ldrb	r3, [r3, #0]
 8011316:	e00b      	b.n	8011330 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8011318:	88fb      	ldrh	r3, [r7, #6]
 801131a:	b2da      	uxtb	r2, r3
 801131c:	4b09      	ldr	r3, [pc, #36]	@ (8011344 <tcp_get_next_optbyte+0x64>)
 801131e:	881b      	ldrh	r3, [r3, #0]
 8011320:	b2db      	uxtb	r3, r3
 8011322:	1ad3      	subs	r3, r2, r3
 8011324:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8011326:	4b06      	ldr	r3, [pc, #24]	@ (8011340 <tcp_get_next_optbyte+0x60>)
 8011328:	681a      	ldr	r2, [r3, #0]
 801132a:	797b      	ldrb	r3, [r7, #5]
 801132c:	4413      	add	r3, r2
 801132e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011330:	4618      	mov	r0, r3
 8011332:	370c      	adds	r7, #12
 8011334:	46bd      	mov	sp, r7
 8011336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133a:	4770      	bx	lr
 801133c:	20011aa8 	.word	0x20011aa8
 8011340:	20011aa4 	.word	0x20011aa4
 8011344:	20011aa2 	.word	0x20011aa2
 8011348:	20011a9c 	.word	0x20011a9c

0801134c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b084      	sub	sp, #16
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d106      	bne.n	8011368 <tcp_parseopt+0x1c>
 801135a:	4b32      	ldr	r3, [pc, #200]	@ (8011424 <tcp_parseopt+0xd8>)
 801135c:	f240 727d 	movw	r2, #1917	@ 0x77d
 8011360:	4931      	ldr	r1, [pc, #196]	@ (8011428 <tcp_parseopt+0xdc>)
 8011362:	4832      	ldr	r0, [pc, #200]	@ (801142c <tcp_parseopt+0xe0>)
 8011364:	f005 f810 	bl	8016388 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8011368:	4b31      	ldr	r3, [pc, #196]	@ (8011430 <tcp_parseopt+0xe4>)
 801136a:	881b      	ldrh	r3, [r3, #0]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d056      	beq.n	801141e <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011370:	4b30      	ldr	r3, [pc, #192]	@ (8011434 <tcp_parseopt+0xe8>)
 8011372:	2200      	movs	r2, #0
 8011374:	801a      	strh	r2, [r3, #0]
 8011376:	e046      	b.n	8011406 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8011378:	f7ff ffb2 	bl	80112e0 <tcp_get_next_optbyte>
 801137c:	4603      	mov	r3, r0
 801137e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8011380:	7bfb      	ldrb	r3, [r7, #15]
 8011382:	2b02      	cmp	r3, #2
 8011384:	d006      	beq.n	8011394 <tcp_parseopt+0x48>
 8011386:	2b02      	cmp	r3, #2
 8011388:	dc2a      	bgt.n	80113e0 <tcp_parseopt+0x94>
 801138a:	2b00      	cmp	r3, #0
 801138c:	d042      	beq.n	8011414 <tcp_parseopt+0xc8>
 801138e:	2b01      	cmp	r3, #1
 8011390:	d038      	beq.n	8011404 <tcp_parseopt+0xb8>
 8011392:	e025      	b.n	80113e0 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011394:	f7ff ffa4 	bl	80112e0 <tcp_get_next_optbyte>
 8011398:	4603      	mov	r3, r0
 801139a:	2b04      	cmp	r3, #4
 801139c:	d13c      	bne.n	8011418 <tcp_parseopt+0xcc>
 801139e:	4b25      	ldr	r3, [pc, #148]	@ (8011434 <tcp_parseopt+0xe8>)
 80113a0:	881b      	ldrh	r3, [r3, #0]
 80113a2:	3301      	adds	r3, #1
 80113a4:	4a22      	ldr	r2, [pc, #136]	@ (8011430 <tcp_parseopt+0xe4>)
 80113a6:	8812      	ldrh	r2, [r2, #0]
 80113a8:	4293      	cmp	r3, r2
 80113aa:	da35      	bge.n	8011418 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80113ac:	f7ff ff98 	bl	80112e0 <tcp_get_next_optbyte>
 80113b0:	4603      	mov	r3, r0
 80113b2:	021b      	lsls	r3, r3, #8
 80113b4:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80113b6:	f7ff ff93 	bl	80112e0 <tcp_get_next_optbyte>
 80113ba:	4603      	mov	r3, r0
 80113bc:	461a      	mov	r2, r3
 80113be:	89bb      	ldrh	r3, [r7, #12]
 80113c0:	4313      	orrs	r3, r2
 80113c2:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80113c4:	89bb      	ldrh	r3, [r7, #12]
 80113c6:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80113ca:	d804      	bhi.n	80113d6 <tcp_parseopt+0x8a>
 80113cc:	89bb      	ldrh	r3, [r7, #12]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d001      	beq.n	80113d6 <tcp_parseopt+0x8a>
 80113d2:	89ba      	ldrh	r2, [r7, #12]
 80113d4:	e001      	b.n	80113da <tcp_parseopt+0x8e>
 80113d6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80113de:	e012      	b.n	8011406 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80113e0:	f7ff ff7e 	bl	80112e0 <tcp_get_next_optbyte>
 80113e4:	4603      	mov	r3, r0
 80113e6:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80113e8:	7afb      	ldrb	r3, [r7, #11]
 80113ea:	2b01      	cmp	r3, #1
 80113ec:	d916      	bls.n	801141c <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80113ee:	7afb      	ldrb	r3, [r7, #11]
 80113f0:	b29a      	uxth	r2, r3
 80113f2:	4b10      	ldr	r3, [pc, #64]	@ (8011434 <tcp_parseopt+0xe8>)
 80113f4:	881b      	ldrh	r3, [r3, #0]
 80113f6:	4413      	add	r3, r2
 80113f8:	b29b      	uxth	r3, r3
 80113fa:	3b02      	subs	r3, #2
 80113fc:	b29a      	uxth	r2, r3
 80113fe:	4b0d      	ldr	r3, [pc, #52]	@ (8011434 <tcp_parseopt+0xe8>)
 8011400:	801a      	strh	r2, [r3, #0]
 8011402:	e000      	b.n	8011406 <tcp_parseopt+0xba>
          break;
 8011404:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011406:	4b0b      	ldr	r3, [pc, #44]	@ (8011434 <tcp_parseopt+0xe8>)
 8011408:	881a      	ldrh	r2, [r3, #0]
 801140a:	4b09      	ldr	r3, [pc, #36]	@ (8011430 <tcp_parseopt+0xe4>)
 801140c:	881b      	ldrh	r3, [r3, #0]
 801140e:	429a      	cmp	r2, r3
 8011410:	d3b2      	bcc.n	8011378 <tcp_parseopt+0x2c>
 8011412:	e004      	b.n	801141e <tcp_parseopt+0xd2>
          return;
 8011414:	bf00      	nop
 8011416:	e002      	b.n	801141e <tcp_parseopt+0xd2>
            return;
 8011418:	bf00      	nop
 801141a:	e000      	b.n	801141e <tcp_parseopt+0xd2>
            return;
 801141c:	bf00      	nop
      }
    }
  }
}
 801141e:	3710      	adds	r7, #16
 8011420:	46bd      	mov	sp, r7
 8011422:	bd80      	pop	{r7, pc}
 8011424:	08019bb8 	.word	0x08019bb8
 8011428:	0801a01c 	.word	0x0801a01c
 801142c:	08019c04 	.word	0x08019c04
 8011430:	20011aa0 	.word	0x20011aa0
 8011434:	20011aa8 	.word	0x20011aa8

08011438 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011438:	b480      	push	{r7}
 801143a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801143c:	4b05      	ldr	r3, [pc, #20]	@ (8011454 <tcp_trigger_input_pcb_close+0x1c>)
 801143e:	781b      	ldrb	r3, [r3, #0]
 8011440:	f043 0310 	orr.w	r3, r3, #16
 8011444:	b2da      	uxtb	r2, r3
 8011446:	4b03      	ldr	r3, [pc, #12]	@ (8011454 <tcp_trigger_input_pcb_close+0x1c>)
 8011448:	701a      	strb	r2, [r3, #0]
}
 801144a:	bf00      	nop
 801144c:	46bd      	mov	sp, r7
 801144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011452:	4770      	bx	lr
 8011454:	20011ab9 	.word	0x20011ab9

08011458 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
 801145e:	60f8      	str	r0, [r7, #12]
 8011460:	60b9      	str	r1, [r7, #8]
 8011462:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d00a      	beq.n	8011480 <tcp_route+0x28>
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	7a1b      	ldrb	r3, [r3, #8]
 801146e:	2b00      	cmp	r3, #0
 8011470:	d006      	beq.n	8011480 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	7a1b      	ldrb	r3, [r3, #8]
 8011476:	4618      	mov	r0, r3
 8011478:	f7fb f872 	bl	800c560 <netif_get_by_index>
 801147c:	4603      	mov	r3, r0
 801147e:	e003      	b.n	8011488 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f003 fb03 	bl	8014a8c <ip4_route>
 8011486:	4603      	mov	r3, r0
  }
}
 8011488:	4618      	mov	r0, r3
 801148a:	3710      	adds	r7, #16
 801148c:	46bd      	mov	sp, r7
 801148e:	bd80      	pop	{r7, pc}

08011490 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011490:	b590      	push	{r4, r7, lr}
 8011492:	b087      	sub	sp, #28
 8011494:	af00      	add	r7, sp, #0
 8011496:	60f8      	str	r0, [r7, #12]
 8011498:	60b9      	str	r1, [r7, #8]
 801149a:	603b      	str	r3, [r7, #0]
 801149c:	4613      	mov	r3, r2
 801149e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d105      	bne.n	80114b2 <tcp_create_segment+0x22>
 80114a6:	4b43      	ldr	r3, [pc, #268]	@ (80115b4 <tcp_create_segment+0x124>)
 80114a8:	22a3      	movs	r2, #163	@ 0xa3
 80114aa:	4943      	ldr	r1, [pc, #268]	@ (80115b8 <tcp_create_segment+0x128>)
 80114ac:	4843      	ldr	r0, [pc, #268]	@ (80115bc <tcp_create_segment+0x12c>)
 80114ae:	f004 ff6b 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80114b2:	68bb      	ldr	r3, [r7, #8]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d105      	bne.n	80114c4 <tcp_create_segment+0x34>
 80114b8:	4b3e      	ldr	r3, [pc, #248]	@ (80115b4 <tcp_create_segment+0x124>)
 80114ba:	22a4      	movs	r2, #164	@ 0xa4
 80114bc:	4940      	ldr	r1, [pc, #256]	@ (80115c0 <tcp_create_segment+0x130>)
 80114be:	483f      	ldr	r0, [pc, #252]	@ (80115bc <tcp_create_segment+0x12c>)
 80114c0:	f004 ff62 	bl	8016388 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80114c4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80114c8:	009b      	lsls	r3, r3, #2
 80114ca:	b2db      	uxtb	r3, r3
 80114cc:	f003 0304 	and.w	r3, r3, #4
 80114d0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80114d2:	2003      	movs	r0, #3
 80114d4:	f7fa fcb8 	bl	800be48 <memp_malloc>
 80114d8:	6138      	str	r0, [r7, #16]
 80114da:	693b      	ldr	r3, [r7, #16]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d104      	bne.n	80114ea <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80114e0:	68b8      	ldr	r0, [r7, #8]
 80114e2:	f7fb fbcb 	bl	800cc7c <pbuf_free>
    return NULL;
 80114e6:	2300      	movs	r3, #0
 80114e8:	e060      	b.n	80115ac <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80114ea:	693b      	ldr	r3, [r7, #16]
 80114ec:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80114f0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	2200      	movs	r2, #0
 80114f6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	68ba      	ldr	r2, [r7, #8]
 80114fc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80114fe:	68bb      	ldr	r3, [r7, #8]
 8011500:	891a      	ldrh	r2, [r3, #8]
 8011502:	7dfb      	ldrb	r3, [r7, #23]
 8011504:	b29b      	uxth	r3, r3
 8011506:	429a      	cmp	r2, r3
 8011508:	d205      	bcs.n	8011516 <tcp_create_segment+0x86>
 801150a:	4b2a      	ldr	r3, [pc, #168]	@ (80115b4 <tcp_create_segment+0x124>)
 801150c:	22b0      	movs	r2, #176	@ 0xb0
 801150e:	492d      	ldr	r1, [pc, #180]	@ (80115c4 <tcp_create_segment+0x134>)
 8011510:	482a      	ldr	r0, [pc, #168]	@ (80115bc <tcp_create_segment+0x12c>)
 8011512:	f004 ff39 	bl	8016388 <iprintf>
  seg->len = p->tot_len - optlen;
 8011516:	68bb      	ldr	r3, [r7, #8]
 8011518:	891a      	ldrh	r2, [r3, #8]
 801151a:	7dfb      	ldrb	r3, [r7, #23]
 801151c:	b29b      	uxth	r3, r3
 801151e:	1ad3      	subs	r3, r2, r3
 8011520:	b29a      	uxth	r2, r3
 8011522:	693b      	ldr	r3, [r7, #16]
 8011524:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8011526:	2114      	movs	r1, #20
 8011528:	68b8      	ldr	r0, [r7, #8]
 801152a:	f7fb fb11 	bl	800cb50 <pbuf_add_header>
 801152e:	4603      	mov	r3, r0
 8011530:	2b00      	cmp	r3, #0
 8011532:	d004      	beq.n	801153e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011534:	6938      	ldr	r0, [r7, #16]
 8011536:	f7fc ffec 	bl	800e512 <tcp_seg_free>
    return NULL;
 801153a:	2300      	movs	r3, #0
 801153c:	e036      	b.n	80115ac <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801153e:	693b      	ldr	r3, [r7, #16]
 8011540:	685b      	ldr	r3, [r3, #4]
 8011542:	685a      	ldr	r2, [r3, #4]
 8011544:	693b      	ldr	r3, [r7, #16]
 8011546:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	8ada      	ldrh	r2, [r3, #22]
 801154c:	693b      	ldr	r3, [r7, #16]
 801154e:	68dc      	ldr	r4, [r3, #12]
 8011550:	4610      	mov	r0, r2
 8011552:	f7f9 ffa5 	bl	800b4a0 <lwip_htons>
 8011556:	4603      	mov	r3, r0
 8011558:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	8b1a      	ldrh	r2, [r3, #24]
 801155e:	693b      	ldr	r3, [r7, #16]
 8011560:	68dc      	ldr	r4, [r3, #12]
 8011562:	4610      	mov	r0, r2
 8011564:	f7f9 ff9c 	bl	800b4a0 <lwip_htons>
 8011568:	4603      	mov	r3, r0
 801156a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	68dc      	ldr	r4, [r3, #12]
 8011570:	6838      	ldr	r0, [r7, #0]
 8011572:	f7f9 ffab 	bl	800b4cc <lwip_htonl>
 8011576:	4603      	mov	r3, r0
 8011578:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801157a:	7dfb      	ldrb	r3, [r7, #23]
 801157c:	089b      	lsrs	r3, r3, #2
 801157e:	b2db      	uxtb	r3, r3
 8011580:	3305      	adds	r3, #5
 8011582:	b29b      	uxth	r3, r3
 8011584:	031b      	lsls	r3, r3, #12
 8011586:	b29a      	uxth	r2, r3
 8011588:	79fb      	ldrb	r3, [r7, #7]
 801158a:	b29b      	uxth	r3, r3
 801158c:	4313      	orrs	r3, r2
 801158e:	b29a      	uxth	r2, r3
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	68dc      	ldr	r4, [r3, #12]
 8011594:	4610      	mov	r0, r2
 8011596:	f7f9 ff83 	bl	800b4a0 <lwip_htons>
 801159a:	4603      	mov	r3, r0
 801159c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801159e:	693b      	ldr	r3, [r7, #16]
 80115a0:	68db      	ldr	r3, [r3, #12]
 80115a2:	2200      	movs	r2, #0
 80115a4:	749a      	strb	r2, [r3, #18]
 80115a6:	2200      	movs	r2, #0
 80115a8:	74da      	strb	r2, [r3, #19]
  return seg;
 80115aa:	693b      	ldr	r3, [r7, #16]
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	371c      	adds	r7, #28
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd90      	pop	{r4, r7, pc}
 80115b4:	0801a038 	.word	0x0801a038
 80115b8:	0801a06c 	.word	0x0801a06c
 80115bc:	0801a08c 	.word	0x0801a08c
 80115c0:	0801a0b4 	.word	0x0801a0b4
 80115c4:	0801a0d8 	.word	0x0801a0d8

080115c8 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b086      	sub	sp, #24
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	607b      	str	r3, [r7, #4]
 80115d0:	4603      	mov	r3, r0
 80115d2:	73fb      	strb	r3, [r7, #15]
 80115d4:	460b      	mov	r3, r1
 80115d6:	81bb      	strh	r3, [r7, #12]
 80115d8:	4613      	mov	r3, r2
 80115da:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80115dc:	89bb      	ldrh	r3, [r7, #12]
 80115de:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d105      	bne.n	80115f2 <tcp_pbuf_prealloc+0x2a>
 80115e6:	4b30      	ldr	r3, [pc, #192]	@ (80116a8 <tcp_pbuf_prealloc+0xe0>)
 80115e8:	22e8      	movs	r2, #232	@ 0xe8
 80115ea:	4930      	ldr	r1, [pc, #192]	@ (80116ac <tcp_pbuf_prealloc+0xe4>)
 80115ec:	4830      	ldr	r0, [pc, #192]	@ (80116b0 <tcp_pbuf_prealloc+0xe8>)
 80115ee:	f004 fecb 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80115f2:	6a3b      	ldr	r3, [r7, #32]
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d105      	bne.n	8011604 <tcp_pbuf_prealloc+0x3c>
 80115f8:	4b2b      	ldr	r3, [pc, #172]	@ (80116a8 <tcp_pbuf_prealloc+0xe0>)
 80115fa:	22e9      	movs	r2, #233	@ 0xe9
 80115fc:	492d      	ldr	r1, [pc, #180]	@ (80116b4 <tcp_pbuf_prealloc+0xec>)
 80115fe:	482c      	ldr	r0, [pc, #176]	@ (80116b0 <tcp_pbuf_prealloc+0xe8>)
 8011600:	f004 fec2 	bl	8016388 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8011604:	89ba      	ldrh	r2, [r7, #12]
 8011606:	897b      	ldrh	r3, [r7, #10]
 8011608:	429a      	cmp	r2, r3
 801160a:	d221      	bcs.n	8011650 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801160c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011610:	f003 0302 	and.w	r3, r3, #2
 8011614:	2b00      	cmp	r3, #0
 8011616:	d111      	bne.n	801163c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8011618:	6a3b      	ldr	r3, [r7, #32]
 801161a:	8b5b      	ldrh	r3, [r3, #26]
 801161c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8011620:	2b00      	cmp	r3, #0
 8011622:	d115      	bne.n	8011650 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8011624:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011628:	2b00      	cmp	r3, #0
 801162a:	d007      	beq.n	801163c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801162c:	6a3b      	ldr	r3, [r7, #32]
 801162e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8011630:	2b00      	cmp	r3, #0
 8011632:	d103      	bne.n	801163c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8011634:	6a3b      	ldr	r3, [r7, #32]
 8011636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8011638:	2b00      	cmp	r3, #0
 801163a:	d009      	beq.n	8011650 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801163c:	89bb      	ldrh	r3, [r7, #12]
 801163e:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8011642:	f023 0203 	bic.w	r2, r3, #3
 8011646:	897b      	ldrh	r3, [r7, #10]
 8011648:	4293      	cmp	r3, r2
 801164a:	bf28      	it	cs
 801164c:	4613      	movcs	r3, r2
 801164e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8011650:	8af9      	ldrh	r1, [r7, #22]
 8011652:	7bfb      	ldrb	r3, [r7, #15]
 8011654:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011658:	4618      	mov	r0, r3
 801165a:	f7fb f82b 	bl	800c6b4 <pbuf_alloc>
 801165e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011660:	693b      	ldr	r3, [r7, #16]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d101      	bne.n	801166a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8011666:	2300      	movs	r3, #0
 8011668:	e019      	b.n	801169e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801166a:	693b      	ldr	r3, [r7, #16]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d006      	beq.n	8011680 <tcp_pbuf_prealloc+0xb8>
 8011672:	4b0d      	ldr	r3, [pc, #52]	@ (80116a8 <tcp_pbuf_prealloc+0xe0>)
 8011674:	f240 120b 	movw	r2, #267	@ 0x10b
 8011678:	490f      	ldr	r1, [pc, #60]	@ (80116b8 <tcp_pbuf_prealloc+0xf0>)
 801167a:	480d      	ldr	r0, [pc, #52]	@ (80116b0 <tcp_pbuf_prealloc+0xe8>)
 801167c:	f004 fe84 	bl	8016388 <iprintf>
  *oversize = p->len - length;
 8011680:	693b      	ldr	r3, [r7, #16]
 8011682:	895a      	ldrh	r2, [r3, #10]
 8011684:	89bb      	ldrh	r3, [r7, #12]
 8011686:	1ad3      	subs	r3, r2, r3
 8011688:	b29a      	uxth	r2, r3
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801168e:	693b      	ldr	r3, [r7, #16]
 8011690:	89ba      	ldrh	r2, [r7, #12]
 8011692:	811a      	strh	r2, [r3, #8]
 8011694:	693b      	ldr	r3, [r7, #16]
 8011696:	891a      	ldrh	r2, [r3, #8]
 8011698:	693b      	ldr	r3, [r7, #16]
 801169a:	815a      	strh	r2, [r3, #10]
  return p;
 801169c:	693b      	ldr	r3, [r7, #16]
}
 801169e:	4618      	mov	r0, r3
 80116a0:	3718      	adds	r7, #24
 80116a2:	46bd      	mov	sp, r7
 80116a4:	bd80      	pop	{r7, pc}
 80116a6:	bf00      	nop
 80116a8:	0801a038 	.word	0x0801a038
 80116ac:	0801a0f0 	.word	0x0801a0f0
 80116b0:	0801a08c 	.word	0x0801a08c
 80116b4:	0801a114 	.word	0x0801a114
 80116b8:	0801a134 	.word	0x0801a134

080116bc <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b082      	sub	sp, #8
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	6078      	str	r0, [r7, #4]
 80116c4:	460b      	mov	r3, r1
 80116c6:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d106      	bne.n	80116dc <tcp_write_checks+0x20>
 80116ce:	4b33      	ldr	r3, [pc, #204]	@ (801179c <tcp_write_checks+0xe0>)
 80116d0:	f240 1233 	movw	r2, #307	@ 0x133
 80116d4:	4932      	ldr	r1, [pc, #200]	@ (80117a0 <tcp_write_checks+0xe4>)
 80116d6:	4833      	ldr	r0, [pc, #204]	@ (80117a4 <tcp_write_checks+0xe8>)
 80116d8:	f004 fe56 	bl	8016388 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	7d1b      	ldrb	r3, [r3, #20]
 80116e0:	2b04      	cmp	r3, #4
 80116e2:	d00e      	beq.n	8011702 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80116e8:	2b07      	cmp	r3, #7
 80116ea:	d00a      	beq.n	8011702 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80116f0:	2b02      	cmp	r3, #2
 80116f2:	d006      	beq.n	8011702 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80116f8:	2b03      	cmp	r3, #3
 80116fa:	d002      	beq.n	8011702 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80116fc:	f06f 030a 	mvn.w	r3, #10
 8011700:	e048      	b.n	8011794 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8011702:	887b      	ldrh	r3, [r7, #2]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d101      	bne.n	801170c <tcp_write_checks+0x50>
    return ERR_OK;
 8011708:	2300      	movs	r3, #0
 801170a:	e043      	b.n	8011794 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011712:	887a      	ldrh	r2, [r7, #2]
 8011714:	429a      	cmp	r2, r3
 8011716:	d909      	bls.n	801172c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	8b5b      	ldrh	r3, [r3, #26]
 801171c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011720:	b29a      	uxth	r2, r3
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011726:	f04f 33ff 	mov.w	r3, #4294967295
 801172a:	e033      	b.n	8011794 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011732:	2b08      	cmp	r3, #8
 8011734:	d909      	bls.n	801174a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	8b5b      	ldrh	r3, [r3, #26]
 801173a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801173e:	b29a      	uxth	r2, r3
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011744:	f04f 33ff 	mov.w	r3, #4294967295
 8011748:	e024      	b.n	8011794 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011750:	2b00      	cmp	r3, #0
 8011752:	d00f      	beq.n	8011774 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011758:	2b00      	cmp	r3, #0
 801175a:	d11a      	bne.n	8011792 <tcp_write_checks+0xd6>
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011760:	2b00      	cmp	r3, #0
 8011762:	d116      	bne.n	8011792 <tcp_write_checks+0xd6>
 8011764:	4b0d      	ldr	r3, [pc, #52]	@ (801179c <tcp_write_checks+0xe0>)
 8011766:	f240 1255 	movw	r2, #341	@ 0x155
 801176a:	490f      	ldr	r1, [pc, #60]	@ (80117a8 <tcp_write_checks+0xec>)
 801176c:	480d      	ldr	r0, [pc, #52]	@ (80117a4 <tcp_write_checks+0xe8>)
 801176e:	f004 fe0b 	bl	8016388 <iprintf>
 8011772:	e00e      	b.n	8011792 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011778:	2b00      	cmp	r3, #0
 801177a:	d103      	bne.n	8011784 <tcp_write_checks+0xc8>
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011780:	2b00      	cmp	r3, #0
 8011782:	d006      	beq.n	8011792 <tcp_write_checks+0xd6>
 8011784:	4b05      	ldr	r3, [pc, #20]	@ (801179c <tcp_write_checks+0xe0>)
 8011786:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 801178a:	4908      	ldr	r1, [pc, #32]	@ (80117ac <tcp_write_checks+0xf0>)
 801178c:	4805      	ldr	r0, [pc, #20]	@ (80117a4 <tcp_write_checks+0xe8>)
 801178e:	f004 fdfb 	bl	8016388 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8011792:	2300      	movs	r3, #0
}
 8011794:	4618      	mov	r0, r3
 8011796:	3708      	adds	r7, #8
 8011798:	46bd      	mov	sp, r7
 801179a:	bd80      	pop	{r7, pc}
 801179c:	0801a038 	.word	0x0801a038
 80117a0:	0801a148 	.word	0x0801a148
 80117a4:	0801a08c 	.word	0x0801a08c
 80117a8:	0801a168 	.word	0x0801a168
 80117ac:	0801a1a4 	.word	0x0801a1a4

080117b0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80117b0:	b590      	push	{r4, r7, lr}
 80117b2:	b09b      	sub	sp, #108	@ 0x6c
 80117b4:	af04      	add	r7, sp, #16
 80117b6:	60f8      	str	r0, [r7, #12]
 80117b8:	60b9      	str	r1, [r7, #8]
 80117ba:	4611      	mov	r1, r2
 80117bc:	461a      	mov	r2, r3
 80117be:	460b      	mov	r3, r1
 80117c0:	80fb      	strh	r3, [r7, #6]
 80117c2:	4613      	mov	r3, r2
 80117c4:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80117c6:	2300      	movs	r3, #0
 80117c8:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80117ca:	2300      	movs	r3, #0
 80117cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80117ce:	2300      	movs	r3, #0
 80117d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80117d2:	2300      	movs	r3, #0
 80117d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80117d6:	2300      	movs	r3, #0
 80117d8:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80117da:	2300      	movs	r3, #0
 80117dc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80117e0:	2300      	movs	r3, #0
 80117e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80117e6:	2300      	movs	r3, #0
 80117e8:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80117ea:	2300      	movs	r3, #0
 80117ec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80117ee:	2300      	movs	r3, #0
 80117f0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d109      	bne.n	801180c <tcp_write+0x5c>
 80117f8:	4ba4      	ldr	r3, [pc, #656]	@ (8011a8c <tcp_write+0x2dc>)
 80117fa:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80117fe:	49a4      	ldr	r1, [pc, #656]	@ (8011a90 <tcp_write+0x2e0>)
 8011800:	48a4      	ldr	r0, [pc, #656]	@ (8011a94 <tcp_write+0x2e4>)
 8011802:	f004 fdc1 	bl	8016388 <iprintf>
 8011806:	f06f 030f 	mvn.w	r3, #15
 801180a:	e32a      	b.n	8011e62 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011812:	085b      	lsrs	r3, r3, #1
 8011814:	b29a      	uxth	r2, r3
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801181a:	4293      	cmp	r3, r2
 801181c:	bf28      	it	cs
 801181e:	4613      	movcs	r3, r2
 8011820:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8011822:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011824:	2b00      	cmp	r3, #0
 8011826:	d102      	bne.n	801182e <tcp_write+0x7e>
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801182c:	e000      	b.n	8011830 <tcp_write+0x80>
 801182e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011830:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8011832:	68bb      	ldr	r3, [r7, #8]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d109      	bne.n	801184c <tcp_write+0x9c>
 8011838:	4b94      	ldr	r3, [pc, #592]	@ (8011a8c <tcp_write+0x2dc>)
 801183a:	f240 12ad 	movw	r2, #429	@ 0x1ad
 801183e:	4996      	ldr	r1, [pc, #600]	@ (8011a98 <tcp_write+0x2e8>)
 8011840:	4894      	ldr	r0, [pc, #592]	@ (8011a94 <tcp_write+0x2e4>)
 8011842:	f004 fda1 	bl	8016388 <iprintf>
 8011846:	f06f 030f 	mvn.w	r3, #15
 801184a:	e30a      	b.n	8011e62 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801184c:	88fb      	ldrh	r3, [r7, #6]
 801184e:	4619      	mov	r1, r3
 8011850:	68f8      	ldr	r0, [r7, #12]
 8011852:	f7ff ff33 	bl	80116bc <tcp_write_checks>
 8011856:	4603      	mov	r3, r0
 8011858:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 801185c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8011860:	2b00      	cmp	r3, #0
 8011862:	d002      	beq.n	801186a <tcp_write+0xba>
    return err;
 8011864:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8011868:	e2fb      	b.n	8011e62 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011870:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011874:	2300      	movs	r3, #0
 8011876:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801187e:	2b00      	cmp	r3, #0
 8011880:	f000 80f6 	beq.w	8011a70 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011888:	653b      	str	r3, [r7, #80]	@ 0x50
 801188a:	e002      	b.n	8011892 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801188c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d1f8      	bne.n	801188c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801189a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801189c:	7a9b      	ldrb	r3, [r3, #10]
 801189e:	009b      	lsls	r3, r3, #2
 80118a0:	b29b      	uxth	r3, r3
 80118a2:	f003 0304 	and.w	r3, r3, #4
 80118a6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80118a8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80118aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118ac:	891b      	ldrh	r3, [r3, #8]
 80118ae:	4619      	mov	r1, r3
 80118b0:	8c3b      	ldrh	r3, [r7, #32]
 80118b2:	440b      	add	r3, r1
 80118b4:	429a      	cmp	r2, r3
 80118b6:	da06      	bge.n	80118c6 <tcp_write+0x116>
 80118b8:	4b74      	ldr	r3, [pc, #464]	@ (8011a8c <tcp_write+0x2dc>)
 80118ba:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80118be:	4977      	ldr	r1, [pc, #476]	@ (8011a9c <tcp_write+0x2ec>)
 80118c0:	4874      	ldr	r0, [pc, #464]	@ (8011a94 <tcp_write+0x2e4>)
 80118c2:	f004 fd61 	bl	8016388 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80118c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118c8:	891a      	ldrh	r2, [r3, #8]
 80118ca:	8c3b      	ldrh	r3, [r7, #32]
 80118cc:	4413      	add	r3, r2
 80118ce:	b29b      	uxth	r3, r3
 80118d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80118d2:	1ad3      	subs	r3, r2, r3
 80118d4:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80118dc:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80118de:	8a7b      	ldrh	r3, [r7, #18]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d026      	beq.n	8011932 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80118e4:	8a7b      	ldrh	r3, [r7, #18]
 80118e6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80118e8:	429a      	cmp	r2, r3
 80118ea:	d206      	bcs.n	80118fa <tcp_write+0x14a>
 80118ec:	4b67      	ldr	r3, [pc, #412]	@ (8011a8c <tcp_write+0x2dc>)
 80118ee:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80118f2:	496b      	ldr	r1, [pc, #428]	@ (8011aa0 <tcp_write+0x2f0>)
 80118f4:	4867      	ldr	r0, [pc, #412]	@ (8011a94 <tcp_write+0x2e4>)
 80118f6:	f004 fd47 	bl	8016388 <iprintf>
      seg = last_unsent;
 80118fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80118fe:	8a7b      	ldrh	r3, [r7, #18]
 8011900:	88fa      	ldrh	r2, [r7, #6]
 8011902:	4293      	cmp	r3, r2
 8011904:	bf28      	it	cs
 8011906:	4613      	movcs	r3, r2
 8011908:	b29b      	uxth	r3, r3
 801190a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801190c:	4293      	cmp	r3, r2
 801190e:	bf28      	it	cs
 8011910:	4613      	movcs	r3, r2
 8011912:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8011914:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011918:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801191a:	4413      	add	r3, r2
 801191c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8011920:	8a7a      	ldrh	r2, [r7, #18]
 8011922:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011924:	1ad3      	subs	r3, r2, r3
 8011926:	b29b      	uxth	r3, r3
 8011928:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801192a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801192c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801192e:	1ad3      	subs	r3, r2, r3
 8011930:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8011932:	8a7b      	ldrh	r3, [r7, #18]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d00b      	beq.n	8011950 <tcp_write+0x1a0>
 8011938:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801193c:	88fb      	ldrh	r3, [r7, #6]
 801193e:	429a      	cmp	r2, r3
 8011940:	d006      	beq.n	8011950 <tcp_write+0x1a0>
 8011942:	4b52      	ldr	r3, [pc, #328]	@ (8011a8c <tcp_write+0x2dc>)
 8011944:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011948:	4956      	ldr	r1, [pc, #344]	@ (8011aa4 <tcp_write+0x2f4>)
 801194a:	4852      	ldr	r0, [pc, #328]	@ (8011a94 <tcp_write+0x2e4>)
 801194c:	f004 fd1c 	bl	8016388 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8011950:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011954:	88fb      	ldrh	r3, [r7, #6]
 8011956:	429a      	cmp	r2, r3
 8011958:	f080 8167 	bcs.w	8011c2a <tcp_write+0x47a>
 801195c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801195e:	2b00      	cmp	r3, #0
 8011960:	f000 8163 	beq.w	8011c2a <tcp_write+0x47a>
 8011964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011966:	891b      	ldrh	r3, [r3, #8]
 8011968:	2b00      	cmp	r3, #0
 801196a:	f000 815e 	beq.w	8011c2a <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801196e:	88fa      	ldrh	r2, [r7, #6]
 8011970:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011974:	1ad2      	subs	r2, r2, r3
 8011976:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011978:	4293      	cmp	r3, r2
 801197a:	bfa8      	it	ge
 801197c:	4613      	movge	r3, r2
 801197e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8011980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011982:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011984:	797b      	ldrb	r3, [r7, #5]
 8011986:	f003 0301 	and.w	r3, r3, #1
 801198a:	2b00      	cmp	r3, #0
 801198c:	d027      	beq.n	80119de <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801198e:	f107 0012 	add.w	r0, r7, #18
 8011992:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011994:	8bf9      	ldrh	r1, [r7, #30]
 8011996:	2301      	movs	r3, #1
 8011998:	9302      	str	r3, [sp, #8]
 801199a:	797b      	ldrb	r3, [r7, #5]
 801199c:	9301      	str	r3, [sp, #4]
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	9300      	str	r3, [sp, #0]
 80119a2:	4603      	mov	r3, r0
 80119a4:	2000      	movs	r0, #0
 80119a6:	f7ff fe0f 	bl	80115c8 <tcp_pbuf_prealloc>
 80119aa:	6578      	str	r0, [r7, #84]	@ 0x54
 80119ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	f000 8225 	beq.w	8011dfe <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80119b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80119b6:	6858      	ldr	r0, [r3, #4]
 80119b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80119bc:	68ba      	ldr	r2, [r7, #8]
 80119be:	4413      	add	r3, r2
 80119c0:	8bfa      	ldrh	r2, [r7, #30]
 80119c2:	4619      	mov	r1, r3
 80119c4:	f004 ff49 	bl	801685a <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80119c8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80119ca:	f7fb f9e5 	bl	800cd98 <pbuf_clen>
 80119ce:	4603      	mov	r3, r0
 80119d0:	461a      	mov	r2, r3
 80119d2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80119d6:	4413      	add	r3, r2
 80119d8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80119dc:	e041      	b.n	8011a62 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80119de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80119e0:	685b      	ldr	r3, [r3, #4]
 80119e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80119e4:	e002      	b.n	80119ec <tcp_write+0x23c>
 80119e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80119ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d1f8      	bne.n	80119e6 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80119f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119f6:	7b1b      	ldrb	r3, [r3, #12]
 80119f8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d115      	bne.n	8011a2c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8011a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a02:	685b      	ldr	r3, [r3, #4]
 8011a04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011a06:	8952      	ldrh	r2, [r2, #10]
 8011a08:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8011a0a:	68ba      	ldr	r2, [r7, #8]
 8011a0c:	429a      	cmp	r2, r3
 8011a0e:	d10d      	bne.n	8011a2c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8011a10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d006      	beq.n	8011a26 <tcp_write+0x276>
 8011a18:	4b1c      	ldr	r3, [pc, #112]	@ (8011a8c <tcp_write+0x2dc>)
 8011a1a:	f240 2231 	movw	r2, #561	@ 0x231
 8011a1e:	4922      	ldr	r1, [pc, #136]	@ (8011aa8 <tcp_write+0x2f8>)
 8011a20:	481c      	ldr	r0, [pc, #112]	@ (8011a94 <tcp_write+0x2e4>)
 8011a22:	f004 fcb1 	bl	8016388 <iprintf>
          extendlen = seglen;
 8011a26:	8bfb      	ldrh	r3, [r7, #30]
 8011a28:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8011a2a:	e01a      	b.n	8011a62 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8011a2c:	8bfb      	ldrh	r3, [r7, #30]
 8011a2e:	2201      	movs	r2, #1
 8011a30:	4619      	mov	r1, r3
 8011a32:	2000      	movs	r0, #0
 8011a34:	f7fa fe3e 	bl	800c6b4 <pbuf_alloc>
 8011a38:	6578      	str	r0, [r7, #84]	@ 0x54
 8011a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	f000 81e0 	beq.w	8011e02 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8011a42:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011a46:	68ba      	ldr	r2, [r7, #8]
 8011a48:	441a      	add	r2, r3
 8011a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a4c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8011a4e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011a50:	f7fb f9a2 	bl	800cd98 <pbuf_clen>
 8011a54:	4603      	mov	r3, r0
 8011a56:	461a      	mov	r2, r3
 8011a58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011a5c:	4413      	add	r3, r2
 8011a5e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8011a62:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011a66:	8bfb      	ldrh	r3, [r7, #30]
 8011a68:	4413      	add	r3, r2
 8011a6a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8011a6e:	e0dc      	b.n	8011c2a <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	f000 80d7 	beq.w	8011c2a <tcp_write+0x47a>
 8011a7c:	4b03      	ldr	r3, [pc, #12]	@ (8011a8c <tcp_write+0x2dc>)
 8011a7e:	f240 224a 	movw	r2, #586	@ 0x24a
 8011a82:	490a      	ldr	r1, [pc, #40]	@ (8011aac <tcp_write+0x2fc>)
 8011a84:	4803      	ldr	r0, [pc, #12]	@ (8011a94 <tcp_write+0x2e4>)
 8011a86:	f004 fc7f 	bl	8016388 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8011a8a:	e0ce      	b.n	8011c2a <tcp_write+0x47a>
 8011a8c:	0801a038 	.word	0x0801a038
 8011a90:	0801a1d8 	.word	0x0801a1d8
 8011a94:	0801a08c 	.word	0x0801a08c
 8011a98:	0801a1f0 	.word	0x0801a1f0
 8011a9c:	0801a224 	.word	0x0801a224
 8011aa0:	0801a23c 	.word	0x0801a23c
 8011aa4:	0801a25c 	.word	0x0801a25c
 8011aa8:	0801a27c 	.word	0x0801a27c
 8011aac:	0801a2a8 	.word	0x0801a2a8
    struct pbuf *p;
    u16_t left = len - pos;
 8011ab0:	88fa      	ldrh	r2, [r7, #6]
 8011ab2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011ab6:	1ad3      	subs	r3, r2, r3
 8011ab8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8011aba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011abe:	b29b      	uxth	r3, r3
 8011ac0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011ac2:	1ad3      	subs	r3, r2, r3
 8011ac4:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8011ac6:	8b7a      	ldrh	r2, [r7, #26]
 8011ac8:	8bbb      	ldrh	r3, [r7, #28]
 8011aca:	4293      	cmp	r3, r2
 8011acc:	bf28      	it	cs
 8011ace:	4613      	movcs	r3, r2
 8011ad0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011ad2:	797b      	ldrb	r3, [r7, #5]
 8011ad4:	f003 0301 	and.w	r3, r3, #1
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d036      	beq.n	8011b4a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8011adc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011ae0:	b29a      	uxth	r2, r3
 8011ae2:	8b3b      	ldrh	r3, [r7, #24]
 8011ae4:	4413      	add	r3, r2
 8011ae6:	b299      	uxth	r1, r3
 8011ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	bf0c      	ite	eq
 8011aee:	2301      	moveq	r3, #1
 8011af0:	2300      	movne	r3, #0
 8011af2:	b2db      	uxtb	r3, r3
 8011af4:	f107 0012 	add.w	r0, r7, #18
 8011af8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011afa:	9302      	str	r3, [sp, #8]
 8011afc:	797b      	ldrb	r3, [r7, #5]
 8011afe:	9301      	str	r3, [sp, #4]
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	9300      	str	r3, [sp, #0]
 8011b04:	4603      	mov	r3, r0
 8011b06:	2036      	movs	r0, #54	@ 0x36
 8011b08:	f7ff fd5e 	bl	80115c8 <tcp_pbuf_prealloc>
 8011b0c:	6338      	str	r0, [r7, #48]	@ 0x30
 8011b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	f000 8178 	beq.w	8011e06 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8011b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b18:	895b      	ldrh	r3, [r3, #10]
 8011b1a:	8b3a      	ldrh	r2, [r7, #24]
 8011b1c:	429a      	cmp	r2, r3
 8011b1e:	d906      	bls.n	8011b2e <tcp_write+0x37e>
 8011b20:	4b8c      	ldr	r3, [pc, #560]	@ (8011d54 <tcp_write+0x5a4>)
 8011b22:	f240 2266 	movw	r2, #614	@ 0x266
 8011b26:	498c      	ldr	r1, [pc, #560]	@ (8011d58 <tcp_write+0x5a8>)
 8011b28:	488c      	ldr	r0, [pc, #560]	@ (8011d5c <tcp_write+0x5ac>)
 8011b2a:	f004 fc2d 	bl	8016388 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8011b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b30:	685a      	ldr	r2, [r3, #4]
 8011b32:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011b36:	18d0      	adds	r0, r2, r3
 8011b38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011b3c:	68ba      	ldr	r2, [r7, #8]
 8011b3e:	4413      	add	r3, r2
 8011b40:	8b3a      	ldrh	r2, [r7, #24]
 8011b42:	4619      	mov	r1, r3
 8011b44:	f004 fe89 	bl	801685a <memcpy>
 8011b48:	e02f      	b.n	8011baa <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8011b4a:	8a7b      	ldrh	r3, [r7, #18]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d006      	beq.n	8011b5e <tcp_write+0x3ae>
 8011b50:	4b80      	ldr	r3, [pc, #512]	@ (8011d54 <tcp_write+0x5a4>)
 8011b52:	f240 2271 	movw	r2, #625	@ 0x271
 8011b56:	4982      	ldr	r1, [pc, #520]	@ (8011d60 <tcp_write+0x5b0>)
 8011b58:	4880      	ldr	r0, [pc, #512]	@ (8011d5c <tcp_write+0x5ac>)
 8011b5a:	f004 fc15 	bl	8016388 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8011b5e:	8b3b      	ldrh	r3, [r7, #24]
 8011b60:	2201      	movs	r2, #1
 8011b62:	4619      	mov	r1, r3
 8011b64:	2036      	movs	r0, #54	@ 0x36
 8011b66:	f7fa fda5 	bl	800c6b4 <pbuf_alloc>
 8011b6a:	6178      	str	r0, [r7, #20]
 8011b6c:	697b      	ldr	r3, [r7, #20]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	f000 814b 	beq.w	8011e0a <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8011b74:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011b78:	68ba      	ldr	r2, [r7, #8]
 8011b7a:	441a      	add	r2, r3
 8011b7c:	697b      	ldr	r3, [r7, #20]
 8011b7e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011b80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011b84:	b29b      	uxth	r3, r3
 8011b86:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011b8a:	4619      	mov	r1, r3
 8011b8c:	2036      	movs	r0, #54	@ 0x36
 8011b8e:	f7fa fd91 	bl	800c6b4 <pbuf_alloc>
 8011b92:	6338      	str	r0, [r7, #48]	@ 0x30
 8011b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d103      	bne.n	8011ba2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8011b9a:	6978      	ldr	r0, [r7, #20]
 8011b9c:	f7fb f86e 	bl	800cc7c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8011ba0:	e136      	b.n	8011e10 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8011ba2:	6979      	ldr	r1, [r7, #20]
 8011ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ba6:	f7fb f937 	bl	800ce18 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8011baa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011bac:	f7fb f8f4 	bl	800cd98 <pbuf_clen>
 8011bb0:	4603      	mov	r3, r0
 8011bb2:	461a      	mov	r2, r3
 8011bb4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011bb8:	4413      	add	r3, r2
 8011bba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8011bbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011bc2:	2b09      	cmp	r3, #9
 8011bc4:	d903      	bls.n	8011bce <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8011bc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011bc8:	f7fb f858 	bl	800cc7c <pbuf_free>
      goto memerr;
 8011bcc:	e120      	b.n	8011e10 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011bd2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011bd6:	441a      	add	r2, r3
 8011bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bdc:	9300      	str	r3, [sp, #0]
 8011bde:	4613      	mov	r3, r2
 8011be0:	2200      	movs	r2, #0
 8011be2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011be4:	68f8      	ldr	r0, [r7, #12]
 8011be6:	f7ff fc53 	bl	8011490 <tcp_create_segment>
 8011bea:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8011bec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	f000 810d 	beq.w	8011e0e <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8011bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d102      	bne.n	8011c00 <tcp_write+0x450>
      queue = seg;
 8011bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011bfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8011bfe:	e00c      	b.n	8011c1a <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8011c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d106      	bne.n	8011c14 <tcp_write+0x464>
 8011c06:	4b53      	ldr	r3, [pc, #332]	@ (8011d54 <tcp_write+0x5a4>)
 8011c08:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8011c0c:	4955      	ldr	r1, [pc, #340]	@ (8011d64 <tcp_write+0x5b4>)
 8011c0e:	4853      	ldr	r0, [pc, #332]	@ (8011d5c <tcp_write+0x5ac>)
 8011c10:	f004 fbba 	bl	8016388 <iprintf>
      prev_seg->next = seg;
 8011c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011c18:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8011c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c1c:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8011c1e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011c22:	8b3b      	ldrh	r3, [r7, #24]
 8011c24:	4413      	add	r3, r2
 8011c26:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8011c2a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011c2e:	88fb      	ldrh	r3, [r7, #6]
 8011c30:	429a      	cmp	r2, r3
 8011c32:	f4ff af3d 	bcc.w	8011ab0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8011c36:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d02c      	beq.n	8011c96 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8011c3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c3e:	685b      	ldr	r3, [r3, #4]
 8011c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c42:	e01e      	b.n	8011c82 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8011c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c46:	891a      	ldrh	r2, [r3, #8]
 8011c48:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011c4a:	4413      	add	r3, r2
 8011c4c:	b29a      	uxth	r2, r3
 8011c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c50:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8011c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d110      	bne.n	8011c7c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8011c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c5c:	685b      	ldr	r3, [r3, #4]
 8011c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c60:	8952      	ldrh	r2, [r2, #10]
 8011c62:	4413      	add	r3, r2
 8011c64:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8011c66:	68b9      	ldr	r1, [r7, #8]
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f004 fdf6 	bl	801685a <memcpy>
        p->len += oversize_used;
 8011c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c70:	895a      	ldrh	r2, [r3, #10]
 8011c72:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011c74:	4413      	add	r3, r2
 8011c76:	b29a      	uxth	r2, r3
 8011c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c7a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8011c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d1dd      	bne.n	8011c44 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8011c88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c8a:	891a      	ldrh	r2, [r3, #8]
 8011c8c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011c8e:	4413      	add	r3, r2
 8011c90:	b29a      	uxth	r2, r3
 8011c92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c94:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8011c96:	8a7a      	ldrh	r2, [r7, #18]
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8011c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d018      	beq.n	8011cd6 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8011ca4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d106      	bne.n	8011cb8 <tcp_write+0x508>
 8011caa:	4b2a      	ldr	r3, [pc, #168]	@ (8011d54 <tcp_write+0x5a4>)
 8011cac:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8011cb0:	492d      	ldr	r1, [pc, #180]	@ (8011d68 <tcp_write+0x5b8>)
 8011cb2:	482a      	ldr	r0, [pc, #168]	@ (8011d5c <tcp_write+0x5ac>)
 8011cb4:	f004 fb68 	bl	8016388 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8011cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cba:	685b      	ldr	r3, [r3, #4]
 8011cbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	f7fb f8aa 	bl	800ce18 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8011cc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cc6:	891a      	ldrh	r2, [r3, #8]
 8011cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011cca:	891b      	ldrh	r3, [r3, #8]
 8011ccc:	4413      	add	r3, r2
 8011cce:	b29a      	uxth	r2, r3
 8011cd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cd2:	811a      	strh	r2, [r3, #8]
 8011cd4:	e037      	b.n	8011d46 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8011cd6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d034      	beq.n	8011d46 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8011cdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d003      	beq.n	8011cea <tcp_write+0x53a>
 8011ce2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ce4:	685b      	ldr	r3, [r3, #4]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d106      	bne.n	8011cf8 <tcp_write+0x548>
 8011cea:	4b1a      	ldr	r3, [pc, #104]	@ (8011d54 <tcp_write+0x5a4>)
 8011cec:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8011cf0:	491e      	ldr	r1, [pc, #120]	@ (8011d6c <tcp_write+0x5bc>)
 8011cf2:	481a      	ldr	r0, [pc, #104]	@ (8011d5c <tcp_write+0x5ac>)
 8011cf4:	f004 fb48 	bl	8016388 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8011cf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cfa:	685b      	ldr	r3, [r3, #4]
 8011cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011cfe:	e009      	b.n	8011d14 <tcp_write+0x564>
      p->tot_len += extendlen;
 8011d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d02:	891a      	ldrh	r2, [r3, #8]
 8011d04:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d06:	4413      	add	r3, r2
 8011d08:	b29a      	uxth	r2, r3
 8011d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d0c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8011d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d1f1      	bne.n	8011d00 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8011d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d1e:	891a      	ldrh	r2, [r3, #8]
 8011d20:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d22:	4413      	add	r3, r2
 8011d24:	b29a      	uxth	r2, r3
 8011d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d28:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8011d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d2c:	895a      	ldrh	r2, [r3, #10]
 8011d2e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d30:	4413      	add	r3, r2
 8011d32:	b29a      	uxth	r2, r3
 8011d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d36:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8011d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d3a:	891a      	ldrh	r2, [r3, #8]
 8011d3c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d3e:	4413      	add	r3, r2
 8011d40:	b29a      	uxth	r2, r3
 8011d42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d44:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8011d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d111      	bne.n	8011d70 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011d50:	66da      	str	r2, [r3, #108]	@ 0x6c
 8011d52:	e010      	b.n	8011d76 <tcp_write+0x5c6>
 8011d54:	0801a038 	.word	0x0801a038
 8011d58:	0801a2d8 	.word	0x0801a2d8
 8011d5c:	0801a08c 	.word	0x0801a08c
 8011d60:	0801a318 	.word	0x0801a318
 8011d64:	0801a328 	.word	0x0801a328
 8011d68:	0801a33c 	.word	0x0801a33c
 8011d6c:	0801a374 	.word	0x0801a374
  } else {
    last_unsent->next = queue;
 8011d70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011d74:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011d7a:	88fb      	ldrh	r3, [r7, #6]
 8011d7c:	441a      	add	r2, r3
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8011d88:	88fb      	ldrh	r3, [r7, #6]
 8011d8a:	1ad3      	subs	r3, r2, r3
 8011d8c:	b29a      	uxth	r2, r3
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8011d9a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d00e      	beq.n	8011dc6 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d10a      	bne.n	8011dc6 <tcp_write+0x616>
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d106      	bne.n	8011dc6 <tcp_write+0x616>
 8011db8:	4b2c      	ldr	r3, [pc, #176]	@ (8011e6c <tcp_write+0x6bc>)
 8011dba:	f240 3212 	movw	r2, #786	@ 0x312
 8011dbe:	492c      	ldr	r1, [pc, #176]	@ (8011e70 <tcp_write+0x6c0>)
 8011dc0:	482c      	ldr	r0, [pc, #176]	@ (8011e74 <tcp_write+0x6c4>)
 8011dc2:	f004 fae1 	bl	8016388 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8011dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d016      	beq.n	8011dfa <tcp_write+0x64a>
 8011dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011dce:	68db      	ldr	r3, [r3, #12]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d012      	beq.n	8011dfa <tcp_write+0x64a>
 8011dd4:	797b      	ldrb	r3, [r7, #5]
 8011dd6:	f003 0302 	and.w	r3, r3, #2
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d10d      	bne.n	8011dfa <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8011dde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011de0:	68db      	ldr	r3, [r3, #12]
 8011de2:	899b      	ldrh	r3, [r3, #12]
 8011de4:	b29c      	uxth	r4, r3
 8011de6:	2008      	movs	r0, #8
 8011de8:	f7f9 fb5a 	bl	800b4a0 <lwip_htons>
 8011dec:	4603      	mov	r3, r0
 8011dee:	461a      	mov	r2, r3
 8011df0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011df2:	68db      	ldr	r3, [r3, #12]
 8011df4:	4322      	orrs	r2, r4
 8011df6:	b292      	uxth	r2, r2
 8011df8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	e031      	b.n	8011e62 <tcp_write+0x6b2>
          goto memerr;
 8011dfe:	bf00      	nop
 8011e00:	e006      	b.n	8011e10 <tcp_write+0x660>
            goto memerr;
 8011e02:	bf00      	nop
 8011e04:	e004      	b.n	8011e10 <tcp_write+0x660>
        goto memerr;
 8011e06:	bf00      	nop
 8011e08:	e002      	b.n	8011e10 <tcp_write+0x660>
        goto memerr;
 8011e0a:	bf00      	nop
 8011e0c:	e000      	b.n	8011e10 <tcp_write+0x660>
      goto memerr;
 8011e0e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	8b5b      	ldrh	r3, [r3, #26]
 8011e14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e18:	b29a      	uxth	r2, r3
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8011e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d002      	beq.n	8011e2a <tcp_write+0x67a>
    pbuf_free(concat_p);
 8011e24:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011e26:	f7fa ff29 	bl	800cc7c <pbuf_free>
  }
  if (queue != NULL) {
 8011e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d002      	beq.n	8011e36 <tcp_write+0x686>
    tcp_segs_free(queue);
 8011e30:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8011e32:	f7fc fb59 	bl	800e4e8 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d00e      	beq.n	8011e5e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d10a      	bne.n	8011e5e <tcp_write+0x6ae>
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d106      	bne.n	8011e5e <tcp_write+0x6ae>
 8011e50:	4b06      	ldr	r3, [pc, #24]	@ (8011e6c <tcp_write+0x6bc>)
 8011e52:	f240 3227 	movw	r2, #807	@ 0x327
 8011e56:	4906      	ldr	r1, [pc, #24]	@ (8011e70 <tcp_write+0x6c0>)
 8011e58:	4806      	ldr	r0, [pc, #24]	@ (8011e74 <tcp_write+0x6c4>)
 8011e5a:	f004 fa95 	bl	8016388 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8011e5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011e62:	4618      	mov	r0, r3
 8011e64:	375c      	adds	r7, #92	@ 0x5c
 8011e66:	46bd      	mov	sp, r7
 8011e68:	bd90      	pop	{r4, r7, pc}
 8011e6a:	bf00      	nop
 8011e6c:	0801a038 	.word	0x0801a038
 8011e70:	0801a3ac 	.word	0x0801a3ac
 8011e74:	0801a08c 	.word	0x0801a08c

08011e78 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011e78:	b590      	push	{r4, r7, lr}
 8011e7a:	b08b      	sub	sp, #44	@ 0x2c
 8011e7c:	af02      	add	r7, sp, #8
 8011e7e:	6078      	str	r0, [r7, #4]
 8011e80:	460b      	mov	r3, r1
 8011e82:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011e84:	2300      	movs	r3, #0
 8011e86:	61fb      	str	r3, [r7, #28]
 8011e88:	2300      	movs	r3, #0
 8011e8a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d106      	bne.n	8011ea4 <tcp_split_unsent_seg+0x2c>
 8011e96:	4b95      	ldr	r3, [pc, #596]	@ (80120ec <tcp_split_unsent_seg+0x274>)
 8011e98:	f240 324b 	movw	r2, #843	@ 0x34b
 8011e9c:	4994      	ldr	r1, [pc, #592]	@ (80120f0 <tcp_split_unsent_seg+0x278>)
 8011e9e:	4895      	ldr	r0, [pc, #596]	@ (80120f4 <tcp_split_unsent_seg+0x27c>)
 8011ea0:	f004 fa72 	bl	8016388 <iprintf>

  useg = pcb->unsent;
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ea8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011eaa:	697b      	ldr	r3, [r7, #20]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d102      	bne.n	8011eb6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8011eb4:	e116      	b.n	80120e4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011eb6:	887b      	ldrh	r3, [r7, #2]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d109      	bne.n	8011ed0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011ebc:	4b8b      	ldr	r3, [pc, #556]	@ (80120ec <tcp_split_unsent_seg+0x274>)
 8011ebe:	f240 3253 	movw	r2, #851	@ 0x353
 8011ec2:	498d      	ldr	r1, [pc, #564]	@ (80120f8 <tcp_split_unsent_seg+0x280>)
 8011ec4:	488b      	ldr	r0, [pc, #556]	@ (80120f4 <tcp_split_unsent_seg+0x27c>)
 8011ec6:	f004 fa5f 	bl	8016388 <iprintf>
    return ERR_VAL;
 8011eca:	f06f 0305 	mvn.w	r3, #5
 8011ece:	e109      	b.n	80120e4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011ed0:	697b      	ldr	r3, [r7, #20]
 8011ed2:	891b      	ldrh	r3, [r3, #8]
 8011ed4:	887a      	ldrh	r2, [r7, #2]
 8011ed6:	429a      	cmp	r2, r3
 8011ed8:	d301      	bcc.n	8011ede <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011eda:	2300      	movs	r3, #0
 8011edc:	e102      	b.n	80120e4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011ee2:	887a      	ldrh	r2, [r7, #2]
 8011ee4:	429a      	cmp	r2, r3
 8011ee6:	d906      	bls.n	8011ef6 <tcp_split_unsent_seg+0x7e>
 8011ee8:	4b80      	ldr	r3, [pc, #512]	@ (80120ec <tcp_split_unsent_seg+0x274>)
 8011eea:	f240 325b 	movw	r2, #859	@ 0x35b
 8011eee:	4983      	ldr	r1, [pc, #524]	@ (80120fc <tcp_split_unsent_seg+0x284>)
 8011ef0:	4880      	ldr	r0, [pc, #512]	@ (80120f4 <tcp_split_unsent_seg+0x27c>)
 8011ef2:	f004 fa49 	bl	8016388 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011ef6:	697b      	ldr	r3, [r7, #20]
 8011ef8:	891b      	ldrh	r3, [r3, #8]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d106      	bne.n	8011f0c <tcp_split_unsent_seg+0x94>
 8011efe:	4b7b      	ldr	r3, [pc, #492]	@ (80120ec <tcp_split_unsent_seg+0x274>)
 8011f00:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8011f04:	497e      	ldr	r1, [pc, #504]	@ (8012100 <tcp_split_unsent_seg+0x288>)
 8011f06:	487b      	ldr	r0, [pc, #492]	@ (80120f4 <tcp_split_unsent_seg+0x27c>)
 8011f08:	f004 fa3e 	bl	8016388 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011f0c:	697b      	ldr	r3, [r7, #20]
 8011f0e:	7a9b      	ldrb	r3, [r3, #10]
 8011f10:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011f12:	7bfb      	ldrb	r3, [r7, #15]
 8011f14:	009b      	lsls	r3, r3, #2
 8011f16:	b2db      	uxtb	r3, r3
 8011f18:	f003 0304 	and.w	r3, r3, #4
 8011f1c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011f1e:	697b      	ldr	r3, [r7, #20]
 8011f20:	891a      	ldrh	r2, [r3, #8]
 8011f22:	887b      	ldrh	r3, [r7, #2]
 8011f24:	1ad3      	subs	r3, r2, r3
 8011f26:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011f28:	7bbb      	ldrb	r3, [r7, #14]
 8011f2a:	b29a      	uxth	r2, r3
 8011f2c:	89bb      	ldrh	r3, [r7, #12]
 8011f2e:	4413      	add	r3, r2
 8011f30:	b29b      	uxth	r3, r3
 8011f32:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011f36:	4619      	mov	r1, r3
 8011f38:	2036      	movs	r0, #54	@ 0x36
 8011f3a:	f7fa fbbb 	bl	800c6b4 <pbuf_alloc>
 8011f3e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011f40:	693b      	ldr	r3, [r7, #16]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	f000 80b7 	beq.w	80120b6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011f48:	697b      	ldr	r3, [r7, #20]
 8011f4a:	685b      	ldr	r3, [r3, #4]
 8011f4c:	891a      	ldrh	r2, [r3, #8]
 8011f4e:	697b      	ldr	r3, [r7, #20]
 8011f50:	891b      	ldrh	r3, [r3, #8]
 8011f52:	1ad3      	subs	r3, r2, r3
 8011f54:	b29a      	uxth	r2, r3
 8011f56:	887b      	ldrh	r3, [r7, #2]
 8011f58:	4413      	add	r3, r2
 8011f5a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011f5c:	697b      	ldr	r3, [r7, #20]
 8011f5e:	6858      	ldr	r0, [r3, #4]
 8011f60:	693b      	ldr	r3, [r7, #16]
 8011f62:	685a      	ldr	r2, [r3, #4]
 8011f64:	7bbb      	ldrb	r3, [r7, #14]
 8011f66:	18d1      	adds	r1, r2, r3
 8011f68:	897b      	ldrh	r3, [r7, #10]
 8011f6a:	89ba      	ldrh	r2, [r7, #12]
 8011f6c:	f7fb f88c 	bl	800d088 <pbuf_copy_partial>
 8011f70:	4603      	mov	r3, r0
 8011f72:	461a      	mov	r2, r3
 8011f74:	89bb      	ldrh	r3, [r7, #12]
 8011f76:	4293      	cmp	r3, r2
 8011f78:	f040 809f 	bne.w	80120ba <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011f7c:	697b      	ldr	r3, [r7, #20]
 8011f7e:	68db      	ldr	r3, [r3, #12]
 8011f80:	899b      	ldrh	r3, [r3, #12]
 8011f82:	b29b      	uxth	r3, r3
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7f9 fa8b 	bl	800b4a0 <lwip_htons>
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011f92:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011f94:	2300      	movs	r3, #0
 8011f96:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011f98:	7efb      	ldrb	r3, [r7, #27]
 8011f9a:	f003 0308 	and.w	r3, r3, #8
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d007      	beq.n	8011fb2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011fa2:	7efb      	ldrb	r3, [r7, #27]
 8011fa4:	f023 0308 	bic.w	r3, r3, #8
 8011fa8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011faa:	7ebb      	ldrb	r3, [r7, #26]
 8011fac:	f043 0308 	orr.w	r3, r3, #8
 8011fb0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011fb2:	7efb      	ldrb	r3, [r7, #27]
 8011fb4:	f003 0301 	and.w	r3, r3, #1
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d007      	beq.n	8011fcc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011fbc:	7efb      	ldrb	r3, [r7, #27]
 8011fbe:	f023 0301 	bic.w	r3, r3, #1
 8011fc2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011fc4:	7ebb      	ldrb	r3, [r7, #26]
 8011fc6:	f043 0301 	orr.w	r3, r3, #1
 8011fca:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011fcc:	697b      	ldr	r3, [r7, #20]
 8011fce:	68db      	ldr	r3, [r3, #12]
 8011fd0:	685b      	ldr	r3, [r3, #4]
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	f7f9 fa7a 	bl	800b4cc <lwip_htonl>
 8011fd8:	4602      	mov	r2, r0
 8011fda:	887b      	ldrh	r3, [r7, #2]
 8011fdc:	18d1      	adds	r1, r2, r3
 8011fde:	7eba      	ldrb	r2, [r7, #26]
 8011fe0:	7bfb      	ldrb	r3, [r7, #15]
 8011fe2:	9300      	str	r3, [sp, #0]
 8011fe4:	460b      	mov	r3, r1
 8011fe6:	6939      	ldr	r1, [r7, #16]
 8011fe8:	6878      	ldr	r0, [r7, #4]
 8011fea:	f7ff fa51 	bl	8011490 <tcp_create_segment>
 8011fee:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011ff0:	69fb      	ldr	r3, [r7, #28]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d063      	beq.n	80120be <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011ff6:	697b      	ldr	r3, [r7, #20]
 8011ff8:	685b      	ldr	r3, [r3, #4]
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	f7fa fecc 	bl	800cd98 <pbuf_clen>
 8012000:	4603      	mov	r3, r0
 8012002:	461a      	mov	r2, r3
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801200a:	1a9b      	subs	r3, r3, r2
 801200c:	b29a      	uxth	r2, r3
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	6858      	ldr	r0, [r3, #4]
 8012018:	697b      	ldr	r3, [r7, #20]
 801201a:	685b      	ldr	r3, [r3, #4]
 801201c:	891a      	ldrh	r2, [r3, #8]
 801201e:	89bb      	ldrh	r3, [r7, #12]
 8012020:	1ad3      	subs	r3, r2, r3
 8012022:	b29b      	uxth	r3, r3
 8012024:	4619      	mov	r1, r3
 8012026:	f7fa fca3 	bl	800c970 <pbuf_realloc>
  useg->len -= remainder;
 801202a:	697b      	ldr	r3, [r7, #20]
 801202c:	891a      	ldrh	r2, [r3, #8]
 801202e:	89bb      	ldrh	r3, [r7, #12]
 8012030:	1ad3      	subs	r3, r2, r3
 8012032:	b29a      	uxth	r2, r3
 8012034:	697b      	ldr	r3, [r7, #20]
 8012036:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8012038:	697b      	ldr	r3, [r7, #20]
 801203a:	68db      	ldr	r3, [r3, #12]
 801203c:	899b      	ldrh	r3, [r3, #12]
 801203e:	b29c      	uxth	r4, r3
 8012040:	7efb      	ldrb	r3, [r7, #27]
 8012042:	b29b      	uxth	r3, r3
 8012044:	4618      	mov	r0, r3
 8012046:	f7f9 fa2b 	bl	800b4a0 <lwip_htons>
 801204a:	4603      	mov	r3, r0
 801204c:	461a      	mov	r2, r3
 801204e:	697b      	ldr	r3, [r7, #20]
 8012050:	68db      	ldr	r3, [r3, #12]
 8012052:	4322      	orrs	r2, r4
 8012054:	b292      	uxth	r2, r2
 8012056:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8012058:	697b      	ldr	r3, [r7, #20]
 801205a:	685b      	ldr	r3, [r3, #4]
 801205c:	4618      	mov	r0, r3
 801205e:	f7fa fe9b 	bl	800cd98 <pbuf_clen>
 8012062:	4603      	mov	r3, r0
 8012064:	461a      	mov	r2, r3
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801206c:	4413      	add	r3, r2
 801206e:	b29a      	uxth	r2, r3
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8012076:	69fb      	ldr	r3, [r7, #28]
 8012078:	685b      	ldr	r3, [r3, #4]
 801207a:	4618      	mov	r0, r3
 801207c:	f7fa fe8c 	bl	800cd98 <pbuf_clen>
 8012080:	4603      	mov	r3, r0
 8012082:	461a      	mov	r2, r3
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801208a:	4413      	add	r3, r2
 801208c:	b29a      	uxth	r2, r3
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8012094:	697b      	ldr	r3, [r7, #20]
 8012096:	681a      	ldr	r2, [r3, #0]
 8012098:	69fb      	ldr	r3, [r7, #28]
 801209a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801209c:	697b      	ldr	r3, [r7, #20]
 801209e:	69fa      	ldr	r2, [r7, #28]
 80120a0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80120a2:	69fb      	ldr	r3, [r7, #28]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d103      	bne.n	80120b2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	2200      	movs	r2, #0
 80120ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80120b2:	2300      	movs	r3, #0
 80120b4:	e016      	b.n	80120e4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80120b6:	bf00      	nop
 80120b8:	e002      	b.n	80120c0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80120ba:	bf00      	nop
 80120bc:	e000      	b.n	80120c0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80120be:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80120c0:	69fb      	ldr	r3, [r7, #28]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d006      	beq.n	80120d4 <tcp_split_unsent_seg+0x25c>
 80120c6:	4b09      	ldr	r3, [pc, #36]	@ (80120ec <tcp_split_unsent_seg+0x274>)
 80120c8:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 80120cc:	490d      	ldr	r1, [pc, #52]	@ (8012104 <tcp_split_unsent_seg+0x28c>)
 80120ce:	4809      	ldr	r0, [pc, #36]	@ (80120f4 <tcp_split_unsent_seg+0x27c>)
 80120d0:	f004 f95a 	bl	8016388 <iprintf>
  if (p != NULL) {
 80120d4:	693b      	ldr	r3, [r7, #16]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d002      	beq.n	80120e0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80120da:	6938      	ldr	r0, [r7, #16]
 80120dc:	f7fa fdce 	bl	800cc7c <pbuf_free>
  }

  return ERR_MEM;
 80120e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80120e4:	4618      	mov	r0, r3
 80120e6:	3724      	adds	r7, #36	@ 0x24
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bd90      	pop	{r4, r7, pc}
 80120ec:	0801a038 	.word	0x0801a038
 80120f0:	0801a3cc 	.word	0x0801a3cc
 80120f4:	0801a08c 	.word	0x0801a08c
 80120f8:	0801a3f0 	.word	0x0801a3f0
 80120fc:	0801a414 	.word	0x0801a414
 8012100:	0801a424 	.word	0x0801a424
 8012104:	0801a434 	.word	0x0801a434

08012108 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8012108:	b590      	push	{r4, r7, lr}
 801210a:	b085      	sub	sp, #20
 801210c:	af00      	add	r7, sp, #0
 801210e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	2b00      	cmp	r3, #0
 8012114:	d106      	bne.n	8012124 <tcp_send_fin+0x1c>
 8012116:	4b21      	ldr	r3, [pc, #132]	@ (801219c <tcp_send_fin+0x94>)
 8012118:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801211c:	4920      	ldr	r1, [pc, #128]	@ (80121a0 <tcp_send_fin+0x98>)
 801211e:	4821      	ldr	r0, [pc, #132]	@ (80121a4 <tcp_send_fin+0x9c>)
 8012120:	f004 f932 	bl	8016388 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012128:	2b00      	cmp	r3, #0
 801212a:	d02e      	beq.n	801218a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012130:	60fb      	str	r3, [r7, #12]
 8012132:	e002      	b.n	801213a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	2b00      	cmp	r3, #0
 8012140:	d1f8      	bne.n	8012134 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	68db      	ldr	r3, [r3, #12]
 8012146:	899b      	ldrh	r3, [r3, #12]
 8012148:	b29b      	uxth	r3, r3
 801214a:	4618      	mov	r0, r3
 801214c:	f7f9 f9a8 	bl	800b4a0 <lwip_htons>
 8012150:	4603      	mov	r3, r0
 8012152:	b2db      	uxtb	r3, r3
 8012154:	f003 0307 	and.w	r3, r3, #7
 8012158:	2b00      	cmp	r3, #0
 801215a:	d116      	bne.n	801218a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	68db      	ldr	r3, [r3, #12]
 8012160:	899b      	ldrh	r3, [r3, #12]
 8012162:	b29c      	uxth	r4, r3
 8012164:	2001      	movs	r0, #1
 8012166:	f7f9 f99b 	bl	800b4a0 <lwip_htons>
 801216a:	4603      	mov	r3, r0
 801216c:	461a      	mov	r2, r3
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	68db      	ldr	r3, [r3, #12]
 8012172:	4322      	orrs	r2, r4
 8012174:	b292      	uxth	r2, r2
 8012176:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	8b5b      	ldrh	r3, [r3, #26]
 801217c:	f043 0320 	orr.w	r3, r3, #32
 8012180:	b29a      	uxth	r2, r3
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8012186:	2300      	movs	r3, #0
 8012188:	e004      	b.n	8012194 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801218a:	2101      	movs	r1, #1
 801218c:	6878      	ldr	r0, [r7, #4]
 801218e:	f000 f80b 	bl	80121a8 <tcp_enqueue_flags>
 8012192:	4603      	mov	r3, r0
}
 8012194:	4618      	mov	r0, r3
 8012196:	3714      	adds	r7, #20
 8012198:	46bd      	mov	sp, r7
 801219a:	bd90      	pop	{r4, r7, pc}
 801219c:	0801a038 	.word	0x0801a038
 80121a0:	0801a440 	.word	0x0801a440
 80121a4:	0801a08c 	.word	0x0801a08c

080121a8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b08a      	sub	sp, #40	@ 0x28
 80121ac:	af02      	add	r7, sp, #8
 80121ae:	6078      	str	r0, [r7, #4]
 80121b0:	460b      	mov	r3, r1
 80121b2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80121b4:	2300      	movs	r3, #0
 80121b6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80121b8:	2300      	movs	r3, #0
 80121ba:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80121bc:	78fb      	ldrb	r3, [r7, #3]
 80121be:	f003 0303 	and.w	r3, r3, #3
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d106      	bne.n	80121d4 <tcp_enqueue_flags+0x2c>
 80121c6:	4b67      	ldr	r3, [pc, #412]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 80121c8:	f240 4211 	movw	r2, #1041	@ 0x411
 80121cc:	4966      	ldr	r1, [pc, #408]	@ (8012368 <tcp_enqueue_flags+0x1c0>)
 80121ce:	4867      	ldr	r0, [pc, #412]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 80121d0:	f004 f8da 	bl	8016388 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d106      	bne.n	80121e8 <tcp_enqueue_flags+0x40>
 80121da:	4b62      	ldr	r3, [pc, #392]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 80121dc:	f240 4213 	movw	r2, #1043	@ 0x413
 80121e0:	4963      	ldr	r1, [pc, #396]	@ (8012370 <tcp_enqueue_flags+0x1c8>)
 80121e2:	4862      	ldr	r0, [pc, #392]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 80121e4:	f004 f8d0 	bl	8016388 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80121e8:	78fb      	ldrb	r3, [r7, #3]
 80121ea:	f003 0302 	and.w	r3, r3, #2
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d001      	beq.n	80121f6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80121f2:	2301      	movs	r3, #1
 80121f4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80121f6:	7ffb      	ldrb	r3, [r7, #31]
 80121f8:	009b      	lsls	r3, r3, #2
 80121fa:	b2db      	uxtb	r3, r3
 80121fc:	f003 0304 	and.w	r3, r3, #4
 8012200:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8012202:	7dfb      	ldrb	r3, [r7, #23]
 8012204:	b29b      	uxth	r3, r3
 8012206:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801220a:	4619      	mov	r1, r3
 801220c:	2036      	movs	r0, #54	@ 0x36
 801220e:	f7fa fa51 	bl	800c6b4 <pbuf_alloc>
 8012212:	6138      	str	r0, [r7, #16]
 8012214:	693b      	ldr	r3, [r7, #16]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d109      	bne.n	801222e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	8b5b      	ldrh	r3, [r3, #26]
 801221e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012222:	b29a      	uxth	r2, r3
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012228:	f04f 33ff 	mov.w	r3, #4294967295
 801222c:	e095      	b.n	801235a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801222e:	693b      	ldr	r3, [r7, #16]
 8012230:	895a      	ldrh	r2, [r3, #10]
 8012232:	7dfb      	ldrb	r3, [r7, #23]
 8012234:	b29b      	uxth	r3, r3
 8012236:	429a      	cmp	r2, r3
 8012238:	d206      	bcs.n	8012248 <tcp_enqueue_flags+0xa0>
 801223a:	4b4a      	ldr	r3, [pc, #296]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 801223c:	f240 4239 	movw	r2, #1081	@ 0x439
 8012240:	494c      	ldr	r1, [pc, #304]	@ (8012374 <tcp_enqueue_flags+0x1cc>)
 8012242:	484a      	ldr	r0, [pc, #296]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 8012244:	f004 f8a0 	bl	8016388 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801224c:	78fa      	ldrb	r2, [r7, #3]
 801224e:	7ffb      	ldrb	r3, [r7, #31]
 8012250:	9300      	str	r3, [sp, #0]
 8012252:	460b      	mov	r3, r1
 8012254:	6939      	ldr	r1, [r7, #16]
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f7ff f91a 	bl	8011490 <tcp_create_segment>
 801225c:	60f8      	str	r0, [r7, #12]
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d109      	bne.n	8012278 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	8b5b      	ldrh	r3, [r3, #26]
 8012268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801226c:	b29a      	uxth	r2, r3
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012272:	f04f 33ff 	mov.w	r3, #4294967295
 8012276:	e070      	b.n	801235a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	68db      	ldr	r3, [r3, #12]
 801227c:	f003 0303 	and.w	r3, r3, #3
 8012280:	2b00      	cmp	r3, #0
 8012282:	d006      	beq.n	8012292 <tcp_enqueue_flags+0xea>
 8012284:	4b37      	ldr	r3, [pc, #220]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 8012286:	f240 4242 	movw	r2, #1090	@ 0x442
 801228a:	493b      	ldr	r1, [pc, #236]	@ (8012378 <tcp_enqueue_flags+0x1d0>)
 801228c:	4837      	ldr	r0, [pc, #220]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 801228e:	f004 f87b 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	891b      	ldrh	r3, [r3, #8]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d006      	beq.n	80122a8 <tcp_enqueue_flags+0x100>
 801229a:	4b32      	ldr	r3, [pc, #200]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 801229c:	f240 4243 	movw	r2, #1091	@ 0x443
 80122a0:	4936      	ldr	r1, [pc, #216]	@ (801237c <tcp_enqueue_flags+0x1d4>)
 80122a2:	4832      	ldr	r0, [pc, #200]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 80122a4:	f004 f870 	bl	8016388 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d103      	bne.n	80122b8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	68fa      	ldr	r2, [r7, #12]
 80122b4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80122b6:	e00d      	b.n	80122d4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122bc:	61bb      	str	r3, [r7, #24]
 80122be:	e002      	b.n	80122c6 <tcp_enqueue_flags+0x11e>
 80122c0:	69bb      	ldr	r3, [r7, #24]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	61bb      	str	r3, [r7, #24]
 80122c6:	69bb      	ldr	r3, [r7, #24]
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d1f8      	bne.n	80122c0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80122ce:	69bb      	ldr	r3, [r7, #24]
 80122d0:	68fa      	ldr	r2, [r7, #12]
 80122d2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	2200      	movs	r2, #0
 80122d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80122dc:	78fb      	ldrb	r3, [r7, #3]
 80122de:	f003 0302 	and.w	r3, r3, #2
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d104      	bne.n	80122f0 <tcp_enqueue_flags+0x148>
 80122e6:	78fb      	ldrb	r3, [r7, #3]
 80122e8:	f003 0301 	and.w	r3, r3, #1
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d004      	beq.n	80122fa <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80122f4:	1c5a      	adds	r2, r3, #1
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80122fa:	78fb      	ldrb	r3, [r7, #3]
 80122fc:	f003 0301 	and.w	r3, r3, #1
 8012300:	2b00      	cmp	r3, #0
 8012302:	d006      	beq.n	8012312 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	8b5b      	ldrh	r3, [r3, #26]
 8012308:	f043 0320 	orr.w	r3, r3, #32
 801230c:	b29a      	uxth	r2, r3
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	685b      	ldr	r3, [r3, #4]
 8012316:	4618      	mov	r0, r3
 8012318:	f7fa fd3e 	bl	800cd98 <pbuf_clen>
 801231c:	4603      	mov	r3, r0
 801231e:	461a      	mov	r2, r3
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012326:	4413      	add	r3, r2
 8012328:	b29a      	uxth	r2, r3
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012336:	2b00      	cmp	r3, #0
 8012338:	d00e      	beq.n	8012358 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801233e:	2b00      	cmp	r3, #0
 8012340:	d10a      	bne.n	8012358 <tcp_enqueue_flags+0x1b0>
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012346:	2b00      	cmp	r3, #0
 8012348:	d106      	bne.n	8012358 <tcp_enqueue_flags+0x1b0>
 801234a:	4b06      	ldr	r3, [pc, #24]	@ (8012364 <tcp_enqueue_flags+0x1bc>)
 801234c:	f240 4265 	movw	r2, #1125	@ 0x465
 8012350:	490b      	ldr	r1, [pc, #44]	@ (8012380 <tcp_enqueue_flags+0x1d8>)
 8012352:	4806      	ldr	r0, [pc, #24]	@ (801236c <tcp_enqueue_flags+0x1c4>)
 8012354:	f004 f818 	bl	8016388 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8012358:	2300      	movs	r3, #0
}
 801235a:	4618      	mov	r0, r3
 801235c:	3720      	adds	r7, #32
 801235e:	46bd      	mov	sp, r7
 8012360:	bd80      	pop	{r7, pc}
 8012362:	bf00      	nop
 8012364:	0801a038 	.word	0x0801a038
 8012368:	0801a45c 	.word	0x0801a45c
 801236c:	0801a08c 	.word	0x0801a08c
 8012370:	0801a4b4 	.word	0x0801a4b4
 8012374:	0801a4d4 	.word	0x0801a4d4
 8012378:	0801a510 	.word	0x0801a510
 801237c:	0801a528 	.word	0x0801a528
 8012380:	0801a554 	.word	0x0801a554

08012384 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8012384:	b5b0      	push	{r4, r5, r7, lr}
 8012386:	b08a      	sub	sp, #40	@ 0x28
 8012388:	af00      	add	r7, sp, #0
 801238a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	2b00      	cmp	r3, #0
 8012390:	d106      	bne.n	80123a0 <tcp_output+0x1c>
 8012392:	4b8a      	ldr	r3, [pc, #552]	@ (80125bc <tcp_output+0x238>)
 8012394:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8012398:	4989      	ldr	r1, [pc, #548]	@ (80125c0 <tcp_output+0x23c>)
 801239a:	488a      	ldr	r0, [pc, #552]	@ (80125c4 <tcp_output+0x240>)
 801239c:	f003 fff4 	bl	8016388 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	7d1b      	ldrb	r3, [r3, #20]
 80123a4:	2b01      	cmp	r3, #1
 80123a6:	d106      	bne.n	80123b6 <tcp_output+0x32>
 80123a8:	4b84      	ldr	r3, [pc, #528]	@ (80125bc <tcp_output+0x238>)
 80123aa:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80123ae:	4986      	ldr	r1, [pc, #536]	@ (80125c8 <tcp_output+0x244>)
 80123b0:	4884      	ldr	r0, [pc, #528]	@ (80125c4 <tcp_output+0x240>)
 80123b2:	f003 ffe9 	bl	8016388 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80123b6:	4b85      	ldr	r3, [pc, #532]	@ (80125cc <tcp_output+0x248>)
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	429a      	cmp	r2, r3
 80123be:	d101      	bne.n	80123c4 <tcp_output+0x40>
    return ERR_OK;
 80123c0:	2300      	movs	r3, #0
 80123c2:	e1ce      	b.n	8012762 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80123d0:	4293      	cmp	r3, r2
 80123d2:	bf28      	it	cs
 80123d4:	4613      	movcs	r3, r2
 80123d6:	b29b      	uxth	r3, r3
 80123d8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80123de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80123e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d10b      	bne.n	80123fe <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	8b5b      	ldrh	r3, [r3, #26]
 80123ea:	f003 0302 	and.w	r3, r3, #2
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	f000 81aa 	beq.w	8012748 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80123f4:	6878      	ldr	r0, [r7, #4]
 80123f6:	f000 fdcb 	bl	8012f90 <tcp_send_empty_ack>
 80123fa:	4603      	mov	r3, r0
 80123fc:	e1b1      	b.n	8012762 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80123fe:	6879      	ldr	r1, [r7, #4]
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	3304      	adds	r3, #4
 8012404:	461a      	mov	r2, r3
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f7ff f826 	bl	8011458 <tcp_route>
 801240c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801240e:	697b      	ldr	r3, [r7, #20]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d102      	bne.n	801241a <tcp_output+0x96>
    return ERR_RTE;
 8012414:	f06f 0303 	mvn.w	r3, #3
 8012418:	e1a3      	b.n	8012762 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d003      	beq.n	8012428 <tcp_output+0xa4>
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d111      	bne.n	801244c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	2b00      	cmp	r3, #0
 801242c:	d002      	beq.n	8012434 <tcp_output+0xb0>
 801242e:	697b      	ldr	r3, [r7, #20]
 8012430:	3304      	adds	r3, #4
 8012432:	e000      	b.n	8012436 <tcp_output+0xb2>
 8012434:	2300      	movs	r3, #0
 8012436:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8012438:	693b      	ldr	r3, [r7, #16]
 801243a:	2b00      	cmp	r3, #0
 801243c:	d102      	bne.n	8012444 <tcp_output+0xc0>
      return ERR_RTE;
 801243e:	f06f 0303 	mvn.w	r3, #3
 8012442:	e18e      	b.n	8012762 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8012444:	693b      	ldr	r3, [r7, #16]
 8012446:	681a      	ldr	r2, [r3, #0]
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801244e:	68db      	ldr	r3, [r3, #12]
 8012450:	685b      	ldr	r3, [r3, #4]
 8012452:	4618      	mov	r0, r3
 8012454:	f7f9 f83a 	bl	800b4cc <lwip_htonl>
 8012458:	4602      	mov	r2, r0
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801245e:	1ad3      	subs	r3, r2, r3
 8012460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012462:	8912      	ldrh	r2, [r2, #8]
 8012464:	4413      	add	r3, r2
 8012466:	69ba      	ldr	r2, [r7, #24]
 8012468:	429a      	cmp	r2, r3
 801246a:	d227      	bcs.n	80124bc <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012472:	461a      	mov	r2, r3
 8012474:	69bb      	ldr	r3, [r7, #24]
 8012476:	4293      	cmp	r3, r2
 8012478:	d114      	bne.n	80124a4 <tcp_output+0x120>
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801247e:	2b00      	cmp	r3, #0
 8012480:	d110      	bne.n	80124a4 <tcp_output+0x120>
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012488:	2b00      	cmp	r3, #0
 801248a:	d10b      	bne.n	80124a4 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	2200      	movs	r2, #0
 8012490:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	2201      	movs	r2, #1
 8012498:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	2200      	movs	r2, #0
 80124a0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	8b5b      	ldrh	r3, [r3, #26]
 80124a8:	f003 0302 	and.w	r3, r3, #2
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	f000 814d 	beq.w	801274c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80124b2:	6878      	ldr	r0, [r7, #4]
 80124b4:	f000 fd6c 	bl	8012f90 <tcp_send_empty_ack>
 80124b8:	4603      	mov	r3, r0
 80124ba:	e152      	b.n	8012762 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	2200      	movs	r2, #0
 80124c0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80124c8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80124ca:	6a3b      	ldr	r3, [r7, #32]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	f000 811c 	beq.w	801270a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80124d2:	e002      	b.n	80124da <tcp_output+0x156>
 80124d4:	6a3b      	ldr	r3, [r7, #32]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	623b      	str	r3, [r7, #32]
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d1f8      	bne.n	80124d4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80124e2:	e112      	b.n	801270a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80124e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e6:	68db      	ldr	r3, [r3, #12]
 80124e8:	899b      	ldrh	r3, [r3, #12]
 80124ea:	b29b      	uxth	r3, r3
 80124ec:	4618      	mov	r0, r3
 80124ee:	f7f8 ffd7 	bl	800b4a0 <lwip_htons>
 80124f2:	4603      	mov	r3, r0
 80124f4:	b2db      	uxtb	r3, r3
 80124f6:	f003 0304 	and.w	r3, r3, #4
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d006      	beq.n	801250c <tcp_output+0x188>
 80124fe:	4b2f      	ldr	r3, [pc, #188]	@ (80125bc <tcp_output+0x238>)
 8012500:	f240 5236 	movw	r2, #1334	@ 0x536
 8012504:	4932      	ldr	r1, [pc, #200]	@ (80125d0 <tcp_output+0x24c>)
 8012506:	482f      	ldr	r0, [pc, #188]	@ (80125c4 <tcp_output+0x240>)
 8012508:	f003 ff3e 	bl	8016388 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012510:	2b00      	cmp	r3, #0
 8012512:	d01f      	beq.n	8012554 <tcp_output+0x1d0>
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	8b5b      	ldrh	r3, [r3, #26]
 8012518:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801251c:	2b00      	cmp	r3, #0
 801251e:	d119      	bne.n	8012554 <tcp_output+0x1d0>
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012524:	2b00      	cmp	r3, #0
 8012526:	d00b      	beq.n	8012540 <tcp_output+0x1bc>
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	2b00      	cmp	r3, #0
 8012530:	d110      	bne.n	8012554 <tcp_output+0x1d0>
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012536:	891a      	ldrh	r2, [r3, #8]
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801253c:	429a      	cmp	r2, r3
 801253e:	d209      	bcs.n	8012554 <tcp_output+0x1d0>
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8012546:	2b00      	cmp	r3, #0
 8012548:	d004      	beq.n	8012554 <tcp_output+0x1d0>
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012550:	2b08      	cmp	r3, #8
 8012552:	d901      	bls.n	8012558 <tcp_output+0x1d4>
 8012554:	2301      	movs	r3, #1
 8012556:	e000      	b.n	801255a <tcp_output+0x1d6>
 8012558:	2300      	movs	r3, #0
 801255a:	2b00      	cmp	r3, #0
 801255c:	d106      	bne.n	801256c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	8b5b      	ldrh	r3, [r3, #26]
 8012562:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012566:	2b00      	cmp	r3, #0
 8012568:	f000 80e4 	beq.w	8012734 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	7d1b      	ldrb	r3, [r3, #20]
 8012570:	2b02      	cmp	r3, #2
 8012572:	d00d      	beq.n	8012590 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8012574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012576:	68db      	ldr	r3, [r3, #12]
 8012578:	899b      	ldrh	r3, [r3, #12]
 801257a:	b29c      	uxth	r4, r3
 801257c:	2010      	movs	r0, #16
 801257e:	f7f8 ff8f 	bl	800b4a0 <lwip_htons>
 8012582:	4603      	mov	r3, r0
 8012584:	461a      	mov	r2, r3
 8012586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012588:	68db      	ldr	r3, [r3, #12]
 801258a:	4322      	orrs	r2, r4
 801258c:	b292      	uxth	r2, r2
 801258e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8012590:	697a      	ldr	r2, [r7, #20]
 8012592:	6879      	ldr	r1, [r7, #4]
 8012594:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012596:	f000 f909 	bl	80127ac <tcp_output_segment>
 801259a:	4603      	mov	r3, r0
 801259c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801259e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d016      	beq.n	80125d4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	8b5b      	ldrh	r3, [r3, #26]
 80125aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125ae:	b29a      	uxth	r2, r3
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	835a      	strh	r2, [r3, #26]
      return err;
 80125b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125b8:	e0d3      	b.n	8012762 <tcp_output+0x3de>
 80125ba:	bf00      	nop
 80125bc:	0801a038 	.word	0x0801a038
 80125c0:	0801a57c 	.word	0x0801a57c
 80125c4:	0801a08c 	.word	0x0801a08c
 80125c8:	0801a594 	.word	0x0801a594
 80125cc:	20011ac0 	.word	0x20011ac0
 80125d0:	0801a5bc 	.word	0x0801a5bc
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80125d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125d6:	681a      	ldr	r2, [r3, #0]
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	7d1b      	ldrb	r3, [r3, #20]
 80125e0:	2b02      	cmp	r3, #2
 80125e2:	d006      	beq.n	80125f2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	8b5b      	ldrh	r3, [r3, #26]
 80125e8:	f023 0303 	bic.w	r3, r3, #3
 80125ec:	b29a      	uxth	r2, r3
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80125f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125f4:	68db      	ldr	r3, [r3, #12]
 80125f6:	685b      	ldr	r3, [r3, #4]
 80125f8:	4618      	mov	r0, r3
 80125fa:	f7f8 ff67 	bl	800b4cc <lwip_htonl>
 80125fe:	4604      	mov	r4, r0
 8012600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012602:	891b      	ldrh	r3, [r3, #8]
 8012604:	461d      	mov	r5, r3
 8012606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012608:	68db      	ldr	r3, [r3, #12]
 801260a:	899b      	ldrh	r3, [r3, #12]
 801260c:	b29b      	uxth	r3, r3
 801260e:	4618      	mov	r0, r3
 8012610:	f7f8 ff46 	bl	800b4a0 <lwip_htons>
 8012614:	4603      	mov	r3, r0
 8012616:	b2db      	uxtb	r3, r3
 8012618:	f003 0303 	and.w	r3, r3, #3
 801261c:	2b00      	cmp	r3, #0
 801261e:	d001      	beq.n	8012624 <tcp_output+0x2a0>
 8012620:	2301      	movs	r3, #1
 8012622:	e000      	b.n	8012626 <tcp_output+0x2a2>
 8012624:	2300      	movs	r3, #0
 8012626:	442b      	add	r3, r5
 8012628:	4423      	add	r3, r4
 801262a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012630:	68bb      	ldr	r3, [r7, #8]
 8012632:	1ad3      	subs	r3, r2, r3
 8012634:	2b00      	cmp	r3, #0
 8012636:	da02      	bge.n	801263e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	68ba      	ldr	r2, [r7, #8]
 801263c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012640:	891b      	ldrh	r3, [r3, #8]
 8012642:	461c      	mov	r4, r3
 8012644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012646:	68db      	ldr	r3, [r3, #12]
 8012648:	899b      	ldrh	r3, [r3, #12]
 801264a:	b29b      	uxth	r3, r3
 801264c:	4618      	mov	r0, r3
 801264e:	f7f8 ff27 	bl	800b4a0 <lwip_htons>
 8012652:	4603      	mov	r3, r0
 8012654:	b2db      	uxtb	r3, r3
 8012656:	f003 0303 	and.w	r3, r3, #3
 801265a:	2b00      	cmp	r3, #0
 801265c:	d001      	beq.n	8012662 <tcp_output+0x2de>
 801265e:	2301      	movs	r3, #1
 8012660:	e000      	b.n	8012664 <tcp_output+0x2e0>
 8012662:	2300      	movs	r3, #0
 8012664:	4423      	add	r3, r4
 8012666:	2b00      	cmp	r3, #0
 8012668:	d049      	beq.n	80126fe <tcp_output+0x37a>
      seg->next = NULL;
 801266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801266c:	2200      	movs	r2, #0
 801266e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012674:	2b00      	cmp	r3, #0
 8012676:	d105      	bne.n	8012684 <tcp_output+0x300>
        pcb->unacked = seg;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801267c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012680:	623b      	str	r3, [r7, #32]
 8012682:	e03f      	b.n	8012704 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8012684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012686:	68db      	ldr	r3, [r3, #12]
 8012688:	685b      	ldr	r3, [r3, #4]
 801268a:	4618      	mov	r0, r3
 801268c:	f7f8 ff1e 	bl	800b4cc <lwip_htonl>
 8012690:	4604      	mov	r4, r0
 8012692:	6a3b      	ldr	r3, [r7, #32]
 8012694:	68db      	ldr	r3, [r3, #12]
 8012696:	685b      	ldr	r3, [r3, #4]
 8012698:	4618      	mov	r0, r3
 801269a:	f7f8 ff17 	bl	800b4cc <lwip_htonl>
 801269e:	4603      	mov	r3, r0
 80126a0:	1ae3      	subs	r3, r4, r3
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	da24      	bge.n	80126f0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	3370      	adds	r3, #112	@ 0x70
 80126aa:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80126ac:	e002      	b.n	80126b4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80126ae:	69fb      	ldr	r3, [r7, #28]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80126b4:	69fb      	ldr	r3, [r7, #28]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d011      	beq.n	80126e0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80126bc:	69fb      	ldr	r3, [r7, #28]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	68db      	ldr	r3, [r3, #12]
 80126c2:	685b      	ldr	r3, [r3, #4]
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7f8 ff01 	bl	800b4cc <lwip_htonl>
 80126ca:	4604      	mov	r4, r0
 80126cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126ce:	68db      	ldr	r3, [r3, #12]
 80126d0:	685b      	ldr	r3, [r3, #4]
 80126d2:	4618      	mov	r0, r3
 80126d4:	f7f8 fefa 	bl	800b4cc <lwip_htonl>
 80126d8:	4603      	mov	r3, r0
 80126da:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80126dc:	2b00      	cmp	r3, #0
 80126de:	dbe6      	blt.n	80126ae <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80126e0:	69fb      	ldr	r3, [r7, #28]
 80126e2:	681a      	ldr	r2, [r3, #0]
 80126e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126e6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80126e8:	69fb      	ldr	r3, [r7, #28]
 80126ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80126ec:	601a      	str	r2, [r3, #0]
 80126ee:	e009      	b.n	8012704 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80126f0:	6a3b      	ldr	r3, [r7, #32]
 80126f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80126f4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80126f6:	6a3b      	ldr	r3, [r7, #32]
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	623b      	str	r3, [r7, #32]
 80126fc:	e002      	b.n	8012704 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80126fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012700:	f7fb ff07 	bl	800e512 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012708:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801270a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801270c:	2b00      	cmp	r3, #0
 801270e:	d012      	beq.n	8012736 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012712:	68db      	ldr	r3, [r3, #12]
 8012714:	685b      	ldr	r3, [r3, #4]
 8012716:	4618      	mov	r0, r3
 8012718:	f7f8 fed8 	bl	800b4cc <lwip_htonl>
 801271c:	4602      	mov	r2, r0
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012722:	1ad3      	subs	r3, r2, r3
 8012724:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012726:	8912      	ldrh	r2, [r2, #8]
 8012728:	4413      	add	r3, r2
  while (seg != NULL &&
 801272a:	69ba      	ldr	r2, [r7, #24]
 801272c:	429a      	cmp	r2, r3
 801272e:	f4bf aed9 	bcs.w	80124e4 <tcp_output+0x160>
 8012732:	e000      	b.n	8012736 <tcp_output+0x3b2>
      break;
 8012734:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801273a:	2b00      	cmp	r3, #0
 801273c:	d108      	bne.n	8012750 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	2200      	movs	r2, #0
 8012742:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8012746:	e004      	b.n	8012752 <tcp_output+0x3ce>
    goto output_done;
 8012748:	bf00      	nop
 801274a:	e002      	b.n	8012752 <tcp_output+0x3ce>
    goto output_done;
 801274c:	bf00      	nop
 801274e:	e000      	b.n	8012752 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012750:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	8b5b      	ldrh	r3, [r3, #26]
 8012756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801275a:	b29a      	uxth	r2, r3
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012760:	2300      	movs	r3, #0
}
 8012762:	4618      	mov	r0, r3
 8012764:	3728      	adds	r7, #40	@ 0x28
 8012766:	46bd      	mov	sp, r7
 8012768:	bdb0      	pop	{r4, r5, r7, pc}
 801276a:	bf00      	nop

0801276c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801276c:	b580      	push	{r7, lr}
 801276e:	b082      	sub	sp, #8
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d106      	bne.n	8012788 <tcp_output_segment_busy+0x1c>
 801277a:	4b09      	ldr	r3, [pc, #36]	@ (80127a0 <tcp_output_segment_busy+0x34>)
 801277c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8012780:	4908      	ldr	r1, [pc, #32]	@ (80127a4 <tcp_output_segment_busy+0x38>)
 8012782:	4809      	ldr	r0, [pc, #36]	@ (80127a8 <tcp_output_segment_busy+0x3c>)
 8012784:	f003 fe00 	bl	8016388 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	685b      	ldr	r3, [r3, #4]
 801278c:	7b9b      	ldrb	r3, [r3, #14]
 801278e:	2b01      	cmp	r3, #1
 8012790:	d001      	beq.n	8012796 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8012792:	2301      	movs	r3, #1
 8012794:	e000      	b.n	8012798 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8012796:	2300      	movs	r3, #0
}
 8012798:	4618      	mov	r0, r3
 801279a:	3708      	adds	r7, #8
 801279c:	46bd      	mov	sp, r7
 801279e:	bd80      	pop	{r7, pc}
 80127a0:	0801a038 	.word	0x0801a038
 80127a4:	0801a5d4 	.word	0x0801a5d4
 80127a8:	0801a08c 	.word	0x0801a08c

080127ac <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80127ac:	b5b0      	push	{r4, r5, r7, lr}
 80127ae:	b08c      	sub	sp, #48	@ 0x30
 80127b0:	af04      	add	r7, sp, #16
 80127b2:	60f8      	str	r0, [r7, #12]
 80127b4:	60b9      	str	r1, [r7, #8]
 80127b6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d106      	bne.n	80127cc <tcp_output_segment+0x20>
 80127be:	4b64      	ldr	r3, [pc, #400]	@ (8012950 <tcp_output_segment+0x1a4>)
 80127c0:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80127c4:	4963      	ldr	r1, [pc, #396]	@ (8012954 <tcp_output_segment+0x1a8>)
 80127c6:	4864      	ldr	r0, [pc, #400]	@ (8012958 <tcp_output_segment+0x1ac>)
 80127c8:	f003 fdde 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80127cc:	68bb      	ldr	r3, [r7, #8]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d106      	bne.n	80127e0 <tcp_output_segment+0x34>
 80127d2:	4b5f      	ldr	r3, [pc, #380]	@ (8012950 <tcp_output_segment+0x1a4>)
 80127d4:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80127d8:	4960      	ldr	r1, [pc, #384]	@ (801295c <tcp_output_segment+0x1b0>)
 80127da:	485f      	ldr	r0, [pc, #380]	@ (8012958 <tcp_output_segment+0x1ac>)
 80127dc:	f003 fdd4 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d106      	bne.n	80127f4 <tcp_output_segment+0x48>
 80127e6:	4b5a      	ldr	r3, [pc, #360]	@ (8012950 <tcp_output_segment+0x1a4>)
 80127e8:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80127ec:	495c      	ldr	r1, [pc, #368]	@ (8012960 <tcp_output_segment+0x1b4>)
 80127ee:	485a      	ldr	r0, [pc, #360]	@ (8012958 <tcp_output_segment+0x1ac>)
 80127f0:	f003 fdca 	bl	8016388 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80127f4:	68f8      	ldr	r0, [r7, #12]
 80127f6:	f7ff ffb9 	bl	801276c <tcp_output_segment_busy>
 80127fa:	4603      	mov	r3, r0
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d001      	beq.n	8012804 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012800:	2300      	movs	r3, #0
 8012802:	e0a1      	b.n	8012948 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8012804:	68bb      	ldr	r3, [r7, #8]
 8012806:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	68dc      	ldr	r4, [r3, #12]
 801280c:	4610      	mov	r0, r2
 801280e:	f7f8 fe5d 	bl	800b4cc <lwip_htonl>
 8012812:	4603      	mov	r3, r0
 8012814:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8012816:	68bb      	ldr	r3, [r7, #8]
 8012818:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	68dc      	ldr	r4, [r3, #12]
 801281e:	4610      	mov	r0, r2
 8012820:	f7f8 fe3e 	bl	800b4a0 <lwip_htons>
 8012824:	4603      	mov	r3, r0
 8012826:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801282c:	68ba      	ldr	r2, [r7, #8]
 801282e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012830:	441a      	add	r2, r3
 8012832:	68bb      	ldr	r3, [r7, #8]
 8012834:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	68db      	ldr	r3, [r3, #12]
 801283a:	3314      	adds	r3, #20
 801283c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	7a9b      	ldrb	r3, [r3, #10]
 8012842:	f003 0301 	and.w	r3, r3, #1
 8012846:	2b00      	cmp	r3, #0
 8012848:	d015      	beq.n	8012876 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801284a:	68bb      	ldr	r3, [r7, #8]
 801284c:	3304      	adds	r3, #4
 801284e:	461a      	mov	r2, r3
 8012850:	6879      	ldr	r1, [r7, #4]
 8012852:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8012856:	f7fc fa39 	bl	800eccc <tcp_eff_send_mss_netif>
 801285a:	4603      	mov	r3, r0
 801285c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801285e:	8b7b      	ldrh	r3, [r7, #26]
 8012860:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8012864:	4618      	mov	r0, r3
 8012866:	f7f8 fe31 	bl	800b4cc <lwip_htonl>
 801286a:	4602      	mov	r2, r0
 801286c:	69fb      	ldr	r3, [r7, #28]
 801286e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8012870:	69fb      	ldr	r3, [r7, #28]
 8012872:	3304      	adds	r3, #4
 8012874:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801287c:	2b00      	cmp	r3, #0
 801287e:	da02      	bge.n	8012886 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8012880:	68bb      	ldr	r3, [r7, #8]
 8012882:	2200      	movs	r2, #0
 8012884:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8012886:	68bb      	ldr	r3, [r7, #8]
 8012888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801288a:	2b00      	cmp	r3, #0
 801288c:	d10c      	bne.n	80128a8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801288e:	4b35      	ldr	r3, [pc, #212]	@ (8012964 <tcp_output_segment+0x1b8>)
 8012890:	681a      	ldr	r2, [r3, #0]
 8012892:	68bb      	ldr	r3, [r7, #8]
 8012894:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	68db      	ldr	r3, [r3, #12]
 801289a:	685b      	ldr	r3, [r3, #4]
 801289c:	4618      	mov	r0, r3
 801289e:	f7f8 fe15 	bl	800b4cc <lwip_htonl>
 80128a2:	4602      	mov	r2, r0
 80128a4:	68bb      	ldr	r3, [r7, #8]
 80128a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	68da      	ldr	r2, [r3, #12]
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	685b      	ldr	r3, [r3, #4]
 80128b0:	685b      	ldr	r3, [r3, #4]
 80128b2:	1ad3      	subs	r3, r2, r3
 80128b4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	685b      	ldr	r3, [r3, #4]
 80128ba:	8959      	ldrh	r1, [r3, #10]
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	685b      	ldr	r3, [r3, #4]
 80128c0:	8b3a      	ldrh	r2, [r7, #24]
 80128c2:	1a8a      	subs	r2, r1, r2
 80128c4:	b292      	uxth	r2, r2
 80128c6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	685b      	ldr	r3, [r3, #4]
 80128cc:	8919      	ldrh	r1, [r3, #8]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	685b      	ldr	r3, [r3, #4]
 80128d2:	8b3a      	ldrh	r2, [r7, #24]
 80128d4:	1a8a      	subs	r2, r1, r2
 80128d6:	b292      	uxth	r2, r2
 80128d8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	685b      	ldr	r3, [r3, #4]
 80128de:	68fa      	ldr	r2, [r7, #12]
 80128e0:	68d2      	ldr	r2, [r2, #12]
 80128e2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	68db      	ldr	r3, [r3, #12]
 80128e8:	2200      	movs	r2, #0
 80128ea:	741a      	strb	r2, [r3, #16]
 80128ec:	2200      	movs	r2, #0
 80128ee:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	68da      	ldr	r2, [r3, #12]
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	7a9b      	ldrb	r3, [r3, #10]
 80128f8:	f003 0301 	and.w	r3, r3, #1
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d001      	beq.n	8012904 <tcp_output_segment+0x158>
 8012900:	2318      	movs	r3, #24
 8012902:	e000      	b.n	8012906 <tcp_output_segment+0x15a>
 8012904:	2314      	movs	r3, #20
 8012906:	4413      	add	r3, r2
 8012908:	69fa      	ldr	r2, [r7, #28]
 801290a:	429a      	cmp	r2, r3
 801290c:	d006      	beq.n	801291c <tcp_output_segment+0x170>
 801290e:	4b10      	ldr	r3, [pc, #64]	@ (8012950 <tcp_output_segment+0x1a4>)
 8012910:	f240 621c 	movw	r2, #1564	@ 0x61c
 8012914:	4914      	ldr	r1, [pc, #80]	@ (8012968 <tcp_output_segment+0x1bc>)
 8012916:	4810      	ldr	r0, [pc, #64]	@ (8012958 <tcp_output_segment+0x1ac>)
 8012918:	f003 fd36 	bl	8016388 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	6858      	ldr	r0, [r3, #4]
 8012920:	68b9      	ldr	r1, [r7, #8]
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	1d1c      	adds	r4, r3, #4
 8012926:	68bb      	ldr	r3, [r7, #8]
 8012928:	7add      	ldrb	r5, [r3, #11]
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	7a9b      	ldrb	r3, [r3, #10]
 801292e:	687a      	ldr	r2, [r7, #4]
 8012930:	9202      	str	r2, [sp, #8]
 8012932:	2206      	movs	r2, #6
 8012934:	9201      	str	r2, [sp, #4]
 8012936:	9300      	str	r3, [sp, #0]
 8012938:	462b      	mov	r3, r5
 801293a:	4622      	mov	r2, r4
 801293c:	f002 fa64 	bl	8014e08 <ip4_output_if>
 8012940:	4603      	mov	r3, r0
 8012942:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012944:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012948:	4618      	mov	r0, r3
 801294a:	3720      	adds	r7, #32
 801294c:	46bd      	mov	sp, r7
 801294e:	bdb0      	pop	{r4, r5, r7, pc}
 8012950:	0801a038 	.word	0x0801a038
 8012954:	0801a5fc 	.word	0x0801a5fc
 8012958:	0801a08c 	.word	0x0801a08c
 801295c:	0801a61c 	.word	0x0801a61c
 8012960:	0801a63c 	.word	0x0801a63c
 8012964:	20011a74 	.word	0x20011a74
 8012968:	0801a660 	.word	0x0801a660

0801296c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801296c:	b5b0      	push	{r4, r5, r7, lr}
 801296e:	b084      	sub	sp, #16
 8012970:	af00      	add	r7, sp, #0
 8012972:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d106      	bne.n	8012988 <tcp_rexmit_rto_prepare+0x1c>
 801297a:	4b31      	ldr	r3, [pc, #196]	@ (8012a40 <tcp_rexmit_rto_prepare+0xd4>)
 801297c:	f240 6263 	movw	r2, #1635	@ 0x663
 8012980:	4930      	ldr	r1, [pc, #192]	@ (8012a44 <tcp_rexmit_rto_prepare+0xd8>)
 8012982:	4831      	ldr	r0, [pc, #196]	@ (8012a48 <tcp_rexmit_rto_prepare+0xdc>)
 8012984:	f003 fd00 	bl	8016388 <iprintf>

  if (pcb->unacked == NULL) {
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801298c:	2b00      	cmp	r3, #0
 801298e:	d102      	bne.n	8012996 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012990:	f06f 0305 	mvn.w	r3, #5
 8012994:	e050      	b.n	8012a38 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801299a:	60fb      	str	r3, [r7, #12]
 801299c:	e00b      	b.n	80129b6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801299e:	68f8      	ldr	r0, [r7, #12]
 80129a0:	f7ff fee4 	bl	801276c <tcp_output_segment_busy>
 80129a4:	4603      	mov	r3, r0
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d002      	beq.n	80129b0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80129aa:	f06f 0305 	mvn.w	r3, #5
 80129ae:	e043      	b.n	8012a38 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	60fb      	str	r3, [r7, #12]
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d1ef      	bne.n	801299e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80129be:	68f8      	ldr	r0, [r7, #12]
 80129c0:	f7ff fed4 	bl	801276c <tcp_output_segment_busy>
 80129c4:	4603      	mov	r3, r0
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d002      	beq.n	80129d0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80129ca:	f06f 0305 	mvn.w	r3, #5
 80129ce:	e033      	b.n	8012a38 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	2200      	movs	r2, #0
 80129e4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	8b5b      	ldrh	r3, [r3, #26]
 80129ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80129ee:	b29a      	uxth	r2, r3
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	68db      	ldr	r3, [r3, #12]
 80129f8:	685b      	ldr	r3, [r3, #4]
 80129fa:	4618      	mov	r0, r3
 80129fc:	f7f8 fd66 	bl	800b4cc <lwip_htonl>
 8012a00:	4604      	mov	r4, r0
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	891b      	ldrh	r3, [r3, #8]
 8012a06:	461d      	mov	r5, r3
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	68db      	ldr	r3, [r3, #12]
 8012a0c:	899b      	ldrh	r3, [r3, #12]
 8012a0e:	b29b      	uxth	r3, r3
 8012a10:	4618      	mov	r0, r3
 8012a12:	f7f8 fd45 	bl	800b4a0 <lwip_htons>
 8012a16:	4603      	mov	r3, r0
 8012a18:	b2db      	uxtb	r3, r3
 8012a1a:	f003 0303 	and.w	r3, r3, #3
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d001      	beq.n	8012a26 <tcp_rexmit_rto_prepare+0xba>
 8012a22:	2301      	movs	r3, #1
 8012a24:	e000      	b.n	8012a28 <tcp_rexmit_rto_prepare+0xbc>
 8012a26:	2300      	movs	r3, #0
 8012a28:	442b      	add	r3, r5
 8012a2a:	18e2      	adds	r2, r4, r3
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	2200      	movs	r2, #0
 8012a34:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8012a36:	2300      	movs	r3, #0
}
 8012a38:	4618      	mov	r0, r3
 8012a3a:	3710      	adds	r7, #16
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8012a40:	0801a038 	.word	0x0801a038
 8012a44:	0801a674 	.word	0x0801a674
 8012a48:	0801a08c 	.word	0x0801a08c

08012a4c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012a4c:	b580      	push	{r7, lr}
 8012a4e:	b082      	sub	sp, #8
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d106      	bne.n	8012a68 <tcp_rexmit_rto_commit+0x1c>
 8012a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a90 <tcp_rexmit_rto_commit+0x44>)
 8012a5c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012a60:	490c      	ldr	r1, [pc, #48]	@ (8012a94 <tcp_rexmit_rto_commit+0x48>)
 8012a62:	480d      	ldr	r0, [pc, #52]	@ (8012a98 <tcp_rexmit_rto_commit+0x4c>)
 8012a64:	f003 fc90 	bl	8016388 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012a6e:	2bff      	cmp	r3, #255	@ 0xff
 8012a70:	d007      	beq.n	8012a82 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012a78:	3301      	adds	r3, #1
 8012a7a:	b2da      	uxtb	r2, r3
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8012a82:	6878      	ldr	r0, [r7, #4]
 8012a84:	f7ff fc7e 	bl	8012384 <tcp_output>
}
 8012a88:	bf00      	nop
 8012a8a:	3708      	adds	r7, #8
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	bd80      	pop	{r7, pc}
 8012a90:	0801a038 	.word	0x0801a038
 8012a94:	0801a698 	.word	0x0801a698
 8012a98:	0801a08c 	.word	0x0801a08c

08012a9c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b082      	sub	sp, #8
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d106      	bne.n	8012ab8 <tcp_rexmit_rto+0x1c>
 8012aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8012ad4 <tcp_rexmit_rto+0x38>)
 8012aac:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8012ab0:	4909      	ldr	r1, [pc, #36]	@ (8012ad8 <tcp_rexmit_rto+0x3c>)
 8012ab2:	480a      	ldr	r0, [pc, #40]	@ (8012adc <tcp_rexmit_rto+0x40>)
 8012ab4:	f003 fc68 	bl	8016388 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012ab8:	6878      	ldr	r0, [r7, #4]
 8012aba:	f7ff ff57 	bl	801296c <tcp_rexmit_rto_prepare>
 8012abe:	4603      	mov	r3, r0
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d102      	bne.n	8012aca <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012ac4:	6878      	ldr	r0, [r7, #4]
 8012ac6:	f7ff ffc1 	bl	8012a4c <tcp_rexmit_rto_commit>
  }
}
 8012aca:	bf00      	nop
 8012acc:	3708      	adds	r7, #8
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}
 8012ad2:	bf00      	nop
 8012ad4:	0801a038 	.word	0x0801a038
 8012ad8:	0801a6bc 	.word	0x0801a6bc
 8012adc:	0801a08c 	.word	0x0801a08c

08012ae0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012ae0:	b590      	push	{r4, r7, lr}
 8012ae2:	b085      	sub	sp, #20
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d106      	bne.n	8012afc <tcp_rexmit+0x1c>
 8012aee:	4b2f      	ldr	r3, [pc, #188]	@ (8012bac <tcp_rexmit+0xcc>)
 8012af0:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8012af4:	492e      	ldr	r1, [pc, #184]	@ (8012bb0 <tcp_rexmit+0xd0>)
 8012af6:	482f      	ldr	r0, [pc, #188]	@ (8012bb4 <tcp_rexmit+0xd4>)
 8012af8:	f003 fc46 	bl	8016388 <iprintf>

  if (pcb->unacked == NULL) {
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d102      	bne.n	8012b0a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8012b04:	f06f 0305 	mvn.w	r3, #5
 8012b08:	e04c      	b.n	8012ba4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012b0e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8012b10:	68b8      	ldr	r0, [r7, #8]
 8012b12:	f7ff fe2b 	bl	801276c <tcp_output_segment_busy>
 8012b16:	4603      	mov	r3, r0
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d002      	beq.n	8012b22 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012b1c:	f06f 0305 	mvn.w	r3, #5
 8012b20:	e040      	b.n	8012ba4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	681a      	ldr	r2, [r3, #0]
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	336c      	adds	r3, #108	@ 0x6c
 8012b2e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012b30:	e002      	b.n	8012b38 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d011      	beq.n	8012b64 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	68db      	ldr	r3, [r3, #12]
 8012b46:	685b      	ldr	r3, [r3, #4]
 8012b48:	4618      	mov	r0, r3
 8012b4a:	f7f8 fcbf 	bl	800b4cc <lwip_htonl>
 8012b4e:	4604      	mov	r4, r0
 8012b50:	68bb      	ldr	r3, [r7, #8]
 8012b52:	68db      	ldr	r3, [r3, #12]
 8012b54:	685b      	ldr	r3, [r3, #4]
 8012b56:	4618      	mov	r0, r3
 8012b58:	f7f8 fcb8 	bl	800b4cc <lwip_htonl>
 8012b5c:	4603      	mov	r3, r0
 8012b5e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	dbe6      	blt.n	8012b32 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	681a      	ldr	r2, [r3, #0]
 8012b68:	68bb      	ldr	r3, [r7, #8]
 8012b6a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	68ba      	ldr	r2, [r7, #8]
 8012b70:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8012b72:	68bb      	ldr	r3, [r7, #8]
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d103      	bne.n	8012b82 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012b88:	2bff      	cmp	r3, #255	@ 0xff
 8012b8a:	d007      	beq.n	8012b9c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012b92:	3301      	adds	r3, #1
 8012b94:	b2da      	uxtb	r2, r3
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8012ba2:	2300      	movs	r3, #0
}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3714      	adds	r7, #20
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd90      	pop	{r4, r7, pc}
 8012bac:	0801a038 	.word	0x0801a038
 8012bb0:	0801a6d8 	.word	0x0801a6d8
 8012bb4:	0801a08c 	.word	0x0801a08c

08012bb8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012bb8:	b580      	push	{r7, lr}
 8012bba:	b082      	sub	sp, #8
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d106      	bne.n	8012bd4 <tcp_rexmit_fast+0x1c>
 8012bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8012c70 <tcp_rexmit_fast+0xb8>)
 8012bc8:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8012bcc:	4929      	ldr	r1, [pc, #164]	@ (8012c74 <tcp_rexmit_fast+0xbc>)
 8012bce:	482a      	ldr	r0, [pc, #168]	@ (8012c78 <tcp_rexmit_fast+0xc0>)
 8012bd0:	f003 fbda 	bl	8016388 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d045      	beq.n	8012c68 <tcp_rexmit_fast+0xb0>
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	8b5b      	ldrh	r3, [r3, #26]
 8012be0:	f003 0304 	and.w	r3, r3, #4
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d13f      	bne.n	8012c68 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012be8:	6878      	ldr	r0, [r7, #4]
 8012bea:	f7ff ff79 	bl	8012ae0 <tcp_rexmit>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d139      	bne.n	8012c68 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012c00:	4293      	cmp	r3, r2
 8012c02:	bf28      	it	cs
 8012c04:	4613      	movcs	r3, r2
 8012c06:	b29b      	uxth	r3, r3
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	da00      	bge.n	8012c0e <tcp_rexmit_fast+0x56>
 8012c0c:	3301      	adds	r3, #1
 8012c0e:	105b      	asrs	r3, r3, #1
 8012c10:	b29a      	uxth	r2, r3
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8012c1e:	461a      	mov	r2, r3
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c24:	005b      	lsls	r3, r3, #1
 8012c26:	429a      	cmp	r2, r3
 8012c28:	d206      	bcs.n	8012c38 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c2e:	005b      	lsls	r3, r3, #1
 8012c30:	b29a      	uxth	r2, r3
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c42:	4619      	mov	r1, r3
 8012c44:	0049      	lsls	r1, r1, #1
 8012c46:	440b      	add	r3, r1
 8012c48:	b29b      	uxth	r3, r3
 8012c4a:	4413      	add	r3, r2
 8012c4c:	b29a      	uxth	r2, r3
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	8b5b      	ldrh	r3, [r3, #26]
 8012c58:	f043 0304 	orr.w	r3, r3, #4
 8012c5c:	b29a      	uxth	r2, r3
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	2200      	movs	r2, #0
 8012c66:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8012c68:	bf00      	nop
 8012c6a:	3708      	adds	r7, #8
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	bd80      	pop	{r7, pc}
 8012c70:	0801a038 	.word	0x0801a038
 8012c74:	0801a6f0 	.word	0x0801a6f0
 8012c78:	0801a08c 	.word	0x0801a08c

08012c7c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b086      	sub	sp, #24
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	60f8      	str	r0, [r7, #12]
 8012c84:	607b      	str	r3, [r7, #4]
 8012c86:	460b      	mov	r3, r1
 8012c88:	817b      	strh	r3, [r7, #10]
 8012c8a:	4613      	mov	r3, r2
 8012c8c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012c8e:	897a      	ldrh	r2, [r7, #10]
 8012c90:	893b      	ldrh	r3, [r7, #8]
 8012c92:	4413      	add	r3, r2
 8012c94:	b29b      	uxth	r3, r3
 8012c96:	3314      	adds	r3, #20
 8012c98:	b29b      	uxth	r3, r3
 8012c9a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012c9e:	4619      	mov	r1, r3
 8012ca0:	2022      	movs	r0, #34	@ 0x22
 8012ca2:	f7f9 fd07 	bl	800c6b4 <pbuf_alloc>
 8012ca6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012ca8:	697b      	ldr	r3, [r7, #20]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d04d      	beq.n	8012d4a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012cae:	897b      	ldrh	r3, [r7, #10]
 8012cb0:	3313      	adds	r3, #19
 8012cb2:	697a      	ldr	r2, [r7, #20]
 8012cb4:	8952      	ldrh	r2, [r2, #10]
 8012cb6:	4293      	cmp	r3, r2
 8012cb8:	db06      	blt.n	8012cc8 <tcp_output_alloc_header_common+0x4c>
 8012cba:	4b26      	ldr	r3, [pc, #152]	@ (8012d54 <tcp_output_alloc_header_common+0xd8>)
 8012cbc:	f240 7223 	movw	r2, #1827	@ 0x723
 8012cc0:	4925      	ldr	r1, [pc, #148]	@ (8012d58 <tcp_output_alloc_header_common+0xdc>)
 8012cc2:	4826      	ldr	r0, [pc, #152]	@ (8012d5c <tcp_output_alloc_header_common+0xe0>)
 8012cc4:	f003 fb60 	bl	8016388 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012cc8:	697b      	ldr	r3, [r7, #20]
 8012cca:	685b      	ldr	r3, [r3, #4]
 8012ccc:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012cce:	8c3b      	ldrh	r3, [r7, #32]
 8012cd0:	4618      	mov	r0, r3
 8012cd2:	f7f8 fbe5 	bl	800b4a0 <lwip_htons>
 8012cd6:	4603      	mov	r3, r0
 8012cd8:	461a      	mov	r2, r3
 8012cda:	693b      	ldr	r3, [r7, #16]
 8012cdc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012cde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	f7f8 fbdd 	bl	800b4a0 <lwip_htons>
 8012ce6:	4603      	mov	r3, r0
 8012ce8:	461a      	mov	r2, r3
 8012cea:	693b      	ldr	r3, [r7, #16]
 8012cec:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012cee:	693b      	ldr	r3, [r7, #16]
 8012cf0:	687a      	ldr	r2, [r7, #4]
 8012cf2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012cf4:	68f8      	ldr	r0, [r7, #12]
 8012cf6:	f7f8 fbe9 	bl	800b4cc <lwip_htonl>
 8012cfa:	4602      	mov	r2, r0
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012d00:	897b      	ldrh	r3, [r7, #10]
 8012d02:	089b      	lsrs	r3, r3, #2
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	3305      	adds	r3, #5
 8012d08:	b29b      	uxth	r3, r3
 8012d0a:	031b      	lsls	r3, r3, #12
 8012d0c:	b29a      	uxth	r2, r3
 8012d0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012d12:	b29b      	uxth	r3, r3
 8012d14:	4313      	orrs	r3, r2
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	4618      	mov	r0, r3
 8012d1a:	f7f8 fbc1 	bl	800b4a0 <lwip_htons>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	461a      	mov	r2, r3
 8012d22:	693b      	ldr	r3, [r7, #16]
 8012d24:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012d26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f7f8 fbb9 	bl	800b4a0 <lwip_htons>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	461a      	mov	r2, r3
 8012d32:	693b      	ldr	r3, [r7, #16]
 8012d34:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012d36:	693b      	ldr	r3, [r7, #16]
 8012d38:	2200      	movs	r2, #0
 8012d3a:	741a      	strb	r2, [r3, #16]
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012d40:	693b      	ldr	r3, [r7, #16]
 8012d42:	2200      	movs	r2, #0
 8012d44:	749a      	strb	r2, [r3, #18]
 8012d46:	2200      	movs	r2, #0
 8012d48:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012d4a:	697b      	ldr	r3, [r7, #20]
}
 8012d4c:	4618      	mov	r0, r3
 8012d4e:	3718      	adds	r7, #24
 8012d50:	46bd      	mov	sp, r7
 8012d52:	bd80      	pop	{r7, pc}
 8012d54:	0801a038 	.word	0x0801a038
 8012d58:	0801a710 	.word	0x0801a710
 8012d5c:	0801a08c 	.word	0x0801a08c

08012d60 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012d60:	b5b0      	push	{r4, r5, r7, lr}
 8012d62:	b08a      	sub	sp, #40	@ 0x28
 8012d64:	af04      	add	r7, sp, #16
 8012d66:	60f8      	str	r0, [r7, #12]
 8012d68:	607b      	str	r3, [r7, #4]
 8012d6a:	460b      	mov	r3, r1
 8012d6c:	817b      	strh	r3, [r7, #10]
 8012d6e:	4613      	mov	r3, r2
 8012d70:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d106      	bne.n	8012d86 <tcp_output_alloc_header+0x26>
 8012d78:	4b15      	ldr	r3, [pc, #84]	@ (8012dd0 <tcp_output_alloc_header+0x70>)
 8012d7a:	f240 7242 	movw	r2, #1858	@ 0x742
 8012d7e:	4915      	ldr	r1, [pc, #84]	@ (8012dd4 <tcp_output_alloc_header+0x74>)
 8012d80:	4815      	ldr	r0, [pc, #84]	@ (8012dd8 <tcp_output_alloc_header+0x78>)
 8012d82:	f003 fb01 	bl	8016388 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012d86:	68fb      	ldr	r3, [r7, #12]
 8012d88:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	8adb      	ldrh	r3, [r3, #22]
 8012d8e:	68fa      	ldr	r2, [r7, #12]
 8012d90:	8b12      	ldrh	r2, [r2, #24]
 8012d92:	68f9      	ldr	r1, [r7, #12]
 8012d94:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8012d96:	893d      	ldrh	r5, [r7, #8]
 8012d98:	897c      	ldrh	r4, [r7, #10]
 8012d9a:	9103      	str	r1, [sp, #12]
 8012d9c:	2110      	movs	r1, #16
 8012d9e:	9102      	str	r1, [sp, #8]
 8012da0:	9201      	str	r2, [sp, #4]
 8012da2:	9300      	str	r3, [sp, #0]
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	462a      	mov	r2, r5
 8012da8:	4621      	mov	r1, r4
 8012daa:	f7ff ff67 	bl	8012c7c <tcp_output_alloc_header_common>
 8012dae:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012db0:	697b      	ldr	r3, [r7, #20]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d006      	beq.n	8012dc4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dba:	68fa      	ldr	r2, [r7, #12]
 8012dbc:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012dbe:	441a      	add	r2, r3
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8012dc4:	697b      	ldr	r3, [r7, #20]
}
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	3718      	adds	r7, #24
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8012dce:	bf00      	nop
 8012dd0:	0801a038 	.word	0x0801a038
 8012dd4:	0801a740 	.word	0x0801a740
 8012dd8:	0801a08c 	.word	0x0801a08c

08012ddc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012ddc:	b580      	push	{r7, lr}
 8012dde:	b088      	sub	sp, #32
 8012de0:	af00      	add	r7, sp, #0
 8012de2:	60f8      	str	r0, [r7, #12]
 8012de4:	60b9      	str	r1, [r7, #8]
 8012de6:	4611      	mov	r1, r2
 8012de8:	461a      	mov	r2, r3
 8012dea:	460b      	mov	r3, r1
 8012dec:	71fb      	strb	r3, [r7, #7]
 8012dee:	4613      	mov	r3, r2
 8012df0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012df2:	2300      	movs	r3, #0
 8012df4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012df6:	68bb      	ldr	r3, [r7, #8]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d106      	bne.n	8012e0a <tcp_output_fill_options+0x2e>
 8012dfc:	4b12      	ldr	r3, [pc, #72]	@ (8012e48 <tcp_output_fill_options+0x6c>)
 8012dfe:	f240 7256 	movw	r2, #1878	@ 0x756
 8012e02:	4912      	ldr	r1, [pc, #72]	@ (8012e4c <tcp_output_fill_options+0x70>)
 8012e04:	4812      	ldr	r0, [pc, #72]	@ (8012e50 <tcp_output_fill_options+0x74>)
 8012e06:	f003 fabf 	bl	8016388 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012e0a:	68bb      	ldr	r3, [r7, #8]
 8012e0c:	685b      	ldr	r3, [r3, #4]
 8012e0e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012e10:	69bb      	ldr	r3, [r7, #24]
 8012e12:	3314      	adds	r3, #20
 8012e14:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012e16:	8bfb      	ldrh	r3, [r7, #30]
 8012e18:	009b      	lsls	r3, r3, #2
 8012e1a:	461a      	mov	r2, r3
 8012e1c:	79fb      	ldrb	r3, [r7, #7]
 8012e1e:	009b      	lsls	r3, r3, #2
 8012e20:	f003 0304 	and.w	r3, r3, #4
 8012e24:	4413      	add	r3, r2
 8012e26:	3314      	adds	r3, #20
 8012e28:	69ba      	ldr	r2, [r7, #24]
 8012e2a:	4413      	add	r3, r2
 8012e2c:	697a      	ldr	r2, [r7, #20]
 8012e2e:	429a      	cmp	r2, r3
 8012e30:	d006      	beq.n	8012e40 <tcp_output_fill_options+0x64>
 8012e32:	4b05      	ldr	r3, [pc, #20]	@ (8012e48 <tcp_output_fill_options+0x6c>)
 8012e34:	f240 7275 	movw	r2, #1909	@ 0x775
 8012e38:	4906      	ldr	r1, [pc, #24]	@ (8012e54 <tcp_output_fill_options+0x78>)
 8012e3a:	4805      	ldr	r0, [pc, #20]	@ (8012e50 <tcp_output_fill_options+0x74>)
 8012e3c:	f003 faa4 	bl	8016388 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012e40:	bf00      	nop
 8012e42:	3720      	adds	r7, #32
 8012e44:	46bd      	mov	sp, r7
 8012e46:	bd80      	pop	{r7, pc}
 8012e48:	0801a038 	.word	0x0801a038
 8012e4c:	0801a768 	.word	0x0801a768
 8012e50:	0801a08c 	.word	0x0801a08c
 8012e54:	0801a660 	.word	0x0801a660

08012e58 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b08a      	sub	sp, #40	@ 0x28
 8012e5c:	af04      	add	r7, sp, #16
 8012e5e:	60f8      	str	r0, [r7, #12]
 8012e60:	60b9      	str	r1, [r7, #8]
 8012e62:	607a      	str	r2, [r7, #4]
 8012e64:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012e66:	68bb      	ldr	r3, [r7, #8]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d106      	bne.n	8012e7a <tcp_output_control_segment+0x22>
 8012e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8012ee0 <tcp_output_control_segment+0x88>)
 8012e6e:	f240 7287 	movw	r2, #1927	@ 0x787
 8012e72:	491c      	ldr	r1, [pc, #112]	@ (8012ee4 <tcp_output_control_segment+0x8c>)
 8012e74:	481c      	ldr	r0, [pc, #112]	@ (8012ee8 <tcp_output_control_segment+0x90>)
 8012e76:	f003 fa87 	bl	8016388 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012e7a:	683a      	ldr	r2, [r7, #0]
 8012e7c:	6879      	ldr	r1, [r7, #4]
 8012e7e:	68f8      	ldr	r0, [r7, #12]
 8012e80:	f7fe faea 	bl	8011458 <tcp_route>
 8012e84:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012e86:	693b      	ldr	r3, [r7, #16]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d102      	bne.n	8012e92 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012e8c:	23fc      	movs	r3, #252	@ 0xfc
 8012e8e:	75fb      	strb	r3, [r7, #23]
 8012e90:	e01c      	b.n	8012ecc <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d006      	beq.n	8012ea6 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012e98:	68fb      	ldr	r3, [r7, #12]
 8012e9a:	7adb      	ldrb	r3, [r3, #11]
 8012e9c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	7a9b      	ldrb	r3, [r3, #10]
 8012ea2:	757b      	strb	r3, [r7, #21]
 8012ea4:	e003      	b.n	8012eae <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012ea6:	23ff      	movs	r3, #255	@ 0xff
 8012ea8:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012eae:	7dba      	ldrb	r2, [r7, #22]
 8012eb0:	693b      	ldr	r3, [r7, #16]
 8012eb2:	9302      	str	r3, [sp, #8]
 8012eb4:	2306      	movs	r3, #6
 8012eb6:	9301      	str	r3, [sp, #4]
 8012eb8:	7d7b      	ldrb	r3, [r7, #21]
 8012eba:	9300      	str	r3, [sp, #0]
 8012ebc:	4613      	mov	r3, r2
 8012ebe:	683a      	ldr	r2, [r7, #0]
 8012ec0:	6879      	ldr	r1, [r7, #4]
 8012ec2:	68b8      	ldr	r0, [r7, #8]
 8012ec4:	f001 ffa0 	bl	8014e08 <ip4_output_if>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012ecc:	68b8      	ldr	r0, [r7, #8]
 8012ece:	f7f9 fed5 	bl	800cc7c <pbuf_free>
  return err;
 8012ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3718      	adds	r7, #24
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}
 8012ede:	bf00      	nop
 8012ee0:	0801a038 	.word	0x0801a038
 8012ee4:	0801a790 	.word	0x0801a790
 8012ee8:	0801a08c 	.word	0x0801a08c

08012eec <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012eec:	b590      	push	{r4, r7, lr}
 8012eee:	b08b      	sub	sp, #44	@ 0x2c
 8012ef0:	af04      	add	r7, sp, #16
 8012ef2:	60f8      	str	r0, [r7, #12]
 8012ef4:	60b9      	str	r1, [r7, #8]
 8012ef6:	607a      	str	r2, [r7, #4]
 8012ef8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012efa:	683b      	ldr	r3, [r7, #0]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d106      	bne.n	8012f0e <tcp_rst+0x22>
 8012f00:	4b1f      	ldr	r3, [pc, #124]	@ (8012f80 <tcp_rst+0x94>)
 8012f02:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8012f06:	491f      	ldr	r1, [pc, #124]	@ (8012f84 <tcp_rst+0x98>)
 8012f08:	481f      	ldr	r0, [pc, #124]	@ (8012f88 <tcp_rst+0x9c>)
 8012f0a:	f003 fa3d 	bl	8016388 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d106      	bne.n	8012f22 <tcp_rst+0x36>
 8012f14:	4b1a      	ldr	r3, [pc, #104]	@ (8012f80 <tcp_rst+0x94>)
 8012f16:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8012f1a:	491c      	ldr	r1, [pc, #112]	@ (8012f8c <tcp_rst+0xa0>)
 8012f1c:	481a      	ldr	r0, [pc, #104]	@ (8012f88 <tcp_rst+0x9c>)
 8012f1e:	f003 fa33 	bl	8016388 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012f22:	2300      	movs	r3, #0
 8012f24:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012f26:	f246 0308 	movw	r3, #24584	@ 0x6008
 8012f2a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012f2c:	7dfb      	ldrb	r3, [r7, #23]
 8012f2e:	b29c      	uxth	r4, r3
 8012f30:	68b8      	ldr	r0, [r7, #8]
 8012f32:	f7f8 facb 	bl	800b4cc <lwip_htonl>
 8012f36:	4602      	mov	r2, r0
 8012f38:	8abb      	ldrh	r3, [r7, #20]
 8012f3a:	9303      	str	r3, [sp, #12]
 8012f3c:	2314      	movs	r3, #20
 8012f3e:	9302      	str	r3, [sp, #8]
 8012f40:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8012f42:	9301      	str	r3, [sp, #4]
 8012f44:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012f46:	9300      	str	r3, [sp, #0]
 8012f48:	4613      	mov	r3, r2
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	4621      	mov	r1, r4
 8012f4e:	6878      	ldr	r0, [r7, #4]
 8012f50:	f7ff fe94 	bl	8012c7c <tcp_output_alloc_header_common>
 8012f54:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012f56:	693b      	ldr	r3, [r7, #16]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d00c      	beq.n	8012f76 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012f5c:	7dfb      	ldrb	r3, [r7, #23]
 8012f5e:	2200      	movs	r2, #0
 8012f60:	6939      	ldr	r1, [r7, #16]
 8012f62:	68f8      	ldr	r0, [r7, #12]
 8012f64:	f7ff ff3a 	bl	8012ddc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f6a:	683a      	ldr	r2, [r7, #0]
 8012f6c:	6939      	ldr	r1, [r7, #16]
 8012f6e:	68f8      	ldr	r0, [r7, #12]
 8012f70:	f7ff ff72 	bl	8012e58 <tcp_output_control_segment>
 8012f74:	e000      	b.n	8012f78 <tcp_rst+0x8c>
    return;
 8012f76:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012f78:	371c      	adds	r7, #28
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	bd90      	pop	{r4, r7, pc}
 8012f7e:	bf00      	nop
 8012f80:	0801a038 	.word	0x0801a038
 8012f84:	0801a7bc 	.word	0x0801a7bc
 8012f88:	0801a08c 	.word	0x0801a08c
 8012f8c:	0801a7d8 	.word	0x0801a7d8

08012f90 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012f90:	b590      	push	{r4, r7, lr}
 8012f92:	b087      	sub	sp, #28
 8012f94:	af00      	add	r7, sp, #0
 8012f96:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012f98:	2300      	movs	r3, #0
 8012f9a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d106      	bne.n	8012fb4 <tcp_send_empty_ack+0x24>
 8012fa6:	4b28      	ldr	r3, [pc, #160]	@ (8013048 <tcp_send_empty_ack+0xb8>)
 8012fa8:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8012fac:	4927      	ldr	r1, [pc, #156]	@ (801304c <tcp_send_empty_ack+0xbc>)
 8012fae:	4828      	ldr	r0, [pc, #160]	@ (8013050 <tcp_send_empty_ack+0xc0>)
 8012fb0:	f003 f9ea 	bl	8016388 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012fb4:	7dfb      	ldrb	r3, [r7, #23]
 8012fb6:	009b      	lsls	r3, r3, #2
 8012fb8:	b2db      	uxtb	r3, r3
 8012fba:	f003 0304 	and.w	r3, r3, #4
 8012fbe:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012fc0:	7d7b      	ldrb	r3, [r7, #21]
 8012fc2:	b29c      	uxth	r4, r3
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f7f8 fa7f 	bl	800b4cc <lwip_htonl>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	2200      	movs	r2, #0
 8012fd2:	4621      	mov	r1, r4
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f7ff fec3 	bl	8012d60 <tcp_output_alloc_header>
 8012fda:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012fdc:	693b      	ldr	r3, [r7, #16]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d109      	bne.n	8012ff6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	8b5b      	ldrh	r3, [r3, #26]
 8012fe6:	f043 0303 	orr.w	r3, r3, #3
 8012fea:	b29a      	uxth	r2, r3
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012ff0:	f06f 0301 	mvn.w	r3, #1
 8012ff4:	e023      	b.n	801303e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012ff6:	7dbb      	ldrb	r3, [r7, #22]
 8012ff8:	7dfa      	ldrb	r2, [r7, #23]
 8012ffa:	6939      	ldr	r1, [r7, #16]
 8012ffc:	6878      	ldr	r0, [r7, #4]
 8012ffe:	f7ff feed 	bl	8012ddc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8013002:	687a      	ldr	r2, [r7, #4]
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	3304      	adds	r3, #4
 8013008:	6939      	ldr	r1, [r7, #16]
 801300a:	6878      	ldr	r0, [r7, #4]
 801300c:	f7ff ff24 	bl	8012e58 <tcp_output_control_segment>
 8013010:	4603      	mov	r3, r0
 8013012:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8013014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d007      	beq.n	801302c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	8b5b      	ldrh	r3, [r3, #26]
 8013020:	f043 0303 	orr.w	r3, r3, #3
 8013024:	b29a      	uxth	r2, r3
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	835a      	strh	r2, [r3, #26]
 801302a:	e006      	b.n	801303a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	8b5b      	ldrh	r3, [r3, #26]
 8013030:	f023 0303 	bic.w	r3, r3, #3
 8013034:	b29a      	uxth	r2, r3
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801303a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801303e:	4618      	mov	r0, r3
 8013040:	371c      	adds	r7, #28
 8013042:	46bd      	mov	sp, r7
 8013044:	bd90      	pop	{r4, r7, pc}
 8013046:	bf00      	nop
 8013048:	0801a038 	.word	0x0801a038
 801304c:	0801a7f4 	.word	0x0801a7f4
 8013050:	0801a08c 	.word	0x0801a08c

08013054 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8013054:	b590      	push	{r4, r7, lr}
 8013056:	b087      	sub	sp, #28
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801305c:	2300      	movs	r3, #0
 801305e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d106      	bne.n	8013074 <tcp_keepalive+0x20>
 8013066:	4b18      	ldr	r3, [pc, #96]	@ (80130c8 <tcp_keepalive+0x74>)
 8013068:	f640 0224 	movw	r2, #2084	@ 0x824
 801306c:	4917      	ldr	r1, [pc, #92]	@ (80130cc <tcp_keepalive+0x78>)
 801306e:	4818      	ldr	r0, [pc, #96]	@ (80130d0 <tcp_keepalive+0x7c>)
 8013070:	f003 f98a 	bl	8016388 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8013074:	7dfb      	ldrb	r3, [r7, #23]
 8013076:	b29c      	uxth	r4, r3
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801307c:	3b01      	subs	r3, #1
 801307e:	4618      	mov	r0, r3
 8013080:	f7f8 fa24 	bl	800b4cc <lwip_htonl>
 8013084:	4603      	mov	r3, r0
 8013086:	2200      	movs	r2, #0
 8013088:	4621      	mov	r1, r4
 801308a:	6878      	ldr	r0, [r7, #4]
 801308c:	f7ff fe68 	bl	8012d60 <tcp_output_alloc_header>
 8013090:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013092:	693b      	ldr	r3, [r7, #16]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d102      	bne.n	801309e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8013098:	f04f 33ff 	mov.w	r3, #4294967295
 801309c:	e010      	b.n	80130c0 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801309e:	7dfb      	ldrb	r3, [r7, #23]
 80130a0:	2200      	movs	r2, #0
 80130a2:	6939      	ldr	r1, [r7, #16]
 80130a4:	6878      	ldr	r0, [r7, #4]
 80130a6:	f7ff fe99 	bl	8012ddc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80130aa:	687a      	ldr	r2, [r7, #4]
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	3304      	adds	r3, #4
 80130b0:	6939      	ldr	r1, [r7, #16]
 80130b2:	6878      	ldr	r0, [r7, #4]
 80130b4:	f7ff fed0 	bl	8012e58 <tcp_output_control_segment>
 80130b8:	4603      	mov	r3, r0
 80130ba:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80130bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80130c0:	4618      	mov	r0, r3
 80130c2:	371c      	adds	r7, #28
 80130c4:	46bd      	mov	sp, r7
 80130c6:	bd90      	pop	{r4, r7, pc}
 80130c8:	0801a038 	.word	0x0801a038
 80130cc:	0801a814 	.word	0x0801a814
 80130d0:	0801a08c 	.word	0x0801a08c

080130d4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80130d4:	b590      	push	{r4, r7, lr}
 80130d6:	b08b      	sub	sp, #44	@ 0x2c
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80130dc:	2300      	movs	r3, #0
 80130de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d106      	bne.n	80130f6 <tcp_zero_window_probe+0x22>
 80130e8:	4b4c      	ldr	r3, [pc, #304]	@ (801321c <tcp_zero_window_probe+0x148>)
 80130ea:	f640 024f 	movw	r2, #2127	@ 0x84f
 80130ee:	494c      	ldr	r1, [pc, #304]	@ (8013220 <tcp_zero_window_probe+0x14c>)
 80130f0:	484c      	ldr	r0, [pc, #304]	@ (8013224 <tcp_zero_window_probe+0x150>)
 80130f2:	f003 f949 	bl	8016388 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80130fa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80130fc:	6a3b      	ldr	r3, [r7, #32]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d101      	bne.n	8013106 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8013102:	2300      	movs	r3, #0
 8013104:	e086      	b.n	8013214 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801310c:	2bff      	cmp	r3, #255	@ 0xff
 801310e:	d007      	beq.n	8013120 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8013116:	3301      	adds	r3, #1
 8013118:	b2da      	uxtb	r2, r3
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8013120:	6a3b      	ldr	r3, [r7, #32]
 8013122:	68db      	ldr	r3, [r3, #12]
 8013124:	899b      	ldrh	r3, [r3, #12]
 8013126:	b29b      	uxth	r3, r3
 8013128:	4618      	mov	r0, r3
 801312a:	f7f8 f9b9 	bl	800b4a0 <lwip_htons>
 801312e:	4603      	mov	r3, r0
 8013130:	b2db      	uxtb	r3, r3
 8013132:	f003 0301 	and.w	r3, r3, #1
 8013136:	2b00      	cmp	r3, #0
 8013138:	d005      	beq.n	8013146 <tcp_zero_window_probe+0x72>
 801313a:	6a3b      	ldr	r3, [r7, #32]
 801313c:	891b      	ldrh	r3, [r3, #8]
 801313e:	2b00      	cmp	r3, #0
 8013140:	d101      	bne.n	8013146 <tcp_zero_window_probe+0x72>
 8013142:	2301      	movs	r3, #1
 8013144:	e000      	b.n	8013148 <tcp_zero_window_probe+0x74>
 8013146:	2300      	movs	r3, #0
 8013148:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801314a:	7ffb      	ldrb	r3, [r7, #31]
 801314c:	2b00      	cmp	r3, #0
 801314e:	bf0c      	ite	eq
 8013150:	2301      	moveq	r3, #1
 8013152:	2300      	movne	r3, #0
 8013154:	b2db      	uxtb	r3, r3
 8013156:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8013158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801315c:	b299      	uxth	r1, r3
 801315e:	6a3b      	ldr	r3, [r7, #32]
 8013160:	68db      	ldr	r3, [r3, #12]
 8013162:	685b      	ldr	r3, [r3, #4]
 8013164:	8bba      	ldrh	r2, [r7, #28]
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f7ff fdfa 	bl	8012d60 <tcp_output_alloc_header>
 801316c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801316e:	69bb      	ldr	r3, [r7, #24]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d102      	bne.n	801317a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8013174:	f04f 33ff 	mov.w	r3, #4294967295
 8013178:	e04c      	b.n	8013214 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801317a:	69bb      	ldr	r3, [r7, #24]
 801317c:	685b      	ldr	r3, [r3, #4]
 801317e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8013180:	7ffb      	ldrb	r3, [r7, #31]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d011      	beq.n	80131aa <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8013186:	697b      	ldr	r3, [r7, #20]
 8013188:	899b      	ldrh	r3, [r3, #12]
 801318a:	b29b      	uxth	r3, r3
 801318c:	b21b      	sxth	r3, r3
 801318e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8013192:	b21c      	sxth	r4, r3
 8013194:	2011      	movs	r0, #17
 8013196:	f7f8 f983 	bl	800b4a0 <lwip_htons>
 801319a:	4603      	mov	r3, r0
 801319c:	b21b      	sxth	r3, r3
 801319e:	4323      	orrs	r3, r4
 80131a0:	b21b      	sxth	r3, r3
 80131a2:	b29a      	uxth	r2, r3
 80131a4:	697b      	ldr	r3, [r7, #20]
 80131a6:	819a      	strh	r2, [r3, #12]
 80131a8:	e010      	b.n	80131cc <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80131aa:	69bb      	ldr	r3, [r7, #24]
 80131ac:	685b      	ldr	r3, [r3, #4]
 80131ae:	3314      	adds	r3, #20
 80131b0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80131b2:	6a3b      	ldr	r3, [r7, #32]
 80131b4:	6858      	ldr	r0, [r3, #4]
 80131b6:	6a3b      	ldr	r3, [r7, #32]
 80131b8:	685b      	ldr	r3, [r3, #4]
 80131ba:	891a      	ldrh	r2, [r3, #8]
 80131bc:	6a3b      	ldr	r3, [r7, #32]
 80131be:	891b      	ldrh	r3, [r3, #8]
 80131c0:	1ad3      	subs	r3, r2, r3
 80131c2:	b29b      	uxth	r3, r3
 80131c4:	2201      	movs	r2, #1
 80131c6:	6939      	ldr	r1, [r7, #16]
 80131c8:	f7f9 ff5e 	bl	800d088 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80131cc:	6a3b      	ldr	r3, [r7, #32]
 80131ce:	68db      	ldr	r3, [r3, #12]
 80131d0:	685b      	ldr	r3, [r3, #4]
 80131d2:	4618      	mov	r0, r3
 80131d4:	f7f8 f97a 	bl	800b4cc <lwip_htonl>
 80131d8:	4603      	mov	r3, r0
 80131da:	3301      	adds	r3, #1
 80131dc:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	1ad3      	subs	r3, r2, r3
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	da02      	bge.n	80131f0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	68fa      	ldr	r2, [r7, #12]
 80131ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80131f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80131f4:	2200      	movs	r2, #0
 80131f6:	69b9      	ldr	r1, [r7, #24]
 80131f8:	6878      	ldr	r0, [r7, #4]
 80131fa:	f7ff fdef 	bl	8012ddc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80131fe:	687a      	ldr	r2, [r7, #4]
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	3304      	adds	r3, #4
 8013204:	69b9      	ldr	r1, [r7, #24]
 8013206:	6878      	ldr	r0, [r7, #4]
 8013208:	f7ff fe26 	bl	8012e58 <tcp_output_control_segment>
 801320c:	4603      	mov	r3, r0
 801320e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013210:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8013214:	4618      	mov	r0, r3
 8013216:	372c      	adds	r7, #44	@ 0x2c
 8013218:	46bd      	mov	sp, r7
 801321a:	bd90      	pop	{r4, r7, pc}
 801321c:	0801a038 	.word	0x0801a038
 8013220:	0801a830 	.word	0x0801a830
 8013224:	0801a08c 	.word	0x0801a08c

08013228 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8013228:	b580      	push	{r7, lr}
 801322a:	b082      	sub	sp, #8
 801322c:	af00      	add	r7, sp, #0
 801322e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8013230:	f7fa f818 	bl	800d264 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8013234:	4b0a      	ldr	r3, [pc, #40]	@ (8013260 <tcpip_tcp_timer+0x38>)
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d103      	bne.n	8013244 <tcpip_tcp_timer+0x1c>
 801323c:	4b09      	ldr	r3, [pc, #36]	@ (8013264 <tcpip_tcp_timer+0x3c>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d005      	beq.n	8013250 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013244:	2200      	movs	r2, #0
 8013246:	4908      	ldr	r1, [pc, #32]	@ (8013268 <tcpip_tcp_timer+0x40>)
 8013248:	20fa      	movs	r0, #250	@ 0xfa
 801324a:	f000 f8f3 	bl	8013434 <sys_timeout>
 801324e:	e003      	b.n	8013258 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013250:	4b06      	ldr	r3, [pc, #24]	@ (801326c <tcpip_tcp_timer+0x44>)
 8013252:	2200      	movs	r2, #0
 8013254:	601a      	str	r2, [r3, #0]
  }
}
 8013256:	bf00      	nop
 8013258:	bf00      	nop
 801325a:	3708      	adds	r7, #8
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}
 8013260:	20011a80 	.word	0x20011a80
 8013264:	20011a84 	.word	0x20011a84
 8013268:	08013229 	.word	0x08013229
 801326c:	20011acc 	.word	0x20011acc

08013270 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8013274:	4b0a      	ldr	r3, [pc, #40]	@ (80132a0 <tcp_timer_needed+0x30>)
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d10f      	bne.n	801329c <tcp_timer_needed+0x2c>
 801327c:	4b09      	ldr	r3, [pc, #36]	@ (80132a4 <tcp_timer_needed+0x34>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d103      	bne.n	801328c <tcp_timer_needed+0x1c>
 8013284:	4b08      	ldr	r3, [pc, #32]	@ (80132a8 <tcp_timer_needed+0x38>)
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d007      	beq.n	801329c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801328c:	4b04      	ldr	r3, [pc, #16]	@ (80132a0 <tcp_timer_needed+0x30>)
 801328e:	2201      	movs	r2, #1
 8013290:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013292:	2200      	movs	r2, #0
 8013294:	4905      	ldr	r1, [pc, #20]	@ (80132ac <tcp_timer_needed+0x3c>)
 8013296:	20fa      	movs	r0, #250	@ 0xfa
 8013298:	f000 f8cc 	bl	8013434 <sys_timeout>
  }
}
 801329c:	bf00      	nop
 801329e:	bd80      	pop	{r7, pc}
 80132a0:	20011acc 	.word	0x20011acc
 80132a4:	20011a80 	.word	0x20011a80
 80132a8:	20011a84 	.word	0x20011a84
 80132ac:	08013229 	.word	0x08013229

080132b0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80132b0:	b580      	push	{r7, lr}
 80132b2:	b086      	sub	sp, #24
 80132b4:	af00      	add	r7, sp, #0
 80132b6:	60f8      	str	r0, [r7, #12]
 80132b8:	60b9      	str	r1, [r7, #8]
 80132ba:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80132bc:	200a      	movs	r0, #10
 80132be:	f7f8 fdc3 	bl	800be48 <memp_malloc>
 80132c2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80132c4:	693b      	ldr	r3, [r7, #16]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d109      	bne.n	80132de <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80132ca:	693b      	ldr	r3, [r7, #16]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d151      	bne.n	8013374 <sys_timeout_abs+0xc4>
 80132d0:	4b2a      	ldr	r3, [pc, #168]	@ (801337c <sys_timeout_abs+0xcc>)
 80132d2:	22be      	movs	r2, #190	@ 0xbe
 80132d4:	492a      	ldr	r1, [pc, #168]	@ (8013380 <sys_timeout_abs+0xd0>)
 80132d6:	482b      	ldr	r0, [pc, #172]	@ (8013384 <sys_timeout_abs+0xd4>)
 80132d8:	f003 f856 	bl	8016388 <iprintf>
    return;
 80132dc:	e04a      	b.n	8013374 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80132de:	693b      	ldr	r3, [r7, #16]
 80132e0:	2200      	movs	r2, #0
 80132e2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	68ba      	ldr	r2, [r7, #8]
 80132e8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80132ea:	693b      	ldr	r3, [r7, #16]
 80132ec:	687a      	ldr	r2, [r7, #4]
 80132ee:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80132f0:	693b      	ldr	r3, [r7, #16]
 80132f2:	68fa      	ldr	r2, [r7, #12]
 80132f4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80132f6:	4b24      	ldr	r3, [pc, #144]	@ (8013388 <sys_timeout_abs+0xd8>)
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d103      	bne.n	8013306 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80132fe:	4a22      	ldr	r2, [pc, #136]	@ (8013388 <sys_timeout_abs+0xd8>)
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	6013      	str	r3, [r2, #0]
    return;
 8013304:	e037      	b.n	8013376 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8013306:	693b      	ldr	r3, [r7, #16]
 8013308:	685a      	ldr	r2, [r3, #4]
 801330a:	4b1f      	ldr	r3, [pc, #124]	@ (8013388 <sys_timeout_abs+0xd8>)
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	685b      	ldr	r3, [r3, #4]
 8013310:	1ad3      	subs	r3, r2, r3
 8013312:	0fdb      	lsrs	r3, r3, #31
 8013314:	f003 0301 	and.w	r3, r3, #1
 8013318:	b2db      	uxtb	r3, r3
 801331a:	2b00      	cmp	r3, #0
 801331c:	d007      	beq.n	801332e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801331e:	4b1a      	ldr	r3, [pc, #104]	@ (8013388 <sys_timeout_abs+0xd8>)
 8013320:	681a      	ldr	r2, [r3, #0]
 8013322:	693b      	ldr	r3, [r7, #16]
 8013324:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8013326:	4a18      	ldr	r2, [pc, #96]	@ (8013388 <sys_timeout_abs+0xd8>)
 8013328:	693b      	ldr	r3, [r7, #16]
 801332a:	6013      	str	r3, [r2, #0]
 801332c:	e023      	b.n	8013376 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801332e:	4b16      	ldr	r3, [pc, #88]	@ (8013388 <sys_timeout_abs+0xd8>)
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	617b      	str	r3, [r7, #20]
 8013334:	e01a      	b.n	801336c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8013336:	697b      	ldr	r3, [r7, #20]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d00b      	beq.n	8013356 <sys_timeout_abs+0xa6>
 801333e:	693b      	ldr	r3, [r7, #16]
 8013340:	685a      	ldr	r2, [r3, #4]
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	685b      	ldr	r3, [r3, #4]
 8013348:	1ad3      	subs	r3, r2, r3
 801334a:	0fdb      	lsrs	r3, r3, #31
 801334c:	f003 0301 	and.w	r3, r3, #1
 8013350:	b2db      	uxtb	r3, r3
 8013352:	2b00      	cmp	r3, #0
 8013354:	d007      	beq.n	8013366 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8013356:	697b      	ldr	r3, [r7, #20]
 8013358:	681a      	ldr	r2, [r3, #0]
 801335a:	693b      	ldr	r3, [r7, #16]
 801335c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801335e:	697b      	ldr	r3, [r7, #20]
 8013360:	693a      	ldr	r2, [r7, #16]
 8013362:	601a      	str	r2, [r3, #0]
        break;
 8013364:	e007      	b.n	8013376 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8013366:	697b      	ldr	r3, [r7, #20]
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	617b      	str	r3, [r7, #20]
 801336c:	697b      	ldr	r3, [r7, #20]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d1e1      	bne.n	8013336 <sys_timeout_abs+0x86>
 8013372:	e000      	b.n	8013376 <sys_timeout_abs+0xc6>
    return;
 8013374:	bf00      	nop
      }
    }
  }
}
 8013376:	3718      	adds	r7, #24
 8013378:	46bd      	mov	sp, r7
 801337a:	bd80      	pop	{r7, pc}
 801337c:	0801a854 	.word	0x0801a854
 8013380:	0801a888 	.word	0x0801a888
 8013384:	0801a8c8 	.word	0x0801a8c8
 8013388:	20011ac4 	.word	0x20011ac4

0801338c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801338c:	b580      	push	{r7, lr}
 801338e:	b086      	sub	sp, #24
 8013390:	af00      	add	r7, sp, #0
 8013392:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8013398:	697b      	ldr	r3, [r7, #20]
 801339a:	685b      	ldr	r3, [r3, #4]
 801339c:	4798      	blx	r3

  now = sys_now();
 801339e:	f7f4 fc1d 	bl	8007bdc <sys_now>
 80133a2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80133a4:	697b      	ldr	r3, [r7, #20]
 80133a6:	681a      	ldr	r2, [r3, #0]
 80133a8:	4b0f      	ldr	r3, [pc, #60]	@ (80133e8 <lwip_cyclic_timer+0x5c>)
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	4413      	add	r3, r2
 80133ae:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80133b0:	68fa      	ldr	r2, [r7, #12]
 80133b2:	693b      	ldr	r3, [r7, #16]
 80133b4:	1ad3      	subs	r3, r2, r3
 80133b6:	0fdb      	lsrs	r3, r3, #31
 80133b8:	f003 0301 	and.w	r3, r3, #1
 80133bc:	b2db      	uxtb	r3, r3
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d009      	beq.n	80133d6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80133c2:	697b      	ldr	r3, [r7, #20]
 80133c4:	681a      	ldr	r2, [r3, #0]
 80133c6:	693b      	ldr	r3, [r7, #16]
 80133c8:	4413      	add	r3, r2
 80133ca:	687a      	ldr	r2, [r7, #4]
 80133cc:	4907      	ldr	r1, [pc, #28]	@ (80133ec <lwip_cyclic_timer+0x60>)
 80133ce:	4618      	mov	r0, r3
 80133d0:	f7ff ff6e 	bl	80132b0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80133d4:	e004      	b.n	80133e0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80133d6:	687a      	ldr	r2, [r7, #4]
 80133d8:	4904      	ldr	r1, [pc, #16]	@ (80133ec <lwip_cyclic_timer+0x60>)
 80133da:	68f8      	ldr	r0, [r7, #12]
 80133dc:	f7ff ff68 	bl	80132b0 <sys_timeout_abs>
}
 80133e0:	bf00      	nop
 80133e2:	3718      	adds	r7, #24
 80133e4:	46bd      	mov	sp, r7
 80133e6:	bd80      	pop	{r7, pc}
 80133e8:	20011ac8 	.word	0x20011ac8
 80133ec:	0801338d 	.word	0x0801338d

080133f0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80133f0:	b580      	push	{r7, lr}
 80133f2:	b082      	sub	sp, #8
 80133f4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80133f6:	2301      	movs	r3, #1
 80133f8:	607b      	str	r3, [r7, #4]
 80133fa:	e00e      	b.n	801341a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80133fc:	4a0b      	ldr	r2, [pc, #44]	@ (801342c <sys_timeouts_init+0x3c>)
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	00db      	lsls	r3, r3, #3
 8013408:	4a08      	ldr	r2, [pc, #32]	@ (801342c <sys_timeouts_init+0x3c>)
 801340a:	4413      	add	r3, r2
 801340c:	461a      	mov	r2, r3
 801340e:	4908      	ldr	r1, [pc, #32]	@ (8013430 <sys_timeouts_init+0x40>)
 8013410:	f000 f810 	bl	8013434 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	3301      	adds	r3, #1
 8013418:	607b      	str	r3, [r7, #4]
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	2b02      	cmp	r3, #2
 801341e:	d9ed      	bls.n	80133fc <sys_timeouts_init+0xc>
  }
}
 8013420:	bf00      	nop
 8013422:	bf00      	nop
 8013424:	3708      	adds	r7, #8
 8013426:	46bd      	mov	sp, r7
 8013428:	bd80      	pop	{r7, pc}
 801342a:	bf00      	nop
 801342c:	0801b48c 	.word	0x0801b48c
 8013430:	0801338d 	.word	0x0801338d

08013434 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b086      	sub	sp, #24
 8013438:	af00      	add	r7, sp, #0
 801343a:	60f8      	str	r0, [r7, #12]
 801343c:	60b9      	str	r1, [r7, #8]
 801343e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013446:	d306      	bcc.n	8013456 <sys_timeout+0x22>
 8013448:	4b0a      	ldr	r3, [pc, #40]	@ (8013474 <sys_timeout+0x40>)
 801344a:	f240 1229 	movw	r2, #297	@ 0x129
 801344e:	490a      	ldr	r1, [pc, #40]	@ (8013478 <sys_timeout+0x44>)
 8013450:	480a      	ldr	r0, [pc, #40]	@ (801347c <sys_timeout+0x48>)
 8013452:	f002 ff99 	bl	8016388 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8013456:	f7f4 fbc1 	bl	8007bdc <sys_now>
 801345a:	4602      	mov	r2, r0
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	4413      	add	r3, r2
 8013460:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8013462:	687a      	ldr	r2, [r7, #4]
 8013464:	68b9      	ldr	r1, [r7, #8]
 8013466:	6978      	ldr	r0, [r7, #20]
 8013468:	f7ff ff22 	bl	80132b0 <sys_timeout_abs>
#endif
}
 801346c:	bf00      	nop
 801346e:	3718      	adds	r7, #24
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}
 8013474:	0801a854 	.word	0x0801a854
 8013478:	0801a8f0 	.word	0x0801a8f0
 801347c:	0801a8c8 	.word	0x0801a8c8

08013480 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b084      	sub	sp, #16
 8013484:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8013486:	f7f4 fba9 	bl	8007bdc <sys_now>
 801348a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801348c:	4b17      	ldr	r3, [pc, #92]	@ (80134ec <sys_check_timeouts+0x6c>)
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8013492:	68bb      	ldr	r3, [r7, #8]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d022      	beq.n	80134de <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	685b      	ldr	r3, [r3, #4]
 801349c:	68fa      	ldr	r2, [r7, #12]
 801349e:	1ad3      	subs	r3, r2, r3
 80134a0:	0fdb      	lsrs	r3, r3, #31
 80134a2:	f003 0301 	and.w	r3, r3, #1
 80134a6:	b2db      	uxtb	r3, r3
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d11a      	bne.n	80134e2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80134ac:	68bb      	ldr	r3, [r7, #8]
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	4a0e      	ldr	r2, [pc, #56]	@ (80134ec <sys_check_timeouts+0x6c>)
 80134b2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80134b4:	68bb      	ldr	r3, [r7, #8]
 80134b6:	689b      	ldr	r3, [r3, #8]
 80134b8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80134ba:	68bb      	ldr	r3, [r7, #8]
 80134bc:	68db      	ldr	r3, [r3, #12]
 80134be:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80134c0:	68bb      	ldr	r3, [r7, #8]
 80134c2:	685b      	ldr	r3, [r3, #4]
 80134c4:	4a0a      	ldr	r2, [pc, #40]	@ (80134f0 <sys_check_timeouts+0x70>)
 80134c6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80134c8:	68b9      	ldr	r1, [r7, #8]
 80134ca:	200a      	movs	r0, #10
 80134cc:	f7f8 fd32 	bl	800bf34 <memp_free>
    if (handler != NULL) {
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d0da      	beq.n	801348c <sys_check_timeouts+0xc>
      handler(arg);
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	6838      	ldr	r0, [r7, #0]
 80134da:	4798      	blx	r3
  do {
 80134dc:	e7d6      	b.n	801348c <sys_check_timeouts+0xc>
      return;
 80134de:	bf00      	nop
 80134e0:	e000      	b.n	80134e4 <sys_check_timeouts+0x64>
      return;
 80134e2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80134e4:	3710      	adds	r7, #16
 80134e6:	46bd      	mov	sp, r7
 80134e8:	bd80      	pop	{r7, pc}
 80134ea:	bf00      	nop
 80134ec:	20011ac4 	.word	0x20011ac4
 80134f0:	20011ac8 	.word	0x20011ac8

080134f4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b082      	sub	sp, #8
 80134f8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80134fa:	4b16      	ldr	r3, [pc, #88]	@ (8013554 <sys_timeouts_sleeptime+0x60>)
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d102      	bne.n	8013508 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8013502:	f04f 33ff 	mov.w	r3, #4294967295
 8013506:	e020      	b.n	801354a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8013508:	f7f4 fb68 	bl	8007bdc <sys_now>
 801350c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801350e:	4b11      	ldr	r3, [pc, #68]	@ (8013554 <sys_timeouts_sleeptime+0x60>)
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	685a      	ldr	r2, [r3, #4]
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	1ad3      	subs	r3, r2, r3
 8013518:	0fdb      	lsrs	r3, r3, #31
 801351a:	f003 0301 	and.w	r3, r3, #1
 801351e:	b2db      	uxtb	r3, r3
 8013520:	2b00      	cmp	r3, #0
 8013522:	d001      	beq.n	8013528 <sys_timeouts_sleeptime+0x34>
    return 0;
 8013524:	2300      	movs	r3, #0
 8013526:	e010      	b.n	801354a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8013528:	4b0a      	ldr	r3, [pc, #40]	@ (8013554 <sys_timeouts_sleeptime+0x60>)
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	685a      	ldr	r2, [r3, #4]
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	1ad3      	subs	r3, r2, r3
 8013532:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8013534:	683b      	ldr	r3, [r7, #0]
 8013536:	2b00      	cmp	r3, #0
 8013538:	da06      	bge.n	8013548 <sys_timeouts_sleeptime+0x54>
 801353a:	4b07      	ldr	r3, [pc, #28]	@ (8013558 <sys_timeouts_sleeptime+0x64>)
 801353c:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8013540:	4906      	ldr	r1, [pc, #24]	@ (801355c <sys_timeouts_sleeptime+0x68>)
 8013542:	4807      	ldr	r0, [pc, #28]	@ (8013560 <sys_timeouts_sleeptime+0x6c>)
 8013544:	f002 ff20 	bl	8016388 <iprintf>
    return ret;
 8013548:	683b      	ldr	r3, [r7, #0]
  }
}
 801354a:	4618      	mov	r0, r3
 801354c:	3708      	adds	r7, #8
 801354e:	46bd      	mov	sp, r7
 8013550:	bd80      	pop	{r7, pc}
 8013552:	bf00      	nop
 8013554:	20011ac4 	.word	0x20011ac4
 8013558:	0801a854 	.word	0x0801a854
 801355c:	0801a928 	.word	0x0801a928
 8013560:	0801a8c8 	.word	0x0801a8c8

08013564 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8013564:	b580      	push	{r7, lr}
 8013566:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013568:	f002 fd92 	bl	8016090 <rand>
 801356c:	4603      	mov	r3, r0
 801356e:	b29b      	uxth	r3, r3
 8013570:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013574:	b29b      	uxth	r3, r3
 8013576:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801357a:	b29a      	uxth	r2, r3
 801357c:	4b01      	ldr	r3, [pc, #4]	@ (8013584 <udp_init+0x20>)
 801357e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013580:	bf00      	nop
 8013582:	bd80      	pop	{r7, pc}
 8013584:	20000030 	.word	0x20000030

08013588 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8013588:	b580      	push	{r7, lr}
 801358a:	b084      	sub	sp, #16
 801358c:	af00      	add	r7, sp, #0
 801358e:	60f8      	str	r0, [r7, #12]
 8013590:	60b9      	str	r1, [r7, #8]
 8013592:	4613      	mov	r3, r2
 8013594:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d105      	bne.n	80135a8 <udp_input_local_match+0x20>
 801359c:	4b27      	ldr	r3, [pc, #156]	@ (801363c <udp_input_local_match+0xb4>)
 801359e:	2287      	movs	r2, #135	@ 0x87
 80135a0:	4927      	ldr	r1, [pc, #156]	@ (8013640 <udp_input_local_match+0xb8>)
 80135a2:	4828      	ldr	r0, [pc, #160]	@ (8013644 <udp_input_local_match+0xbc>)
 80135a4:	f002 fef0 	bl	8016388 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80135a8:	68bb      	ldr	r3, [r7, #8]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d105      	bne.n	80135ba <udp_input_local_match+0x32>
 80135ae:	4b23      	ldr	r3, [pc, #140]	@ (801363c <udp_input_local_match+0xb4>)
 80135b0:	2288      	movs	r2, #136	@ 0x88
 80135b2:	4925      	ldr	r1, [pc, #148]	@ (8013648 <udp_input_local_match+0xc0>)
 80135b4:	4823      	ldr	r0, [pc, #140]	@ (8013644 <udp_input_local_match+0xbc>)
 80135b6:	f002 fee7 	bl	8016388 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	7a1b      	ldrb	r3, [r3, #8]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d00b      	beq.n	80135da <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	7a1a      	ldrb	r2, [r3, #8]
 80135c6:	4b21      	ldr	r3, [pc, #132]	@ (801364c <udp_input_local_match+0xc4>)
 80135c8:	685b      	ldr	r3, [r3, #4]
 80135ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80135ce:	3301      	adds	r3, #1
 80135d0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80135d2:	429a      	cmp	r2, r3
 80135d4:	d001      	beq.n	80135da <udp_input_local_match+0x52>
    return 0;
 80135d6:	2300      	movs	r3, #0
 80135d8:	e02b      	b.n	8013632 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80135da:	79fb      	ldrb	r3, [r7, #7]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d018      	beq.n	8013612 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d013      	beq.n	801360e <udp_input_local_match+0x86>
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d00f      	beq.n	801360e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80135ee:	4b17      	ldr	r3, [pc, #92]	@ (801364c <udp_input_local_match+0xc4>)
 80135f0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80135f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135f6:	d00a      	beq.n	801360e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	681a      	ldr	r2, [r3, #0]
 80135fc:	4b13      	ldr	r3, [pc, #76]	@ (801364c <udp_input_local_match+0xc4>)
 80135fe:	695b      	ldr	r3, [r3, #20]
 8013600:	405a      	eors	r2, r3
 8013602:	68bb      	ldr	r3, [r7, #8]
 8013604:	3308      	adds	r3, #8
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801360a:	2b00      	cmp	r3, #0
 801360c:	d110      	bne.n	8013630 <udp_input_local_match+0xa8>
          return 1;
 801360e:	2301      	movs	r3, #1
 8013610:	e00f      	b.n	8013632 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d009      	beq.n	801362c <udp_input_local_match+0xa4>
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	2b00      	cmp	r3, #0
 801361e:	d005      	beq.n	801362c <udp_input_local_match+0xa4>
 8013620:	68fb      	ldr	r3, [r7, #12]
 8013622:	681a      	ldr	r2, [r3, #0]
 8013624:	4b09      	ldr	r3, [pc, #36]	@ (801364c <udp_input_local_match+0xc4>)
 8013626:	695b      	ldr	r3, [r3, #20]
 8013628:	429a      	cmp	r2, r3
 801362a:	d101      	bne.n	8013630 <udp_input_local_match+0xa8>
        return 1;
 801362c:	2301      	movs	r3, #1
 801362e:	e000      	b.n	8013632 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8013630:	2300      	movs	r3, #0
}
 8013632:	4618      	mov	r0, r3
 8013634:	3710      	adds	r7, #16
 8013636:	46bd      	mov	sp, r7
 8013638:	bd80      	pop	{r7, pc}
 801363a:	bf00      	nop
 801363c:	0801a93c 	.word	0x0801a93c
 8013640:	0801a96c 	.word	0x0801a96c
 8013644:	0801a990 	.word	0x0801a990
 8013648:	0801a9b8 	.word	0x0801a9b8
 801364c:	2000e974 	.word	0x2000e974

08013650 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013650:	b590      	push	{r4, r7, lr}
 8013652:	b08d      	sub	sp, #52	@ 0x34
 8013654:	af02      	add	r7, sp, #8
 8013656:	6078      	str	r0, [r7, #4]
 8013658:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801365a:	2300      	movs	r3, #0
 801365c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d105      	bne.n	8013670 <udp_input+0x20>
 8013664:	4b7c      	ldr	r3, [pc, #496]	@ (8013858 <udp_input+0x208>)
 8013666:	22cf      	movs	r2, #207	@ 0xcf
 8013668:	497c      	ldr	r1, [pc, #496]	@ (801385c <udp_input+0x20c>)
 801366a:	487d      	ldr	r0, [pc, #500]	@ (8013860 <udp_input+0x210>)
 801366c:	f002 fe8c 	bl	8016388 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8013670:	683b      	ldr	r3, [r7, #0]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d105      	bne.n	8013682 <udp_input+0x32>
 8013676:	4b78      	ldr	r3, [pc, #480]	@ (8013858 <udp_input+0x208>)
 8013678:	22d0      	movs	r2, #208	@ 0xd0
 801367a:	497a      	ldr	r1, [pc, #488]	@ (8013864 <udp_input+0x214>)
 801367c:	4878      	ldr	r0, [pc, #480]	@ (8013860 <udp_input+0x210>)
 801367e:	f002 fe83 	bl	8016388 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	895b      	ldrh	r3, [r3, #10]
 8013686:	2b07      	cmp	r3, #7
 8013688:	d803      	bhi.n	8013692 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801368a:	6878      	ldr	r0, [r7, #4]
 801368c:	f7f9 faf6 	bl	800cc7c <pbuf_free>
    goto end;
 8013690:	e0de      	b.n	8013850 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	685b      	ldr	r3, [r3, #4]
 8013696:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013698:	4b73      	ldr	r3, [pc, #460]	@ (8013868 <udp_input+0x218>)
 801369a:	695b      	ldr	r3, [r3, #20]
 801369c:	4a72      	ldr	r2, [pc, #456]	@ (8013868 <udp_input+0x218>)
 801369e:	6812      	ldr	r2, [r2, #0]
 80136a0:	4611      	mov	r1, r2
 80136a2:	4618      	mov	r0, r3
 80136a4:	f001 fc88 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 80136a8:	4603      	mov	r3, r0
 80136aa:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80136ac:	697b      	ldr	r3, [r7, #20]
 80136ae:	881b      	ldrh	r3, [r3, #0]
 80136b0:	b29b      	uxth	r3, r3
 80136b2:	4618      	mov	r0, r3
 80136b4:	f7f7 fef4 	bl	800b4a0 <lwip_htons>
 80136b8:	4603      	mov	r3, r0
 80136ba:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80136bc:	697b      	ldr	r3, [r7, #20]
 80136be:	885b      	ldrh	r3, [r3, #2]
 80136c0:	b29b      	uxth	r3, r3
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7f7 feec 	bl	800b4a0 <lwip_htons>
 80136c8:	4603      	mov	r3, r0
 80136ca:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80136cc:	2300      	movs	r3, #0
 80136ce:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80136d0:	2300      	movs	r3, #0
 80136d2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80136d4:	2300      	movs	r3, #0
 80136d6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80136d8:	4b64      	ldr	r3, [pc, #400]	@ (801386c <udp_input+0x21c>)
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80136de:	e054      	b.n	801378a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80136e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136e2:	8a5b      	ldrh	r3, [r3, #18]
 80136e4:	89fa      	ldrh	r2, [r7, #14]
 80136e6:	429a      	cmp	r2, r3
 80136e8:	d14a      	bne.n	8013780 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80136ea:	7cfb      	ldrb	r3, [r7, #19]
 80136ec:	461a      	mov	r2, r3
 80136ee:	6839      	ldr	r1, [r7, #0]
 80136f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80136f2:	f7ff ff49 	bl	8013588 <udp_input_local_match>
 80136f6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d041      	beq.n	8013780 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80136fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136fe:	7c1b      	ldrb	r3, [r3, #16]
 8013700:	f003 0304 	and.w	r3, r3, #4
 8013704:	2b00      	cmp	r3, #0
 8013706:	d11d      	bne.n	8013744 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013708:	69fb      	ldr	r3, [r7, #28]
 801370a:	2b00      	cmp	r3, #0
 801370c:	d102      	bne.n	8013714 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801370e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013710:	61fb      	str	r3, [r7, #28]
 8013712:	e017      	b.n	8013744 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013714:	7cfb      	ldrb	r3, [r7, #19]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d014      	beq.n	8013744 <udp_input+0xf4>
 801371a:	4b53      	ldr	r3, [pc, #332]	@ (8013868 <udp_input+0x218>)
 801371c:	695b      	ldr	r3, [r3, #20]
 801371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013722:	d10f      	bne.n	8013744 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013724:	69fb      	ldr	r3, [r7, #28]
 8013726:	681a      	ldr	r2, [r3, #0]
 8013728:	683b      	ldr	r3, [r7, #0]
 801372a:	3304      	adds	r3, #4
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	429a      	cmp	r2, r3
 8013730:	d008      	beq.n	8013744 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8013732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013734:	681a      	ldr	r2, [r3, #0]
 8013736:	683b      	ldr	r3, [r7, #0]
 8013738:	3304      	adds	r3, #4
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	429a      	cmp	r2, r3
 801373e:	d101      	bne.n	8013744 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013742:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013746:	8a9b      	ldrh	r3, [r3, #20]
 8013748:	8a3a      	ldrh	r2, [r7, #16]
 801374a:	429a      	cmp	r2, r3
 801374c:	d118      	bne.n	8013780 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013750:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8013752:	2b00      	cmp	r3, #0
 8013754:	d005      	beq.n	8013762 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8013756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013758:	685a      	ldr	r2, [r3, #4]
 801375a:	4b43      	ldr	r3, [pc, #268]	@ (8013868 <udp_input+0x218>)
 801375c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801375e:	429a      	cmp	r2, r3
 8013760:	d10e      	bne.n	8013780 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8013762:	6a3b      	ldr	r3, [r7, #32]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d014      	beq.n	8013792 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801376a:	68da      	ldr	r2, [r3, #12]
 801376c:	6a3b      	ldr	r3, [r7, #32]
 801376e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8013770:	4b3e      	ldr	r3, [pc, #248]	@ (801386c <udp_input+0x21c>)
 8013772:	681a      	ldr	r2, [r3, #0]
 8013774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013776:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8013778:	4a3c      	ldr	r2, [pc, #240]	@ (801386c <udp_input+0x21c>)
 801377a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801377c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801377e:	e008      	b.n	8013792 <udp_input+0x142>
      }
    }

    prev = pcb;
 8013780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013782:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013786:	68db      	ldr	r3, [r3, #12]
 8013788:	627b      	str	r3, [r7, #36]	@ 0x24
 801378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801378c:	2b00      	cmp	r3, #0
 801378e:	d1a7      	bne.n	80136e0 <udp_input+0x90>
 8013790:	e000      	b.n	8013794 <udp_input+0x144>
        break;
 8013792:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8013794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013796:	2b00      	cmp	r3, #0
 8013798:	d101      	bne.n	801379e <udp_input+0x14e>
    pcb = uncon_pcb;
 801379a:	69fb      	ldr	r3, [r7, #28]
 801379c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801379e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d002      	beq.n	80137aa <udp_input+0x15a>
    for_us = 1;
 80137a4:	2301      	movs	r3, #1
 80137a6:	76fb      	strb	r3, [r7, #27]
 80137a8:	e00a      	b.n	80137c0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80137aa:	683b      	ldr	r3, [r7, #0]
 80137ac:	3304      	adds	r3, #4
 80137ae:	681a      	ldr	r2, [r3, #0]
 80137b0:	4b2d      	ldr	r3, [pc, #180]	@ (8013868 <udp_input+0x218>)
 80137b2:	695b      	ldr	r3, [r3, #20]
 80137b4:	429a      	cmp	r2, r3
 80137b6:	bf0c      	ite	eq
 80137b8:	2301      	moveq	r3, #1
 80137ba:	2300      	movne	r3, #0
 80137bc:	b2db      	uxtb	r3, r3
 80137be:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80137c0:	7efb      	ldrb	r3, [r7, #27]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d041      	beq.n	801384a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80137c6:	2108      	movs	r1, #8
 80137c8:	6878      	ldr	r0, [r7, #4]
 80137ca:	f7f9 f9d1 	bl	800cb70 <pbuf_remove_header>
 80137ce:	4603      	mov	r3, r0
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d00a      	beq.n	80137ea <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80137d4:	4b20      	ldr	r3, [pc, #128]	@ (8013858 <udp_input+0x208>)
 80137d6:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80137da:	4925      	ldr	r1, [pc, #148]	@ (8013870 <udp_input+0x220>)
 80137dc:	4820      	ldr	r0, [pc, #128]	@ (8013860 <udp_input+0x210>)
 80137de:	f002 fdd3 	bl	8016388 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80137e2:	6878      	ldr	r0, [r7, #4]
 80137e4:	f7f9 fa4a 	bl	800cc7c <pbuf_free>
      goto end;
 80137e8:	e032      	b.n	8013850 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80137ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d012      	beq.n	8013816 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80137f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137f2:	699b      	ldr	r3, [r3, #24]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d00a      	beq.n	801380e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80137f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137fa:	699c      	ldr	r4, [r3, #24]
 80137fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137fe:	69d8      	ldr	r0, [r3, #28]
 8013800:	8a3b      	ldrh	r3, [r7, #16]
 8013802:	9300      	str	r3, [sp, #0]
 8013804:	4b1b      	ldr	r3, [pc, #108]	@ (8013874 <udp_input+0x224>)
 8013806:	687a      	ldr	r2, [r7, #4]
 8013808:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801380a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801380c:	e021      	b.n	8013852 <udp_input+0x202>
        pbuf_free(p);
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	f7f9 fa34 	bl	800cc7c <pbuf_free>
        goto end;
 8013814:	e01c      	b.n	8013850 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8013816:	7cfb      	ldrb	r3, [r7, #19]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d112      	bne.n	8013842 <udp_input+0x1f2>
 801381c:	4b12      	ldr	r3, [pc, #72]	@ (8013868 <udp_input+0x218>)
 801381e:	695b      	ldr	r3, [r3, #20]
 8013820:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013824:	2be0      	cmp	r3, #224	@ 0xe0
 8013826:	d00c      	beq.n	8013842 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013828:	4b0f      	ldr	r3, [pc, #60]	@ (8013868 <udp_input+0x218>)
 801382a:	899b      	ldrh	r3, [r3, #12]
 801382c:	3308      	adds	r3, #8
 801382e:	b29b      	uxth	r3, r3
 8013830:	b21b      	sxth	r3, r3
 8013832:	4619      	mov	r1, r3
 8013834:	6878      	ldr	r0, [r7, #4]
 8013836:	f7f9 fa0e 	bl	800cc56 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801383a:	2103      	movs	r1, #3
 801383c:	6878      	ldr	r0, [r7, #4]
 801383e:	f001 f89b 	bl	8014978 <icmp_dest_unreach>
      pbuf_free(p);
 8013842:	6878      	ldr	r0, [r7, #4]
 8013844:	f7f9 fa1a 	bl	800cc7c <pbuf_free>
  return;
 8013848:	e003      	b.n	8013852 <udp_input+0x202>
    pbuf_free(p);
 801384a:	6878      	ldr	r0, [r7, #4]
 801384c:	f7f9 fa16 	bl	800cc7c <pbuf_free>
  return;
 8013850:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8013852:	372c      	adds	r7, #44	@ 0x2c
 8013854:	46bd      	mov	sp, r7
 8013856:	bd90      	pop	{r4, r7, pc}
 8013858:	0801a93c 	.word	0x0801a93c
 801385c:	0801a9e0 	.word	0x0801a9e0
 8013860:	0801a990 	.word	0x0801a990
 8013864:	0801a9f8 	.word	0x0801a9f8
 8013868:	2000e974 	.word	0x2000e974
 801386c:	20011ad0 	.word	0x20011ad0
 8013870:	0801aa14 	.word	0x0801aa14
 8013874:	2000e984 	.word	0x2000e984

08013878 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013878:	b480      	push	{r7}
 801387a:	b085      	sub	sp, #20
 801387c:	af00      	add	r7, sp, #0
 801387e:	6078      	str	r0, [r7, #4]
 8013880:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d01e      	beq.n	80138c6 <udp_netif_ip_addr_changed+0x4e>
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d01a      	beq.n	80138c6 <udp_netif_ip_addr_changed+0x4e>
 8013890:	683b      	ldr	r3, [r7, #0]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d017      	beq.n	80138c6 <udp_netif_ip_addr_changed+0x4e>
 8013896:	683b      	ldr	r3, [r7, #0]
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	2b00      	cmp	r3, #0
 801389c:	d013      	beq.n	80138c6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801389e:	4b0d      	ldr	r3, [pc, #52]	@ (80138d4 <udp_netif_ip_addr_changed+0x5c>)
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	60fb      	str	r3, [r7, #12]
 80138a4:	e00c      	b.n	80138c0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80138a6:	68fb      	ldr	r3, [r7, #12]
 80138a8:	681a      	ldr	r2, [r3, #0]
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	429a      	cmp	r2, r3
 80138b0:	d103      	bne.n	80138ba <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	681a      	ldr	r2, [r3, #0]
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	68db      	ldr	r3, [r3, #12]
 80138be:	60fb      	str	r3, [r7, #12]
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d1ef      	bne.n	80138a6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80138c6:	bf00      	nop
 80138c8:	3714      	adds	r7, #20
 80138ca:	46bd      	mov	sp, r7
 80138cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138d0:	4770      	bx	lr
 80138d2:	bf00      	nop
 80138d4:	20011ad0 	.word	0x20011ad0

080138d8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80138d8:	b580      	push	{r7, lr}
 80138da:	b082      	sub	sp, #8
 80138dc:	af00      	add	r7, sp, #0
 80138de:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80138e0:	4915      	ldr	r1, [pc, #84]	@ (8013938 <etharp_free_entry+0x60>)
 80138e2:	687a      	ldr	r2, [r7, #4]
 80138e4:	4613      	mov	r3, r2
 80138e6:	005b      	lsls	r3, r3, #1
 80138e8:	4413      	add	r3, r2
 80138ea:	00db      	lsls	r3, r3, #3
 80138ec:	440b      	add	r3, r1
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d013      	beq.n	801391c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80138f4:	4910      	ldr	r1, [pc, #64]	@ (8013938 <etharp_free_entry+0x60>)
 80138f6:	687a      	ldr	r2, [r7, #4]
 80138f8:	4613      	mov	r3, r2
 80138fa:	005b      	lsls	r3, r3, #1
 80138fc:	4413      	add	r3, r2
 80138fe:	00db      	lsls	r3, r3, #3
 8013900:	440b      	add	r3, r1
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	4618      	mov	r0, r3
 8013906:	f7f9 f9b9 	bl	800cc7c <pbuf_free>
    arp_table[i].q = NULL;
 801390a:	490b      	ldr	r1, [pc, #44]	@ (8013938 <etharp_free_entry+0x60>)
 801390c:	687a      	ldr	r2, [r7, #4]
 801390e:	4613      	mov	r3, r2
 8013910:	005b      	lsls	r3, r3, #1
 8013912:	4413      	add	r3, r2
 8013914:	00db      	lsls	r3, r3, #3
 8013916:	440b      	add	r3, r1
 8013918:	2200      	movs	r2, #0
 801391a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801391c:	4906      	ldr	r1, [pc, #24]	@ (8013938 <etharp_free_entry+0x60>)
 801391e:	687a      	ldr	r2, [r7, #4]
 8013920:	4613      	mov	r3, r2
 8013922:	005b      	lsls	r3, r3, #1
 8013924:	4413      	add	r3, r2
 8013926:	00db      	lsls	r3, r3, #3
 8013928:	440b      	add	r3, r1
 801392a:	3314      	adds	r3, #20
 801392c:	2200      	movs	r2, #0
 801392e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8013930:	bf00      	nop
 8013932:	3708      	adds	r7, #8
 8013934:	46bd      	mov	sp, r7
 8013936:	bd80      	pop	{r7, pc}
 8013938:	20011ad4 	.word	0x20011ad4

0801393c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b082      	sub	sp, #8
 8013940:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013942:	2300      	movs	r3, #0
 8013944:	607b      	str	r3, [r7, #4]
 8013946:	e096      	b.n	8013a76 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8013948:	494f      	ldr	r1, [pc, #316]	@ (8013a88 <etharp_tmr+0x14c>)
 801394a:	687a      	ldr	r2, [r7, #4]
 801394c:	4613      	mov	r3, r2
 801394e:	005b      	lsls	r3, r3, #1
 8013950:	4413      	add	r3, r2
 8013952:	00db      	lsls	r3, r3, #3
 8013954:	440b      	add	r3, r1
 8013956:	3314      	adds	r3, #20
 8013958:	781b      	ldrb	r3, [r3, #0]
 801395a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801395c:	78fb      	ldrb	r3, [r7, #3]
 801395e:	2b00      	cmp	r3, #0
 8013960:	f000 8086 	beq.w	8013a70 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8013964:	4948      	ldr	r1, [pc, #288]	@ (8013a88 <etharp_tmr+0x14c>)
 8013966:	687a      	ldr	r2, [r7, #4]
 8013968:	4613      	mov	r3, r2
 801396a:	005b      	lsls	r3, r3, #1
 801396c:	4413      	add	r3, r2
 801396e:	00db      	lsls	r3, r3, #3
 8013970:	440b      	add	r3, r1
 8013972:	3312      	adds	r3, #18
 8013974:	881b      	ldrh	r3, [r3, #0]
 8013976:	3301      	adds	r3, #1
 8013978:	b298      	uxth	r0, r3
 801397a:	4943      	ldr	r1, [pc, #268]	@ (8013a88 <etharp_tmr+0x14c>)
 801397c:	687a      	ldr	r2, [r7, #4]
 801397e:	4613      	mov	r3, r2
 8013980:	005b      	lsls	r3, r3, #1
 8013982:	4413      	add	r3, r2
 8013984:	00db      	lsls	r3, r3, #3
 8013986:	440b      	add	r3, r1
 8013988:	3312      	adds	r3, #18
 801398a:	4602      	mov	r2, r0
 801398c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801398e:	493e      	ldr	r1, [pc, #248]	@ (8013a88 <etharp_tmr+0x14c>)
 8013990:	687a      	ldr	r2, [r7, #4]
 8013992:	4613      	mov	r3, r2
 8013994:	005b      	lsls	r3, r3, #1
 8013996:	4413      	add	r3, r2
 8013998:	00db      	lsls	r3, r3, #3
 801399a:	440b      	add	r3, r1
 801399c:	3312      	adds	r3, #18
 801399e:	881b      	ldrh	r3, [r3, #0]
 80139a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80139a4:	d215      	bcs.n	80139d2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80139a6:	4938      	ldr	r1, [pc, #224]	@ (8013a88 <etharp_tmr+0x14c>)
 80139a8:	687a      	ldr	r2, [r7, #4]
 80139aa:	4613      	mov	r3, r2
 80139ac:	005b      	lsls	r3, r3, #1
 80139ae:	4413      	add	r3, r2
 80139b0:	00db      	lsls	r3, r3, #3
 80139b2:	440b      	add	r3, r1
 80139b4:	3314      	adds	r3, #20
 80139b6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80139b8:	2b01      	cmp	r3, #1
 80139ba:	d10e      	bne.n	80139da <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80139bc:	4932      	ldr	r1, [pc, #200]	@ (8013a88 <etharp_tmr+0x14c>)
 80139be:	687a      	ldr	r2, [r7, #4]
 80139c0:	4613      	mov	r3, r2
 80139c2:	005b      	lsls	r3, r3, #1
 80139c4:	4413      	add	r3, r2
 80139c6:	00db      	lsls	r3, r3, #3
 80139c8:	440b      	add	r3, r1
 80139ca:	3312      	adds	r3, #18
 80139cc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80139ce:	2b04      	cmp	r3, #4
 80139d0:	d903      	bls.n	80139da <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80139d2:	6878      	ldr	r0, [r7, #4]
 80139d4:	f7ff ff80 	bl	80138d8 <etharp_free_entry>
 80139d8:	e04a      	b.n	8013a70 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80139da:	492b      	ldr	r1, [pc, #172]	@ (8013a88 <etharp_tmr+0x14c>)
 80139dc:	687a      	ldr	r2, [r7, #4]
 80139de:	4613      	mov	r3, r2
 80139e0:	005b      	lsls	r3, r3, #1
 80139e2:	4413      	add	r3, r2
 80139e4:	00db      	lsls	r3, r3, #3
 80139e6:	440b      	add	r3, r1
 80139e8:	3314      	adds	r3, #20
 80139ea:	781b      	ldrb	r3, [r3, #0]
 80139ec:	2b03      	cmp	r3, #3
 80139ee:	d10a      	bne.n	8013a06 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80139f0:	4925      	ldr	r1, [pc, #148]	@ (8013a88 <etharp_tmr+0x14c>)
 80139f2:	687a      	ldr	r2, [r7, #4]
 80139f4:	4613      	mov	r3, r2
 80139f6:	005b      	lsls	r3, r3, #1
 80139f8:	4413      	add	r3, r2
 80139fa:	00db      	lsls	r3, r3, #3
 80139fc:	440b      	add	r3, r1
 80139fe:	3314      	adds	r3, #20
 8013a00:	2204      	movs	r2, #4
 8013a02:	701a      	strb	r2, [r3, #0]
 8013a04:	e034      	b.n	8013a70 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8013a06:	4920      	ldr	r1, [pc, #128]	@ (8013a88 <etharp_tmr+0x14c>)
 8013a08:	687a      	ldr	r2, [r7, #4]
 8013a0a:	4613      	mov	r3, r2
 8013a0c:	005b      	lsls	r3, r3, #1
 8013a0e:	4413      	add	r3, r2
 8013a10:	00db      	lsls	r3, r3, #3
 8013a12:	440b      	add	r3, r1
 8013a14:	3314      	adds	r3, #20
 8013a16:	781b      	ldrb	r3, [r3, #0]
 8013a18:	2b04      	cmp	r3, #4
 8013a1a:	d10a      	bne.n	8013a32 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8013a1c:	491a      	ldr	r1, [pc, #104]	@ (8013a88 <etharp_tmr+0x14c>)
 8013a1e:	687a      	ldr	r2, [r7, #4]
 8013a20:	4613      	mov	r3, r2
 8013a22:	005b      	lsls	r3, r3, #1
 8013a24:	4413      	add	r3, r2
 8013a26:	00db      	lsls	r3, r3, #3
 8013a28:	440b      	add	r3, r1
 8013a2a:	3314      	adds	r3, #20
 8013a2c:	2202      	movs	r2, #2
 8013a2e:	701a      	strb	r2, [r3, #0]
 8013a30:	e01e      	b.n	8013a70 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013a32:	4915      	ldr	r1, [pc, #84]	@ (8013a88 <etharp_tmr+0x14c>)
 8013a34:	687a      	ldr	r2, [r7, #4]
 8013a36:	4613      	mov	r3, r2
 8013a38:	005b      	lsls	r3, r3, #1
 8013a3a:	4413      	add	r3, r2
 8013a3c:	00db      	lsls	r3, r3, #3
 8013a3e:	440b      	add	r3, r1
 8013a40:	3314      	adds	r3, #20
 8013a42:	781b      	ldrb	r3, [r3, #0]
 8013a44:	2b01      	cmp	r3, #1
 8013a46:	d113      	bne.n	8013a70 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8013a48:	490f      	ldr	r1, [pc, #60]	@ (8013a88 <etharp_tmr+0x14c>)
 8013a4a:	687a      	ldr	r2, [r7, #4]
 8013a4c:	4613      	mov	r3, r2
 8013a4e:	005b      	lsls	r3, r3, #1
 8013a50:	4413      	add	r3, r2
 8013a52:	00db      	lsls	r3, r3, #3
 8013a54:	440b      	add	r3, r1
 8013a56:	3308      	adds	r3, #8
 8013a58:	6818      	ldr	r0, [r3, #0]
 8013a5a:	687a      	ldr	r2, [r7, #4]
 8013a5c:	4613      	mov	r3, r2
 8013a5e:	005b      	lsls	r3, r3, #1
 8013a60:	4413      	add	r3, r2
 8013a62:	00db      	lsls	r3, r3, #3
 8013a64:	4a08      	ldr	r2, [pc, #32]	@ (8013a88 <etharp_tmr+0x14c>)
 8013a66:	4413      	add	r3, r2
 8013a68:	3304      	adds	r3, #4
 8013a6a:	4619      	mov	r1, r3
 8013a6c:	f000 fe6e 	bl	801474c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	3301      	adds	r3, #1
 8013a74:	607b      	str	r3, [r7, #4]
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	2b09      	cmp	r3, #9
 8013a7a:	f77f af65 	ble.w	8013948 <etharp_tmr+0xc>
      }
    }
  }
}
 8013a7e:	bf00      	nop
 8013a80:	bf00      	nop
 8013a82:	3708      	adds	r7, #8
 8013a84:	46bd      	mov	sp, r7
 8013a86:	bd80      	pop	{r7, pc}
 8013a88:	20011ad4 	.word	0x20011ad4

08013a8c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b08a      	sub	sp, #40	@ 0x28
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	60f8      	str	r0, [r7, #12]
 8013a94:	460b      	mov	r3, r1
 8013a96:	607a      	str	r2, [r7, #4]
 8013a98:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8013a9a:	230a      	movs	r3, #10
 8013a9c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013a9e:	230a      	movs	r3, #10
 8013aa0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8013aa2:	230a      	movs	r3, #10
 8013aa4:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8013aa6:	2300      	movs	r3, #0
 8013aa8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8013aaa:	230a      	movs	r3, #10
 8013aac:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8013aae:	2300      	movs	r3, #0
 8013ab0:	83bb      	strh	r3, [r7, #28]
 8013ab2:	2300      	movs	r3, #0
 8013ab4:	837b      	strh	r3, [r7, #26]
 8013ab6:	2300      	movs	r3, #0
 8013ab8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013aba:	2300      	movs	r3, #0
 8013abc:	843b      	strh	r3, [r7, #32]
 8013abe:	e0ae      	b.n	8013c1e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8013ac0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ac4:	49a6      	ldr	r1, [pc, #664]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013ac6:	4613      	mov	r3, r2
 8013ac8:	005b      	lsls	r3, r3, #1
 8013aca:	4413      	add	r3, r2
 8013acc:	00db      	lsls	r3, r3, #3
 8013ace:	440b      	add	r3, r1
 8013ad0:	3314      	adds	r3, #20
 8013ad2:	781b      	ldrb	r3, [r3, #0]
 8013ad4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013ad6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013ada:	2b0a      	cmp	r3, #10
 8013adc:	d105      	bne.n	8013aea <etharp_find_entry+0x5e>
 8013ade:	7dfb      	ldrb	r3, [r7, #23]
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d102      	bne.n	8013aea <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013ae4:	8c3b      	ldrh	r3, [r7, #32]
 8013ae6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013ae8:	e095      	b.n	8013c16 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8013aea:	7dfb      	ldrb	r3, [r7, #23]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	f000 8092 	beq.w	8013c16 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8013af2:	7dfb      	ldrb	r3, [r7, #23]
 8013af4:	2b01      	cmp	r3, #1
 8013af6:	d009      	beq.n	8013b0c <etharp_find_entry+0x80>
 8013af8:	7dfb      	ldrb	r3, [r7, #23]
 8013afa:	2b01      	cmp	r3, #1
 8013afc:	d806      	bhi.n	8013b0c <etharp_find_entry+0x80>
 8013afe:	4b99      	ldr	r3, [pc, #612]	@ (8013d64 <etharp_find_entry+0x2d8>)
 8013b00:	f240 1223 	movw	r2, #291	@ 0x123
 8013b04:	4998      	ldr	r1, [pc, #608]	@ (8013d68 <etharp_find_entry+0x2dc>)
 8013b06:	4899      	ldr	r0, [pc, #612]	@ (8013d6c <etharp_find_entry+0x2e0>)
 8013b08:	f002 fc3e 	bl	8016388 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d020      	beq.n	8013b54 <etharp_find_entry+0xc8>
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	6819      	ldr	r1, [r3, #0]
 8013b16:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b1a:	4891      	ldr	r0, [pc, #580]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013b1c:	4613      	mov	r3, r2
 8013b1e:	005b      	lsls	r3, r3, #1
 8013b20:	4413      	add	r3, r2
 8013b22:	00db      	lsls	r3, r3, #3
 8013b24:	4403      	add	r3, r0
 8013b26:	3304      	adds	r3, #4
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	4299      	cmp	r1, r3
 8013b2c:	d112      	bne.n	8013b54 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d00c      	beq.n	8013b4e <etharp_find_entry+0xc2>
 8013b34:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b38:	4989      	ldr	r1, [pc, #548]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013b3a:	4613      	mov	r3, r2
 8013b3c:	005b      	lsls	r3, r3, #1
 8013b3e:	4413      	add	r3, r2
 8013b40:	00db      	lsls	r3, r3, #3
 8013b42:	440b      	add	r3, r1
 8013b44:	3308      	adds	r3, #8
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	687a      	ldr	r2, [r7, #4]
 8013b4a:	429a      	cmp	r2, r3
 8013b4c:	d102      	bne.n	8013b54 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8013b4e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013b52:	e100      	b.n	8013d56 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8013b54:	7dfb      	ldrb	r3, [r7, #23]
 8013b56:	2b01      	cmp	r3, #1
 8013b58:	d140      	bne.n	8013bdc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8013b5a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b5e:	4980      	ldr	r1, [pc, #512]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013b60:	4613      	mov	r3, r2
 8013b62:	005b      	lsls	r3, r3, #1
 8013b64:	4413      	add	r3, r2
 8013b66:	00db      	lsls	r3, r3, #3
 8013b68:	440b      	add	r3, r1
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d01a      	beq.n	8013ba6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8013b70:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b74:	497a      	ldr	r1, [pc, #488]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013b76:	4613      	mov	r3, r2
 8013b78:	005b      	lsls	r3, r3, #1
 8013b7a:	4413      	add	r3, r2
 8013b7c:	00db      	lsls	r3, r3, #3
 8013b7e:	440b      	add	r3, r1
 8013b80:	3312      	adds	r3, #18
 8013b82:	881b      	ldrh	r3, [r3, #0]
 8013b84:	8bba      	ldrh	r2, [r7, #28]
 8013b86:	429a      	cmp	r2, r3
 8013b88:	d845      	bhi.n	8013c16 <etharp_find_entry+0x18a>
            old_queue = i;
 8013b8a:	8c3b      	ldrh	r3, [r7, #32]
 8013b8c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8013b8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b92:	4973      	ldr	r1, [pc, #460]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013b94:	4613      	mov	r3, r2
 8013b96:	005b      	lsls	r3, r3, #1
 8013b98:	4413      	add	r3, r2
 8013b9a:	00db      	lsls	r3, r3, #3
 8013b9c:	440b      	add	r3, r1
 8013b9e:	3312      	adds	r3, #18
 8013ba0:	881b      	ldrh	r3, [r3, #0]
 8013ba2:	83bb      	strh	r3, [r7, #28]
 8013ba4:	e037      	b.n	8013c16 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8013ba6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013baa:	496d      	ldr	r1, [pc, #436]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013bac:	4613      	mov	r3, r2
 8013bae:	005b      	lsls	r3, r3, #1
 8013bb0:	4413      	add	r3, r2
 8013bb2:	00db      	lsls	r3, r3, #3
 8013bb4:	440b      	add	r3, r1
 8013bb6:	3312      	adds	r3, #18
 8013bb8:	881b      	ldrh	r3, [r3, #0]
 8013bba:	8b7a      	ldrh	r2, [r7, #26]
 8013bbc:	429a      	cmp	r2, r3
 8013bbe:	d82a      	bhi.n	8013c16 <etharp_find_entry+0x18a>
            old_pending = i;
 8013bc0:	8c3b      	ldrh	r3, [r7, #32]
 8013bc2:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8013bc4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013bc8:	4965      	ldr	r1, [pc, #404]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013bca:	4613      	mov	r3, r2
 8013bcc:	005b      	lsls	r3, r3, #1
 8013bce:	4413      	add	r3, r2
 8013bd0:	00db      	lsls	r3, r3, #3
 8013bd2:	440b      	add	r3, r1
 8013bd4:	3312      	adds	r3, #18
 8013bd6:	881b      	ldrh	r3, [r3, #0]
 8013bd8:	837b      	strh	r3, [r7, #26]
 8013bda:	e01c      	b.n	8013c16 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013bdc:	7dfb      	ldrb	r3, [r7, #23]
 8013bde:	2b01      	cmp	r3, #1
 8013be0:	d919      	bls.n	8013c16 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013be2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013be6:	495e      	ldr	r1, [pc, #376]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013be8:	4613      	mov	r3, r2
 8013bea:	005b      	lsls	r3, r3, #1
 8013bec:	4413      	add	r3, r2
 8013bee:	00db      	lsls	r3, r3, #3
 8013bf0:	440b      	add	r3, r1
 8013bf2:	3312      	adds	r3, #18
 8013bf4:	881b      	ldrh	r3, [r3, #0]
 8013bf6:	8b3a      	ldrh	r2, [r7, #24]
 8013bf8:	429a      	cmp	r2, r3
 8013bfa:	d80c      	bhi.n	8013c16 <etharp_find_entry+0x18a>
            old_stable = i;
 8013bfc:	8c3b      	ldrh	r3, [r7, #32]
 8013bfe:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8013c00:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013c04:	4956      	ldr	r1, [pc, #344]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013c06:	4613      	mov	r3, r2
 8013c08:	005b      	lsls	r3, r3, #1
 8013c0a:	4413      	add	r3, r2
 8013c0c:	00db      	lsls	r3, r3, #3
 8013c0e:	440b      	add	r3, r1
 8013c10:	3312      	adds	r3, #18
 8013c12:	881b      	ldrh	r3, [r3, #0]
 8013c14:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013c16:	8c3b      	ldrh	r3, [r7, #32]
 8013c18:	3301      	adds	r3, #1
 8013c1a:	b29b      	uxth	r3, r3
 8013c1c:	843b      	strh	r3, [r7, #32]
 8013c1e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013c22:	2b09      	cmp	r3, #9
 8013c24:	f77f af4c 	ble.w	8013ac0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013c28:	7afb      	ldrb	r3, [r7, #11]
 8013c2a:	f003 0302 	and.w	r3, r3, #2
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d108      	bne.n	8013c44 <etharp_find_entry+0x1b8>
 8013c32:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013c36:	2b0a      	cmp	r3, #10
 8013c38:	d107      	bne.n	8013c4a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8013c3a:	7afb      	ldrb	r3, [r7, #11]
 8013c3c:	f003 0301 	and.w	r3, r3, #1
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d102      	bne.n	8013c4a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8013c44:	f04f 33ff 	mov.w	r3, #4294967295
 8013c48:	e085      	b.n	8013d56 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8013c4a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013c4e:	2b09      	cmp	r3, #9
 8013c50:	dc02      	bgt.n	8013c58 <etharp_find_entry+0x1cc>
    i = empty;
 8013c52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013c54:	843b      	strh	r3, [r7, #32]
 8013c56:	e039      	b.n	8013ccc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8013c58:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013c5c:	2b09      	cmp	r3, #9
 8013c5e:	dc14      	bgt.n	8013c8a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8013c60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013c62:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8013c64:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013c68:	493d      	ldr	r1, [pc, #244]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013c6a:	4613      	mov	r3, r2
 8013c6c:	005b      	lsls	r3, r3, #1
 8013c6e:	4413      	add	r3, r2
 8013c70:	00db      	lsls	r3, r3, #3
 8013c72:	440b      	add	r3, r1
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d018      	beq.n	8013cac <etharp_find_entry+0x220>
 8013c7a:	4b3a      	ldr	r3, [pc, #232]	@ (8013d64 <etharp_find_entry+0x2d8>)
 8013c7c:	f240 126d 	movw	r2, #365	@ 0x16d
 8013c80:	493b      	ldr	r1, [pc, #236]	@ (8013d70 <etharp_find_entry+0x2e4>)
 8013c82:	483a      	ldr	r0, [pc, #232]	@ (8013d6c <etharp_find_entry+0x2e0>)
 8013c84:	f002 fb80 	bl	8016388 <iprintf>
 8013c88:	e010      	b.n	8013cac <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8013c8a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8013c8e:	2b09      	cmp	r3, #9
 8013c90:	dc02      	bgt.n	8013c98 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8013c92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c94:	843b      	strh	r3, [r7, #32]
 8013c96:	e009      	b.n	8013cac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8013c98:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013c9c:	2b09      	cmp	r3, #9
 8013c9e:	dc02      	bgt.n	8013ca6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8013ca0:	8bfb      	ldrh	r3, [r7, #30]
 8013ca2:	843b      	strh	r3, [r7, #32]
 8013ca4:	e002      	b.n	8013cac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8013ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8013caa:	e054      	b.n	8013d56 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013cac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013cb0:	2b09      	cmp	r3, #9
 8013cb2:	dd06      	ble.n	8013cc2 <etharp_find_entry+0x236>
 8013cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8013d64 <etharp_find_entry+0x2d8>)
 8013cb6:	f240 127f 	movw	r2, #383	@ 0x17f
 8013cba:	492e      	ldr	r1, [pc, #184]	@ (8013d74 <etharp_find_entry+0x2e8>)
 8013cbc:	482b      	ldr	r0, [pc, #172]	@ (8013d6c <etharp_find_entry+0x2e0>)
 8013cbe:	f002 fb63 	bl	8016388 <iprintf>
    etharp_free_entry(i);
 8013cc2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013cc6:	4618      	mov	r0, r3
 8013cc8:	f7ff fe06 	bl	80138d8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013ccc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013cd0:	2b09      	cmp	r3, #9
 8013cd2:	dd06      	ble.n	8013ce2 <etharp_find_entry+0x256>
 8013cd4:	4b23      	ldr	r3, [pc, #140]	@ (8013d64 <etharp_find_entry+0x2d8>)
 8013cd6:	f240 1283 	movw	r2, #387	@ 0x183
 8013cda:	4926      	ldr	r1, [pc, #152]	@ (8013d74 <etharp_find_entry+0x2e8>)
 8013cdc:	4823      	ldr	r0, [pc, #140]	@ (8013d6c <etharp_find_entry+0x2e0>)
 8013cde:	f002 fb53 	bl	8016388 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013ce2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ce6:	491e      	ldr	r1, [pc, #120]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013ce8:	4613      	mov	r3, r2
 8013cea:	005b      	lsls	r3, r3, #1
 8013cec:	4413      	add	r3, r2
 8013cee:	00db      	lsls	r3, r3, #3
 8013cf0:	440b      	add	r3, r1
 8013cf2:	3314      	adds	r3, #20
 8013cf4:	781b      	ldrb	r3, [r3, #0]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d006      	beq.n	8013d08 <etharp_find_entry+0x27c>
 8013cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8013d64 <etharp_find_entry+0x2d8>)
 8013cfc:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8013d00:	491d      	ldr	r1, [pc, #116]	@ (8013d78 <etharp_find_entry+0x2ec>)
 8013d02:	481a      	ldr	r0, [pc, #104]	@ (8013d6c <etharp_find_entry+0x2e0>)
 8013d04:	f002 fb40 	bl	8016388 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d00b      	beq.n	8013d26 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8013d0e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	6819      	ldr	r1, [r3, #0]
 8013d16:	4812      	ldr	r0, [pc, #72]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013d18:	4613      	mov	r3, r2
 8013d1a:	005b      	lsls	r3, r3, #1
 8013d1c:	4413      	add	r3, r2
 8013d1e:	00db      	lsls	r3, r3, #3
 8013d20:	4403      	add	r3, r0
 8013d22:	3304      	adds	r3, #4
 8013d24:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8013d26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013d2a:	490d      	ldr	r1, [pc, #52]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013d2c:	4613      	mov	r3, r2
 8013d2e:	005b      	lsls	r3, r3, #1
 8013d30:	4413      	add	r3, r2
 8013d32:	00db      	lsls	r3, r3, #3
 8013d34:	440b      	add	r3, r1
 8013d36:	3312      	adds	r3, #18
 8013d38:	2200      	movs	r2, #0
 8013d3a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8013d3c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013d40:	4907      	ldr	r1, [pc, #28]	@ (8013d60 <etharp_find_entry+0x2d4>)
 8013d42:	4613      	mov	r3, r2
 8013d44:	005b      	lsls	r3, r3, #1
 8013d46:	4413      	add	r3, r2
 8013d48:	00db      	lsls	r3, r3, #3
 8013d4a:	440b      	add	r3, r1
 8013d4c:	3308      	adds	r3, #8
 8013d4e:	687a      	ldr	r2, [r7, #4]
 8013d50:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013d52:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8013d56:	4618      	mov	r0, r3
 8013d58:	3728      	adds	r7, #40	@ 0x28
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	bd80      	pop	{r7, pc}
 8013d5e:	bf00      	nop
 8013d60:	20011ad4 	.word	0x20011ad4
 8013d64:	0801aca0 	.word	0x0801aca0
 8013d68:	0801acd8 	.word	0x0801acd8
 8013d6c:	0801ad18 	.word	0x0801ad18
 8013d70:	0801ad40 	.word	0x0801ad40
 8013d74:	0801ad58 	.word	0x0801ad58
 8013d78:	0801ad6c 	.word	0x0801ad6c

08013d7c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b088      	sub	sp, #32
 8013d80:	af02      	add	r7, sp, #8
 8013d82:	60f8      	str	r0, [r7, #12]
 8013d84:	60b9      	str	r1, [r7, #8]
 8013d86:	607a      	str	r2, [r7, #4]
 8013d88:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013d90:	2b06      	cmp	r3, #6
 8013d92:	d006      	beq.n	8013da2 <etharp_update_arp_entry+0x26>
 8013d94:	4b48      	ldr	r3, [pc, #288]	@ (8013eb8 <etharp_update_arp_entry+0x13c>)
 8013d96:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8013d9a:	4948      	ldr	r1, [pc, #288]	@ (8013ebc <etharp_update_arp_entry+0x140>)
 8013d9c:	4848      	ldr	r0, [pc, #288]	@ (8013ec0 <etharp_update_arp_entry+0x144>)
 8013d9e:	f002 faf3 	bl	8016388 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013da2:	68bb      	ldr	r3, [r7, #8]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d012      	beq.n	8013dce <etharp_update_arp_entry+0x52>
 8013da8:	68bb      	ldr	r3, [r7, #8]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d00e      	beq.n	8013dce <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	68f9      	ldr	r1, [r7, #12]
 8013db6:	4618      	mov	r0, r3
 8013db8:	f001 f8fe 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 8013dbc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d105      	bne.n	8013dce <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013dc2:	68bb      	ldr	r3, [r7, #8]
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013dca:	2be0      	cmp	r3, #224	@ 0xe0
 8013dcc:	d102      	bne.n	8013dd4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013dce:	f06f 030f 	mvn.w	r3, #15
 8013dd2:	e06c      	b.n	8013eae <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013dd4:	78fb      	ldrb	r3, [r7, #3]
 8013dd6:	68fa      	ldr	r2, [r7, #12]
 8013dd8:	4619      	mov	r1, r3
 8013dda:	68b8      	ldr	r0, [r7, #8]
 8013ddc:	f7ff fe56 	bl	8013a8c <etharp_find_entry>
 8013de0:	4603      	mov	r3, r0
 8013de2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013de4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	da02      	bge.n	8013df2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013dec:	8afb      	ldrh	r3, [r7, #22]
 8013dee:	b25b      	sxtb	r3, r3
 8013df0:	e05d      	b.n	8013eae <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013df2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013df6:	4933      	ldr	r1, [pc, #204]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013df8:	4613      	mov	r3, r2
 8013dfa:	005b      	lsls	r3, r3, #1
 8013dfc:	4413      	add	r3, r2
 8013dfe:	00db      	lsls	r3, r3, #3
 8013e00:	440b      	add	r3, r1
 8013e02:	3314      	adds	r3, #20
 8013e04:	2202      	movs	r2, #2
 8013e06:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8013e08:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e0c:	492d      	ldr	r1, [pc, #180]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e0e:	4613      	mov	r3, r2
 8013e10:	005b      	lsls	r3, r3, #1
 8013e12:	4413      	add	r3, r2
 8013e14:	00db      	lsls	r3, r3, #3
 8013e16:	440b      	add	r3, r1
 8013e18:	3308      	adds	r3, #8
 8013e1a:	68fa      	ldr	r2, [r7, #12]
 8013e1c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013e1e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e22:	4613      	mov	r3, r2
 8013e24:	005b      	lsls	r3, r3, #1
 8013e26:	4413      	add	r3, r2
 8013e28:	00db      	lsls	r3, r3, #3
 8013e2a:	3308      	adds	r3, #8
 8013e2c:	4a25      	ldr	r2, [pc, #148]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e2e:	4413      	add	r3, r2
 8013e30:	3304      	adds	r3, #4
 8013e32:	2206      	movs	r2, #6
 8013e34:	6879      	ldr	r1, [r7, #4]
 8013e36:	4618      	mov	r0, r3
 8013e38:	f002 fd0f 	bl	801685a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013e3c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e40:	4920      	ldr	r1, [pc, #128]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e42:	4613      	mov	r3, r2
 8013e44:	005b      	lsls	r3, r3, #1
 8013e46:	4413      	add	r3, r2
 8013e48:	00db      	lsls	r3, r3, #3
 8013e4a:	440b      	add	r3, r1
 8013e4c:	3312      	adds	r3, #18
 8013e4e:	2200      	movs	r2, #0
 8013e50:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013e52:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e56:	491b      	ldr	r1, [pc, #108]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e58:	4613      	mov	r3, r2
 8013e5a:	005b      	lsls	r3, r3, #1
 8013e5c:	4413      	add	r3, r2
 8013e5e:	00db      	lsls	r3, r3, #3
 8013e60:	440b      	add	r3, r1
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d021      	beq.n	8013eac <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013e68:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e6c:	4915      	ldr	r1, [pc, #84]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e6e:	4613      	mov	r3, r2
 8013e70:	005b      	lsls	r3, r3, #1
 8013e72:	4413      	add	r3, r2
 8013e74:	00db      	lsls	r3, r3, #3
 8013e76:	440b      	add	r3, r1
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013e7c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013e80:	4910      	ldr	r1, [pc, #64]	@ (8013ec4 <etharp_update_arp_entry+0x148>)
 8013e82:	4613      	mov	r3, r2
 8013e84:	005b      	lsls	r3, r3, #1
 8013e86:	4413      	add	r3, r2
 8013e88:	00db      	lsls	r3, r3, #3
 8013e8a:	440b      	add	r3, r1
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013e96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013e9a:	9300      	str	r3, [sp, #0]
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	6939      	ldr	r1, [r7, #16]
 8013ea0:	68f8      	ldr	r0, [r7, #12]
 8013ea2:	f001 ff97 	bl	8015dd4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013ea6:	6938      	ldr	r0, [r7, #16]
 8013ea8:	f7f8 fee8 	bl	800cc7c <pbuf_free>
  }
  return ERR_OK;
 8013eac:	2300      	movs	r3, #0
}
 8013eae:	4618      	mov	r0, r3
 8013eb0:	3718      	adds	r7, #24
 8013eb2:	46bd      	mov	sp, r7
 8013eb4:	bd80      	pop	{r7, pc}
 8013eb6:	bf00      	nop
 8013eb8:	0801aca0 	.word	0x0801aca0
 8013ebc:	0801ad98 	.word	0x0801ad98
 8013ec0:	0801ad18 	.word	0x0801ad18
 8013ec4:	20011ad4 	.word	0x20011ad4

08013ec8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b084      	sub	sp, #16
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	60fb      	str	r3, [r7, #12]
 8013ed4:	e01e      	b.n	8013f14 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8013ed6:	4913      	ldr	r1, [pc, #76]	@ (8013f24 <etharp_cleanup_netif+0x5c>)
 8013ed8:	68fa      	ldr	r2, [r7, #12]
 8013eda:	4613      	mov	r3, r2
 8013edc:	005b      	lsls	r3, r3, #1
 8013ede:	4413      	add	r3, r2
 8013ee0:	00db      	lsls	r3, r3, #3
 8013ee2:	440b      	add	r3, r1
 8013ee4:	3314      	adds	r3, #20
 8013ee6:	781b      	ldrb	r3, [r3, #0]
 8013ee8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8013eea:	7afb      	ldrb	r3, [r7, #11]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d00e      	beq.n	8013f0e <etharp_cleanup_netif+0x46>
 8013ef0:	490c      	ldr	r1, [pc, #48]	@ (8013f24 <etharp_cleanup_netif+0x5c>)
 8013ef2:	68fa      	ldr	r2, [r7, #12]
 8013ef4:	4613      	mov	r3, r2
 8013ef6:	005b      	lsls	r3, r3, #1
 8013ef8:	4413      	add	r3, r2
 8013efa:	00db      	lsls	r3, r3, #3
 8013efc:	440b      	add	r3, r1
 8013efe:	3308      	adds	r3, #8
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	687a      	ldr	r2, [r7, #4]
 8013f04:	429a      	cmp	r2, r3
 8013f06:	d102      	bne.n	8013f0e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8013f08:	68f8      	ldr	r0, [r7, #12]
 8013f0a:	f7ff fce5 	bl	80138d8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	3301      	adds	r3, #1
 8013f12:	60fb      	str	r3, [r7, #12]
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	2b09      	cmp	r3, #9
 8013f18:	dddd      	ble.n	8013ed6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8013f1a:	bf00      	nop
 8013f1c:	bf00      	nop
 8013f1e:	3710      	adds	r7, #16
 8013f20:	46bd      	mov	sp, r7
 8013f22:	bd80      	pop	{r7, pc}
 8013f24:	20011ad4 	.word	0x20011ad4

08013f28 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013f28:	b5b0      	push	{r4, r5, r7, lr}
 8013f2a:	b08a      	sub	sp, #40	@ 0x28
 8013f2c:	af04      	add	r7, sp, #16
 8013f2e:	6078      	str	r0, [r7, #4]
 8013f30:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013f32:	683b      	ldr	r3, [r7, #0]
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d107      	bne.n	8013f48 <etharp_input+0x20>
 8013f38:	4b3d      	ldr	r3, [pc, #244]	@ (8014030 <etharp_input+0x108>)
 8013f3a:	f240 228a 	movw	r2, #650	@ 0x28a
 8013f3e:	493d      	ldr	r1, [pc, #244]	@ (8014034 <etharp_input+0x10c>)
 8013f40:	483d      	ldr	r0, [pc, #244]	@ (8014038 <etharp_input+0x110>)
 8013f42:	f002 fa21 	bl	8016388 <iprintf>
 8013f46:	e06f      	b.n	8014028 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	685b      	ldr	r3, [r3, #4]
 8013f4c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013f4e:	693b      	ldr	r3, [r7, #16]
 8013f50:	881b      	ldrh	r3, [r3, #0]
 8013f52:	b29b      	uxth	r3, r3
 8013f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013f58:	d10c      	bne.n	8013f74 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013f5a:	693b      	ldr	r3, [r7, #16]
 8013f5c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013f5e:	2b06      	cmp	r3, #6
 8013f60:	d108      	bne.n	8013f74 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013f62:	693b      	ldr	r3, [r7, #16]
 8013f64:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013f66:	2b04      	cmp	r3, #4
 8013f68:	d104      	bne.n	8013f74 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8013f6a:	693b      	ldr	r3, [r7, #16]
 8013f6c:	885b      	ldrh	r3, [r3, #2]
 8013f6e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013f70:	2b08      	cmp	r3, #8
 8013f72:	d003      	beq.n	8013f7c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013f74:	6878      	ldr	r0, [r7, #4]
 8013f76:	f7f8 fe81 	bl	800cc7c <pbuf_free>
    return;
 8013f7a:	e055      	b.n	8014028 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8013f7c:	693b      	ldr	r3, [r7, #16]
 8013f7e:	330e      	adds	r3, #14
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013f84:	693b      	ldr	r3, [r7, #16]
 8013f86:	3318      	adds	r3, #24
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013f8c:	683b      	ldr	r3, [r7, #0]
 8013f8e:	3304      	adds	r3, #4
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d102      	bne.n	8013f9c <etharp_input+0x74>
    for_us = 0;
 8013f96:	2300      	movs	r3, #0
 8013f98:	75fb      	strb	r3, [r7, #23]
 8013f9a:	e009      	b.n	8013fb0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8013f9c:	68ba      	ldr	r2, [r7, #8]
 8013f9e:	683b      	ldr	r3, [r7, #0]
 8013fa0:	3304      	adds	r3, #4
 8013fa2:	681b      	ldr	r3, [r3, #0]
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	bf0c      	ite	eq
 8013fa8:	2301      	moveq	r3, #1
 8013faa:	2300      	movne	r3, #0
 8013fac:	b2db      	uxtb	r3, r3
 8013fae:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013fb0:	693b      	ldr	r3, [r7, #16]
 8013fb2:	f103 0208 	add.w	r2, r3, #8
 8013fb6:	7dfb      	ldrb	r3, [r7, #23]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d001      	beq.n	8013fc0 <etharp_input+0x98>
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	e000      	b.n	8013fc2 <etharp_input+0x9a>
 8013fc0:	2302      	movs	r3, #2
 8013fc2:	f107 010c 	add.w	r1, r7, #12
 8013fc6:	6838      	ldr	r0, [r7, #0]
 8013fc8:	f7ff fed8 	bl	8013d7c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013fcc:	693b      	ldr	r3, [r7, #16]
 8013fce:	88db      	ldrh	r3, [r3, #6]
 8013fd0:	b29b      	uxth	r3, r3
 8013fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013fd6:	d003      	beq.n	8013fe0 <etharp_input+0xb8>
 8013fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013fdc:	d01e      	beq.n	801401c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013fde:	e020      	b.n	8014022 <etharp_input+0xfa>
      if (for_us) {
 8013fe0:	7dfb      	ldrb	r3, [r7, #23]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d01c      	beq.n	8014020 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8013fe6:	683b      	ldr	r3, [r7, #0]
 8013fe8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013fec:	693b      	ldr	r3, [r7, #16]
 8013fee:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013ff2:	683b      	ldr	r3, [r7, #0]
 8013ff4:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013ffc:	693a      	ldr	r2, [r7, #16]
 8013ffe:	3208      	adds	r2, #8
        etharp_raw(netif,
 8014000:	2102      	movs	r1, #2
 8014002:	9103      	str	r1, [sp, #12]
 8014004:	f107 010c 	add.w	r1, r7, #12
 8014008:	9102      	str	r1, [sp, #8]
 801400a:	9201      	str	r2, [sp, #4]
 801400c:	9300      	str	r3, [sp, #0]
 801400e:	462b      	mov	r3, r5
 8014010:	4622      	mov	r2, r4
 8014012:	4601      	mov	r1, r0
 8014014:	6838      	ldr	r0, [r7, #0]
 8014016:	f000 faeb 	bl	80145f0 <etharp_raw>
      break;
 801401a:	e001      	b.n	8014020 <etharp_input+0xf8>
      break;
 801401c:	bf00      	nop
 801401e:	e000      	b.n	8014022 <etharp_input+0xfa>
      break;
 8014020:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8014022:	6878      	ldr	r0, [r7, #4]
 8014024:	f7f8 fe2a 	bl	800cc7c <pbuf_free>
}
 8014028:	3718      	adds	r7, #24
 801402a:	46bd      	mov	sp, r7
 801402c:	bdb0      	pop	{r4, r5, r7, pc}
 801402e:	bf00      	nop
 8014030:	0801aca0 	.word	0x0801aca0
 8014034:	0801adf0 	.word	0x0801adf0
 8014038:	0801ad18 	.word	0x0801ad18

0801403c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801403c:	b580      	push	{r7, lr}
 801403e:	b086      	sub	sp, #24
 8014040:	af02      	add	r7, sp, #8
 8014042:	60f8      	str	r0, [r7, #12]
 8014044:	60b9      	str	r1, [r7, #8]
 8014046:	4613      	mov	r3, r2
 8014048:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801404a:	79fa      	ldrb	r2, [r7, #7]
 801404c:	4944      	ldr	r1, [pc, #272]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 801404e:	4613      	mov	r3, r2
 8014050:	005b      	lsls	r3, r3, #1
 8014052:	4413      	add	r3, r2
 8014054:	00db      	lsls	r3, r3, #3
 8014056:	440b      	add	r3, r1
 8014058:	3314      	adds	r3, #20
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	2b01      	cmp	r3, #1
 801405e:	d806      	bhi.n	801406e <etharp_output_to_arp_index+0x32>
 8014060:	4b40      	ldr	r3, [pc, #256]	@ (8014164 <etharp_output_to_arp_index+0x128>)
 8014062:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014066:	4940      	ldr	r1, [pc, #256]	@ (8014168 <etharp_output_to_arp_index+0x12c>)
 8014068:	4840      	ldr	r0, [pc, #256]	@ (801416c <etharp_output_to_arp_index+0x130>)
 801406a:	f002 f98d 	bl	8016388 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801406e:	79fa      	ldrb	r2, [r7, #7]
 8014070:	493b      	ldr	r1, [pc, #236]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 8014072:	4613      	mov	r3, r2
 8014074:	005b      	lsls	r3, r3, #1
 8014076:	4413      	add	r3, r2
 8014078:	00db      	lsls	r3, r3, #3
 801407a:	440b      	add	r3, r1
 801407c:	3314      	adds	r3, #20
 801407e:	781b      	ldrb	r3, [r3, #0]
 8014080:	2b02      	cmp	r3, #2
 8014082:	d153      	bne.n	801412c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8014084:	79fa      	ldrb	r2, [r7, #7]
 8014086:	4936      	ldr	r1, [pc, #216]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 8014088:	4613      	mov	r3, r2
 801408a:	005b      	lsls	r3, r3, #1
 801408c:	4413      	add	r3, r2
 801408e:	00db      	lsls	r3, r3, #3
 8014090:	440b      	add	r3, r1
 8014092:	3312      	adds	r3, #18
 8014094:	881b      	ldrh	r3, [r3, #0]
 8014096:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801409a:	d919      	bls.n	80140d0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801409c:	79fa      	ldrb	r2, [r7, #7]
 801409e:	4613      	mov	r3, r2
 80140a0:	005b      	lsls	r3, r3, #1
 80140a2:	4413      	add	r3, r2
 80140a4:	00db      	lsls	r3, r3, #3
 80140a6:	4a2e      	ldr	r2, [pc, #184]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 80140a8:	4413      	add	r3, r2
 80140aa:	3304      	adds	r3, #4
 80140ac:	4619      	mov	r1, r3
 80140ae:	68f8      	ldr	r0, [r7, #12]
 80140b0:	f000 fb4c 	bl	801474c <etharp_request>
 80140b4:	4603      	mov	r3, r0
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d138      	bne.n	801412c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80140ba:	79fa      	ldrb	r2, [r7, #7]
 80140bc:	4928      	ldr	r1, [pc, #160]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 80140be:	4613      	mov	r3, r2
 80140c0:	005b      	lsls	r3, r3, #1
 80140c2:	4413      	add	r3, r2
 80140c4:	00db      	lsls	r3, r3, #3
 80140c6:	440b      	add	r3, r1
 80140c8:	3314      	adds	r3, #20
 80140ca:	2203      	movs	r2, #3
 80140cc:	701a      	strb	r2, [r3, #0]
 80140ce:	e02d      	b.n	801412c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80140d0:	79fa      	ldrb	r2, [r7, #7]
 80140d2:	4923      	ldr	r1, [pc, #140]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 80140d4:	4613      	mov	r3, r2
 80140d6:	005b      	lsls	r3, r3, #1
 80140d8:	4413      	add	r3, r2
 80140da:	00db      	lsls	r3, r3, #3
 80140dc:	440b      	add	r3, r1
 80140de:	3312      	adds	r3, #18
 80140e0:	881b      	ldrh	r3, [r3, #0]
 80140e2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80140e6:	d321      	bcc.n	801412c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80140e8:	79fa      	ldrb	r2, [r7, #7]
 80140ea:	4613      	mov	r3, r2
 80140ec:	005b      	lsls	r3, r3, #1
 80140ee:	4413      	add	r3, r2
 80140f0:	00db      	lsls	r3, r3, #3
 80140f2:	4a1b      	ldr	r2, [pc, #108]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 80140f4:	4413      	add	r3, r2
 80140f6:	1d19      	adds	r1, r3, #4
 80140f8:	79fa      	ldrb	r2, [r7, #7]
 80140fa:	4613      	mov	r3, r2
 80140fc:	005b      	lsls	r3, r3, #1
 80140fe:	4413      	add	r3, r2
 8014100:	00db      	lsls	r3, r3, #3
 8014102:	3308      	adds	r3, #8
 8014104:	4a16      	ldr	r2, [pc, #88]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 8014106:	4413      	add	r3, r2
 8014108:	3304      	adds	r3, #4
 801410a:	461a      	mov	r2, r3
 801410c:	68f8      	ldr	r0, [r7, #12]
 801410e:	f000 fafb 	bl	8014708 <etharp_request_dst>
 8014112:	4603      	mov	r3, r0
 8014114:	2b00      	cmp	r3, #0
 8014116:	d109      	bne.n	801412c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014118:	79fa      	ldrb	r2, [r7, #7]
 801411a:	4911      	ldr	r1, [pc, #68]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 801411c:	4613      	mov	r3, r2
 801411e:	005b      	lsls	r3, r3, #1
 8014120:	4413      	add	r3, r2
 8014122:	00db      	lsls	r3, r3, #3
 8014124:	440b      	add	r3, r1
 8014126:	3314      	adds	r3, #20
 8014128:	2203      	movs	r2, #3
 801412a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801412c:	68fb      	ldr	r3, [r7, #12]
 801412e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8014132:	79fa      	ldrb	r2, [r7, #7]
 8014134:	4613      	mov	r3, r2
 8014136:	005b      	lsls	r3, r3, #1
 8014138:	4413      	add	r3, r2
 801413a:	00db      	lsls	r3, r3, #3
 801413c:	3308      	adds	r3, #8
 801413e:	4a08      	ldr	r2, [pc, #32]	@ (8014160 <etharp_output_to_arp_index+0x124>)
 8014140:	4413      	add	r3, r2
 8014142:	3304      	adds	r3, #4
 8014144:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014148:	9200      	str	r2, [sp, #0]
 801414a:	460a      	mov	r2, r1
 801414c:	68b9      	ldr	r1, [r7, #8]
 801414e:	68f8      	ldr	r0, [r7, #12]
 8014150:	f001 fe40 	bl	8015dd4 <ethernet_output>
 8014154:	4603      	mov	r3, r0
}
 8014156:	4618      	mov	r0, r3
 8014158:	3710      	adds	r7, #16
 801415a:	46bd      	mov	sp, r7
 801415c:	bd80      	pop	{r7, pc}
 801415e:	bf00      	nop
 8014160:	20011ad4 	.word	0x20011ad4
 8014164:	0801aca0 	.word	0x0801aca0
 8014168:	0801ae10 	.word	0x0801ae10
 801416c:	0801ad18 	.word	0x0801ad18

08014170 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8014170:	b580      	push	{r7, lr}
 8014172:	b08a      	sub	sp, #40	@ 0x28
 8014174:	af02      	add	r7, sp, #8
 8014176:	60f8      	str	r0, [r7, #12]
 8014178:	60b9      	str	r1, [r7, #8]
 801417a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	2b00      	cmp	r3, #0
 8014184:	d106      	bne.n	8014194 <etharp_output+0x24>
 8014186:	4b73      	ldr	r3, [pc, #460]	@ (8014354 <etharp_output+0x1e4>)
 8014188:	f240 321e 	movw	r2, #798	@ 0x31e
 801418c:	4972      	ldr	r1, [pc, #456]	@ (8014358 <etharp_output+0x1e8>)
 801418e:	4873      	ldr	r0, [pc, #460]	@ (801435c <etharp_output+0x1ec>)
 8014190:	f002 f8fa 	bl	8016388 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014194:	68bb      	ldr	r3, [r7, #8]
 8014196:	2b00      	cmp	r3, #0
 8014198:	d106      	bne.n	80141a8 <etharp_output+0x38>
 801419a:	4b6e      	ldr	r3, [pc, #440]	@ (8014354 <etharp_output+0x1e4>)
 801419c:	f240 321f 	movw	r2, #799	@ 0x31f
 80141a0:	496f      	ldr	r1, [pc, #444]	@ (8014360 <etharp_output+0x1f0>)
 80141a2:	486e      	ldr	r0, [pc, #440]	@ (801435c <etharp_output+0x1ec>)
 80141a4:	f002 f8f0 	bl	8016388 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d106      	bne.n	80141bc <etharp_output+0x4c>
 80141ae:	4b69      	ldr	r3, [pc, #420]	@ (8014354 <etharp_output+0x1e4>)
 80141b0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80141b4:	496b      	ldr	r1, [pc, #428]	@ (8014364 <etharp_output+0x1f4>)
 80141b6:	4869      	ldr	r0, [pc, #420]	@ (801435c <etharp_output+0x1ec>)
 80141b8:	f002 f8e6 	bl	8016388 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	68f9      	ldr	r1, [r7, #12]
 80141c2:	4618      	mov	r0, r3
 80141c4:	f000 fef8 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 80141c8:	4603      	mov	r3, r0
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d002      	beq.n	80141d4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80141ce:	4b66      	ldr	r3, [pc, #408]	@ (8014368 <etharp_output+0x1f8>)
 80141d0:	61fb      	str	r3, [r7, #28]
 80141d2:	e0af      	b.n	8014334 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	681b      	ldr	r3, [r3, #0]
 80141d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80141dc:	2be0      	cmp	r3, #224	@ 0xe0
 80141de:	d118      	bne.n	8014212 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80141e0:	2301      	movs	r3, #1
 80141e2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80141e4:	2300      	movs	r3, #0
 80141e6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80141e8:	235e      	movs	r3, #94	@ 0x5e
 80141ea:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	3301      	adds	r3, #1
 80141f0:	781b      	ldrb	r3, [r3, #0]
 80141f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80141f6:	b2db      	uxtb	r3, r3
 80141f8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	3302      	adds	r3, #2
 80141fe:	781b      	ldrb	r3, [r3, #0]
 8014200:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	3303      	adds	r3, #3
 8014206:	781b      	ldrb	r3, [r3, #0]
 8014208:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801420a:	f107 0310 	add.w	r3, r7, #16
 801420e:	61fb      	str	r3, [r7, #28]
 8014210:	e090      	b.n	8014334 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	681a      	ldr	r2, [r3, #0]
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	3304      	adds	r3, #4
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	405a      	eors	r2, r3
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	3308      	adds	r3, #8
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	4013      	ands	r3, r2
 8014226:	2b00      	cmp	r3, #0
 8014228:	d012      	beq.n	8014250 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014230:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8014234:	4293      	cmp	r3, r2
 8014236:	d00b      	beq.n	8014250 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	330c      	adds	r3, #12
 801423c:	681b      	ldr	r3, [r3, #0]
 801423e:	2b00      	cmp	r3, #0
 8014240:	d003      	beq.n	801424a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8014242:	68fb      	ldr	r3, [r7, #12]
 8014244:	330c      	adds	r3, #12
 8014246:	61bb      	str	r3, [r7, #24]
 8014248:	e002      	b.n	8014250 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801424a:	f06f 0303 	mvn.w	r3, #3
 801424e:	e07d      	b.n	801434c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014250:	4b46      	ldr	r3, [pc, #280]	@ (801436c <etharp_output+0x1fc>)
 8014252:	781b      	ldrb	r3, [r3, #0]
 8014254:	4619      	mov	r1, r3
 8014256:	4a46      	ldr	r2, [pc, #280]	@ (8014370 <etharp_output+0x200>)
 8014258:	460b      	mov	r3, r1
 801425a:	005b      	lsls	r3, r3, #1
 801425c:	440b      	add	r3, r1
 801425e:	00db      	lsls	r3, r3, #3
 8014260:	4413      	add	r3, r2
 8014262:	3314      	adds	r3, #20
 8014264:	781b      	ldrb	r3, [r3, #0]
 8014266:	2b01      	cmp	r3, #1
 8014268:	d925      	bls.n	80142b6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801426a:	4b40      	ldr	r3, [pc, #256]	@ (801436c <etharp_output+0x1fc>)
 801426c:	781b      	ldrb	r3, [r3, #0]
 801426e:	4619      	mov	r1, r3
 8014270:	4a3f      	ldr	r2, [pc, #252]	@ (8014370 <etharp_output+0x200>)
 8014272:	460b      	mov	r3, r1
 8014274:	005b      	lsls	r3, r3, #1
 8014276:	440b      	add	r3, r1
 8014278:	00db      	lsls	r3, r3, #3
 801427a:	4413      	add	r3, r2
 801427c:	3308      	adds	r3, #8
 801427e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014280:	68fa      	ldr	r2, [r7, #12]
 8014282:	429a      	cmp	r2, r3
 8014284:	d117      	bne.n	80142b6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014286:	69bb      	ldr	r3, [r7, #24]
 8014288:	681a      	ldr	r2, [r3, #0]
 801428a:	4b38      	ldr	r3, [pc, #224]	@ (801436c <etharp_output+0x1fc>)
 801428c:	781b      	ldrb	r3, [r3, #0]
 801428e:	4618      	mov	r0, r3
 8014290:	4937      	ldr	r1, [pc, #220]	@ (8014370 <etharp_output+0x200>)
 8014292:	4603      	mov	r3, r0
 8014294:	005b      	lsls	r3, r3, #1
 8014296:	4403      	add	r3, r0
 8014298:	00db      	lsls	r3, r3, #3
 801429a:	440b      	add	r3, r1
 801429c:	3304      	adds	r3, #4
 801429e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80142a0:	429a      	cmp	r2, r3
 80142a2:	d108      	bne.n	80142b6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80142a4:	4b31      	ldr	r3, [pc, #196]	@ (801436c <etharp_output+0x1fc>)
 80142a6:	781b      	ldrb	r3, [r3, #0]
 80142a8:	461a      	mov	r2, r3
 80142aa:	68b9      	ldr	r1, [r7, #8]
 80142ac:	68f8      	ldr	r0, [r7, #12]
 80142ae:	f7ff fec5 	bl	801403c <etharp_output_to_arp_index>
 80142b2:	4603      	mov	r3, r0
 80142b4:	e04a      	b.n	801434c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80142b6:	2300      	movs	r3, #0
 80142b8:	75fb      	strb	r3, [r7, #23]
 80142ba:	e031      	b.n	8014320 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80142bc:	7dfa      	ldrb	r2, [r7, #23]
 80142be:	492c      	ldr	r1, [pc, #176]	@ (8014370 <etharp_output+0x200>)
 80142c0:	4613      	mov	r3, r2
 80142c2:	005b      	lsls	r3, r3, #1
 80142c4:	4413      	add	r3, r2
 80142c6:	00db      	lsls	r3, r3, #3
 80142c8:	440b      	add	r3, r1
 80142ca:	3314      	adds	r3, #20
 80142cc:	781b      	ldrb	r3, [r3, #0]
 80142ce:	2b01      	cmp	r3, #1
 80142d0:	d923      	bls.n	801431a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80142d2:	7dfa      	ldrb	r2, [r7, #23]
 80142d4:	4926      	ldr	r1, [pc, #152]	@ (8014370 <etharp_output+0x200>)
 80142d6:	4613      	mov	r3, r2
 80142d8:	005b      	lsls	r3, r3, #1
 80142da:	4413      	add	r3, r2
 80142dc:	00db      	lsls	r3, r3, #3
 80142de:	440b      	add	r3, r1
 80142e0:	3308      	adds	r3, #8
 80142e2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80142e4:	68fa      	ldr	r2, [r7, #12]
 80142e6:	429a      	cmp	r2, r3
 80142e8:	d117      	bne.n	801431a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80142ea:	69bb      	ldr	r3, [r7, #24]
 80142ec:	6819      	ldr	r1, [r3, #0]
 80142ee:	7dfa      	ldrb	r2, [r7, #23]
 80142f0:	481f      	ldr	r0, [pc, #124]	@ (8014370 <etharp_output+0x200>)
 80142f2:	4613      	mov	r3, r2
 80142f4:	005b      	lsls	r3, r3, #1
 80142f6:	4413      	add	r3, r2
 80142f8:	00db      	lsls	r3, r3, #3
 80142fa:	4403      	add	r3, r0
 80142fc:	3304      	adds	r3, #4
 80142fe:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8014300:	4299      	cmp	r1, r3
 8014302:	d10a      	bne.n	801431a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8014304:	4a19      	ldr	r2, [pc, #100]	@ (801436c <etharp_output+0x1fc>)
 8014306:	7dfb      	ldrb	r3, [r7, #23]
 8014308:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801430a:	7dfb      	ldrb	r3, [r7, #23]
 801430c:	461a      	mov	r2, r3
 801430e:	68b9      	ldr	r1, [r7, #8]
 8014310:	68f8      	ldr	r0, [r7, #12]
 8014312:	f7ff fe93 	bl	801403c <etharp_output_to_arp_index>
 8014316:	4603      	mov	r3, r0
 8014318:	e018      	b.n	801434c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801431a:	7dfb      	ldrb	r3, [r7, #23]
 801431c:	3301      	adds	r3, #1
 801431e:	75fb      	strb	r3, [r7, #23]
 8014320:	7dfb      	ldrb	r3, [r7, #23]
 8014322:	2b09      	cmp	r3, #9
 8014324:	d9ca      	bls.n	80142bc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014326:	68ba      	ldr	r2, [r7, #8]
 8014328:	69b9      	ldr	r1, [r7, #24]
 801432a:	68f8      	ldr	r0, [r7, #12]
 801432c:	f000 f822 	bl	8014374 <etharp_query>
 8014330:	4603      	mov	r3, r0
 8014332:	e00b      	b.n	801434c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801433a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801433e:	9300      	str	r3, [sp, #0]
 8014340:	69fb      	ldr	r3, [r7, #28]
 8014342:	68b9      	ldr	r1, [r7, #8]
 8014344:	68f8      	ldr	r0, [r7, #12]
 8014346:	f001 fd45 	bl	8015dd4 <ethernet_output>
 801434a:	4603      	mov	r3, r0
}
 801434c:	4618      	mov	r0, r3
 801434e:	3720      	adds	r7, #32
 8014350:	46bd      	mov	sp, r7
 8014352:	bd80      	pop	{r7, pc}
 8014354:	0801aca0 	.word	0x0801aca0
 8014358:	0801adf0 	.word	0x0801adf0
 801435c:	0801ad18 	.word	0x0801ad18
 8014360:	0801ae40 	.word	0x0801ae40
 8014364:	0801ade0 	.word	0x0801ade0
 8014368:	0801b4a8 	.word	0x0801b4a8
 801436c:	20011bc4 	.word	0x20011bc4
 8014370:	20011ad4 	.word	0x20011ad4

08014374 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014374:	b580      	push	{r7, lr}
 8014376:	b08c      	sub	sp, #48	@ 0x30
 8014378:	af02      	add	r7, sp, #8
 801437a:	60f8      	str	r0, [r7, #12]
 801437c:	60b9      	str	r1, [r7, #8]
 801437e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	3326      	adds	r3, #38	@ 0x26
 8014384:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014386:	23ff      	movs	r3, #255	@ 0xff
 8014388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801438c:	2300      	movs	r3, #0
 801438e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014390:	68bb      	ldr	r3, [r7, #8]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	68f9      	ldr	r1, [r7, #12]
 8014396:	4618      	mov	r0, r3
 8014398:	f000 fe0e 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 801439c:	4603      	mov	r3, r0
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d10c      	bne.n	80143bc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80143a2:	68bb      	ldr	r3, [r7, #8]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80143aa:	2be0      	cmp	r3, #224	@ 0xe0
 80143ac:	d006      	beq.n	80143bc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80143ae:	68bb      	ldr	r3, [r7, #8]
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d003      	beq.n	80143bc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80143b4:	68bb      	ldr	r3, [r7, #8]
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d102      	bne.n	80143c2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80143bc:	f06f 030f 	mvn.w	r3, #15
 80143c0:	e101      	b.n	80145c6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80143c2:	68fa      	ldr	r2, [r7, #12]
 80143c4:	2101      	movs	r1, #1
 80143c6:	68b8      	ldr	r0, [r7, #8]
 80143c8:	f7ff fb60 	bl	8013a8c <etharp_find_entry>
 80143cc:	4603      	mov	r3, r0
 80143ce:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80143d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	da02      	bge.n	80143de <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80143d8:	8a7b      	ldrh	r3, [r7, #18]
 80143da:	b25b      	sxtb	r3, r3
 80143dc:	e0f3      	b.n	80145c6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80143de:	8a7b      	ldrh	r3, [r7, #18]
 80143e0:	2b7e      	cmp	r3, #126	@ 0x7e
 80143e2:	d906      	bls.n	80143f2 <etharp_query+0x7e>
 80143e4:	4b7a      	ldr	r3, [pc, #488]	@ (80145d0 <etharp_query+0x25c>)
 80143e6:	f240 32c1 	movw	r2, #961	@ 0x3c1
 80143ea:	497a      	ldr	r1, [pc, #488]	@ (80145d4 <etharp_query+0x260>)
 80143ec:	487a      	ldr	r0, [pc, #488]	@ (80145d8 <etharp_query+0x264>)
 80143ee:	f001 ffcb 	bl	8016388 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80143f2:	8a7b      	ldrh	r3, [r7, #18]
 80143f4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80143f6:	7c7a      	ldrb	r2, [r7, #17]
 80143f8:	4978      	ldr	r1, [pc, #480]	@ (80145dc <etharp_query+0x268>)
 80143fa:	4613      	mov	r3, r2
 80143fc:	005b      	lsls	r3, r3, #1
 80143fe:	4413      	add	r3, r2
 8014400:	00db      	lsls	r3, r3, #3
 8014402:	440b      	add	r3, r1
 8014404:	3314      	adds	r3, #20
 8014406:	781b      	ldrb	r3, [r3, #0]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d115      	bne.n	8014438 <etharp_query+0xc4>
    is_new_entry = 1;
 801440c:	2301      	movs	r3, #1
 801440e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014410:	7c7a      	ldrb	r2, [r7, #17]
 8014412:	4972      	ldr	r1, [pc, #456]	@ (80145dc <etharp_query+0x268>)
 8014414:	4613      	mov	r3, r2
 8014416:	005b      	lsls	r3, r3, #1
 8014418:	4413      	add	r3, r2
 801441a:	00db      	lsls	r3, r3, #3
 801441c:	440b      	add	r3, r1
 801441e:	3314      	adds	r3, #20
 8014420:	2201      	movs	r2, #1
 8014422:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014424:	7c7a      	ldrb	r2, [r7, #17]
 8014426:	496d      	ldr	r1, [pc, #436]	@ (80145dc <etharp_query+0x268>)
 8014428:	4613      	mov	r3, r2
 801442a:	005b      	lsls	r3, r3, #1
 801442c:	4413      	add	r3, r2
 801442e:	00db      	lsls	r3, r3, #3
 8014430:	440b      	add	r3, r1
 8014432:	3308      	adds	r3, #8
 8014434:	68fa      	ldr	r2, [r7, #12]
 8014436:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014438:	7c7a      	ldrb	r2, [r7, #17]
 801443a:	4968      	ldr	r1, [pc, #416]	@ (80145dc <etharp_query+0x268>)
 801443c:	4613      	mov	r3, r2
 801443e:	005b      	lsls	r3, r3, #1
 8014440:	4413      	add	r3, r2
 8014442:	00db      	lsls	r3, r3, #3
 8014444:	440b      	add	r3, r1
 8014446:	3314      	adds	r3, #20
 8014448:	781b      	ldrb	r3, [r3, #0]
 801444a:	2b01      	cmp	r3, #1
 801444c:	d011      	beq.n	8014472 <etharp_query+0xfe>
 801444e:	7c7a      	ldrb	r2, [r7, #17]
 8014450:	4962      	ldr	r1, [pc, #392]	@ (80145dc <etharp_query+0x268>)
 8014452:	4613      	mov	r3, r2
 8014454:	005b      	lsls	r3, r3, #1
 8014456:	4413      	add	r3, r2
 8014458:	00db      	lsls	r3, r3, #3
 801445a:	440b      	add	r3, r1
 801445c:	3314      	adds	r3, #20
 801445e:	781b      	ldrb	r3, [r3, #0]
 8014460:	2b01      	cmp	r3, #1
 8014462:	d806      	bhi.n	8014472 <etharp_query+0xfe>
 8014464:	4b5a      	ldr	r3, [pc, #360]	@ (80145d0 <etharp_query+0x25c>)
 8014466:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801446a:	495d      	ldr	r1, [pc, #372]	@ (80145e0 <etharp_query+0x26c>)
 801446c:	485a      	ldr	r0, [pc, #360]	@ (80145d8 <etharp_query+0x264>)
 801446e:	f001 ff8b 	bl	8016388 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8014472:	6a3b      	ldr	r3, [r7, #32]
 8014474:	2b00      	cmp	r3, #0
 8014476:	d102      	bne.n	801447e <etharp_query+0x10a>
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	2b00      	cmp	r3, #0
 801447c:	d10c      	bne.n	8014498 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801447e:	68b9      	ldr	r1, [r7, #8]
 8014480:	68f8      	ldr	r0, [r7, #12]
 8014482:	f000 f963 	bl	801474c <etharp_request>
 8014486:	4603      	mov	r3, r0
 8014488:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d102      	bne.n	8014498 <etharp_query+0x124>
      return result;
 8014492:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014496:	e096      	b.n	80145c6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d106      	bne.n	80144ac <etharp_query+0x138>
 801449e:	4b4c      	ldr	r3, [pc, #304]	@ (80145d0 <etharp_query+0x25c>)
 80144a0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80144a4:	494f      	ldr	r1, [pc, #316]	@ (80145e4 <etharp_query+0x270>)
 80144a6:	484c      	ldr	r0, [pc, #304]	@ (80145d8 <etharp_query+0x264>)
 80144a8:	f001 ff6e 	bl	8016388 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80144ac:	7c7a      	ldrb	r2, [r7, #17]
 80144ae:	494b      	ldr	r1, [pc, #300]	@ (80145dc <etharp_query+0x268>)
 80144b0:	4613      	mov	r3, r2
 80144b2:	005b      	lsls	r3, r3, #1
 80144b4:	4413      	add	r3, r2
 80144b6:	00db      	lsls	r3, r3, #3
 80144b8:	440b      	add	r3, r1
 80144ba:	3314      	adds	r3, #20
 80144bc:	781b      	ldrb	r3, [r3, #0]
 80144be:	2b01      	cmp	r3, #1
 80144c0:	d917      	bls.n	80144f2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80144c2:	4a49      	ldr	r2, [pc, #292]	@ (80145e8 <etharp_query+0x274>)
 80144c4:	7c7b      	ldrb	r3, [r7, #17]
 80144c6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80144c8:	7c7a      	ldrb	r2, [r7, #17]
 80144ca:	4613      	mov	r3, r2
 80144cc:	005b      	lsls	r3, r3, #1
 80144ce:	4413      	add	r3, r2
 80144d0:	00db      	lsls	r3, r3, #3
 80144d2:	3308      	adds	r3, #8
 80144d4:	4a41      	ldr	r2, [pc, #260]	@ (80145dc <etharp_query+0x268>)
 80144d6:	4413      	add	r3, r2
 80144d8:	3304      	adds	r3, #4
 80144da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80144de:	9200      	str	r2, [sp, #0]
 80144e0:	697a      	ldr	r2, [r7, #20]
 80144e2:	6879      	ldr	r1, [r7, #4]
 80144e4:	68f8      	ldr	r0, [r7, #12]
 80144e6:	f001 fc75 	bl	8015dd4 <ethernet_output>
 80144ea:	4603      	mov	r3, r0
 80144ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80144f0:	e067      	b.n	80145c2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80144f2:	7c7a      	ldrb	r2, [r7, #17]
 80144f4:	4939      	ldr	r1, [pc, #228]	@ (80145dc <etharp_query+0x268>)
 80144f6:	4613      	mov	r3, r2
 80144f8:	005b      	lsls	r3, r3, #1
 80144fa:	4413      	add	r3, r2
 80144fc:	00db      	lsls	r3, r3, #3
 80144fe:	440b      	add	r3, r1
 8014500:	3314      	adds	r3, #20
 8014502:	781b      	ldrb	r3, [r3, #0]
 8014504:	2b01      	cmp	r3, #1
 8014506:	d15c      	bne.n	80145c2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8014508:	2300      	movs	r3, #0
 801450a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014510:	e01c      	b.n	801454c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014512:	69fb      	ldr	r3, [r7, #28]
 8014514:	895a      	ldrh	r2, [r3, #10]
 8014516:	69fb      	ldr	r3, [r7, #28]
 8014518:	891b      	ldrh	r3, [r3, #8]
 801451a:	429a      	cmp	r2, r3
 801451c:	d10a      	bne.n	8014534 <etharp_query+0x1c0>
 801451e:	69fb      	ldr	r3, [r7, #28]
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	2b00      	cmp	r3, #0
 8014524:	d006      	beq.n	8014534 <etharp_query+0x1c0>
 8014526:	4b2a      	ldr	r3, [pc, #168]	@ (80145d0 <etharp_query+0x25c>)
 8014528:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801452c:	492f      	ldr	r1, [pc, #188]	@ (80145ec <etharp_query+0x278>)
 801452e:	482a      	ldr	r0, [pc, #168]	@ (80145d8 <etharp_query+0x264>)
 8014530:	f001 ff2a 	bl	8016388 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8014534:	69fb      	ldr	r3, [r7, #28]
 8014536:	7b1b      	ldrb	r3, [r3, #12]
 8014538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801453c:	2b00      	cmp	r3, #0
 801453e:	d002      	beq.n	8014546 <etharp_query+0x1d2>
        copy_needed = 1;
 8014540:	2301      	movs	r3, #1
 8014542:	61bb      	str	r3, [r7, #24]
        break;
 8014544:	e005      	b.n	8014552 <etharp_query+0x1de>
      }
      p = p->next;
 8014546:	69fb      	ldr	r3, [r7, #28]
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801454c:	69fb      	ldr	r3, [r7, #28]
 801454e:	2b00      	cmp	r3, #0
 8014550:	d1df      	bne.n	8014512 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8014552:	69bb      	ldr	r3, [r7, #24]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d007      	beq.n	8014568 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014558:	687a      	ldr	r2, [r7, #4]
 801455a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801455e:	200e      	movs	r0, #14
 8014560:	f7f8 fe04 	bl	800d16c <pbuf_clone>
 8014564:	61f8      	str	r0, [r7, #28]
 8014566:	e004      	b.n	8014572 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801456c:	69f8      	ldr	r0, [r7, #28]
 801456e:	f7f8 fc2b 	bl	800cdc8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8014572:	69fb      	ldr	r3, [r7, #28]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d021      	beq.n	80145bc <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014578:	7c7a      	ldrb	r2, [r7, #17]
 801457a:	4918      	ldr	r1, [pc, #96]	@ (80145dc <etharp_query+0x268>)
 801457c:	4613      	mov	r3, r2
 801457e:	005b      	lsls	r3, r3, #1
 8014580:	4413      	add	r3, r2
 8014582:	00db      	lsls	r3, r3, #3
 8014584:	440b      	add	r3, r1
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d00a      	beq.n	80145a2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801458c:	7c7a      	ldrb	r2, [r7, #17]
 801458e:	4913      	ldr	r1, [pc, #76]	@ (80145dc <etharp_query+0x268>)
 8014590:	4613      	mov	r3, r2
 8014592:	005b      	lsls	r3, r3, #1
 8014594:	4413      	add	r3, r2
 8014596:	00db      	lsls	r3, r3, #3
 8014598:	440b      	add	r3, r1
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	4618      	mov	r0, r3
 801459e:	f7f8 fb6d 	bl	800cc7c <pbuf_free>
      }
      arp_table[i].q = p;
 80145a2:	7c7a      	ldrb	r2, [r7, #17]
 80145a4:	490d      	ldr	r1, [pc, #52]	@ (80145dc <etharp_query+0x268>)
 80145a6:	4613      	mov	r3, r2
 80145a8:	005b      	lsls	r3, r3, #1
 80145aa:	4413      	add	r3, r2
 80145ac:	00db      	lsls	r3, r3, #3
 80145ae:	440b      	add	r3, r1
 80145b0:	69fa      	ldr	r2, [r7, #28]
 80145b2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80145b4:	2300      	movs	r3, #0
 80145b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80145ba:	e002      	b.n	80145c2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80145bc:	23ff      	movs	r3, #255	@ 0xff
 80145be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80145c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80145c6:	4618      	mov	r0, r3
 80145c8:	3728      	adds	r7, #40	@ 0x28
 80145ca:	46bd      	mov	sp, r7
 80145cc:	bd80      	pop	{r7, pc}
 80145ce:	bf00      	nop
 80145d0:	0801aca0 	.word	0x0801aca0
 80145d4:	0801ae4c 	.word	0x0801ae4c
 80145d8:	0801ad18 	.word	0x0801ad18
 80145dc:	20011ad4 	.word	0x20011ad4
 80145e0:	0801ae5c 	.word	0x0801ae5c
 80145e4:	0801ae40 	.word	0x0801ae40
 80145e8:	20011bc4 	.word	0x20011bc4
 80145ec:	0801ae84 	.word	0x0801ae84

080145f0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80145f0:	b580      	push	{r7, lr}
 80145f2:	b08a      	sub	sp, #40	@ 0x28
 80145f4:	af02      	add	r7, sp, #8
 80145f6:	60f8      	str	r0, [r7, #12]
 80145f8:	60b9      	str	r1, [r7, #8]
 80145fa:	607a      	str	r2, [r7, #4]
 80145fc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80145fe:	2300      	movs	r3, #0
 8014600:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014602:	68fb      	ldr	r3, [r7, #12]
 8014604:	2b00      	cmp	r3, #0
 8014606:	d106      	bne.n	8014616 <etharp_raw+0x26>
 8014608:	4b3a      	ldr	r3, [pc, #232]	@ (80146f4 <etharp_raw+0x104>)
 801460a:	f240 4257 	movw	r2, #1111	@ 0x457
 801460e:	493a      	ldr	r1, [pc, #232]	@ (80146f8 <etharp_raw+0x108>)
 8014610:	483a      	ldr	r0, [pc, #232]	@ (80146fc <etharp_raw+0x10c>)
 8014612:	f001 feb9 	bl	8016388 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8014616:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801461a:	211c      	movs	r1, #28
 801461c:	200e      	movs	r0, #14
 801461e:	f7f8 f849 	bl	800c6b4 <pbuf_alloc>
 8014622:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014624:	69bb      	ldr	r3, [r7, #24]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d102      	bne.n	8014630 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801462a:	f04f 33ff 	mov.w	r3, #4294967295
 801462e:	e05d      	b.n	80146ec <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8014630:	69bb      	ldr	r3, [r7, #24]
 8014632:	895b      	ldrh	r3, [r3, #10]
 8014634:	2b1b      	cmp	r3, #27
 8014636:	d806      	bhi.n	8014646 <etharp_raw+0x56>
 8014638:	4b2e      	ldr	r3, [pc, #184]	@ (80146f4 <etharp_raw+0x104>)
 801463a:	f240 4262 	movw	r2, #1122	@ 0x462
 801463e:	4930      	ldr	r1, [pc, #192]	@ (8014700 <etharp_raw+0x110>)
 8014640:	482e      	ldr	r0, [pc, #184]	@ (80146fc <etharp_raw+0x10c>)
 8014642:	f001 fea1 	bl	8016388 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8014646:	69bb      	ldr	r3, [r7, #24]
 8014648:	685b      	ldr	r3, [r3, #4]
 801464a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801464c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801464e:	4618      	mov	r0, r3
 8014650:	f7f6 ff26 	bl	800b4a0 <lwip_htons>
 8014654:	4603      	mov	r3, r0
 8014656:	461a      	mov	r2, r3
 8014658:	697b      	ldr	r3, [r7, #20]
 801465a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014662:	2b06      	cmp	r3, #6
 8014664:	d006      	beq.n	8014674 <etharp_raw+0x84>
 8014666:	4b23      	ldr	r3, [pc, #140]	@ (80146f4 <etharp_raw+0x104>)
 8014668:	f240 4269 	movw	r2, #1129	@ 0x469
 801466c:	4925      	ldr	r1, [pc, #148]	@ (8014704 <etharp_raw+0x114>)
 801466e:	4823      	ldr	r0, [pc, #140]	@ (80146fc <etharp_raw+0x10c>)
 8014670:	f001 fe8a 	bl	8016388 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8014674:	697b      	ldr	r3, [r7, #20]
 8014676:	3308      	adds	r3, #8
 8014678:	2206      	movs	r2, #6
 801467a:	6839      	ldr	r1, [r7, #0]
 801467c:	4618      	mov	r0, r3
 801467e:	f002 f8ec 	bl	801685a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8014682:	697b      	ldr	r3, [r7, #20]
 8014684:	3312      	adds	r3, #18
 8014686:	2206      	movs	r2, #6
 8014688:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801468a:	4618      	mov	r0, r3
 801468c:	f002 f8e5 	bl	801685a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014690:	697b      	ldr	r3, [r7, #20]
 8014692:	330e      	adds	r3, #14
 8014694:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014696:	6812      	ldr	r2, [r2, #0]
 8014698:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801469a:	697b      	ldr	r3, [r7, #20]
 801469c:	3318      	adds	r3, #24
 801469e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146a0:	6812      	ldr	r2, [r2, #0]
 80146a2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80146a4:	697b      	ldr	r3, [r7, #20]
 80146a6:	2200      	movs	r2, #0
 80146a8:	701a      	strb	r2, [r3, #0]
 80146aa:	2200      	movs	r2, #0
 80146ac:	f042 0201 	orr.w	r2, r2, #1
 80146b0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80146b2:	697b      	ldr	r3, [r7, #20]
 80146b4:	2200      	movs	r2, #0
 80146b6:	f042 0208 	orr.w	r2, r2, #8
 80146ba:	709a      	strb	r2, [r3, #2]
 80146bc:	2200      	movs	r2, #0
 80146be:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80146c0:	697b      	ldr	r3, [r7, #20]
 80146c2:	2206      	movs	r2, #6
 80146c4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80146c6:	697b      	ldr	r3, [r7, #20]
 80146c8:	2204      	movs	r2, #4
 80146ca:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80146cc:	f640 0306 	movw	r3, #2054	@ 0x806
 80146d0:	9300      	str	r3, [sp, #0]
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	68ba      	ldr	r2, [r7, #8]
 80146d6:	69b9      	ldr	r1, [r7, #24]
 80146d8:	68f8      	ldr	r0, [r7, #12]
 80146da:	f001 fb7b 	bl	8015dd4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80146de:	69b8      	ldr	r0, [r7, #24]
 80146e0:	f7f8 facc 	bl	800cc7c <pbuf_free>
  p = NULL;
 80146e4:	2300      	movs	r3, #0
 80146e6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80146e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	3720      	adds	r7, #32
 80146f0:	46bd      	mov	sp, r7
 80146f2:	bd80      	pop	{r7, pc}
 80146f4:	0801aca0 	.word	0x0801aca0
 80146f8:	0801adf0 	.word	0x0801adf0
 80146fc:	0801ad18 	.word	0x0801ad18
 8014700:	0801aea0 	.word	0x0801aea0
 8014704:	0801aed4 	.word	0x0801aed4

08014708 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8014708:	b580      	push	{r7, lr}
 801470a:	b088      	sub	sp, #32
 801470c:	af04      	add	r7, sp, #16
 801470e:	60f8      	str	r0, [r7, #12]
 8014710:	60b9      	str	r1, [r7, #8]
 8014712:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014724:	2201      	movs	r2, #1
 8014726:	9203      	str	r2, [sp, #12]
 8014728:	68ba      	ldr	r2, [r7, #8]
 801472a:	9202      	str	r2, [sp, #8]
 801472c:	4a06      	ldr	r2, [pc, #24]	@ (8014748 <etharp_request_dst+0x40>)
 801472e:	9201      	str	r2, [sp, #4]
 8014730:	9300      	str	r3, [sp, #0]
 8014732:	4603      	mov	r3, r0
 8014734:	687a      	ldr	r2, [r7, #4]
 8014736:	68f8      	ldr	r0, [r7, #12]
 8014738:	f7ff ff5a 	bl	80145f0 <etharp_raw>
 801473c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801473e:	4618      	mov	r0, r3
 8014740:	3710      	adds	r7, #16
 8014742:	46bd      	mov	sp, r7
 8014744:	bd80      	pop	{r7, pc}
 8014746:	bf00      	nop
 8014748:	0801b4b0 	.word	0x0801b4b0

0801474c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801474c:	b580      	push	{r7, lr}
 801474e:	b082      	sub	sp, #8
 8014750:	af00      	add	r7, sp, #0
 8014752:	6078      	str	r0, [r7, #4]
 8014754:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8014756:	4a05      	ldr	r2, [pc, #20]	@ (801476c <etharp_request+0x20>)
 8014758:	6839      	ldr	r1, [r7, #0]
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f7ff ffd4 	bl	8014708 <etharp_request_dst>
 8014760:	4603      	mov	r3, r0
}
 8014762:	4618      	mov	r0, r3
 8014764:	3708      	adds	r7, #8
 8014766:	46bd      	mov	sp, r7
 8014768:	bd80      	pop	{r7, pc}
 801476a:	bf00      	nop
 801476c:	0801b4a8 	.word	0x0801b4a8

08014770 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8014770:	b580      	push	{r7, lr}
 8014772:	b08e      	sub	sp, #56	@ 0x38
 8014774:	af04      	add	r7, sp, #16
 8014776:	6078      	str	r0, [r7, #4]
 8014778:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801477a:	4b79      	ldr	r3, [pc, #484]	@ (8014960 <icmp_input+0x1f0>)
 801477c:	689b      	ldr	r3, [r3, #8]
 801477e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8014780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014782:	781b      	ldrb	r3, [r3, #0]
 8014784:	f003 030f 	and.w	r3, r3, #15
 8014788:	b2db      	uxtb	r3, r3
 801478a:	009b      	lsls	r3, r3, #2
 801478c:	b2db      	uxtb	r3, r3
 801478e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8014790:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014792:	2b13      	cmp	r3, #19
 8014794:	f240 80cd 	bls.w	8014932 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	895b      	ldrh	r3, [r3, #10]
 801479c:	2b03      	cmp	r3, #3
 801479e:	f240 80ca 	bls.w	8014936 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	685b      	ldr	r3, [r3, #4]
 80147a6:	781b      	ldrb	r3, [r3, #0]
 80147a8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80147ac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	f000 80b7 	beq.w	8014924 <icmp_input+0x1b4>
 80147b6:	2b08      	cmp	r3, #8
 80147b8:	f040 80b7 	bne.w	801492a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80147bc:	4b69      	ldr	r3, [pc, #420]	@ (8014964 <icmp_input+0x1f4>)
 80147be:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80147c0:	4b67      	ldr	r3, [pc, #412]	@ (8014960 <icmp_input+0x1f0>)
 80147c2:	695b      	ldr	r3, [r3, #20]
 80147c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80147c8:	2be0      	cmp	r3, #224	@ 0xe0
 80147ca:	f000 80bb 	beq.w	8014944 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80147ce:	4b64      	ldr	r3, [pc, #400]	@ (8014960 <icmp_input+0x1f0>)
 80147d0:	695b      	ldr	r3, [r3, #20]
 80147d2:	4a63      	ldr	r2, [pc, #396]	@ (8014960 <icmp_input+0x1f0>)
 80147d4:	6812      	ldr	r2, [r2, #0]
 80147d6:	4611      	mov	r1, r2
 80147d8:	4618      	mov	r0, r3
 80147da:	f000 fbed 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 80147de:	4603      	mov	r3, r0
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	f040 80b1 	bne.w	8014948 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	891b      	ldrh	r3, [r3, #8]
 80147ea:	2b07      	cmp	r3, #7
 80147ec:	f240 80a5 	bls.w	801493a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80147f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80147f2:	330e      	adds	r3, #14
 80147f4:	4619      	mov	r1, r3
 80147f6:	6878      	ldr	r0, [r7, #4]
 80147f8:	f7f8 f9aa 	bl	800cb50 <pbuf_add_header>
 80147fc:	4603      	mov	r3, r0
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d04b      	beq.n	801489a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	891a      	ldrh	r2, [r3, #8]
 8014806:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014808:	4413      	add	r3, r2
 801480a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	891b      	ldrh	r3, [r3, #8]
 8014810:	8b7a      	ldrh	r2, [r7, #26]
 8014812:	429a      	cmp	r2, r3
 8014814:	f0c0 809a 	bcc.w	801494c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8014818:	8b7b      	ldrh	r3, [r7, #26]
 801481a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801481e:	4619      	mov	r1, r3
 8014820:	200e      	movs	r0, #14
 8014822:	f7f7 ff47 	bl	800c6b4 <pbuf_alloc>
 8014826:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8014828:	697b      	ldr	r3, [r7, #20]
 801482a:	2b00      	cmp	r3, #0
 801482c:	f000 8090 	beq.w	8014950 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8014830:	697b      	ldr	r3, [r7, #20]
 8014832:	895b      	ldrh	r3, [r3, #10]
 8014834:	461a      	mov	r2, r3
 8014836:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014838:	3308      	adds	r3, #8
 801483a:	429a      	cmp	r2, r3
 801483c:	d203      	bcs.n	8014846 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801483e:	6978      	ldr	r0, [r7, #20]
 8014840:	f7f8 fa1c 	bl	800cc7c <pbuf_free>
          goto icmperr;
 8014844:	e085      	b.n	8014952 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8014846:	697b      	ldr	r3, [r7, #20]
 8014848:	685b      	ldr	r3, [r3, #4]
 801484a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801484c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801484e:	4618      	mov	r0, r3
 8014850:	f002 f803 	bl	801685a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8014854:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014856:	4619      	mov	r1, r3
 8014858:	6978      	ldr	r0, [r7, #20]
 801485a:	f7f8 f989 	bl	800cb70 <pbuf_remove_header>
 801485e:	4603      	mov	r3, r0
 8014860:	2b00      	cmp	r3, #0
 8014862:	d009      	beq.n	8014878 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8014864:	4b40      	ldr	r3, [pc, #256]	@ (8014968 <icmp_input+0x1f8>)
 8014866:	22b6      	movs	r2, #182	@ 0xb6
 8014868:	4940      	ldr	r1, [pc, #256]	@ (801496c <icmp_input+0x1fc>)
 801486a:	4841      	ldr	r0, [pc, #260]	@ (8014970 <icmp_input+0x200>)
 801486c:	f001 fd8c 	bl	8016388 <iprintf>
          pbuf_free(r);
 8014870:	6978      	ldr	r0, [r7, #20]
 8014872:	f7f8 fa03 	bl	800cc7c <pbuf_free>
          goto icmperr;
 8014876:	e06c      	b.n	8014952 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8014878:	6879      	ldr	r1, [r7, #4]
 801487a:	6978      	ldr	r0, [r7, #20]
 801487c:	f7f8 fb32 	bl	800cee4 <pbuf_copy>
 8014880:	4603      	mov	r3, r0
 8014882:	2b00      	cmp	r3, #0
 8014884:	d003      	beq.n	801488e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8014886:	6978      	ldr	r0, [r7, #20]
 8014888:	f7f8 f9f8 	bl	800cc7c <pbuf_free>
          goto icmperr;
 801488c:	e061      	b.n	8014952 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801488e:	6878      	ldr	r0, [r7, #4]
 8014890:	f7f8 f9f4 	bl	800cc7c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8014894:	697b      	ldr	r3, [r7, #20]
 8014896:	607b      	str	r3, [r7, #4]
 8014898:	e00f      	b.n	80148ba <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801489a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801489c:	330e      	adds	r3, #14
 801489e:	4619      	mov	r1, r3
 80148a0:	6878      	ldr	r0, [r7, #4]
 80148a2:	f7f8 f965 	bl	800cb70 <pbuf_remove_header>
 80148a6:	4603      	mov	r3, r0
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d006      	beq.n	80148ba <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80148ac:	4b2e      	ldr	r3, [pc, #184]	@ (8014968 <icmp_input+0x1f8>)
 80148ae:	22c7      	movs	r2, #199	@ 0xc7
 80148b0:	4930      	ldr	r1, [pc, #192]	@ (8014974 <icmp_input+0x204>)
 80148b2:	482f      	ldr	r0, [pc, #188]	@ (8014970 <icmp_input+0x200>)
 80148b4:	f001 fd68 	bl	8016388 <iprintf>
          goto icmperr;
 80148b8:	e04b      	b.n	8014952 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	685b      	ldr	r3, [r3, #4]
 80148be:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80148c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80148c2:	4619      	mov	r1, r3
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f7f8 f943 	bl	800cb50 <pbuf_add_header>
 80148ca:	4603      	mov	r3, r0
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d12b      	bne.n	8014928 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	685b      	ldr	r3, [r3, #4]
 80148d4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80148d6:	69fb      	ldr	r3, [r7, #28]
 80148d8:	681a      	ldr	r2, [r3, #0]
 80148da:	68fb      	ldr	r3, [r7, #12]
 80148dc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80148de:	4b20      	ldr	r3, [pc, #128]	@ (8014960 <icmp_input+0x1f0>)
 80148e0:	691a      	ldr	r2, [r3, #16]
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80148e6:	693b      	ldr	r3, [r7, #16]
 80148e8:	2200      	movs	r2, #0
 80148ea:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80148ec:	693b      	ldr	r3, [r7, #16]
 80148ee:	2200      	movs	r2, #0
 80148f0:	709a      	strb	r2, [r3, #2]
 80148f2:	2200      	movs	r2, #0
 80148f4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	22ff      	movs	r2, #255	@ 0xff
 80148fa:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	2200      	movs	r2, #0
 8014900:	729a      	strb	r2, [r3, #10]
 8014902:	2200      	movs	r2, #0
 8014904:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8014906:	683b      	ldr	r3, [r7, #0]
 8014908:	9302      	str	r3, [sp, #8]
 801490a:	2301      	movs	r3, #1
 801490c:	9301      	str	r3, [sp, #4]
 801490e:	2300      	movs	r3, #0
 8014910:	9300      	str	r3, [sp, #0]
 8014912:	23ff      	movs	r3, #255	@ 0xff
 8014914:	2200      	movs	r2, #0
 8014916:	69f9      	ldr	r1, [r7, #28]
 8014918:	6878      	ldr	r0, [r7, #4]
 801491a:	f000 fa75 	bl	8014e08 <ip4_output_if>
 801491e:	4603      	mov	r3, r0
 8014920:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8014922:	e001      	b.n	8014928 <icmp_input+0x1b8>
      break;
 8014924:	bf00      	nop
 8014926:	e000      	b.n	801492a <icmp_input+0x1ba>
      break;
 8014928:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801492a:	6878      	ldr	r0, [r7, #4]
 801492c:	f7f8 f9a6 	bl	800cc7c <pbuf_free>
  return;
 8014930:	e013      	b.n	801495a <icmp_input+0x1ea>
    goto lenerr;
 8014932:	bf00      	nop
 8014934:	e002      	b.n	801493c <icmp_input+0x1cc>
    goto lenerr;
 8014936:	bf00      	nop
 8014938:	e000      	b.n	801493c <icmp_input+0x1cc>
        goto lenerr;
 801493a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801493c:	6878      	ldr	r0, [r7, #4]
 801493e:	f7f8 f99d 	bl	800cc7c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014942:	e00a      	b.n	801495a <icmp_input+0x1ea>
        goto icmperr;
 8014944:	bf00      	nop
 8014946:	e004      	b.n	8014952 <icmp_input+0x1e2>
        goto icmperr;
 8014948:	bf00      	nop
 801494a:	e002      	b.n	8014952 <icmp_input+0x1e2>
          goto icmperr;
 801494c:	bf00      	nop
 801494e:	e000      	b.n	8014952 <icmp_input+0x1e2>
          goto icmperr;
 8014950:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8014952:	6878      	ldr	r0, [r7, #4]
 8014954:	f7f8 f992 	bl	800cc7c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014958:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801495a:	3728      	adds	r7, #40	@ 0x28
 801495c:	46bd      	mov	sp, r7
 801495e:	bd80      	pop	{r7, pc}
 8014960:	2000e974 	.word	0x2000e974
 8014964:	2000e988 	.word	0x2000e988
 8014968:	0801af18 	.word	0x0801af18
 801496c:	0801af50 	.word	0x0801af50
 8014970:	0801af88 	.word	0x0801af88
 8014974:	0801afb0 	.word	0x0801afb0

08014978 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b082      	sub	sp, #8
 801497c:	af00      	add	r7, sp, #0
 801497e:	6078      	str	r0, [r7, #4]
 8014980:	460b      	mov	r3, r1
 8014982:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8014984:	78fb      	ldrb	r3, [r7, #3]
 8014986:	461a      	mov	r2, r3
 8014988:	2103      	movs	r1, #3
 801498a:	6878      	ldr	r0, [r7, #4]
 801498c:	f000 f814 	bl	80149b8 <icmp_send_response>
}
 8014990:	bf00      	nop
 8014992:	3708      	adds	r7, #8
 8014994:	46bd      	mov	sp, r7
 8014996:	bd80      	pop	{r7, pc}

08014998 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
 80149a0:	460b      	mov	r3, r1
 80149a2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80149a4:	78fb      	ldrb	r3, [r7, #3]
 80149a6:	461a      	mov	r2, r3
 80149a8:	210b      	movs	r1, #11
 80149aa:	6878      	ldr	r0, [r7, #4]
 80149ac:	f000 f804 	bl	80149b8 <icmp_send_response>
}
 80149b0:	bf00      	nop
 80149b2:	3708      	adds	r7, #8
 80149b4:	46bd      	mov	sp, r7
 80149b6:	bd80      	pop	{r7, pc}

080149b8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80149b8:	b580      	push	{r7, lr}
 80149ba:	b08c      	sub	sp, #48	@ 0x30
 80149bc:	af04      	add	r7, sp, #16
 80149be:	6078      	str	r0, [r7, #4]
 80149c0:	460b      	mov	r3, r1
 80149c2:	70fb      	strb	r3, [r7, #3]
 80149c4:	4613      	mov	r3, r2
 80149c6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80149c8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80149cc:	2124      	movs	r1, #36	@ 0x24
 80149ce:	2022      	movs	r0, #34	@ 0x22
 80149d0:	f7f7 fe70 	bl	800c6b4 <pbuf_alloc>
 80149d4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80149d6:	69fb      	ldr	r3, [r7, #28]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d04c      	beq.n	8014a76 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80149dc:	69fb      	ldr	r3, [r7, #28]
 80149de:	895b      	ldrh	r3, [r3, #10]
 80149e0:	2b23      	cmp	r3, #35	@ 0x23
 80149e2:	d806      	bhi.n	80149f2 <icmp_send_response+0x3a>
 80149e4:	4b26      	ldr	r3, [pc, #152]	@ (8014a80 <icmp_send_response+0xc8>)
 80149e6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80149ea:	4926      	ldr	r1, [pc, #152]	@ (8014a84 <icmp_send_response+0xcc>)
 80149ec:	4826      	ldr	r0, [pc, #152]	@ (8014a88 <icmp_send_response+0xd0>)
 80149ee:	f001 fccb 	bl	8016388 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	685b      	ldr	r3, [r3, #4]
 80149f6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80149f8:	69fb      	ldr	r3, [r7, #28]
 80149fa:	685b      	ldr	r3, [r3, #4]
 80149fc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80149fe:	697b      	ldr	r3, [r7, #20]
 8014a00:	78fa      	ldrb	r2, [r7, #3]
 8014a02:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	78ba      	ldrb	r2, [r7, #2]
 8014a08:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8014a0a:	697b      	ldr	r3, [r7, #20]
 8014a0c:	2200      	movs	r2, #0
 8014a0e:	711a      	strb	r2, [r3, #4]
 8014a10:	2200      	movs	r2, #0
 8014a12:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8014a14:	697b      	ldr	r3, [r7, #20]
 8014a16:	2200      	movs	r2, #0
 8014a18:	719a      	strb	r2, [r3, #6]
 8014a1a:	2200      	movs	r2, #0
 8014a1c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8014a1e:	69fb      	ldr	r3, [r7, #28]
 8014a20:	685b      	ldr	r3, [r3, #4]
 8014a22:	f103 0008 	add.w	r0, r3, #8
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	685b      	ldr	r3, [r3, #4]
 8014a2a:	221c      	movs	r2, #28
 8014a2c:	4619      	mov	r1, r3
 8014a2e:	f001 ff14 	bl	801685a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8014a32:	69bb      	ldr	r3, [r7, #24]
 8014a34:	68db      	ldr	r3, [r3, #12]
 8014a36:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8014a38:	f107 030c 	add.w	r3, r7, #12
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	f000 f825 	bl	8014a8c <ip4_route>
 8014a42:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8014a44:	693b      	ldr	r3, [r7, #16]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d011      	beq.n	8014a6e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8014a4a:	697b      	ldr	r3, [r7, #20]
 8014a4c:	2200      	movs	r2, #0
 8014a4e:	709a      	strb	r2, [r3, #2]
 8014a50:	2200      	movs	r2, #0
 8014a52:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8014a54:	f107 020c 	add.w	r2, r7, #12
 8014a58:	693b      	ldr	r3, [r7, #16]
 8014a5a:	9302      	str	r3, [sp, #8]
 8014a5c:	2301      	movs	r3, #1
 8014a5e:	9301      	str	r3, [sp, #4]
 8014a60:	2300      	movs	r3, #0
 8014a62:	9300      	str	r3, [sp, #0]
 8014a64:	23ff      	movs	r3, #255	@ 0xff
 8014a66:	2100      	movs	r1, #0
 8014a68:	69f8      	ldr	r0, [r7, #28]
 8014a6a:	f000 f9cd 	bl	8014e08 <ip4_output_if>
  }
  pbuf_free(q);
 8014a6e:	69f8      	ldr	r0, [r7, #28]
 8014a70:	f7f8 f904 	bl	800cc7c <pbuf_free>
 8014a74:	e000      	b.n	8014a78 <icmp_send_response+0xc0>
    return;
 8014a76:	bf00      	nop
}
 8014a78:	3720      	adds	r7, #32
 8014a7a:	46bd      	mov	sp, r7
 8014a7c:	bd80      	pop	{r7, pc}
 8014a7e:	bf00      	nop
 8014a80:	0801af18 	.word	0x0801af18
 8014a84:	0801afe4 	.word	0x0801afe4
 8014a88:	0801af88 	.word	0x0801af88

08014a8c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014a8c:	b480      	push	{r7}
 8014a8e:	b085      	sub	sp, #20
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014a94:	4b33      	ldr	r3, [pc, #204]	@ (8014b64 <ip4_route+0xd8>)
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	60fb      	str	r3, [r7, #12]
 8014a9a:	e036      	b.n	8014b0a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014aa2:	f003 0301 	and.w	r3, r3, #1
 8014aa6:	b2db      	uxtb	r3, r3
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d02b      	beq.n	8014b04 <ip4_route+0x78>
 8014aac:	68fb      	ldr	r3, [r7, #12]
 8014aae:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014ab2:	089b      	lsrs	r3, r3, #2
 8014ab4:	f003 0301 	and.w	r3, r3, #1
 8014ab8:	b2db      	uxtb	r3, r3
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d022      	beq.n	8014b04 <ip4_route+0x78>
 8014abe:	68fb      	ldr	r3, [r7, #12]
 8014ac0:	3304      	adds	r3, #4
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d01d      	beq.n	8014b04 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	681a      	ldr	r2, [r3, #0]
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	3304      	adds	r3, #4
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	405a      	eors	r2, r3
 8014ad4:	68fb      	ldr	r3, [r7, #12]
 8014ad6:	3308      	adds	r3, #8
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	4013      	ands	r3, r2
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d101      	bne.n	8014ae4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	e038      	b.n	8014b56 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8014ae4:	68fb      	ldr	r3, [r7, #12]
 8014ae6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014aea:	f003 0302 	and.w	r3, r3, #2
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d108      	bne.n	8014b04 <ip4_route+0x78>
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	681a      	ldr	r2, [r3, #0]
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	330c      	adds	r3, #12
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	429a      	cmp	r2, r3
 8014afe:	d101      	bne.n	8014b04 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	e028      	b.n	8014b56 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	60fb      	str	r3, [r7, #12]
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d1c5      	bne.n	8014a9c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014b10:	4b15      	ldr	r3, [pc, #84]	@ (8014b68 <ip4_route+0xdc>)
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d01a      	beq.n	8014b4e <ip4_route+0xc2>
 8014b18:	4b13      	ldr	r3, [pc, #76]	@ (8014b68 <ip4_route+0xdc>)
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b20:	f003 0301 	and.w	r3, r3, #1
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d012      	beq.n	8014b4e <ip4_route+0xc2>
 8014b28:	4b0f      	ldr	r3, [pc, #60]	@ (8014b68 <ip4_route+0xdc>)
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b30:	f003 0304 	and.w	r3, r3, #4
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d00a      	beq.n	8014b4e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014b38:	4b0b      	ldr	r3, [pc, #44]	@ (8014b68 <ip4_route+0xdc>)
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	3304      	adds	r3, #4
 8014b3e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d004      	beq.n	8014b4e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	b2db      	uxtb	r3, r3
 8014b4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8014b4c:	d101      	bne.n	8014b52 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8014b4e:	2300      	movs	r3, #0
 8014b50:	e001      	b.n	8014b56 <ip4_route+0xca>
  }

  return netif_default;
 8014b52:	4b05      	ldr	r3, [pc, #20]	@ (8014b68 <ip4_route+0xdc>)
 8014b54:	681b      	ldr	r3, [r3, #0]
}
 8014b56:	4618      	mov	r0, r3
 8014b58:	3714      	adds	r7, #20
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b60:	4770      	bx	lr
 8014b62:	bf00      	nop
 8014b64:	20011a68 	.word	0x20011a68
 8014b68:	20011a6c 	.word	0x20011a6c

08014b6c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8014b6c:	b580      	push	{r7, lr}
 8014b6e:	b082      	sub	sp, #8
 8014b70:	af00      	add	r7, sp, #0
 8014b72:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b7a:	f003 0301 	and.w	r3, r3, #1
 8014b7e:	b2db      	uxtb	r3, r3
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d016      	beq.n	8014bb2 <ip4_input_accept+0x46>
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	3304      	adds	r3, #4
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d011      	beq.n	8014bb2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8014bbc <ip4_input_accept+0x50>)
 8014b90:	695a      	ldr	r2, [r3, #20]
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	3304      	adds	r3, #4
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d008      	beq.n	8014bae <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8014b9c:	4b07      	ldr	r3, [pc, #28]	@ (8014bbc <ip4_input_accept+0x50>)
 8014b9e:	695b      	ldr	r3, [r3, #20]
 8014ba0:	6879      	ldr	r1, [r7, #4]
 8014ba2:	4618      	mov	r0, r3
 8014ba4:	f000 fa08 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 8014ba8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d001      	beq.n	8014bb2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8014bae:	2301      	movs	r3, #1
 8014bb0:	e000      	b.n	8014bb4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014bb2:	2300      	movs	r3, #0
}
 8014bb4:	4618      	mov	r0, r3
 8014bb6:	3708      	adds	r7, #8
 8014bb8:	46bd      	mov	sp, r7
 8014bba:	bd80      	pop	{r7, pc}
 8014bbc:	2000e974 	.word	0x2000e974

08014bc0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014bc0:	b580      	push	{r7, lr}
 8014bc2:	b086      	sub	sp, #24
 8014bc4:	af00      	add	r7, sp, #0
 8014bc6:	6078      	str	r0, [r7, #4]
 8014bc8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	685b      	ldr	r3, [r3, #4]
 8014bce:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014bd0:	697b      	ldr	r3, [r7, #20]
 8014bd2:	781b      	ldrb	r3, [r3, #0]
 8014bd4:	091b      	lsrs	r3, r3, #4
 8014bd6:	b2db      	uxtb	r3, r3
 8014bd8:	2b04      	cmp	r3, #4
 8014bda:	d004      	beq.n	8014be6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8014bdc:	6878      	ldr	r0, [r7, #4]
 8014bde:	f7f8 f84d 	bl	800cc7c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014be2:	2300      	movs	r3, #0
 8014be4:	e107      	b.n	8014df6 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014be6:	697b      	ldr	r3, [r7, #20]
 8014be8:	781b      	ldrb	r3, [r3, #0]
 8014bea:	f003 030f 	and.w	r3, r3, #15
 8014bee:	b2db      	uxtb	r3, r3
 8014bf0:	009b      	lsls	r3, r3, #2
 8014bf2:	b2db      	uxtb	r3, r3
 8014bf4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014bf6:	697b      	ldr	r3, [r7, #20]
 8014bf8:	885b      	ldrh	r3, [r3, #2]
 8014bfa:	b29b      	uxth	r3, r3
 8014bfc:	4618      	mov	r0, r3
 8014bfe:	f7f6 fc4f 	bl	800b4a0 <lwip_htons>
 8014c02:	4603      	mov	r3, r0
 8014c04:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	891b      	ldrh	r3, [r3, #8]
 8014c0a:	89ba      	ldrh	r2, [r7, #12]
 8014c0c:	429a      	cmp	r2, r3
 8014c0e:	d204      	bcs.n	8014c1a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014c10:	89bb      	ldrh	r3, [r7, #12]
 8014c12:	4619      	mov	r1, r3
 8014c14:	6878      	ldr	r0, [r7, #4]
 8014c16:	f7f7 feab 	bl	800c970 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	895b      	ldrh	r3, [r3, #10]
 8014c1e:	89fa      	ldrh	r2, [r7, #14]
 8014c20:	429a      	cmp	r2, r3
 8014c22:	d807      	bhi.n	8014c34 <ip4_input+0x74>
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	891b      	ldrh	r3, [r3, #8]
 8014c28:	89ba      	ldrh	r2, [r7, #12]
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d802      	bhi.n	8014c34 <ip4_input+0x74>
 8014c2e:	89fb      	ldrh	r3, [r7, #14]
 8014c30:	2b13      	cmp	r3, #19
 8014c32:	d804      	bhi.n	8014c3e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014c34:	6878      	ldr	r0, [r7, #4]
 8014c36:	f7f8 f821 	bl	800cc7c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	e0db      	b.n	8014df6 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014c3e:	697b      	ldr	r3, [r7, #20]
 8014c40:	691b      	ldr	r3, [r3, #16]
 8014c42:	4a6f      	ldr	r2, [pc, #444]	@ (8014e00 <ip4_input+0x240>)
 8014c44:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8014c46:	697b      	ldr	r3, [r7, #20]
 8014c48:	68db      	ldr	r3, [r3, #12]
 8014c4a:	4a6d      	ldr	r2, [pc, #436]	@ (8014e00 <ip4_input+0x240>)
 8014c4c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014c4e:	4b6c      	ldr	r3, [pc, #432]	@ (8014e00 <ip4_input+0x240>)
 8014c50:	695b      	ldr	r3, [r3, #20]
 8014c52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014c56:	2be0      	cmp	r3, #224	@ 0xe0
 8014c58:	d112      	bne.n	8014c80 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8014c5a:	683b      	ldr	r3, [r7, #0]
 8014c5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014c60:	f003 0301 	and.w	r3, r3, #1
 8014c64:	b2db      	uxtb	r3, r3
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d007      	beq.n	8014c7a <ip4_input+0xba>
 8014c6a:	683b      	ldr	r3, [r7, #0]
 8014c6c:	3304      	adds	r3, #4
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d002      	beq.n	8014c7a <ip4_input+0xba>
      netif = inp;
 8014c74:	683b      	ldr	r3, [r7, #0]
 8014c76:	613b      	str	r3, [r7, #16]
 8014c78:	e02a      	b.n	8014cd0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	613b      	str	r3, [r7, #16]
 8014c7e:	e027      	b.n	8014cd0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8014c80:	6838      	ldr	r0, [r7, #0]
 8014c82:	f7ff ff73 	bl	8014b6c <ip4_input_accept>
 8014c86:	4603      	mov	r3, r0
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d002      	beq.n	8014c92 <ip4_input+0xd2>
      netif = inp;
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	613b      	str	r3, [r7, #16]
 8014c90:	e01e      	b.n	8014cd0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014c92:	2300      	movs	r3, #0
 8014c94:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8014c96:	4b5a      	ldr	r3, [pc, #360]	@ (8014e00 <ip4_input+0x240>)
 8014c98:	695b      	ldr	r3, [r3, #20]
 8014c9a:	b2db      	uxtb	r3, r3
 8014c9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8014c9e:	d017      	beq.n	8014cd0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014ca0:	4b58      	ldr	r3, [pc, #352]	@ (8014e04 <ip4_input+0x244>)
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	613b      	str	r3, [r7, #16]
 8014ca6:	e00e      	b.n	8014cc6 <ip4_input+0x106>
          if (netif == inp) {
 8014ca8:	693a      	ldr	r2, [r7, #16]
 8014caa:	683b      	ldr	r3, [r7, #0]
 8014cac:	429a      	cmp	r2, r3
 8014cae:	d006      	beq.n	8014cbe <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8014cb0:	6938      	ldr	r0, [r7, #16]
 8014cb2:	f7ff ff5b 	bl	8014b6c <ip4_input_accept>
 8014cb6:	4603      	mov	r3, r0
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d108      	bne.n	8014cce <ip4_input+0x10e>
 8014cbc:	e000      	b.n	8014cc0 <ip4_input+0x100>
            continue;
 8014cbe:	bf00      	nop
        NETIF_FOREACH(netif) {
 8014cc0:	693b      	ldr	r3, [r7, #16]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	613b      	str	r3, [r7, #16]
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	d1ed      	bne.n	8014ca8 <ip4_input+0xe8>
 8014ccc:	e000      	b.n	8014cd0 <ip4_input+0x110>
            break;
 8014cce:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014cd0:	4b4b      	ldr	r3, [pc, #300]	@ (8014e00 <ip4_input+0x240>)
 8014cd2:	691b      	ldr	r3, [r3, #16]
 8014cd4:	6839      	ldr	r1, [r7, #0]
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	f000 f96e 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 8014cdc:	4603      	mov	r3, r0
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d105      	bne.n	8014cee <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8014ce2:	4b47      	ldr	r3, [pc, #284]	@ (8014e00 <ip4_input+0x240>)
 8014ce4:	691b      	ldr	r3, [r3, #16]
 8014ce6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014cea:	2be0      	cmp	r3, #224	@ 0xe0
 8014cec:	d104      	bne.n	8014cf8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8014cee:	6878      	ldr	r0, [r7, #4]
 8014cf0:	f7f7 ffc4 	bl	800cc7c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	e07e      	b.n	8014df6 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8014cf8:	693b      	ldr	r3, [r7, #16]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d104      	bne.n	8014d08 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8014cfe:	6878      	ldr	r0, [r7, #4]
 8014d00:	f7f7 ffbc 	bl	800cc7c <pbuf_free>
    return ERR_OK;
 8014d04:	2300      	movs	r3, #0
 8014d06:	e076      	b.n	8014df6 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8014d08:	697b      	ldr	r3, [r7, #20]
 8014d0a:	88db      	ldrh	r3, [r3, #6]
 8014d0c:	b29b      	uxth	r3, r3
 8014d0e:	461a      	mov	r2, r3
 8014d10:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8014d14:	4013      	ands	r3, r2
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d00b      	beq.n	8014d32 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8014d1a:	6878      	ldr	r0, [r7, #4]
 8014d1c:	f000 fc92 	bl	8015644 <ip4_reass>
 8014d20:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d101      	bne.n	8014d2c <ip4_input+0x16c>
      return ERR_OK;
 8014d28:	2300      	movs	r3, #0
 8014d2a:	e064      	b.n	8014df6 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	685b      	ldr	r3, [r3, #4]
 8014d30:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8014d32:	4a33      	ldr	r2, [pc, #204]	@ (8014e00 <ip4_input+0x240>)
 8014d34:	693b      	ldr	r3, [r7, #16]
 8014d36:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8014d38:	4a31      	ldr	r2, [pc, #196]	@ (8014e00 <ip4_input+0x240>)
 8014d3a:	683b      	ldr	r3, [r7, #0]
 8014d3c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014d3e:	4a30      	ldr	r2, [pc, #192]	@ (8014e00 <ip4_input+0x240>)
 8014d40:	697b      	ldr	r3, [r7, #20]
 8014d42:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014d44:	697b      	ldr	r3, [r7, #20]
 8014d46:	781b      	ldrb	r3, [r3, #0]
 8014d48:	f003 030f 	and.w	r3, r3, #15
 8014d4c:	b2db      	uxtb	r3, r3
 8014d4e:	009b      	lsls	r3, r3, #2
 8014d50:	b2db      	uxtb	r3, r3
 8014d52:	461a      	mov	r2, r3
 8014d54:	4b2a      	ldr	r3, [pc, #168]	@ (8014e00 <ip4_input+0x240>)
 8014d56:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8014d58:	89fb      	ldrh	r3, [r7, #14]
 8014d5a:	4619      	mov	r1, r3
 8014d5c:	6878      	ldr	r0, [r7, #4]
 8014d5e:	f7f7 ff07 	bl	800cb70 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014d62:	697b      	ldr	r3, [r7, #20]
 8014d64:	7a5b      	ldrb	r3, [r3, #9]
 8014d66:	2b11      	cmp	r3, #17
 8014d68:	d006      	beq.n	8014d78 <ip4_input+0x1b8>
 8014d6a:	2b11      	cmp	r3, #17
 8014d6c:	dc13      	bgt.n	8014d96 <ip4_input+0x1d6>
 8014d6e:	2b01      	cmp	r3, #1
 8014d70:	d00c      	beq.n	8014d8c <ip4_input+0x1cc>
 8014d72:	2b06      	cmp	r3, #6
 8014d74:	d005      	beq.n	8014d82 <ip4_input+0x1c2>
 8014d76:	e00e      	b.n	8014d96 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014d78:	6839      	ldr	r1, [r7, #0]
 8014d7a:	6878      	ldr	r0, [r7, #4]
 8014d7c:	f7fe fc68 	bl	8013650 <udp_input>
        break;
 8014d80:	e026      	b.n	8014dd0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014d82:	6839      	ldr	r1, [r7, #0]
 8014d84:	6878      	ldr	r0, [r7, #4]
 8014d86:	f7fa f85f 	bl	800ee48 <tcp_input>
        break;
 8014d8a:	e021      	b.n	8014dd0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014d8c:	6839      	ldr	r1, [r7, #0]
 8014d8e:	6878      	ldr	r0, [r7, #4]
 8014d90:	f7ff fcee 	bl	8014770 <icmp_input>
        break;
 8014d94:	e01c      	b.n	8014dd0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014d96:	4b1a      	ldr	r3, [pc, #104]	@ (8014e00 <ip4_input+0x240>)
 8014d98:	695b      	ldr	r3, [r3, #20]
 8014d9a:	6939      	ldr	r1, [r7, #16]
 8014d9c:	4618      	mov	r0, r3
 8014d9e:	f000 f90b 	bl	8014fb8 <ip4_addr_isbroadcast_u32>
 8014da2:	4603      	mov	r3, r0
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d10f      	bne.n	8014dc8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014da8:	4b15      	ldr	r3, [pc, #84]	@ (8014e00 <ip4_input+0x240>)
 8014daa:	695b      	ldr	r3, [r3, #20]
 8014dac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014db0:	2be0      	cmp	r3, #224	@ 0xe0
 8014db2:	d009      	beq.n	8014dc8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014db4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014db8:	4619      	mov	r1, r3
 8014dba:	6878      	ldr	r0, [r7, #4]
 8014dbc:	f7f7 ff4b 	bl	800cc56 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014dc0:	2102      	movs	r1, #2
 8014dc2:	6878      	ldr	r0, [r7, #4]
 8014dc4:	f7ff fdd8 	bl	8014978 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014dc8:	6878      	ldr	r0, [r7, #4]
 8014dca:	f7f7 ff57 	bl	800cc7c <pbuf_free>
        break;
 8014dce:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8014e00 <ip4_input+0x240>)
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8014e00 <ip4_input+0x240>)
 8014dd8:	2200      	movs	r2, #0
 8014dda:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014ddc:	4b08      	ldr	r3, [pc, #32]	@ (8014e00 <ip4_input+0x240>)
 8014dde:	2200      	movs	r2, #0
 8014de0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014de2:	4b07      	ldr	r3, [pc, #28]	@ (8014e00 <ip4_input+0x240>)
 8014de4:	2200      	movs	r2, #0
 8014de6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014de8:	4b05      	ldr	r3, [pc, #20]	@ (8014e00 <ip4_input+0x240>)
 8014dea:	2200      	movs	r2, #0
 8014dec:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014dee:	4b04      	ldr	r3, [pc, #16]	@ (8014e00 <ip4_input+0x240>)
 8014df0:	2200      	movs	r2, #0
 8014df2:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014df4:	2300      	movs	r3, #0
}
 8014df6:	4618      	mov	r0, r3
 8014df8:	3718      	adds	r7, #24
 8014dfa:	46bd      	mov	sp, r7
 8014dfc:	bd80      	pop	{r7, pc}
 8014dfe:	bf00      	nop
 8014e00:	2000e974 	.word	0x2000e974
 8014e04:	20011a68 	.word	0x20011a68

08014e08 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014e08:	b580      	push	{r7, lr}
 8014e0a:	b08a      	sub	sp, #40	@ 0x28
 8014e0c:	af04      	add	r7, sp, #16
 8014e0e:	60f8      	str	r0, [r7, #12]
 8014e10:	60b9      	str	r1, [r7, #8]
 8014e12:	607a      	str	r2, [r7, #4]
 8014e14:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014e16:	68bb      	ldr	r3, [r7, #8]
 8014e18:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d009      	beq.n	8014e34 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014e20:	68bb      	ldr	r3, [r7, #8]
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d003      	beq.n	8014e2e <ip4_output_if+0x26>
 8014e26:	68bb      	ldr	r3, [r7, #8]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d102      	bne.n	8014e34 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e30:	3304      	adds	r3, #4
 8014e32:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014e34:	78fa      	ldrb	r2, [r7, #3]
 8014e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e38:	9302      	str	r3, [sp, #8]
 8014e3a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014e3e:	9301      	str	r3, [sp, #4]
 8014e40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014e44:	9300      	str	r3, [sp, #0]
 8014e46:	4613      	mov	r3, r2
 8014e48:	687a      	ldr	r2, [r7, #4]
 8014e4a:	6979      	ldr	r1, [r7, #20]
 8014e4c:	68f8      	ldr	r0, [r7, #12]
 8014e4e:	f000 f805 	bl	8014e5c <ip4_output_if_src>
 8014e52:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014e54:	4618      	mov	r0, r3
 8014e56:	3718      	adds	r7, #24
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	bd80      	pop	{r7, pc}

08014e5c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014e5c:	b580      	push	{r7, lr}
 8014e5e:	b088      	sub	sp, #32
 8014e60:	af00      	add	r7, sp, #0
 8014e62:	60f8      	str	r0, [r7, #12]
 8014e64:	60b9      	str	r1, [r7, #8]
 8014e66:	607a      	str	r2, [r7, #4]
 8014e68:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	7b9b      	ldrb	r3, [r3, #14]
 8014e6e:	2b01      	cmp	r3, #1
 8014e70:	d006      	beq.n	8014e80 <ip4_output_if_src+0x24>
 8014e72:	4b4b      	ldr	r3, [pc, #300]	@ (8014fa0 <ip4_output_if_src+0x144>)
 8014e74:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014e78:	494a      	ldr	r1, [pc, #296]	@ (8014fa4 <ip4_output_if_src+0x148>)
 8014e7a:	484b      	ldr	r0, [pc, #300]	@ (8014fa8 <ip4_output_if_src+0x14c>)
 8014e7c:	f001 fa84 	bl	8016388 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d060      	beq.n	8014f48 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8014e86:	2314      	movs	r3, #20
 8014e88:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014e8a:	2114      	movs	r1, #20
 8014e8c:	68f8      	ldr	r0, [r7, #12]
 8014e8e:	f7f7 fe5f 	bl	800cb50 <pbuf_add_header>
 8014e92:	4603      	mov	r3, r0
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d002      	beq.n	8014e9e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014e98:	f06f 0301 	mvn.w	r3, #1
 8014e9c:	e07c      	b.n	8014f98 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	685b      	ldr	r3, [r3, #4]
 8014ea2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	895b      	ldrh	r3, [r3, #10]
 8014ea8:	2b13      	cmp	r3, #19
 8014eaa:	d806      	bhi.n	8014eba <ip4_output_if_src+0x5e>
 8014eac:	4b3c      	ldr	r3, [pc, #240]	@ (8014fa0 <ip4_output_if_src+0x144>)
 8014eae:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8014eb2:	493e      	ldr	r1, [pc, #248]	@ (8014fac <ip4_output_if_src+0x150>)
 8014eb4:	483c      	ldr	r0, [pc, #240]	@ (8014fa8 <ip4_output_if_src+0x14c>)
 8014eb6:	f001 fa67 	bl	8016388 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014eba:	69fb      	ldr	r3, [r7, #28]
 8014ebc:	78fa      	ldrb	r2, [r7, #3]
 8014ebe:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014ec0:	69fb      	ldr	r3, [r7, #28]
 8014ec2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014ec6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	681a      	ldr	r2, [r3, #0]
 8014ecc:	69fb      	ldr	r3, [r7, #28]
 8014ece:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014ed0:	8b7b      	ldrh	r3, [r7, #26]
 8014ed2:	089b      	lsrs	r3, r3, #2
 8014ed4:	b29b      	uxth	r3, r3
 8014ed6:	b2db      	uxtb	r3, r3
 8014ed8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014edc:	b2da      	uxtb	r2, r3
 8014ede:	69fb      	ldr	r3, [r7, #28]
 8014ee0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014ee2:	69fb      	ldr	r3, [r7, #28]
 8014ee4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014ee8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	891b      	ldrh	r3, [r3, #8]
 8014eee:	4618      	mov	r0, r3
 8014ef0:	f7f6 fad6 	bl	800b4a0 <lwip_htons>
 8014ef4:	4603      	mov	r3, r0
 8014ef6:	461a      	mov	r2, r3
 8014ef8:	69fb      	ldr	r3, [r7, #28]
 8014efa:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014efc:	69fb      	ldr	r3, [r7, #28]
 8014efe:	2200      	movs	r2, #0
 8014f00:	719a      	strb	r2, [r3, #6]
 8014f02:	2200      	movs	r2, #0
 8014f04:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014f06:	4b2a      	ldr	r3, [pc, #168]	@ (8014fb0 <ip4_output_if_src+0x154>)
 8014f08:	881b      	ldrh	r3, [r3, #0]
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	f7f6 fac8 	bl	800b4a0 <lwip_htons>
 8014f10:	4603      	mov	r3, r0
 8014f12:	461a      	mov	r2, r3
 8014f14:	69fb      	ldr	r3, [r7, #28]
 8014f16:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014f18:	4b25      	ldr	r3, [pc, #148]	@ (8014fb0 <ip4_output_if_src+0x154>)
 8014f1a:	881b      	ldrh	r3, [r3, #0]
 8014f1c:	3301      	adds	r3, #1
 8014f1e:	b29a      	uxth	r2, r3
 8014f20:	4b23      	ldr	r3, [pc, #140]	@ (8014fb0 <ip4_output_if_src+0x154>)
 8014f22:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014f24:	68bb      	ldr	r3, [r7, #8]
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d104      	bne.n	8014f34 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014f2a:	4b22      	ldr	r3, [pc, #136]	@ (8014fb4 <ip4_output_if_src+0x158>)
 8014f2c:	681a      	ldr	r2, [r3, #0]
 8014f2e:	69fb      	ldr	r3, [r7, #28]
 8014f30:	60da      	str	r2, [r3, #12]
 8014f32:	e003      	b.n	8014f3c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014f34:	68bb      	ldr	r3, [r7, #8]
 8014f36:	681a      	ldr	r2, [r3, #0]
 8014f38:	69fb      	ldr	r3, [r7, #28]
 8014f3a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014f3c:	69fb      	ldr	r3, [r7, #28]
 8014f3e:	2200      	movs	r2, #0
 8014f40:	729a      	strb	r2, [r3, #10]
 8014f42:	2200      	movs	r2, #0
 8014f44:	72da      	strb	r2, [r3, #11]
 8014f46:	e00f      	b.n	8014f68 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	895b      	ldrh	r3, [r3, #10]
 8014f4c:	2b13      	cmp	r3, #19
 8014f4e:	d802      	bhi.n	8014f56 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014f50:	f06f 0301 	mvn.w	r3, #1
 8014f54:	e020      	b.n	8014f98 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	685b      	ldr	r3, [r3, #4]
 8014f5a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014f5c:	69fb      	ldr	r3, [r7, #28]
 8014f5e:	691b      	ldr	r3, [r3, #16]
 8014f60:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014f62:	f107 0314 	add.w	r3, r7, #20
 8014f66:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f6a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d00c      	beq.n	8014f8a <ip4_output_if_src+0x12e>
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	891a      	ldrh	r2, [r3, #8]
 8014f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f76:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014f78:	429a      	cmp	r2, r3
 8014f7a:	d906      	bls.n	8014f8a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8014f7c:	687a      	ldr	r2, [r7, #4]
 8014f7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014f80:	68f8      	ldr	r0, [r7, #12]
 8014f82:	f000 fd53 	bl	8015a2c <ip4_frag>
 8014f86:	4603      	mov	r3, r0
 8014f88:	e006      	b.n	8014f98 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f8c:	695b      	ldr	r3, [r3, #20]
 8014f8e:	687a      	ldr	r2, [r7, #4]
 8014f90:	68f9      	ldr	r1, [r7, #12]
 8014f92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f94:	4798      	blx	r3
 8014f96:	4603      	mov	r3, r0
}
 8014f98:	4618      	mov	r0, r3
 8014f9a:	3720      	adds	r7, #32
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bd80      	pop	{r7, pc}
 8014fa0:	0801b010 	.word	0x0801b010
 8014fa4:	0801b044 	.word	0x0801b044
 8014fa8:	0801b050 	.word	0x0801b050
 8014fac:	0801b078 	.word	0x0801b078
 8014fb0:	20011bc6 	.word	0x20011bc6
 8014fb4:	0801b4a4 	.word	0x0801b4a4

08014fb8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014fb8:	b480      	push	{r7}
 8014fba:	b085      	sub	sp, #20
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
 8014fc0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fcc:	d002      	beq.n	8014fd4 <ip4_addr_isbroadcast_u32+0x1c>
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d101      	bne.n	8014fd8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	e02a      	b.n	801502e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014fd8:	683b      	ldr	r3, [r7, #0]
 8014fda:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014fde:	f003 0302 	and.w	r3, r3, #2
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d101      	bne.n	8014fea <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	e021      	b.n	801502e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014fea:	683b      	ldr	r3, [r7, #0]
 8014fec:	3304      	adds	r3, #4
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	687a      	ldr	r2, [r7, #4]
 8014ff2:	429a      	cmp	r2, r3
 8014ff4:	d101      	bne.n	8014ffa <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	e019      	b.n	801502e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014ffa:	68fa      	ldr	r2, [r7, #12]
 8014ffc:	683b      	ldr	r3, [r7, #0]
 8014ffe:	3304      	adds	r3, #4
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	405a      	eors	r2, r3
 8015004:	683b      	ldr	r3, [r7, #0]
 8015006:	3308      	adds	r3, #8
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	4013      	ands	r3, r2
 801500c:	2b00      	cmp	r3, #0
 801500e:	d10d      	bne.n	801502c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	3308      	adds	r3, #8
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	43da      	mvns	r2, r3
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801501c:	683b      	ldr	r3, [r7, #0]
 801501e:	3308      	adds	r3, #8
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015024:	429a      	cmp	r2, r3
 8015026:	d101      	bne.n	801502c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8015028:	2301      	movs	r3, #1
 801502a:	e000      	b.n	801502e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801502c:	2300      	movs	r3, #0
  }
}
 801502e:	4618      	mov	r0, r3
 8015030:	3714      	adds	r7, #20
 8015032:	46bd      	mov	sp, r7
 8015034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015038:	4770      	bx	lr
	...

0801503c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801503c:	b580      	push	{r7, lr}
 801503e:	b084      	sub	sp, #16
 8015040:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8015042:	2300      	movs	r3, #0
 8015044:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8015046:	4b12      	ldr	r3, [pc, #72]	@ (8015090 <ip_reass_tmr+0x54>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801504c:	e018      	b.n	8015080 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	7fdb      	ldrb	r3, [r3, #31]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d00b      	beq.n	801506e <ip_reass_tmr+0x32>
      r->timer--;
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	7fdb      	ldrb	r3, [r3, #31]
 801505a:	3b01      	subs	r3, #1
 801505c:	b2da      	uxtb	r2, r3
 801505e:	68fb      	ldr	r3, [r7, #12]
 8015060:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8015062:	68fb      	ldr	r3, [r7, #12]
 8015064:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015066:	68fb      	ldr	r3, [r7, #12]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	60fb      	str	r3, [r7, #12]
 801506c:	e008      	b.n	8015080 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015078:	68b9      	ldr	r1, [r7, #8]
 801507a:	6878      	ldr	r0, [r7, #4]
 801507c:	f000 f80a 	bl	8015094 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d1e3      	bne.n	801504e <ip_reass_tmr+0x12>
    }
  }
}
 8015086:	bf00      	nop
 8015088:	bf00      	nop
 801508a:	3710      	adds	r7, #16
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}
 8015090:	20011bc8 	.word	0x20011bc8

08015094 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015094:	b580      	push	{r7, lr}
 8015096:	b088      	sub	sp, #32
 8015098:	af00      	add	r7, sp, #0
 801509a:	6078      	str	r0, [r7, #4]
 801509c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801509e:	2300      	movs	r3, #0
 80150a0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80150a2:	683a      	ldr	r2, [r7, #0]
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	429a      	cmp	r2, r3
 80150a8:	d105      	bne.n	80150b6 <ip_reass_free_complete_datagram+0x22>
 80150aa:	4b45      	ldr	r3, [pc, #276]	@ (80151c0 <ip_reass_free_complete_datagram+0x12c>)
 80150ac:	22ab      	movs	r2, #171	@ 0xab
 80150ae:	4945      	ldr	r1, [pc, #276]	@ (80151c4 <ip_reass_free_complete_datagram+0x130>)
 80150b0:	4845      	ldr	r0, [pc, #276]	@ (80151c8 <ip_reass_free_complete_datagram+0x134>)
 80150b2:	f001 f969 	bl	8016388 <iprintf>
  if (prev != NULL) {
 80150b6:	683b      	ldr	r3, [r7, #0]
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d00a      	beq.n	80150d2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80150bc:	683b      	ldr	r3, [r7, #0]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	687a      	ldr	r2, [r7, #4]
 80150c2:	429a      	cmp	r2, r3
 80150c4:	d005      	beq.n	80150d2 <ip_reass_free_complete_datagram+0x3e>
 80150c6:	4b3e      	ldr	r3, [pc, #248]	@ (80151c0 <ip_reass_free_complete_datagram+0x12c>)
 80150c8:	22ad      	movs	r2, #173	@ 0xad
 80150ca:	4940      	ldr	r1, [pc, #256]	@ (80151cc <ip_reass_free_complete_datagram+0x138>)
 80150cc:	483e      	ldr	r0, [pc, #248]	@ (80151c8 <ip_reass_free_complete_datagram+0x134>)
 80150ce:	f001 f95b 	bl	8016388 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	685b      	ldr	r3, [r3, #4]
 80150d6:	685b      	ldr	r3, [r3, #4]
 80150d8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80150da:	697b      	ldr	r3, [r7, #20]
 80150dc:	889b      	ldrh	r3, [r3, #4]
 80150de:	b29b      	uxth	r3, r3
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d12a      	bne.n	801513a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	685b      	ldr	r3, [r3, #4]
 80150e8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80150ea:	697b      	ldr	r3, [r7, #20]
 80150ec:	681a      	ldr	r2, [r3, #0]
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80150f2:	69bb      	ldr	r3, [r7, #24]
 80150f4:	6858      	ldr	r0, [r3, #4]
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	3308      	adds	r3, #8
 80150fa:	2214      	movs	r2, #20
 80150fc:	4619      	mov	r1, r3
 80150fe:	f001 fbac 	bl	801685a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015102:	2101      	movs	r1, #1
 8015104:	69b8      	ldr	r0, [r7, #24]
 8015106:	f7ff fc47 	bl	8014998 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801510a:	69b8      	ldr	r0, [r7, #24]
 801510c:	f7f7 fe44 	bl	800cd98 <pbuf_clen>
 8015110:	4603      	mov	r3, r0
 8015112:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015114:	8bfa      	ldrh	r2, [r7, #30]
 8015116:	8a7b      	ldrh	r3, [r7, #18]
 8015118:	4413      	add	r3, r2
 801511a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801511e:	db05      	blt.n	801512c <ip_reass_free_complete_datagram+0x98>
 8015120:	4b27      	ldr	r3, [pc, #156]	@ (80151c0 <ip_reass_free_complete_datagram+0x12c>)
 8015122:	22bc      	movs	r2, #188	@ 0xbc
 8015124:	492a      	ldr	r1, [pc, #168]	@ (80151d0 <ip_reass_free_complete_datagram+0x13c>)
 8015126:	4828      	ldr	r0, [pc, #160]	@ (80151c8 <ip_reass_free_complete_datagram+0x134>)
 8015128:	f001 f92e 	bl	8016388 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801512c:	8bfa      	ldrh	r2, [r7, #30]
 801512e:	8a7b      	ldrh	r3, [r7, #18]
 8015130:	4413      	add	r3, r2
 8015132:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015134:	69b8      	ldr	r0, [r7, #24]
 8015136:	f7f7 fda1 	bl	800cc7c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	685b      	ldr	r3, [r3, #4]
 801513e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015140:	e01f      	b.n	8015182 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015142:	69bb      	ldr	r3, [r7, #24]
 8015144:	685b      	ldr	r3, [r3, #4]
 8015146:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015148:	69bb      	ldr	r3, [r7, #24]
 801514a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801514c:	697b      	ldr	r3, [r7, #20]
 801514e:	681b      	ldr	r3, [r3, #0]
 8015150:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015152:	68f8      	ldr	r0, [r7, #12]
 8015154:	f7f7 fe20 	bl	800cd98 <pbuf_clen>
 8015158:	4603      	mov	r3, r0
 801515a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801515c:	8bfa      	ldrh	r2, [r7, #30]
 801515e:	8a7b      	ldrh	r3, [r7, #18]
 8015160:	4413      	add	r3, r2
 8015162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015166:	db05      	blt.n	8015174 <ip_reass_free_complete_datagram+0xe0>
 8015168:	4b15      	ldr	r3, [pc, #84]	@ (80151c0 <ip_reass_free_complete_datagram+0x12c>)
 801516a:	22cc      	movs	r2, #204	@ 0xcc
 801516c:	4918      	ldr	r1, [pc, #96]	@ (80151d0 <ip_reass_free_complete_datagram+0x13c>)
 801516e:	4816      	ldr	r0, [pc, #88]	@ (80151c8 <ip_reass_free_complete_datagram+0x134>)
 8015170:	f001 f90a 	bl	8016388 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015174:	8bfa      	ldrh	r2, [r7, #30]
 8015176:	8a7b      	ldrh	r3, [r7, #18]
 8015178:	4413      	add	r3, r2
 801517a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801517c:	68f8      	ldr	r0, [r7, #12]
 801517e:	f7f7 fd7d 	bl	800cc7c <pbuf_free>
  while (p != NULL) {
 8015182:	69bb      	ldr	r3, [r7, #24]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d1dc      	bne.n	8015142 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015188:	6839      	ldr	r1, [r7, #0]
 801518a:	6878      	ldr	r0, [r7, #4]
 801518c:	f000 f8c2 	bl	8015314 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015190:	4b10      	ldr	r3, [pc, #64]	@ (80151d4 <ip_reass_free_complete_datagram+0x140>)
 8015192:	881b      	ldrh	r3, [r3, #0]
 8015194:	8bfa      	ldrh	r2, [r7, #30]
 8015196:	429a      	cmp	r2, r3
 8015198:	d905      	bls.n	80151a6 <ip_reass_free_complete_datagram+0x112>
 801519a:	4b09      	ldr	r3, [pc, #36]	@ (80151c0 <ip_reass_free_complete_datagram+0x12c>)
 801519c:	22d2      	movs	r2, #210	@ 0xd2
 801519e:	490e      	ldr	r1, [pc, #56]	@ (80151d8 <ip_reass_free_complete_datagram+0x144>)
 80151a0:	4809      	ldr	r0, [pc, #36]	@ (80151c8 <ip_reass_free_complete_datagram+0x134>)
 80151a2:	f001 f8f1 	bl	8016388 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80151a6:	4b0b      	ldr	r3, [pc, #44]	@ (80151d4 <ip_reass_free_complete_datagram+0x140>)
 80151a8:	881a      	ldrh	r2, [r3, #0]
 80151aa:	8bfb      	ldrh	r3, [r7, #30]
 80151ac:	1ad3      	subs	r3, r2, r3
 80151ae:	b29a      	uxth	r2, r3
 80151b0:	4b08      	ldr	r3, [pc, #32]	@ (80151d4 <ip_reass_free_complete_datagram+0x140>)
 80151b2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80151b4:	8bfb      	ldrh	r3, [r7, #30]
}
 80151b6:	4618      	mov	r0, r3
 80151b8:	3720      	adds	r7, #32
 80151ba:	46bd      	mov	sp, r7
 80151bc:	bd80      	pop	{r7, pc}
 80151be:	bf00      	nop
 80151c0:	0801b0a8 	.word	0x0801b0a8
 80151c4:	0801b0e4 	.word	0x0801b0e4
 80151c8:	0801b0f0 	.word	0x0801b0f0
 80151cc:	0801b118 	.word	0x0801b118
 80151d0:	0801b12c 	.word	0x0801b12c
 80151d4:	20011bcc 	.word	0x20011bcc
 80151d8:	0801b14c 	.word	0x0801b14c

080151dc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80151dc:	b580      	push	{r7, lr}
 80151de:	b08a      	sub	sp, #40	@ 0x28
 80151e0:	af00      	add	r7, sp, #0
 80151e2:	6078      	str	r0, [r7, #4]
 80151e4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80151e6:	2300      	movs	r3, #0
 80151e8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80151ea:	2300      	movs	r3, #0
 80151ec:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80151ee:	2300      	movs	r3, #0
 80151f0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80151f2:	2300      	movs	r3, #0
 80151f4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80151f6:	2300      	movs	r3, #0
 80151f8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80151fa:	4b28      	ldr	r3, [pc, #160]	@ (801529c <ip_reass_remove_oldest_datagram+0xc0>)
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015200:	e030      	b.n	8015264 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015204:	695a      	ldr	r2, [r3, #20]
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	68db      	ldr	r3, [r3, #12]
 801520a:	429a      	cmp	r2, r3
 801520c:	d10c      	bne.n	8015228 <ip_reass_remove_oldest_datagram+0x4c>
 801520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015210:	699a      	ldr	r2, [r3, #24]
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	691b      	ldr	r3, [r3, #16]
 8015216:	429a      	cmp	r2, r3
 8015218:	d106      	bne.n	8015228 <ip_reass_remove_oldest_datagram+0x4c>
 801521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801521c:	899a      	ldrh	r2, [r3, #12]
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	889b      	ldrh	r3, [r3, #4]
 8015222:	b29b      	uxth	r3, r3
 8015224:	429a      	cmp	r2, r3
 8015226:	d014      	beq.n	8015252 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015228:	693b      	ldr	r3, [r7, #16]
 801522a:	3301      	adds	r3, #1
 801522c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801522e:	6a3b      	ldr	r3, [r7, #32]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d104      	bne.n	801523e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015236:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015238:	69fb      	ldr	r3, [r7, #28]
 801523a:	61bb      	str	r3, [r7, #24]
 801523c:	e009      	b.n	8015252 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015240:	7fda      	ldrb	r2, [r3, #31]
 8015242:	6a3b      	ldr	r3, [r7, #32]
 8015244:	7fdb      	ldrb	r3, [r3, #31]
 8015246:	429a      	cmp	r2, r3
 8015248:	d803      	bhi.n	8015252 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801524c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801524e:	69fb      	ldr	r3, [r7, #28]
 8015250:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d001      	beq.n	801525e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801525c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801525e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015266:	2b00      	cmp	r3, #0
 8015268:	d1cb      	bne.n	8015202 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801526a:	6a3b      	ldr	r3, [r7, #32]
 801526c:	2b00      	cmp	r3, #0
 801526e:	d008      	beq.n	8015282 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015270:	69b9      	ldr	r1, [r7, #24]
 8015272:	6a38      	ldr	r0, [r7, #32]
 8015274:	f7ff ff0e 	bl	8015094 <ip_reass_free_complete_datagram>
 8015278:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801527a:	697a      	ldr	r2, [r7, #20]
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	4413      	add	r3, r2
 8015280:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015282:	697a      	ldr	r2, [r7, #20]
 8015284:	683b      	ldr	r3, [r7, #0]
 8015286:	429a      	cmp	r2, r3
 8015288:	da02      	bge.n	8015290 <ip_reass_remove_oldest_datagram+0xb4>
 801528a:	693b      	ldr	r3, [r7, #16]
 801528c:	2b01      	cmp	r3, #1
 801528e:	dcac      	bgt.n	80151ea <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015290:	697b      	ldr	r3, [r7, #20]
}
 8015292:	4618      	mov	r0, r3
 8015294:	3728      	adds	r7, #40	@ 0x28
 8015296:	46bd      	mov	sp, r7
 8015298:	bd80      	pop	{r7, pc}
 801529a:	bf00      	nop
 801529c:	20011bc8 	.word	0x20011bc8

080152a0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b084      	sub	sp, #16
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	6078      	str	r0, [r7, #4]
 80152a8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80152aa:	2004      	movs	r0, #4
 80152ac:	f7f6 fdcc 	bl	800be48 <memp_malloc>
 80152b0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80152b2:	68fb      	ldr	r3, [r7, #12]
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d110      	bne.n	80152da <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80152b8:	6839      	ldr	r1, [r7, #0]
 80152ba:	6878      	ldr	r0, [r7, #4]
 80152bc:	f7ff ff8e 	bl	80151dc <ip_reass_remove_oldest_datagram>
 80152c0:	4602      	mov	r2, r0
 80152c2:	683b      	ldr	r3, [r7, #0]
 80152c4:	4293      	cmp	r3, r2
 80152c6:	dc03      	bgt.n	80152d0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80152c8:	2004      	movs	r0, #4
 80152ca:	f7f6 fdbd 	bl	800be48 <memp_malloc>
 80152ce:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d101      	bne.n	80152da <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80152d6:	2300      	movs	r3, #0
 80152d8:	e016      	b.n	8015308 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80152da:	2220      	movs	r2, #32
 80152dc:	2100      	movs	r1, #0
 80152de:	68f8      	ldr	r0, [r7, #12]
 80152e0:	f001 f9d0 	bl	8016684 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	220f      	movs	r2, #15
 80152e8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80152ea:	4b09      	ldr	r3, [pc, #36]	@ (8015310 <ip_reass_enqueue_new_datagram+0x70>)
 80152ec:	681a      	ldr	r2, [r3, #0]
 80152ee:	68fb      	ldr	r3, [r7, #12]
 80152f0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80152f2:	4a07      	ldr	r2, [pc, #28]	@ (8015310 <ip_reass_enqueue_new_datagram+0x70>)
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	3308      	adds	r3, #8
 80152fc:	2214      	movs	r2, #20
 80152fe:	6879      	ldr	r1, [r7, #4]
 8015300:	4618      	mov	r0, r3
 8015302:	f001 faaa 	bl	801685a <memcpy>
  return ipr;
 8015306:	68fb      	ldr	r3, [r7, #12]
}
 8015308:	4618      	mov	r0, r3
 801530a:	3710      	adds	r7, #16
 801530c:	46bd      	mov	sp, r7
 801530e:	bd80      	pop	{r7, pc}
 8015310:	20011bc8 	.word	0x20011bc8

08015314 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015314:	b580      	push	{r7, lr}
 8015316:	b082      	sub	sp, #8
 8015318:	af00      	add	r7, sp, #0
 801531a:	6078      	str	r0, [r7, #4]
 801531c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801531e:	4b10      	ldr	r3, [pc, #64]	@ (8015360 <ip_reass_dequeue_datagram+0x4c>)
 8015320:	681b      	ldr	r3, [r3, #0]
 8015322:	687a      	ldr	r2, [r7, #4]
 8015324:	429a      	cmp	r2, r3
 8015326:	d104      	bne.n	8015332 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	4a0c      	ldr	r2, [pc, #48]	@ (8015360 <ip_reass_dequeue_datagram+0x4c>)
 801532e:	6013      	str	r3, [r2, #0]
 8015330:	e00d      	b.n	801534e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015332:	683b      	ldr	r3, [r7, #0]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d106      	bne.n	8015346 <ip_reass_dequeue_datagram+0x32>
 8015338:	4b0a      	ldr	r3, [pc, #40]	@ (8015364 <ip_reass_dequeue_datagram+0x50>)
 801533a:	f240 1245 	movw	r2, #325	@ 0x145
 801533e:	490a      	ldr	r1, [pc, #40]	@ (8015368 <ip_reass_dequeue_datagram+0x54>)
 8015340:	480a      	ldr	r0, [pc, #40]	@ (801536c <ip_reass_dequeue_datagram+0x58>)
 8015342:	f001 f821 	bl	8016388 <iprintf>
    prev->next = ipr->next;
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	681a      	ldr	r2, [r3, #0]
 801534a:	683b      	ldr	r3, [r7, #0]
 801534c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801534e:	6879      	ldr	r1, [r7, #4]
 8015350:	2004      	movs	r0, #4
 8015352:	f7f6 fdef 	bl	800bf34 <memp_free>
}
 8015356:	bf00      	nop
 8015358:	3708      	adds	r7, #8
 801535a:	46bd      	mov	sp, r7
 801535c:	bd80      	pop	{r7, pc}
 801535e:	bf00      	nop
 8015360:	20011bc8 	.word	0x20011bc8
 8015364:	0801b0a8 	.word	0x0801b0a8
 8015368:	0801b170 	.word	0x0801b170
 801536c:	0801b0f0 	.word	0x0801b0f0

08015370 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b08c      	sub	sp, #48	@ 0x30
 8015374:	af00      	add	r7, sp, #0
 8015376:	60f8      	str	r0, [r7, #12]
 8015378:	60b9      	str	r1, [r7, #8]
 801537a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801537c:	2300      	movs	r3, #0
 801537e:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015380:	2301      	movs	r3, #1
 8015382:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	685b      	ldr	r3, [r3, #4]
 8015388:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801538a:	69fb      	ldr	r3, [r7, #28]
 801538c:	885b      	ldrh	r3, [r3, #2]
 801538e:	b29b      	uxth	r3, r3
 8015390:	4618      	mov	r0, r3
 8015392:	f7f6 f885 	bl	800b4a0 <lwip_htons>
 8015396:	4603      	mov	r3, r0
 8015398:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801539a:	69fb      	ldr	r3, [r7, #28]
 801539c:	781b      	ldrb	r3, [r3, #0]
 801539e:	f003 030f 	and.w	r3, r3, #15
 80153a2:	b2db      	uxtb	r3, r3
 80153a4:	009b      	lsls	r3, r3, #2
 80153a6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80153a8:	7e7b      	ldrb	r3, [r7, #25]
 80153aa:	b29b      	uxth	r3, r3
 80153ac:	8b7a      	ldrh	r2, [r7, #26]
 80153ae:	429a      	cmp	r2, r3
 80153b0:	d202      	bcs.n	80153b8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80153b2:	f04f 33ff 	mov.w	r3, #4294967295
 80153b6:	e135      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80153b8:	7e7b      	ldrb	r3, [r7, #25]
 80153ba:	b29b      	uxth	r3, r3
 80153bc:	8b7a      	ldrh	r2, [r7, #26]
 80153be:	1ad3      	subs	r3, r2, r3
 80153c0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80153c2:	69fb      	ldr	r3, [r7, #28]
 80153c4:	88db      	ldrh	r3, [r3, #6]
 80153c6:	b29b      	uxth	r3, r3
 80153c8:	4618      	mov	r0, r3
 80153ca:	f7f6 f869 	bl	800b4a0 <lwip_htons>
 80153ce:	4603      	mov	r3, r0
 80153d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80153d4:	b29b      	uxth	r3, r3
 80153d6:	00db      	lsls	r3, r3, #3
 80153d8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e2:	2200      	movs	r2, #0
 80153e4:	701a      	strb	r2, [r3, #0]
 80153e6:	2200      	movs	r2, #0
 80153e8:	705a      	strb	r2, [r3, #1]
 80153ea:	2200      	movs	r2, #0
 80153ec:	709a      	strb	r2, [r3, #2]
 80153ee:	2200      	movs	r2, #0
 80153f0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80153f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f4:	8afa      	ldrh	r2, [r7, #22]
 80153f6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80153f8:	8afa      	ldrh	r2, [r7, #22]
 80153fa:	8b7b      	ldrh	r3, [r7, #26]
 80153fc:	4413      	add	r3, r2
 80153fe:	b29a      	uxth	r2, r3
 8015400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015402:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015406:	88db      	ldrh	r3, [r3, #6]
 8015408:	b29b      	uxth	r3, r3
 801540a:	8afa      	ldrh	r2, [r7, #22]
 801540c:	429a      	cmp	r2, r3
 801540e:	d902      	bls.n	8015416 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015410:	f04f 33ff 	mov.w	r3, #4294967295
 8015414:	e106      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015416:	68fb      	ldr	r3, [r7, #12]
 8015418:	685b      	ldr	r3, [r3, #4]
 801541a:	627b      	str	r3, [r7, #36]	@ 0x24
 801541c:	e068      	b.n	80154f0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015420:	685b      	ldr	r3, [r3, #4]
 8015422:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015426:	889b      	ldrh	r3, [r3, #4]
 8015428:	b29a      	uxth	r2, r3
 801542a:	693b      	ldr	r3, [r7, #16]
 801542c:	889b      	ldrh	r3, [r3, #4]
 801542e:	b29b      	uxth	r3, r3
 8015430:	429a      	cmp	r2, r3
 8015432:	d235      	bcs.n	80154a0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015438:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801543a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801543c:	2b00      	cmp	r3, #0
 801543e:	d020      	beq.n	8015482 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015442:	889b      	ldrh	r3, [r3, #4]
 8015444:	b29a      	uxth	r2, r3
 8015446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015448:	88db      	ldrh	r3, [r3, #6]
 801544a:	b29b      	uxth	r3, r3
 801544c:	429a      	cmp	r2, r3
 801544e:	d307      	bcc.n	8015460 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015452:	88db      	ldrh	r3, [r3, #6]
 8015454:	b29a      	uxth	r2, r3
 8015456:	693b      	ldr	r3, [r7, #16]
 8015458:	889b      	ldrh	r3, [r3, #4]
 801545a:	b29b      	uxth	r3, r3
 801545c:	429a      	cmp	r2, r3
 801545e:	d902      	bls.n	8015466 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015460:	f04f 33ff 	mov.w	r3, #4294967295
 8015464:	e0de      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015468:	68ba      	ldr	r2, [r7, #8]
 801546a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801546c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801546e:	88db      	ldrh	r3, [r3, #6]
 8015470:	b29a      	uxth	r2, r3
 8015472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015474:	889b      	ldrh	r3, [r3, #4]
 8015476:	b29b      	uxth	r3, r3
 8015478:	429a      	cmp	r2, r3
 801547a:	d03d      	beq.n	80154f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801547c:	2300      	movs	r3, #0
 801547e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015480:	e03a      	b.n	80154f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	88db      	ldrh	r3, [r3, #6]
 8015486:	b29a      	uxth	r2, r3
 8015488:	693b      	ldr	r3, [r7, #16]
 801548a:	889b      	ldrh	r3, [r3, #4]
 801548c:	b29b      	uxth	r3, r3
 801548e:	429a      	cmp	r2, r3
 8015490:	d902      	bls.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015492:	f04f 33ff 	mov.w	r3, #4294967295
 8015496:	e0c5      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	68ba      	ldr	r2, [r7, #8]
 801549c:	605a      	str	r2, [r3, #4]
      break;
 801549e:	e02b      	b.n	80154f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80154a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a2:	889b      	ldrh	r3, [r3, #4]
 80154a4:	b29a      	uxth	r2, r3
 80154a6:	693b      	ldr	r3, [r7, #16]
 80154a8:	889b      	ldrh	r3, [r3, #4]
 80154aa:	b29b      	uxth	r3, r3
 80154ac:	429a      	cmp	r2, r3
 80154ae:	d102      	bne.n	80154b6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154b0:	f04f 33ff 	mov.w	r3, #4294967295
 80154b4:	e0b6      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80154b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b8:	889b      	ldrh	r3, [r3, #4]
 80154ba:	b29a      	uxth	r2, r3
 80154bc:	693b      	ldr	r3, [r7, #16]
 80154be:	88db      	ldrh	r3, [r3, #6]
 80154c0:	b29b      	uxth	r3, r3
 80154c2:	429a      	cmp	r2, r3
 80154c4:	d202      	bcs.n	80154cc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154c6:	f04f 33ff 	mov.w	r3, #4294967295
 80154ca:	e0ab      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80154cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d009      	beq.n	80154e6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80154d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154d4:	88db      	ldrh	r3, [r3, #6]
 80154d6:	b29a      	uxth	r2, r3
 80154d8:	693b      	ldr	r3, [r7, #16]
 80154da:	889b      	ldrh	r3, [r3, #4]
 80154dc:	b29b      	uxth	r3, r3
 80154de:	429a      	cmp	r2, r3
 80154e0:	d001      	beq.n	80154e6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80154e2:	2300      	movs	r3, #0
 80154e4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80154e6:	693b      	ldr	r3, [r7, #16]
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80154ec:	693b      	ldr	r3, [r7, #16]
 80154ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80154f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d193      	bne.n	801541e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80154f6:	e000      	b.n	80154fa <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80154f8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80154fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d12d      	bne.n	801555c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8015500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015502:	2b00      	cmp	r3, #0
 8015504:	d01c      	beq.n	8015540 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015508:	88db      	ldrh	r3, [r3, #6]
 801550a:	b29a      	uxth	r2, r3
 801550c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801550e:	889b      	ldrh	r3, [r3, #4]
 8015510:	b29b      	uxth	r3, r3
 8015512:	429a      	cmp	r2, r3
 8015514:	d906      	bls.n	8015524 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015516:	4b45      	ldr	r3, [pc, #276]	@ (801562c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015518:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801551c:	4944      	ldr	r1, [pc, #272]	@ (8015630 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801551e:	4845      	ldr	r0, [pc, #276]	@ (8015634 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015520:	f000 ff32 	bl	8016388 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015526:	68ba      	ldr	r2, [r7, #8]
 8015528:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801552c:	88db      	ldrh	r3, [r3, #6]
 801552e:	b29a      	uxth	r2, r3
 8015530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015532:	889b      	ldrh	r3, [r3, #4]
 8015534:	b29b      	uxth	r3, r3
 8015536:	429a      	cmp	r2, r3
 8015538:	d010      	beq.n	801555c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801553a:	2300      	movs	r3, #0
 801553c:	623b      	str	r3, [r7, #32]
 801553e:	e00d      	b.n	801555c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	685b      	ldr	r3, [r3, #4]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d006      	beq.n	8015556 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015548:	4b38      	ldr	r3, [pc, #224]	@ (801562c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801554a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801554e:	493a      	ldr	r1, [pc, #232]	@ (8015638 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015550:	4838      	ldr	r0, [pc, #224]	@ (8015634 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015552:	f000 ff19 	bl	8016388 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	68ba      	ldr	r2, [r7, #8]
 801555a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d105      	bne.n	801556e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	7f9b      	ldrb	r3, [r3, #30]
 8015566:	f003 0301 	and.w	r3, r3, #1
 801556a:	2b00      	cmp	r3, #0
 801556c:	d059      	beq.n	8015622 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801556e:	6a3b      	ldr	r3, [r7, #32]
 8015570:	2b00      	cmp	r3, #0
 8015572:	d04f      	beq.n	8015614 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	685b      	ldr	r3, [r3, #4]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d006      	beq.n	801558a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	685b      	ldr	r3, [r3, #4]
 8015580:	685b      	ldr	r3, [r3, #4]
 8015582:	889b      	ldrh	r3, [r3, #4]
 8015584:	b29b      	uxth	r3, r3
 8015586:	2b00      	cmp	r3, #0
 8015588:	d002      	beq.n	8015590 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801558a:	2300      	movs	r3, #0
 801558c:	623b      	str	r3, [r7, #32]
 801558e:	e041      	b.n	8015614 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015592:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015596:	681b      	ldr	r3, [r3, #0]
 8015598:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801559a:	e012      	b.n	80155c2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801559e:	685b      	ldr	r3, [r3, #4]
 80155a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80155a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155a4:	88db      	ldrh	r3, [r3, #6]
 80155a6:	b29a      	uxth	r2, r3
 80155a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155aa:	889b      	ldrh	r3, [r3, #4]
 80155ac:	b29b      	uxth	r3, r3
 80155ae:	429a      	cmp	r2, r3
 80155b0:	d002      	beq.n	80155b8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80155b2:	2300      	movs	r3, #0
 80155b4:	623b      	str	r3, [r7, #32]
            break;
 80155b6:	e007      	b.n	80155c8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80155b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ba:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80155bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80155c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d1e9      	bne.n	801559c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80155c8:	6a3b      	ldr	r3, [r7, #32]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d022      	beq.n	8015614 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	685b      	ldr	r3, [r3, #4]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d106      	bne.n	80155e4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80155d6:	4b15      	ldr	r3, [pc, #84]	@ (801562c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80155d8:	f240 12df 	movw	r2, #479	@ 0x1df
 80155dc:	4917      	ldr	r1, [pc, #92]	@ (801563c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80155de:	4815      	ldr	r0, [pc, #84]	@ (8015634 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80155e0:	f000 fed2 	bl	8016388 <iprintf>
          LWIP_ASSERT("sanity check",
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	685b      	ldr	r3, [r3, #4]
 80155e8:	685b      	ldr	r3, [r3, #4]
 80155ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80155ec:	429a      	cmp	r2, r3
 80155ee:	d106      	bne.n	80155fe <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80155f0:	4b0e      	ldr	r3, [pc, #56]	@ (801562c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80155f2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80155f6:	4911      	ldr	r1, [pc, #68]	@ (801563c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80155f8:	480e      	ldr	r0, [pc, #56]	@ (8015634 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80155fa:	f000 fec5 	bl	8016388 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80155fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015600:	681b      	ldr	r3, [r3, #0]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d006      	beq.n	8015614 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8015606:	4b09      	ldr	r3, [pc, #36]	@ (801562c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015608:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801560c:	490c      	ldr	r1, [pc, #48]	@ (8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801560e:	4809      	ldr	r0, [pc, #36]	@ (8015634 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015610:	f000 feba 	bl	8016388 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015614:	6a3b      	ldr	r3, [r7, #32]
 8015616:	2b00      	cmp	r3, #0
 8015618:	bf14      	ite	ne
 801561a:	2301      	movne	r3, #1
 801561c:	2300      	moveq	r3, #0
 801561e:	b2db      	uxtb	r3, r3
 8015620:	e000      	b.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8015622:	2300      	movs	r3, #0
}
 8015624:	4618      	mov	r0, r3
 8015626:	3730      	adds	r7, #48	@ 0x30
 8015628:	46bd      	mov	sp, r7
 801562a:	bd80      	pop	{r7, pc}
 801562c:	0801b0a8 	.word	0x0801b0a8
 8015630:	0801b18c 	.word	0x0801b18c
 8015634:	0801b0f0 	.word	0x0801b0f0
 8015638:	0801b1ac 	.word	0x0801b1ac
 801563c:	0801b1e4 	.word	0x0801b1e4
 8015640:	0801b1f4 	.word	0x0801b1f4

08015644 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015644:	b580      	push	{r7, lr}
 8015646:	b08e      	sub	sp, #56	@ 0x38
 8015648:	af00      	add	r7, sp, #0
 801564a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	685b      	ldr	r3, [r3, #4]
 8015650:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8015652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015654:	781b      	ldrb	r3, [r3, #0]
 8015656:	f003 030f 	and.w	r3, r3, #15
 801565a:	b2db      	uxtb	r3, r3
 801565c:	009b      	lsls	r3, r3, #2
 801565e:	b2db      	uxtb	r3, r3
 8015660:	2b14      	cmp	r3, #20
 8015662:	f040 8171 	bne.w	8015948 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015668:	88db      	ldrh	r3, [r3, #6]
 801566a:	b29b      	uxth	r3, r3
 801566c:	4618      	mov	r0, r3
 801566e:	f7f5 ff17 	bl	800b4a0 <lwip_htons>
 8015672:	4603      	mov	r3, r0
 8015674:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015678:	b29b      	uxth	r3, r3
 801567a:	00db      	lsls	r3, r3, #3
 801567c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801567e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015680:	885b      	ldrh	r3, [r3, #2]
 8015682:	b29b      	uxth	r3, r3
 8015684:	4618      	mov	r0, r3
 8015686:	f7f5 ff0b 	bl	800b4a0 <lwip_htons>
 801568a:	4603      	mov	r3, r0
 801568c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801568e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015690:	781b      	ldrb	r3, [r3, #0]
 8015692:	f003 030f 	and.w	r3, r3, #15
 8015696:	b2db      	uxtb	r3, r3
 8015698:	009b      	lsls	r3, r3, #2
 801569a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801569e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80156a2:	b29b      	uxth	r3, r3
 80156a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80156a6:	429a      	cmp	r2, r3
 80156a8:	f0c0 8150 	bcc.w	801594c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80156ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80156b0:	b29b      	uxth	r3, r3
 80156b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80156b4:	1ad3      	subs	r3, r2, r3
 80156b6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80156b8:	6878      	ldr	r0, [r7, #4]
 80156ba:	f7f7 fb6d 	bl	800cd98 <pbuf_clen>
 80156be:	4603      	mov	r3, r0
 80156c0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80156c2:	4b8c      	ldr	r3, [pc, #560]	@ (80158f4 <ip4_reass+0x2b0>)
 80156c4:	881b      	ldrh	r3, [r3, #0]
 80156c6:	461a      	mov	r2, r3
 80156c8:	8c3b      	ldrh	r3, [r7, #32]
 80156ca:	4413      	add	r3, r2
 80156cc:	2b0a      	cmp	r3, #10
 80156ce:	dd10      	ble.n	80156f2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80156d0:	8c3b      	ldrh	r3, [r7, #32]
 80156d2:	4619      	mov	r1, r3
 80156d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156d6:	f7ff fd81 	bl	80151dc <ip_reass_remove_oldest_datagram>
 80156da:	4603      	mov	r3, r0
 80156dc:	2b00      	cmp	r3, #0
 80156de:	f000 8137 	beq.w	8015950 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80156e2:	4b84      	ldr	r3, [pc, #528]	@ (80158f4 <ip4_reass+0x2b0>)
 80156e4:	881b      	ldrh	r3, [r3, #0]
 80156e6:	461a      	mov	r2, r3
 80156e8:	8c3b      	ldrh	r3, [r7, #32]
 80156ea:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80156ec:	2b0a      	cmp	r3, #10
 80156ee:	f300 812f 	bgt.w	8015950 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80156f2:	4b81      	ldr	r3, [pc, #516]	@ (80158f8 <ip4_reass+0x2b4>)
 80156f4:	681b      	ldr	r3, [r3, #0]
 80156f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80156f8:	e015      	b.n	8015726 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80156fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156fc:	695a      	ldr	r2, [r3, #20]
 80156fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015700:	68db      	ldr	r3, [r3, #12]
 8015702:	429a      	cmp	r2, r3
 8015704:	d10c      	bne.n	8015720 <ip4_reass+0xdc>
 8015706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015708:	699a      	ldr	r2, [r3, #24]
 801570a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801570c:	691b      	ldr	r3, [r3, #16]
 801570e:	429a      	cmp	r2, r3
 8015710:	d106      	bne.n	8015720 <ip4_reass+0xdc>
 8015712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015714:	899a      	ldrh	r2, [r3, #12]
 8015716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015718:	889b      	ldrh	r3, [r3, #4]
 801571a:	b29b      	uxth	r3, r3
 801571c:	429a      	cmp	r2, r3
 801571e:	d006      	beq.n	801572e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	633b      	str	r3, [r7, #48]	@ 0x30
 8015726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015728:	2b00      	cmp	r3, #0
 801572a:	d1e6      	bne.n	80156fa <ip4_reass+0xb6>
 801572c:	e000      	b.n	8015730 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801572e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8015730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015732:	2b00      	cmp	r3, #0
 8015734:	d109      	bne.n	801574a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015736:	8c3b      	ldrh	r3, [r7, #32]
 8015738:	4619      	mov	r1, r3
 801573a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801573c:	f7ff fdb0 	bl	80152a0 <ip_reass_enqueue_new_datagram>
 8015740:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8015742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015744:	2b00      	cmp	r3, #0
 8015746:	d11c      	bne.n	8015782 <ip4_reass+0x13e>
      goto nullreturn;
 8015748:	e105      	b.n	8015956 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801574a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801574c:	88db      	ldrh	r3, [r3, #6]
 801574e:	b29b      	uxth	r3, r3
 8015750:	4618      	mov	r0, r3
 8015752:	f7f5 fea5 	bl	800b4a0 <lwip_htons>
 8015756:	4603      	mov	r3, r0
 8015758:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801575c:	2b00      	cmp	r3, #0
 801575e:	d110      	bne.n	8015782 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8015760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015762:	89db      	ldrh	r3, [r3, #14]
 8015764:	4618      	mov	r0, r3
 8015766:	f7f5 fe9b 	bl	800b4a0 <lwip_htons>
 801576a:	4603      	mov	r3, r0
 801576c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015770:	2b00      	cmp	r3, #0
 8015772:	d006      	beq.n	8015782 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015776:	3308      	adds	r3, #8
 8015778:	2214      	movs	r2, #20
 801577a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801577c:	4618      	mov	r0, r3
 801577e:	f001 f86c 	bl	801685a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015784:	88db      	ldrh	r3, [r3, #6]
 8015786:	b29b      	uxth	r3, r3
 8015788:	f003 0320 	and.w	r3, r3, #32
 801578c:	2b00      	cmp	r3, #0
 801578e:	bf0c      	ite	eq
 8015790:	2301      	moveq	r3, #1
 8015792:	2300      	movne	r3, #0
 8015794:	b2db      	uxtb	r3, r3
 8015796:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015798:	69fb      	ldr	r3, [r7, #28]
 801579a:	2b00      	cmp	r3, #0
 801579c:	d00e      	beq.n	80157bc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801579e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80157a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157a2:	4413      	add	r3, r2
 80157a4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80157a6:	8b7a      	ldrh	r2, [r7, #26]
 80157a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80157aa:	429a      	cmp	r2, r3
 80157ac:	f0c0 80a0 	bcc.w	80158f0 <ip4_reass+0x2ac>
 80157b0:	8b7b      	ldrh	r3, [r7, #26]
 80157b2:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80157b6:	4293      	cmp	r3, r2
 80157b8:	f200 809a 	bhi.w	80158f0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80157bc:	69fa      	ldr	r2, [r7, #28]
 80157be:	6879      	ldr	r1, [r7, #4]
 80157c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157c2:	f7ff fdd5 	bl	8015370 <ip_reass_chain_frag_into_datagram_and_validate>
 80157c6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80157c8:	697b      	ldr	r3, [r7, #20]
 80157ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157ce:	f000 809b 	beq.w	8015908 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80157d2:	4b48      	ldr	r3, [pc, #288]	@ (80158f4 <ip4_reass+0x2b0>)
 80157d4:	881a      	ldrh	r2, [r3, #0]
 80157d6:	8c3b      	ldrh	r3, [r7, #32]
 80157d8:	4413      	add	r3, r2
 80157da:	b29a      	uxth	r2, r3
 80157dc:	4b45      	ldr	r3, [pc, #276]	@ (80158f4 <ip4_reass+0x2b0>)
 80157de:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80157e0:	69fb      	ldr	r3, [r7, #28]
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d00d      	beq.n	8015802 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80157e6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80157e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157ea:	4413      	add	r3, r2
 80157ec:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80157ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157f0:	8a7a      	ldrh	r2, [r7, #18]
 80157f2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80157f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157f6:	7f9b      	ldrb	r3, [r3, #30]
 80157f8:	f043 0301 	orr.w	r3, r3, #1
 80157fc:	b2da      	uxtb	r2, r3
 80157fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015800:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8015802:	697b      	ldr	r3, [r7, #20]
 8015804:	2b01      	cmp	r3, #1
 8015806:	d171      	bne.n	80158ec <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8015808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801580a:	8b9b      	ldrh	r3, [r3, #28]
 801580c:	3314      	adds	r3, #20
 801580e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8015810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015812:	685b      	ldr	r3, [r3, #4]
 8015814:	685b      	ldr	r3, [r3, #4]
 8015816:	681b      	ldr	r3, [r3, #0]
 8015818:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801581c:	685b      	ldr	r3, [r3, #4]
 801581e:	685b      	ldr	r3, [r3, #4]
 8015820:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8015822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015824:	3308      	adds	r3, #8
 8015826:	2214      	movs	r2, #20
 8015828:	4619      	mov	r1, r3
 801582a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801582c:	f001 f815 	bl	801685a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8015830:	8a3b      	ldrh	r3, [r7, #16]
 8015832:	4618      	mov	r0, r3
 8015834:	f7f5 fe34 	bl	800b4a0 <lwip_htons>
 8015838:	4603      	mov	r3, r0
 801583a:	461a      	mov	r2, r3
 801583c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801583e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8015840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015842:	2200      	movs	r2, #0
 8015844:	719a      	strb	r2, [r3, #6]
 8015846:	2200      	movs	r2, #0
 8015848:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801584c:	2200      	movs	r2, #0
 801584e:	729a      	strb	r2, [r3, #10]
 8015850:	2200      	movs	r2, #0
 8015852:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8015854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015856:	685b      	ldr	r3, [r3, #4]
 8015858:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801585a:	e00d      	b.n	8015878 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801585c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801585e:	685b      	ldr	r3, [r3, #4]
 8015860:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8015862:	2114      	movs	r1, #20
 8015864:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8015866:	f7f7 f983 	bl	800cb70 <pbuf_remove_header>
      pbuf_cat(p, r);
 801586a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801586c:	6878      	ldr	r0, [r7, #4]
 801586e:	f7f7 fad3 	bl	800ce18 <pbuf_cat>
      r = iprh->next_pbuf;
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8015878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801587a:	2b00      	cmp	r3, #0
 801587c:	d1ee      	bne.n	801585c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801587e:	4b1e      	ldr	r3, [pc, #120]	@ (80158f8 <ip4_reass+0x2b4>)
 8015880:	681b      	ldr	r3, [r3, #0]
 8015882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015884:	429a      	cmp	r2, r3
 8015886:	d102      	bne.n	801588e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8015888:	2300      	movs	r3, #0
 801588a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801588c:	e010      	b.n	80158b0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801588e:	4b1a      	ldr	r3, [pc, #104]	@ (80158f8 <ip4_reass+0x2b4>)
 8015890:	681b      	ldr	r3, [r3, #0]
 8015892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015894:	e007      	b.n	80158a6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8015896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801589c:	429a      	cmp	r2, r3
 801589e:	d006      	beq.n	80158ae <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80158a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80158a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d1f4      	bne.n	8015896 <ip4_reass+0x252>
 80158ac:	e000      	b.n	80158b0 <ip4_reass+0x26c>
          break;
 80158ae:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80158b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80158b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158b4:	f7ff fd2e 	bl	8015314 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80158b8:	6878      	ldr	r0, [r7, #4]
 80158ba:	f7f7 fa6d 	bl	800cd98 <pbuf_clen>
 80158be:	4603      	mov	r3, r0
 80158c0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80158c2:	4b0c      	ldr	r3, [pc, #48]	@ (80158f4 <ip4_reass+0x2b0>)
 80158c4:	881b      	ldrh	r3, [r3, #0]
 80158c6:	8c3a      	ldrh	r2, [r7, #32]
 80158c8:	429a      	cmp	r2, r3
 80158ca:	d906      	bls.n	80158da <ip4_reass+0x296>
 80158cc:	4b0b      	ldr	r3, [pc, #44]	@ (80158fc <ip4_reass+0x2b8>)
 80158ce:	f240 229b 	movw	r2, #667	@ 0x29b
 80158d2:	490b      	ldr	r1, [pc, #44]	@ (8015900 <ip4_reass+0x2bc>)
 80158d4:	480b      	ldr	r0, [pc, #44]	@ (8015904 <ip4_reass+0x2c0>)
 80158d6:	f000 fd57 	bl	8016388 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80158da:	4b06      	ldr	r3, [pc, #24]	@ (80158f4 <ip4_reass+0x2b0>)
 80158dc:	881a      	ldrh	r2, [r3, #0]
 80158de:	8c3b      	ldrh	r3, [r7, #32]
 80158e0:	1ad3      	subs	r3, r2, r3
 80158e2:	b29a      	uxth	r2, r3
 80158e4:	4b03      	ldr	r3, [pc, #12]	@ (80158f4 <ip4_reass+0x2b0>)
 80158e6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	e038      	b.n	801595e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80158ec:	2300      	movs	r3, #0
 80158ee:	e036      	b.n	801595e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80158f0:	bf00      	nop
 80158f2:	e00a      	b.n	801590a <ip4_reass+0x2c6>
 80158f4:	20011bcc 	.word	0x20011bcc
 80158f8:	20011bc8 	.word	0x20011bc8
 80158fc:	0801b0a8 	.word	0x0801b0a8
 8015900:	0801b218 	.word	0x0801b218
 8015904:	0801b0f0 	.word	0x0801b0f0
    goto nullreturn_ipr;
 8015908:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801590a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801590c:	2b00      	cmp	r3, #0
 801590e:	d106      	bne.n	801591e <ip4_reass+0x2da>
 8015910:	4b15      	ldr	r3, [pc, #84]	@ (8015968 <ip4_reass+0x324>)
 8015912:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8015916:	4915      	ldr	r1, [pc, #84]	@ (801596c <ip4_reass+0x328>)
 8015918:	4815      	ldr	r0, [pc, #84]	@ (8015970 <ip4_reass+0x32c>)
 801591a:	f000 fd35 	bl	8016388 <iprintf>
  if (ipr->p == NULL) {
 801591e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015920:	685b      	ldr	r3, [r3, #4]
 8015922:	2b00      	cmp	r3, #0
 8015924:	d116      	bne.n	8015954 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8015926:	4b13      	ldr	r3, [pc, #76]	@ (8015974 <ip4_reass+0x330>)
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801592c:	429a      	cmp	r2, r3
 801592e:	d006      	beq.n	801593e <ip4_reass+0x2fa>
 8015930:	4b0d      	ldr	r3, [pc, #52]	@ (8015968 <ip4_reass+0x324>)
 8015932:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015936:	4910      	ldr	r1, [pc, #64]	@ (8015978 <ip4_reass+0x334>)
 8015938:	480d      	ldr	r0, [pc, #52]	@ (8015970 <ip4_reass+0x32c>)
 801593a:	f000 fd25 	bl	8016388 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801593e:	2100      	movs	r1, #0
 8015940:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015942:	f7ff fce7 	bl	8015314 <ip_reass_dequeue_datagram>
 8015946:	e006      	b.n	8015956 <ip4_reass+0x312>
    goto nullreturn;
 8015948:	bf00      	nop
 801594a:	e004      	b.n	8015956 <ip4_reass+0x312>
    goto nullreturn;
 801594c:	bf00      	nop
 801594e:	e002      	b.n	8015956 <ip4_reass+0x312>
      goto nullreturn;
 8015950:	bf00      	nop
 8015952:	e000      	b.n	8015956 <ip4_reass+0x312>
  }

nullreturn:
 8015954:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8015956:	6878      	ldr	r0, [r7, #4]
 8015958:	f7f7 f990 	bl	800cc7c <pbuf_free>
  return NULL;
 801595c:	2300      	movs	r3, #0
}
 801595e:	4618      	mov	r0, r3
 8015960:	3738      	adds	r7, #56	@ 0x38
 8015962:	46bd      	mov	sp, r7
 8015964:	bd80      	pop	{r7, pc}
 8015966:	bf00      	nop
 8015968:	0801b0a8 	.word	0x0801b0a8
 801596c:	0801b234 	.word	0x0801b234
 8015970:	0801b0f0 	.word	0x0801b0f0
 8015974:	20011bc8 	.word	0x20011bc8
 8015978:	0801b240 	.word	0x0801b240

0801597c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801597c:	b580      	push	{r7, lr}
 801597e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015980:	2005      	movs	r0, #5
 8015982:	f7f6 fa61 	bl	800be48 <memp_malloc>
 8015986:	4603      	mov	r3, r0
}
 8015988:	4618      	mov	r0, r3
 801598a:	bd80      	pop	{r7, pc}

0801598c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801598c:	b580      	push	{r7, lr}
 801598e:	b082      	sub	sp, #8
 8015990:	af00      	add	r7, sp, #0
 8015992:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	2b00      	cmp	r3, #0
 8015998:	d106      	bne.n	80159a8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801599a:	4b07      	ldr	r3, [pc, #28]	@ (80159b8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801599c:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80159a0:	4906      	ldr	r1, [pc, #24]	@ (80159bc <ip_frag_free_pbuf_custom_ref+0x30>)
 80159a2:	4807      	ldr	r0, [pc, #28]	@ (80159c0 <ip_frag_free_pbuf_custom_ref+0x34>)
 80159a4:	f000 fcf0 	bl	8016388 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80159a8:	6879      	ldr	r1, [r7, #4]
 80159aa:	2005      	movs	r0, #5
 80159ac:	f7f6 fac2 	bl	800bf34 <memp_free>
}
 80159b0:	bf00      	nop
 80159b2:	3708      	adds	r7, #8
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}
 80159b8:	0801b0a8 	.word	0x0801b0a8
 80159bc:	0801b260 	.word	0x0801b260
 80159c0:	0801b0f0 	.word	0x0801b0f0

080159c4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	b084      	sub	sp, #16
 80159c8:	af00      	add	r7, sp, #0
 80159ca:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d106      	bne.n	80159e4 <ipfrag_free_pbuf_custom+0x20>
 80159d6:	4b11      	ldr	r3, [pc, #68]	@ (8015a1c <ipfrag_free_pbuf_custom+0x58>)
 80159d8:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80159dc:	4910      	ldr	r1, [pc, #64]	@ (8015a20 <ipfrag_free_pbuf_custom+0x5c>)
 80159de:	4811      	ldr	r0, [pc, #68]	@ (8015a24 <ipfrag_free_pbuf_custom+0x60>)
 80159e0:	f000 fcd2 	bl	8016388 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80159e4:	68fa      	ldr	r2, [r7, #12]
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	429a      	cmp	r2, r3
 80159ea:	d006      	beq.n	80159fa <ipfrag_free_pbuf_custom+0x36>
 80159ec:	4b0b      	ldr	r3, [pc, #44]	@ (8015a1c <ipfrag_free_pbuf_custom+0x58>)
 80159ee:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80159f2:	490d      	ldr	r1, [pc, #52]	@ (8015a28 <ipfrag_free_pbuf_custom+0x64>)
 80159f4:	480b      	ldr	r0, [pc, #44]	@ (8015a24 <ipfrag_free_pbuf_custom+0x60>)
 80159f6:	f000 fcc7 	bl	8016388 <iprintf>
  if (pcr->original != NULL) {
 80159fa:	68fb      	ldr	r3, [r7, #12]
 80159fc:	695b      	ldr	r3, [r3, #20]
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d004      	beq.n	8015a0c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	695b      	ldr	r3, [r3, #20]
 8015a06:	4618      	mov	r0, r3
 8015a08:	f7f7 f938 	bl	800cc7c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015a0c:	68f8      	ldr	r0, [r7, #12]
 8015a0e:	f7ff ffbd 	bl	801598c <ip_frag_free_pbuf_custom_ref>
}
 8015a12:	bf00      	nop
 8015a14:	3710      	adds	r7, #16
 8015a16:	46bd      	mov	sp, r7
 8015a18:	bd80      	pop	{r7, pc}
 8015a1a:	bf00      	nop
 8015a1c:	0801b0a8 	.word	0x0801b0a8
 8015a20:	0801b26c 	.word	0x0801b26c
 8015a24:	0801b0f0 	.word	0x0801b0f0
 8015a28:	0801b278 	.word	0x0801b278

08015a2c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015a2c:	b580      	push	{r7, lr}
 8015a2e:	b094      	sub	sp, #80	@ 0x50
 8015a30:	af02      	add	r7, sp, #8
 8015a32:	60f8      	str	r0, [r7, #12]
 8015a34:	60b9      	str	r1, [r7, #8]
 8015a36:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015a38:	2300      	movs	r3, #0
 8015a3a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8015a3e:	68bb      	ldr	r3, [r7, #8]
 8015a40:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015a42:	3b14      	subs	r3, #20
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	da00      	bge.n	8015a4a <ip4_frag+0x1e>
 8015a48:	3307      	adds	r3, #7
 8015a4a:	10db      	asrs	r3, r3, #3
 8015a4c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8015a4e:	2314      	movs	r3, #20
 8015a50:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015a52:	68fb      	ldr	r3, [r7, #12]
 8015a54:	685b      	ldr	r3, [r3, #4]
 8015a56:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8015a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a5a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8015a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a5e:	781b      	ldrb	r3, [r3, #0]
 8015a60:	f003 030f 	and.w	r3, r3, #15
 8015a64:	b2db      	uxtb	r3, r3
 8015a66:	009b      	lsls	r3, r3, #2
 8015a68:	b2db      	uxtb	r3, r3
 8015a6a:	2b14      	cmp	r3, #20
 8015a6c:	d002      	beq.n	8015a74 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8015a6e:	f06f 0305 	mvn.w	r3, #5
 8015a72:	e110      	b.n	8015c96 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	895b      	ldrh	r3, [r3, #10]
 8015a78:	2b13      	cmp	r3, #19
 8015a7a:	d809      	bhi.n	8015a90 <ip4_frag+0x64>
 8015a7c:	4b88      	ldr	r3, [pc, #544]	@ (8015ca0 <ip4_frag+0x274>)
 8015a7e:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015a82:	4988      	ldr	r1, [pc, #544]	@ (8015ca4 <ip4_frag+0x278>)
 8015a84:	4888      	ldr	r0, [pc, #544]	@ (8015ca8 <ip4_frag+0x27c>)
 8015a86:	f000 fc7f 	bl	8016388 <iprintf>
 8015a8a:	f06f 0305 	mvn.w	r3, #5
 8015a8e:	e102      	b.n	8015c96 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a92:	88db      	ldrh	r3, [r3, #6]
 8015a94:	b29b      	uxth	r3, r3
 8015a96:	4618      	mov	r0, r3
 8015a98:	f7f5 fd02 	bl	800b4a0 <lwip_htons>
 8015a9c:	4603      	mov	r3, r0
 8015a9e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015aa0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015aa2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015aa6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8015aaa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015aac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015ab2:	68fb      	ldr	r3, [r7, #12]
 8015ab4:	891b      	ldrh	r3, [r3, #8]
 8015ab6:	3b14      	subs	r3, #20
 8015ab8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8015abc:	e0e1      	b.n	8015c82 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8015abe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015ac0:	00db      	lsls	r3, r3, #3
 8015ac2:	b29b      	uxth	r3, r3
 8015ac4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015ac8:	4293      	cmp	r3, r2
 8015aca:	bf28      	it	cs
 8015acc:	4613      	movcs	r3, r2
 8015ace:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8015ad0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015ad4:	2114      	movs	r1, #20
 8015ad6:	200e      	movs	r0, #14
 8015ad8:	f7f6 fdec 	bl	800c6b4 <pbuf_alloc>
 8015adc:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8015ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	f000 80d5 	beq.w	8015c90 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8015ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ae8:	895b      	ldrh	r3, [r3, #10]
 8015aea:	2b13      	cmp	r3, #19
 8015aec:	d806      	bhi.n	8015afc <ip4_frag+0xd0>
 8015aee:	4b6c      	ldr	r3, [pc, #432]	@ (8015ca0 <ip4_frag+0x274>)
 8015af0:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8015af4:	496d      	ldr	r1, [pc, #436]	@ (8015cac <ip4_frag+0x280>)
 8015af6:	486c      	ldr	r0, [pc, #432]	@ (8015ca8 <ip4_frag+0x27c>)
 8015af8:	f000 fc46 	bl	8016388 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015afe:	685b      	ldr	r3, [r3, #4]
 8015b00:	2214      	movs	r2, #20
 8015b02:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015b04:	4618      	mov	r0, r3
 8015b06:	f000 fea8 	bl	801685a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8015b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b0c:	685b      	ldr	r3, [r3, #4]
 8015b0e:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015b10:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015b12:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8015b16:	e064      	b.n	8015be2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8015b18:	68fb      	ldr	r3, [r7, #12]
 8015b1a:	895a      	ldrh	r2, [r3, #10]
 8015b1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015b1e:	1ad3      	subs	r3, r2, r3
 8015b20:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015b22:	68fb      	ldr	r3, [r7, #12]
 8015b24:	895b      	ldrh	r3, [r3, #10]
 8015b26:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d906      	bls.n	8015b3a <ip4_frag+0x10e>
 8015b2c:	4b5c      	ldr	r3, [pc, #368]	@ (8015ca0 <ip4_frag+0x274>)
 8015b2e:	f240 322d 	movw	r2, #813	@ 0x32d
 8015b32:	495f      	ldr	r1, [pc, #380]	@ (8015cb0 <ip4_frag+0x284>)
 8015b34:	485c      	ldr	r0, [pc, #368]	@ (8015ca8 <ip4_frag+0x27c>)
 8015b36:	f000 fc27 	bl	8016388 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015b3a:	8bfa      	ldrh	r2, [r7, #30]
 8015b3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015b40:	4293      	cmp	r3, r2
 8015b42:	bf28      	it	cs
 8015b44:	4613      	movcs	r3, r2
 8015b46:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8015b4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d105      	bne.n	8015b5e <ip4_frag+0x132>
        poff = 0;
 8015b52:	2300      	movs	r3, #0
 8015b54:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	60fb      	str	r3, [r7, #12]
        continue;
 8015b5c:	e041      	b.n	8015be2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015b5e:	f7ff ff0d 	bl	801597c <ip_frag_alloc_pbuf_custom_ref>
 8015b62:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015b64:	69bb      	ldr	r3, [r7, #24]
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d103      	bne.n	8015b72 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8015b6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015b6c:	f7f7 f886 	bl	800cc7c <pbuf_free>
        goto memerr;
 8015b70:	e08f      	b.n	8015c92 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015b72:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015b78:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015b7a:	4413      	add	r3, r2
 8015b7c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015b80:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015b84:	9201      	str	r2, [sp, #4]
 8015b86:	9300      	str	r3, [sp, #0]
 8015b88:	4603      	mov	r3, r0
 8015b8a:	2241      	movs	r2, #65	@ 0x41
 8015b8c:	2000      	movs	r0, #0
 8015b8e:	f7f6 febb 	bl	800c908 <pbuf_alloced_custom>
 8015b92:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015b94:	697b      	ldr	r3, [r7, #20]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d106      	bne.n	8015ba8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015b9a:	69b8      	ldr	r0, [r7, #24]
 8015b9c:	f7ff fef6 	bl	801598c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015ba0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015ba2:	f7f7 f86b 	bl	800cc7c <pbuf_free>
        goto memerr;
 8015ba6:	e074      	b.n	8015c92 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015ba8:	68f8      	ldr	r0, [r7, #12]
 8015baa:	f7f7 f90d 	bl	800cdc8 <pbuf_ref>
      pcr->original = p;
 8015bae:	69bb      	ldr	r3, [r7, #24]
 8015bb0:	68fa      	ldr	r2, [r7, #12]
 8015bb2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015bb4:	69bb      	ldr	r3, [r7, #24]
 8015bb6:	4a3f      	ldr	r2, [pc, #252]	@ (8015cb4 <ip4_frag+0x288>)
 8015bb8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015bba:	6979      	ldr	r1, [r7, #20]
 8015bbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015bbe:	f7f7 f92b 	bl	800ce18 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015bc2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015bc6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015bca:	1ad3      	subs	r3, r2, r3
 8015bcc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015bd0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d004      	beq.n	8015be2 <ip4_frag+0x1b6>
        poff = 0;
 8015bd8:	2300      	movs	r3, #0
 8015bda:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015be2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d196      	bne.n	8015b18 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015bea:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015bec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015bf0:	4413      	add	r3, r2
 8015bf2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015bf4:	68bb      	ldr	r3, [r7, #8]
 8015bf6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015bf8:	f1a3 0213 	sub.w	r2, r3, #19
 8015bfc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015c00:	429a      	cmp	r2, r3
 8015c02:	bfcc      	ite	gt
 8015c04:	2301      	movgt	r3, #1
 8015c06:	2300      	movle	r3, #0
 8015c08:	b2db      	uxtb	r3, r3
 8015c0a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015c0c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015c10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015c14:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015c16:	6a3b      	ldr	r3, [r7, #32]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d002      	beq.n	8015c22 <ip4_frag+0x1f6>
 8015c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d003      	beq.n	8015c2a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015c22:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015c24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015c28:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015c2a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	f7f5 fc37 	bl	800b4a0 <lwip_htons>
 8015c32:	4603      	mov	r3, r0
 8015c34:	461a      	mov	r2, r3
 8015c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c38:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015c3a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015c3c:	3314      	adds	r3, #20
 8015c3e:	b29b      	uxth	r3, r3
 8015c40:	4618      	mov	r0, r3
 8015c42:	f7f5 fc2d 	bl	800b4a0 <lwip_htons>
 8015c46:	4603      	mov	r3, r0
 8015c48:	461a      	mov	r2, r3
 8015c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c4c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c50:	2200      	movs	r2, #0
 8015c52:	729a      	strb	r2, [r3, #10]
 8015c54:	2200      	movs	r2, #0
 8015c56:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8015c58:	68bb      	ldr	r3, [r7, #8]
 8015c5a:	695b      	ldr	r3, [r3, #20]
 8015c5c:	687a      	ldr	r2, [r7, #4]
 8015c5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015c60:	68b8      	ldr	r0, [r7, #8]
 8015c62:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015c64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015c66:	f7f7 f809 	bl	800cc7c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8015c6a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015c6e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015c70:	1ad3      	subs	r3, r2, r3
 8015c72:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8015c76:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8015c7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015c7c:	4413      	add	r3, r2
 8015c7e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015c82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	f47f af19 	bne.w	8015abe <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	e002      	b.n	8015c96 <ip4_frag+0x26a>
      goto memerr;
 8015c90:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015c96:	4618      	mov	r0, r3
 8015c98:	3748      	adds	r7, #72	@ 0x48
 8015c9a:	46bd      	mov	sp, r7
 8015c9c:	bd80      	pop	{r7, pc}
 8015c9e:	bf00      	nop
 8015ca0:	0801b0a8 	.word	0x0801b0a8
 8015ca4:	0801b284 	.word	0x0801b284
 8015ca8:	0801b0f0 	.word	0x0801b0f0
 8015cac:	0801b2a0 	.word	0x0801b2a0
 8015cb0:	0801b2c0 	.word	0x0801b2c0
 8015cb4:	080159c5 	.word	0x080159c5

08015cb8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b086      	sub	sp, #24
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	6078      	str	r0, [r7, #4]
 8015cc0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015cc2:	230e      	movs	r3, #14
 8015cc4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	895b      	ldrh	r3, [r3, #10]
 8015cca:	2b0e      	cmp	r3, #14
 8015ccc:	d96e      	bls.n	8015dac <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	7bdb      	ldrb	r3, [r3, #15]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d106      	bne.n	8015ce4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015cd6:	683b      	ldr	r3, [r7, #0]
 8015cd8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cdc:	3301      	adds	r3, #1
 8015cde:	b2da      	uxtb	r2, r3
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	685b      	ldr	r3, [r3, #4]
 8015ce8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015cea:	693b      	ldr	r3, [r7, #16]
 8015cec:	7b1a      	ldrb	r2, [r3, #12]
 8015cee:	7b5b      	ldrb	r3, [r3, #13]
 8015cf0:	021b      	lsls	r3, r3, #8
 8015cf2:	4313      	orrs	r3, r2
 8015cf4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015cf6:	693b      	ldr	r3, [r7, #16]
 8015cf8:	781b      	ldrb	r3, [r3, #0]
 8015cfa:	f003 0301 	and.w	r3, r3, #1
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d023      	beq.n	8015d4a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015d02:	693b      	ldr	r3, [r7, #16]
 8015d04:	781b      	ldrb	r3, [r3, #0]
 8015d06:	2b01      	cmp	r3, #1
 8015d08:	d10f      	bne.n	8015d2a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015d0a:	693b      	ldr	r3, [r7, #16]
 8015d0c:	785b      	ldrb	r3, [r3, #1]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d11b      	bne.n	8015d4a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015d12:	693b      	ldr	r3, [r7, #16]
 8015d14:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015d16:	2b5e      	cmp	r3, #94	@ 0x5e
 8015d18:	d117      	bne.n	8015d4a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	7b5b      	ldrb	r3, [r3, #13]
 8015d1e:	f043 0310 	orr.w	r3, r3, #16
 8015d22:	b2da      	uxtb	r2, r3
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	735a      	strb	r2, [r3, #13]
 8015d28:	e00f      	b.n	8015d4a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015d2a:	693b      	ldr	r3, [r7, #16]
 8015d2c:	2206      	movs	r2, #6
 8015d2e:	4928      	ldr	r1, [pc, #160]	@ (8015dd0 <ethernet_input+0x118>)
 8015d30:	4618      	mov	r0, r3
 8015d32:	f000 fc7d 	bl	8016630 <memcmp>
 8015d36:	4603      	mov	r3, r0
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d106      	bne.n	8015d4a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	7b5b      	ldrb	r3, [r3, #13]
 8015d40:	f043 0308 	orr.w	r3, r3, #8
 8015d44:	b2da      	uxtb	r2, r3
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015d4a:	89fb      	ldrh	r3, [r7, #14]
 8015d4c:	2b08      	cmp	r3, #8
 8015d4e:	d003      	beq.n	8015d58 <ethernet_input+0xa0>
 8015d50:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8015d54:	d014      	beq.n	8015d80 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015d56:	e032      	b.n	8015dbe <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015d58:	683b      	ldr	r3, [r7, #0]
 8015d5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d5e:	f003 0308 	and.w	r3, r3, #8
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d024      	beq.n	8015db0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015d66:	8afb      	ldrh	r3, [r7, #22]
 8015d68:	4619      	mov	r1, r3
 8015d6a:	6878      	ldr	r0, [r7, #4]
 8015d6c:	f7f6 ff00 	bl	800cb70 <pbuf_remove_header>
 8015d70:	4603      	mov	r3, r0
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d11e      	bne.n	8015db4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015d76:	6839      	ldr	r1, [r7, #0]
 8015d78:	6878      	ldr	r0, [r7, #4]
 8015d7a:	f7fe ff21 	bl	8014bc0 <ip4_input>
      break;
 8015d7e:	e013      	b.n	8015da8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d86:	f003 0308 	and.w	r3, r3, #8
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d014      	beq.n	8015db8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015d8e:	8afb      	ldrh	r3, [r7, #22]
 8015d90:	4619      	mov	r1, r3
 8015d92:	6878      	ldr	r0, [r7, #4]
 8015d94:	f7f6 feec 	bl	800cb70 <pbuf_remove_header>
 8015d98:	4603      	mov	r3, r0
 8015d9a:	2b00      	cmp	r3, #0
 8015d9c:	d10e      	bne.n	8015dbc <ethernet_input+0x104>
        etharp_input(p, netif);
 8015d9e:	6839      	ldr	r1, [r7, #0]
 8015da0:	6878      	ldr	r0, [r7, #4]
 8015da2:	f7fe f8c1 	bl	8013f28 <etharp_input>
      break;
 8015da6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015da8:	2300      	movs	r3, #0
 8015daa:	e00c      	b.n	8015dc6 <ethernet_input+0x10e>
    goto free_and_return;
 8015dac:	bf00      	nop
 8015dae:	e006      	b.n	8015dbe <ethernet_input+0x106>
        goto free_and_return;
 8015db0:	bf00      	nop
 8015db2:	e004      	b.n	8015dbe <ethernet_input+0x106>
        goto free_and_return;
 8015db4:	bf00      	nop
 8015db6:	e002      	b.n	8015dbe <ethernet_input+0x106>
        goto free_and_return;
 8015db8:	bf00      	nop
 8015dba:	e000      	b.n	8015dbe <ethernet_input+0x106>
        goto free_and_return;
 8015dbc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015dbe:	6878      	ldr	r0, [r7, #4]
 8015dc0:	f7f6 ff5c 	bl	800cc7c <pbuf_free>
  return ERR_OK;
 8015dc4:	2300      	movs	r3, #0
}
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	3718      	adds	r7, #24
 8015dca:	46bd      	mov	sp, r7
 8015dcc:	bd80      	pop	{r7, pc}
 8015dce:	bf00      	nop
 8015dd0:	0801b4a8 	.word	0x0801b4a8

08015dd4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015dd4:	b580      	push	{r7, lr}
 8015dd6:	b086      	sub	sp, #24
 8015dd8:	af00      	add	r7, sp, #0
 8015dda:	60f8      	str	r0, [r7, #12]
 8015ddc:	60b9      	str	r1, [r7, #8]
 8015dde:	607a      	str	r2, [r7, #4]
 8015de0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015de2:	8c3b      	ldrh	r3, [r7, #32]
 8015de4:	4618      	mov	r0, r3
 8015de6:	f7f5 fb5b 	bl	800b4a0 <lwip_htons>
 8015dea:	4603      	mov	r3, r0
 8015dec:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015dee:	210e      	movs	r1, #14
 8015df0:	68b8      	ldr	r0, [r7, #8]
 8015df2:	f7f6 fead 	bl	800cb50 <pbuf_add_header>
 8015df6:	4603      	mov	r3, r0
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d125      	bne.n	8015e48 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8015dfc:	68bb      	ldr	r3, [r7, #8]
 8015dfe:	685b      	ldr	r3, [r3, #4]
 8015e00:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015e02:	693b      	ldr	r3, [r7, #16]
 8015e04:	8afa      	ldrh	r2, [r7, #22]
 8015e06:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015e08:	693b      	ldr	r3, [r7, #16]
 8015e0a:	2206      	movs	r2, #6
 8015e0c:	6839      	ldr	r1, [r7, #0]
 8015e0e:	4618      	mov	r0, r3
 8015e10:	f000 fd23 	bl	801685a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015e14:	693b      	ldr	r3, [r7, #16]
 8015e16:	3306      	adds	r3, #6
 8015e18:	2206      	movs	r2, #6
 8015e1a:	6879      	ldr	r1, [r7, #4]
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	f000 fd1c 	bl	801685a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015e28:	2b06      	cmp	r3, #6
 8015e2a:	d006      	beq.n	8015e3a <ethernet_output+0x66>
 8015e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8015e58 <ethernet_output+0x84>)
 8015e2e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015e32:	490a      	ldr	r1, [pc, #40]	@ (8015e5c <ethernet_output+0x88>)
 8015e34:	480a      	ldr	r0, [pc, #40]	@ (8015e60 <ethernet_output+0x8c>)
 8015e36:	f000 faa7 	bl	8016388 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	699b      	ldr	r3, [r3, #24]
 8015e3e:	68b9      	ldr	r1, [r7, #8]
 8015e40:	68f8      	ldr	r0, [r7, #12]
 8015e42:	4798      	blx	r3
 8015e44:	4603      	mov	r3, r0
 8015e46:	e002      	b.n	8015e4e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015e48:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015e4a:	f06f 0301 	mvn.w	r3, #1
}
 8015e4e:	4618      	mov	r0, r3
 8015e50:	3718      	adds	r7, #24
 8015e52:	46bd      	mov	sp, r7
 8015e54:	bd80      	pop	{r7, pc}
 8015e56:	bf00      	nop
 8015e58:	0801b2d0 	.word	0x0801b2d0
 8015e5c:	0801b308 	.word	0x0801b308
 8015e60:	0801b33c 	.word	0x0801b33c

08015e64 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015e64:	b580      	push	{r7, lr}
 8015e66:	b086      	sub	sp, #24
 8015e68:	af00      	add	r7, sp, #0
 8015e6a:	6078      	str	r0, [r7, #4]
 8015e6c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8015e6e:	683b      	ldr	r3, [r7, #0]
 8015e70:	60bb      	str	r3, [r7, #8]
 8015e72:	2304      	movs	r3, #4
 8015e74:	60fb      	str	r3, [r7, #12]
 8015e76:	2300      	movs	r3, #0
 8015e78:	613b      	str	r3, [r7, #16]
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8015e7e:	f107 0308 	add.w	r3, r7, #8
 8015e82:	2100      	movs	r1, #0
 8015e84:	4618      	mov	r0, r3
 8015e86:	f7f2 faff 	bl	8008488 <osMessageCreate>
 8015e8a:	4602      	mov	r2, r0
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d102      	bne.n	8015e9e <sys_mbox_new+0x3a>
    return ERR_MEM;
 8015e98:	f04f 33ff 	mov.w	r3, #4294967295
 8015e9c:	e000      	b.n	8015ea0 <sys_mbox_new+0x3c>

  return ERR_OK;
 8015e9e:	2300      	movs	r3, #0
}
 8015ea0:	4618      	mov	r0, r3
 8015ea2:	3718      	adds	r7, #24
 8015ea4:	46bd      	mov	sp, r7
 8015ea6:	bd80      	pop	{r7, pc}

08015ea8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8015ea8:	b580      	push	{r7, lr}
 8015eaa:	b084      	sub	sp, #16
 8015eac:	af00      	add	r7, sp, #0
 8015eae:	6078      	str	r0, [r7, #4]
 8015eb0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	6839      	ldr	r1, [r7, #0]
 8015eb8:	2200      	movs	r2, #0
 8015eba:	4618      	mov	r0, r3
 8015ebc:	f7f2 fb0c 	bl	80084d8 <osMessagePut>
 8015ec0:	4603      	mov	r3, r0
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d102      	bne.n	8015ecc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	73fb      	strb	r3, [r7, #15]
 8015eca:	e001      	b.n	8015ed0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8015ecc:	23ff      	movs	r3, #255	@ 0xff
 8015ece:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015ed4:	4618      	mov	r0, r3
 8015ed6:	3710      	adds	r7, #16
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	bd80      	pop	{r7, pc}

08015edc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8015edc:	b580      	push	{r7, lr}
 8015ede:	b08c      	sub	sp, #48	@ 0x30
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	61f8      	str	r0, [r7, #28]
 8015ee4:	61b9      	str	r1, [r7, #24]
 8015ee6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8015ee8:	f7f2 f8ff 	bl	80080ea <osKernelSysTick>
 8015eec:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8015eee:	697b      	ldr	r3, [r7, #20]
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d017      	beq.n	8015f24 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8015ef4:	69fb      	ldr	r3, [r7, #28]
 8015ef6:	6819      	ldr	r1, [r3, #0]
 8015ef8:	f107 0320 	add.w	r3, r7, #32
 8015efc:	697a      	ldr	r2, [r7, #20]
 8015efe:	4618      	mov	r0, r3
 8015f00:	f7f2 fb2a 	bl	8008558 <osMessageGet>

    if(event.status == osEventMessage)
 8015f04:	6a3b      	ldr	r3, [r7, #32]
 8015f06:	2b10      	cmp	r3, #16
 8015f08:	d109      	bne.n	8015f1e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8015f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f0c:	461a      	mov	r2, r3
 8015f0e:	69bb      	ldr	r3, [r7, #24]
 8015f10:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8015f12:	f7f2 f8ea 	bl	80080ea <osKernelSysTick>
 8015f16:	4602      	mov	r2, r0
 8015f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f1a:	1ad3      	subs	r3, r2, r3
 8015f1c:	e019      	b.n	8015f52 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8015f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8015f22:	e016      	b.n	8015f52 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8015f24:	69fb      	ldr	r3, [r7, #28]
 8015f26:	6819      	ldr	r1, [r3, #0]
 8015f28:	463b      	mov	r3, r7
 8015f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8015f2e:	4618      	mov	r0, r3
 8015f30:	f7f2 fb12 	bl	8008558 <osMessageGet>
 8015f34:	f107 0320 	add.w	r3, r7, #32
 8015f38:	463a      	mov	r2, r7
 8015f3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8015f3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8015f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f42:	461a      	mov	r2, r3
 8015f44:	69bb      	ldr	r3, [r7, #24]
 8015f46:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8015f48:	f7f2 f8cf 	bl	80080ea <osKernelSysTick>
 8015f4c:	4602      	mov	r2, r0
 8015f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f50:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8015f52:	4618      	mov	r0, r3
 8015f54:	3730      	adds	r7, #48	@ 0x30
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bd80      	pop	{r7, pc}

08015f5a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8015f5a:	b480      	push	{r7}
 8015f5c:	b083      	sub	sp, #12
 8015f5e:	af00      	add	r7, sp, #0
 8015f60:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d101      	bne.n	8015f6e <sys_mbox_valid+0x14>
    return 0;
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	e000      	b.n	8015f70 <sys_mbox_valid+0x16>
  else
    return 1;
 8015f6e:	2301      	movs	r3, #1
}
 8015f70:	4618      	mov	r0, r3
 8015f72:	370c      	adds	r7, #12
 8015f74:	46bd      	mov	sp, r7
 8015f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f7a:	4770      	bx	lr

08015f7c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8015f80:	4803      	ldr	r0, [pc, #12]	@ (8015f90 <sys_init+0x14>)
 8015f82:	f7f2 f92e 	bl	80081e2 <osMutexCreate>
 8015f86:	4603      	mov	r3, r0
 8015f88:	4a02      	ldr	r2, [pc, #8]	@ (8015f94 <sys_init+0x18>)
 8015f8a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8015f8c:	bf00      	nop
 8015f8e:	bd80      	pop	{r7, pc}
 8015f90:	0801b4b8 	.word	0x0801b4b8
 8015f94:	20011bd0 	.word	0x20011bd0

08015f98 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8015f98:	b580      	push	{r7, lr}
 8015f9a:	b084      	sub	sp, #16
 8015f9c:	af00      	add	r7, sp, #0
 8015f9e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	60bb      	str	r3, [r7, #8]
 8015fa4:	2300      	movs	r3, #0
 8015fa6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8015fa8:	f107 0308 	add.w	r3, r7, #8
 8015fac:	4618      	mov	r0, r3
 8015fae:	f7f2 f918 	bl	80081e2 <osMutexCreate>
 8015fb2:	4602      	mov	r2, r0
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d102      	bne.n	8015fc6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8015fc4:	e000      	b.n	8015fc8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8015fc6:	2300      	movs	r3, #0
}
 8015fc8:	4618      	mov	r0, r3
 8015fca:	3710      	adds	r7, #16
 8015fcc:	46bd      	mov	sp, r7
 8015fce:	bd80      	pop	{r7, pc}

08015fd0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8015fd0:	b580      	push	{r7, lr}
 8015fd2:	b082      	sub	sp, #8
 8015fd4:	af00      	add	r7, sp, #0
 8015fd6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	681b      	ldr	r3, [r3, #0]
 8015fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8015fe0:	4618      	mov	r0, r3
 8015fe2:	f7f2 f917 	bl	8008214 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8015fe6:	bf00      	nop
 8015fe8:	3708      	adds	r7, #8
 8015fea:	46bd      	mov	sp, r7
 8015fec:	bd80      	pop	{r7, pc}

08015fee <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8015fee:	b580      	push	{r7, lr}
 8015ff0:	b082      	sub	sp, #8
 8015ff2:	af00      	add	r7, sp, #0
 8015ff4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	4618      	mov	r0, r3
 8015ffc:	f7f2 f958 	bl	80082b0 <osMutexRelease>
}
 8016000:	bf00      	nop
 8016002:	3708      	adds	r7, #8
 8016004:	46bd      	mov	sp, r7
 8016006:	bd80      	pop	{r7, pc}

08016008 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b08c      	sub	sp, #48	@ 0x30
 801600c:	af00      	add	r7, sp, #0
 801600e:	60f8      	str	r0, [r7, #12]
 8016010:	60b9      	str	r1, [r7, #8]
 8016012:	607a      	str	r2, [r7, #4]
 8016014:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8016016:	f107 0314 	add.w	r3, r7, #20
 801601a:	2200      	movs	r2, #0
 801601c:	601a      	str	r2, [r3, #0]
 801601e:	605a      	str	r2, [r3, #4]
 8016020:	609a      	str	r2, [r3, #8]
 8016022:	60da      	str	r2, [r3, #12]
 8016024:	611a      	str	r2, [r3, #16]
 8016026:	615a      	str	r2, [r3, #20]
 8016028:	619a      	str	r2, [r3, #24]
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	617b      	str	r3, [r7, #20]
 801602e:	68bb      	ldr	r3, [r7, #8]
 8016030:	61bb      	str	r3, [r7, #24]
 8016032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016034:	b21b      	sxth	r3, r3
 8016036:	83bb      	strh	r3, [r7, #28]
 8016038:	683b      	ldr	r3, [r7, #0]
 801603a:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801603c:	f107 0314 	add.w	r3, r7, #20
 8016040:	6879      	ldr	r1, [r7, #4]
 8016042:	4618      	mov	r0, r3
 8016044:	f7f2 f861 	bl	800810a <osThreadCreate>
 8016048:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801604a:	4618      	mov	r0, r3
 801604c:	3730      	adds	r7, #48	@ 0x30
 801604e:	46bd      	mov	sp, r7
 8016050:	bd80      	pop	{r7, pc}
	...

08016054 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8016054:	b580      	push	{r7, lr}
 8016056:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8016058:	4b04      	ldr	r3, [pc, #16]	@ (801606c <sys_arch_protect+0x18>)
 801605a:	681b      	ldr	r3, [r3, #0]
 801605c:	f04f 31ff 	mov.w	r1, #4294967295
 8016060:	4618      	mov	r0, r3
 8016062:	f7f2 f8d7 	bl	8008214 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8016066:	2301      	movs	r3, #1
}
 8016068:	4618      	mov	r0, r3
 801606a:	bd80      	pop	{r7, pc}
 801606c:	20011bd0 	.word	0x20011bd0

08016070 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b082      	sub	sp, #8
 8016074:	af00      	add	r7, sp, #0
 8016076:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016078:	4b04      	ldr	r3, [pc, #16]	@ (801608c <sys_arch_unprotect+0x1c>)
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	4618      	mov	r0, r3
 801607e:	f7f2 f917 	bl	80082b0 <osMutexRelease>
}
 8016082:	bf00      	nop
 8016084:	3708      	adds	r7, #8
 8016086:	46bd      	mov	sp, r7
 8016088:	bd80      	pop	{r7, pc}
 801608a:	bf00      	nop
 801608c:	20011bd0 	.word	0x20011bd0

08016090 <rand>:
 8016090:	4b16      	ldr	r3, [pc, #88]	@ (80160ec <rand+0x5c>)
 8016092:	b510      	push	{r4, lr}
 8016094:	681c      	ldr	r4, [r3, #0]
 8016096:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016098:	b9b3      	cbnz	r3, 80160c8 <rand+0x38>
 801609a:	2018      	movs	r0, #24
 801609c:	f000 fc54 	bl	8016948 <malloc>
 80160a0:	4602      	mov	r2, r0
 80160a2:	6320      	str	r0, [r4, #48]	@ 0x30
 80160a4:	b920      	cbnz	r0, 80160b0 <rand+0x20>
 80160a6:	4b12      	ldr	r3, [pc, #72]	@ (80160f0 <rand+0x60>)
 80160a8:	4812      	ldr	r0, [pc, #72]	@ (80160f4 <rand+0x64>)
 80160aa:	2152      	movs	r1, #82	@ 0x52
 80160ac:	f000 fbe4 	bl	8016878 <__assert_func>
 80160b0:	4911      	ldr	r1, [pc, #68]	@ (80160f8 <rand+0x68>)
 80160b2:	4b12      	ldr	r3, [pc, #72]	@ (80160fc <rand+0x6c>)
 80160b4:	e9c0 1300 	strd	r1, r3, [r0]
 80160b8:	4b11      	ldr	r3, [pc, #68]	@ (8016100 <rand+0x70>)
 80160ba:	6083      	str	r3, [r0, #8]
 80160bc:	230b      	movs	r3, #11
 80160be:	8183      	strh	r3, [r0, #12]
 80160c0:	2100      	movs	r1, #0
 80160c2:	2001      	movs	r0, #1
 80160c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80160c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80160ca:	480e      	ldr	r0, [pc, #56]	@ (8016104 <rand+0x74>)
 80160cc:	690b      	ldr	r3, [r1, #16]
 80160ce:	694c      	ldr	r4, [r1, #20]
 80160d0:	4a0d      	ldr	r2, [pc, #52]	@ (8016108 <rand+0x78>)
 80160d2:	4358      	muls	r0, r3
 80160d4:	fb02 0004 	mla	r0, r2, r4, r0
 80160d8:	fba3 3202 	umull	r3, r2, r3, r2
 80160dc:	3301      	adds	r3, #1
 80160de:	eb40 0002 	adc.w	r0, r0, r2
 80160e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80160e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80160ea:	bd10      	pop	{r4, pc}
 80160ec:	20000040 	.word	0x20000040
 80160f0:	0801b4c0 	.word	0x0801b4c0
 80160f4:	0801b4d7 	.word	0x0801b4d7
 80160f8:	abcd330e 	.word	0xabcd330e
 80160fc:	e66d1234 	.word	0xe66d1234
 8016100:	0005deec 	.word	0x0005deec
 8016104:	5851f42d 	.word	0x5851f42d
 8016108:	4c957f2d 	.word	0x4c957f2d

0801610c <_strtol_l.isra.0>:
 801610c:	2b24      	cmp	r3, #36	@ 0x24
 801610e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016112:	4686      	mov	lr, r0
 8016114:	4690      	mov	r8, r2
 8016116:	d801      	bhi.n	801611c <_strtol_l.isra.0+0x10>
 8016118:	2b01      	cmp	r3, #1
 801611a:	d106      	bne.n	801612a <_strtol_l.isra.0+0x1e>
 801611c:	f000 fb70 	bl	8016800 <__errno>
 8016120:	2316      	movs	r3, #22
 8016122:	6003      	str	r3, [r0, #0]
 8016124:	2000      	movs	r0, #0
 8016126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801612a:	4834      	ldr	r0, [pc, #208]	@ (80161fc <_strtol_l.isra.0+0xf0>)
 801612c:	460d      	mov	r5, r1
 801612e:	462a      	mov	r2, r5
 8016130:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016134:	5d06      	ldrb	r6, [r0, r4]
 8016136:	f016 0608 	ands.w	r6, r6, #8
 801613a:	d1f8      	bne.n	801612e <_strtol_l.isra.0+0x22>
 801613c:	2c2d      	cmp	r4, #45	@ 0x2d
 801613e:	d110      	bne.n	8016162 <_strtol_l.isra.0+0x56>
 8016140:	782c      	ldrb	r4, [r5, #0]
 8016142:	2601      	movs	r6, #1
 8016144:	1c95      	adds	r5, r2, #2
 8016146:	f033 0210 	bics.w	r2, r3, #16
 801614a:	d115      	bne.n	8016178 <_strtol_l.isra.0+0x6c>
 801614c:	2c30      	cmp	r4, #48	@ 0x30
 801614e:	d10d      	bne.n	801616c <_strtol_l.isra.0+0x60>
 8016150:	782a      	ldrb	r2, [r5, #0]
 8016152:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016156:	2a58      	cmp	r2, #88	@ 0x58
 8016158:	d108      	bne.n	801616c <_strtol_l.isra.0+0x60>
 801615a:	786c      	ldrb	r4, [r5, #1]
 801615c:	3502      	adds	r5, #2
 801615e:	2310      	movs	r3, #16
 8016160:	e00a      	b.n	8016178 <_strtol_l.isra.0+0x6c>
 8016162:	2c2b      	cmp	r4, #43	@ 0x2b
 8016164:	bf04      	itt	eq
 8016166:	782c      	ldrbeq	r4, [r5, #0]
 8016168:	1c95      	addeq	r5, r2, #2
 801616a:	e7ec      	b.n	8016146 <_strtol_l.isra.0+0x3a>
 801616c:	2b00      	cmp	r3, #0
 801616e:	d1f6      	bne.n	801615e <_strtol_l.isra.0+0x52>
 8016170:	2c30      	cmp	r4, #48	@ 0x30
 8016172:	bf14      	ite	ne
 8016174:	230a      	movne	r3, #10
 8016176:	2308      	moveq	r3, #8
 8016178:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801617c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016180:	2200      	movs	r2, #0
 8016182:	fbbc f9f3 	udiv	r9, ip, r3
 8016186:	4610      	mov	r0, r2
 8016188:	fb03 ca19 	mls	sl, r3, r9, ip
 801618c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016190:	2f09      	cmp	r7, #9
 8016192:	d80f      	bhi.n	80161b4 <_strtol_l.isra.0+0xa8>
 8016194:	463c      	mov	r4, r7
 8016196:	42a3      	cmp	r3, r4
 8016198:	dd1b      	ble.n	80161d2 <_strtol_l.isra.0+0xc6>
 801619a:	1c57      	adds	r7, r2, #1
 801619c:	d007      	beq.n	80161ae <_strtol_l.isra.0+0xa2>
 801619e:	4581      	cmp	r9, r0
 80161a0:	d314      	bcc.n	80161cc <_strtol_l.isra.0+0xc0>
 80161a2:	d101      	bne.n	80161a8 <_strtol_l.isra.0+0x9c>
 80161a4:	45a2      	cmp	sl, r4
 80161a6:	db11      	blt.n	80161cc <_strtol_l.isra.0+0xc0>
 80161a8:	fb00 4003 	mla	r0, r0, r3, r4
 80161ac:	2201      	movs	r2, #1
 80161ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80161b2:	e7eb      	b.n	801618c <_strtol_l.isra.0+0x80>
 80161b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80161b8:	2f19      	cmp	r7, #25
 80161ba:	d801      	bhi.n	80161c0 <_strtol_l.isra.0+0xb4>
 80161bc:	3c37      	subs	r4, #55	@ 0x37
 80161be:	e7ea      	b.n	8016196 <_strtol_l.isra.0+0x8a>
 80161c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80161c4:	2f19      	cmp	r7, #25
 80161c6:	d804      	bhi.n	80161d2 <_strtol_l.isra.0+0xc6>
 80161c8:	3c57      	subs	r4, #87	@ 0x57
 80161ca:	e7e4      	b.n	8016196 <_strtol_l.isra.0+0x8a>
 80161cc:	f04f 32ff 	mov.w	r2, #4294967295
 80161d0:	e7ed      	b.n	80161ae <_strtol_l.isra.0+0xa2>
 80161d2:	1c53      	adds	r3, r2, #1
 80161d4:	d108      	bne.n	80161e8 <_strtol_l.isra.0+0xdc>
 80161d6:	2322      	movs	r3, #34	@ 0x22
 80161d8:	f8ce 3000 	str.w	r3, [lr]
 80161dc:	4660      	mov	r0, ip
 80161de:	f1b8 0f00 	cmp.w	r8, #0
 80161e2:	d0a0      	beq.n	8016126 <_strtol_l.isra.0+0x1a>
 80161e4:	1e69      	subs	r1, r5, #1
 80161e6:	e006      	b.n	80161f6 <_strtol_l.isra.0+0xea>
 80161e8:	b106      	cbz	r6, 80161ec <_strtol_l.isra.0+0xe0>
 80161ea:	4240      	negs	r0, r0
 80161ec:	f1b8 0f00 	cmp.w	r8, #0
 80161f0:	d099      	beq.n	8016126 <_strtol_l.isra.0+0x1a>
 80161f2:	2a00      	cmp	r2, #0
 80161f4:	d1f6      	bne.n	80161e4 <_strtol_l.isra.0+0xd8>
 80161f6:	f8c8 1000 	str.w	r1, [r8]
 80161fa:	e794      	b.n	8016126 <_strtol_l.isra.0+0x1a>
 80161fc:	0801b5ba 	.word	0x0801b5ba

08016200 <_strtol_r>:
 8016200:	f7ff bf84 	b.w	801610c <_strtol_l.isra.0>

08016204 <std>:
 8016204:	2300      	movs	r3, #0
 8016206:	b510      	push	{r4, lr}
 8016208:	4604      	mov	r4, r0
 801620a:	e9c0 3300 	strd	r3, r3, [r0]
 801620e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016212:	6083      	str	r3, [r0, #8]
 8016214:	8181      	strh	r1, [r0, #12]
 8016216:	6643      	str	r3, [r0, #100]	@ 0x64
 8016218:	81c2      	strh	r2, [r0, #14]
 801621a:	6183      	str	r3, [r0, #24]
 801621c:	4619      	mov	r1, r3
 801621e:	2208      	movs	r2, #8
 8016220:	305c      	adds	r0, #92	@ 0x5c
 8016222:	f000 fa2f 	bl	8016684 <memset>
 8016226:	4b0d      	ldr	r3, [pc, #52]	@ (801625c <std+0x58>)
 8016228:	6263      	str	r3, [r4, #36]	@ 0x24
 801622a:	4b0d      	ldr	r3, [pc, #52]	@ (8016260 <std+0x5c>)
 801622c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801622e:	4b0d      	ldr	r3, [pc, #52]	@ (8016264 <std+0x60>)
 8016230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016232:	4b0d      	ldr	r3, [pc, #52]	@ (8016268 <std+0x64>)
 8016234:	6323      	str	r3, [r4, #48]	@ 0x30
 8016236:	4b0d      	ldr	r3, [pc, #52]	@ (801626c <std+0x68>)
 8016238:	6224      	str	r4, [r4, #32]
 801623a:	429c      	cmp	r4, r3
 801623c:	d006      	beq.n	801624c <std+0x48>
 801623e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016242:	4294      	cmp	r4, r2
 8016244:	d002      	beq.n	801624c <std+0x48>
 8016246:	33d0      	adds	r3, #208	@ 0xd0
 8016248:	429c      	cmp	r4, r3
 801624a:	d105      	bne.n	8016258 <std+0x54>
 801624c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016254:	f000 bafe 	b.w	8016854 <__retarget_lock_init_recursive>
 8016258:	bd10      	pop	{r4, pc}
 801625a:	bf00      	nop
 801625c:	08016405 	.word	0x08016405
 8016260:	0801642b 	.word	0x0801642b
 8016264:	08016463 	.word	0x08016463
 8016268:	08016487 	.word	0x08016487
 801626c:	20011bd4 	.word	0x20011bd4

08016270 <stdio_exit_handler>:
 8016270:	4a02      	ldr	r2, [pc, #8]	@ (801627c <stdio_exit_handler+0xc>)
 8016272:	4903      	ldr	r1, [pc, #12]	@ (8016280 <stdio_exit_handler+0x10>)
 8016274:	4803      	ldr	r0, [pc, #12]	@ (8016284 <stdio_exit_handler+0x14>)
 8016276:	f000 b869 	b.w	801634c <_fwalk_sglue>
 801627a:	bf00      	nop
 801627c:	20000034 	.word	0x20000034
 8016280:	08017a45 	.word	0x08017a45
 8016284:	20000044 	.word	0x20000044

08016288 <cleanup_stdio>:
 8016288:	6841      	ldr	r1, [r0, #4]
 801628a:	4b0c      	ldr	r3, [pc, #48]	@ (80162bc <cleanup_stdio+0x34>)
 801628c:	4299      	cmp	r1, r3
 801628e:	b510      	push	{r4, lr}
 8016290:	4604      	mov	r4, r0
 8016292:	d001      	beq.n	8016298 <cleanup_stdio+0x10>
 8016294:	f001 fbd6 	bl	8017a44 <_fflush_r>
 8016298:	68a1      	ldr	r1, [r4, #8]
 801629a:	4b09      	ldr	r3, [pc, #36]	@ (80162c0 <cleanup_stdio+0x38>)
 801629c:	4299      	cmp	r1, r3
 801629e:	d002      	beq.n	80162a6 <cleanup_stdio+0x1e>
 80162a0:	4620      	mov	r0, r4
 80162a2:	f001 fbcf 	bl	8017a44 <_fflush_r>
 80162a6:	68e1      	ldr	r1, [r4, #12]
 80162a8:	4b06      	ldr	r3, [pc, #24]	@ (80162c4 <cleanup_stdio+0x3c>)
 80162aa:	4299      	cmp	r1, r3
 80162ac:	d004      	beq.n	80162b8 <cleanup_stdio+0x30>
 80162ae:	4620      	mov	r0, r4
 80162b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80162b4:	f001 bbc6 	b.w	8017a44 <_fflush_r>
 80162b8:	bd10      	pop	{r4, pc}
 80162ba:	bf00      	nop
 80162bc:	20011bd4 	.word	0x20011bd4
 80162c0:	20011c3c 	.word	0x20011c3c
 80162c4:	20011ca4 	.word	0x20011ca4

080162c8 <global_stdio_init.part.0>:
 80162c8:	b510      	push	{r4, lr}
 80162ca:	4b0b      	ldr	r3, [pc, #44]	@ (80162f8 <global_stdio_init.part.0+0x30>)
 80162cc:	4c0b      	ldr	r4, [pc, #44]	@ (80162fc <global_stdio_init.part.0+0x34>)
 80162ce:	4a0c      	ldr	r2, [pc, #48]	@ (8016300 <global_stdio_init.part.0+0x38>)
 80162d0:	601a      	str	r2, [r3, #0]
 80162d2:	4620      	mov	r0, r4
 80162d4:	2200      	movs	r2, #0
 80162d6:	2104      	movs	r1, #4
 80162d8:	f7ff ff94 	bl	8016204 <std>
 80162dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80162e0:	2201      	movs	r2, #1
 80162e2:	2109      	movs	r1, #9
 80162e4:	f7ff ff8e 	bl	8016204 <std>
 80162e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80162ec:	2202      	movs	r2, #2
 80162ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80162f2:	2112      	movs	r1, #18
 80162f4:	f7ff bf86 	b.w	8016204 <std>
 80162f8:	20011d0c 	.word	0x20011d0c
 80162fc:	20011bd4 	.word	0x20011bd4
 8016300:	08016271 	.word	0x08016271

08016304 <__sfp_lock_acquire>:
 8016304:	4801      	ldr	r0, [pc, #4]	@ (801630c <__sfp_lock_acquire+0x8>)
 8016306:	f000 baa6 	b.w	8016856 <__retarget_lock_acquire_recursive>
 801630a:	bf00      	nop
 801630c:	20011d15 	.word	0x20011d15

08016310 <__sfp_lock_release>:
 8016310:	4801      	ldr	r0, [pc, #4]	@ (8016318 <__sfp_lock_release+0x8>)
 8016312:	f000 baa1 	b.w	8016858 <__retarget_lock_release_recursive>
 8016316:	bf00      	nop
 8016318:	20011d15 	.word	0x20011d15

0801631c <__sinit>:
 801631c:	b510      	push	{r4, lr}
 801631e:	4604      	mov	r4, r0
 8016320:	f7ff fff0 	bl	8016304 <__sfp_lock_acquire>
 8016324:	6a23      	ldr	r3, [r4, #32]
 8016326:	b11b      	cbz	r3, 8016330 <__sinit+0x14>
 8016328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801632c:	f7ff bff0 	b.w	8016310 <__sfp_lock_release>
 8016330:	4b04      	ldr	r3, [pc, #16]	@ (8016344 <__sinit+0x28>)
 8016332:	6223      	str	r3, [r4, #32]
 8016334:	4b04      	ldr	r3, [pc, #16]	@ (8016348 <__sinit+0x2c>)
 8016336:	681b      	ldr	r3, [r3, #0]
 8016338:	2b00      	cmp	r3, #0
 801633a:	d1f5      	bne.n	8016328 <__sinit+0xc>
 801633c:	f7ff ffc4 	bl	80162c8 <global_stdio_init.part.0>
 8016340:	e7f2      	b.n	8016328 <__sinit+0xc>
 8016342:	bf00      	nop
 8016344:	08016289 	.word	0x08016289
 8016348:	20011d0c 	.word	0x20011d0c

0801634c <_fwalk_sglue>:
 801634c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016350:	4607      	mov	r7, r0
 8016352:	4688      	mov	r8, r1
 8016354:	4614      	mov	r4, r2
 8016356:	2600      	movs	r6, #0
 8016358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801635c:	f1b9 0901 	subs.w	r9, r9, #1
 8016360:	d505      	bpl.n	801636e <_fwalk_sglue+0x22>
 8016362:	6824      	ldr	r4, [r4, #0]
 8016364:	2c00      	cmp	r4, #0
 8016366:	d1f7      	bne.n	8016358 <_fwalk_sglue+0xc>
 8016368:	4630      	mov	r0, r6
 801636a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801636e:	89ab      	ldrh	r3, [r5, #12]
 8016370:	2b01      	cmp	r3, #1
 8016372:	d907      	bls.n	8016384 <_fwalk_sglue+0x38>
 8016374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016378:	3301      	adds	r3, #1
 801637a:	d003      	beq.n	8016384 <_fwalk_sglue+0x38>
 801637c:	4629      	mov	r1, r5
 801637e:	4638      	mov	r0, r7
 8016380:	47c0      	blx	r8
 8016382:	4306      	orrs	r6, r0
 8016384:	3568      	adds	r5, #104	@ 0x68
 8016386:	e7e9      	b.n	801635c <_fwalk_sglue+0x10>

08016388 <iprintf>:
 8016388:	b40f      	push	{r0, r1, r2, r3}
 801638a:	b507      	push	{r0, r1, r2, lr}
 801638c:	4906      	ldr	r1, [pc, #24]	@ (80163a8 <iprintf+0x20>)
 801638e:	ab04      	add	r3, sp, #16
 8016390:	6808      	ldr	r0, [r1, #0]
 8016392:	f853 2b04 	ldr.w	r2, [r3], #4
 8016396:	6881      	ldr	r1, [r0, #8]
 8016398:	9301      	str	r3, [sp, #4]
 801639a:	f000 fedd 	bl	8017158 <_vfiprintf_r>
 801639e:	b003      	add	sp, #12
 80163a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80163a4:	b004      	add	sp, #16
 80163a6:	4770      	bx	lr
 80163a8:	20000040 	.word	0x20000040

080163ac <siscanf>:
 80163ac:	b40e      	push	{r1, r2, r3}
 80163ae:	b570      	push	{r4, r5, r6, lr}
 80163b0:	b09d      	sub	sp, #116	@ 0x74
 80163b2:	ac21      	add	r4, sp, #132	@ 0x84
 80163b4:	2500      	movs	r5, #0
 80163b6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80163ba:	f854 6b04 	ldr.w	r6, [r4], #4
 80163be:	f8ad 2014 	strh.w	r2, [sp, #20]
 80163c2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80163c4:	9002      	str	r0, [sp, #8]
 80163c6:	9006      	str	r0, [sp, #24]
 80163c8:	f7e9 ff3a 	bl	8000240 <strlen>
 80163cc:	4b0b      	ldr	r3, [pc, #44]	@ (80163fc <siscanf+0x50>)
 80163ce:	9003      	str	r0, [sp, #12]
 80163d0:	9007      	str	r0, [sp, #28]
 80163d2:	480b      	ldr	r0, [pc, #44]	@ (8016400 <siscanf+0x54>)
 80163d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80163d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80163da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80163de:	4632      	mov	r2, r6
 80163e0:	4623      	mov	r3, r4
 80163e2:	a902      	add	r1, sp, #8
 80163e4:	6800      	ldr	r0, [r0, #0]
 80163e6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80163e8:	9514      	str	r5, [sp, #80]	@ 0x50
 80163ea:	9401      	str	r4, [sp, #4]
 80163ec:	f000 fd14 	bl	8016e18 <__ssvfiscanf_r>
 80163f0:	b01d      	add	sp, #116	@ 0x74
 80163f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80163f6:	b003      	add	sp, #12
 80163f8:	4770      	bx	lr
 80163fa:	bf00      	nop
 80163fc:	08016427 	.word	0x08016427
 8016400:	20000040 	.word	0x20000040

08016404 <__sread>:
 8016404:	b510      	push	{r4, lr}
 8016406:	460c      	mov	r4, r1
 8016408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801640c:	f000 f9d4 	bl	80167b8 <_read_r>
 8016410:	2800      	cmp	r0, #0
 8016412:	bfab      	itete	ge
 8016414:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016416:	89a3      	ldrhlt	r3, [r4, #12]
 8016418:	181b      	addge	r3, r3, r0
 801641a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801641e:	bfac      	ite	ge
 8016420:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016422:	81a3      	strhlt	r3, [r4, #12]
 8016424:	bd10      	pop	{r4, pc}

08016426 <__seofread>:
 8016426:	2000      	movs	r0, #0
 8016428:	4770      	bx	lr

0801642a <__swrite>:
 801642a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801642e:	461f      	mov	r7, r3
 8016430:	898b      	ldrh	r3, [r1, #12]
 8016432:	05db      	lsls	r3, r3, #23
 8016434:	4605      	mov	r5, r0
 8016436:	460c      	mov	r4, r1
 8016438:	4616      	mov	r6, r2
 801643a:	d505      	bpl.n	8016448 <__swrite+0x1e>
 801643c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016440:	2302      	movs	r3, #2
 8016442:	2200      	movs	r2, #0
 8016444:	f000 f9a6 	bl	8016794 <_lseek_r>
 8016448:	89a3      	ldrh	r3, [r4, #12]
 801644a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801644e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016452:	81a3      	strh	r3, [r4, #12]
 8016454:	4632      	mov	r2, r6
 8016456:	463b      	mov	r3, r7
 8016458:	4628      	mov	r0, r5
 801645a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801645e:	f000 b9bd 	b.w	80167dc <_write_r>

08016462 <__sseek>:
 8016462:	b510      	push	{r4, lr}
 8016464:	460c      	mov	r4, r1
 8016466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801646a:	f000 f993 	bl	8016794 <_lseek_r>
 801646e:	1c43      	adds	r3, r0, #1
 8016470:	89a3      	ldrh	r3, [r4, #12]
 8016472:	bf15      	itete	ne
 8016474:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016476:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801647a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801647e:	81a3      	strheq	r3, [r4, #12]
 8016480:	bf18      	it	ne
 8016482:	81a3      	strhne	r3, [r4, #12]
 8016484:	bd10      	pop	{r4, pc}

08016486 <__sclose>:
 8016486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801648a:	f000 b915 	b.w	80166b8 <_close_r>

0801648e <_vsniprintf_r>:
 801648e:	b530      	push	{r4, r5, lr}
 8016490:	4614      	mov	r4, r2
 8016492:	2c00      	cmp	r4, #0
 8016494:	b09b      	sub	sp, #108	@ 0x6c
 8016496:	4605      	mov	r5, r0
 8016498:	461a      	mov	r2, r3
 801649a:	da05      	bge.n	80164a8 <_vsniprintf_r+0x1a>
 801649c:	238b      	movs	r3, #139	@ 0x8b
 801649e:	6003      	str	r3, [r0, #0]
 80164a0:	f04f 30ff 	mov.w	r0, #4294967295
 80164a4:	b01b      	add	sp, #108	@ 0x6c
 80164a6:	bd30      	pop	{r4, r5, pc}
 80164a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80164ac:	f8ad 300c 	strh.w	r3, [sp, #12]
 80164b0:	f04f 0300 	mov.w	r3, #0
 80164b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80164b6:	bf14      	ite	ne
 80164b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80164bc:	4623      	moveq	r3, r4
 80164be:	9302      	str	r3, [sp, #8]
 80164c0:	9305      	str	r3, [sp, #20]
 80164c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80164c6:	9100      	str	r1, [sp, #0]
 80164c8:	9104      	str	r1, [sp, #16]
 80164ca:	f8ad 300e 	strh.w	r3, [sp, #14]
 80164ce:	4669      	mov	r1, sp
 80164d0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80164d2:	f000 fb4b 	bl	8016b6c <_svfiprintf_r>
 80164d6:	1c43      	adds	r3, r0, #1
 80164d8:	bfbc      	itt	lt
 80164da:	238b      	movlt	r3, #139	@ 0x8b
 80164dc:	602b      	strlt	r3, [r5, #0]
 80164de:	2c00      	cmp	r4, #0
 80164e0:	d0e0      	beq.n	80164a4 <_vsniprintf_r+0x16>
 80164e2:	9b00      	ldr	r3, [sp, #0]
 80164e4:	2200      	movs	r2, #0
 80164e6:	701a      	strb	r2, [r3, #0]
 80164e8:	e7dc      	b.n	80164a4 <_vsniprintf_r+0x16>
	...

080164ec <vsniprintf>:
 80164ec:	b507      	push	{r0, r1, r2, lr}
 80164ee:	9300      	str	r3, [sp, #0]
 80164f0:	4613      	mov	r3, r2
 80164f2:	460a      	mov	r2, r1
 80164f4:	4601      	mov	r1, r0
 80164f6:	4803      	ldr	r0, [pc, #12]	@ (8016504 <vsniprintf+0x18>)
 80164f8:	6800      	ldr	r0, [r0, #0]
 80164fa:	f7ff ffc8 	bl	801648e <_vsniprintf_r>
 80164fe:	b003      	add	sp, #12
 8016500:	f85d fb04 	ldr.w	pc, [sp], #4
 8016504:	20000040 	.word	0x20000040

08016508 <__swbuf_r>:
 8016508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801650a:	460e      	mov	r6, r1
 801650c:	4614      	mov	r4, r2
 801650e:	4605      	mov	r5, r0
 8016510:	b118      	cbz	r0, 801651a <__swbuf_r+0x12>
 8016512:	6a03      	ldr	r3, [r0, #32]
 8016514:	b90b      	cbnz	r3, 801651a <__swbuf_r+0x12>
 8016516:	f7ff ff01 	bl	801631c <__sinit>
 801651a:	69a3      	ldr	r3, [r4, #24]
 801651c:	60a3      	str	r3, [r4, #8]
 801651e:	89a3      	ldrh	r3, [r4, #12]
 8016520:	071a      	lsls	r2, r3, #28
 8016522:	d501      	bpl.n	8016528 <__swbuf_r+0x20>
 8016524:	6923      	ldr	r3, [r4, #16]
 8016526:	b943      	cbnz	r3, 801653a <__swbuf_r+0x32>
 8016528:	4621      	mov	r1, r4
 801652a:	4628      	mov	r0, r5
 801652c:	f000 f82a 	bl	8016584 <__swsetup_r>
 8016530:	b118      	cbz	r0, 801653a <__swbuf_r+0x32>
 8016532:	f04f 37ff 	mov.w	r7, #4294967295
 8016536:	4638      	mov	r0, r7
 8016538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801653a:	6823      	ldr	r3, [r4, #0]
 801653c:	6922      	ldr	r2, [r4, #16]
 801653e:	1a98      	subs	r0, r3, r2
 8016540:	6963      	ldr	r3, [r4, #20]
 8016542:	b2f6      	uxtb	r6, r6
 8016544:	4283      	cmp	r3, r0
 8016546:	4637      	mov	r7, r6
 8016548:	dc05      	bgt.n	8016556 <__swbuf_r+0x4e>
 801654a:	4621      	mov	r1, r4
 801654c:	4628      	mov	r0, r5
 801654e:	f001 fa79 	bl	8017a44 <_fflush_r>
 8016552:	2800      	cmp	r0, #0
 8016554:	d1ed      	bne.n	8016532 <__swbuf_r+0x2a>
 8016556:	68a3      	ldr	r3, [r4, #8]
 8016558:	3b01      	subs	r3, #1
 801655a:	60a3      	str	r3, [r4, #8]
 801655c:	6823      	ldr	r3, [r4, #0]
 801655e:	1c5a      	adds	r2, r3, #1
 8016560:	6022      	str	r2, [r4, #0]
 8016562:	701e      	strb	r6, [r3, #0]
 8016564:	6962      	ldr	r2, [r4, #20]
 8016566:	1c43      	adds	r3, r0, #1
 8016568:	429a      	cmp	r2, r3
 801656a:	d004      	beq.n	8016576 <__swbuf_r+0x6e>
 801656c:	89a3      	ldrh	r3, [r4, #12]
 801656e:	07db      	lsls	r3, r3, #31
 8016570:	d5e1      	bpl.n	8016536 <__swbuf_r+0x2e>
 8016572:	2e0a      	cmp	r6, #10
 8016574:	d1df      	bne.n	8016536 <__swbuf_r+0x2e>
 8016576:	4621      	mov	r1, r4
 8016578:	4628      	mov	r0, r5
 801657a:	f001 fa63 	bl	8017a44 <_fflush_r>
 801657e:	2800      	cmp	r0, #0
 8016580:	d0d9      	beq.n	8016536 <__swbuf_r+0x2e>
 8016582:	e7d6      	b.n	8016532 <__swbuf_r+0x2a>

08016584 <__swsetup_r>:
 8016584:	b538      	push	{r3, r4, r5, lr}
 8016586:	4b29      	ldr	r3, [pc, #164]	@ (801662c <__swsetup_r+0xa8>)
 8016588:	4605      	mov	r5, r0
 801658a:	6818      	ldr	r0, [r3, #0]
 801658c:	460c      	mov	r4, r1
 801658e:	b118      	cbz	r0, 8016598 <__swsetup_r+0x14>
 8016590:	6a03      	ldr	r3, [r0, #32]
 8016592:	b90b      	cbnz	r3, 8016598 <__swsetup_r+0x14>
 8016594:	f7ff fec2 	bl	801631c <__sinit>
 8016598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801659c:	0719      	lsls	r1, r3, #28
 801659e:	d422      	bmi.n	80165e6 <__swsetup_r+0x62>
 80165a0:	06da      	lsls	r2, r3, #27
 80165a2:	d407      	bmi.n	80165b4 <__swsetup_r+0x30>
 80165a4:	2209      	movs	r2, #9
 80165a6:	602a      	str	r2, [r5, #0]
 80165a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80165ac:	81a3      	strh	r3, [r4, #12]
 80165ae:	f04f 30ff 	mov.w	r0, #4294967295
 80165b2:	e033      	b.n	801661c <__swsetup_r+0x98>
 80165b4:	0758      	lsls	r0, r3, #29
 80165b6:	d512      	bpl.n	80165de <__swsetup_r+0x5a>
 80165b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80165ba:	b141      	cbz	r1, 80165ce <__swsetup_r+0x4a>
 80165bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80165c0:	4299      	cmp	r1, r3
 80165c2:	d002      	beq.n	80165ca <__swsetup_r+0x46>
 80165c4:	4628      	mov	r0, r5
 80165c6:	f000 f975 	bl	80168b4 <_free_r>
 80165ca:	2300      	movs	r3, #0
 80165cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80165ce:	89a3      	ldrh	r3, [r4, #12]
 80165d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80165d4:	81a3      	strh	r3, [r4, #12]
 80165d6:	2300      	movs	r3, #0
 80165d8:	6063      	str	r3, [r4, #4]
 80165da:	6923      	ldr	r3, [r4, #16]
 80165dc:	6023      	str	r3, [r4, #0]
 80165de:	89a3      	ldrh	r3, [r4, #12]
 80165e0:	f043 0308 	orr.w	r3, r3, #8
 80165e4:	81a3      	strh	r3, [r4, #12]
 80165e6:	6923      	ldr	r3, [r4, #16]
 80165e8:	b94b      	cbnz	r3, 80165fe <__swsetup_r+0x7a>
 80165ea:	89a3      	ldrh	r3, [r4, #12]
 80165ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80165f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80165f4:	d003      	beq.n	80165fe <__swsetup_r+0x7a>
 80165f6:	4621      	mov	r1, r4
 80165f8:	4628      	mov	r0, r5
 80165fa:	f001 fa83 	bl	8017b04 <__smakebuf_r>
 80165fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016602:	f013 0201 	ands.w	r2, r3, #1
 8016606:	d00a      	beq.n	801661e <__swsetup_r+0x9a>
 8016608:	2200      	movs	r2, #0
 801660a:	60a2      	str	r2, [r4, #8]
 801660c:	6962      	ldr	r2, [r4, #20]
 801660e:	4252      	negs	r2, r2
 8016610:	61a2      	str	r2, [r4, #24]
 8016612:	6922      	ldr	r2, [r4, #16]
 8016614:	b942      	cbnz	r2, 8016628 <__swsetup_r+0xa4>
 8016616:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801661a:	d1c5      	bne.n	80165a8 <__swsetup_r+0x24>
 801661c:	bd38      	pop	{r3, r4, r5, pc}
 801661e:	0799      	lsls	r1, r3, #30
 8016620:	bf58      	it	pl
 8016622:	6962      	ldrpl	r2, [r4, #20]
 8016624:	60a2      	str	r2, [r4, #8]
 8016626:	e7f4      	b.n	8016612 <__swsetup_r+0x8e>
 8016628:	2000      	movs	r0, #0
 801662a:	e7f7      	b.n	801661c <__swsetup_r+0x98>
 801662c:	20000040 	.word	0x20000040

08016630 <memcmp>:
 8016630:	b510      	push	{r4, lr}
 8016632:	3901      	subs	r1, #1
 8016634:	4402      	add	r2, r0
 8016636:	4290      	cmp	r0, r2
 8016638:	d101      	bne.n	801663e <memcmp+0xe>
 801663a:	2000      	movs	r0, #0
 801663c:	e005      	b.n	801664a <memcmp+0x1a>
 801663e:	7803      	ldrb	r3, [r0, #0]
 8016640:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016644:	42a3      	cmp	r3, r4
 8016646:	d001      	beq.n	801664c <memcmp+0x1c>
 8016648:	1b18      	subs	r0, r3, r4
 801664a:	bd10      	pop	{r4, pc}
 801664c:	3001      	adds	r0, #1
 801664e:	e7f2      	b.n	8016636 <memcmp+0x6>

08016650 <memmove>:
 8016650:	4288      	cmp	r0, r1
 8016652:	b510      	push	{r4, lr}
 8016654:	eb01 0402 	add.w	r4, r1, r2
 8016658:	d902      	bls.n	8016660 <memmove+0x10>
 801665a:	4284      	cmp	r4, r0
 801665c:	4623      	mov	r3, r4
 801665e:	d807      	bhi.n	8016670 <memmove+0x20>
 8016660:	1e43      	subs	r3, r0, #1
 8016662:	42a1      	cmp	r1, r4
 8016664:	d008      	beq.n	8016678 <memmove+0x28>
 8016666:	f811 2b01 	ldrb.w	r2, [r1], #1
 801666a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801666e:	e7f8      	b.n	8016662 <memmove+0x12>
 8016670:	4402      	add	r2, r0
 8016672:	4601      	mov	r1, r0
 8016674:	428a      	cmp	r2, r1
 8016676:	d100      	bne.n	801667a <memmove+0x2a>
 8016678:	bd10      	pop	{r4, pc}
 801667a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801667e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016682:	e7f7      	b.n	8016674 <memmove+0x24>

08016684 <memset>:
 8016684:	4402      	add	r2, r0
 8016686:	4603      	mov	r3, r0
 8016688:	4293      	cmp	r3, r2
 801668a:	d100      	bne.n	801668e <memset+0xa>
 801668c:	4770      	bx	lr
 801668e:	f803 1b01 	strb.w	r1, [r3], #1
 8016692:	e7f9      	b.n	8016688 <memset+0x4>

08016694 <strncmp>:
 8016694:	b510      	push	{r4, lr}
 8016696:	b16a      	cbz	r2, 80166b4 <strncmp+0x20>
 8016698:	3901      	subs	r1, #1
 801669a:	1884      	adds	r4, r0, r2
 801669c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80166a0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80166a4:	429a      	cmp	r2, r3
 80166a6:	d103      	bne.n	80166b0 <strncmp+0x1c>
 80166a8:	42a0      	cmp	r0, r4
 80166aa:	d001      	beq.n	80166b0 <strncmp+0x1c>
 80166ac:	2a00      	cmp	r2, #0
 80166ae:	d1f5      	bne.n	801669c <strncmp+0x8>
 80166b0:	1ad0      	subs	r0, r2, r3
 80166b2:	bd10      	pop	{r4, pc}
 80166b4:	4610      	mov	r0, r2
 80166b6:	e7fc      	b.n	80166b2 <strncmp+0x1e>

080166b8 <_close_r>:
 80166b8:	b538      	push	{r3, r4, r5, lr}
 80166ba:	4d06      	ldr	r5, [pc, #24]	@ (80166d4 <_close_r+0x1c>)
 80166bc:	2300      	movs	r3, #0
 80166be:	4604      	mov	r4, r0
 80166c0:	4608      	mov	r0, r1
 80166c2:	602b      	str	r3, [r5, #0]
 80166c4:	f7eb fbaa 	bl	8001e1c <_close>
 80166c8:	1c43      	adds	r3, r0, #1
 80166ca:	d102      	bne.n	80166d2 <_close_r+0x1a>
 80166cc:	682b      	ldr	r3, [r5, #0]
 80166ce:	b103      	cbz	r3, 80166d2 <_close_r+0x1a>
 80166d0:	6023      	str	r3, [r4, #0]
 80166d2:	bd38      	pop	{r3, r4, r5, pc}
 80166d4:	20011d10 	.word	0x20011d10

080166d8 <_reclaim_reent>:
 80166d8:	4b2d      	ldr	r3, [pc, #180]	@ (8016790 <_reclaim_reent+0xb8>)
 80166da:	681b      	ldr	r3, [r3, #0]
 80166dc:	4283      	cmp	r3, r0
 80166de:	b570      	push	{r4, r5, r6, lr}
 80166e0:	4604      	mov	r4, r0
 80166e2:	d053      	beq.n	801678c <_reclaim_reent+0xb4>
 80166e4:	69c3      	ldr	r3, [r0, #28]
 80166e6:	b31b      	cbz	r3, 8016730 <_reclaim_reent+0x58>
 80166e8:	68db      	ldr	r3, [r3, #12]
 80166ea:	b163      	cbz	r3, 8016706 <_reclaim_reent+0x2e>
 80166ec:	2500      	movs	r5, #0
 80166ee:	69e3      	ldr	r3, [r4, #28]
 80166f0:	68db      	ldr	r3, [r3, #12]
 80166f2:	5959      	ldr	r1, [r3, r5]
 80166f4:	b9b1      	cbnz	r1, 8016724 <_reclaim_reent+0x4c>
 80166f6:	3504      	adds	r5, #4
 80166f8:	2d80      	cmp	r5, #128	@ 0x80
 80166fa:	d1f8      	bne.n	80166ee <_reclaim_reent+0x16>
 80166fc:	69e3      	ldr	r3, [r4, #28]
 80166fe:	4620      	mov	r0, r4
 8016700:	68d9      	ldr	r1, [r3, #12]
 8016702:	f000 f8d7 	bl	80168b4 <_free_r>
 8016706:	69e3      	ldr	r3, [r4, #28]
 8016708:	6819      	ldr	r1, [r3, #0]
 801670a:	b111      	cbz	r1, 8016712 <_reclaim_reent+0x3a>
 801670c:	4620      	mov	r0, r4
 801670e:	f000 f8d1 	bl	80168b4 <_free_r>
 8016712:	69e3      	ldr	r3, [r4, #28]
 8016714:	689d      	ldr	r5, [r3, #8]
 8016716:	b15d      	cbz	r5, 8016730 <_reclaim_reent+0x58>
 8016718:	4629      	mov	r1, r5
 801671a:	4620      	mov	r0, r4
 801671c:	682d      	ldr	r5, [r5, #0]
 801671e:	f000 f8c9 	bl	80168b4 <_free_r>
 8016722:	e7f8      	b.n	8016716 <_reclaim_reent+0x3e>
 8016724:	680e      	ldr	r6, [r1, #0]
 8016726:	4620      	mov	r0, r4
 8016728:	f000 f8c4 	bl	80168b4 <_free_r>
 801672c:	4631      	mov	r1, r6
 801672e:	e7e1      	b.n	80166f4 <_reclaim_reent+0x1c>
 8016730:	6961      	ldr	r1, [r4, #20]
 8016732:	b111      	cbz	r1, 801673a <_reclaim_reent+0x62>
 8016734:	4620      	mov	r0, r4
 8016736:	f000 f8bd 	bl	80168b4 <_free_r>
 801673a:	69e1      	ldr	r1, [r4, #28]
 801673c:	b111      	cbz	r1, 8016744 <_reclaim_reent+0x6c>
 801673e:	4620      	mov	r0, r4
 8016740:	f000 f8b8 	bl	80168b4 <_free_r>
 8016744:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016746:	b111      	cbz	r1, 801674e <_reclaim_reent+0x76>
 8016748:	4620      	mov	r0, r4
 801674a:	f000 f8b3 	bl	80168b4 <_free_r>
 801674e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016750:	b111      	cbz	r1, 8016758 <_reclaim_reent+0x80>
 8016752:	4620      	mov	r0, r4
 8016754:	f000 f8ae 	bl	80168b4 <_free_r>
 8016758:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801675a:	b111      	cbz	r1, 8016762 <_reclaim_reent+0x8a>
 801675c:	4620      	mov	r0, r4
 801675e:	f000 f8a9 	bl	80168b4 <_free_r>
 8016762:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016764:	b111      	cbz	r1, 801676c <_reclaim_reent+0x94>
 8016766:	4620      	mov	r0, r4
 8016768:	f000 f8a4 	bl	80168b4 <_free_r>
 801676c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801676e:	b111      	cbz	r1, 8016776 <_reclaim_reent+0x9e>
 8016770:	4620      	mov	r0, r4
 8016772:	f000 f89f 	bl	80168b4 <_free_r>
 8016776:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016778:	b111      	cbz	r1, 8016780 <_reclaim_reent+0xa8>
 801677a:	4620      	mov	r0, r4
 801677c:	f000 f89a 	bl	80168b4 <_free_r>
 8016780:	6a23      	ldr	r3, [r4, #32]
 8016782:	b11b      	cbz	r3, 801678c <_reclaim_reent+0xb4>
 8016784:	4620      	mov	r0, r4
 8016786:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801678a:	4718      	bx	r3
 801678c:	bd70      	pop	{r4, r5, r6, pc}
 801678e:	bf00      	nop
 8016790:	20000040 	.word	0x20000040

08016794 <_lseek_r>:
 8016794:	b538      	push	{r3, r4, r5, lr}
 8016796:	4d07      	ldr	r5, [pc, #28]	@ (80167b4 <_lseek_r+0x20>)
 8016798:	4604      	mov	r4, r0
 801679a:	4608      	mov	r0, r1
 801679c:	4611      	mov	r1, r2
 801679e:	2200      	movs	r2, #0
 80167a0:	602a      	str	r2, [r5, #0]
 80167a2:	461a      	mov	r2, r3
 80167a4:	f7eb fb61 	bl	8001e6a <_lseek>
 80167a8:	1c43      	adds	r3, r0, #1
 80167aa:	d102      	bne.n	80167b2 <_lseek_r+0x1e>
 80167ac:	682b      	ldr	r3, [r5, #0]
 80167ae:	b103      	cbz	r3, 80167b2 <_lseek_r+0x1e>
 80167b0:	6023      	str	r3, [r4, #0]
 80167b2:	bd38      	pop	{r3, r4, r5, pc}
 80167b4:	20011d10 	.word	0x20011d10

080167b8 <_read_r>:
 80167b8:	b538      	push	{r3, r4, r5, lr}
 80167ba:	4d07      	ldr	r5, [pc, #28]	@ (80167d8 <_read_r+0x20>)
 80167bc:	4604      	mov	r4, r0
 80167be:	4608      	mov	r0, r1
 80167c0:	4611      	mov	r1, r2
 80167c2:	2200      	movs	r2, #0
 80167c4:	602a      	str	r2, [r5, #0]
 80167c6:	461a      	mov	r2, r3
 80167c8:	f7eb faef 	bl	8001daa <_read>
 80167cc:	1c43      	adds	r3, r0, #1
 80167ce:	d102      	bne.n	80167d6 <_read_r+0x1e>
 80167d0:	682b      	ldr	r3, [r5, #0]
 80167d2:	b103      	cbz	r3, 80167d6 <_read_r+0x1e>
 80167d4:	6023      	str	r3, [r4, #0]
 80167d6:	bd38      	pop	{r3, r4, r5, pc}
 80167d8:	20011d10 	.word	0x20011d10

080167dc <_write_r>:
 80167dc:	b538      	push	{r3, r4, r5, lr}
 80167de:	4d07      	ldr	r5, [pc, #28]	@ (80167fc <_write_r+0x20>)
 80167e0:	4604      	mov	r4, r0
 80167e2:	4608      	mov	r0, r1
 80167e4:	4611      	mov	r1, r2
 80167e6:	2200      	movs	r2, #0
 80167e8:	602a      	str	r2, [r5, #0]
 80167ea:	461a      	mov	r2, r3
 80167ec:	f7eb fafa 	bl	8001de4 <_write>
 80167f0:	1c43      	adds	r3, r0, #1
 80167f2:	d102      	bne.n	80167fa <_write_r+0x1e>
 80167f4:	682b      	ldr	r3, [r5, #0]
 80167f6:	b103      	cbz	r3, 80167fa <_write_r+0x1e>
 80167f8:	6023      	str	r3, [r4, #0]
 80167fa:	bd38      	pop	{r3, r4, r5, pc}
 80167fc:	20011d10 	.word	0x20011d10

08016800 <__errno>:
 8016800:	4b01      	ldr	r3, [pc, #4]	@ (8016808 <__errno+0x8>)
 8016802:	6818      	ldr	r0, [r3, #0]
 8016804:	4770      	bx	lr
 8016806:	bf00      	nop
 8016808:	20000040 	.word	0x20000040

0801680c <__libc_init_array>:
 801680c:	b570      	push	{r4, r5, r6, lr}
 801680e:	4d0d      	ldr	r5, [pc, #52]	@ (8016844 <__libc_init_array+0x38>)
 8016810:	4c0d      	ldr	r4, [pc, #52]	@ (8016848 <__libc_init_array+0x3c>)
 8016812:	1b64      	subs	r4, r4, r5
 8016814:	10a4      	asrs	r4, r4, #2
 8016816:	2600      	movs	r6, #0
 8016818:	42a6      	cmp	r6, r4
 801681a:	d109      	bne.n	8016830 <__libc_init_array+0x24>
 801681c:	4d0b      	ldr	r5, [pc, #44]	@ (801684c <__libc_init_array+0x40>)
 801681e:	4c0c      	ldr	r4, [pc, #48]	@ (8016850 <__libc_init_array+0x44>)
 8016820:	f001 fb44 	bl	8017eac <_init>
 8016824:	1b64      	subs	r4, r4, r5
 8016826:	10a4      	asrs	r4, r4, #2
 8016828:	2600      	movs	r6, #0
 801682a:	42a6      	cmp	r6, r4
 801682c:	d105      	bne.n	801683a <__libc_init_array+0x2e>
 801682e:	bd70      	pop	{r4, r5, r6, pc}
 8016830:	f855 3b04 	ldr.w	r3, [r5], #4
 8016834:	4798      	blx	r3
 8016836:	3601      	adds	r6, #1
 8016838:	e7ee      	b.n	8016818 <__libc_init_array+0xc>
 801683a:	f855 3b04 	ldr.w	r3, [r5], #4
 801683e:	4798      	blx	r3
 8016840:	3601      	adds	r6, #1
 8016842:	e7f2      	b.n	801682a <__libc_init_array+0x1e>
 8016844:	0801b6c4 	.word	0x0801b6c4
 8016848:	0801b6c4 	.word	0x0801b6c4
 801684c:	0801b6c4 	.word	0x0801b6c4
 8016850:	0801b6c8 	.word	0x0801b6c8

08016854 <__retarget_lock_init_recursive>:
 8016854:	4770      	bx	lr

08016856 <__retarget_lock_acquire_recursive>:
 8016856:	4770      	bx	lr

08016858 <__retarget_lock_release_recursive>:
 8016858:	4770      	bx	lr

0801685a <memcpy>:
 801685a:	440a      	add	r2, r1
 801685c:	4291      	cmp	r1, r2
 801685e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016862:	d100      	bne.n	8016866 <memcpy+0xc>
 8016864:	4770      	bx	lr
 8016866:	b510      	push	{r4, lr}
 8016868:	f811 4b01 	ldrb.w	r4, [r1], #1
 801686c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016870:	4291      	cmp	r1, r2
 8016872:	d1f9      	bne.n	8016868 <memcpy+0xe>
 8016874:	bd10      	pop	{r4, pc}
	...

08016878 <__assert_func>:
 8016878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801687a:	4614      	mov	r4, r2
 801687c:	461a      	mov	r2, r3
 801687e:	4b09      	ldr	r3, [pc, #36]	@ (80168a4 <__assert_func+0x2c>)
 8016880:	681b      	ldr	r3, [r3, #0]
 8016882:	4605      	mov	r5, r0
 8016884:	68d8      	ldr	r0, [r3, #12]
 8016886:	b14c      	cbz	r4, 801689c <__assert_func+0x24>
 8016888:	4b07      	ldr	r3, [pc, #28]	@ (80168a8 <__assert_func+0x30>)
 801688a:	9100      	str	r1, [sp, #0]
 801688c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016890:	4906      	ldr	r1, [pc, #24]	@ (80168ac <__assert_func+0x34>)
 8016892:	462b      	mov	r3, r5
 8016894:	f001 f8fe 	bl	8017a94 <fiprintf>
 8016898:	f001 fa16 	bl	8017cc8 <abort>
 801689c:	4b04      	ldr	r3, [pc, #16]	@ (80168b0 <__assert_func+0x38>)
 801689e:	461c      	mov	r4, r3
 80168a0:	e7f3      	b.n	801688a <__assert_func+0x12>
 80168a2:	bf00      	nop
 80168a4:	20000040 	.word	0x20000040
 80168a8:	0801b52f 	.word	0x0801b52f
 80168ac:	0801b53c 	.word	0x0801b53c
 80168b0:	0801b56a 	.word	0x0801b56a

080168b4 <_free_r>:
 80168b4:	b538      	push	{r3, r4, r5, lr}
 80168b6:	4605      	mov	r5, r0
 80168b8:	2900      	cmp	r1, #0
 80168ba:	d041      	beq.n	8016940 <_free_r+0x8c>
 80168bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80168c0:	1f0c      	subs	r4, r1, #4
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	bfb8      	it	lt
 80168c6:	18e4      	addlt	r4, r4, r3
 80168c8:	f000 f8e8 	bl	8016a9c <__malloc_lock>
 80168cc:	4a1d      	ldr	r2, [pc, #116]	@ (8016944 <_free_r+0x90>)
 80168ce:	6813      	ldr	r3, [r2, #0]
 80168d0:	b933      	cbnz	r3, 80168e0 <_free_r+0x2c>
 80168d2:	6063      	str	r3, [r4, #4]
 80168d4:	6014      	str	r4, [r2, #0]
 80168d6:	4628      	mov	r0, r5
 80168d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168dc:	f000 b8e4 	b.w	8016aa8 <__malloc_unlock>
 80168e0:	42a3      	cmp	r3, r4
 80168e2:	d908      	bls.n	80168f6 <_free_r+0x42>
 80168e4:	6820      	ldr	r0, [r4, #0]
 80168e6:	1821      	adds	r1, r4, r0
 80168e8:	428b      	cmp	r3, r1
 80168ea:	bf01      	itttt	eq
 80168ec:	6819      	ldreq	r1, [r3, #0]
 80168ee:	685b      	ldreq	r3, [r3, #4]
 80168f0:	1809      	addeq	r1, r1, r0
 80168f2:	6021      	streq	r1, [r4, #0]
 80168f4:	e7ed      	b.n	80168d2 <_free_r+0x1e>
 80168f6:	461a      	mov	r2, r3
 80168f8:	685b      	ldr	r3, [r3, #4]
 80168fa:	b10b      	cbz	r3, 8016900 <_free_r+0x4c>
 80168fc:	42a3      	cmp	r3, r4
 80168fe:	d9fa      	bls.n	80168f6 <_free_r+0x42>
 8016900:	6811      	ldr	r1, [r2, #0]
 8016902:	1850      	adds	r0, r2, r1
 8016904:	42a0      	cmp	r0, r4
 8016906:	d10b      	bne.n	8016920 <_free_r+0x6c>
 8016908:	6820      	ldr	r0, [r4, #0]
 801690a:	4401      	add	r1, r0
 801690c:	1850      	adds	r0, r2, r1
 801690e:	4283      	cmp	r3, r0
 8016910:	6011      	str	r1, [r2, #0]
 8016912:	d1e0      	bne.n	80168d6 <_free_r+0x22>
 8016914:	6818      	ldr	r0, [r3, #0]
 8016916:	685b      	ldr	r3, [r3, #4]
 8016918:	6053      	str	r3, [r2, #4]
 801691a:	4408      	add	r0, r1
 801691c:	6010      	str	r0, [r2, #0]
 801691e:	e7da      	b.n	80168d6 <_free_r+0x22>
 8016920:	d902      	bls.n	8016928 <_free_r+0x74>
 8016922:	230c      	movs	r3, #12
 8016924:	602b      	str	r3, [r5, #0]
 8016926:	e7d6      	b.n	80168d6 <_free_r+0x22>
 8016928:	6820      	ldr	r0, [r4, #0]
 801692a:	1821      	adds	r1, r4, r0
 801692c:	428b      	cmp	r3, r1
 801692e:	bf04      	itt	eq
 8016930:	6819      	ldreq	r1, [r3, #0]
 8016932:	685b      	ldreq	r3, [r3, #4]
 8016934:	6063      	str	r3, [r4, #4]
 8016936:	bf04      	itt	eq
 8016938:	1809      	addeq	r1, r1, r0
 801693a:	6021      	streq	r1, [r4, #0]
 801693c:	6054      	str	r4, [r2, #4]
 801693e:	e7ca      	b.n	80168d6 <_free_r+0x22>
 8016940:	bd38      	pop	{r3, r4, r5, pc}
 8016942:	bf00      	nop
 8016944:	20011d1c 	.word	0x20011d1c

08016948 <malloc>:
 8016948:	4b02      	ldr	r3, [pc, #8]	@ (8016954 <malloc+0xc>)
 801694a:	4601      	mov	r1, r0
 801694c:	6818      	ldr	r0, [r3, #0]
 801694e:	f000 b825 	b.w	801699c <_malloc_r>
 8016952:	bf00      	nop
 8016954:	20000040 	.word	0x20000040

08016958 <sbrk_aligned>:
 8016958:	b570      	push	{r4, r5, r6, lr}
 801695a:	4e0f      	ldr	r6, [pc, #60]	@ (8016998 <sbrk_aligned+0x40>)
 801695c:	460c      	mov	r4, r1
 801695e:	6831      	ldr	r1, [r6, #0]
 8016960:	4605      	mov	r5, r0
 8016962:	b911      	cbnz	r1, 801696a <sbrk_aligned+0x12>
 8016964:	f001 f9a0 	bl	8017ca8 <_sbrk_r>
 8016968:	6030      	str	r0, [r6, #0]
 801696a:	4621      	mov	r1, r4
 801696c:	4628      	mov	r0, r5
 801696e:	f001 f99b 	bl	8017ca8 <_sbrk_r>
 8016972:	1c43      	adds	r3, r0, #1
 8016974:	d103      	bne.n	801697e <sbrk_aligned+0x26>
 8016976:	f04f 34ff 	mov.w	r4, #4294967295
 801697a:	4620      	mov	r0, r4
 801697c:	bd70      	pop	{r4, r5, r6, pc}
 801697e:	1cc4      	adds	r4, r0, #3
 8016980:	f024 0403 	bic.w	r4, r4, #3
 8016984:	42a0      	cmp	r0, r4
 8016986:	d0f8      	beq.n	801697a <sbrk_aligned+0x22>
 8016988:	1a21      	subs	r1, r4, r0
 801698a:	4628      	mov	r0, r5
 801698c:	f001 f98c 	bl	8017ca8 <_sbrk_r>
 8016990:	3001      	adds	r0, #1
 8016992:	d1f2      	bne.n	801697a <sbrk_aligned+0x22>
 8016994:	e7ef      	b.n	8016976 <sbrk_aligned+0x1e>
 8016996:	bf00      	nop
 8016998:	20011d18 	.word	0x20011d18

0801699c <_malloc_r>:
 801699c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169a0:	1ccd      	adds	r5, r1, #3
 80169a2:	f025 0503 	bic.w	r5, r5, #3
 80169a6:	3508      	adds	r5, #8
 80169a8:	2d0c      	cmp	r5, #12
 80169aa:	bf38      	it	cc
 80169ac:	250c      	movcc	r5, #12
 80169ae:	2d00      	cmp	r5, #0
 80169b0:	4606      	mov	r6, r0
 80169b2:	db01      	blt.n	80169b8 <_malloc_r+0x1c>
 80169b4:	42a9      	cmp	r1, r5
 80169b6:	d904      	bls.n	80169c2 <_malloc_r+0x26>
 80169b8:	230c      	movs	r3, #12
 80169ba:	6033      	str	r3, [r6, #0]
 80169bc:	2000      	movs	r0, #0
 80169be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80169c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016a98 <_malloc_r+0xfc>
 80169c6:	f000 f869 	bl	8016a9c <__malloc_lock>
 80169ca:	f8d8 3000 	ldr.w	r3, [r8]
 80169ce:	461c      	mov	r4, r3
 80169d0:	bb44      	cbnz	r4, 8016a24 <_malloc_r+0x88>
 80169d2:	4629      	mov	r1, r5
 80169d4:	4630      	mov	r0, r6
 80169d6:	f7ff ffbf 	bl	8016958 <sbrk_aligned>
 80169da:	1c43      	adds	r3, r0, #1
 80169dc:	4604      	mov	r4, r0
 80169de:	d158      	bne.n	8016a92 <_malloc_r+0xf6>
 80169e0:	f8d8 4000 	ldr.w	r4, [r8]
 80169e4:	4627      	mov	r7, r4
 80169e6:	2f00      	cmp	r7, #0
 80169e8:	d143      	bne.n	8016a72 <_malloc_r+0xd6>
 80169ea:	2c00      	cmp	r4, #0
 80169ec:	d04b      	beq.n	8016a86 <_malloc_r+0xea>
 80169ee:	6823      	ldr	r3, [r4, #0]
 80169f0:	4639      	mov	r1, r7
 80169f2:	4630      	mov	r0, r6
 80169f4:	eb04 0903 	add.w	r9, r4, r3
 80169f8:	f001 f956 	bl	8017ca8 <_sbrk_r>
 80169fc:	4581      	cmp	r9, r0
 80169fe:	d142      	bne.n	8016a86 <_malloc_r+0xea>
 8016a00:	6821      	ldr	r1, [r4, #0]
 8016a02:	1a6d      	subs	r5, r5, r1
 8016a04:	4629      	mov	r1, r5
 8016a06:	4630      	mov	r0, r6
 8016a08:	f7ff ffa6 	bl	8016958 <sbrk_aligned>
 8016a0c:	3001      	adds	r0, #1
 8016a0e:	d03a      	beq.n	8016a86 <_malloc_r+0xea>
 8016a10:	6823      	ldr	r3, [r4, #0]
 8016a12:	442b      	add	r3, r5
 8016a14:	6023      	str	r3, [r4, #0]
 8016a16:	f8d8 3000 	ldr.w	r3, [r8]
 8016a1a:	685a      	ldr	r2, [r3, #4]
 8016a1c:	bb62      	cbnz	r2, 8016a78 <_malloc_r+0xdc>
 8016a1e:	f8c8 7000 	str.w	r7, [r8]
 8016a22:	e00f      	b.n	8016a44 <_malloc_r+0xa8>
 8016a24:	6822      	ldr	r2, [r4, #0]
 8016a26:	1b52      	subs	r2, r2, r5
 8016a28:	d420      	bmi.n	8016a6c <_malloc_r+0xd0>
 8016a2a:	2a0b      	cmp	r2, #11
 8016a2c:	d917      	bls.n	8016a5e <_malloc_r+0xc2>
 8016a2e:	1961      	adds	r1, r4, r5
 8016a30:	42a3      	cmp	r3, r4
 8016a32:	6025      	str	r5, [r4, #0]
 8016a34:	bf18      	it	ne
 8016a36:	6059      	strne	r1, [r3, #4]
 8016a38:	6863      	ldr	r3, [r4, #4]
 8016a3a:	bf08      	it	eq
 8016a3c:	f8c8 1000 	streq.w	r1, [r8]
 8016a40:	5162      	str	r2, [r4, r5]
 8016a42:	604b      	str	r3, [r1, #4]
 8016a44:	4630      	mov	r0, r6
 8016a46:	f000 f82f 	bl	8016aa8 <__malloc_unlock>
 8016a4a:	f104 000b 	add.w	r0, r4, #11
 8016a4e:	1d23      	adds	r3, r4, #4
 8016a50:	f020 0007 	bic.w	r0, r0, #7
 8016a54:	1ac2      	subs	r2, r0, r3
 8016a56:	bf1c      	itt	ne
 8016a58:	1a1b      	subne	r3, r3, r0
 8016a5a:	50a3      	strne	r3, [r4, r2]
 8016a5c:	e7af      	b.n	80169be <_malloc_r+0x22>
 8016a5e:	6862      	ldr	r2, [r4, #4]
 8016a60:	42a3      	cmp	r3, r4
 8016a62:	bf0c      	ite	eq
 8016a64:	f8c8 2000 	streq.w	r2, [r8]
 8016a68:	605a      	strne	r2, [r3, #4]
 8016a6a:	e7eb      	b.n	8016a44 <_malloc_r+0xa8>
 8016a6c:	4623      	mov	r3, r4
 8016a6e:	6864      	ldr	r4, [r4, #4]
 8016a70:	e7ae      	b.n	80169d0 <_malloc_r+0x34>
 8016a72:	463c      	mov	r4, r7
 8016a74:	687f      	ldr	r7, [r7, #4]
 8016a76:	e7b6      	b.n	80169e6 <_malloc_r+0x4a>
 8016a78:	461a      	mov	r2, r3
 8016a7a:	685b      	ldr	r3, [r3, #4]
 8016a7c:	42a3      	cmp	r3, r4
 8016a7e:	d1fb      	bne.n	8016a78 <_malloc_r+0xdc>
 8016a80:	2300      	movs	r3, #0
 8016a82:	6053      	str	r3, [r2, #4]
 8016a84:	e7de      	b.n	8016a44 <_malloc_r+0xa8>
 8016a86:	230c      	movs	r3, #12
 8016a88:	6033      	str	r3, [r6, #0]
 8016a8a:	4630      	mov	r0, r6
 8016a8c:	f000 f80c 	bl	8016aa8 <__malloc_unlock>
 8016a90:	e794      	b.n	80169bc <_malloc_r+0x20>
 8016a92:	6005      	str	r5, [r0, #0]
 8016a94:	e7d6      	b.n	8016a44 <_malloc_r+0xa8>
 8016a96:	bf00      	nop
 8016a98:	20011d1c 	.word	0x20011d1c

08016a9c <__malloc_lock>:
 8016a9c:	4801      	ldr	r0, [pc, #4]	@ (8016aa4 <__malloc_lock+0x8>)
 8016a9e:	f7ff beda 	b.w	8016856 <__retarget_lock_acquire_recursive>
 8016aa2:	bf00      	nop
 8016aa4:	20011d14 	.word	0x20011d14

08016aa8 <__malloc_unlock>:
 8016aa8:	4801      	ldr	r0, [pc, #4]	@ (8016ab0 <__malloc_unlock+0x8>)
 8016aaa:	f7ff bed5 	b.w	8016858 <__retarget_lock_release_recursive>
 8016aae:	bf00      	nop
 8016ab0:	20011d14 	.word	0x20011d14

08016ab4 <__ssputs_r>:
 8016ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ab8:	688e      	ldr	r6, [r1, #8]
 8016aba:	461f      	mov	r7, r3
 8016abc:	42be      	cmp	r6, r7
 8016abe:	680b      	ldr	r3, [r1, #0]
 8016ac0:	4682      	mov	sl, r0
 8016ac2:	460c      	mov	r4, r1
 8016ac4:	4690      	mov	r8, r2
 8016ac6:	d82d      	bhi.n	8016b24 <__ssputs_r+0x70>
 8016ac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016acc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016ad0:	d026      	beq.n	8016b20 <__ssputs_r+0x6c>
 8016ad2:	6965      	ldr	r5, [r4, #20]
 8016ad4:	6909      	ldr	r1, [r1, #16]
 8016ad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016ada:	eba3 0901 	sub.w	r9, r3, r1
 8016ade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016ae2:	1c7b      	adds	r3, r7, #1
 8016ae4:	444b      	add	r3, r9
 8016ae6:	106d      	asrs	r5, r5, #1
 8016ae8:	429d      	cmp	r5, r3
 8016aea:	bf38      	it	cc
 8016aec:	461d      	movcc	r5, r3
 8016aee:	0553      	lsls	r3, r2, #21
 8016af0:	d527      	bpl.n	8016b42 <__ssputs_r+0x8e>
 8016af2:	4629      	mov	r1, r5
 8016af4:	f7ff ff52 	bl	801699c <_malloc_r>
 8016af8:	4606      	mov	r6, r0
 8016afa:	b360      	cbz	r0, 8016b56 <__ssputs_r+0xa2>
 8016afc:	6921      	ldr	r1, [r4, #16]
 8016afe:	464a      	mov	r2, r9
 8016b00:	f7ff feab 	bl	801685a <memcpy>
 8016b04:	89a3      	ldrh	r3, [r4, #12]
 8016b06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016b0e:	81a3      	strh	r3, [r4, #12]
 8016b10:	6126      	str	r6, [r4, #16]
 8016b12:	6165      	str	r5, [r4, #20]
 8016b14:	444e      	add	r6, r9
 8016b16:	eba5 0509 	sub.w	r5, r5, r9
 8016b1a:	6026      	str	r6, [r4, #0]
 8016b1c:	60a5      	str	r5, [r4, #8]
 8016b1e:	463e      	mov	r6, r7
 8016b20:	42be      	cmp	r6, r7
 8016b22:	d900      	bls.n	8016b26 <__ssputs_r+0x72>
 8016b24:	463e      	mov	r6, r7
 8016b26:	6820      	ldr	r0, [r4, #0]
 8016b28:	4632      	mov	r2, r6
 8016b2a:	4641      	mov	r1, r8
 8016b2c:	f7ff fd90 	bl	8016650 <memmove>
 8016b30:	68a3      	ldr	r3, [r4, #8]
 8016b32:	1b9b      	subs	r3, r3, r6
 8016b34:	60a3      	str	r3, [r4, #8]
 8016b36:	6823      	ldr	r3, [r4, #0]
 8016b38:	4433      	add	r3, r6
 8016b3a:	6023      	str	r3, [r4, #0]
 8016b3c:	2000      	movs	r0, #0
 8016b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b42:	462a      	mov	r2, r5
 8016b44:	f001 f8c7 	bl	8017cd6 <_realloc_r>
 8016b48:	4606      	mov	r6, r0
 8016b4a:	2800      	cmp	r0, #0
 8016b4c:	d1e0      	bne.n	8016b10 <__ssputs_r+0x5c>
 8016b4e:	6921      	ldr	r1, [r4, #16]
 8016b50:	4650      	mov	r0, sl
 8016b52:	f7ff feaf 	bl	80168b4 <_free_r>
 8016b56:	230c      	movs	r3, #12
 8016b58:	f8ca 3000 	str.w	r3, [sl]
 8016b5c:	89a3      	ldrh	r3, [r4, #12]
 8016b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016b62:	81a3      	strh	r3, [r4, #12]
 8016b64:	f04f 30ff 	mov.w	r0, #4294967295
 8016b68:	e7e9      	b.n	8016b3e <__ssputs_r+0x8a>
	...

08016b6c <_svfiprintf_r>:
 8016b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b70:	4698      	mov	r8, r3
 8016b72:	898b      	ldrh	r3, [r1, #12]
 8016b74:	061b      	lsls	r3, r3, #24
 8016b76:	b09d      	sub	sp, #116	@ 0x74
 8016b78:	4607      	mov	r7, r0
 8016b7a:	460d      	mov	r5, r1
 8016b7c:	4614      	mov	r4, r2
 8016b7e:	d510      	bpl.n	8016ba2 <_svfiprintf_r+0x36>
 8016b80:	690b      	ldr	r3, [r1, #16]
 8016b82:	b973      	cbnz	r3, 8016ba2 <_svfiprintf_r+0x36>
 8016b84:	2140      	movs	r1, #64	@ 0x40
 8016b86:	f7ff ff09 	bl	801699c <_malloc_r>
 8016b8a:	6028      	str	r0, [r5, #0]
 8016b8c:	6128      	str	r0, [r5, #16]
 8016b8e:	b930      	cbnz	r0, 8016b9e <_svfiprintf_r+0x32>
 8016b90:	230c      	movs	r3, #12
 8016b92:	603b      	str	r3, [r7, #0]
 8016b94:	f04f 30ff 	mov.w	r0, #4294967295
 8016b98:	b01d      	add	sp, #116	@ 0x74
 8016b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b9e:	2340      	movs	r3, #64	@ 0x40
 8016ba0:	616b      	str	r3, [r5, #20]
 8016ba2:	2300      	movs	r3, #0
 8016ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ba6:	2320      	movs	r3, #32
 8016ba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8016bb0:	2330      	movs	r3, #48	@ 0x30
 8016bb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016d50 <_svfiprintf_r+0x1e4>
 8016bb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016bba:	f04f 0901 	mov.w	r9, #1
 8016bbe:	4623      	mov	r3, r4
 8016bc0:	469a      	mov	sl, r3
 8016bc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016bc6:	b10a      	cbz	r2, 8016bcc <_svfiprintf_r+0x60>
 8016bc8:	2a25      	cmp	r2, #37	@ 0x25
 8016bca:	d1f9      	bne.n	8016bc0 <_svfiprintf_r+0x54>
 8016bcc:	ebba 0b04 	subs.w	fp, sl, r4
 8016bd0:	d00b      	beq.n	8016bea <_svfiprintf_r+0x7e>
 8016bd2:	465b      	mov	r3, fp
 8016bd4:	4622      	mov	r2, r4
 8016bd6:	4629      	mov	r1, r5
 8016bd8:	4638      	mov	r0, r7
 8016bda:	f7ff ff6b 	bl	8016ab4 <__ssputs_r>
 8016bde:	3001      	adds	r0, #1
 8016be0:	f000 80a7 	beq.w	8016d32 <_svfiprintf_r+0x1c6>
 8016be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016be6:	445a      	add	r2, fp
 8016be8:	9209      	str	r2, [sp, #36]	@ 0x24
 8016bea:	f89a 3000 	ldrb.w	r3, [sl]
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	f000 809f 	beq.w	8016d32 <_svfiprintf_r+0x1c6>
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8016bfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016bfe:	f10a 0a01 	add.w	sl, sl, #1
 8016c02:	9304      	str	r3, [sp, #16]
 8016c04:	9307      	str	r3, [sp, #28]
 8016c06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016c0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8016c0c:	4654      	mov	r4, sl
 8016c0e:	2205      	movs	r2, #5
 8016c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c14:	484e      	ldr	r0, [pc, #312]	@ (8016d50 <_svfiprintf_r+0x1e4>)
 8016c16:	f7e9 fb1b 	bl	8000250 <memchr>
 8016c1a:	9a04      	ldr	r2, [sp, #16]
 8016c1c:	b9d8      	cbnz	r0, 8016c56 <_svfiprintf_r+0xea>
 8016c1e:	06d0      	lsls	r0, r2, #27
 8016c20:	bf44      	itt	mi
 8016c22:	2320      	movmi	r3, #32
 8016c24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016c28:	0711      	lsls	r1, r2, #28
 8016c2a:	bf44      	itt	mi
 8016c2c:	232b      	movmi	r3, #43	@ 0x2b
 8016c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016c32:	f89a 3000 	ldrb.w	r3, [sl]
 8016c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8016c38:	d015      	beq.n	8016c66 <_svfiprintf_r+0xfa>
 8016c3a:	9a07      	ldr	r2, [sp, #28]
 8016c3c:	4654      	mov	r4, sl
 8016c3e:	2000      	movs	r0, #0
 8016c40:	f04f 0c0a 	mov.w	ip, #10
 8016c44:	4621      	mov	r1, r4
 8016c46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c4a:	3b30      	subs	r3, #48	@ 0x30
 8016c4c:	2b09      	cmp	r3, #9
 8016c4e:	d94b      	bls.n	8016ce8 <_svfiprintf_r+0x17c>
 8016c50:	b1b0      	cbz	r0, 8016c80 <_svfiprintf_r+0x114>
 8016c52:	9207      	str	r2, [sp, #28]
 8016c54:	e014      	b.n	8016c80 <_svfiprintf_r+0x114>
 8016c56:	eba0 0308 	sub.w	r3, r0, r8
 8016c5a:	fa09 f303 	lsl.w	r3, r9, r3
 8016c5e:	4313      	orrs	r3, r2
 8016c60:	9304      	str	r3, [sp, #16]
 8016c62:	46a2      	mov	sl, r4
 8016c64:	e7d2      	b.n	8016c0c <_svfiprintf_r+0xa0>
 8016c66:	9b03      	ldr	r3, [sp, #12]
 8016c68:	1d19      	adds	r1, r3, #4
 8016c6a:	681b      	ldr	r3, [r3, #0]
 8016c6c:	9103      	str	r1, [sp, #12]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	bfbb      	ittet	lt
 8016c72:	425b      	neglt	r3, r3
 8016c74:	f042 0202 	orrlt.w	r2, r2, #2
 8016c78:	9307      	strge	r3, [sp, #28]
 8016c7a:	9307      	strlt	r3, [sp, #28]
 8016c7c:	bfb8      	it	lt
 8016c7e:	9204      	strlt	r2, [sp, #16]
 8016c80:	7823      	ldrb	r3, [r4, #0]
 8016c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8016c84:	d10a      	bne.n	8016c9c <_svfiprintf_r+0x130>
 8016c86:	7863      	ldrb	r3, [r4, #1]
 8016c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8016c8a:	d132      	bne.n	8016cf2 <_svfiprintf_r+0x186>
 8016c8c:	9b03      	ldr	r3, [sp, #12]
 8016c8e:	1d1a      	adds	r2, r3, #4
 8016c90:	681b      	ldr	r3, [r3, #0]
 8016c92:	9203      	str	r2, [sp, #12]
 8016c94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016c98:	3402      	adds	r4, #2
 8016c9a:	9305      	str	r3, [sp, #20]
 8016c9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016d60 <_svfiprintf_r+0x1f4>
 8016ca0:	7821      	ldrb	r1, [r4, #0]
 8016ca2:	2203      	movs	r2, #3
 8016ca4:	4650      	mov	r0, sl
 8016ca6:	f7e9 fad3 	bl	8000250 <memchr>
 8016caa:	b138      	cbz	r0, 8016cbc <_svfiprintf_r+0x150>
 8016cac:	9b04      	ldr	r3, [sp, #16]
 8016cae:	eba0 000a 	sub.w	r0, r0, sl
 8016cb2:	2240      	movs	r2, #64	@ 0x40
 8016cb4:	4082      	lsls	r2, r0
 8016cb6:	4313      	orrs	r3, r2
 8016cb8:	3401      	adds	r4, #1
 8016cba:	9304      	str	r3, [sp, #16]
 8016cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cc0:	4824      	ldr	r0, [pc, #144]	@ (8016d54 <_svfiprintf_r+0x1e8>)
 8016cc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016cc6:	2206      	movs	r2, #6
 8016cc8:	f7e9 fac2 	bl	8000250 <memchr>
 8016ccc:	2800      	cmp	r0, #0
 8016cce:	d036      	beq.n	8016d3e <_svfiprintf_r+0x1d2>
 8016cd0:	4b21      	ldr	r3, [pc, #132]	@ (8016d58 <_svfiprintf_r+0x1ec>)
 8016cd2:	bb1b      	cbnz	r3, 8016d1c <_svfiprintf_r+0x1b0>
 8016cd4:	9b03      	ldr	r3, [sp, #12]
 8016cd6:	3307      	adds	r3, #7
 8016cd8:	f023 0307 	bic.w	r3, r3, #7
 8016cdc:	3308      	adds	r3, #8
 8016cde:	9303      	str	r3, [sp, #12]
 8016ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ce2:	4433      	add	r3, r6
 8016ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ce6:	e76a      	b.n	8016bbe <_svfiprintf_r+0x52>
 8016ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8016cec:	460c      	mov	r4, r1
 8016cee:	2001      	movs	r0, #1
 8016cf0:	e7a8      	b.n	8016c44 <_svfiprintf_r+0xd8>
 8016cf2:	2300      	movs	r3, #0
 8016cf4:	3401      	adds	r4, #1
 8016cf6:	9305      	str	r3, [sp, #20]
 8016cf8:	4619      	mov	r1, r3
 8016cfa:	f04f 0c0a 	mov.w	ip, #10
 8016cfe:	4620      	mov	r0, r4
 8016d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d04:	3a30      	subs	r2, #48	@ 0x30
 8016d06:	2a09      	cmp	r2, #9
 8016d08:	d903      	bls.n	8016d12 <_svfiprintf_r+0x1a6>
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d0c6      	beq.n	8016c9c <_svfiprintf_r+0x130>
 8016d0e:	9105      	str	r1, [sp, #20]
 8016d10:	e7c4      	b.n	8016c9c <_svfiprintf_r+0x130>
 8016d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d16:	4604      	mov	r4, r0
 8016d18:	2301      	movs	r3, #1
 8016d1a:	e7f0      	b.n	8016cfe <_svfiprintf_r+0x192>
 8016d1c:	ab03      	add	r3, sp, #12
 8016d1e:	9300      	str	r3, [sp, #0]
 8016d20:	462a      	mov	r2, r5
 8016d22:	4b0e      	ldr	r3, [pc, #56]	@ (8016d5c <_svfiprintf_r+0x1f0>)
 8016d24:	a904      	add	r1, sp, #16
 8016d26:	4638      	mov	r0, r7
 8016d28:	f3af 8000 	nop.w
 8016d2c:	1c42      	adds	r2, r0, #1
 8016d2e:	4606      	mov	r6, r0
 8016d30:	d1d6      	bne.n	8016ce0 <_svfiprintf_r+0x174>
 8016d32:	89ab      	ldrh	r3, [r5, #12]
 8016d34:	065b      	lsls	r3, r3, #25
 8016d36:	f53f af2d 	bmi.w	8016b94 <_svfiprintf_r+0x28>
 8016d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016d3c:	e72c      	b.n	8016b98 <_svfiprintf_r+0x2c>
 8016d3e:	ab03      	add	r3, sp, #12
 8016d40:	9300      	str	r3, [sp, #0]
 8016d42:	462a      	mov	r2, r5
 8016d44:	4b05      	ldr	r3, [pc, #20]	@ (8016d5c <_svfiprintf_r+0x1f0>)
 8016d46:	a904      	add	r1, sp, #16
 8016d48:	4638      	mov	r0, r7
 8016d4a:	f000 fb8b 	bl	8017464 <_printf_i>
 8016d4e:	e7ed      	b.n	8016d2c <_svfiprintf_r+0x1c0>
 8016d50:	0801b56b 	.word	0x0801b56b
 8016d54:	0801b575 	.word	0x0801b575
 8016d58:	00000000 	.word	0x00000000
 8016d5c:	08016ab5 	.word	0x08016ab5
 8016d60:	0801b571 	.word	0x0801b571

08016d64 <_sungetc_r>:
 8016d64:	b538      	push	{r3, r4, r5, lr}
 8016d66:	1c4b      	adds	r3, r1, #1
 8016d68:	4614      	mov	r4, r2
 8016d6a:	d103      	bne.n	8016d74 <_sungetc_r+0x10>
 8016d6c:	f04f 35ff 	mov.w	r5, #4294967295
 8016d70:	4628      	mov	r0, r5
 8016d72:	bd38      	pop	{r3, r4, r5, pc}
 8016d74:	8993      	ldrh	r3, [r2, #12]
 8016d76:	f023 0320 	bic.w	r3, r3, #32
 8016d7a:	8193      	strh	r3, [r2, #12]
 8016d7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016d7e:	6852      	ldr	r2, [r2, #4]
 8016d80:	b2cd      	uxtb	r5, r1
 8016d82:	b18b      	cbz	r3, 8016da8 <_sungetc_r+0x44>
 8016d84:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8016d86:	4293      	cmp	r3, r2
 8016d88:	dd08      	ble.n	8016d9c <_sungetc_r+0x38>
 8016d8a:	6823      	ldr	r3, [r4, #0]
 8016d8c:	1e5a      	subs	r2, r3, #1
 8016d8e:	6022      	str	r2, [r4, #0]
 8016d90:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016d94:	6863      	ldr	r3, [r4, #4]
 8016d96:	3301      	adds	r3, #1
 8016d98:	6063      	str	r3, [r4, #4]
 8016d9a:	e7e9      	b.n	8016d70 <_sungetc_r+0xc>
 8016d9c:	4621      	mov	r1, r4
 8016d9e:	f000 ff26 	bl	8017bee <__submore>
 8016da2:	2800      	cmp	r0, #0
 8016da4:	d0f1      	beq.n	8016d8a <_sungetc_r+0x26>
 8016da6:	e7e1      	b.n	8016d6c <_sungetc_r+0x8>
 8016da8:	6921      	ldr	r1, [r4, #16]
 8016daa:	6823      	ldr	r3, [r4, #0]
 8016dac:	b151      	cbz	r1, 8016dc4 <_sungetc_r+0x60>
 8016dae:	4299      	cmp	r1, r3
 8016db0:	d208      	bcs.n	8016dc4 <_sungetc_r+0x60>
 8016db2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016db6:	42a9      	cmp	r1, r5
 8016db8:	d104      	bne.n	8016dc4 <_sungetc_r+0x60>
 8016dba:	3b01      	subs	r3, #1
 8016dbc:	3201      	adds	r2, #1
 8016dbe:	6023      	str	r3, [r4, #0]
 8016dc0:	6062      	str	r2, [r4, #4]
 8016dc2:	e7d5      	b.n	8016d70 <_sungetc_r+0xc>
 8016dc4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8016dc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016dcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8016dce:	2303      	movs	r3, #3
 8016dd0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016dd2:	4623      	mov	r3, r4
 8016dd4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016dd8:	6023      	str	r3, [r4, #0]
 8016dda:	2301      	movs	r3, #1
 8016ddc:	e7dc      	b.n	8016d98 <_sungetc_r+0x34>

08016dde <__ssrefill_r>:
 8016dde:	b510      	push	{r4, lr}
 8016de0:	460c      	mov	r4, r1
 8016de2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016de4:	b169      	cbz	r1, 8016e02 <__ssrefill_r+0x24>
 8016de6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016dea:	4299      	cmp	r1, r3
 8016dec:	d001      	beq.n	8016df2 <__ssrefill_r+0x14>
 8016dee:	f7ff fd61 	bl	80168b4 <_free_r>
 8016df2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016df4:	6063      	str	r3, [r4, #4]
 8016df6:	2000      	movs	r0, #0
 8016df8:	6360      	str	r0, [r4, #52]	@ 0x34
 8016dfa:	b113      	cbz	r3, 8016e02 <__ssrefill_r+0x24>
 8016dfc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016dfe:	6023      	str	r3, [r4, #0]
 8016e00:	bd10      	pop	{r4, pc}
 8016e02:	6923      	ldr	r3, [r4, #16]
 8016e04:	6023      	str	r3, [r4, #0]
 8016e06:	2300      	movs	r3, #0
 8016e08:	6063      	str	r3, [r4, #4]
 8016e0a:	89a3      	ldrh	r3, [r4, #12]
 8016e0c:	f043 0320 	orr.w	r3, r3, #32
 8016e10:	81a3      	strh	r3, [r4, #12]
 8016e12:	f04f 30ff 	mov.w	r0, #4294967295
 8016e16:	e7f3      	b.n	8016e00 <__ssrefill_r+0x22>

08016e18 <__ssvfiscanf_r>:
 8016e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e1c:	460c      	mov	r4, r1
 8016e1e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8016e22:	2100      	movs	r1, #0
 8016e24:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8016e28:	49a6      	ldr	r1, [pc, #664]	@ (80170c4 <__ssvfiscanf_r+0x2ac>)
 8016e2a:	91a0      	str	r1, [sp, #640]	@ 0x280
 8016e2c:	f10d 0804 	add.w	r8, sp, #4
 8016e30:	49a5      	ldr	r1, [pc, #660]	@ (80170c8 <__ssvfiscanf_r+0x2b0>)
 8016e32:	4fa6      	ldr	r7, [pc, #664]	@ (80170cc <__ssvfiscanf_r+0x2b4>)
 8016e34:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8016e38:	4606      	mov	r6, r0
 8016e3a:	91a1      	str	r1, [sp, #644]	@ 0x284
 8016e3c:	9300      	str	r3, [sp, #0]
 8016e3e:	f892 9000 	ldrb.w	r9, [r2]
 8016e42:	f1b9 0f00 	cmp.w	r9, #0
 8016e46:	f000 8158 	beq.w	80170fa <__ssvfiscanf_r+0x2e2>
 8016e4a:	f817 3009 	ldrb.w	r3, [r7, r9]
 8016e4e:	f013 0308 	ands.w	r3, r3, #8
 8016e52:	f102 0501 	add.w	r5, r2, #1
 8016e56:	d019      	beq.n	8016e8c <__ssvfiscanf_r+0x74>
 8016e58:	6863      	ldr	r3, [r4, #4]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	dd0f      	ble.n	8016e7e <__ssvfiscanf_r+0x66>
 8016e5e:	6823      	ldr	r3, [r4, #0]
 8016e60:	781a      	ldrb	r2, [r3, #0]
 8016e62:	5cba      	ldrb	r2, [r7, r2]
 8016e64:	0712      	lsls	r2, r2, #28
 8016e66:	d401      	bmi.n	8016e6c <__ssvfiscanf_r+0x54>
 8016e68:	462a      	mov	r2, r5
 8016e6a:	e7e8      	b.n	8016e3e <__ssvfiscanf_r+0x26>
 8016e6c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016e6e:	3201      	adds	r2, #1
 8016e70:	9245      	str	r2, [sp, #276]	@ 0x114
 8016e72:	6862      	ldr	r2, [r4, #4]
 8016e74:	3301      	adds	r3, #1
 8016e76:	3a01      	subs	r2, #1
 8016e78:	6062      	str	r2, [r4, #4]
 8016e7a:	6023      	str	r3, [r4, #0]
 8016e7c:	e7ec      	b.n	8016e58 <__ssvfiscanf_r+0x40>
 8016e7e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016e80:	4621      	mov	r1, r4
 8016e82:	4630      	mov	r0, r6
 8016e84:	4798      	blx	r3
 8016e86:	2800      	cmp	r0, #0
 8016e88:	d0e9      	beq.n	8016e5e <__ssvfiscanf_r+0x46>
 8016e8a:	e7ed      	b.n	8016e68 <__ssvfiscanf_r+0x50>
 8016e8c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8016e90:	f040 8085 	bne.w	8016f9e <__ssvfiscanf_r+0x186>
 8016e94:	9341      	str	r3, [sp, #260]	@ 0x104
 8016e96:	9343      	str	r3, [sp, #268]	@ 0x10c
 8016e98:	7853      	ldrb	r3, [r2, #1]
 8016e9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8016e9c:	bf02      	ittt	eq
 8016e9e:	2310      	moveq	r3, #16
 8016ea0:	1c95      	addeq	r5, r2, #2
 8016ea2:	9341      	streq	r3, [sp, #260]	@ 0x104
 8016ea4:	220a      	movs	r2, #10
 8016ea6:	46aa      	mov	sl, r5
 8016ea8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8016eac:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016eb0:	2b09      	cmp	r3, #9
 8016eb2:	d91e      	bls.n	8016ef2 <__ssvfiscanf_r+0xda>
 8016eb4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80170d0 <__ssvfiscanf_r+0x2b8>
 8016eb8:	2203      	movs	r2, #3
 8016eba:	4658      	mov	r0, fp
 8016ebc:	f7e9 f9c8 	bl	8000250 <memchr>
 8016ec0:	b138      	cbz	r0, 8016ed2 <__ssvfiscanf_r+0xba>
 8016ec2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016ec4:	eba0 000b 	sub.w	r0, r0, fp
 8016ec8:	2301      	movs	r3, #1
 8016eca:	4083      	lsls	r3, r0
 8016ecc:	4313      	orrs	r3, r2
 8016ece:	9341      	str	r3, [sp, #260]	@ 0x104
 8016ed0:	4655      	mov	r5, sl
 8016ed2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016ed6:	2b78      	cmp	r3, #120	@ 0x78
 8016ed8:	d806      	bhi.n	8016ee8 <__ssvfiscanf_r+0xd0>
 8016eda:	2b57      	cmp	r3, #87	@ 0x57
 8016edc:	d810      	bhi.n	8016f00 <__ssvfiscanf_r+0xe8>
 8016ede:	2b25      	cmp	r3, #37	@ 0x25
 8016ee0:	d05d      	beq.n	8016f9e <__ssvfiscanf_r+0x186>
 8016ee2:	d857      	bhi.n	8016f94 <__ssvfiscanf_r+0x17c>
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d075      	beq.n	8016fd4 <__ssvfiscanf_r+0x1bc>
 8016ee8:	2303      	movs	r3, #3
 8016eea:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016eec:	230a      	movs	r3, #10
 8016eee:	9342      	str	r3, [sp, #264]	@ 0x108
 8016ef0:	e088      	b.n	8017004 <__ssvfiscanf_r+0x1ec>
 8016ef2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8016ef4:	fb02 1103 	mla	r1, r2, r3, r1
 8016ef8:	3930      	subs	r1, #48	@ 0x30
 8016efa:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016efc:	4655      	mov	r5, sl
 8016efe:	e7d2      	b.n	8016ea6 <__ssvfiscanf_r+0x8e>
 8016f00:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8016f04:	2a20      	cmp	r2, #32
 8016f06:	d8ef      	bhi.n	8016ee8 <__ssvfiscanf_r+0xd0>
 8016f08:	a101      	add	r1, pc, #4	@ (adr r1, 8016f10 <__ssvfiscanf_r+0xf8>)
 8016f0a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016f0e:	bf00      	nop
 8016f10:	08016fe3 	.word	0x08016fe3
 8016f14:	08016ee9 	.word	0x08016ee9
 8016f18:	08016ee9 	.word	0x08016ee9
 8016f1c:	0801703d 	.word	0x0801703d
 8016f20:	08016ee9 	.word	0x08016ee9
 8016f24:	08016ee9 	.word	0x08016ee9
 8016f28:	08016ee9 	.word	0x08016ee9
 8016f2c:	08016ee9 	.word	0x08016ee9
 8016f30:	08016ee9 	.word	0x08016ee9
 8016f34:	08016ee9 	.word	0x08016ee9
 8016f38:	08016ee9 	.word	0x08016ee9
 8016f3c:	08017053 	.word	0x08017053
 8016f40:	08017039 	.word	0x08017039
 8016f44:	08016f9b 	.word	0x08016f9b
 8016f48:	08016f9b 	.word	0x08016f9b
 8016f4c:	08016f9b 	.word	0x08016f9b
 8016f50:	08016ee9 	.word	0x08016ee9
 8016f54:	08016ff5 	.word	0x08016ff5
 8016f58:	08016ee9 	.word	0x08016ee9
 8016f5c:	08016ee9 	.word	0x08016ee9
 8016f60:	08016ee9 	.word	0x08016ee9
 8016f64:	08016ee9 	.word	0x08016ee9
 8016f68:	08017063 	.word	0x08017063
 8016f6c:	08016ffd 	.word	0x08016ffd
 8016f70:	08016fdb 	.word	0x08016fdb
 8016f74:	08016ee9 	.word	0x08016ee9
 8016f78:	08016ee9 	.word	0x08016ee9
 8016f7c:	0801705f 	.word	0x0801705f
 8016f80:	08016ee9 	.word	0x08016ee9
 8016f84:	08017039 	.word	0x08017039
 8016f88:	08016ee9 	.word	0x08016ee9
 8016f8c:	08016ee9 	.word	0x08016ee9
 8016f90:	08016fe3 	.word	0x08016fe3
 8016f94:	3b45      	subs	r3, #69	@ 0x45
 8016f96:	2b02      	cmp	r3, #2
 8016f98:	d8a6      	bhi.n	8016ee8 <__ssvfiscanf_r+0xd0>
 8016f9a:	2305      	movs	r3, #5
 8016f9c:	e031      	b.n	8017002 <__ssvfiscanf_r+0x1ea>
 8016f9e:	6863      	ldr	r3, [r4, #4]
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	dd0d      	ble.n	8016fc0 <__ssvfiscanf_r+0x1a8>
 8016fa4:	6823      	ldr	r3, [r4, #0]
 8016fa6:	781a      	ldrb	r2, [r3, #0]
 8016fa8:	454a      	cmp	r2, r9
 8016faa:	f040 80a6 	bne.w	80170fa <__ssvfiscanf_r+0x2e2>
 8016fae:	3301      	adds	r3, #1
 8016fb0:	6862      	ldr	r2, [r4, #4]
 8016fb2:	6023      	str	r3, [r4, #0]
 8016fb4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8016fb6:	3a01      	subs	r2, #1
 8016fb8:	3301      	adds	r3, #1
 8016fba:	6062      	str	r2, [r4, #4]
 8016fbc:	9345      	str	r3, [sp, #276]	@ 0x114
 8016fbe:	e753      	b.n	8016e68 <__ssvfiscanf_r+0x50>
 8016fc0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016fc2:	4621      	mov	r1, r4
 8016fc4:	4630      	mov	r0, r6
 8016fc6:	4798      	blx	r3
 8016fc8:	2800      	cmp	r0, #0
 8016fca:	d0eb      	beq.n	8016fa4 <__ssvfiscanf_r+0x18c>
 8016fcc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016fce:	2800      	cmp	r0, #0
 8016fd0:	f040 808b 	bne.w	80170ea <__ssvfiscanf_r+0x2d2>
 8016fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8016fd8:	e08b      	b.n	80170f2 <__ssvfiscanf_r+0x2da>
 8016fda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016fdc:	f042 0220 	orr.w	r2, r2, #32
 8016fe0:	9241      	str	r2, [sp, #260]	@ 0x104
 8016fe2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016fe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016fe8:	9241      	str	r2, [sp, #260]	@ 0x104
 8016fea:	2210      	movs	r2, #16
 8016fec:	2b6e      	cmp	r3, #110	@ 0x6e
 8016fee:	9242      	str	r2, [sp, #264]	@ 0x108
 8016ff0:	d902      	bls.n	8016ff8 <__ssvfiscanf_r+0x1e0>
 8016ff2:	e005      	b.n	8017000 <__ssvfiscanf_r+0x1e8>
 8016ff4:	2300      	movs	r3, #0
 8016ff6:	9342      	str	r3, [sp, #264]	@ 0x108
 8016ff8:	2303      	movs	r3, #3
 8016ffa:	e002      	b.n	8017002 <__ssvfiscanf_r+0x1ea>
 8016ffc:	2308      	movs	r3, #8
 8016ffe:	9342      	str	r3, [sp, #264]	@ 0x108
 8017000:	2304      	movs	r3, #4
 8017002:	9347      	str	r3, [sp, #284]	@ 0x11c
 8017004:	6863      	ldr	r3, [r4, #4]
 8017006:	2b00      	cmp	r3, #0
 8017008:	dd39      	ble.n	801707e <__ssvfiscanf_r+0x266>
 801700a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801700c:	0659      	lsls	r1, r3, #25
 801700e:	d404      	bmi.n	801701a <__ssvfiscanf_r+0x202>
 8017010:	6823      	ldr	r3, [r4, #0]
 8017012:	781a      	ldrb	r2, [r3, #0]
 8017014:	5cba      	ldrb	r2, [r7, r2]
 8017016:	0712      	lsls	r2, r2, #28
 8017018:	d438      	bmi.n	801708c <__ssvfiscanf_r+0x274>
 801701a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801701c:	2b02      	cmp	r3, #2
 801701e:	dc47      	bgt.n	80170b0 <__ssvfiscanf_r+0x298>
 8017020:	466b      	mov	r3, sp
 8017022:	4622      	mov	r2, r4
 8017024:	a941      	add	r1, sp, #260	@ 0x104
 8017026:	4630      	mov	r0, r6
 8017028:	f000 fb3a 	bl	80176a0 <_scanf_chars>
 801702c:	2801      	cmp	r0, #1
 801702e:	d064      	beq.n	80170fa <__ssvfiscanf_r+0x2e2>
 8017030:	2802      	cmp	r0, #2
 8017032:	f47f af19 	bne.w	8016e68 <__ssvfiscanf_r+0x50>
 8017036:	e7c9      	b.n	8016fcc <__ssvfiscanf_r+0x1b4>
 8017038:	220a      	movs	r2, #10
 801703a:	e7d7      	b.n	8016fec <__ssvfiscanf_r+0x1d4>
 801703c:	4629      	mov	r1, r5
 801703e:	4640      	mov	r0, r8
 8017040:	f000 fd9c 	bl	8017b7c <__sccl>
 8017044:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8017046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801704a:	9341      	str	r3, [sp, #260]	@ 0x104
 801704c:	4605      	mov	r5, r0
 801704e:	2301      	movs	r3, #1
 8017050:	e7d7      	b.n	8017002 <__ssvfiscanf_r+0x1ea>
 8017052:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8017054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017058:	9341      	str	r3, [sp, #260]	@ 0x104
 801705a:	2300      	movs	r3, #0
 801705c:	e7d1      	b.n	8017002 <__ssvfiscanf_r+0x1ea>
 801705e:	2302      	movs	r3, #2
 8017060:	e7cf      	b.n	8017002 <__ssvfiscanf_r+0x1ea>
 8017062:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8017064:	06c3      	lsls	r3, r0, #27
 8017066:	f53f aeff 	bmi.w	8016e68 <__ssvfiscanf_r+0x50>
 801706a:	9b00      	ldr	r3, [sp, #0]
 801706c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801706e:	1d19      	adds	r1, r3, #4
 8017070:	9100      	str	r1, [sp, #0]
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	07c0      	lsls	r0, r0, #31
 8017076:	bf4c      	ite	mi
 8017078:	801a      	strhmi	r2, [r3, #0]
 801707a:	601a      	strpl	r2, [r3, #0]
 801707c:	e6f4      	b.n	8016e68 <__ssvfiscanf_r+0x50>
 801707e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017080:	4621      	mov	r1, r4
 8017082:	4630      	mov	r0, r6
 8017084:	4798      	blx	r3
 8017086:	2800      	cmp	r0, #0
 8017088:	d0bf      	beq.n	801700a <__ssvfiscanf_r+0x1f2>
 801708a:	e79f      	b.n	8016fcc <__ssvfiscanf_r+0x1b4>
 801708c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801708e:	3201      	adds	r2, #1
 8017090:	9245      	str	r2, [sp, #276]	@ 0x114
 8017092:	6862      	ldr	r2, [r4, #4]
 8017094:	3a01      	subs	r2, #1
 8017096:	2a00      	cmp	r2, #0
 8017098:	6062      	str	r2, [r4, #4]
 801709a:	dd02      	ble.n	80170a2 <__ssvfiscanf_r+0x28a>
 801709c:	3301      	adds	r3, #1
 801709e:	6023      	str	r3, [r4, #0]
 80170a0:	e7b6      	b.n	8017010 <__ssvfiscanf_r+0x1f8>
 80170a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80170a4:	4621      	mov	r1, r4
 80170a6:	4630      	mov	r0, r6
 80170a8:	4798      	blx	r3
 80170aa:	2800      	cmp	r0, #0
 80170ac:	d0b0      	beq.n	8017010 <__ssvfiscanf_r+0x1f8>
 80170ae:	e78d      	b.n	8016fcc <__ssvfiscanf_r+0x1b4>
 80170b0:	2b04      	cmp	r3, #4
 80170b2:	dc0f      	bgt.n	80170d4 <__ssvfiscanf_r+0x2bc>
 80170b4:	466b      	mov	r3, sp
 80170b6:	4622      	mov	r2, r4
 80170b8:	a941      	add	r1, sp, #260	@ 0x104
 80170ba:	4630      	mov	r0, r6
 80170bc:	f000 fb4a 	bl	8017754 <_scanf_i>
 80170c0:	e7b4      	b.n	801702c <__ssvfiscanf_r+0x214>
 80170c2:	bf00      	nop
 80170c4:	08016d65 	.word	0x08016d65
 80170c8:	08016ddf 	.word	0x08016ddf
 80170cc:	0801b5ba 	.word	0x0801b5ba
 80170d0:	0801b571 	.word	0x0801b571
 80170d4:	4b0a      	ldr	r3, [pc, #40]	@ (8017100 <__ssvfiscanf_r+0x2e8>)
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	f43f aec6 	beq.w	8016e68 <__ssvfiscanf_r+0x50>
 80170dc:	466b      	mov	r3, sp
 80170de:	4622      	mov	r2, r4
 80170e0:	a941      	add	r1, sp, #260	@ 0x104
 80170e2:	4630      	mov	r0, r6
 80170e4:	f3af 8000 	nop.w
 80170e8:	e7a0      	b.n	801702c <__ssvfiscanf_r+0x214>
 80170ea:	89a3      	ldrh	r3, [r4, #12]
 80170ec:	065b      	lsls	r3, r3, #25
 80170ee:	f53f af71 	bmi.w	8016fd4 <__ssvfiscanf_r+0x1bc>
 80170f2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80170f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170fa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80170fc:	e7f9      	b.n	80170f2 <__ssvfiscanf_r+0x2da>
 80170fe:	bf00      	nop
 8017100:	00000000 	.word	0x00000000

08017104 <__sfputc_r>:
 8017104:	6893      	ldr	r3, [r2, #8]
 8017106:	3b01      	subs	r3, #1
 8017108:	2b00      	cmp	r3, #0
 801710a:	b410      	push	{r4}
 801710c:	6093      	str	r3, [r2, #8]
 801710e:	da08      	bge.n	8017122 <__sfputc_r+0x1e>
 8017110:	6994      	ldr	r4, [r2, #24]
 8017112:	42a3      	cmp	r3, r4
 8017114:	db01      	blt.n	801711a <__sfputc_r+0x16>
 8017116:	290a      	cmp	r1, #10
 8017118:	d103      	bne.n	8017122 <__sfputc_r+0x1e>
 801711a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801711e:	f7ff b9f3 	b.w	8016508 <__swbuf_r>
 8017122:	6813      	ldr	r3, [r2, #0]
 8017124:	1c58      	adds	r0, r3, #1
 8017126:	6010      	str	r0, [r2, #0]
 8017128:	7019      	strb	r1, [r3, #0]
 801712a:	4608      	mov	r0, r1
 801712c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017130:	4770      	bx	lr

08017132 <__sfputs_r>:
 8017132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017134:	4606      	mov	r6, r0
 8017136:	460f      	mov	r7, r1
 8017138:	4614      	mov	r4, r2
 801713a:	18d5      	adds	r5, r2, r3
 801713c:	42ac      	cmp	r4, r5
 801713e:	d101      	bne.n	8017144 <__sfputs_r+0x12>
 8017140:	2000      	movs	r0, #0
 8017142:	e007      	b.n	8017154 <__sfputs_r+0x22>
 8017144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017148:	463a      	mov	r2, r7
 801714a:	4630      	mov	r0, r6
 801714c:	f7ff ffda 	bl	8017104 <__sfputc_r>
 8017150:	1c43      	adds	r3, r0, #1
 8017152:	d1f3      	bne.n	801713c <__sfputs_r+0xa>
 8017154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017158 <_vfiprintf_r>:
 8017158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801715c:	460d      	mov	r5, r1
 801715e:	b09d      	sub	sp, #116	@ 0x74
 8017160:	4614      	mov	r4, r2
 8017162:	4698      	mov	r8, r3
 8017164:	4606      	mov	r6, r0
 8017166:	b118      	cbz	r0, 8017170 <_vfiprintf_r+0x18>
 8017168:	6a03      	ldr	r3, [r0, #32]
 801716a:	b90b      	cbnz	r3, 8017170 <_vfiprintf_r+0x18>
 801716c:	f7ff f8d6 	bl	801631c <__sinit>
 8017170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017172:	07d9      	lsls	r1, r3, #31
 8017174:	d405      	bmi.n	8017182 <_vfiprintf_r+0x2a>
 8017176:	89ab      	ldrh	r3, [r5, #12]
 8017178:	059a      	lsls	r2, r3, #22
 801717a:	d402      	bmi.n	8017182 <_vfiprintf_r+0x2a>
 801717c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801717e:	f7ff fb6a 	bl	8016856 <__retarget_lock_acquire_recursive>
 8017182:	89ab      	ldrh	r3, [r5, #12]
 8017184:	071b      	lsls	r3, r3, #28
 8017186:	d501      	bpl.n	801718c <_vfiprintf_r+0x34>
 8017188:	692b      	ldr	r3, [r5, #16]
 801718a:	b99b      	cbnz	r3, 80171b4 <_vfiprintf_r+0x5c>
 801718c:	4629      	mov	r1, r5
 801718e:	4630      	mov	r0, r6
 8017190:	f7ff f9f8 	bl	8016584 <__swsetup_r>
 8017194:	b170      	cbz	r0, 80171b4 <_vfiprintf_r+0x5c>
 8017196:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017198:	07dc      	lsls	r4, r3, #31
 801719a:	d504      	bpl.n	80171a6 <_vfiprintf_r+0x4e>
 801719c:	f04f 30ff 	mov.w	r0, #4294967295
 80171a0:	b01d      	add	sp, #116	@ 0x74
 80171a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171a6:	89ab      	ldrh	r3, [r5, #12]
 80171a8:	0598      	lsls	r0, r3, #22
 80171aa:	d4f7      	bmi.n	801719c <_vfiprintf_r+0x44>
 80171ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80171ae:	f7ff fb53 	bl	8016858 <__retarget_lock_release_recursive>
 80171b2:	e7f3      	b.n	801719c <_vfiprintf_r+0x44>
 80171b4:	2300      	movs	r3, #0
 80171b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80171b8:	2320      	movs	r3, #32
 80171ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80171be:	f8cd 800c 	str.w	r8, [sp, #12]
 80171c2:	2330      	movs	r3, #48	@ 0x30
 80171c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017374 <_vfiprintf_r+0x21c>
 80171c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80171cc:	f04f 0901 	mov.w	r9, #1
 80171d0:	4623      	mov	r3, r4
 80171d2:	469a      	mov	sl, r3
 80171d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80171d8:	b10a      	cbz	r2, 80171de <_vfiprintf_r+0x86>
 80171da:	2a25      	cmp	r2, #37	@ 0x25
 80171dc:	d1f9      	bne.n	80171d2 <_vfiprintf_r+0x7a>
 80171de:	ebba 0b04 	subs.w	fp, sl, r4
 80171e2:	d00b      	beq.n	80171fc <_vfiprintf_r+0xa4>
 80171e4:	465b      	mov	r3, fp
 80171e6:	4622      	mov	r2, r4
 80171e8:	4629      	mov	r1, r5
 80171ea:	4630      	mov	r0, r6
 80171ec:	f7ff ffa1 	bl	8017132 <__sfputs_r>
 80171f0:	3001      	adds	r0, #1
 80171f2:	f000 80a7 	beq.w	8017344 <_vfiprintf_r+0x1ec>
 80171f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80171f8:	445a      	add	r2, fp
 80171fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80171fc:	f89a 3000 	ldrb.w	r3, [sl]
 8017200:	2b00      	cmp	r3, #0
 8017202:	f000 809f 	beq.w	8017344 <_vfiprintf_r+0x1ec>
 8017206:	2300      	movs	r3, #0
 8017208:	f04f 32ff 	mov.w	r2, #4294967295
 801720c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017210:	f10a 0a01 	add.w	sl, sl, #1
 8017214:	9304      	str	r3, [sp, #16]
 8017216:	9307      	str	r3, [sp, #28]
 8017218:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801721c:	931a      	str	r3, [sp, #104]	@ 0x68
 801721e:	4654      	mov	r4, sl
 8017220:	2205      	movs	r2, #5
 8017222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017226:	4853      	ldr	r0, [pc, #332]	@ (8017374 <_vfiprintf_r+0x21c>)
 8017228:	f7e9 f812 	bl	8000250 <memchr>
 801722c:	9a04      	ldr	r2, [sp, #16]
 801722e:	b9d8      	cbnz	r0, 8017268 <_vfiprintf_r+0x110>
 8017230:	06d1      	lsls	r1, r2, #27
 8017232:	bf44      	itt	mi
 8017234:	2320      	movmi	r3, #32
 8017236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801723a:	0713      	lsls	r3, r2, #28
 801723c:	bf44      	itt	mi
 801723e:	232b      	movmi	r3, #43	@ 0x2b
 8017240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017244:	f89a 3000 	ldrb.w	r3, [sl]
 8017248:	2b2a      	cmp	r3, #42	@ 0x2a
 801724a:	d015      	beq.n	8017278 <_vfiprintf_r+0x120>
 801724c:	9a07      	ldr	r2, [sp, #28]
 801724e:	4654      	mov	r4, sl
 8017250:	2000      	movs	r0, #0
 8017252:	f04f 0c0a 	mov.w	ip, #10
 8017256:	4621      	mov	r1, r4
 8017258:	f811 3b01 	ldrb.w	r3, [r1], #1
 801725c:	3b30      	subs	r3, #48	@ 0x30
 801725e:	2b09      	cmp	r3, #9
 8017260:	d94b      	bls.n	80172fa <_vfiprintf_r+0x1a2>
 8017262:	b1b0      	cbz	r0, 8017292 <_vfiprintf_r+0x13a>
 8017264:	9207      	str	r2, [sp, #28]
 8017266:	e014      	b.n	8017292 <_vfiprintf_r+0x13a>
 8017268:	eba0 0308 	sub.w	r3, r0, r8
 801726c:	fa09 f303 	lsl.w	r3, r9, r3
 8017270:	4313      	orrs	r3, r2
 8017272:	9304      	str	r3, [sp, #16]
 8017274:	46a2      	mov	sl, r4
 8017276:	e7d2      	b.n	801721e <_vfiprintf_r+0xc6>
 8017278:	9b03      	ldr	r3, [sp, #12]
 801727a:	1d19      	adds	r1, r3, #4
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	9103      	str	r1, [sp, #12]
 8017280:	2b00      	cmp	r3, #0
 8017282:	bfbb      	ittet	lt
 8017284:	425b      	neglt	r3, r3
 8017286:	f042 0202 	orrlt.w	r2, r2, #2
 801728a:	9307      	strge	r3, [sp, #28]
 801728c:	9307      	strlt	r3, [sp, #28]
 801728e:	bfb8      	it	lt
 8017290:	9204      	strlt	r2, [sp, #16]
 8017292:	7823      	ldrb	r3, [r4, #0]
 8017294:	2b2e      	cmp	r3, #46	@ 0x2e
 8017296:	d10a      	bne.n	80172ae <_vfiprintf_r+0x156>
 8017298:	7863      	ldrb	r3, [r4, #1]
 801729a:	2b2a      	cmp	r3, #42	@ 0x2a
 801729c:	d132      	bne.n	8017304 <_vfiprintf_r+0x1ac>
 801729e:	9b03      	ldr	r3, [sp, #12]
 80172a0:	1d1a      	adds	r2, r3, #4
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	9203      	str	r2, [sp, #12]
 80172a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80172aa:	3402      	adds	r4, #2
 80172ac:	9305      	str	r3, [sp, #20]
 80172ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017384 <_vfiprintf_r+0x22c>
 80172b2:	7821      	ldrb	r1, [r4, #0]
 80172b4:	2203      	movs	r2, #3
 80172b6:	4650      	mov	r0, sl
 80172b8:	f7e8 ffca 	bl	8000250 <memchr>
 80172bc:	b138      	cbz	r0, 80172ce <_vfiprintf_r+0x176>
 80172be:	9b04      	ldr	r3, [sp, #16]
 80172c0:	eba0 000a 	sub.w	r0, r0, sl
 80172c4:	2240      	movs	r2, #64	@ 0x40
 80172c6:	4082      	lsls	r2, r0
 80172c8:	4313      	orrs	r3, r2
 80172ca:	3401      	adds	r4, #1
 80172cc:	9304      	str	r3, [sp, #16]
 80172ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172d2:	4829      	ldr	r0, [pc, #164]	@ (8017378 <_vfiprintf_r+0x220>)
 80172d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80172d8:	2206      	movs	r2, #6
 80172da:	f7e8 ffb9 	bl	8000250 <memchr>
 80172de:	2800      	cmp	r0, #0
 80172e0:	d03f      	beq.n	8017362 <_vfiprintf_r+0x20a>
 80172e2:	4b26      	ldr	r3, [pc, #152]	@ (801737c <_vfiprintf_r+0x224>)
 80172e4:	bb1b      	cbnz	r3, 801732e <_vfiprintf_r+0x1d6>
 80172e6:	9b03      	ldr	r3, [sp, #12]
 80172e8:	3307      	adds	r3, #7
 80172ea:	f023 0307 	bic.w	r3, r3, #7
 80172ee:	3308      	adds	r3, #8
 80172f0:	9303      	str	r3, [sp, #12]
 80172f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172f4:	443b      	add	r3, r7
 80172f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80172f8:	e76a      	b.n	80171d0 <_vfiprintf_r+0x78>
 80172fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80172fe:	460c      	mov	r4, r1
 8017300:	2001      	movs	r0, #1
 8017302:	e7a8      	b.n	8017256 <_vfiprintf_r+0xfe>
 8017304:	2300      	movs	r3, #0
 8017306:	3401      	adds	r4, #1
 8017308:	9305      	str	r3, [sp, #20]
 801730a:	4619      	mov	r1, r3
 801730c:	f04f 0c0a 	mov.w	ip, #10
 8017310:	4620      	mov	r0, r4
 8017312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017316:	3a30      	subs	r2, #48	@ 0x30
 8017318:	2a09      	cmp	r2, #9
 801731a:	d903      	bls.n	8017324 <_vfiprintf_r+0x1cc>
 801731c:	2b00      	cmp	r3, #0
 801731e:	d0c6      	beq.n	80172ae <_vfiprintf_r+0x156>
 8017320:	9105      	str	r1, [sp, #20]
 8017322:	e7c4      	b.n	80172ae <_vfiprintf_r+0x156>
 8017324:	fb0c 2101 	mla	r1, ip, r1, r2
 8017328:	4604      	mov	r4, r0
 801732a:	2301      	movs	r3, #1
 801732c:	e7f0      	b.n	8017310 <_vfiprintf_r+0x1b8>
 801732e:	ab03      	add	r3, sp, #12
 8017330:	9300      	str	r3, [sp, #0]
 8017332:	462a      	mov	r2, r5
 8017334:	4b12      	ldr	r3, [pc, #72]	@ (8017380 <_vfiprintf_r+0x228>)
 8017336:	a904      	add	r1, sp, #16
 8017338:	4630      	mov	r0, r6
 801733a:	f3af 8000 	nop.w
 801733e:	4607      	mov	r7, r0
 8017340:	1c78      	adds	r0, r7, #1
 8017342:	d1d6      	bne.n	80172f2 <_vfiprintf_r+0x19a>
 8017344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017346:	07d9      	lsls	r1, r3, #31
 8017348:	d405      	bmi.n	8017356 <_vfiprintf_r+0x1fe>
 801734a:	89ab      	ldrh	r3, [r5, #12]
 801734c:	059a      	lsls	r2, r3, #22
 801734e:	d402      	bmi.n	8017356 <_vfiprintf_r+0x1fe>
 8017350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017352:	f7ff fa81 	bl	8016858 <__retarget_lock_release_recursive>
 8017356:	89ab      	ldrh	r3, [r5, #12]
 8017358:	065b      	lsls	r3, r3, #25
 801735a:	f53f af1f 	bmi.w	801719c <_vfiprintf_r+0x44>
 801735e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017360:	e71e      	b.n	80171a0 <_vfiprintf_r+0x48>
 8017362:	ab03      	add	r3, sp, #12
 8017364:	9300      	str	r3, [sp, #0]
 8017366:	462a      	mov	r2, r5
 8017368:	4b05      	ldr	r3, [pc, #20]	@ (8017380 <_vfiprintf_r+0x228>)
 801736a:	a904      	add	r1, sp, #16
 801736c:	4630      	mov	r0, r6
 801736e:	f000 f879 	bl	8017464 <_printf_i>
 8017372:	e7e4      	b.n	801733e <_vfiprintf_r+0x1e6>
 8017374:	0801b56b 	.word	0x0801b56b
 8017378:	0801b575 	.word	0x0801b575
 801737c:	00000000 	.word	0x00000000
 8017380:	08017133 	.word	0x08017133
 8017384:	0801b571 	.word	0x0801b571

08017388 <_printf_common>:
 8017388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801738c:	4616      	mov	r6, r2
 801738e:	4698      	mov	r8, r3
 8017390:	688a      	ldr	r2, [r1, #8]
 8017392:	690b      	ldr	r3, [r1, #16]
 8017394:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017398:	4293      	cmp	r3, r2
 801739a:	bfb8      	it	lt
 801739c:	4613      	movlt	r3, r2
 801739e:	6033      	str	r3, [r6, #0]
 80173a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80173a4:	4607      	mov	r7, r0
 80173a6:	460c      	mov	r4, r1
 80173a8:	b10a      	cbz	r2, 80173ae <_printf_common+0x26>
 80173aa:	3301      	adds	r3, #1
 80173ac:	6033      	str	r3, [r6, #0]
 80173ae:	6823      	ldr	r3, [r4, #0]
 80173b0:	0699      	lsls	r1, r3, #26
 80173b2:	bf42      	ittt	mi
 80173b4:	6833      	ldrmi	r3, [r6, #0]
 80173b6:	3302      	addmi	r3, #2
 80173b8:	6033      	strmi	r3, [r6, #0]
 80173ba:	6825      	ldr	r5, [r4, #0]
 80173bc:	f015 0506 	ands.w	r5, r5, #6
 80173c0:	d106      	bne.n	80173d0 <_printf_common+0x48>
 80173c2:	f104 0a19 	add.w	sl, r4, #25
 80173c6:	68e3      	ldr	r3, [r4, #12]
 80173c8:	6832      	ldr	r2, [r6, #0]
 80173ca:	1a9b      	subs	r3, r3, r2
 80173cc:	42ab      	cmp	r3, r5
 80173ce:	dc26      	bgt.n	801741e <_printf_common+0x96>
 80173d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80173d4:	6822      	ldr	r2, [r4, #0]
 80173d6:	3b00      	subs	r3, #0
 80173d8:	bf18      	it	ne
 80173da:	2301      	movne	r3, #1
 80173dc:	0692      	lsls	r2, r2, #26
 80173de:	d42b      	bmi.n	8017438 <_printf_common+0xb0>
 80173e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80173e4:	4641      	mov	r1, r8
 80173e6:	4638      	mov	r0, r7
 80173e8:	47c8      	blx	r9
 80173ea:	3001      	adds	r0, #1
 80173ec:	d01e      	beq.n	801742c <_printf_common+0xa4>
 80173ee:	6823      	ldr	r3, [r4, #0]
 80173f0:	6922      	ldr	r2, [r4, #16]
 80173f2:	f003 0306 	and.w	r3, r3, #6
 80173f6:	2b04      	cmp	r3, #4
 80173f8:	bf02      	ittt	eq
 80173fa:	68e5      	ldreq	r5, [r4, #12]
 80173fc:	6833      	ldreq	r3, [r6, #0]
 80173fe:	1aed      	subeq	r5, r5, r3
 8017400:	68a3      	ldr	r3, [r4, #8]
 8017402:	bf0c      	ite	eq
 8017404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017408:	2500      	movne	r5, #0
 801740a:	4293      	cmp	r3, r2
 801740c:	bfc4      	itt	gt
 801740e:	1a9b      	subgt	r3, r3, r2
 8017410:	18ed      	addgt	r5, r5, r3
 8017412:	2600      	movs	r6, #0
 8017414:	341a      	adds	r4, #26
 8017416:	42b5      	cmp	r5, r6
 8017418:	d11a      	bne.n	8017450 <_printf_common+0xc8>
 801741a:	2000      	movs	r0, #0
 801741c:	e008      	b.n	8017430 <_printf_common+0xa8>
 801741e:	2301      	movs	r3, #1
 8017420:	4652      	mov	r2, sl
 8017422:	4641      	mov	r1, r8
 8017424:	4638      	mov	r0, r7
 8017426:	47c8      	blx	r9
 8017428:	3001      	adds	r0, #1
 801742a:	d103      	bne.n	8017434 <_printf_common+0xac>
 801742c:	f04f 30ff 	mov.w	r0, #4294967295
 8017430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017434:	3501      	adds	r5, #1
 8017436:	e7c6      	b.n	80173c6 <_printf_common+0x3e>
 8017438:	18e1      	adds	r1, r4, r3
 801743a:	1c5a      	adds	r2, r3, #1
 801743c:	2030      	movs	r0, #48	@ 0x30
 801743e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017442:	4422      	add	r2, r4
 8017444:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017448:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801744c:	3302      	adds	r3, #2
 801744e:	e7c7      	b.n	80173e0 <_printf_common+0x58>
 8017450:	2301      	movs	r3, #1
 8017452:	4622      	mov	r2, r4
 8017454:	4641      	mov	r1, r8
 8017456:	4638      	mov	r0, r7
 8017458:	47c8      	blx	r9
 801745a:	3001      	adds	r0, #1
 801745c:	d0e6      	beq.n	801742c <_printf_common+0xa4>
 801745e:	3601      	adds	r6, #1
 8017460:	e7d9      	b.n	8017416 <_printf_common+0x8e>
	...

08017464 <_printf_i>:
 8017464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017468:	7e0f      	ldrb	r7, [r1, #24]
 801746a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801746c:	2f78      	cmp	r7, #120	@ 0x78
 801746e:	4691      	mov	r9, r2
 8017470:	4680      	mov	r8, r0
 8017472:	460c      	mov	r4, r1
 8017474:	469a      	mov	sl, r3
 8017476:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801747a:	d807      	bhi.n	801748c <_printf_i+0x28>
 801747c:	2f62      	cmp	r7, #98	@ 0x62
 801747e:	d80a      	bhi.n	8017496 <_printf_i+0x32>
 8017480:	2f00      	cmp	r7, #0
 8017482:	f000 80d1 	beq.w	8017628 <_printf_i+0x1c4>
 8017486:	2f58      	cmp	r7, #88	@ 0x58
 8017488:	f000 80b8 	beq.w	80175fc <_printf_i+0x198>
 801748c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017490:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017494:	e03a      	b.n	801750c <_printf_i+0xa8>
 8017496:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801749a:	2b15      	cmp	r3, #21
 801749c:	d8f6      	bhi.n	801748c <_printf_i+0x28>
 801749e:	a101      	add	r1, pc, #4	@ (adr r1, 80174a4 <_printf_i+0x40>)
 80174a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80174a4:	080174fd 	.word	0x080174fd
 80174a8:	08017511 	.word	0x08017511
 80174ac:	0801748d 	.word	0x0801748d
 80174b0:	0801748d 	.word	0x0801748d
 80174b4:	0801748d 	.word	0x0801748d
 80174b8:	0801748d 	.word	0x0801748d
 80174bc:	08017511 	.word	0x08017511
 80174c0:	0801748d 	.word	0x0801748d
 80174c4:	0801748d 	.word	0x0801748d
 80174c8:	0801748d 	.word	0x0801748d
 80174cc:	0801748d 	.word	0x0801748d
 80174d0:	0801760f 	.word	0x0801760f
 80174d4:	0801753b 	.word	0x0801753b
 80174d8:	080175c9 	.word	0x080175c9
 80174dc:	0801748d 	.word	0x0801748d
 80174e0:	0801748d 	.word	0x0801748d
 80174e4:	08017631 	.word	0x08017631
 80174e8:	0801748d 	.word	0x0801748d
 80174ec:	0801753b 	.word	0x0801753b
 80174f0:	0801748d 	.word	0x0801748d
 80174f4:	0801748d 	.word	0x0801748d
 80174f8:	080175d1 	.word	0x080175d1
 80174fc:	6833      	ldr	r3, [r6, #0]
 80174fe:	1d1a      	adds	r2, r3, #4
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	6032      	str	r2, [r6, #0]
 8017504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017508:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801750c:	2301      	movs	r3, #1
 801750e:	e09c      	b.n	801764a <_printf_i+0x1e6>
 8017510:	6833      	ldr	r3, [r6, #0]
 8017512:	6820      	ldr	r0, [r4, #0]
 8017514:	1d19      	adds	r1, r3, #4
 8017516:	6031      	str	r1, [r6, #0]
 8017518:	0606      	lsls	r6, r0, #24
 801751a:	d501      	bpl.n	8017520 <_printf_i+0xbc>
 801751c:	681d      	ldr	r5, [r3, #0]
 801751e:	e003      	b.n	8017528 <_printf_i+0xc4>
 8017520:	0645      	lsls	r5, r0, #25
 8017522:	d5fb      	bpl.n	801751c <_printf_i+0xb8>
 8017524:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017528:	2d00      	cmp	r5, #0
 801752a:	da03      	bge.n	8017534 <_printf_i+0xd0>
 801752c:	232d      	movs	r3, #45	@ 0x2d
 801752e:	426d      	negs	r5, r5
 8017530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017534:	4858      	ldr	r0, [pc, #352]	@ (8017698 <_printf_i+0x234>)
 8017536:	230a      	movs	r3, #10
 8017538:	e011      	b.n	801755e <_printf_i+0xfa>
 801753a:	6821      	ldr	r1, [r4, #0]
 801753c:	6833      	ldr	r3, [r6, #0]
 801753e:	0608      	lsls	r0, r1, #24
 8017540:	f853 5b04 	ldr.w	r5, [r3], #4
 8017544:	d402      	bmi.n	801754c <_printf_i+0xe8>
 8017546:	0649      	lsls	r1, r1, #25
 8017548:	bf48      	it	mi
 801754a:	b2ad      	uxthmi	r5, r5
 801754c:	2f6f      	cmp	r7, #111	@ 0x6f
 801754e:	4852      	ldr	r0, [pc, #328]	@ (8017698 <_printf_i+0x234>)
 8017550:	6033      	str	r3, [r6, #0]
 8017552:	bf14      	ite	ne
 8017554:	230a      	movne	r3, #10
 8017556:	2308      	moveq	r3, #8
 8017558:	2100      	movs	r1, #0
 801755a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801755e:	6866      	ldr	r6, [r4, #4]
 8017560:	60a6      	str	r6, [r4, #8]
 8017562:	2e00      	cmp	r6, #0
 8017564:	db05      	blt.n	8017572 <_printf_i+0x10e>
 8017566:	6821      	ldr	r1, [r4, #0]
 8017568:	432e      	orrs	r6, r5
 801756a:	f021 0104 	bic.w	r1, r1, #4
 801756e:	6021      	str	r1, [r4, #0]
 8017570:	d04b      	beq.n	801760a <_printf_i+0x1a6>
 8017572:	4616      	mov	r6, r2
 8017574:	fbb5 f1f3 	udiv	r1, r5, r3
 8017578:	fb03 5711 	mls	r7, r3, r1, r5
 801757c:	5dc7      	ldrb	r7, [r0, r7]
 801757e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017582:	462f      	mov	r7, r5
 8017584:	42bb      	cmp	r3, r7
 8017586:	460d      	mov	r5, r1
 8017588:	d9f4      	bls.n	8017574 <_printf_i+0x110>
 801758a:	2b08      	cmp	r3, #8
 801758c:	d10b      	bne.n	80175a6 <_printf_i+0x142>
 801758e:	6823      	ldr	r3, [r4, #0]
 8017590:	07df      	lsls	r7, r3, #31
 8017592:	d508      	bpl.n	80175a6 <_printf_i+0x142>
 8017594:	6923      	ldr	r3, [r4, #16]
 8017596:	6861      	ldr	r1, [r4, #4]
 8017598:	4299      	cmp	r1, r3
 801759a:	bfde      	ittt	le
 801759c:	2330      	movle	r3, #48	@ 0x30
 801759e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80175a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80175a6:	1b92      	subs	r2, r2, r6
 80175a8:	6122      	str	r2, [r4, #16]
 80175aa:	f8cd a000 	str.w	sl, [sp]
 80175ae:	464b      	mov	r3, r9
 80175b0:	aa03      	add	r2, sp, #12
 80175b2:	4621      	mov	r1, r4
 80175b4:	4640      	mov	r0, r8
 80175b6:	f7ff fee7 	bl	8017388 <_printf_common>
 80175ba:	3001      	adds	r0, #1
 80175bc:	d14a      	bne.n	8017654 <_printf_i+0x1f0>
 80175be:	f04f 30ff 	mov.w	r0, #4294967295
 80175c2:	b004      	add	sp, #16
 80175c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175c8:	6823      	ldr	r3, [r4, #0]
 80175ca:	f043 0320 	orr.w	r3, r3, #32
 80175ce:	6023      	str	r3, [r4, #0]
 80175d0:	4832      	ldr	r0, [pc, #200]	@ (801769c <_printf_i+0x238>)
 80175d2:	2778      	movs	r7, #120	@ 0x78
 80175d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80175d8:	6823      	ldr	r3, [r4, #0]
 80175da:	6831      	ldr	r1, [r6, #0]
 80175dc:	061f      	lsls	r7, r3, #24
 80175de:	f851 5b04 	ldr.w	r5, [r1], #4
 80175e2:	d402      	bmi.n	80175ea <_printf_i+0x186>
 80175e4:	065f      	lsls	r7, r3, #25
 80175e6:	bf48      	it	mi
 80175e8:	b2ad      	uxthmi	r5, r5
 80175ea:	6031      	str	r1, [r6, #0]
 80175ec:	07d9      	lsls	r1, r3, #31
 80175ee:	bf44      	itt	mi
 80175f0:	f043 0320 	orrmi.w	r3, r3, #32
 80175f4:	6023      	strmi	r3, [r4, #0]
 80175f6:	b11d      	cbz	r5, 8017600 <_printf_i+0x19c>
 80175f8:	2310      	movs	r3, #16
 80175fa:	e7ad      	b.n	8017558 <_printf_i+0xf4>
 80175fc:	4826      	ldr	r0, [pc, #152]	@ (8017698 <_printf_i+0x234>)
 80175fe:	e7e9      	b.n	80175d4 <_printf_i+0x170>
 8017600:	6823      	ldr	r3, [r4, #0]
 8017602:	f023 0320 	bic.w	r3, r3, #32
 8017606:	6023      	str	r3, [r4, #0]
 8017608:	e7f6      	b.n	80175f8 <_printf_i+0x194>
 801760a:	4616      	mov	r6, r2
 801760c:	e7bd      	b.n	801758a <_printf_i+0x126>
 801760e:	6833      	ldr	r3, [r6, #0]
 8017610:	6825      	ldr	r5, [r4, #0]
 8017612:	6961      	ldr	r1, [r4, #20]
 8017614:	1d18      	adds	r0, r3, #4
 8017616:	6030      	str	r0, [r6, #0]
 8017618:	062e      	lsls	r6, r5, #24
 801761a:	681b      	ldr	r3, [r3, #0]
 801761c:	d501      	bpl.n	8017622 <_printf_i+0x1be>
 801761e:	6019      	str	r1, [r3, #0]
 8017620:	e002      	b.n	8017628 <_printf_i+0x1c4>
 8017622:	0668      	lsls	r0, r5, #25
 8017624:	d5fb      	bpl.n	801761e <_printf_i+0x1ba>
 8017626:	8019      	strh	r1, [r3, #0]
 8017628:	2300      	movs	r3, #0
 801762a:	6123      	str	r3, [r4, #16]
 801762c:	4616      	mov	r6, r2
 801762e:	e7bc      	b.n	80175aa <_printf_i+0x146>
 8017630:	6833      	ldr	r3, [r6, #0]
 8017632:	1d1a      	adds	r2, r3, #4
 8017634:	6032      	str	r2, [r6, #0]
 8017636:	681e      	ldr	r6, [r3, #0]
 8017638:	6862      	ldr	r2, [r4, #4]
 801763a:	2100      	movs	r1, #0
 801763c:	4630      	mov	r0, r6
 801763e:	f7e8 fe07 	bl	8000250 <memchr>
 8017642:	b108      	cbz	r0, 8017648 <_printf_i+0x1e4>
 8017644:	1b80      	subs	r0, r0, r6
 8017646:	6060      	str	r0, [r4, #4]
 8017648:	6863      	ldr	r3, [r4, #4]
 801764a:	6123      	str	r3, [r4, #16]
 801764c:	2300      	movs	r3, #0
 801764e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017652:	e7aa      	b.n	80175aa <_printf_i+0x146>
 8017654:	6923      	ldr	r3, [r4, #16]
 8017656:	4632      	mov	r2, r6
 8017658:	4649      	mov	r1, r9
 801765a:	4640      	mov	r0, r8
 801765c:	47d0      	blx	sl
 801765e:	3001      	adds	r0, #1
 8017660:	d0ad      	beq.n	80175be <_printf_i+0x15a>
 8017662:	6823      	ldr	r3, [r4, #0]
 8017664:	079b      	lsls	r3, r3, #30
 8017666:	d413      	bmi.n	8017690 <_printf_i+0x22c>
 8017668:	68e0      	ldr	r0, [r4, #12]
 801766a:	9b03      	ldr	r3, [sp, #12]
 801766c:	4298      	cmp	r0, r3
 801766e:	bfb8      	it	lt
 8017670:	4618      	movlt	r0, r3
 8017672:	e7a6      	b.n	80175c2 <_printf_i+0x15e>
 8017674:	2301      	movs	r3, #1
 8017676:	4632      	mov	r2, r6
 8017678:	4649      	mov	r1, r9
 801767a:	4640      	mov	r0, r8
 801767c:	47d0      	blx	sl
 801767e:	3001      	adds	r0, #1
 8017680:	d09d      	beq.n	80175be <_printf_i+0x15a>
 8017682:	3501      	adds	r5, #1
 8017684:	68e3      	ldr	r3, [r4, #12]
 8017686:	9903      	ldr	r1, [sp, #12]
 8017688:	1a5b      	subs	r3, r3, r1
 801768a:	42ab      	cmp	r3, r5
 801768c:	dcf2      	bgt.n	8017674 <_printf_i+0x210>
 801768e:	e7eb      	b.n	8017668 <_printf_i+0x204>
 8017690:	2500      	movs	r5, #0
 8017692:	f104 0619 	add.w	r6, r4, #25
 8017696:	e7f5      	b.n	8017684 <_printf_i+0x220>
 8017698:	0801b57c 	.word	0x0801b57c
 801769c:	0801b58d 	.word	0x0801b58d

080176a0 <_scanf_chars>:
 80176a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80176a4:	4615      	mov	r5, r2
 80176a6:	688a      	ldr	r2, [r1, #8]
 80176a8:	4680      	mov	r8, r0
 80176aa:	460c      	mov	r4, r1
 80176ac:	b932      	cbnz	r2, 80176bc <_scanf_chars+0x1c>
 80176ae:	698a      	ldr	r2, [r1, #24]
 80176b0:	2a00      	cmp	r2, #0
 80176b2:	bf14      	ite	ne
 80176b4:	f04f 32ff 	movne.w	r2, #4294967295
 80176b8:	2201      	moveq	r2, #1
 80176ba:	608a      	str	r2, [r1, #8]
 80176bc:	6822      	ldr	r2, [r4, #0]
 80176be:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8017750 <_scanf_chars+0xb0>
 80176c2:	06d1      	lsls	r1, r2, #27
 80176c4:	bf5f      	itttt	pl
 80176c6:	681a      	ldrpl	r2, [r3, #0]
 80176c8:	1d11      	addpl	r1, r2, #4
 80176ca:	6019      	strpl	r1, [r3, #0]
 80176cc:	6816      	ldrpl	r6, [r2, #0]
 80176ce:	2700      	movs	r7, #0
 80176d0:	69a0      	ldr	r0, [r4, #24]
 80176d2:	b188      	cbz	r0, 80176f8 <_scanf_chars+0x58>
 80176d4:	2801      	cmp	r0, #1
 80176d6:	d107      	bne.n	80176e8 <_scanf_chars+0x48>
 80176d8:	682b      	ldr	r3, [r5, #0]
 80176da:	781a      	ldrb	r2, [r3, #0]
 80176dc:	6963      	ldr	r3, [r4, #20]
 80176de:	5c9b      	ldrb	r3, [r3, r2]
 80176e0:	b953      	cbnz	r3, 80176f8 <_scanf_chars+0x58>
 80176e2:	2f00      	cmp	r7, #0
 80176e4:	d031      	beq.n	801774a <_scanf_chars+0xaa>
 80176e6:	e022      	b.n	801772e <_scanf_chars+0x8e>
 80176e8:	2802      	cmp	r0, #2
 80176ea:	d120      	bne.n	801772e <_scanf_chars+0x8e>
 80176ec:	682b      	ldr	r3, [r5, #0]
 80176ee:	781b      	ldrb	r3, [r3, #0]
 80176f0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80176f4:	071b      	lsls	r3, r3, #28
 80176f6:	d41a      	bmi.n	801772e <_scanf_chars+0x8e>
 80176f8:	6823      	ldr	r3, [r4, #0]
 80176fa:	06da      	lsls	r2, r3, #27
 80176fc:	bf5e      	ittt	pl
 80176fe:	682b      	ldrpl	r3, [r5, #0]
 8017700:	781b      	ldrbpl	r3, [r3, #0]
 8017702:	f806 3b01 	strbpl.w	r3, [r6], #1
 8017706:	682a      	ldr	r2, [r5, #0]
 8017708:	686b      	ldr	r3, [r5, #4]
 801770a:	3201      	adds	r2, #1
 801770c:	602a      	str	r2, [r5, #0]
 801770e:	68a2      	ldr	r2, [r4, #8]
 8017710:	3b01      	subs	r3, #1
 8017712:	3a01      	subs	r2, #1
 8017714:	606b      	str	r3, [r5, #4]
 8017716:	3701      	adds	r7, #1
 8017718:	60a2      	str	r2, [r4, #8]
 801771a:	b142      	cbz	r2, 801772e <_scanf_chars+0x8e>
 801771c:	2b00      	cmp	r3, #0
 801771e:	dcd7      	bgt.n	80176d0 <_scanf_chars+0x30>
 8017720:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8017724:	4629      	mov	r1, r5
 8017726:	4640      	mov	r0, r8
 8017728:	4798      	blx	r3
 801772a:	2800      	cmp	r0, #0
 801772c:	d0d0      	beq.n	80176d0 <_scanf_chars+0x30>
 801772e:	6823      	ldr	r3, [r4, #0]
 8017730:	f013 0310 	ands.w	r3, r3, #16
 8017734:	d105      	bne.n	8017742 <_scanf_chars+0xa2>
 8017736:	68e2      	ldr	r2, [r4, #12]
 8017738:	3201      	adds	r2, #1
 801773a:	60e2      	str	r2, [r4, #12]
 801773c:	69a2      	ldr	r2, [r4, #24]
 801773e:	b102      	cbz	r2, 8017742 <_scanf_chars+0xa2>
 8017740:	7033      	strb	r3, [r6, #0]
 8017742:	6923      	ldr	r3, [r4, #16]
 8017744:	443b      	add	r3, r7
 8017746:	6123      	str	r3, [r4, #16]
 8017748:	2000      	movs	r0, #0
 801774a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801774e:	bf00      	nop
 8017750:	0801b5ba 	.word	0x0801b5ba

08017754 <_scanf_i>:
 8017754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017758:	4698      	mov	r8, r3
 801775a:	4b74      	ldr	r3, [pc, #464]	@ (801792c <_scanf_i+0x1d8>)
 801775c:	460c      	mov	r4, r1
 801775e:	4682      	mov	sl, r0
 8017760:	4616      	mov	r6, r2
 8017762:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017766:	b087      	sub	sp, #28
 8017768:	ab03      	add	r3, sp, #12
 801776a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801776e:	4b70      	ldr	r3, [pc, #448]	@ (8017930 <_scanf_i+0x1dc>)
 8017770:	69a1      	ldr	r1, [r4, #24]
 8017772:	4a70      	ldr	r2, [pc, #448]	@ (8017934 <_scanf_i+0x1e0>)
 8017774:	2903      	cmp	r1, #3
 8017776:	bf08      	it	eq
 8017778:	461a      	moveq	r2, r3
 801777a:	68a3      	ldr	r3, [r4, #8]
 801777c:	9201      	str	r2, [sp, #4]
 801777e:	1e5a      	subs	r2, r3, #1
 8017780:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8017784:	bf88      	it	hi
 8017786:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801778a:	4627      	mov	r7, r4
 801778c:	bf82      	ittt	hi
 801778e:	eb03 0905 	addhi.w	r9, r3, r5
 8017792:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8017796:	60a3      	strhi	r3, [r4, #8]
 8017798:	f857 3b1c 	ldr.w	r3, [r7], #28
 801779c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80177a0:	bf98      	it	ls
 80177a2:	f04f 0900 	movls.w	r9, #0
 80177a6:	6023      	str	r3, [r4, #0]
 80177a8:	463d      	mov	r5, r7
 80177aa:	f04f 0b00 	mov.w	fp, #0
 80177ae:	6831      	ldr	r1, [r6, #0]
 80177b0:	ab03      	add	r3, sp, #12
 80177b2:	7809      	ldrb	r1, [r1, #0]
 80177b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80177b8:	2202      	movs	r2, #2
 80177ba:	f7e8 fd49 	bl	8000250 <memchr>
 80177be:	b328      	cbz	r0, 801780c <_scanf_i+0xb8>
 80177c0:	f1bb 0f01 	cmp.w	fp, #1
 80177c4:	d159      	bne.n	801787a <_scanf_i+0x126>
 80177c6:	6862      	ldr	r2, [r4, #4]
 80177c8:	b92a      	cbnz	r2, 80177d6 <_scanf_i+0x82>
 80177ca:	6822      	ldr	r2, [r4, #0]
 80177cc:	2108      	movs	r1, #8
 80177ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80177d2:	6061      	str	r1, [r4, #4]
 80177d4:	6022      	str	r2, [r4, #0]
 80177d6:	6822      	ldr	r2, [r4, #0]
 80177d8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80177dc:	6022      	str	r2, [r4, #0]
 80177de:	68a2      	ldr	r2, [r4, #8]
 80177e0:	1e51      	subs	r1, r2, #1
 80177e2:	60a1      	str	r1, [r4, #8]
 80177e4:	b192      	cbz	r2, 801780c <_scanf_i+0xb8>
 80177e6:	6832      	ldr	r2, [r6, #0]
 80177e8:	1c51      	adds	r1, r2, #1
 80177ea:	6031      	str	r1, [r6, #0]
 80177ec:	7812      	ldrb	r2, [r2, #0]
 80177ee:	f805 2b01 	strb.w	r2, [r5], #1
 80177f2:	6872      	ldr	r2, [r6, #4]
 80177f4:	3a01      	subs	r2, #1
 80177f6:	2a00      	cmp	r2, #0
 80177f8:	6072      	str	r2, [r6, #4]
 80177fa:	dc07      	bgt.n	801780c <_scanf_i+0xb8>
 80177fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8017800:	4631      	mov	r1, r6
 8017802:	4650      	mov	r0, sl
 8017804:	4790      	blx	r2
 8017806:	2800      	cmp	r0, #0
 8017808:	f040 8085 	bne.w	8017916 <_scanf_i+0x1c2>
 801780c:	f10b 0b01 	add.w	fp, fp, #1
 8017810:	f1bb 0f03 	cmp.w	fp, #3
 8017814:	d1cb      	bne.n	80177ae <_scanf_i+0x5a>
 8017816:	6863      	ldr	r3, [r4, #4]
 8017818:	b90b      	cbnz	r3, 801781e <_scanf_i+0xca>
 801781a:	230a      	movs	r3, #10
 801781c:	6063      	str	r3, [r4, #4]
 801781e:	6863      	ldr	r3, [r4, #4]
 8017820:	4945      	ldr	r1, [pc, #276]	@ (8017938 <_scanf_i+0x1e4>)
 8017822:	6960      	ldr	r0, [r4, #20]
 8017824:	1ac9      	subs	r1, r1, r3
 8017826:	f000 f9a9 	bl	8017b7c <__sccl>
 801782a:	f04f 0b00 	mov.w	fp, #0
 801782e:	68a3      	ldr	r3, [r4, #8]
 8017830:	6822      	ldr	r2, [r4, #0]
 8017832:	2b00      	cmp	r3, #0
 8017834:	d03d      	beq.n	80178b2 <_scanf_i+0x15e>
 8017836:	6831      	ldr	r1, [r6, #0]
 8017838:	6960      	ldr	r0, [r4, #20]
 801783a:	f891 c000 	ldrb.w	ip, [r1]
 801783e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017842:	2800      	cmp	r0, #0
 8017844:	d035      	beq.n	80178b2 <_scanf_i+0x15e>
 8017846:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801784a:	d124      	bne.n	8017896 <_scanf_i+0x142>
 801784c:	0510      	lsls	r0, r2, #20
 801784e:	d522      	bpl.n	8017896 <_scanf_i+0x142>
 8017850:	f10b 0b01 	add.w	fp, fp, #1
 8017854:	f1b9 0f00 	cmp.w	r9, #0
 8017858:	d003      	beq.n	8017862 <_scanf_i+0x10e>
 801785a:	3301      	adds	r3, #1
 801785c:	f109 39ff 	add.w	r9, r9, #4294967295
 8017860:	60a3      	str	r3, [r4, #8]
 8017862:	6873      	ldr	r3, [r6, #4]
 8017864:	3b01      	subs	r3, #1
 8017866:	2b00      	cmp	r3, #0
 8017868:	6073      	str	r3, [r6, #4]
 801786a:	dd1b      	ble.n	80178a4 <_scanf_i+0x150>
 801786c:	6833      	ldr	r3, [r6, #0]
 801786e:	3301      	adds	r3, #1
 8017870:	6033      	str	r3, [r6, #0]
 8017872:	68a3      	ldr	r3, [r4, #8]
 8017874:	3b01      	subs	r3, #1
 8017876:	60a3      	str	r3, [r4, #8]
 8017878:	e7d9      	b.n	801782e <_scanf_i+0xda>
 801787a:	f1bb 0f02 	cmp.w	fp, #2
 801787e:	d1ae      	bne.n	80177de <_scanf_i+0x8a>
 8017880:	6822      	ldr	r2, [r4, #0]
 8017882:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8017886:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801788a:	d1c4      	bne.n	8017816 <_scanf_i+0xc2>
 801788c:	2110      	movs	r1, #16
 801788e:	6061      	str	r1, [r4, #4]
 8017890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8017894:	e7a2      	b.n	80177dc <_scanf_i+0x88>
 8017896:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801789a:	6022      	str	r2, [r4, #0]
 801789c:	780b      	ldrb	r3, [r1, #0]
 801789e:	f805 3b01 	strb.w	r3, [r5], #1
 80178a2:	e7de      	b.n	8017862 <_scanf_i+0x10e>
 80178a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80178a8:	4631      	mov	r1, r6
 80178aa:	4650      	mov	r0, sl
 80178ac:	4798      	blx	r3
 80178ae:	2800      	cmp	r0, #0
 80178b0:	d0df      	beq.n	8017872 <_scanf_i+0x11e>
 80178b2:	6823      	ldr	r3, [r4, #0]
 80178b4:	05d9      	lsls	r1, r3, #23
 80178b6:	d50d      	bpl.n	80178d4 <_scanf_i+0x180>
 80178b8:	42bd      	cmp	r5, r7
 80178ba:	d909      	bls.n	80178d0 <_scanf_i+0x17c>
 80178bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80178c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80178c4:	4632      	mov	r2, r6
 80178c6:	4650      	mov	r0, sl
 80178c8:	4798      	blx	r3
 80178ca:	f105 39ff 	add.w	r9, r5, #4294967295
 80178ce:	464d      	mov	r5, r9
 80178d0:	42bd      	cmp	r5, r7
 80178d2:	d028      	beq.n	8017926 <_scanf_i+0x1d2>
 80178d4:	6822      	ldr	r2, [r4, #0]
 80178d6:	f012 0210 	ands.w	r2, r2, #16
 80178da:	d113      	bne.n	8017904 <_scanf_i+0x1b0>
 80178dc:	702a      	strb	r2, [r5, #0]
 80178de:	6863      	ldr	r3, [r4, #4]
 80178e0:	9e01      	ldr	r6, [sp, #4]
 80178e2:	4639      	mov	r1, r7
 80178e4:	4650      	mov	r0, sl
 80178e6:	47b0      	blx	r6
 80178e8:	f8d8 3000 	ldr.w	r3, [r8]
 80178ec:	6821      	ldr	r1, [r4, #0]
 80178ee:	1d1a      	adds	r2, r3, #4
 80178f0:	f8c8 2000 	str.w	r2, [r8]
 80178f4:	f011 0f20 	tst.w	r1, #32
 80178f8:	681b      	ldr	r3, [r3, #0]
 80178fa:	d00f      	beq.n	801791c <_scanf_i+0x1c8>
 80178fc:	6018      	str	r0, [r3, #0]
 80178fe:	68e3      	ldr	r3, [r4, #12]
 8017900:	3301      	adds	r3, #1
 8017902:	60e3      	str	r3, [r4, #12]
 8017904:	6923      	ldr	r3, [r4, #16]
 8017906:	1bed      	subs	r5, r5, r7
 8017908:	445d      	add	r5, fp
 801790a:	442b      	add	r3, r5
 801790c:	6123      	str	r3, [r4, #16]
 801790e:	2000      	movs	r0, #0
 8017910:	b007      	add	sp, #28
 8017912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017916:	f04f 0b00 	mov.w	fp, #0
 801791a:	e7ca      	b.n	80178b2 <_scanf_i+0x15e>
 801791c:	07ca      	lsls	r2, r1, #31
 801791e:	bf4c      	ite	mi
 8017920:	8018      	strhmi	r0, [r3, #0]
 8017922:	6018      	strpl	r0, [r3, #0]
 8017924:	e7eb      	b.n	80178fe <_scanf_i+0x1aa>
 8017926:	2001      	movs	r0, #1
 8017928:	e7f2      	b.n	8017910 <_scanf_i+0x1bc>
 801792a:	bf00      	nop
 801792c:	0801b364 	.word	0x0801b364
 8017930:	08016201 	.word	0x08016201
 8017934:	08017e11 	.word	0x08017e11
 8017938:	0801b5ae 	.word	0x0801b5ae

0801793c <__sflush_r>:
 801793c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017944:	0716      	lsls	r6, r2, #28
 8017946:	4605      	mov	r5, r0
 8017948:	460c      	mov	r4, r1
 801794a:	d454      	bmi.n	80179f6 <__sflush_r+0xba>
 801794c:	684b      	ldr	r3, [r1, #4]
 801794e:	2b00      	cmp	r3, #0
 8017950:	dc02      	bgt.n	8017958 <__sflush_r+0x1c>
 8017952:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017954:	2b00      	cmp	r3, #0
 8017956:	dd48      	ble.n	80179ea <__sflush_r+0xae>
 8017958:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801795a:	2e00      	cmp	r6, #0
 801795c:	d045      	beq.n	80179ea <__sflush_r+0xae>
 801795e:	2300      	movs	r3, #0
 8017960:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017964:	682f      	ldr	r7, [r5, #0]
 8017966:	6a21      	ldr	r1, [r4, #32]
 8017968:	602b      	str	r3, [r5, #0]
 801796a:	d030      	beq.n	80179ce <__sflush_r+0x92>
 801796c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801796e:	89a3      	ldrh	r3, [r4, #12]
 8017970:	0759      	lsls	r1, r3, #29
 8017972:	d505      	bpl.n	8017980 <__sflush_r+0x44>
 8017974:	6863      	ldr	r3, [r4, #4]
 8017976:	1ad2      	subs	r2, r2, r3
 8017978:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801797a:	b10b      	cbz	r3, 8017980 <__sflush_r+0x44>
 801797c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801797e:	1ad2      	subs	r2, r2, r3
 8017980:	2300      	movs	r3, #0
 8017982:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017984:	6a21      	ldr	r1, [r4, #32]
 8017986:	4628      	mov	r0, r5
 8017988:	47b0      	blx	r6
 801798a:	1c43      	adds	r3, r0, #1
 801798c:	89a3      	ldrh	r3, [r4, #12]
 801798e:	d106      	bne.n	801799e <__sflush_r+0x62>
 8017990:	6829      	ldr	r1, [r5, #0]
 8017992:	291d      	cmp	r1, #29
 8017994:	d82b      	bhi.n	80179ee <__sflush_r+0xb2>
 8017996:	4a2a      	ldr	r2, [pc, #168]	@ (8017a40 <__sflush_r+0x104>)
 8017998:	40ca      	lsrs	r2, r1
 801799a:	07d6      	lsls	r6, r2, #31
 801799c:	d527      	bpl.n	80179ee <__sflush_r+0xb2>
 801799e:	2200      	movs	r2, #0
 80179a0:	6062      	str	r2, [r4, #4]
 80179a2:	04d9      	lsls	r1, r3, #19
 80179a4:	6922      	ldr	r2, [r4, #16]
 80179a6:	6022      	str	r2, [r4, #0]
 80179a8:	d504      	bpl.n	80179b4 <__sflush_r+0x78>
 80179aa:	1c42      	adds	r2, r0, #1
 80179ac:	d101      	bne.n	80179b2 <__sflush_r+0x76>
 80179ae:	682b      	ldr	r3, [r5, #0]
 80179b0:	b903      	cbnz	r3, 80179b4 <__sflush_r+0x78>
 80179b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80179b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80179b6:	602f      	str	r7, [r5, #0]
 80179b8:	b1b9      	cbz	r1, 80179ea <__sflush_r+0xae>
 80179ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80179be:	4299      	cmp	r1, r3
 80179c0:	d002      	beq.n	80179c8 <__sflush_r+0x8c>
 80179c2:	4628      	mov	r0, r5
 80179c4:	f7fe ff76 	bl	80168b4 <_free_r>
 80179c8:	2300      	movs	r3, #0
 80179ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80179cc:	e00d      	b.n	80179ea <__sflush_r+0xae>
 80179ce:	2301      	movs	r3, #1
 80179d0:	4628      	mov	r0, r5
 80179d2:	47b0      	blx	r6
 80179d4:	4602      	mov	r2, r0
 80179d6:	1c50      	adds	r0, r2, #1
 80179d8:	d1c9      	bne.n	801796e <__sflush_r+0x32>
 80179da:	682b      	ldr	r3, [r5, #0]
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d0c6      	beq.n	801796e <__sflush_r+0x32>
 80179e0:	2b1d      	cmp	r3, #29
 80179e2:	d001      	beq.n	80179e8 <__sflush_r+0xac>
 80179e4:	2b16      	cmp	r3, #22
 80179e6:	d11e      	bne.n	8017a26 <__sflush_r+0xea>
 80179e8:	602f      	str	r7, [r5, #0]
 80179ea:	2000      	movs	r0, #0
 80179ec:	e022      	b.n	8017a34 <__sflush_r+0xf8>
 80179ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80179f2:	b21b      	sxth	r3, r3
 80179f4:	e01b      	b.n	8017a2e <__sflush_r+0xf2>
 80179f6:	690f      	ldr	r7, [r1, #16]
 80179f8:	2f00      	cmp	r7, #0
 80179fa:	d0f6      	beq.n	80179ea <__sflush_r+0xae>
 80179fc:	0793      	lsls	r3, r2, #30
 80179fe:	680e      	ldr	r6, [r1, #0]
 8017a00:	bf08      	it	eq
 8017a02:	694b      	ldreq	r3, [r1, #20]
 8017a04:	600f      	str	r7, [r1, #0]
 8017a06:	bf18      	it	ne
 8017a08:	2300      	movne	r3, #0
 8017a0a:	eba6 0807 	sub.w	r8, r6, r7
 8017a0e:	608b      	str	r3, [r1, #8]
 8017a10:	f1b8 0f00 	cmp.w	r8, #0
 8017a14:	dde9      	ble.n	80179ea <__sflush_r+0xae>
 8017a16:	6a21      	ldr	r1, [r4, #32]
 8017a18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017a1a:	4643      	mov	r3, r8
 8017a1c:	463a      	mov	r2, r7
 8017a1e:	4628      	mov	r0, r5
 8017a20:	47b0      	blx	r6
 8017a22:	2800      	cmp	r0, #0
 8017a24:	dc08      	bgt.n	8017a38 <__sflush_r+0xfc>
 8017a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017a2e:	81a3      	strh	r3, [r4, #12]
 8017a30:	f04f 30ff 	mov.w	r0, #4294967295
 8017a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a38:	4407      	add	r7, r0
 8017a3a:	eba8 0800 	sub.w	r8, r8, r0
 8017a3e:	e7e7      	b.n	8017a10 <__sflush_r+0xd4>
 8017a40:	20400001 	.word	0x20400001

08017a44 <_fflush_r>:
 8017a44:	b538      	push	{r3, r4, r5, lr}
 8017a46:	690b      	ldr	r3, [r1, #16]
 8017a48:	4605      	mov	r5, r0
 8017a4a:	460c      	mov	r4, r1
 8017a4c:	b913      	cbnz	r3, 8017a54 <_fflush_r+0x10>
 8017a4e:	2500      	movs	r5, #0
 8017a50:	4628      	mov	r0, r5
 8017a52:	bd38      	pop	{r3, r4, r5, pc}
 8017a54:	b118      	cbz	r0, 8017a5e <_fflush_r+0x1a>
 8017a56:	6a03      	ldr	r3, [r0, #32]
 8017a58:	b90b      	cbnz	r3, 8017a5e <_fflush_r+0x1a>
 8017a5a:	f7fe fc5f 	bl	801631c <__sinit>
 8017a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017a62:	2b00      	cmp	r3, #0
 8017a64:	d0f3      	beq.n	8017a4e <_fflush_r+0xa>
 8017a66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017a68:	07d0      	lsls	r0, r2, #31
 8017a6a:	d404      	bmi.n	8017a76 <_fflush_r+0x32>
 8017a6c:	0599      	lsls	r1, r3, #22
 8017a6e:	d402      	bmi.n	8017a76 <_fflush_r+0x32>
 8017a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017a72:	f7fe fef0 	bl	8016856 <__retarget_lock_acquire_recursive>
 8017a76:	4628      	mov	r0, r5
 8017a78:	4621      	mov	r1, r4
 8017a7a:	f7ff ff5f 	bl	801793c <__sflush_r>
 8017a7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017a80:	07da      	lsls	r2, r3, #31
 8017a82:	4605      	mov	r5, r0
 8017a84:	d4e4      	bmi.n	8017a50 <_fflush_r+0xc>
 8017a86:	89a3      	ldrh	r3, [r4, #12]
 8017a88:	059b      	lsls	r3, r3, #22
 8017a8a:	d4e1      	bmi.n	8017a50 <_fflush_r+0xc>
 8017a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017a8e:	f7fe fee3 	bl	8016858 <__retarget_lock_release_recursive>
 8017a92:	e7dd      	b.n	8017a50 <_fflush_r+0xc>

08017a94 <fiprintf>:
 8017a94:	b40e      	push	{r1, r2, r3}
 8017a96:	b503      	push	{r0, r1, lr}
 8017a98:	4601      	mov	r1, r0
 8017a9a:	ab03      	add	r3, sp, #12
 8017a9c:	4805      	ldr	r0, [pc, #20]	@ (8017ab4 <fiprintf+0x20>)
 8017a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017aa2:	6800      	ldr	r0, [r0, #0]
 8017aa4:	9301      	str	r3, [sp, #4]
 8017aa6:	f7ff fb57 	bl	8017158 <_vfiprintf_r>
 8017aaa:	b002      	add	sp, #8
 8017aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8017ab0:	b003      	add	sp, #12
 8017ab2:	4770      	bx	lr
 8017ab4:	20000040 	.word	0x20000040

08017ab8 <__swhatbuf_r>:
 8017ab8:	b570      	push	{r4, r5, r6, lr}
 8017aba:	460c      	mov	r4, r1
 8017abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ac0:	2900      	cmp	r1, #0
 8017ac2:	b096      	sub	sp, #88	@ 0x58
 8017ac4:	4615      	mov	r5, r2
 8017ac6:	461e      	mov	r6, r3
 8017ac8:	da0d      	bge.n	8017ae6 <__swhatbuf_r+0x2e>
 8017aca:	89a3      	ldrh	r3, [r4, #12]
 8017acc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017ad0:	f04f 0100 	mov.w	r1, #0
 8017ad4:	bf14      	ite	ne
 8017ad6:	2340      	movne	r3, #64	@ 0x40
 8017ad8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017adc:	2000      	movs	r0, #0
 8017ade:	6031      	str	r1, [r6, #0]
 8017ae0:	602b      	str	r3, [r5, #0]
 8017ae2:	b016      	add	sp, #88	@ 0x58
 8017ae4:	bd70      	pop	{r4, r5, r6, pc}
 8017ae6:	466a      	mov	r2, sp
 8017ae8:	f000 f8bc 	bl	8017c64 <_fstat_r>
 8017aec:	2800      	cmp	r0, #0
 8017aee:	dbec      	blt.n	8017aca <__swhatbuf_r+0x12>
 8017af0:	9901      	ldr	r1, [sp, #4]
 8017af2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017af6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017afa:	4259      	negs	r1, r3
 8017afc:	4159      	adcs	r1, r3
 8017afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017b02:	e7eb      	b.n	8017adc <__swhatbuf_r+0x24>

08017b04 <__smakebuf_r>:
 8017b04:	898b      	ldrh	r3, [r1, #12]
 8017b06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017b08:	079d      	lsls	r5, r3, #30
 8017b0a:	4606      	mov	r6, r0
 8017b0c:	460c      	mov	r4, r1
 8017b0e:	d507      	bpl.n	8017b20 <__smakebuf_r+0x1c>
 8017b10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017b14:	6023      	str	r3, [r4, #0]
 8017b16:	6123      	str	r3, [r4, #16]
 8017b18:	2301      	movs	r3, #1
 8017b1a:	6163      	str	r3, [r4, #20]
 8017b1c:	b003      	add	sp, #12
 8017b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b20:	ab01      	add	r3, sp, #4
 8017b22:	466a      	mov	r2, sp
 8017b24:	f7ff ffc8 	bl	8017ab8 <__swhatbuf_r>
 8017b28:	9f00      	ldr	r7, [sp, #0]
 8017b2a:	4605      	mov	r5, r0
 8017b2c:	4639      	mov	r1, r7
 8017b2e:	4630      	mov	r0, r6
 8017b30:	f7fe ff34 	bl	801699c <_malloc_r>
 8017b34:	b948      	cbnz	r0, 8017b4a <__smakebuf_r+0x46>
 8017b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b3a:	059a      	lsls	r2, r3, #22
 8017b3c:	d4ee      	bmi.n	8017b1c <__smakebuf_r+0x18>
 8017b3e:	f023 0303 	bic.w	r3, r3, #3
 8017b42:	f043 0302 	orr.w	r3, r3, #2
 8017b46:	81a3      	strh	r3, [r4, #12]
 8017b48:	e7e2      	b.n	8017b10 <__smakebuf_r+0xc>
 8017b4a:	89a3      	ldrh	r3, [r4, #12]
 8017b4c:	6020      	str	r0, [r4, #0]
 8017b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017b52:	81a3      	strh	r3, [r4, #12]
 8017b54:	9b01      	ldr	r3, [sp, #4]
 8017b56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017b5a:	b15b      	cbz	r3, 8017b74 <__smakebuf_r+0x70>
 8017b5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017b60:	4630      	mov	r0, r6
 8017b62:	f000 f891 	bl	8017c88 <_isatty_r>
 8017b66:	b128      	cbz	r0, 8017b74 <__smakebuf_r+0x70>
 8017b68:	89a3      	ldrh	r3, [r4, #12]
 8017b6a:	f023 0303 	bic.w	r3, r3, #3
 8017b6e:	f043 0301 	orr.w	r3, r3, #1
 8017b72:	81a3      	strh	r3, [r4, #12]
 8017b74:	89a3      	ldrh	r3, [r4, #12]
 8017b76:	431d      	orrs	r5, r3
 8017b78:	81a5      	strh	r5, [r4, #12]
 8017b7a:	e7cf      	b.n	8017b1c <__smakebuf_r+0x18>

08017b7c <__sccl>:
 8017b7c:	b570      	push	{r4, r5, r6, lr}
 8017b7e:	780b      	ldrb	r3, [r1, #0]
 8017b80:	4604      	mov	r4, r0
 8017b82:	2b5e      	cmp	r3, #94	@ 0x5e
 8017b84:	bf0b      	itete	eq
 8017b86:	784b      	ldrbeq	r3, [r1, #1]
 8017b88:	1c4a      	addne	r2, r1, #1
 8017b8a:	1c8a      	addeq	r2, r1, #2
 8017b8c:	2100      	movne	r1, #0
 8017b8e:	bf08      	it	eq
 8017b90:	2101      	moveq	r1, #1
 8017b92:	3801      	subs	r0, #1
 8017b94:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8017b98:	f800 1f01 	strb.w	r1, [r0, #1]!
 8017b9c:	42a8      	cmp	r0, r5
 8017b9e:	d1fb      	bne.n	8017b98 <__sccl+0x1c>
 8017ba0:	b90b      	cbnz	r3, 8017ba6 <__sccl+0x2a>
 8017ba2:	1e50      	subs	r0, r2, #1
 8017ba4:	bd70      	pop	{r4, r5, r6, pc}
 8017ba6:	f081 0101 	eor.w	r1, r1, #1
 8017baa:	54e1      	strb	r1, [r4, r3]
 8017bac:	4610      	mov	r0, r2
 8017bae:	4602      	mov	r2, r0
 8017bb0:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017bb4:	2d2d      	cmp	r5, #45	@ 0x2d
 8017bb6:	d005      	beq.n	8017bc4 <__sccl+0x48>
 8017bb8:	2d5d      	cmp	r5, #93	@ 0x5d
 8017bba:	d016      	beq.n	8017bea <__sccl+0x6e>
 8017bbc:	2d00      	cmp	r5, #0
 8017bbe:	d0f1      	beq.n	8017ba4 <__sccl+0x28>
 8017bc0:	462b      	mov	r3, r5
 8017bc2:	e7f2      	b.n	8017baa <__sccl+0x2e>
 8017bc4:	7846      	ldrb	r6, [r0, #1]
 8017bc6:	2e5d      	cmp	r6, #93	@ 0x5d
 8017bc8:	d0fa      	beq.n	8017bc0 <__sccl+0x44>
 8017bca:	42b3      	cmp	r3, r6
 8017bcc:	dcf8      	bgt.n	8017bc0 <__sccl+0x44>
 8017bce:	3002      	adds	r0, #2
 8017bd0:	461a      	mov	r2, r3
 8017bd2:	3201      	adds	r2, #1
 8017bd4:	4296      	cmp	r6, r2
 8017bd6:	54a1      	strb	r1, [r4, r2]
 8017bd8:	dcfb      	bgt.n	8017bd2 <__sccl+0x56>
 8017bda:	1af2      	subs	r2, r6, r3
 8017bdc:	3a01      	subs	r2, #1
 8017bde:	1c5d      	adds	r5, r3, #1
 8017be0:	42b3      	cmp	r3, r6
 8017be2:	bfa8      	it	ge
 8017be4:	2200      	movge	r2, #0
 8017be6:	18ab      	adds	r3, r5, r2
 8017be8:	e7e1      	b.n	8017bae <__sccl+0x32>
 8017bea:	4610      	mov	r0, r2
 8017bec:	e7da      	b.n	8017ba4 <__sccl+0x28>

08017bee <__submore>:
 8017bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017bf2:	460c      	mov	r4, r1
 8017bf4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8017bf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017bfa:	4299      	cmp	r1, r3
 8017bfc:	d11d      	bne.n	8017c3a <__submore+0x4c>
 8017bfe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8017c02:	f7fe fecb 	bl	801699c <_malloc_r>
 8017c06:	b918      	cbnz	r0, 8017c10 <__submore+0x22>
 8017c08:	f04f 30ff 	mov.w	r0, #4294967295
 8017c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017c14:	63a3      	str	r3, [r4, #56]	@ 0x38
 8017c16:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8017c1a:	6360      	str	r0, [r4, #52]	@ 0x34
 8017c1c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8017c20:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8017c24:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8017c28:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8017c2c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8017c30:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8017c34:	6020      	str	r0, [r4, #0]
 8017c36:	2000      	movs	r0, #0
 8017c38:	e7e8      	b.n	8017c0c <__submore+0x1e>
 8017c3a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8017c3c:	0077      	lsls	r7, r6, #1
 8017c3e:	463a      	mov	r2, r7
 8017c40:	f000 f849 	bl	8017cd6 <_realloc_r>
 8017c44:	4605      	mov	r5, r0
 8017c46:	2800      	cmp	r0, #0
 8017c48:	d0de      	beq.n	8017c08 <__submore+0x1a>
 8017c4a:	eb00 0806 	add.w	r8, r0, r6
 8017c4e:	4601      	mov	r1, r0
 8017c50:	4632      	mov	r2, r6
 8017c52:	4640      	mov	r0, r8
 8017c54:	f7fe fe01 	bl	801685a <memcpy>
 8017c58:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8017c5c:	f8c4 8000 	str.w	r8, [r4]
 8017c60:	e7e9      	b.n	8017c36 <__submore+0x48>
	...

08017c64 <_fstat_r>:
 8017c64:	b538      	push	{r3, r4, r5, lr}
 8017c66:	4d07      	ldr	r5, [pc, #28]	@ (8017c84 <_fstat_r+0x20>)
 8017c68:	2300      	movs	r3, #0
 8017c6a:	4604      	mov	r4, r0
 8017c6c:	4608      	mov	r0, r1
 8017c6e:	4611      	mov	r1, r2
 8017c70:	602b      	str	r3, [r5, #0]
 8017c72:	f7ea f8df 	bl	8001e34 <_fstat>
 8017c76:	1c43      	adds	r3, r0, #1
 8017c78:	d102      	bne.n	8017c80 <_fstat_r+0x1c>
 8017c7a:	682b      	ldr	r3, [r5, #0]
 8017c7c:	b103      	cbz	r3, 8017c80 <_fstat_r+0x1c>
 8017c7e:	6023      	str	r3, [r4, #0]
 8017c80:	bd38      	pop	{r3, r4, r5, pc}
 8017c82:	bf00      	nop
 8017c84:	20011d10 	.word	0x20011d10

08017c88 <_isatty_r>:
 8017c88:	b538      	push	{r3, r4, r5, lr}
 8017c8a:	4d06      	ldr	r5, [pc, #24]	@ (8017ca4 <_isatty_r+0x1c>)
 8017c8c:	2300      	movs	r3, #0
 8017c8e:	4604      	mov	r4, r0
 8017c90:	4608      	mov	r0, r1
 8017c92:	602b      	str	r3, [r5, #0]
 8017c94:	f7ea f8de 	bl	8001e54 <_isatty>
 8017c98:	1c43      	adds	r3, r0, #1
 8017c9a:	d102      	bne.n	8017ca2 <_isatty_r+0x1a>
 8017c9c:	682b      	ldr	r3, [r5, #0]
 8017c9e:	b103      	cbz	r3, 8017ca2 <_isatty_r+0x1a>
 8017ca0:	6023      	str	r3, [r4, #0]
 8017ca2:	bd38      	pop	{r3, r4, r5, pc}
 8017ca4:	20011d10 	.word	0x20011d10

08017ca8 <_sbrk_r>:
 8017ca8:	b538      	push	{r3, r4, r5, lr}
 8017caa:	4d06      	ldr	r5, [pc, #24]	@ (8017cc4 <_sbrk_r+0x1c>)
 8017cac:	2300      	movs	r3, #0
 8017cae:	4604      	mov	r4, r0
 8017cb0:	4608      	mov	r0, r1
 8017cb2:	602b      	str	r3, [r5, #0]
 8017cb4:	f7ea f8e6 	bl	8001e84 <_sbrk>
 8017cb8:	1c43      	adds	r3, r0, #1
 8017cba:	d102      	bne.n	8017cc2 <_sbrk_r+0x1a>
 8017cbc:	682b      	ldr	r3, [r5, #0]
 8017cbe:	b103      	cbz	r3, 8017cc2 <_sbrk_r+0x1a>
 8017cc0:	6023      	str	r3, [r4, #0]
 8017cc2:	bd38      	pop	{r3, r4, r5, pc}
 8017cc4:	20011d10 	.word	0x20011d10

08017cc8 <abort>:
 8017cc8:	b508      	push	{r3, lr}
 8017cca:	2006      	movs	r0, #6
 8017ccc:	f000 f8ca 	bl	8017e64 <raise>
 8017cd0:	2001      	movs	r0, #1
 8017cd2:	f7ea f85f 	bl	8001d94 <_exit>

08017cd6 <_realloc_r>:
 8017cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017cda:	4607      	mov	r7, r0
 8017cdc:	4614      	mov	r4, r2
 8017cde:	460d      	mov	r5, r1
 8017ce0:	b921      	cbnz	r1, 8017cec <_realloc_r+0x16>
 8017ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017ce6:	4611      	mov	r1, r2
 8017ce8:	f7fe be58 	b.w	801699c <_malloc_r>
 8017cec:	b92a      	cbnz	r2, 8017cfa <_realloc_r+0x24>
 8017cee:	f7fe fde1 	bl	80168b4 <_free_r>
 8017cf2:	4625      	mov	r5, r4
 8017cf4:	4628      	mov	r0, r5
 8017cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017cfa:	f000 f8cf 	bl	8017e9c <_malloc_usable_size_r>
 8017cfe:	4284      	cmp	r4, r0
 8017d00:	4606      	mov	r6, r0
 8017d02:	d802      	bhi.n	8017d0a <_realloc_r+0x34>
 8017d04:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017d08:	d8f4      	bhi.n	8017cf4 <_realloc_r+0x1e>
 8017d0a:	4621      	mov	r1, r4
 8017d0c:	4638      	mov	r0, r7
 8017d0e:	f7fe fe45 	bl	801699c <_malloc_r>
 8017d12:	4680      	mov	r8, r0
 8017d14:	b908      	cbnz	r0, 8017d1a <_realloc_r+0x44>
 8017d16:	4645      	mov	r5, r8
 8017d18:	e7ec      	b.n	8017cf4 <_realloc_r+0x1e>
 8017d1a:	42b4      	cmp	r4, r6
 8017d1c:	4622      	mov	r2, r4
 8017d1e:	4629      	mov	r1, r5
 8017d20:	bf28      	it	cs
 8017d22:	4632      	movcs	r2, r6
 8017d24:	f7fe fd99 	bl	801685a <memcpy>
 8017d28:	4629      	mov	r1, r5
 8017d2a:	4638      	mov	r0, r7
 8017d2c:	f7fe fdc2 	bl	80168b4 <_free_r>
 8017d30:	e7f1      	b.n	8017d16 <_realloc_r+0x40>
	...

08017d34 <_strtoul_l.isra.0>:
 8017d34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017d38:	4e34      	ldr	r6, [pc, #208]	@ (8017e0c <_strtoul_l.isra.0+0xd8>)
 8017d3a:	4686      	mov	lr, r0
 8017d3c:	460d      	mov	r5, r1
 8017d3e:	4628      	mov	r0, r5
 8017d40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017d44:	5d37      	ldrb	r7, [r6, r4]
 8017d46:	f017 0708 	ands.w	r7, r7, #8
 8017d4a:	d1f8      	bne.n	8017d3e <_strtoul_l.isra.0+0xa>
 8017d4c:	2c2d      	cmp	r4, #45	@ 0x2d
 8017d4e:	d110      	bne.n	8017d72 <_strtoul_l.isra.0+0x3e>
 8017d50:	782c      	ldrb	r4, [r5, #0]
 8017d52:	2701      	movs	r7, #1
 8017d54:	1c85      	adds	r5, r0, #2
 8017d56:	f033 0010 	bics.w	r0, r3, #16
 8017d5a:	d115      	bne.n	8017d88 <_strtoul_l.isra.0+0x54>
 8017d5c:	2c30      	cmp	r4, #48	@ 0x30
 8017d5e:	d10d      	bne.n	8017d7c <_strtoul_l.isra.0+0x48>
 8017d60:	7828      	ldrb	r0, [r5, #0]
 8017d62:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8017d66:	2858      	cmp	r0, #88	@ 0x58
 8017d68:	d108      	bne.n	8017d7c <_strtoul_l.isra.0+0x48>
 8017d6a:	786c      	ldrb	r4, [r5, #1]
 8017d6c:	3502      	adds	r5, #2
 8017d6e:	2310      	movs	r3, #16
 8017d70:	e00a      	b.n	8017d88 <_strtoul_l.isra.0+0x54>
 8017d72:	2c2b      	cmp	r4, #43	@ 0x2b
 8017d74:	bf04      	itt	eq
 8017d76:	782c      	ldrbeq	r4, [r5, #0]
 8017d78:	1c85      	addeq	r5, r0, #2
 8017d7a:	e7ec      	b.n	8017d56 <_strtoul_l.isra.0+0x22>
 8017d7c:	2b00      	cmp	r3, #0
 8017d7e:	d1f6      	bne.n	8017d6e <_strtoul_l.isra.0+0x3a>
 8017d80:	2c30      	cmp	r4, #48	@ 0x30
 8017d82:	bf14      	ite	ne
 8017d84:	230a      	movne	r3, #10
 8017d86:	2308      	moveq	r3, #8
 8017d88:	f04f 38ff 	mov.w	r8, #4294967295
 8017d8c:	2600      	movs	r6, #0
 8017d8e:	fbb8 f8f3 	udiv	r8, r8, r3
 8017d92:	fb03 f908 	mul.w	r9, r3, r8
 8017d96:	ea6f 0909 	mvn.w	r9, r9
 8017d9a:	4630      	mov	r0, r6
 8017d9c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8017da0:	f1bc 0f09 	cmp.w	ip, #9
 8017da4:	d810      	bhi.n	8017dc8 <_strtoul_l.isra.0+0x94>
 8017da6:	4664      	mov	r4, ip
 8017da8:	42a3      	cmp	r3, r4
 8017daa:	dd1e      	ble.n	8017dea <_strtoul_l.isra.0+0xb6>
 8017dac:	f1b6 3fff 	cmp.w	r6, #4294967295
 8017db0:	d007      	beq.n	8017dc2 <_strtoul_l.isra.0+0x8e>
 8017db2:	4580      	cmp	r8, r0
 8017db4:	d316      	bcc.n	8017de4 <_strtoul_l.isra.0+0xb0>
 8017db6:	d101      	bne.n	8017dbc <_strtoul_l.isra.0+0x88>
 8017db8:	45a1      	cmp	r9, r4
 8017dba:	db13      	blt.n	8017de4 <_strtoul_l.isra.0+0xb0>
 8017dbc:	fb00 4003 	mla	r0, r0, r3, r4
 8017dc0:	2601      	movs	r6, #1
 8017dc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017dc6:	e7e9      	b.n	8017d9c <_strtoul_l.isra.0+0x68>
 8017dc8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8017dcc:	f1bc 0f19 	cmp.w	ip, #25
 8017dd0:	d801      	bhi.n	8017dd6 <_strtoul_l.isra.0+0xa2>
 8017dd2:	3c37      	subs	r4, #55	@ 0x37
 8017dd4:	e7e8      	b.n	8017da8 <_strtoul_l.isra.0+0x74>
 8017dd6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8017dda:	f1bc 0f19 	cmp.w	ip, #25
 8017dde:	d804      	bhi.n	8017dea <_strtoul_l.isra.0+0xb6>
 8017de0:	3c57      	subs	r4, #87	@ 0x57
 8017de2:	e7e1      	b.n	8017da8 <_strtoul_l.isra.0+0x74>
 8017de4:	f04f 36ff 	mov.w	r6, #4294967295
 8017de8:	e7eb      	b.n	8017dc2 <_strtoul_l.isra.0+0x8e>
 8017dea:	1c73      	adds	r3, r6, #1
 8017dec:	d106      	bne.n	8017dfc <_strtoul_l.isra.0+0xc8>
 8017dee:	2322      	movs	r3, #34	@ 0x22
 8017df0:	f8ce 3000 	str.w	r3, [lr]
 8017df4:	4630      	mov	r0, r6
 8017df6:	b932      	cbnz	r2, 8017e06 <_strtoul_l.isra.0+0xd2>
 8017df8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017dfc:	b107      	cbz	r7, 8017e00 <_strtoul_l.isra.0+0xcc>
 8017dfe:	4240      	negs	r0, r0
 8017e00:	2a00      	cmp	r2, #0
 8017e02:	d0f9      	beq.n	8017df8 <_strtoul_l.isra.0+0xc4>
 8017e04:	b106      	cbz	r6, 8017e08 <_strtoul_l.isra.0+0xd4>
 8017e06:	1e69      	subs	r1, r5, #1
 8017e08:	6011      	str	r1, [r2, #0]
 8017e0a:	e7f5      	b.n	8017df8 <_strtoul_l.isra.0+0xc4>
 8017e0c:	0801b5ba 	.word	0x0801b5ba

08017e10 <_strtoul_r>:
 8017e10:	f7ff bf90 	b.w	8017d34 <_strtoul_l.isra.0>

08017e14 <_raise_r>:
 8017e14:	291f      	cmp	r1, #31
 8017e16:	b538      	push	{r3, r4, r5, lr}
 8017e18:	4605      	mov	r5, r0
 8017e1a:	460c      	mov	r4, r1
 8017e1c:	d904      	bls.n	8017e28 <_raise_r+0x14>
 8017e1e:	2316      	movs	r3, #22
 8017e20:	6003      	str	r3, [r0, #0]
 8017e22:	f04f 30ff 	mov.w	r0, #4294967295
 8017e26:	bd38      	pop	{r3, r4, r5, pc}
 8017e28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017e2a:	b112      	cbz	r2, 8017e32 <_raise_r+0x1e>
 8017e2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017e30:	b94b      	cbnz	r3, 8017e46 <_raise_r+0x32>
 8017e32:	4628      	mov	r0, r5
 8017e34:	f000 f830 	bl	8017e98 <_getpid_r>
 8017e38:	4622      	mov	r2, r4
 8017e3a:	4601      	mov	r1, r0
 8017e3c:	4628      	mov	r0, r5
 8017e3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e42:	f000 b817 	b.w	8017e74 <_kill_r>
 8017e46:	2b01      	cmp	r3, #1
 8017e48:	d00a      	beq.n	8017e60 <_raise_r+0x4c>
 8017e4a:	1c59      	adds	r1, r3, #1
 8017e4c:	d103      	bne.n	8017e56 <_raise_r+0x42>
 8017e4e:	2316      	movs	r3, #22
 8017e50:	6003      	str	r3, [r0, #0]
 8017e52:	2001      	movs	r0, #1
 8017e54:	e7e7      	b.n	8017e26 <_raise_r+0x12>
 8017e56:	2100      	movs	r1, #0
 8017e58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017e5c:	4620      	mov	r0, r4
 8017e5e:	4798      	blx	r3
 8017e60:	2000      	movs	r0, #0
 8017e62:	e7e0      	b.n	8017e26 <_raise_r+0x12>

08017e64 <raise>:
 8017e64:	4b02      	ldr	r3, [pc, #8]	@ (8017e70 <raise+0xc>)
 8017e66:	4601      	mov	r1, r0
 8017e68:	6818      	ldr	r0, [r3, #0]
 8017e6a:	f7ff bfd3 	b.w	8017e14 <_raise_r>
 8017e6e:	bf00      	nop
 8017e70:	20000040 	.word	0x20000040

08017e74 <_kill_r>:
 8017e74:	b538      	push	{r3, r4, r5, lr}
 8017e76:	4d07      	ldr	r5, [pc, #28]	@ (8017e94 <_kill_r+0x20>)
 8017e78:	2300      	movs	r3, #0
 8017e7a:	4604      	mov	r4, r0
 8017e7c:	4608      	mov	r0, r1
 8017e7e:	4611      	mov	r1, r2
 8017e80:	602b      	str	r3, [r5, #0]
 8017e82:	f7e9 ff75 	bl	8001d70 <_kill>
 8017e86:	1c43      	adds	r3, r0, #1
 8017e88:	d102      	bne.n	8017e90 <_kill_r+0x1c>
 8017e8a:	682b      	ldr	r3, [r5, #0]
 8017e8c:	b103      	cbz	r3, 8017e90 <_kill_r+0x1c>
 8017e8e:	6023      	str	r3, [r4, #0]
 8017e90:	bd38      	pop	{r3, r4, r5, pc}
 8017e92:	bf00      	nop
 8017e94:	20011d10 	.word	0x20011d10

08017e98 <_getpid_r>:
 8017e98:	f7e9 bf62 	b.w	8001d60 <_getpid>

08017e9c <_malloc_usable_size_r>:
 8017e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017ea0:	1f18      	subs	r0, r3, #4
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	bfbc      	itt	lt
 8017ea6:	580b      	ldrlt	r3, [r1, r0]
 8017ea8:	18c0      	addlt	r0, r0, r3
 8017eaa:	4770      	bx	lr

08017eac <_init>:
 8017eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017eae:	bf00      	nop
 8017eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017eb2:	bc08      	pop	{r3}
 8017eb4:	469e      	mov	lr, r3
 8017eb6:	4770      	bx	lr

08017eb8 <_fini>:
 8017eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017eba:	bf00      	nop
 8017ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ebe:	bc08      	pop	{r3}
 8017ec0:	469e      	mov	lr, r3
 8017ec2:	4770      	bx	lr
