#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 10 00:52:49 2024
# Process ID: 12232
# Current directory: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18044 C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto1\IndexSelector\IndexSelector.xpr
# Log file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/vivado.log
# Journal file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1057.523 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <v0> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:14]
ERROR: [VRFC 10-718] formal port <v1> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:15]
ERROR: [VRFC 10-718] formal port <v2> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:16]
ERROR: [VRFC 10-718] formal port <v3> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:17]
ERROR: [VRFC 10-718] formal port <v4> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:18]
ERROR: [VRFC 10-718] formal port <v5> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:19]
ERROR: [VRFC 10-718] formal port <v6> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:20]
ERROR: [VRFC 10-718] formal port <v7> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:21]
ERROR: [VRFC 10-718] formal port <v8> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:22]
ERROR: [VRFC 10-718] formal port <v9> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:23]
ERROR: [VRFC 10-718] formal port <v10> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:24]
ERROR: [VRFC 10-718] formal port <v11> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit index_selector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.523 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <v0> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:14]
ERROR: [VRFC 10-718] formal port <v1> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:15]
ERROR: [VRFC 10-718] formal port <v2> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:16]
ERROR: [VRFC 10-718] formal port <v3> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:17]
ERROR: [VRFC 10-718] formal port <v4> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:18]
ERROR: [VRFC 10-718] formal port <v5> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:19]
ERROR: [VRFC 10-718] formal port <v6> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:20]
ERROR: [VRFC 10-718] formal port <v7> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:21]
ERROR: [VRFC 10-718] formal port <v8> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:22]
ERROR: [VRFC 10-718] formal port <v9> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:23]
ERROR: [VRFC 10-718] formal port <v10> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:24]
ERROR: [VRFC 10-718] formal port <v11> does not exist in entity <index_selector>.  Please compare the definition of block <index_selector> to its component declaration and its instantion to detect the mismatch. [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit index_selector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:17]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:18]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:19]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:20]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:21]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:24]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:25]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:26]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'long_vector' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:27]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim/xsim.dir/index_selector_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 10 01:08:50 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "index_selector_tb_behav -key {Behavioral:sim_1:Functional:index_selector_tb} -tclbatch {index_selector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source index_selector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.535 ; gain = 19.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'index_selector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1576.535 ; gain = 19.625
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1661.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.266 ; gain = 0.000
save_wave_config {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/index_selector_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "index_selector_tb_behav -key {Behavioral:sim_1:Functional:index_selector_tb} -tclbatch {index_selector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source index_selector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'index_selector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.266 ; gain = 0.000
ipx::package_project -root_dir C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1664.266 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1664.266 ; gain = 0.000
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:index_selector:1.0'. The one found in IP location 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 01:20:21 2024...
