// Seed: 2155484904
`timescale 1 ps / 1ps
module module_0;
  type_3(
      id_0 - id_0, 1, id_0
  );
  assign id_0 = 1;
  logic id_1;
  logic id_2;
endmodule
