WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.h' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.cc' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../hls_riscv/RISCV-RV32I-H1/mem.txt' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/mem.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cpu' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=all' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=1' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/vitis-comp.json
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code /home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc as test bench code with instrumentation
../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:16:1: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
#pragma HLS RESOURCE variable=mem core=RAM_1P_BRAM
^
../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:16:1: warning: 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead [-Wignored-hls-pragmas]
#pragma HLS RESOURCE variable=mem core=RAM_1P_BRAM
^
1 warning generated.
1 warning generated.
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
ECALL at PC = 00000014
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [SIM 211-200] /home/elfo/Documents/ELEC5803/riscv_hls/../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:29:17: the dynamic loop had a trip count of min=5 max=5 during C simulation. (#pragma HLS loop_tripcount min=5 max=5)
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 19.75 seconds. Total CPU system time: 0.39 seconds. Total elapsed time: 19.34 seconds; peak allocated memory: 251.355 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 22s
