# Presentations

<table>
  <thead>
    <tr>
      <th>Title</th>
      <th>PDF Link</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="vertical-align: middle;">FCCM 2023 Workshop - Leveraging MLIR to Design for AI Engines</td>
      <td style="vertical-align: middle;"><a href="https://www.xilinx.com/content/dam/xilinx/publications/presentations/leveraging-mlir-to-design-for-aie-fccm-2023.pdf"><img src="https://xilinx.github.io/xup_aie_training/images/pdf.png" alt="alt text" /></a></td>
    </tr>
    <tr>
      <td style="vertical-align: middle;">ISFPGA 2023 Workshop - Leveraging MLIR to Design for AI Engines</td>
      <td style="vertical-align: middle;"><a href="https://www.xilinx.com/content/dam/xilinx/publications/presentations/leveraging-mlir-to-design-for-aie-fpga-2023.pdf"><img src="https://xilinx.github.io/xup_aie_training/images/pdf.png" alt="alt text" /></a></td>
    </tr>
  </tbody>
</table>


<p align="center">Copyright&copy; 2019-2022 AMD/Xilinx</p>
