
TADAMHESPEV_Acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080d8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08008298  08008298  00018298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008684  08008684  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008684  08008684  00018684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800868c  0800868c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800868c  0800868c  0001868c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008690  08008690  00018690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001d4  08008868  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004f4  08008868  000204f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017707  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ac5  00000000  00000000  0003794e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  0003a418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000108e  00000000  00000000  0003b920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000352d  00000000  00000000  0003c9ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019b57  00000000  00000000  0003fedb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f070  00000000  00000000  00059a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006aa4  00000000  00000000  00168aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0016f548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008280 	.word	0x08008280

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08008280 	.word	0x08008280

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f000 fe83 	bl	8001be2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f824 	bl	8000f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee0:	f000 f97c 	bl	80011dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ee4:	f000 f866 	bl	8000fb4 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8000ee8:	f000 f8a2 	bl	8001030 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000eec:	f000 f8ec 	bl	80010c8 <MX_SPI1_Init>
  MX_TIM17_Init();
 8000ef0:	f000 f928 	bl	8001144 <MX_TIM17_Init>





  if (HAL_TIM_IC_Start_IT(&htim17,TIM_CHANNEL_1) != HAL_OK)
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4809      	ldr	r0, [pc, #36]	; (8000f1c <main+0x48>)
 8000ef8:	f003 f8f6 	bl	80040e8 <HAL_TIM_IC_Start_IT>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <main+0x32>
     {
       /* Starting Error */
       Error_Handler();
 8000f02:	f000 fba1 	bl	8001648 <Error_Handler>
//  int diffTol = 5;

  while (1)
  {

	  printf("Speed:\t%f\n",teldata.speed);
 8000f06:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <main+0x4c>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff fb34 	bl	8000578 <__aeabi_f2d>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4803      	ldr	r0, [pc, #12]	; (8000f24 <main+0x50>)
 8000f16:	f005 fa0f 	bl	8006338 <iprintf>
 8000f1a:	e7f4      	b.n	8000f06 <main+0x32>
 8000f1c:	2000033c 	.word	0x2000033c
 8000f20:	20000388 	.word	0x20000388
 8000f24:	08008298 	.word	0x08008298

08000f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b096      	sub	sp, #88	; 0x58
 8000f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	2244      	movs	r2, #68	; 0x44
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f005 fa10 	bl	800635c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f4e:	f001 facb 	bl	80024e8 <HAL_PWREx_ControlVoltageScaling>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f58:	f000 fb76 	bl	8001648 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f5c:	2310      	movs	r3, #16
 8000f5e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f60:	2301      	movs	r3, #1
 8000f62:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f68:	2360      	movs	r3, #96	; 0x60
 8000f6a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4618      	mov	r0, r3
 8000f76:	f001 fb6b 	bl	8002650 <HAL_RCC_OscConfig>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000f80:	f000 fb62 	bl	8001648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f84:	230f      	movs	r3, #15
 8000f86:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f98:	463b      	mov	r3, r7
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f001 ff71 	bl	8002e84 <HAL_RCC_ClockConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000fa8:	f000 fb4e 	bl	8001648 <Error_Handler>
  }
}
 8000fac:	bf00      	nop
 8000fae:	3758      	adds	r7, #88	; 0x58
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fba:	4a1c      	ldr	r2, [pc, #112]	; (800102c <MX_I2C1_Init+0x78>)
 8000fbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fc0:	f640 6214 	movw	r2, #3604	; 0xe14
 8000fc4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fd8:	4b13      	ldr	r3, [pc, #76]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fde:	4b12      	ldr	r3, [pc, #72]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fe4:	4b10      	ldr	r3, [pc, #64]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fea:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_I2C1_Init+0x74>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ff0:	480d      	ldr	r0, [pc, #52]	; (8001028 <MX_I2C1_Init+0x74>)
 8000ff2:	f001 f927 	bl	8002244 <HAL_I2C_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ffc:	f000 fb24 	bl	8001648 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001000:	2100      	movs	r1, #0
 8001002:	4809      	ldr	r0, [pc, #36]	; (8001028 <MX_I2C1_Init+0x74>)
 8001004:	f001 f9b9 	bl	800237a <HAL_I2CEx_ConfigAnalogFilter>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800100e:	f000 fb1b 	bl	8001648 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001012:	2100      	movs	r1, #0
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_I2C1_Init+0x74>)
 8001016:	f001 f9fb 	bl	8002410 <HAL_I2CEx_ConfigDigitalFilter>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001020:	f000 fb12 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200001f0 	.word	0x200001f0
 800102c:	40005400 	.word	0x40005400

08001030 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001034:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001036:	4a23      	ldr	r2, [pc, #140]	; (80010c4 <MX_LPUART1_UART_Init+0x94>)
 8001038:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800103c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001040:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800104e:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800106c:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800106e:	2200      	movs	r2, #0
 8001070:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001072:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001078:	4811      	ldr	r0, [pc, #68]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800107a:	f003 fd50 	bl	8004b1e <HAL_UART_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001084:	f000 fae0 	bl	8001648 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001088:	2100      	movs	r1, #0
 800108a:	480d      	ldr	r0, [pc, #52]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800108c:	f004 fb74 	bl	8005778 <HAL_UARTEx_SetTxFifoThreshold>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001096:	f000 fad7 	bl	8001648 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800109a:	2100      	movs	r1, #0
 800109c:	4808      	ldr	r0, [pc, #32]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800109e:	f004 fba9 	bl	80057f4 <HAL_UARTEx_SetRxFifoThreshold>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010a8:	f000 face 	bl	8001648 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 80010ae:	f004 fb2a 	bl	8005706 <HAL_UARTEx_DisableFifoMode>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010b8:	f000 fac6 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000244 	.word	0x20000244
 80010c4:	40008000 	.word	0x40008000

080010c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <MX_SPI1_Init+0x74>)
 80010ce:	4a1c      	ldr	r2, [pc, #112]	; (8001140 <MX_SPI1_Init+0x78>)
 80010d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <MX_SPI1_Init+0x74>)
 80010d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010da:	4b18      	ldr	r3, [pc, #96]	; (800113c <MX_SPI1_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010e0:	4b16      	ldr	r3, [pc, #88]	; (800113c <MX_SPI1_Init+0x74>)
 80010e2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <MX_SPI1_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <MX_SPI1_Init+0x74>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MX_SPI1_Init+0x74>)
 80010f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <MX_SPI1_Init+0x74>)
 80010fe:	2208      	movs	r2, #8
 8001100:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MX_SPI1_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_SPI1_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MX_SPI1_Init+0x74>)
 8001110:	2200      	movs	r2, #0
 8001112:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_SPI1_Init+0x74>)
 8001116:	2207      	movs	r2, #7
 8001118:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <MX_SPI1_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_SPI1_Init+0x74>)
 8001122:	2208      	movs	r2, #8
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_SPI1_Init+0x74>)
 8001128:	f002 fe82 	bl	8003e30 <HAL_SPI_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001132:	f000 fa89 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200002d8 	.word	0x200002d8
 8001140:	40013000 	.word	0x40013000

08001144 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800114a:	463b      	mov	r3, r7
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001156:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001158:	4a1f      	ldr	r2, [pc, #124]	; (80011d8 <MX_TIM17_Init+0x94>)
 800115a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 3999;
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <MX_TIM17_Init+0x90>)
 800115e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001162:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_TIM17_Init+0x90>)
 800116c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001170:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <MX_TIM17_Init+0x90>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001184:	4813      	ldr	r0, [pc, #76]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001186:	f002 fef6 	bl	8003f76 <HAL_TIM_Base_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM17_Init+0x50>
  {
    Error_Handler();
 8001190:	f000 fa5a 	bl	8001648 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 8001194:	480f      	ldr	r0, [pc, #60]	; (80011d4 <MX_TIM17_Init+0x90>)
 8001196:	f002 ff45 	bl	8004024 <HAL_TIM_IC_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 80011a0:	f000 fa52 	bl	8001648 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80011a4:	2302      	movs	r3, #2
 80011a6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011a8:	2301      	movs	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 80011b0:	230f      	movs	r3, #15
 80011b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011b4:	463b      	mov	r3, r7
 80011b6:	2200      	movs	r2, #0
 80011b8:	4619      	mov	r1, r3
 80011ba:	4806      	ldr	r0, [pc, #24]	; (80011d4 <MX_TIM17_Init+0x90>)
 80011bc:	f003 f9e0 	bl	8004580 <HAL_TIM_IC_ConfigChannel>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_TIM17_Init+0x86>
  {
    Error_Handler();
 80011c6:	f000 fa3f 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2000033c 	.word	0x2000033c
 80011d8:	40014800 	.word	0x40014800

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08e      	sub	sp, #56	; 0x38
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011f2:	4bb2      	ldr	r3, [pc, #712]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4ab1      	ldr	r2, [pc, #708]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80011f8:	f043 0310 	orr.w	r3, r3, #16
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4baf      	ldr	r3, [pc, #700]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0310 	and.w	r3, r3, #16
 8001206:	623b      	str	r3, [r7, #32]
 8001208:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	4bac      	ldr	r3, [pc, #688]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4aab      	ldr	r2, [pc, #684]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4ba9      	ldr	r3, [pc, #676]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	61fb      	str	r3, [r7, #28]
 8001220:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001222:	4ba6      	ldr	r3, [pc, #664]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4aa5      	ldr	r2, [pc, #660]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001228:	f043 0320 	orr.w	r3, r3, #32
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4ba3      	ldr	r3, [pc, #652]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	61bb      	str	r3, [r7, #24]
 8001238:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	4ba0      	ldr	r3, [pc, #640]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a9f      	ldr	r2, [pc, #636]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b9d      	ldr	r3, [pc, #628]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b9a      	ldr	r3, [pc, #616]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	4a99      	ldr	r2, [pc, #612]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125e:	4b97      	ldr	r3, [pc, #604]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	613b      	str	r3, [r7, #16]
 8001268:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4b94      	ldr	r3, [pc, #592]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	4a93      	ldr	r2, [pc, #588]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001270:	f043 0302 	orr.w	r3, r3, #2
 8001274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001276:	4b91      	ldr	r3, [pc, #580]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001282:	4b8e      	ldr	r3, [pc, #568]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a8d      	ldr	r2, [pc, #564]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001288:	f043 0308 	orr.w	r3, r3, #8
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b8b      	ldr	r3, [pc, #556]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0308 	and.w	r3, r3, #8
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800129a:	4b88      	ldr	r3, [pc, #544]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129e:	4a87      	ldr	r2, [pc, #540]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80012a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a6:	4b85      	ldr	r3, [pc, #532]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80012b2:	f001 f9bd 	bl	8002630 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2140      	movs	r1, #64	; 0x40
 80012ba:	4881      	ldr	r0, [pc, #516]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 80012bc:	f000 ffaa 	bl	8002214 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012c0:	230c      	movs	r3, #12
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80012d0:	230d      	movs	r3, #13
 80012d2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d8:	4619      	mov	r1, r3
 80012da:	487a      	ldr	r0, [pc, #488]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 80012dc:	f000 fe08 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80012e0:	2307      	movs	r3, #7
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e4:	2312      	movs	r3, #18
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ec:	2303      	movs	r3, #3
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012f0:	2304      	movs	r3, #4
 80012f2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f8:	4619      	mov	r1, r3
 80012fa:	4873      	ldr	r0, [pc, #460]	; (80014c8 <MX_GPIO_Init+0x2ec>)
 80012fc:	f000 fdf8 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001310:	230d      	movs	r3, #13
 8001312:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001314:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001318:	4619      	mov	r1, r3
 800131a:	486b      	ldr	r0, [pc, #428]	; (80014c8 <MX_GPIO_Init+0x2ec>)
 800131c:	f000 fde8 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001320:	233f      	movs	r3, #63	; 0x3f
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001324:	230b      	movs	r3, #11
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001330:	4619      	mov	r1, r3
 8001332:	4866      	ldr	r0, [pc, #408]	; (80014cc <MX_GPIO_Init+0x2f0>)
 8001334:	f000 fddc 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001338:	2301      	movs	r3, #1
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133c:	2302      	movs	r3, #2
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001348:	2301      	movs	r3, #1
 800134a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001350:	4619      	mov	r1, r3
 8001352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001356:	f000 fdcb 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800135a:	230a      	movs	r3, #10
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800135e:	230b      	movs	r3, #11
 8001360:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136a:	4619      	mov	r1, r3
 800136c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001370:	f000 fdbe 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001374:	2301      	movs	r3, #1
 8001376:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001384:	2302      	movs	r3, #2
 8001386:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138c:	4619      	mov	r1, r3
 800138e:	484c      	ldr	r0, [pc, #304]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 8001390:	f000 fdae 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001394:	2302      	movs	r3, #2
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001398:	230b      	movs	r3, #11
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a4:	4619      	mov	r1, r3
 80013a6:	4846      	ldr	r0, [pc, #280]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 80013a8:	f000 fda2 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013ac:	2304      	movs	r3, #4
 80013ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b0:	2303      	movs	r3, #3
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013bc:	4619      	mov	r1, r3
 80013be:	4840      	ldr	r0, [pc, #256]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 80013c0:	f000 fd96 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80013c4:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d2:	2300      	movs	r3, #0
 80013d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013d6:	2301      	movs	r3, #1
 80013d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013de:	4619      	mov	r1, r3
 80013e0:	4838      	ldr	r0, [pc, #224]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 80013e2:	f000 fd85 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80013f8:	2303      	movs	r3, #3
 80013fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	4830      	ldr	r0, [pc, #192]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 8001404:	f000 fd74 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800141a:	2301      	movs	r3, #1
 800141c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001422:	4619      	mov	r1, r3
 8001424:	4826      	ldr	r0, [pc, #152]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 8001426:	f000 fd63 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800142a:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2302      	movs	r3, #2
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800143c:	230d      	movs	r3, #13
 800143e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001444:	4619      	mov	r1, r3
 8001446:	481e      	ldr	r0, [pc, #120]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 8001448:	f000 fd52 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800144c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800145e:	230e      	movs	r3, #14
 8001460:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001466:	4619      	mov	r1, r3
 8001468:	4815      	ldr	r0, [pc, #84]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 800146a:	f000 fd41 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800146e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001474:	2302      	movs	r3, #2
 8001476:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147c:	2303      	movs	r3, #3
 800147e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001480:	2307      	movs	r3, #7
 8001482:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001488:	4619      	mov	r1, r3
 800148a:	4811      	ldr	r0, [pc, #68]	; (80014d0 <MX_GPIO_Init+0x2f4>)
 800148c:	f000 fd30 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001490:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80014a2:	2302      	movs	r3, #2
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	4808      	ldr	r0, [pc, #32]	; (80014d0 <MX_GPIO_Init+0x2f4>)
 80014ae:	f000 fd1f 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014b2:	2340      	movs	r3, #64	; 0x40
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	e00c      	b.n	80014d4 <MX_GPIO_Init+0x2f8>
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000
 80014c0:	48000400 	.word	0x48000400
 80014c4:	48001000 	.word	0x48001000
 80014c8:	48001400 	.word	0x48001400
 80014cc:	48000800 	.word	0x48000800
 80014d0:	48000c00 	.word	0x48000c00
 80014d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014da:	2300      	movs	r3, #0
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80014de:	230d      	movs	r3, #13
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e6:	4619      	mov	r1, r3
 80014e8:	484a      	ldr	r0, [pc, #296]	; (8001614 <MX_GPIO_Init+0x438>)
 80014ea:	f000 fd01 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014fe:	2302      	movs	r3, #2
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	4842      	ldr	r0, [pc, #264]	; (8001614 <MX_GPIO_Init+0x438>)
 800150a:	f000 fcf1 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800150e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001520:	230c      	movs	r3, #12
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001524:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001528:	4619      	mov	r1, r3
 800152a:	483a      	ldr	r0, [pc, #232]	; (8001614 <MX_GPIO_Init+0x438>)
 800152c:	f000 fce0 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001530:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153e:	2303      	movs	r3, #3
 8001540:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001542:	230a      	movs	r3, #10
 8001544:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154a:	4619      	mov	r1, r3
 800154c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001550:	f000 fcce 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155a:	2300      	movs	r3, #0
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156c:	f000 fcc0 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001570:	2301      	movs	r3, #1
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001574:	2302      	movs	r3, #2
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157c:	2303      	movs	r3, #3
 800157e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001580:	2309      	movs	r3, #9
 8001582:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	4823      	ldr	r0, [pc, #140]	; (8001618 <MX_GPIO_Init+0x43c>)
 800158c:	f000 fcb0 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001590:	2304      	movs	r3, #4
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015a0:	230c      	movs	r3, #12
 80015a2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a8:	4619      	mov	r1, r3
 80015aa:	481b      	ldr	r0, [pc, #108]	; (8001618 <MX_GPIO_Init+0x43c>)
 80015ac:	f000 fca0 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80015b0:	2378      	movs	r3, #120	; 0x78
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c0:	2307      	movs	r3, #7
 80015c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c8:	4619      	mov	r1, r3
 80015ca:	4813      	ldr	r0, [pc, #76]	; (8001618 <MX_GPIO_Init+0x43c>)
 80015cc:	f000 fc90 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015d0:	2340      	movs	r3, #64	; 0x40
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015d8:	2302      	movs	r3, #2
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_GPIO_Init+0x440>)
 80015e8:	f000 fc82 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ec:	2301      	movs	r3, #1
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2300      	movs	r3, #0
 80015fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015fc:	2302      	movs	r3, #2
 80015fe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	4806      	ldr	r0, [pc, #24]	; (8001620 <MX_GPIO_Init+0x444>)
 8001608:	f000 fc72 	bl	8001ef0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800160c:	bf00      	nop
 800160e:	3738      	adds	r7, #56	; 0x38
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	48000800 	.word	0x48000800
 8001618:	48000c00 	.word	0x48000c00
 800161c:	48000400 	.word	0x48000400
 8001620:	48001000 	.word	0x48001000

08001624 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800162c:	1d39      	adds	r1, r7, #4
 800162e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001632:	2201      	movs	r2, #1
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <__io_putchar+0x20>)
 8001636:	f003 fac2 	bl	8004bbe <HAL_UART_Transmit>
  return ch;
 800163a:	687b      	ldr	r3, [r7, #4]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000244 	.word	0x20000244

08001648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800164c:	b672      	cpsid	i
}
 800164e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001650:	e7fe      	b.n	8001650 <Error_Handler+0x8>
	...

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <HAL_MspInit+0x44>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800165e:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_MspInit+0x44>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6613      	str	r3, [r2, #96]	; 0x60
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <HAL_MspInit+0x44>)
 8001668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <HAL_MspInit+0x44>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001676:	4a08      	ldr	r2, [pc, #32]	; (8001698 <HAL_MspInit+0x44>)
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800167c:	6593      	str	r3, [r2, #88]	; 0x58
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_MspInit+0x44>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b0ae      	sub	sp, #184	; 0xb8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	2294      	movs	r2, #148	; 0x94
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f004 fe4d 	bl	800635c <memset>
  if(hi2c->Instance==I2C1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a21      	ldr	r2, [pc, #132]	; (800174c <HAL_I2C_MspInit+0xb0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d13b      	bne.n	8001744 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016cc:	2340      	movs	r3, #64	; 0x40
 80016ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 fe91 	bl	8003400 <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016e4:	f7ff ffb0 	bl	8001648 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 80016ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ec:	4a18      	ldr	r2, [pc, #96]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 80016ee:	f043 0302 	orr.w	r3, r3, #2
 80016f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f4:	4b16      	ldr	r3, [pc, #88]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 80016f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001700:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001704:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001708:	2312      	movs	r3, #18
 800170a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001714:	2303      	movs	r3, #3
 8001716:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800171a:	2304      	movs	r3, #4
 800171c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001720:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001724:	4619      	mov	r1, r3
 8001726:	480b      	ldr	r0, [pc, #44]	; (8001754 <HAL_I2C_MspInit+0xb8>)
 8001728:	f000 fbe2 	bl	8001ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001730:	4a07      	ldr	r2, [pc, #28]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 8001732:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001736:	6593      	str	r3, [r2, #88]	; 0x58
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_I2C_MspInit+0xb4>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001744:	bf00      	nop
 8001746:	37b8      	adds	r7, #184	; 0xb8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40005400 	.word	0x40005400
 8001750:	40021000 	.word	0x40021000
 8001754:	48000400 	.word	0x48000400

08001758 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b0ae      	sub	sp, #184	; 0xb8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	2294      	movs	r2, #148	; 0x94
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f004 fdef 	bl	800635c <memset>
  if(huart->Instance==LPUART1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a22      	ldr	r2, [pc, #136]	; (800180c <HAL_UART_MspInit+0xb4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d13d      	bne.n	8001804 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001788:	2320      	movs	r3, #32
 800178a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800178c:	2300      	movs	r3, #0
 800178e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001790:	f107 0310 	add.w	r3, r7, #16
 8001794:	4618      	mov	r0, r3
 8001796:	f001 fe33 	bl	8003400 <HAL_RCCEx_PeriphCLKConfig>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017a0:	f7ff ff52 	bl	8001648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80017a4:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a8:	4a19      	ldr	r2, [pc, #100]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	65d3      	str	r3, [r2, #92]	; 0x5c
 80017b0:	4b17      	ldr	r3, [pc, #92]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80017bc:	4b14      	ldr	r3, [pc, #80]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c0:	4a13      	ldr	r2, [pc, #76]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017c8:	4b11      	ldr	r3, [pc, #68]	; (8001810 <HAL_UART_MspInit+0xb8>)
 80017ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80017d4:	f000 ff2c 	bl	8002630 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80017d8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80017dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ec:	2303      	movs	r3, #3
 80017ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80017f2:	2308      	movs	r3, #8
 80017f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017f8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017fc:	4619      	mov	r1, r3
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <HAL_UART_MspInit+0xbc>)
 8001800:	f000 fb76 	bl	8001ef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001804:	bf00      	nop
 8001806:	37b8      	adds	r7, #184	; 0xb8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40008000 	.word	0x40008000
 8001810:	40021000 	.word	0x40021000
 8001814:	48001800 	.word	0x48001800

08001818 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	; 0x28
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a17      	ldr	r2, [pc, #92]	; (8001894 <HAL_SPI_MspInit+0x7c>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d128      	bne.n	800188c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800183a:	4b17      	ldr	r3, [pc, #92]	; (8001898 <HAL_SPI_MspInit+0x80>)
 800183c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800183e:	4a16      	ldr	r2, [pc, #88]	; (8001898 <HAL_SPI_MspInit+0x80>)
 8001840:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001844:	6613      	str	r3, [r2, #96]	; 0x60
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <HAL_SPI_MspInit+0x80>)
 8001848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001852:	4b11      	ldr	r3, [pc, #68]	; (8001898 <HAL_SPI_MspInit+0x80>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001856:	4a10      	ldr	r2, [pc, #64]	; (8001898 <HAL_SPI_MspInit+0x80>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800185e:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <HAL_SPI_MspInit+0x80>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800186a:	23f0      	movs	r3, #240	; 0xf0
 800186c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001876:	2303      	movs	r3, #3
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800187a:	2305      	movs	r3, #5
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 0314 	add.w	r3, r7, #20
 8001882:	4619      	mov	r1, r3
 8001884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001888:	f000 fb32 	bl	8001ef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800188c:	bf00      	nop
 800188e:	3728      	adds	r7, #40	; 0x28
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40013000 	.word	0x40013000
 8001898:	40021000 	.word	0x40021000

0800189c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM17)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a1b      	ldr	r2, [pc, #108]	; (8001928 <HAL_TIM_Base_MspInit+0x8c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d12f      	bne.n	800191e <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80018be:	4b1b      	ldr	r3, [pc, #108]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018c2:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018c8:	6613      	str	r3, [r2, #96]	; 0x60
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018da:	4a14      	ldr	r2, [pc, #80]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018dc:	f043 0310 	orr.w	r3, r3, #16
 80018e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_TIM_Base_MspInit+0x90>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM17 GPIO Configuration
    PE1     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018ee:	2302      	movs	r3, #2
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018f6:	2302      	movs	r3, #2
 80018f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM17;
 80018fe:	230e      	movs	r3, #14
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	4809      	ldr	r0, [pc, #36]	; (8001930 <HAL_TIM_Base_MspInit+0x94>)
 800190a:	f000 faf1 	bl	8001ef0 <HAL_GPIO_Init>

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	201a      	movs	r0, #26
 8001914:	f000 fab5 	bl	8001e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001918:	201a      	movs	r0, #26
 800191a:	f000 face 	bl	8001eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40014800 	.word	0x40014800
 800192c:	40021000 	.word	0x40021000
 8001930:	48001000 	.word	0x48001000

08001934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001938:	e7fe      	b.n	8001938 <NMI_Handler+0x4>

0800193a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193e:	e7fe      	b.n	800193e <HardFault_Handler+0x4>

08001940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001944:	e7fe      	b.n	8001944 <MemManage_Handler+0x4>

08001946 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001946:	b480      	push	{r7}
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194a:	e7fe      	b.n	800194a <BusFault_Handler+0x4>

0800194c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001950:	e7fe      	b.n	8001950 <UsageFault_Handler+0x4>

08001952 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001980:	f000 f984 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}

08001988 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800198e:	480f      	ldr	r0, [pc, #60]	; (80019cc <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8001990:	f002 fcf4 	bl	800437c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  curTime = TIM17->CCR1; //get current time value
 8001994:	4b0e      	ldr	r3, [pc, #56]	; (80019d0 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 8001996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001998:	b29a      	uxth	r2, r3
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <TIM1_TRG_COM_TIM17_IRQHandler+0x4c>)
 800199c:	801a      	strh	r2, [r3, #0]
  TIM17->CNT = 0;
 800199e:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	625a      	str	r2, [r3, #36]	; 0x24
//  current_time /= 1000.0; //ms to s
//  current_time /= 3600.0; //s to h
//  rate = dist/current_time; //mph
//  float temp = rate;

  	float temp = veloMultiplier/curTime;
 80019a4:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80019d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>
 80019a8:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <TIM1_TRG_COM_TIM17_IRQHandler+0x4c>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	ee07 3a90 	vmov	s15, r3
 80019b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019b8:	edc7 7a01 	vstr	s15, [r7, #4]
  	teldata.speed = temp;
 80019bc:	4a07      	ldr	r2, [pc, #28]	; (80019dc <TIM1_TRG_COM_TIM17_IRQHandler+0x54>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6093      	str	r3, [r2, #8]

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000033c 	.word	0x2000033c
 80019d0:	40014800 	.word	0x40014800
 80019d4:	2000039c 	.word	0x2000039c
 80019d8:	455267a3 	.word	0x455267a3
 80019dc:	20000388 	.word	0x20000388

080019e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return 1;
 80019e4:	2301      	movs	r3, #1
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <_kill>:

int _kill(int pid, int sig)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019fa:	f004 fcbb 	bl	8006374 <__errno>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2216      	movs	r2, #22
 8001a02:	601a      	str	r2, [r3, #0]
  return -1;
 8001a04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_exit>:

void _exit (int status)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ffe7 	bl	80019f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a22:	e7fe      	b.n	8001a22 <_exit+0x12>

08001a24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	e00a      	b.n	8001a4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a36:	f3af 8000 	nop.w
 8001a3a:	4601      	mov	r1, r0
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	1c5a      	adds	r2, r3, #1
 8001a40:	60ba      	str	r2, [r7, #8]
 8001a42:	b2ca      	uxtb	r2, r1
 8001a44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	dbf0      	blt.n	8001a36 <_read+0x12>
  }

  return len;
 8001a54:	687b      	ldr	r3, [r7, #4]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e009      	b.n	8001a84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	60ba      	str	r2, [r7, #8]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fdd3 	bl	8001624 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbf1      	blt.n	8001a70 <_write+0x12>
  }
  return len;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_close>:

int _close(int file)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001abe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <_isatty>:

int _isatty(int file)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ad6:	2301      	movs	r3, #1
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b08:	4a14      	ldr	r2, [pc, #80]	; (8001b5c <_sbrk+0x5c>)
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <_sbrk+0x60>)
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b14:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <_sbrk+0x64>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d102      	bne.n	8001b22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <_sbrk+0x64>)
 8001b1e:	4a12      	ldr	r2, [pc, #72]	; (8001b68 <_sbrk+0x68>)
 8001b20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <_sbrk+0x64>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d207      	bcs.n	8001b40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b30:	f004 fc20 	bl	8006374 <__errno>
 8001b34:	4603      	mov	r3, r0
 8001b36:	220c      	movs	r2, #12
 8001b38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b3e:	e009      	b.n	8001b54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b40:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <_sbrk+0x64>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b46:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <_sbrk+0x64>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4a05      	ldr	r2, [pc, #20]	; (8001b64 <_sbrk+0x64>)
 8001b50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b52:	68fb      	ldr	r3, [r7, #12]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	200a0000 	.word	0x200a0000
 8001b60:	00000400 	.word	0x00000400
 8001b64:	200003a0 	.word	0x200003a0
 8001b68:	200004f8 	.word	0x200004f8

08001b6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <SystemInit+0x20>)
 8001b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <SystemInit+0x20>)
 8001b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b94:	f7ff ffea 	bl	8001b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b98:	480c      	ldr	r0, [pc, #48]	; (8001bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001b9a:	490d      	ldr	r1, [pc, #52]	; (8001bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	; (8001bd4 <LoopForever+0xe>)
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba0:	e002      	b.n	8001ba8 <LoopCopyDataInit>

08001ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba6:	3304      	adds	r3, #4

08001ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bac:	d3f9      	bcc.n	8001ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bae:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bb0:	4c0a      	ldr	r4, [pc, #40]	; (8001bdc <LoopForever+0x16>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb4:	e001      	b.n	8001bba <LoopFillZerobss>

08001bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb8:	3204      	adds	r2, #4

08001bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bbc:	d3fb      	bcc.n	8001bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bbe:	f004 fbdf 	bl	8006380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bc2:	f7ff f987 	bl	8000ed4 <main>

08001bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bc6:	e7fe      	b.n	8001bc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bc8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001bd4:	08008694 	.word	0x08008694
  ldr r2, =_sbss
 8001bd8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001bdc:	200004f4 	.word	0x200004f4

08001be0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001be0:	e7fe      	b.n	8001be0 <ADC1_IRQHandler>

08001be2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f93d 	bl	8001e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	f000 f80e 	bl	8001c14 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d002      	beq.n	8001c04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	71fb      	strb	r3, [r7, #7]
 8001c02:	e001      	b.n	8001c08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c04:	f7ff fd26 	bl	8001654 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c08:	79fb      	ldrb	r3, [r7, #7]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c20:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_InitTick+0x6c>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d023      	beq.n	8001c70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c28:	4b16      	ldr	r3, [pc, #88]	; (8001c84 <HAL_InitTick+0x70>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_InitTick+0x6c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f949 	bl	8001ed6 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b0f      	cmp	r3, #15
 8001c4e:	d809      	bhi.n	8001c64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c50:	2200      	movs	r2, #0
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c58:	f000 f913 	bl	8001e82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <HAL_InitTick+0x74>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	e007      	b.n	8001c74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e004      	b.n	8001c74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
 8001c6e:	e001      	b.n	8001c74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000004 	.word	0x20000004

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	200003a4 	.word	0x200003a4

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	; (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	200003a4 	.word	0x200003a4

08001ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfe:	4a04      	ldr	r2, [pc, #16]	; (8001d10 <__NVIC_SetPriorityGrouping+0x44>)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	60d3      	str	r3, [r2, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <__NVIC_GetPriorityGrouping+0x18>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	0a1b      	lsrs	r3, r3, #8
 8001d1e:	f003 0307 	and.w	r3, r3, #7
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	db0b      	blt.n	8001d5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f003 021f 	and.w	r2, r3, #31
 8001d48:	4907      	ldr	r1, [pc, #28]	; (8001d68 <__NVIC_EnableIRQ+0x38>)
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	095b      	lsrs	r3, r3, #5
 8001d50:	2001      	movs	r0, #1
 8001d52:	fa00 f202 	lsl.w	r2, r0, r2
 8001d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	6039      	str	r1, [r7, #0]
 8001d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	db0a      	blt.n	8001d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	490c      	ldr	r1, [pc, #48]	; (8001db8 <__NVIC_SetPriority+0x4c>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	0112      	lsls	r2, r2, #4
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	440b      	add	r3, r1
 8001d90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d94:	e00a      	b.n	8001dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	4908      	ldr	r1, [pc, #32]	; (8001dbc <__NVIC_SetPriority+0x50>)
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	3b04      	subs	r3, #4
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	440b      	add	r3, r1
 8001daa:	761a      	strb	r2, [r3, #24]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	e000e100 	.word	0xe000e100
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	; 0x24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f1c3 0307 	rsb	r3, r3, #7
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	bf28      	it	cs
 8001dde:	2304      	movcs	r3, #4
 8001de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3304      	adds	r3, #4
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d902      	bls.n	8001df0 <NVIC_EncodePriority+0x30>
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3b03      	subs	r3, #3
 8001dee:	e000      	b.n	8001df2 <NVIC_EncodePriority+0x32>
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43da      	mvns	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	401a      	ands	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43d9      	mvns	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	4313      	orrs	r3, r2
         );
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
	...

08001e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e38:	d301      	bcc.n	8001e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00f      	b.n	8001e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <SysTick_Config+0x40>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e46:	210f      	movs	r1, #15
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e4c:	f7ff ff8e 	bl	8001d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e50:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <SysTick_Config+0x40>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e56:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <SysTick_Config+0x40>)
 8001e58:	2207      	movs	r2, #7
 8001e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	e000e010 	.word	0xe000e010

08001e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff29 	bl	8001ccc <__NVIC_SetPriorityGrouping>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e94:	f7ff ff3e 	bl	8001d14 <__NVIC_GetPriorityGrouping>
 8001e98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	6978      	ldr	r0, [r7, #20]
 8001ea0:	f7ff ff8e 	bl	8001dc0 <NVIC_EncodePriority>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff5d 	bl	8001d6c <__NVIC_SetPriority>
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff31 	bl	8001d30 <__NVIC_EnableIRQ>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffa2 	bl	8001e28 <SysTick_Config>
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001efe:	e166      	b.n	80021ce <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	2101      	movs	r1, #1
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 8158 	beq.w	80021c8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d005      	beq.n	8001f30 <HAL_GPIO_Init+0x40>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d130      	bne.n	8001f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	2203      	movs	r2, #3
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	68da      	ldr	r2, [r3, #12]
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f66:	2201      	movs	r2, #1
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	4013      	ands	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	091b      	lsrs	r3, r3, #4
 8001f7c:	f003 0201 	and.w	r2, r3, #1
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 0303 	and.w	r3, r3, #3
 8001f9a:	2b03      	cmp	r3, #3
 8001f9c:	d017      	beq.n	8001fce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	2203      	movs	r2, #3
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	689a      	ldr	r2, [r3, #8]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d123      	bne.n	8002022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	08da      	lsrs	r2, r3, #3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3208      	adds	r2, #8
 8001fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	220f      	movs	r2, #15
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	691a      	ldr	r2, [r3, #16]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	08da      	lsrs	r2, r3, #3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3208      	adds	r2, #8
 800201c:	6939      	ldr	r1, [r7, #16]
 800201e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	2203      	movs	r2, #3
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43db      	mvns	r3, r3
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	4013      	ands	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 0203 	and.w	r2, r3, #3
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 80b2 	beq.w	80021c8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002064:	4b61      	ldr	r3, [pc, #388]	; (80021ec <HAL_GPIO_Init+0x2fc>)
 8002066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002068:	4a60      	ldr	r2, [pc, #384]	; (80021ec <HAL_GPIO_Init+0x2fc>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6613      	str	r3, [r2, #96]	; 0x60
 8002070:	4b5e      	ldr	r3, [pc, #376]	; (80021ec <HAL_GPIO_Init+0x2fc>)
 8002072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800207c:	4a5c      	ldr	r2, [pc, #368]	; (80021f0 <HAL_GPIO_Init+0x300>)
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	089b      	lsrs	r3, r3, #2
 8002082:	3302      	adds	r3, #2
 8002084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	220f      	movs	r2, #15
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	43db      	mvns	r3, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4013      	ands	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020a6:	d02b      	beq.n	8002100 <HAL_GPIO_Init+0x210>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a52      	ldr	r2, [pc, #328]	; (80021f4 <HAL_GPIO_Init+0x304>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d025      	beq.n	80020fc <HAL_GPIO_Init+0x20c>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a51      	ldr	r2, [pc, #324]	; (80021f8 <HAL_GPIO_Init+0x308>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d01f      	beq.n	80020f8 <HAL_GPIO_Init+0x208>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a50      	ldr	r2, [pc, #320]	; (80021fc <HAL_GPIO_Init+0x30c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d019      	beq.n	80020f4 <HAL_GPIO_Init+0x204>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a4f      	ldr	r2, [pc, #316]	; (8002200 <HAL_GPIO_Init+0x310>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_GPIO_Init+0x200>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a4e      	ldr	r2, [pc, #312]	; (8002204 <HAL_GPIO_Init+0x314>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00d      	beq.n	80020ec <HAL_GPIO_Init+0x1fc>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a4d      	ldr	r2, [pc, #308]	; (8002208 <HAL_GPIO_Init+0x318>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <HAL_GPIO_Init+0x1f8>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a4c      	ldr	r2, [pc, #304]	; (800220c <HAL_GPIO_Init+0x31c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_GPIO_Init+0x1f4>
 80020e0:	2307      	movs	r3, #7
 80020e2:	e00e      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020e4:	2308      	movs	r3, #8
 80020e6:	e00c      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020e8:	2306      	movs	r3, #6
 80020ea:	e00a      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020ec:	2305      	movs	r3, #5
 80020ee:	e008      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020f0:	2304      	movs	r3, #4
 80020f2:	e006      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020f4:	2303      	movs	r3, #3
 80020f6:	e004      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020f8:	2302      	movs	r3, #2
 80020fa:	e002      	b.n	8002102 <HAL_GPIO_Init+0x212>
 80020fc:	2301      	movs	r3, #1
 80020fe:	e000      	b.n	8002102 <HAL_GPIO_Init+0x212>
 8002100:	2300      	movs	r3, #0
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	f002 0203 	and.w	r2, r2, #3
 8002108:	0092      	lsls	r2, r2, #2
 800210a:	4093      	lsls	r3, r2
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	4313      	orrs	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002112:	4937      	ldr	r1, [pc, #220]	; (80021f0 <HAL_GPIO_Init+0x300>)
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	089b      	lsrs	r3, r3, #2
 8002118:	3302      	adds	r3, #2
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002120:	4b3b      	ldr	r3, [pc, #236]	; (8002210 <HAL_GPIO_Init+0x320>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	43db      	mvns	r3, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002144:	4a32      	ldr	r2, [pc, #200]	; (8002210 <HAL_GPIO_Init+0x320>)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800214a:	4b31      	ldr	r3, [pc, #196]	; (8002210 <HAL_GPIO_Init+0x320>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	43db      	mvns	r3, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4313      	orrs	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800216e:	4a28      	ldr	r2, [pc, #160]	; (8002210 <HAL_GPIO_Init+0x320>)
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002174:	4b26      	ldr	r3, [pc, #152]	; (8002210 <HAL_GPIO_Init+0x320>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	43db      	mvns	r3, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002198:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <HAL_GPIO_Init+0x320>)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800219e:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <HAL_GPIO_Init+0x320>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	43db      	mvns	r3, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4013      	ands	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021c2:	4a13      	ldr	r2, [pc, #76]	; (8002210 <HAL_GPIO_Init+0x320>)
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	3301      	adds	r3, #1
 80021cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	fa22 f303 	lsr.w	r3, r2, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f47f ae91 	bne.w	8001f00 <HAL_GPIO_Init+0x10>
  }
}
 80021de:	bf00      	nop
 80021e0:	bf00      	nop
 80021e2:	371c      	adds	r7, #28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010000 	.word	0x40010000
 80021f4:	48000400 	.word	0x48000400
 80021f8:	48000800 	.word	0x48000800
 80021fc:	48000c00 	.word	0x48000c00
 8002200:	48001000 	.word	0x48001000
 8002204:	48001400 	.word	0x48001400
 8002208:	48001800 	.word	0x48001800
 800220c:	48001c00 	.word	0x48001c00
 8002210:	40010400 	.word	0x40010400

08002214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	807b      	strh	r3, [r7, #2]
 8002220:	4613      	mov	r3, r2
 8002222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002224:	787b      	ldrb	r3, [r7, #1]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800222a:	887a      	ldrh	r2, [r7, #2]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002230:	e002      	b.n	8002238 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002232:	887a      	ldrh	r2, [r7, #2]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e08d      	b.n	8002372 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d106      	bne.n	8002270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7ff fa16 	bl	800169c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2224      	movs	r2, #36	; 0x24
 8002274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 0201 	bic.w	r2, r2, #1
 8002286:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002294:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d107      	bne.n	80022be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	e006      	b.n	80022cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80022ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d108      	bne.n	80022e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022e2:	605a      	str	r2, [r3, #4]
 80022e4:	e007      	b.n	80022f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002308:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002318:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69d9      	ldr	r1, [r3, #28]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1a      	ldr	r2, [r3, #32]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b20      	cmp	r3, #32
 800238e:	d138      	bne.n	8002402 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800239a:	2302      	movs	r3, #2
 800239c:	e032      	b.n	8002404 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2224      	movs	r2, #36	; 0x24
 80023aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0201 	bic.w	r2, r2, #1
 80023bc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80023cc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6819      	ldr	r1, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e000      	b.n	8002404 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002402:	2302      	movs	r3, #2
  }
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b20      	cmp	r3, #32
 8002424:	d139      	bne.n	800249a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002430:	2302      	movs	r3, #2
 8002432:	e033      	b.n	800249c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2224      	movs	r2, #36	; 0x24
 8002440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0201 	bic.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002462:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	021b      	lsls	r3, r3, #8
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2220      	movs	r2, #32
 800248a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e000      	b.n	800249c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800249a:	2302      	movs	r3, #2
  }
}
 800249c:	4618      	mov	r0, r3
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024ac:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024b8:	d102      	bne.n	80024c0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80024ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024be:	e00b      	b.n	80024d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80024c0:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024ce:	d102      	bne.n	80024d6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80024d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024d4:	e000      	b.n	80024d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80024d6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40007000 	.word	0x40007000

080024e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d141      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024f6:	4b4b      	ldr	r3, [pc, #300]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002502:	d131      	bne.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002504:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002506:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800250a:	4a46      	ldr	r2, [pc, #280]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800250c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002510:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002514:	4b43      	ldr	r3, [pc, #268]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800251c:	4a41      	ldr	r2, [pc, #260]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800251e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002522:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002524:	4b40      	ldr	r3, [pc, #256]	; (8002628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2232      	movs	r2, #50	; 0x32
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	4a3f      	ldr	r2, [pc, #252]	; (800262c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002530:	fba2 2303 	umull	r2, r3, r2, r3
 8002534:	0c9b      	lsrs	r3, r3, #18
 8002536:	3301      	adds	r3, #1
 8002538:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800253a:	e002      	b.n	8002542 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3b01      	subs	r3, #1
 8002540:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002542:	4b38      	ldr	r3, [pc, #224]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800254e:	d102      	bne.n	8002556 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f2      	bne.n	800253c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002556:	4b33      	ldr	r3, [pc, #204]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002562:	d158      	bne.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e057      	b.n	8002618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002568:	4b2e      	ldr	r3, [pc, #184]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800256e:	4a2d      	ldr	r2, [pc, #180]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002574:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002578:	e04d      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002580:	d141      	bne.n	8002606 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002582:	4b28      	ldr	r3, [pc, #160]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800258a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800258e:	d131      	bne.n	80025f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002590:	4b24      	ldr	r3, [pc, #144]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002596:	4a23      	ldr	r2, [pc, #140]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800259c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a0:	4b20      	ldr	r3, [pc, #128]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025a8:	4a1e      	ldr	r2, [pc, #120]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80025b0:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2232      	movs	r2, #50	; 0x32
 80025b6:	fb02 f303 	mul.w	r3, r2, r3
 80025ba:	4a1c      	ldr	r2, [pc, #112]	; (800262c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025bc:	fba2 2303 	umull	r2, r3, r2, r3
 80025c0:	0c9b      	lsrs	r3, r3, #18
 80025c2:	3301      	adds	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025c6:	e002      	b.n	80025ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ce:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025da:	d102      	bne.n	80025e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f2      	bne.n	80025c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025e2:	4b10      	ldr	r3, [pc, #64]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ee:	d112      	bne.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e011      	b.n	8002618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f4:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002600:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002604:	e007      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002610:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002614:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	40007000 	.word	0x40007000
 8002628:	20000000 	.word	0x20000000
 800262c:	431bde83 	.word	0x431bde83

08002630 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4a04      	ldr	r2, [pc, #16]	; (800264c <HAL_PWREx_EnableVddIO2+0x1c>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800263e:	6053      	str	r3, [r2, #4]
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40007000 	.word	0x40007000

08002650 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b088      	sub	sp, #32
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d102      	bne.n	8002664 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	f000 bc08 	b.w	8002e74 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002664:	4b96      	ldr	r3, [pc, #600]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 030c 	and.w	r3, r3, #12
 800266c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800266e:	4b94      	ldr	r3, [pc, #592]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80e4 	beq.w	800284e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d007      	beq.n	800269c <HAL_RCC_OscConfig+0x4c>
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	2b0c      	cmp	r3, #12
 8002690:	f040 808b 	bne.w	80027aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	2b01      	cmp	r3, #1
 8002698:	f040 8087 	bne.w	80027aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800269c:	4b88      	ldr	r3, [pc, #544]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_OscConfig+0x64>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e3df      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a1a      	ldr	r2, [r3, #32]
 80026b8:	4b81      	ldr	r3, [pc, #516]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <HAL_RCC_OscConfig+0x7e>
 80026c4:	4b7e      	ldr	r3, [pc, #504]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026cc:	e005      	b.n	80026da <HAL_RCC_OscConfig+0x8a>
 80026ce:	4b7c      	ldr	r3, [pc, #496]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d4:	091b      	lsrs	r3, r3, #4
 80026d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026da:	4293      	cmp	r3, r2
 80026dc:	d223      	bcs.n	8002726 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 fdcc 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e3c0      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026f2:	4b73      	ldr	r3, [pc, #460]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a72      	ldr	r2, [pc, #456]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026f8:	f043 0308 	orr.w	r3, r3, #8
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b70      	ldr	r3, [pc, #448]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	496d      	ldr	r1, [pc, #436]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800270c:	4313      	orrs	r3, r2
 800270e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002710:	4b6b      	ldr	r3, [pc, #428]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	4968      	ldr	r1, [pc, #416]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
 8002724:	e025      	b.n	8002772 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002726:	4b66      	ldr	r3, [pc, #408]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a65      	ldr	r2, [pc, #404]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800272c:	f043 0308 	orr.w	r3, r3, #8
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	4b63      	ldr	r3, [pc, #396]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4960      	ldr	r1, [pc, #384]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002740:	4313      	orrs	r3, r2
 8002742:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002744:	4b5e      	ldr	r3, [pc, #376]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	495b      	ldr	r1, [pc, #364]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fd8c 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e380      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002772:	f000 fcc1 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 8002776:	4602      	mov	r2, r0
 8002778:	4b51      	ldr	r3, [pc, #324]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	091b      	lsrs	r3, r3, #4
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	4950      	ldr	r1, [pc, #320]	; (80028c4 <HAL_RCC_OscConfig+0x274>)
 8002784:	5ccb      	ldrb	r3, [r1, r3]
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	fa22 f303 	lsr.w	r3, r2, r3
 800278e:	4a4e      	ldr	r2, [pc, #312]	; (80028c8 <HAL_RCC_OscConfig+0x278>)
 8002790:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002792:	4b4e      	ldr	r3, [pc, #312]	; (80028cc <HAL_RCC_OscConfig+0x27c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff fa3c 	bl	8001c14 <HAL_InitTick>
 800279c:	4603      	mov	r3, r0
 800279e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d052      	beq.n	800284c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	e364      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d032      	beq.n	8002818 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027b2:	4b43      	ldr	r3, [pc, #268]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a42      	ldr	r2, [pc, #264]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027be:	f7ff fa79 	bl	8001cb4 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027c4:	e008      	b.n	80027d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027c6:	f7ff fa75 	bl	8001cb4 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e34d      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027d8:	4b39      	ldr	r3, [pc, #228]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e4:	4b36      	ldr	r3, [pc, #216]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a35      	ldr	r2, [pc, #212]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027ea:	f043 0308 	orr.w	r3, r3, #8
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b33      	ldr	r3, [pc, #204]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4930      	ldr	r1, [pc, #192]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002802:	4b2f      	ldr	r3, [pc, #188]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	492b      	ldr	r1, [pc, #172]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
 8002816:	e01a      	b.n	800284e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002818:	4b29      	ldr	r3, [pc, #164]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a28      	ldr	r2, [pc, #160]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002824:	f7ff fa46 	bl	8001cb4 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800282c:	f7ff fa42 	bl	8001cb4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e31a      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x1dc>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d073      	beq.n	8002942 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d005      	beq.n	800286c <HAL_RCC_OscConfig+0x21c>
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d10e      	bne.n	8002884 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d10b      	bne.n	8002884 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d063      	beq.n	8002940 <HAL_RCC_OscConfig+0x2f0>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d15f      	bne.n	8002940 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e2f7      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288c:	d106      	bne.n	800289c <HAL_RCC_OscConfig+0x24c>
 800288e:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a0b      	ldr	r2, [pc, #44]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e025      	b.n	80028e8 <HAL_RCC_OscConfig+0x298>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028a4:	d114      	bne.n	80028d0 <HAL_RCC_OscConfig+0x280>
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a05      	ldr	r2, [pc, #20]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b03      	ldr	r3, [pc, #12]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a02      	ldr	r2, [pc, #8]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	e013      	b.n	80028e8 <HAL_RCC_OscConfig+0x298>
 80028c0:	40021000 	.word	0x40021000
 80028c4:	080082a4 	.word	0x080082a4
 80028c8:	20000000 	.word	0x20000000
 80028cc:	20000004 	.word	0x20000004
 80028d0:	4ba0      	ldr	r3, [pc, #640]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a9f      	ldr	r2, [pc, #636]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b9d      	ldr	r3, [pc, #628]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a9c      	ldr	r2, [pc, #624]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d013      	beq.n	8002918 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7ff f9e0 	bl	8001cb4 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7ff f9dc 	bl	8001cb4 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	; 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e2b4      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290a:	4b92      	ldr	r3, [pc, #584]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0x2a8>
 8002916:	e014      	b.n	8002942 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7ff f9cc 	bl	8001cb4 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7ff f9c8 	bl	8001cb4 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	; 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e2a0      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002932:	4b88      	ldr	r3, [pc, #544]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x2d0>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d060      	beq.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	2b04      	cmp	r3, #4
 8002952:	d005      	beq.n	8002960 <HAL_RCC_OscConfig+0x310>
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d119      	bne.n	800298e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b02      	cmp	r3, #2
 800295e:	d116      	bne.n	800298e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002960:	4b7c      	ldr	r3, [pc, #496]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <HAL_RCC_OscConfig+0x328>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e27d      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b76      	ldr	r3, [pc, #472]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	4973      	ldr	r1, [pc, #460]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298c:	e040      	b.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d023      	beq.n	80029de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002996:	4b6f      	ldr	r3, [pc, #444]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a6e      	ldr	r2, [pc, #440]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800299c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a2:	f7ff f987 	bl	8001cb4 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029aa:	f7ff f983 	bl	8001cb4 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e25b      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029bc:	4b65      	ldr	r3, [pc, #404]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c8:	4b62      	ldr	r3, [pc, #392]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	495f      	ldr	r1, [pc, #380]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
 80029dc:	e018      	b.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029de:	4b5d      	ldr	r3, [pc, #372]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a5c      	ldr	r2, [pc, #368]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7ff f963 	bl	8001cb4 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029f2:	f7ff f95f 	bl	8001cb4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e237      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a04:	4b53      	ldr	r3, [pc, #332]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f0      	bne.n	80029f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d03c      	beq.n	8002a96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d01c      	beq.n	8002a5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a24:	4b4b      	ldr	r3, [pc, #300]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a2a:	4a4a      	ldr	r2, [pc, #296]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7ff f93e 	bl	8001cb4 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7ff f93a 	bl	8001cb4 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e212      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a4e:	4b41      	ldr	r3, [pc, #260]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0ef      	beq.n	8002a3c <HAL_RCC_OscConfig+0x3ec>
 8002a5c:	e01b      	b.n	8002a96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a5e:	4b3d      	ldr	r3, [pc, #244]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a64:	4a3b      	ldr	r2, [pc, #236]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a66:	f023 0301 	bic.w	r3, r3, #1
 8002a6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6e:	f7ff f921 	bl	8001cb4 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a76:	f7ff f91d 	bl	8001cb4 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e1f5      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a88:	4b32      	ldr	r3, [pc, #200]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1ef      	bne.n	8002a76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f000 80a6 	beq.w	8002bf0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10d      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab4:	4b27      	ldr	r3, [pc, #156]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab8:	4a26      	ldr	r2, [pc, #152]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abe:	6593      	str	r3, [r2, #88]	; 0x58
 8002ac0:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002acc:	2301      	movs	r3, #1
 8002ace:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ad0:	4b21      	ldr	r3, [pc, #132]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d118      	bne.n	8002b0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002adc:	4b1e      	ldr	r3, [pc, #120]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1d      	ldr	r2, [pc, #116]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae8:	f7ff f8e4 	bl	8001cb4 <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af0:	f7ff f8e0 	bl	8001cb4 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e1b8      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d108      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4d8>
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b1c:	4a0d      	ldr	r2, [pc, #52]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b26:	e029      	b.n	8002b7c <HAL_RCC_OscConfig+0x52c>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	d115      	bne.n	8002b5c <HAL_RCC_OscConfig+0x50c>
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b38:	f043 0304 	orr.w	r3, r3, #4
 8002b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b40:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b46:	4a03      	ldr	r2, [pc, #12]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b50:	e014      	b.n	8002b7c <HAL_RCC_OscConfig+0x52c>
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	4b9d      	ldr	r3, [pc, #628]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b62:	4a9c      	ldr	r2, [pc, #624]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b64:	f023 0301 	bic.w	r3, r3, #1
 8002b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b6c:	4b99      	ldr	r3, [pc, #612]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b72:	4a98      	ldr	r2, [pc, #608]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b74:	f023 0304 	bic.w	r3, r3, #4
 8002b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d016      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b84:	f7ff f896 	bl	8001cb4 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7ff f892 	bl	8001cb4 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e168      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ba2:	4b8c      	ldr	r3, [pc, #560]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0ed      	beq.n	8002b8c <HAL_RCC_OscConfig+0x53c>
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb2:	f7ff f87f 	bl	8001cb4 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bb8:	e00a      	b.n	8002bd0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bba:	f7ff f87b 	bl	8001cb4 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e151      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bd0:	4b80      	ldr	r3, [pc, #512]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ed      	bne.n	8002bba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bde:	7ffb      	ldrb	r3, [r7, #31]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d105      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	4b7b      	ldr	r3, [pc, #492]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be8:	4a7a      	ldr	r2, [pc, #488]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d03c      	beq.n	8002c76 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01c      	beq.n	8002c3e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c04:	4b73      	ldr	r3, [pc, #460]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c0a:	4a72      	ldr	r2, [pc, #456]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c14:	f7ff f84e 	bl	8001cb4 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c1c:	f7ff f84a 	bl	8001cb4 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e122      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c2e:	4b69      	ldr	r3, [pc, #420]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0ef      	beq.n	8002c1c <HAL_RCC_OscConfig+0x5cc>
 8002c3c:	e01b      	b.n	8002c76 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c3e:	4b65      	ldr	r3, [pc, #404]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c44:	4a63      	ldr	r2, [pc, #396]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4e:	f7ff f831 	bl	8001cb4 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c56:	f7ff f82d 	bl	8001cb4 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e105      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c68:	4b5a      	ldr	r3, [pc, #360]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1ef      	bne.n	8002c56 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 80f9 	beq.w	8002e72 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	f040 80cf 	bne.w	8002e28 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c8a:	4b52      	ldr	r3, [pc, #328]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0203 	and.w	r2, r3, #3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d12c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d123      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d11b      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d113      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d109      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	085b      	lsrs	r3, r3, #1
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d071      	beq.n	8002ddc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d068      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cfe:	4b35      	ldr	r3, [pc, #212]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d105      	bne.n	8002d16 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d0a:	4b32      	ldr	r3, [pc, #200]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e0ac      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d1a:	4b2e      	ldr	r3, [pc, #184]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a2d      	ldr	r2, [pc, #180]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d26:	f7fe ffc5 	bl	8001cb4 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d2e:	f7fe ffc1 	bl	8001cb4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e099      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f0      	bne.n	8002d2e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d4c:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	4b21      	ldr	r3, [pc, #132]	; (8002dd8 <HAL_RCC_OscConfig+0x788>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d5c:	3a01      	subs	r2, #1
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	4311      	orrs	r1, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d66:	0212      	lsls	r2, r2, #8
 8002d68:	4311      	orrs	r1, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d6e:	0852      	lsrs	r2, r2, #1
 8002d70:	3a01      	subs	r2, #1
 8002d72:	0552      	lsls	r2, r2, #21
 8002d74:	4311      	orrs	r1, r2
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002d7a:	0852      	lsrs	r2, r2, #1
 8002d7c:	3a01      	subs	r2, #1
 8002d7e:	0652      	lsls	r2, r2, #25
 8002d80:	4311      	orrs	r1, r2
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d86:	06d2      	lsls	r2, r2, #27
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	4912      	ldr	r1, [pc, #72]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d90:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0f      	ldr	r2, [pc, #60]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a0c      	ldr	r2, [pc, #48]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002da6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002da8:	f7fe ff84 	bl	8001cb4 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db0:	f7fe ff80 	bl	8001cb4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e058      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc2:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dce:	e050      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e04f      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d144      	bne.n	8002e72 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002de8:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a23      	ldr	r2, [pc, #140]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002df2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002df4:	4b21      	ldr	r3, [pc, #132]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	4a20      	ldr	r2, [pc, #128]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e00:	f7fe ff58 	bl	8001cb4 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fe ff54 	bl	8001cb4 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e02c      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1a:	4b18      	ldr	r3, [pc, #96]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x7b8>
 8002e26:	e024      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d01f      	beq.n	8002e6e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3a:	f7fe ff3b 	bl	8001cb4 <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e42:	f7fe ff37 	bl	8001cb4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e00f      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e54:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1f0      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e60:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	4905      	ldr	r1, [pc, #20]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e66:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <HAL_RCC_OscConfig+0x830>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60cb      	str	r3, [r1, #12]
 8002e6c:	e001      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	feeefffc 	.word	0xfeeefffc

08002e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e11d      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b90      	ldr	r3, [pc, #576]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d910      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eaa:	4b8d      	ldr	r3, [pc, #564]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 020f 	bic.w	r2, r3, #15
 8002eb2:	498b      	ldr	r1, [pc, #556]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b89      	ldr	r3, [pc, #548]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e105      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d010      	beq.n	8002efa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4b81      	ldr	r3, [pc, #516]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d908      	bls.n	8002efa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4b7e      	ldr	r3, [pc, #504]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	497b      	ldr	r1, [pc, #492]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d079      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d11e      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f0e:	4b75      	ldr	r3, [pc, #468]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0dc      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002f1e:	f000 fa09 	bl	8003334 <RCC_GetSysClockFreqFromPLLSource>
 8002f22:	4603      	mov	r3, r0
 8002f24:	4a70      	ldr	r2, [pc, #448]	; (80030e8 <HAL_RCC_ClockConfig+0x264>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d946      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f2a:	4b6e      	ldr	r3, [pc, #440]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d140      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f36:	4b6b      	ldr	r3, [pc, #428]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f3e:	4a69      	ldr	r2, [pc, #420]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e035      	b.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f54:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d115      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0b9      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f6c:	4b5d      	ldr	r3, [pc, #372]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0ad      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0a5      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002f8c:	f000 f8b4 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 8002f90:	4603      	mov	r3, r0
 8002f92:	4a55      	ldr	r2, [pc, #340]	; (80030e8 <HAL_RCC_ClockConfig+0x264>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d90f      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f98:	4b52      	ldr	r3, [pc, #328]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d109      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fa4:	4b4f      	ldr	r3, [pc, #316]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fac:	4a4d      	ldr	r2, [pc, #308]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fb4:	2380      	movs	r3, #128	; 0x80
 8002fb6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fb8:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 0203 	bic.w	r2, r3, #3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4947      	ldr	r1, [pc, #284]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fca:	f7fe fe73 	bl	8001cb4 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd2:	f7fe fe6f 	bl	8001cb4 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e077      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe8:	4b3e      	ldr	r3, [pc, #248]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 020c 	and.w	r2, r3, #12
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d1eb      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2b80      	cmp	r3, #128	; 0x80
 8002ffe:	d105      	bne.n	800300c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003000:	4b38      	ldr	r3, [pc, #224]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a37      	ldr	r2, [pc, #220]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800300a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d010      	beq.n	800303a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	4b31      	ldr	r3, [pc, #196]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003024:	429a      	cmp	r2, r3
 8003026:	d208      	bcs.n	800303a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003028:	4b2e      	ldr	r3, [pc, #184]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	492b      	ldr	r1, [pc, #172]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800303a:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d210      	bcs.n	800306a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003048:	4b25      	ldr	r3, [pc, #148]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f023 020f 	bic.w	r2, r3, #15
 8003050:	4923      	ldr	r1, [pc, #140]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	4313      	orrs	r3, r2
 8003056:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003058:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d001      	beq.n	800306a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e036      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	d008      	beq.n	8003088 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003076:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	4918      	ldr	r1, [pc, #96]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d009      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003094:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	4910      	ldr	r1, [pc, #64]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030a8:	f000 f826 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80030ac:	4602      	mov	r2, r0
 80030ae:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	091b      	lsrs	r3, r3, #4
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	490c      	ldr	r1, [pc, #48]	; (80030ec <HAL_RCC_ClockConfig+0x268>)
 80030ba:	5ccb      	ldrb	r3, [r1, r3]
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
 80030c4:	4a0a      	ldr	r2, [pc, #40]	; (80030f0 <HAL_RCC_ClockConfig+0x26c>)
 80030c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030c8:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <HAL_RCC_ClockConfig+0x270>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe fda1 	bl	8001c14 <HAL_InitTick>
 80030d2:	4603      	mov	r3, r0
 80030d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80030d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40022000 	.word	0x40022000
 80030e4:	40021000 	.word	0x40021000
 80030e8:	04c4b400 	.word	0x04c4b400
 80030ec:	080082a4 	.word	0x080082a4
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	; 0x24
 80030fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	2300      	movs	r3, #0
 8003104:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003106:	4b3e      	ldr	r3, [pc, #248]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003110:	4b3b      	ldr	r3, [pc, #236]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d005      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0x34>
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	2b0c      	cmp	r3, #12
 8003124:	d121      	bne.n	800316a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d11e      	bne.n	800316a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800312c:	4b34      	ldr	r3, [pc, #208]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0308 	and.w	r3, r3, #8
 8003134:	2b00      	cmp	r3, #0
 8003136:	d107      	bne.n	8003148 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003138:	4b31      	ldr	r3, [pc, #196]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800313a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	e005      	b.n	8003154 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003148:	4b2d      	ldr	r3, [pc, #180]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	091b      	lsrs	r3, r3, #4
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003154:	4a2b      	ldr	r2, [pc, #172]	; (8003204 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800315c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10d      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003168:	e00a      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b04      	cmp	r3, #4
 800316e:	d102      	bne.n	8003176 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003170:	4b25      	ldr	r3, [pc, #148]	; (8003208 <HAL_RCC_GetSysClockFreq+0x110>)
 8003172:	61bb      	str	r3, [r7, #24]
 8003174:	e004      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	2b08      	cmp	r3, #8
 800317a:	d101      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800317c:	4b23      	ldr	r3, [pc, #140]	; (800320c <HAL_RCC_GetSysClockFreq+0x114>)
 800317e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	2b0c      	cmp	r3, #12
 8003184:	d134      	bne.n	80031f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003186:	4b1e      	ldr	r3, [pc, #120]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d003      	beq.n	800319e <HAL_RCC_GetSysClockFreq+0xa6>
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	2b03      	cmp	r3, #3
 800319a:	d003      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0xac>
 800319c:	e005      	b.n	80031aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800319e:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <HAL_RCC_GetSysClockFreq+0x110>)
 80031a0:	617b      	str	r3, [r7, #20]
      break;
 80031a2:	e005      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031a4:	4b19      	ldr	r3, [pc, #100]	; (800320c <HAL_RCC_GetSysClockFreq+0x114>)
 80031a6:	617b      	str	r3, [r7, #20]
      break;
 80031a8:	e002      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	617b      	str	r3, [r7, #20]
      break;
 80031ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b0:	4b13      	ldr	r3, [pc, #76]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	3301      	adds	r3, #1
 80031bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031be:	4b10      	ldr	r3, [pc, #64]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	fb03 f202 	mul.w	r2, r3, r2
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031d6:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	0e5b      	lsrs	r3, r3, #25
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	3301      	adds	r3, #1
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031f0:	69bb      	ldr	r3, [r7, #24]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3724      	adds	r7, #36	; 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40021000 	.word	0x40021000
 8003204:	080082bc 	.word	0x080082bc
 8003208:	00f42400 	.word	0x00f42400
 800320c:	007a1200 	.word	0x007a1200

08003210 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <HAL_RCC_GetHCLKFreq+0x14>)
 8003216:	681b      	ldr	r3, [r3, #0]
}
 8003218:	4618      	mov	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	20000000 	.word	0x20000000

08003228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800322c:	f7ff fff0 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b06      	ldr	r3, [pc, #24]	; (800324c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	0a1b      	lsrs	r3, r3, #8
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4904      	ldr	r1, [pc, #16]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x28>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	080082b4 	.word	0x080082b4

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003258:	f7ff ffda 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	0adb      	lsrs	r3, r3, #11
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	4904      	ldr	r1, [pc, #16]	; (800327c <HAL_RCC_GetPCLK2Freq+0x28>)
 800326a:	5ccb      	ldrb	r3, [r1, r3]
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003274:	4618      	mov	r0, r3
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40021000 	.word	0x40021000
 800327c:	080082b4 	.word	0x080082b4

08003280 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003288:	2300      	movs	r3, #0
 800328a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800328c:	4b27      	ldr	r3, [pc, #156]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800328e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003298:	f7ff f906 	bl	80024a8 <HAL_PWREx_GetVoltageRange>
 800329c:	6178      	str	r0, [r7, #20]
 800329e:	e014      	b.n	80032ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032a0:	4b22      	ldr	r3, [pc, #136]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a4:	4a21      	ldr	r2, [pc, #132]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032aa:	6593      	str	r3, [r2, #88]	; 0x58
 80032ac:	4b1f      	ldr	r3, [pc, #124]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032b8:	f7ff f8f6 	bl	80024a8 <HAL_PWREx_GetVoltageRange>
 80032bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032be:	4b1b      	ldr	r3, [pc, #108]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c2:	4a1a      	ldr	r2, [pc, #104]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d0:	d10b      	bne.n	80032ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b80      	cmp	r3, #128	; 0x80
 80032d6:	d913      	bls.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2ba0      	cmp	r3, #160	; 0xa0
 80032dc:	d902      	bls.n	80032e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032de:	2302      	movs	r3, #2
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	e00d      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032e4:	2301      	movs	r3, #1
 80032e6:	613b      	str	r3, [r7, #16]
 80032e8:	e00a      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b7f      	cmp	r3, #127	; 0x7f
 80032ee:	d902      	bls.n	80032f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80032f0:	2302      	movs	r3, #2
 80032f2:	613b      	str	r3, [r7, #16]
 80032f4:	e004      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b70      	cmp	r3, #112	; 0x70
 80032fa:	d101      	bne.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032fc:	2301      	movs	r3, #1
 80032fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f023 020f 	bic.w	r2, r3, #15
 8003308:	4909      	ldr	r1, [pc, #36]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003310:	4b07      	ldr	r3, [pc, #28]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 030f 	and.w	r3, r3, #15
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	429a      	cmp	r2, r3
 800331c:	d001      	beq.n	8003322 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	40022000 	.word	0x40022000

08003334 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800333a:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b03      	cmp	r3, #3
 8003348:	d00b      	beq.n	8003362 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b03      	cmp	r3, #3
 800334e:	d825      	bhi.n	800339c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d008      	beq.n	8003368 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2b02      	cmp	r3, #2
 800335a:	d11f      	bne.n	800339c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800335c:	4b25      	ldr	r3, [pc, #148]	; (80033f4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800335e:	613b      	str	r3, [r7, #16]
    break;
 8003360:	e01f      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003362:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003364:	613b      	str	r3, [r7, #16]
    break;
 8003366:	e01c      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d107      	bne.n	8003384 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003374:	4b1e      	ldr	r3, [pc, #120]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	f003 030f 	and.w	r3, r3, #15
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	e005      	b.n	8003390 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003384:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003390:	4a1a      	ldr	r2, [pc, #104]	; (80033fc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	613b      	str	r3, [r7, #16]
    break;
 800339a:	e002      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
    break;
 80033a0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033a2:	4b13      	ldr	r3, [pc, #76]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	3301      	adds	r3, #1
 80033ae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033b0:	4b0f      	ldr	r3, [pc, #60]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	0a1b      	lsrs	r3, r3, #8
 80033b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	fb03 f202 	mul.w	r2, r3, r2
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	0e5b      	lsrs	r3, r3, #25
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	3301      	adds	r3, #1
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80033e2:	683b      	ldr	r3, [r7, #0]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	371c      	adds	r7, #28
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	40021000 	.word	0x40021000
 80033f4:	00f42400 	.word	0x00f42400
 80033f8:	007a1200 	.word	0x007a1200
 80033fc:	080082bc 	.word	0x080082bc

08003400 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003408:	2300      	movs	r3, #0
 800340a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800340c:	2300      	movs	r3, #0
 800340e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003418:	2b00      	cmp	r3, #0
 800341a:	d040      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003420:	2b80      	cmp	r3, #128	; 0x80
 8003422:	d02a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003424:	2b80      	cmp	r3, #128	; 0x80
 8003426:	d825      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003428:	2b60      	cmp	r3, #96	; 0x60
 800342a:	d026      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800342c:	2b60      	cmp	r3, #96	; 0x60
 800342e:	d821      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003430:	2b40      	cmp	r3, #64	; 0x40
 8003432:	d006      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003434:	2b40      	cmp	r3, #64	; 0x40
 8003436:	d81d      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800343c:	2b20      	cmp	r3, #32
 800343e:	d010      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003440:	e018      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003442:	4b89      	ldr	r3, [pc, #548]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4a88      	ldr	r2, [pc, #544]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800344e:	e015      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3304      	adds	r3, #4
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f000 fb02 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003460:	e00c      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3320      	adds	r3, #32
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fbed 	bl	8003c48 <RCCEx_PLLSAI2_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003472:	e003      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	74fb      	strb	r3, [r7, #19]
      break;
 8003478:	e000      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800347a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003482:	4b79      	ldr	r3, [pc, #484]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003484:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003488:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003490:	4975      	ldr	r1, [pc, #468]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003492:	4313      	orrs	r3, r2
 8003494:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003498:	e001      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800349a:	7cfb      	ldrb	r3, [r7, #19]
 800349c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d047      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b2:	d030      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b8:	d82a      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034be:	d02a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034c4:	d824      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034ca:	d008      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80034cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034d0:	d81e      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xec>
 80034d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034da:	d010      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80034dc:	e018      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034de:	4b62      	ldr	r3, [pc, #392]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	4a61      	ldr	r2, [pc, #388]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034e8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034ea:	e015      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3304      	adds	r3, #4
 80034f0:	2100      	movs	r1, #0
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 fab4 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 80034f8:	4603      	mov	r3, r0
 80034fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034fc:	e00c      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3320      	adds	r3, #32
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f000 fb9f 	bl	8003c48 <RCCEx_PLLSAI2_Config>
 800350a:	4603      	mov	r3, r0
 800350c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800350e:	e003      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	74fb      	strb	r3, [r7, #19]
      break;
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003516:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10b      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800351e:	4b52      	ldr	r3, [pc, #328]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003520:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003524:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352c:	494e      	ldr	r1, [pc, #312]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003534:	e001      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003536:	7cfb      	ldrb	r3, [r7, #19]
 8003538:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 809f 	beq.w	8003686 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003548:	2300      	movs	r3, #0
 800354a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800354c:	4b46      	ldr	r3, [pc, #280]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800354e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800355c:	2300      	movs	r3, #0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00d      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003562:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003566:	4a40      	ldr	r2, [pc, #256]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800356c:	6593      	str	r3, [r2, #88]	; 0x58
 800356e:	4b3e      	ldr	r3, [pc, #248]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800357a:	2301      	movs	r3, #1
 800357c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800357e:	4b3b      	ldr	r3, [pc, #236]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a3a      	ldr	r2, [pc, #232]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003588:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800358a:	f7fe fb93 	bl	8001cb4 <HAL_GetTick>
 800358e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003590:	e009      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003592:	f7fe fb8f 	bl	8001cb4 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d902      	bls.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	74fb      	strb	r3, [r7, #19]
        break;
 80035a4:	e005      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035a6:	4b31      	ldr	r3, [pc, #196]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0ef      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80035b2:	7cfb      	ldrb	r3, [r7, #19]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d15b      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035b8:	4b2b      	ldr	r3, [pc, #172]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d01f      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d019      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035d6:	4b24      	ldr	r3, [pc, #144]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035e2:	4b21      	ldr	r3, [pc, #132]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	4a1f      	ldr	r2, [pc, #124]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035f2:	4b1d      	ldr	r3, [pc, #116]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f8:	4a1b      	ldr	r2, [pc, #108]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003602:	4a19      	ldr	r2, [pc, #100]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d016      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003614:	f7fe fb4e 	bl	8001cb4 <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800361a:	e00b      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fe fb4a 	bl	8001cb4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	; 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d902      	bls.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	74fb      	strb	r3, [r7, #19]
            break;
 8003632:	e006      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0ec      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10c      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003648:	4b07      	ldr	r3, [pc, #28]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003658:	4903      	ldr	r1, [pc, #12]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003660:	e008      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003662:	7cfb      	ldrb	r3, [r7, #19]
 8003664:	74bb      	strb	r3, [r7, #18]
 8003666:	e005      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003668:	40021000 	.word	0x40021000
 800366c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003670:	7cfb      	ldrb	r3, [r7, #19]
 8003672:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003674:	7c7b      	ldrb	r3, [r7, #17]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d105      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800367a:	4ba0      	ldr	r3, [pc, #640]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	4a9f      	ldr	r2, [pc, #636]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003684:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003692:	4b9a      	ldr	r3, [pc, #616]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003698:	f023 0203 	bic.w	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a0:	4996      	ldr	r1, [pc, #600]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036b4:	4b91      	ldr	r3, [pc, #580]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ba:	f023 020c 	bic.w	r2, r3, #12
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	498e      	ldr	r1, [pc, #568]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036d6:	4b89      	ldr	r3, [pc, #548]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e4:	4985      	ldr	r1, [pc, #532]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036f8:	4b80      	ldr	r3, [pc, #512]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003706:	497d      	ldr	r1, [pc, #500]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0310 	and.w	r3, r3, #16
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800371a:	4b78      	ldr	r3, [pc, #480]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003720:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003728:	4974      	ldr	r1, [pc, #464]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800373c:	4b6f      	ldr	r3, [pc, #444]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003742:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374a:	496c      	ldr	r1, [pc, #432]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800375e:	4b67      	ldr	r3, [pc, #412]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003764:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800376c:	4963      	ldr	r1, [pc, #396]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003780:	4b5e      	ldr	r3, [pc, #376]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003786:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800378e:	495b      	ldr	r1, [pc, #364]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003790:	4313      	orrs	r3, r2
 8003792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037a2:	4b56      	ldr	r3, [pc, #344]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	4952      	ldr	r1, [pc, #328]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037c4:	4b4d      	ldr	r3, [pc, #308]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d2:	494a      	ldr	r1, [pc, #296]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037e6:	4b45      	ldr	r3, [pc, #276]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f4:	4941      	ldr	r1, [pc, #260]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003808:	4b3c      	ldr	r3, [pc, #240]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800380a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800380e:	f023 0203 	bic.w	r2, r3, #3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003816:	4939      	ldr	r1, [pc, #228]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d028      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800382a:	4b34      	ldr	r3, [pc, #208]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800382c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003830:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003838:	4930      	ldr	r1, [pc, #192]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003844:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003848:	d106      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800384a:	4b2c      	ldr	r3, [pc, #176]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	4a2b      	ldr	r2, [pc, #172]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003850:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003854:	60d3      	str	r3, [r2, #12]
 8003856:	e011      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003860:	d10c      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3304      	adds	r3, #4
 8003866:	2101      	movs	r1, #1
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f8f9 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 800386e:	4603      	mov	r3, r0
 8003870:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003878:	7cfb      	ldrb	r3, [r7, #19]
 800387a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d04d      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800388c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003890:	d108      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003892:	4b1a      	ldr	r3, [pc, #104]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003894:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003898:	4a18      	ldr	r2, [pc, #96]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800389a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800389e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80038a2:	e012      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80038a4:	4b15      	ldr	r3, [pc, #84]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038aa:	4a14      	ldr	r2, [pc, #80]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038b0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80038b4:	4b11      	ldr	r3, [pc, #68]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038c2:	490e      	ldr	r1, [pc, #56]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038d2:	d106      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038d4:	4b09      	ldr	r3, [pc, #36]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	4a08      	ldr	r2, [pc, #32]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038de:	60d3      	str	r3, [r2, #12]
 80038e0:	e020      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038ea:	d109      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038ec:	4b03      	ldr	r3, [pc, #12]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a02      	ldr	r2, [pc, #8]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f6:	60d3      	str	r3, [r2, #12]
 80038f8:	e014      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003904:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003908:	d10c      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3304      	adds	r3, #4
 800390e:	2101      	movs	r1, #1
 8003910:	4618      	mov	r0, r3
 8003912:	f000 f8a5 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 8003916:	4603      	mov	r3, r0
 8003918:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800391a:	7cfb      	ldrb	r3, [r7, #19]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d028      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003930:	4b4a      	ldr	r3, [pc, #296]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003936:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800393e:	4947      	ldr	r1, [pc, #284]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800394a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800394e:	d106      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003950:	4b42      	ldr	r3, [pc, #264]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	4a41      	ldr	r2, [pc, #260]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003956:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800395a:	60d3      	str	r3, [r2, #12]
 800395c:	e011      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003962:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003966:	d10c      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3304      	adds	r3, #4
 800396c:	2101      	movs	r1, #1
 800396e:	4618      	mov	r0, r3
 8003970:	f000 f876 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 8003974:	4603      	mov	r3, r0
 8003976:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003978:	7cfb      	ldrb	r3, [r7, #19]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800397e:	7cfb      	ldrb	r3, [r7, #19]
 8003980:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01e      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800398e:	4b33      	ldr	r3, [pc, #204]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003990:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003994:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800399e:	492f      	ldr	r1, [pc, #188]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039b0:	d10c      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2102      	movs	r1, #2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 f851 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039c2:	7cfb      	ldrb	r3, [r7, #19]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00b      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039d8:	4b20      	ldr	r3, [pc, #128]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039de:	f023 0204 	bic.w	r2, r3, #4
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039e8:	491c      	ldr	r1, [pc, #112]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00b      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80039fc:	4b17      	ldr	r3, [pc, #92]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a02:	f023 0218 	bic.w	r2, r3, #24
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0c:	4913      	ldr	r1, [pc, #76]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d017      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003a20:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a30:	490a      	ldr	r1, [pc, #40]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a42:	d105      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a04      	ldr	r2, [pc, #16]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3718      	adds	r7, #24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000

08003a60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a6e:	4b72      	ldr	r3, [pc, #456]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00e      	beq.n	8003a98 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a7a:	4b6f      	ldr	r3, [pc, #444]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0203 	and.w	r2, r3, #3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d103      	bne.n	8003a92 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d142      	bne.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
 8003a96:	e03f      	b.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d018      	beq.n	8003ad2 <RCCEx_PLLSAI1_Config+0x72>
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d825      	bhi.n	8003af0 <RCCEx_PLLSAI1_Config+0x90>
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d002      	beq.n	8003aae <RCCEx_PLLSAI1_Config+0x4e>
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d009      	beq.n	8003ac0 <RCCEx_PLLSAI1_Config+0x60>
 8003aac:	e020      	b.n	8003af0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aae:	4b62      	ldr	r3, [pc, #392]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d11d      	bne.n	8003af6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003abe:	e01a      	b.n	8003af6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ac0:	4b5d      	ldr	r3, [pc, #372]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d116      	bne.n	8003afa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad0:	e013      	b.n	8003afa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ad2:	4b59      	ldr	r3, [pc, #356]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ade:	4b56      	ldr	r3, [pc, #344]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d109      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aee:	e006      	b.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e004      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003af6:	bf00      	nop
 8003af8:	e002      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003afa:	bf00      	nop
 8003afc:	e000      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003afe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d108      	bne.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003b06:	4b4c      	ldr	r3, [pc, #304]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f023 0203 	bic.w	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4949      	ldr	r1, [pc, #292]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f040 8086 	bne.w	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b20:	4b45      	ldr	r3, [pc, #276]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a44      	ldr	r2, [pc, #272]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2c:	f7fe f8c2 	bl	8001cb4 <HAL_GetTick>
 8003b30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b32:	e009      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b34:	f7fe f8be 	bl	8001cb4 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d902      	bls.n	8003b48 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	73fb      	strb	r3, [r7, #15]
        break;
 8003b46:	e005      	b.n	8003b54 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b48:	4b3b      	ldr	r3, [pc, #236]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ef      	bne.n	8003b34 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d168      	bne.n	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d113      	bne.n	8003b88 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b60:	4b35      	ldr	r3, [pc, #212]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b62:	691a      	ldr	r2, [r3, #16]
 8003b64:	4b35      	ldr	r3, [pc, #212]	; (8003c3c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b66:	4013      	ands	r3, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6892      	ldr	r2, [r2, #8]
 8003b6c:	0211      	lsls	r1, r2, #8
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	68d2      	ldr	r2, [r2, #12]
 8003b72:	06d2      	lsls	r2, r2, #27
 8003b74:	4311      	orrs	r1, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6852      	ldr	r2, [r2, #4]
 8003b7a:	3a01      	subs	r2, #1
 8003b7c:	0112      	lsls	r2, r2, #4
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	492d      	ldr	r1, [pc, #180]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	610b      	str	r3, [r1, #16]
 8003b86:	e02d      	b.n	8003be4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d115      	bne.n	8003bba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b8e:	4b2a      	ldr	r3, [pc, #168]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6892      	ldr	r2, [r2, #8]
 8003b9a:	0211      	lsls	r1, r2, #8
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6912      	ldr	r2, [r2, #16]
 8003ba0:	0852      	lsrs	r2, r2, #1
 8003ba2:	3a01      	subs	r2, #1
 8003ba4:	0552      	lsls	r2, r2, #21
 8003ba6:	4311      	orrs	r1, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6852      	ldr	r2, [r2, #4]
 8003bac:	3a01      	subs	r2, #1
 8003bae:	0112      	lsls	r2, r2, #4
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	4921      	ldr	r1, [pc, #132]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	610b      	str	r3, [r1, #16]
 8003bb8:	e014      	b.n	8003be4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bba:	4b1f      	ldr	r3, [pc, #124]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bbc:	691a      	ldr	r2, [r3, #16]
 8003bbe:	4b21      	ldr	r3, [pc, #132]	; (8003c44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6892      	ldr	r2, [r2, #8]
 8003bc6:	0211      	lsls	r1, r2, #8
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6952      	ldr	r2, [r2, #20]
 8003bcc:	0852      	lsrs	r2, r2, #1
 8003bce:	3a01      	subs	r2, #1
 8003bd0:	0652      	lsls	r2, r2, #25
 8003bd2:	4311      	orrs	r1, r2
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6852      	ldr	r2, [r2, #4]
 8003bd8:	3a01      	subs	r2, #1
 8003bda:	0112      	lsls	r2, r2, #4
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	4916      	ldr	r1, [pc, #88]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003be4:	4b14      	ldr	r3, [pc, #80]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003bee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf0:	f7fe f860 	bl	8001cb4 <HAL_GetTick>
 8003bf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bf6:	e009      	b.n	8003c0c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bf8:	f7fe f85c 	bl	8001cb4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d902      	bls.n	8003c0c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	73fb      	strb	r3, [r7, #15]
          break;
 8003c0a:	e005      	b.n	8003c18 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c0c:	4b0a      	ldr	r3, [pc, #40]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0ef      	beq.n	8003bf8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d106      	bne.n	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c1e:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c20:	691a      	ldr	r2, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	4904      	ldr	r1, [pc, #16]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	07ff800f 	.word	0x07ff800f
 8003c40:	ff9f800f 	.word	0xff9f800f
 8003c44:	f9ff800f 	.word	0xf9ff800f

08003c48 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c56:	4b72      	ldr	r3, [pc, #456]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00e      	beq.n	8003c80 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c62:	4b6f      	ldr	r3, [pc, #444]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f003 0203 	and.w	r2, r3, #3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d103      	bne.n	8003c7a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
       ||
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d142      	bne.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
 8003c7e:	e03f      	b.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d018      	beq.n	8003cba <RCCEx_PLLSAI2_Config+0x72>
 8003c88:	2b03      	cmp	r3, #3
 8003c8a:	d825      	bhi.n	8003cd8 <RCCEx_PLLSAI2_Config+0x90>
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d002      	beq.n	8003c96 <RCCEx_PLLSAI2_Config+0x4e>
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d009      	beq.n	8003ca8 <RCCEx_PLLSAI2_Config+0x60>
 8003c94:	e020      	b.n	8003cd8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c96:	4b62      	ldr	r3, [pc, #392]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11d      	bne.n	8003cde <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca6:	e01a      	b.n	8003cde <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ca8:	4b5d      	ldr	r3, [pc, #372]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d116      	bne.n	8003ce2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cb8:	e013      	b.n	8003ce2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cba:	4b59      	ldr	r3, [pc, #356]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10f      	bne.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cc6:	4b56      	ldr	r3, [pc, #344]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d109      	bne.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cd6:	e006      	b.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      break;
 8003cdc:	e004      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e002      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e000      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ce6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d108      	bne.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003cee:	4b4c      	ldr	r3, [pc, #304]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f023 0203 	bic.w	r2, r3, #3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4949      	ldr	r1, [pc, #292]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003d00:	7bfb      	ldrb	r3, [r7, #15]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 8086 	bne.w	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d08:	4b45      	ldr	r3, [pc, #276]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a44      	ldr	r2, [pc, #272]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d14:	f7fd ffce 	bl	8001cb4 <HAL_GetTick>
 8003d18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d1a:	e009      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d1c:	f7fd ffca 	bl	8001cb4 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d902      	bls.n	8003d30 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d2e:	e005      	b.n	8003d3c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d30:	4b3b      	ldr	r3, [pc, #236]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1ef      	bne.n	8003d1c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d168      	bne.n	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d113      	bne.n	8003d70 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d48:	4b35      	ldr	r3, [pc, #212]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d4a:	695a      	ldr	r2, [r3, #20]
 8003d4c:	4b35      	ldr	r3, [pc, #212]	; (8003e24 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003d4e:	4013      	ands	r3, r2
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6892      	ldr	r2, [r2, #8]
 8003d54:	0211      	lsls	r1, r2, #8
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	68d2      	ldr	r2, [r2, #12]
 8003d5a:	06d2      	lsls	r2, r2, #27
 8003d5c:	4311      	orrs	r1, r2
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6852      	ldr	r2, [r2, #4]
 8003d62:	3a01      	subs	r2, #1
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	430a      	orrs	r2, r1
 8003d68:	492d      	ldr	r1, [pc, #180]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	614b      	str	r3, [r1, #20]
 8003d6e:	e02d      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d115      	bne.n	8003da2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d76:	4b2a      	ldr	r3, [pc, #168]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	4b2b      	ldr	r3, [pc, #172]	; (8003e28 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6892      	ldr	r2, [r2, #8]
 8003d82:	0211      	lsls	r1, r2, #8
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6912      	ldr	r2, [r2, #16]
 8003d88:	0852      	lsrs	r2, r2, #1
 8003d8a:	3a01      	subs	r2, #1
 8003d8c:	0552      	lsls	r2, r2, #21
 8003d8e:	4311      	orrs	r1, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6852      	ldr	r2, [r2, #4]
 8003d94:	3a01      	subs	r2, #1
 8003d96:	0112      	lsls	r2, r2, #4
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	4921      	ldr	r1, [pc, #132]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	614b      	str	r3, [r1, #20]
 8003da0:	e014      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003da2:	4b1f      	ldr	r3, [pc, #124]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	4b21      	ldr	r3, [pc, #132]	; (8003e2c <RCCEx_PLLSAI2_Config+0x1e4>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6892      	ldr	r2, [r2, #8]
 8003dae:	0211      	lsls	r1, r2, #8
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6952      	ldr	r2, [r2, #20]
 8003db4:	0852      	lsrs	r2, r2, #1
 8003db6:	3a01      	subs	r2, #1
 8003db8:	0652      	lsls	r2, r2, #25
 8003dba:	4311      	orrs	r1, r2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6852      	ldr	r2, [r2, #4]
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	0112      	lsls	r2, r2, #4
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	4916      	ldr	r1, [pc, #88]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a13      	ldr	r2, [pc, #76]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd8:	f7fd ff6c 	bl	8001cb4 <HAL_GetTick>
 8003ddc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dde:	e009      	b.n	8003df4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003de0:	f7fd ff68 	bl	8001cb4 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d902      	bls.n	8003df4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	73fb      	strb	r3, [r7, #15]
          break;
 8003df2:	e005      	b.n	8003e00 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ef      	beq.n	8003de0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e06:	4b06      	ldr	r3, [pc, #24]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	4904      	ldr	r1, [pc, #16]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
 8003e24:	07ff800f 	.word	0x07ff800f
 8003e28:	ff9f800f 	.word	0xff9f800f
 8003e2c:	f9ff800f 	.word	0xf9ff800f

08003e30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e095      	b.n	8003f6e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d108      	bne.n	8003e5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e52:	d009      	beq.n	8003e68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	61da      	str	r2, [r3, #28]
 8003e5a:	e005      	b.n	8003e68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd fcc8 	bl	8001818 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ea8:	d902      	bls.n	8003eb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	e002      	b.n	8003eb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003eb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ebe:	d007      	beq.n	8003ed0 <HAL_SPI_Init+0xa0>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ec8:	d002      	beq.n	8003ed0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f12:	ea42 0103 	orr.w	r1, r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	0c1b      	lsrs	r3, r3, #16
 8003f2c:	f003 0204 	and.w	r2, r3, #4
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003f4c:	ea42 0103 	orr.w	r1, r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e049      	b.n	800401c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d106      	bne.n	8003fa2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7fd fc7d 	bl	800189c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f000 fbb1 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e049      	b.n	80040ca <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f841 	bl	80040d2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4610      	mov	r0, r2
 8004064:	f000 fb5a 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80040d2:	b480      	push	{r7}
 80040d4:	b083      	sub	sp, #12
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
	...

080040e8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d104      	bne.n	8004106 <HAL_TIM_IC_Start_IT+0x1e>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004102:	b2db      	uxtb	r3, r3
 8004104:	e023      	b.n	800414e <HAL_TIM_IC_Start_IT+0x66>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b04      	cmp	r3, #4
 800410a:	d104      	bne.n	8004116 <HAL_TIM_IC_Start_IT+0x2e>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004112:	b2db      	uxtb	r3, r3
 8004114:	e01b      	b.n	800414e <HAL_TIM_IC_Start_IT+0x66>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b08      	cmp	r3, #8
 800411a:	d104      	bne.n	8004126 <HAL_TIM_IC_Start_IT+0x3e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004122:	b2db      	uxtb	r3, r3
 8004124:	e013      	b.n	800414e <HAL_TIM_IC_Start_IT+0x66>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b0c      	cmp	r3, #12
 800412a:	d104      	bne.n	8004136 <HAL_TIM_IC_Start_IT+0x4e>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004132:	b2db      	uxtb	r3, r3
 8004134:	e00b      	b.n	800414e <HAL_TIM_IC_Start_IT+0x66>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b10      	cmp	r3, #16
 800413a:	d104      	bne.n	8004146 <HAL_TIM_IC_Start_IT+0x5e>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004142:	b2db      	uxtb	r3, r3
 8004144:	e003      	b.n	800414e <HAL_TIM_IC_Start_IT+0x66>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800414c:	b2db      	uxtb	r3, r3
 800414e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d104      	bne.n	8004160 <HAL_TIM_IC_Start_IT+0x78>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800415c:	b2db      	uxtb	r3, r3
 800415e:	e013      	b.n	8004188 <HAL_TIM_IC_Start_IT+0xa0>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2b04      	cmp	r3, #4
 8004164:	d104      	bne.n	8004170 <HAL_TIM_IC_Start_IT+0x88>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e00b      	b.n	8004188 <HAL_TIM_IC_Start_IT+0xa0>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b08      	cmp	r3, #8
 8004174:	d104      	bne.n	8004180 <HAL_TIM_IC_Start_IT+0x98>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800417c:	b2db      	uxtb	r3, r3
 800417e:	e003      	b.n	8004188 <HAL_TIM_IC_Start_IT+0xa0>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004186:	b2db      	uxtb	r3, r3
 8004188:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800418a:	7bbb      	ldrb	r3, [r7, #14]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d102      	bne.n	8004196 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004190:	7b7b      	ldrb	r3, [r7, #13]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d001      	beq.n	800419a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e0dd      	b.n	8004356 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d104      	bne.n	80041aa <HAL_TIM_IC_Start_IT+0xc2>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041a8:	e023      	b.n	80041f2 <HAL_TIM_IC_Start_IT+0x10a>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d104      	bne.n	80041ba <HAL_TIM_IC_Start_IT+0xd2>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b8:	e01b      	b.n	80041f2 <HAL_TIM_IC_Start_IT+0x10a>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d104      	bne.n	80041ca <HAL_TIM_IC_Start_IT+0xe2>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041c8:	e013      	b.n	80041f2 <HAL_TIM_IC_Start_IT+0x10a>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d104      	bne.n	80041da <HAL_TIM_IC_Start_IT+0xf2>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041d8:	e00b      	b.n	80041f2 <HAL_TIM_IC_Start_IT+0x10a>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b10      	cmp	r3, #16
 80041de:	d104      	bne.n	80041ea <HAL_TIM_IC_Start_IT+0x102>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041e8:	e003      	b.n	80041f2 <HAL_TIM_IC_Start_IT+0x10a>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2202      	movs	r2, #2
 80041ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <HAL_TIM_IC_Start_IT+0x11a>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004200:	e013      	b.n	800422a <HAL_TIM_IC_Start_IT+0x142>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b04      	cmp	r3, #4
 8004206:	d104      	bne.n	8004212 <HAL_TIM_IC_Start_IT+0x12a>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004210:	e00b      	b.n	800422a <HAL_TIM_IC_Start_IT+0x142>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b08      	cmp	r3, #8
 8004216:	d104      	bne.n	8004222 <HAL_TIM_IC_Start_IT+0x13a>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004220:	e003      	b.n	800422a <HAL_TIM_IC_Start_IT+0x142>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2b0c      	cmp	r3, #12
 800422e:	d841      	bhi.n	80042b4 <HAL_TIM_IC_Start_IT+0x1cc>
 8004230:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <HAL_TIM_IC_Start_IT+0x150>)
 8004232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004236:	bf00      	nop
 8004238:	0800426d 	.word	0x0800426d
 800423c:	080042b5 	.word	0x080042b5
 8004240:	080042b5 	.word	0x080042b5
 8004244:	080042b5 	.word	0x080042b5
 8004248:	0800427f 	.word	0x0800427f
 800424c:	080042b5 	.word	0x080042b5
 8004250:	080042b5 	.word	0x080042b5
 8004254:	080042b5 	.word	0x080042b5
 8004258:	08004291 	.word	0x08004291
 800425c:	080042b5 	.word	0x080042b5
 8004260:	080042b5 	.word	0x080042b5
 8004264:	080042b5 	.word	0x080042b5
 8004268:	080042a3 	.word	0x080042a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0202 	orr.w	r2, r2, #2
 800427a:	60da      	str	r2, [r3, #12]
      break;
 800427c:	e01d      	b.n	80042ba <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68da      	ldr	r2, [r3, #12]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0204 	orr.w	r2, r2, #4
 800428c:	60da      	str	r2, [r3, #12]
      break;
 800428e:	e014      	b.n	80042ba <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0208 	orr.w	r2, r2, #8
 800429e:	60da      	str	r2, [r3, #12]
      break;
 80042a0:	e00b      	b.n	80042ba <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 0210 	orr.w	r2, r2, #16
 80042b0:	60da      	str	r2, [r3, #12]
      break;
 80042b2:	e002      	b.n	80042ba <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
      break;
 80042b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d149      	bne.n	8004354 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2201      	movs	r2, #1
 80042c6:	6839      	ldr	r1, [r7, #0]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fbe5 	bl	8004a98 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a23      	ldr	r2, [pc, #140]	; (8004360 <HAL_TIM_IC_Start_IT+0x278>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d01d      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e0:	d018      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a1f      	ldr	r2, [pc, #124]	; (8004364 <HAL_TIM_IC_Start_IT+0x27c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d013      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1d      	ldr	r2, [pc, #116]	; (8004368 <HAL_TIM_IC_Start_IT+0x280>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00e      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a1c      	ldr	r2, [pc, #112]	; (800436c <HAL_TIM_IC_Start_IT+0x284>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d009      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a1a      	ldr	r2, [pc, #104]	; (8004370 <HAL_TIM_IC_Start_IT+0x288>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <HAL_TIM_IC_Start_IT+0x22c>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a19      	ldr	r2, [pc, #100]	; (8004374 <HAL_TIM_IC_Start_IT+0x28c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d115      	bne.n	8004340 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689a      	ldr	r2, [r3, #8]
 800431a:	4b17      	ldr	r3, [pc, #92]	; (8004378 <HAL_TIM_IC_Start_IT+0x290>)
 800431c:	4013      	ands	r3, r2
 800431e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b06      	cmp	r3, #6
 8004324:	d015      	beq.n	8004352 <HAL_TIM_IC_Start_IT+0x26a>
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800432c:	d011      	beq.n	8004352 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 0201 	orr.w	r2, r2, #1
 800433c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433e:	e008      	b.n	8004352 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	e000      	b.n	8004354 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004352:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004354:	7bfb      	ldrb	r3, [r7, #15]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40012c00 	.word	0x40012c00
 8004364:	40000400 	.word	0x40000400
 8004368:	40000800 	.word	0x40000800
 800436c:	40000c00 	.word	0x40000c00
 8004370:	40013400 	.word	0x40013400
 8004374:	40014000 	.word	0x40014000
 8004378:	00010007 	.word	0x00010007

0800437c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d020      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01b      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f06f 0202 	mvn.w	r2, #2
 80043b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f98a 	bl	80046e0 <HAL_TIM_IC_CaptureCallback>
 80043cc:	e005      	b.n	80043da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f97c 	bl	80046cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f98d 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d020      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d01b      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0204 	mvn.w	r2, #4
 80043fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2202      	movs	r2, #2
 8004402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f964 	bl	80046e0 <HAL_TIM_IC_CaptureCallback>
 8004418:	e005      	b.n	8004426 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f956 	bl	80046cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f967 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d020      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d01b      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0208 	mvn.w	r2, #8
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f93e 	bl	80046e0 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f930 	bl	80046cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f941 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0210 	mvn.w	r2, #16
 8004494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2208      	movs	r2, #8
 800449a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f918 	bl	80046e0 <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f90a 	bl	80046cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f91b 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00c      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0201 	mvn.w	r2, #1
 80044e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f8e8 	bl	80046b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00c      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 faf5 	bl	8004af6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00c      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 faed 	bl	8004b0a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004540:	2b00      	cmp	r3, #0
 8004542:	d007      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800454c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8da 	bl	8004708 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 0320 	and.w	r3, r3, #32
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00c      	beq.n	8004578 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f003 0320 	and.w	r3, r3, #32
 8004564:	2b00      	cmp	r3, #0
 8004566:	d007      	beq.n	8004578 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f06f 0220 	mvn.w	r2, #32
 8004570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fab5 	bl	8004ae2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004596:	2b01      	cmp	r3, #1
 8004598:	d101      	bne.n	800459e <HAL_TIM_IC_ConfigChannel+0x1e>
 800459a:	2302      	movs	r3, #2
 800459c:	e088      	b.n	80046b0 <HAL_TIM_IC_ConfigChannel+0x130>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d11b      	bne.n	80045e4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80045bc:	f000 f948 	bl	8004850 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 020c 	bic.w	r2, r2, #12
 80045ce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6999      	ldr	r1, [r3, #24]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	689a      	ldr	r2, [r3, #8]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	619a      	str	r2, [r3, #24]
 80045e2:	e060      	b.n	80046a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d11c      	bne.n	8004624 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80045fa:	f000 f997 	bl	800492c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699a      	ldr	r2, [r3, #24]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800460c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6999      	ldr	r1, [r3, #24]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	021a      	lsls	r2, r3, #8
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	619a      	str	r2, [r3, #24]
 8004622:	e040      	b.n	80046a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b08      	cmp	r3, #8
 8004628:	d11b      	bne.n	8004662 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800463a:	f000 f9b4 	bl	80049a6 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	69da      	ldr	r2, [r3, #28]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 020c 	bic.w	r2, r2, #12
 800464c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69d9      	ldr	r1, [r3, #28]
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	61da      	str	r2, [r3, #28]
 8004660:	e021      	b.n	80046a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b0c      	cmp	r3, #12
 8004666:	d11c      	bne.n	80046a2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004678:	f000 f9d1 	bl	8004a1e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	69da      	ldr	r2, [r3, #28]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800468a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	69d9      	ldr	r1, [r3, #28]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	021a      	lsls	r2, r3, #8
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	61da      	str	r2, [r3, #28]
 80046a0:	e001      	b.n	80046a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a40      	ldr	r2, [pc, #256]	; (8004830 <TIM_Base_SetConfig+0x114>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d013      	beq.n	800475c <TIM_Base_SetConfig+0x40>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800473a:	d00f      	beq.n	800475c <TIM_Base_SetConfig+0x40>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a3d      	ldr	r2, [pc, #244]	; (8004834 <TIM_Base_SetConfig+0x118>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d00b      	beq.n	800475c <TIM_Base_SetConfig+0x40>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a3c      	ldr	r2, [pc, #240]	; (8004838 <TIM_Base_SetConfig+0x11c>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d007      	beq.n	800475c <TIM_Base_SetConfig+0x40>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a3b      	ldr	r2, [pc, #236]	; (800483c <TIM_Base_SetConfig+0x120>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d003      	beq.n	800475c <TIM_Base_SetConfig+0x40>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a3a      	ldr	r2, [pc, #232]	; (8004840 <TIM_Base_SetConfig+0x124>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d108      	bne.n	800476e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004762:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	4313      	orrs	r3, r2
 800476c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2f      	ldr	r2, [pc, #188]	; (8004830 <TIM_Base_SetConfig+0x114>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d01f      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800477c:	d01b      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a2c      	ldr	r2, [pc, #176]	; (8004834 <TIM_Base_SetConfig+0x118>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d017      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a2b      	ldr	r2, [pc, #172]	; (8004838 <TIM_Base_SetConfig+0x11c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d013      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a2a      	ldr	r2, [pc, #168]	; (800483c <TIM_Base_SetConfig+0x120>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d00f      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a29      	ldr	r2, [pc, #164]	; (8004840 <TIM_Base_SetConfig+0x124>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00b      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a28      	ldr	r2, [pc, #160]	; (8004844 <TIM_Base_SetConfig+0x128>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d007      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a27      	ldr	r2, [pc, #156]	; (8004848 <TIM_Base_SetConfig+0x12c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d003      	beq.n	80047b6 <TIM_Base_SetConfig+0x9a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a26      	ldr	r2, [pc, #152]	; (800484c <TIM_Base_SetConfig+0x130>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d108      	bne.n	80047c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a10      	ldr	r2, [pc, #64]	; (8004830 <TIM_Base_SetConfig+0x114>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d00f      	beq.n	8004814 <TIM_Base_SetConfig+0xf8>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a12      	ldr	r2, [pc, #72]	; (8004840 <TIM_Base_SetConfig+0x124>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d00b      	beq.n	8004814 <TIM_Base_SetConfig+0xf8>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a11      	ldr	r2, [pc, #68]	; (8004844 <TIM_Base_SetConfig+0x128>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d007      	beq.n	8004814 <TIM_Base_SetConfig+0xf8>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a10      	ldr	r2, [pc, #64]	; (8004848 <TIM_Base_SetConfig+0x12c>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d003      	beq.n	8004814 <TIM_Base_SetConfig+0xf8>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a0f      	ldr	r2, [pc, #60]	; (800484c <TIM_Base_SetConfig+0x130>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d103      	bne.n	800481c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	615a      	str	r2, [r3, #20]
}
 8004822:	bf00      	nop
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40012c00 	.word	0x40012c00
 8004834:	40000400 	.word	0x40000400
 8004838:	40000800 	.word	0x40000800
 800483c:	40000c00 	.word	0x40000c00
 8004840:	40013400 	.word	0x40013400
 8004844:	40014000 	.word	0x40014000
 8004848:	40014400 	.word	0x40014400
 800484c:	40014800 	.word	0x40014800

08004850 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
 800485c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	f023 0201 	bic.w	r2, r3, #1
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4a26      	ldr	r2, [pc, #152]	; (8004914 <TIM_TI1_SetConfig+0xc4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d017      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004884:	d013      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4a23      	ldr	r2, [pc, #140]	; (8004918 <TIM_TI1_SetConfig+0xc8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00f      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	4a22      	ldr	r2, [pc, #136]	; (800491c <TIM_TI1_SetConfig+0xcc>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00b      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4a21      	ldr	r2, [pc, #132]	; (8004920 <TIM_TI1_SetConfig+0xd0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d007      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4a20      	ldr	r2, [pc, #128]	; (8004924 <TIM_TI1_SetConfig+0xd4>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d003      	beq.n	80048ae <TIM_TI1_SetConfig+0x5e>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4a1f      	ldr	r2, [pc, #124]	; (8004928 <TIM_TI1_SetConfig+0xd8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d101      	bne.n	80048b2 <TIM_TI1_SetConfig+0x62>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <TIM_TI1_SetConfig+0x64>
 80048b2:	2300      	movs	r3, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f023 0303 	bic.w	r3, r3, #3
 80048be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	e003      	b.n	80048d2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f043 0301 	orr.w	r3, r3, #1
 80048d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f023 030a 	bic.w	r3, r3, #10
 80048ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f003 030a 	and.w	r3, r3, #10
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	621a      	str	r2, [r3, #32]
}
 8004906:	bf00      	nop
 8004908:	371c      	adds	r7, #28
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40012c00 	.word	0x40012c00
 8004918:	40000400 	.word	0x40000400
 800491c:	40000800 	.word	0x40000800
 8004920:	40000c00 	.word	0x40000c00
 8004924:	40013400 	.word	0x40013400
 8004928:	40014000 	.word	0x40014000

0800492c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f023 0210 	bic.w	r2, r3, #16
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004958:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	021b      	lsls	r3, r3, #8
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4313      	orrs	r3, r2
 8004962:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800496a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	031b      	lsls	r3, r3, #12
 8004970:	b29b      	uxth	r3, r3
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4313      	orrs	r3, r2
 8004976:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800497e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	4313      	orrs	r3, r2
 800498c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	621a      	str	r2, [r3, #32]
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b087      	sub	sp, #28
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	60f8      	str	r0, [r7, #12]
 80049ae:	60b9      	str	r1, [r7, #8]
 80049b0:	607a      	str	r2, [r7, #4]
 80049b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f023 0303 	bic.w	r3, r3, #3
 80049d2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4313      	orrs	r3, r2
 80049da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049e2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	011b      	lsls	r3, r3, #4
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80049f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	021b      	lsls	r3, r3, #8
 80049fc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	621a      	str	r2, [r3, #32]
}
 8004a12:	bf00      	nop
 8004a14:	371c      	adds	r7, #28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
 8004a2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a4a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	031b      	lsls	r3, r3, #12
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004a70:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	031b      	lsls	r3, r3, #12
 8004a76:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	621a      	str	r2, [r3, #32]
}
 8004a8c:	bf00      	nop
 8004a8e:	371c      	adds	r7, #28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f003 031f 	and.w	r3, r3, #31
 8004aaa:	2201      	movs	r2, #1
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1a      	ldr	r2, [r3, #32]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	43db      	mvns	r3, r3
 8004aba:	401a      	ands	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a1a      	ldr	r2, [r3, #32]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 031f 	and.w	r3, r3, #31
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	621a      	str	r2, [r3, #32]
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e042      	b.n	8004bb6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d106      	bne.n	8004b48 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fc fe08 	bl	8001758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2224      	movs	r2, #36	; 0x24
 8004b4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0201 	bic.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d002      	beq.n	8004b6e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 fbb3 	bl	80052d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f8b4 	bl	8004cdc <UART_SetConfig>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d101      	bne.n	8004b7e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e01b      	b.n	8004bb6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b8c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b9c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0201 	orr.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fc32 	bl	8005418 <UART_CheckIdleState>
 8004bb4:	4603      	mov	r3, r0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b08a      	sub	sp, #40	; 0x28
 8004bc2:	af02      	add	r7, sp, #8
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	603b      	str	r3, [r7, #0]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd4:	2b20      	cmp	r3, #32
 8004bd6:	d17c      	bne.n	8004cd2 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <HAL_UART_Transmit+0x26>
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e075      	b.n	8004cd4 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2221      	movs	r2, #33	; 0x21
 8004bf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bf8:	f7fd f85c 	bl	8001cb4 <HAL_GetTick>
 8004bfc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	88fa      	ldrh	r2, [r7, #6]
 8004c02:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	88fa      	ldrh	r2, [r7, #6]
 8004c0a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c16:	d108      	bne.n	8004c2a <HAL_UART_Transmit+0x6c>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d104      	bne.n	8004c2a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	61bb      	str	r3, [r7, #24]
 8004c28:	e003      	b.n	8004c32 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c32:	e031      	b.n	8004c98 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2180      	movs	r1, #128	; 0x80
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fc94 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e03e      	b.n	8004cd4 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	881a      	ldrh	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c68:	b292      	uxth	r2, r2
 8004c6a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	3302      	adds	r3, #2
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e008      	b.n	8004c86 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	781a      	ldrb	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	b292      	uxth	r2, r2
 8004c7e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	3301      	adds	r3, #1
 8004c84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1c7      	bne.n	8004c34 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	2200      	movs	r2, #0
 8004cac:	2140      	movs	r1, #64	; 0x40
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 fc5c 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d005      	beq.n	8004cc6 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e006      	b.n	8004cd4 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2220      	movs	r2, #32
 8004cca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	e000      	b.n	8004cd4 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8004cd2:	2302      	movs	r3, #2
  }
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3720      	adds	r7, #32
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ce0:	b08c      	sub	sp, #48	; 0x30
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	4baa      	ldr	r3, [pc, #680]	; (8004fb4 <UART_SetConfig+0x2d8>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d14:	430b      	orrs	r3, r1
 8004d16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a9f      	ldr	r2, [pc, #636]	; (8004fb8 <UART_SetConfig+0x2dc>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d004      	beq.n	8004d48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d44:	4313      	orrs	r3, r2
 8004d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004d52:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	6812      	ldr	r2, [r2, #0]
 8004d5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d5c:	430b      	orrs	r3, r1
 8004d5e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d66:	f023 010f 	bic.w	r1, r3, #15
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a90      	ldr	r2, [pc, #576]	; (8004fbc <UART_SetConfig+0x2e0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d125      	bne.n	8004dcc <UART_SetConfig+0xf0>
 8004d80:	4b8f      	ldr	r3, [pc, #572]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d81a      	bhi.n	8004dc4 <UART_SetConfig+0xe8>
 8004d8e:	a201      	add	r2, pc, #4	; (adr r2, 8004d94 <UART_SetConfig+0xb8>)
 8004d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d94:	08004da5 	.word	0x08004da5
 8004d98:	08004db5 	.word	0x08004db5
 8004d9c:	08004dad 	.word	0x08004dad
 8004da0:	08004dbd 	.word	0x08004dbd
 8004da4:	2301      	movs	r3, #1
 8004da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004daa:	e116      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004dac:	2302      	movs	r3, #2
 8004dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004db2:	e112      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004db4:	2304      	movs	r3, #4
 8004db6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dba:	e10e      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004dbc:	2308      	movs	r3, #8
 8004dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dc2:	e10a      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dca:	e106      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a7c      	ldr	r2, [pc, #496]	; (8004fc4 <UART_SetConfig+0x2e8>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d138      	bne.n	8004e48 <UART_SetConfig+0x16c>
 8004dd6:	4b7a      	ldr	r3, [pc, #488]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ddc:	f003 030c 	and.w	r3, r3, #12
 8004de0:	2b0c      	cmp	r3, #12
 8004de2:	d82d      	bhi.n	8004e40 <UART_SetConfig+0x164>
 8004de4:	a201      	add	r2, pc, #4	; (adr r2, 8004dec <UART_SetConfig+0x110>)
 8004de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dea:	bf00      	nop
 8004dec:	08004e21 	.word	0x08004e21
 8004df0:	08004e41 	.word	0x08004e41
 8004df4:	08004e41 	.word	0x08004e41
 8004df8:	08004e41 	.word	0x08004e41
 8004dfc:	08004e31 	.word	0x08004e31
 8004e00:	08004e41 	.word	0x08004e41
 8004e04:	08004e41 	.word	0x08004e41
 8004e08:	08004e41 	.word	0x08004e41
 8004e0c:	08004e29 	.word	0x08004e29
 8004e10:	08004e41 	.word	0x08004e41
 8004e14:	08004e41 	.word	0x08004e41
 8004e18:	08004e41 	.word	0x08004e41
 8004e1c:	08004e39 	.word	0x08004e39
 8004e20:	2300      	movs	r3, #0
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e26:	e0d8      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e28:	2302      	movs	r3, #2
 8004e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e2e:	e0d4      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e30:	2304      	movs	r3, #4
 8004e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e36:	e0d0      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e38:	2308      	movs	r3, #8
 8004e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e3e:	e0cc      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e40:	2310      	movs	r3, #16
 8004e42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e46:	e0c8      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a5e      	ldr	r2, [pc, #376]	; (8004fc8 <UART_SetConfig+0x2ec>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d125      	bne.n	8004e9e <UART_SetConfig+0x1c2>
 8004e52:	4b5b      	ldr	r3, [pc, #364]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e5c:	2b30      	cmp	r3, #48	; 0x30
 8004e5e:	d016      	beq.n	8004e8e <UART_SetConfig+0x1b2>
 8004e60:	2b30      	cmp	r3, #48	; 0x30
 8004e62:	d818      	bhi.n	8004e96 <UART_SetConfig+0x1ba>
 8004e64:	2b20      	cmp	r3, #32
 8004e66:	d00a      	beq.n	8004e7e <UART_SetConfig+0x1a2>
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d814      	bhi.n	8004e96 <UART_SetConfig+0x1ba>
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <UART_SetConfig+0x19a>
 8004e70:	2b10      	cmp	r3, #16
 8004e72:	d008      	beq.n	8004e86 <UART_SetConfig+0x1aa>
 8004e74:	e00f      	b.n	8004e96 <UART_SetConfig+0x1ba>
 8004e76:	2300      	movs	r3, #0
 8004e78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e7c:	e0ad      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e7e:	2302      	movs	r3, #2
 8004e80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e84:	e0a9      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e86:	2304      	movs	r3, #4
 8004e88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e8c:	e0a5      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e8e:	2308      	movs	r3, #8
 8004e90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e94:	e0a1      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e96:	2310      	movs	r3, #16
 8004e98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e9c:	e09d      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a4a      	ldr	r2, [pc, #296]	; (8004fcc <UART_SetConfig+0x2f0>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d125      	bne.n	8004ef4 <UART_SetConfig+0x218>
 8004ea8:	4b45      	ldr	r3, [pc, #276]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004eb2:	2bc0      	cmp	r3, #192	; 0xc0
 8004eb4:	d016      	beq.n	8004ee4 <UART_SetConfig+0x208>
 8004eb6:	2bc0      	cmp	r3, #192	; 0xc0
 8004eb8:	d818      	bhi.n	8004eec <UART_SetConfig+0x210>
 8004eba:	2b80      	cmp	r3, #128	; 0x80
 8004ebc:	d00a      	beq.n	8004ed4 <UART_SetConfig+0x1f8>
 8004ebe:	2b80      	cmp	r3, #128	; 0x80
 8004ec0:	d814      	bhi.n	8004eec <UART_SetConfig+0x210>
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <UART_SetConfig+0x1f0>
 8004ec6:	2b40      	cmp	r3, #64	; 0x40
 8004ec8:	d008      	beq.n	8004edc <UART_SetConfig+0x200>
 8004eca:	e00f      	b.n	8004eec <UART_SetConfig+0x210>
 8004ecc:	2300      	movs	r3, #0
 8004ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ed2:	e082      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eda:	e07e      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004edc:	2304      	movs	r3, #4
 8004ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ee2:	e07a      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004ee4:	2308      	movs	r3, #8
 8004ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eea:	e076      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004eec:	2310      	movs	r3, #16
 8004eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef2:	e072      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a35      	ldr	r2, [pc, #212]	; (8004fd0 <UART_SetConfig+0x2f4>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d12a      	bne.n	8004f54 <UART_SetConfig+0x278>
 8004efe:	4b30      	ldr	r3, [pc, #192]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f0c:	d01a      	beq.n	8004f44 <UART_SetConfig+0x268>
 8004f0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f12:	d81b      	bhi.n	8004f4c <UART_SetConfig+0x270>
 8004f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f18:	d00c      	beq.n	8004f34 <UART_SetConfig+0x258>
 8004f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f1e:	d815      	bhi.n	8004f4c <UART_SetConfig+0x270>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <UART_SetConfig+0x250>
 8004f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f28:	d008      	beq.n	8004f3c <UART_SetConfig+0x260>
 8004f2a:	e00f      	b.n	8004f4c <UART_SetConfig+0x270>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f32:	e052      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f34:	2302      	movs	r3, #2
 8004f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f3a:	e04e      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f3c:	2304      	movs	r3, #4
 8004f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f42:	e04a      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f44:	2308      	movs	r3, #8
 8004f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f4a:	e046      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f4c:	2310      	movs	r3, #16
 8004f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f52:	e042      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a17      	ldr	r2, [pc, #92]	; (8004fb8 <UART_SetConfig+0x2dc>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d13a      	bne.n	8004fd4 <UART_SetConfig+0x2f8>
 8004f5e:	4b18      	ldr	r3, [pc, #96]	; (8004fc0 <UART_SetConfig+0x2e4>)
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f6c:	d01a      	beq.n	8004fa4 <UART_SetConfig+0x2c8>
 8004f6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f72:	d81b      	bhi.n	8004fac <UART_SetConfig+0x2d0>
 8004f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f78:	d00c      	beq.n	8004f94 <UART_SetConfig+0x2b8>
 8004f7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f7e:	d815      	bhi.n	8004fac <UART_SetConfig+0x2d0>
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <UART_SetConfig+0x2b0>
 8004f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f88:	d008      	beq.n	8004f9c <UART_SetConfig+0x2c0>
 8004f8a:	e00f      	b.n	8004fac <UART_SetConfig+0x2d0>
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f92:	e022      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f94:	2302      	movs	r3, #2
 8004f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f9a:	e01e      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fa2:	e01a      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004fa4:	2308      	movs	r3, #8
 8004fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004faa:	e016      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004fac:	2310      	movs	r3, #16
 8004fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fb2:	e012      	b.n	8004fda <UART_SetConfig+0x2fe>
 8004fb4:	cfff69f3 	.word	0xcfff69f3
 8004fb8:	40008000 	.word	0x40008000
 8004fbc:	40013800 	.word	0x40013800
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	40004400 	.word	0x40004400
 8004fc8:	40004800 	.word	0x40004800
 8004fcc:	40004c00 	.word	0x40004c00
 8004fd0:	40005000 	.word	0x40005000
 8004fd4:	2310      	movs	r3, #16
 8004fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4aae      	ldr	r2, [pc, #696]	; (8005298 <UART_SetConfig+0x5bc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	f040 8097 	bne.w	8005114 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fe6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	d823      	bhi.n	8005036 <UART_SetConfig+0x35a>
 8004fee:	a201      	add	r2, pc, #4	; (adr r2, 8004ff4 <UART_SetConfig+0x318>)
 8004ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff4:	08005019 	.word	0x08005019
 8004ff8:	08005037 	.word	0x08005037
 8004ffc:	08005021 	.word	0x08005021
 8005000:	08005037 	.word	0x08005037
 8005004:	08005027 	.word	0x08005027
 8005008:	08005037 	.word	0x08005037
 800500c:	08005037 	.word	0x08005037
 8005010:	08005037 	.word	0x08005037
 8005014:	0800502f 	.word	0x0800502f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005018:	f7fe f906 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 800501c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800501e:	e010      	b.n	8005042 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005020:	4b9e      	ldr	r3, [pc, #632]	; (800529c <UART_SetConfig+0x5c0>)
 8005022:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005024:	e00d      	b.n	8005042 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005026:	f7fe f867 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 800502a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800502c:	e009      	b.n	8005042 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800502e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005032:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005034:	e005      	b.n	8005042 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005040:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8130 	beq.w	80052aa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	4a94      	ldr	r2, [pc, #592]	; (80052a0 <UART_SetConfig+0x5c4>)
 8005050:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005054:	461a      	mov	r2, r3
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	fbb3 f3f2 	udiv	r3, r3, r2
 800505c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	4613      	mov	r3, r2
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	4413      	add	r3, r2
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	429a      	cmp	r2, r3
 800506c:	d305      	bcc.n	800507a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	429a      	cmp	r2, r3
 8005078:	d903      	bls.n	8005082 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005080:	e113      	b.n	80052aa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005084:	2200      	movs	r2, #0
 8005086:	60bb      	str	r3, [r7, #8]
 8005088:	60fa      	str	r2, [r7, #12]
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	4a84      	ldr	r2, [pc, #528]	; (80052a0 <UART_SetConfig+0x5c4>)
 8005090:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005094:	b29b      	uxth	r3, r3
 8005096:	2200      	movs	r2, #0
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050a4:	f7fb fd98 	bl	8000bd8 <__aeabi_uldivmod>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	4610      	mov	r0, r2
 80050ae:	4619      	mov	r1, r3
 80050b0:	f04f 0200 	mov.w	r2, #0
 80050b4:	f04f 0300 	mov.w	r3, #0
 80050b8:	020b      	lsls	r3, r1, #8
 80050ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80050be:	0202      	lsls	r2, r0, #8
 80050c0:	6979      	ldr	r1, [r7, #20]
 80050c2:	6849      	ldr	r1, [r1, #4]
 80050c4:	0849      	lsrs	r1, r1, #1
 80050c6:	2000      	movs	r0, #0
 80050c8:	460c      	mov	r4, r1
 80050ca:	4605      	mov	r5, r0
 80050cc:	eb12 0804 	adds.w	r8, r2, r4
 80050d0:	eb43 0905 	adc.w	r9, r3, r5
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	469a      	mov	sl, r3
 80050dc:	4693      	mov	fp, r2
 80050de:	4652      	mov	r2, sl
 80050e0:	465b      	mov	r3, fp
 80050e2:	4640      	mov	r0, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	f7fb fd77 	bl	8000bd8 <__aeabi_uldivmod>
 80050ea:	4602      	mov	r2, r0
 80050ec:	460b      	mov	r3, r1
 80050ee:	4613      	mov	r3, r2
 80050f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050f8:	d308      	bcc.n	800510c <UART_SetConfig+0x430>
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005100:	d204      	bcs.n	800510c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6a3a      	ldr	r2, [r7, #32]
 8005108:	60da      	str	r2, [r3, #12]
 800510a:	e0ce      	b.n	80052aa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005112:	e0ca      	b.n	80052aa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800511c:	d166      	bne.n	80051ec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800511e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005122:	2b08      	cmp	r3, #8
 8005124:	d827      	bhi.n	8005176 <UART_SetConfig+0x49a>
 8005126:	a201      	add	r2, pc, #4	; (adr r2, 800512c <UART_SetConfig+0x450>)
 8005128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512c:	08005151 	.word	0x08005151
 8005130:	08005159 	.word	0x08005159
 8005134:	08005161 	.word	0x08005161
 8005138:	08005177 	.word	0x08005177
 800513c:	08005167 	.word	0x08005167
 8005140:	08005177 	.word	0x08005177
 8005144:	08005177 	.word	0x08005177
 8005148:	08005177 	.word	0x08005177
 800514c:	0800516f 	.word	0x0800516f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005150:	f7fe f86a 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 8005154:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005156:	e014      	b.n	8005182 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005158:	f7fe f87c 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 800515c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800515e:	e010      	b.n	8005182 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005160:	4b4e      	ldr	r3, [pc, #312]	; (800529c <UART_SetConfig+0x5c0>)
 8005162:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005164:	e00d      	b.n	8005182 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005166:	f7fd ffc7 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 800516a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800516c:	e009      	b.n	8005182 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800516e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005172:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005174:	e005      	b.n	8005182 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005180:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8090 	beq.w	80052aa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	4a44      	ldr	r2, [pc, #272]	; (80052a0 <UART_SetConfig+0x5c4>)
 8005190:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005194:	461a      	mov	r2, r3
 8005196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005198:	fbb3 f3f2 	udiv	r3, r3, r2
 800519c:	005a      	lsls	r2, r3, #1
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	085b      	lsrs	r3, r3, #1
 80051a4:	441a      	add	r2, r3
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051b0:	6a3b      	ldr	r3, [r7, #32]
 80051b2:	2b0f      	cmp	r3, #15
 80051b4:	d916      	bls.n	80051e4 <UART_SetConfig+0x508>
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051bc:	d212      	bcs.n	80051e4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	f023 030f 	bic.w	r3, r3, #15
 80051c6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051c8:	6a3b      	ldr	r3, [r7, #32]
 80051ca:	085b      	lsrs	r3, r3, #1
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	8bfb      	ldrh	r3, [r7, #30]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	8bfa      	ldrh	r2, [r7, #30]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	e062      	b.n	80052aa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80051ea:	e05e      	b.n	80052aa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d828      	bhi.n	8005246 <UART_SetConfig+0x56a>
 80051f4:	a201      	add	r2, pc, #4	; (adr r2, 80051fc <UART_SetConfig+0x520>)
 80051f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fa:	bf00      	nop
 80051fc:	08005221 	.word	0x08005221
 8005200:	08005229 	.word	0x08005229
 8005204:	08005231 	.word	0x08005231
 8005208:	08005247 	.word	0x08005247
 800520c:	08005237 	.word	0x08005237
 8005210:	08005247 	.word	0x08005247
 8005214:	08005247 	.word	0x08005247
 8005218:	08005247 	.word	0x08005247
 800521c:	0800523f 	.word	0x0800523f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005220:	f7fe f802 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 8005224:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005226:	e014      	b.n	8005252 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005228:	f7fe f814 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 800522c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800522e:	e010      	b.n	8005252 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005230:	4b1a      	ldr	r3, [pc, #104]	; (800529c <UART_SetConfig+0x5c0>)
 8005232:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005234:	e00d      	b.n	8005252 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005236:	f7fd ff5f 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 800523a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800523c:	e009      	b.n	8005252 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800523e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005242:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005244:	e005      	b.n	8005252 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005246:	2300      	movs	r3, #0
 8005248:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005250:	bf00      	nop
    }

    if (pclk != 0U)
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	2b00      	cmp	r3, #0
 8005256:	d028      	beq.n	80052aa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525c:	4a10      	ldr	r2, [pc, #64]	; (80052a0 <UART_SetConfig+0x5c4>)
 800525e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005262:	461a      	mov	r2, r3
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	fbb3 f2f2 	udiv	r2, r3, r2
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	085b      	lsrs	r3, r3, #1
 8005270:	441a      	add	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	fbb2 f3f3 	udiv	r3, r2, r3
 800527a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	2b0f      	cmp	r3, #15
 8005280:	d910      	bls.n	80052a4 <UART_SetConfig+0x5c8>
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005288:	d20c      	bcs.n	80052a4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	b29a      	uxth	r2, r3
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	60da      	str	r2, [r3, #12]
 8005294:	e009      	b.n	80052aa <UART_SetConfig+0x5ce>
 8005296:	bf00      	nop
 8005298:	40008000 	.word	0x40008000
 800529c:	00f42400 	.word	0x00f42400
 80052a0:	080082ec 	.word	0x080082ec
      }
      else
      {
        ret = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2200      	movs	r2, #0
 80052be:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	2200      	movs	r2, #0
 80052c4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80052c6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3730      	adds	r7, #48	; 0x30
 80052ce:	46bd      	mov	sp, r7
 80052d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080052d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e0:	f003 0308 	and.w	r3, r3, #8
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d01a      	beq.n	80053ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053d2:	d10a      	bne.n	80053ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	605a      	str	r2, [r3, #4]
  }
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b098      	sub	sp, #96	; 0x60
 800541c:	af02      	add	r7, sp, #8
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005428:	f7fc fc44 	bl	8001cb4 <HAL_GetTick>
 800542c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b08      	cmp	r3, #8
 800543a:	d12f      	bne.n	800549c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800543c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005444:	2200      	movs	r2, #0
 8005446:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f88e 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d022      	beq.n	800549c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545e:	e853 3f00 	ldrex	r3, [r3]
 8005462:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800546a:	653b      	str	r3, [r7, #80]	; 0x50
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	461a      	mov	r2, r3
 8005472:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005474:	647b      	str	r3, [r7, #68]	; 0x44
 8005476:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005478:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800547a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e6      	bne.n	8005456 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2220      	movs	r2, #32
 800548c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e063      	b.n	8005564 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0304 	and.w	r3, r3, #4
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	d149      	bne.n	800553e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054aa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054b2:	2200      	movs	r2, #0
 80054b4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 f857 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d03c      	beq.n	800553e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	623b      	str	r3, [r7, #32]
   return(result);
 80054d2:	6a3b      	ldr	r3, [r7, #32]
 80054d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054e2:	633b      	str	r3, [r7, #48]	; 0x30
 80054e4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e6      	bne.n	80054c4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	3308      	adds	r3, #8
 80054fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	60fb      	str	r3, [r7, #12]
   return(result);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f023 0301 	bic.w	r3, r3, #1
 800550c:	64bb      	str	r3, [r7, #72]	; 0x48
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3308      	adds	r3, #8
 8005514:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005516:	61fa      	str	r2, [r7, #28]
 8005518:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	69b9      	ldr	r1, [r7, #24]
 800551c:	69fa      	ldr	r2, [r7, #28]
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	617b      	str	r3, [r7, #20]
   return(result);
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e5      	bne.n	80054f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e012      	b.n	8005564 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2220      	movs	r2, #32
 8005542:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3758      	adds	r7, #88	; 0x58
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	603b      	str	r3, [r7, #0]
 8005578:	4613      	mov	r3, r2
 800557a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800557c:	e049      	b.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005584:	d045      	beq.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005586:	f7fc fb95 	bl	8001cb4 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	429a      	cmp	r2, r3
 8005594:	d302      	bcc.n	800559c <UART_WaitOnFlagUntilTimeout+0x30>
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e048      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d031      	beq.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	f003 0308 	and.w	r3, r3, #8
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d110      	bne.n	80055de <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2208      	movs	r2, #8
 80055c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055c4:	68f8      	ldr	r0, [r7, #12]
 80055c6:	f000 f838 	bl	800563a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2208      	movs	r2, #8
 80055ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e029      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	69db      	ldr	r3, [r3, #28]
 80055e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ec:	d111      	bne.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f81e 	bl	800563a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e00f      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	429a      	cmp	r2, r3
 8005620:	bf0c      	ite	eq
 8005622:	2301      	moveq	r3, #1
 8005624:	2300      	movne	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	461a      	mov	r2, r3
 800562a:	79fb      	ldrb	r3, [r7, #7]
 800562c:	429a      	cmp	r2, r3
 800562e:	d0a6      	beq.n	800557e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563a:	b480      	push	{r7}
 800563c:	b095      	sub	sp, #84	; 0x54
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564a:	e853 3f00 	ldrex	r3, [r3]
 800564e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005652:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	461a      	mov	r2, r3
 800565e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005660:	643b      	str	r3, [r7, #64]	; 0x40
 8005662:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005666:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005668:	e841 2300 	strex	r3, r2, [r1]
 800566c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800566e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1e6      	bne.n	8005642 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	e853 3f00 	ldrex	r3, [r3]
 8005682:	61fb      	str	r3, [r7, #28]
   return(result);
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800568a:	f023 0301 	bic.w	r3, r3, #1
 800568e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3308      	adds	r3, #8
 8005696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005698:	62fa      	str	r2, [r7, #44]	; 0x2c
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800569e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e3      	bne.n	8005674 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d118      	bne.n	80056e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f023 0310 	bic.w	r3, r3, #16
 80056c8:	647b      	str	r3, [r7, #68]	; 0x44
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056d2:	61bb      	str	r3, [r7, #24]
 80056d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	613b      	str	r3, [r7, #16]
   return(result);
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1e6      	bne.n	80056b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80056fa:	bf00      	nop
 80056fc:	3754      	adds	r7, #84	; 0x54
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005706:	b480      	push	{r7}
 8005708:	b085      	sub	sp, #20
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005714:	2b01      	cmp	r3, #1
 8005716:	d101      	bne.n	800571c <HAL_UARTEx_DisableFifoMode+0x16>
 8005718:	2302      	movs	r3, #2
 800571a:	e027      	b.n	800576c <HAL_UARTEx_DisableFifoMode+0x66>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2224      	movs	r2, #36	; 0x24
 8005728:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0201 	bic.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800574a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2220      	movs	r2, #32
 800575e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005788:	2b01      	cmp	r3, #1
 800578a:	d101      	bne.n	8005790 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800578c:	2302      	movs	r3, #2
 800578e:	e02d      	b.n	80057ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2224      	movs	r2, #36	; 0x24
 800579c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0201 	bic.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f84f 	bl	8005870 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2220      	movs	r2, #32
 80057de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005808:	2302      	movs	r3, #2
 800580a:	e02d      	b.n	8005868 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2224      	movs	r2, #36	; 0x24
 8005818:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0201 	bic.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	430a      	orrs	r2, r1
 8005846:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f811 	bl	8005870 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2220      	movs	r2, #32
 800585a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005866:	2300      	movs	r3, #0
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800587c:	2b00      	cmp	r3, #0
 800587e:	d108      	bne.n	8005892 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005890:	e031      	b.n	80058f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005892:	2308      	movs	r3, #8
 8005894:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005896:	2308      	movs	r3, #8
 8005898:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	0e5b      	lsrs	r3, r3, #25
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	0f5b      	lsrs	r3, r3, #29
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058ba:	7bbb      	ldrb	r3, [r7, #14]
 80058bc:	7b3a      	ldrb	r2, [r7, #12]
 80058be:	4911      	ldr	r1, [pc, #68]	; (8005904 <UARTEx_SetNbDataToProcess+0x94>)
 80058c0:	5c8a      	ldrb	r2, [r1, r2]
 80058c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058c6:	7b3a      	ldrb	r2, [r7, #12]
 80058c8:	490f      	ldr	r1, [pc, #60]	; (8005908 <UARTEx_SetNbDataToProcess+0x98>)
 80058ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	7b7a      	ldrb	r2, [r7, #13]
 80058dc:	4909      	ldr	r1, [pc, #36]	; (8005904 <UARTEx_SetNbDataToProcess+0x94>)
 80058de:	5c8a      	ldrb	r2, [r1, r2]
 80058e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80058e4:	7b7a      	ldrb	r2, [r7, #13]
 80058e6:	4908      	ldr	r1, [pc, #32]	; (8005908 <UARTEx_SetNbDataToProcess+0x98>)
 80058e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80058f6:	bf00      	nop
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	08008304 	.word	0x08008304
 8005908:	0800830c 	.word	0x0800830c

0800590c <__cvt>:
 800590c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005910:	ec55 4b10 	vmov	r4, r5, d0
 8005914:	2d00      	cmp	r5, #0
 8005916:	460e      	mov	r6, r1
 8005918:	4619      	mov	r1, r3
 800591a:	462b      	mov	r3, r5
 800591c:	bfbb      	ittet	lt
 800591e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005922:	461d      	movlt	r5, r3
 8005924:	2300      	movge	r3, #0
 8005926:	232d      	movlt	r3, #45	; 0x2d
 8005928:	700b      	strb	r3, [r1, #0]
 800592a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800592c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005930:	4691      	mov	r9, r2
 8005932:	f023 0820 	bic.w	r8, r3, #32
 8005936:	bfbc      	itt	lt
 8005938:	4622      	movlt	r2, r4
 800593a:	4614      	movlt	r4, r2
 800593c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005940:	d005      	beq.n	800594e <__cvt+0x42>
 8005942:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005946:	d100      	bne.n	800594a <__cvt+0x3e>
 8005948:	3601      	adds	r6, #1
 800594a:	2102      	movs	r1, #2
 800594c:	e000      	b.n	8005950 <__cvt+0x44>
 800594e:	2103      	movs	r1, #3
 8005950:	ab03      	add	r3, sp, #12
 8005952:	9301      	str	r3, [sp, #4]
 8005954:	ab02      	add	r3, sp, #8
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	ec45 4b10 	vmov	d0, r4, r5
 800595c:	4653      	mov	r3, sl
 800595e:	4632      	mov	r2, r6
 8005960:	f000 fdbe 	bl	80064e0 <_dtoa_r>
 8005964:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005968:	4607      	mov	r7, r0
 800596a:	d102      	bne.n	8005972 <__cvt+0x66>
 800596c:	f019 0f01 	tst.w	r9, #1
 8005970:	d022      	beq.n	80059b8 <__cvt+0xac>
 8005972:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005976:	eb07 0906 	add.w	r9, r7, r6
 800597a:	d110      	bne.n	800599e <__cvt+0x92>
 800597c:	783b      	ldrb	r3, [r7, #0]
 800597e:	2b30      	cmp	r3, #48	; 0x30
 8005980:	d10a      	bne.n	8005998 <__cvt+0x8c>
 8005982:	2200      	movs	r2, #0
 8005984:	2300      	movs	r3, #0
 8005986:	4620      	mov	r0, r4
 8005988:	4629      	mov	r1, r5
 800598a:	f7fb f8b5 	bl	8000af8 <__aeabi_dcmpeq>
 800598e:	b918      	cbnz	r0, 8005998 <__cvt+0x8c>
 8005990:	f1c6 0601 	rsb	r6, r6, #1
 8005994:	f8ca 6000 	str.w	r6, [sl]
 8005998:	f8da 3000 	ldr.w	r3, [sl]
 800599c:	4499      	add	r9, r3
 800599e:	2200      	movs	r2, #0
 80059a0:	2300      	movs	r3, #0
 80059a2:	4620      	mov	r0, r4
 80059a4:	4629      	mov	r1, r5
 80059a6:	f7fb f8a7 	bl	8000af8 <__aeabi_dcmpeq>
 80059aa:	b108      	cbz	r0, 80059b0 <__cvt+0xa4>
 80059ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80059b0:	2230      	movs	r2, #48	; 0x30
 80059b2:	9b03      	ldr	r3, [sp, #12]
 80059b4:	454b      	cmp	r3, r9
 80059b6:	d307      	bcc.n	80059c8 <__cvt+0xbc>
 80059b8:	9b03      	ldr	r3, [sp, #12]
 80059ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059bc:	1bdb      	subs	r3, r3, r7
 80059be:	4638      	mov	r0, r7
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	b004      	add	sp, #16
 80059c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c8:	1c59      	adds	r1, r3, #1
 80059ca:	9103      	str	r1, [sp, #12]
 80059cc:	701a      	strb	r2, [r3, #0]
 80059ce:	e7f0      	b.n	80059b2 <__cvt+0xa6>

080059d0 <__exponent>:
 80059d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059d2:	4603      	mov	r3, r0
 80059d4:	2900      	cmp	r1, #0
 80059d6:	bfb8      	it	lt
 80059d8:	4249      	neglt	r1, r1
 80059da:	f803 2b02 	strb.w	r2, [r3], #2
 80059de:	bfb4      	ite	lt
 80059e0:	222d      	movlt	r2, #45	; 0x2d
 80059e2:	222b      	movge	r2, #43	; 0x2b
 80059e4:	2909      	cmp	r1, #9
 80059e6:	7042      	strb	r2, [r0, #1]
 80059e8:	dd2a      	ble.n	8005a40 <__exponent+0x70>
 80059ea:	f10d 0207 	add.w	r2, sp, #7
 80059ee:	4617      	mov	r7, r2
 80059f0:	260a      	movs	r6, #10
 80059f2:	4694      	mov	ip, r2
 80059f4:	fb91 f5f6 	sdiv	r5, r1, r6
 80059f8:	fb06 1415 	mls	r4, r6, r5, r1
 80059fc:	3430      	adds	r4, #48	; 0x30
 80059fe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005a02:	460c      	mov	r4, r1
 8005a04:	2c63      	cmp	r4, #99	; 0x63
 8005a06:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	dcf1      	bgt.n	80059f2 <__exponent+0x22>
 8005a0e:	3130      	adds	r1, #48	; 0x30
 8005a10:	f1ac 0402 	sub.w	r4, ip, #2
 8005a14:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005a18:	1c41      	adds	r1, r0, #1
 8005a1a:	4622      	mov	r2, r4
 8005a1c:	42ba      	cmp	r2, r7
 8005a1e:	d30a      	bcc.n	8005a36 <__exponent+0x66>
 8005a20:	f10d 0209 	add.w	r2, sp, #9
 8005a24:	eba2 020c 	sub.w	r2, r2, ip
 8005a28:	42bc      	cmp	r4, r7
 8005a2a:	bf88      	it	hi
 8005a2c:	2200      	movhi	r2, #0
 8005a2e:	4413      	add	r3, r2
 8005a30:	1a18      	subs	r0, r3, r0
 8005a32:	b003      	add	sp, #12
 8005a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a36:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005a3a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005a3e:	e7ed      	b.n	8005a1c <__exponent+0x4c>
 8005a40:	2330      	movs	r3, #48	; 0x30
 8005a42:	3130      	adds	r1, #48	; 0x30
 8005a44:	7083      	strb	r3, [r0, #2]
 8005a46:	70c1      	strb	r1, [r0, #3]
 8005a48:	1d03      	adds	r3, r0, #4
 8005a4a:	e7f1      	b.n	8005a30 <__exponent+0x60>

08005a4c <_printf_float>:
 8005a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a50:	ed2d 8b02 	vpush	{d8}
 8005a54:	b08d      	sub	sp, #52	; 0x34
 8005a56:	460c      	mov	r4, r1
 8005a58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a5c:	4616      	mov	r6, r2
 8005a5e:	461f      	mov	r7, r3
 8005a60:	4605      	mov	r5, r0
 8005a62:	f000 fc83 	bl	800636c <_localeconv_r>
 8005a66:	f8d0 a000 	ldr.w	sl, [r0]
 8005a6a:	4650      	mov	r0, sl
 8005a6c:	f7fa fc18 	bl	80002a0 <strlen>
 8005a70:	2300      	movs	r3, #0
 8005a72:	930a      	str	r3, [sp, #40]	; 0x28
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	9305      	str	r3, [sp, #20]
 8005a78:	f8d8 3000 	ldr.w	r3, [r8]
 8005a7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a80:	3307      	adds	r3, #7
 8005a82:	f023 0307 	bic.w	r3, r3, #7
 8005a86:	f103 0208 	add.w	r2, r3, #8
 8005a8a:	f8c8 2000 	str.w	r2, [r8]
 8005a8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a96:	9307      	str	r3, [sp, #28]
 8005a98:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a9c:	ee08 0a10 	vmov	s16, r0
 8005aa0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005aa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aa8:	4b9e      	ldr	r3, [pc, #632]	; (8005d24 <_printf_float+0x2d8>)
 8005aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005aae:	f7fb f855 	bl	8000b5c <__aeabi_dcmpun>
 8005ab2:	bb88      	cbnz	r0, 8005b18 <_printf_float+0xcc>
 8005ab4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ab8:	4b9a      	ldr	r3, [pc, #616]	; (8005d24 <_printf_float+0x2d8>)
 8005aba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005abe:	f7fb f82f 	bl	8000b20 <__aeabi_dcmple>
 8005ac2:	bb48      	cbnz	r0, 8005b18 <_printf_float+0xcc>
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	4640      	mov	r0, r8
 8005aca:	4649      	mov	r1, r9
 8005acc:	f7fb f81e 	bl	8000b0c <__aeabi_dcmplt>
 8005ad0:	b110      	cbz	r0, 8005ad8 <_printf_float+0x8c>
 8005ad2:	232d      	movs	r3, #45	; 0x2d
 8005ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ad8:	4a93      	ldr	r2, [pc, #588]	; (8005d28 <_printf_float+0x2dc>)
 8005ada:	4b94      	ldr	r3, [pc, #592]	; (8005d2c <_printf_float+0x2e0>)
 8005adc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ae0:	bf94      	ite	ls
 8005ae2:	4690      	movls	r8, r2
 8005ae4:	4698      	movhi	r8, r3
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	6123      	str	r3, [r4, #16]
 8005aea:	9b05      	ldr	r3, [sp, #20]
 8005aec:	f023 0304 	bic.w	r3, r3, #4
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	f04f 0900 	mov.w	r9, #0
 8005af6:	9700      	str	r7, [sp, #0]
 8005af8:	4633      	mov	r3, r6
 8005afa:	aa0b      	add	r2, sp, #44	; 0x2c
 8005afc:	4621      	mov	r1, r4
 8005afe:	4628      	mov	r0, r5
 8005b00:	f000 f9da 	bl	8005eb8 <_printf_common>
 8005b04:	3001      	adds	r0, #1
 8005b06:	f040 8090 	bne.w	8005c2a <_printf_float+0x1de>
 8005b0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b0e:	b00d      	add	sp, #52	; 0x34
 8005b10:	ecbd 8b02 	vpop	{d8}
 8005b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	4649      	mov	r1, r9
 8005b20:	f7fb f81c 	bl	8000b5c <__aeabi_dcmpun>
 8005b24:	b140      	cbz	r0, 8005b38 <_printf_float+0xec>
 8005b26:	464b      	mov	r3, r9
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	bfbc      	itt	lt
 8005b2c:	232d      	movlt	r3, #45	; 0x2d
 8005b2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b32:	4a7f      	ldr	r2, [pc, #508]	; (8005d30 <_printf_float+0x2e4>)
 8005b34:	4b7f      	ldr	r3, [pc, #508]	; (8005d34 <_printf_float+0x2e8>)
 8005b36:	e7d1      	b.n	8005adc <_printf_float+0x90>
 8005b38:	6863      	ldr	r3, [r4, #4]
 8005b3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b3e:	9206      	str	r2, [sp, #24]
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	d13f      	bne.n	8005bc4 <_printf_float+0x178>
 8005b44:	2306      	movs	r3, #6
 8005b46:	6063      	str	r3, [r4, #4]
 8005b48:	9b05      	ldr	r3, [sp, #20]
 8005b4a:	6861      	ldr	r1, [r4, #4]
 8005b4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b50:	2300      	movs	r3, #0
 8005b52:	9303      	str	r3, [sp, #12]
 8005b54:	ab0a      	add	r3, sp, #40	; 0x28
 8005b56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b5a:	ab09      	add	r3, sp, #36	; 0x24
 8005b5c:	ec49 8b10 	vmov	d0, r8, r9
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	6022      	str	r2, [r4, #0]
 8005b64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f7ff fecf 	bl	800590c <__cvt>
 8005b6e:	9b06      	ldr	r3, [sp, #24]
 8005b70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b72:	2b47      	cmp	r3, #71	; 0x47
 8005b74:	4680      	mov	r8, r0
 8005b76:	d108      	bne.n	8005b8a <_printf_float+0x13e>
 8005b78:	1cc8      	adds	r0, r1, #3
 8005b7a:	db02      	blt.n	8005b82 <_printf_float+0x136>
 8005b7c:	6863      	ldr	r3, [r4, #4]
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	dd41      	ble.n	8005c06 <_printf_float+0x1ba>
 8005b82:	f1ab 0302 	sub.w	r3, fp, #2
 8005b86:	fa5f fb83 	uxtb.w	fp, r3
 8005b8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b8e:	d820      	bhi.n	8005bd2 <_printf_float+0x186>
 8005b90:	3901      	subs	r1, #1
 8005b92:	465a      	mov	r2, fp
 8005b94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b98:	9109      	str	r1, [sp, #36]	; 0x24
 8005b9a:	f7ff ff19 	bl	80059d0 <__exponent>
 8005b9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ba0:	1813      	adds	r3, r2, r0
 8005ba2:	2a01      	cmp	r2, #1
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	6123      	str	r3, [r4, #16]
 8005ba8:	dc02      	bgt.n	8005bb0 <_printf_float+0x164>
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	07d2      	lsls	r2, r2, #31
 8005bae:	d501      	bpl.n	8005bb4 <_printf_float+0x168>
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	6123      	str	r3, [r4, #16]
 8005bb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d09c      	beq.n	8005af6 <_printf_float+0xaa>
 8005bbc:	232d      	movs	r3, #45	; 0x2d
 8005bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bc2:	e798      	b.n	8005af6 <_printf_float+0xaa>
 8005bc4:	9a06      	ldr	r2, [sp, #24]
 8005bc6:	2a47      	cmp	r2, #71	; 0x47
 8005bc8:	d1be      	bne.n	8005b48 <_printf_float+0xfc>
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1bc      	bne.n	8005b48 <_printf_float+0xfc>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e7b9      	b.n	8005b46 <_printf_float+0xfa>
 8005bd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005bd6:	d118      	bne.n	8005c0a <_printf_float+0x1be>
 8005bd8:	2900      	cmp	r1, #0
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	dd0b      	ble.n	8005bf6 <_printf_float+0x1aa>
 8005bde:	6121      	str	r1, [r4, #16]
 8005be0:	b913      	cbnz	r3, 8005be8 <_printf_float+0x19c>
 8005be2:	6822      	ldr	r2, [r4, #0]
 8005be4:	07d0      	lsls	r0, r2, #31
 8005be6:	d502      	bpl.n	8005bee <_printf_float+0x1a2>
 8005be8:	3301      	adds	r3, #1
 8005bea:	440b      	add	r3, r1
 8005bec:	6123      	str	r3, [r4, #16]
 8005bee:	65a1      	str	r1, [r4, #88]	; 0x58
 8005bf0:	f04f 0900 	mov.w	r9, #0
 8005bf4:	e7de      	b.n	8005bb4 <_printf_float+0x168>
 8005bf6:	b913      	cbnz	r3, 8005bfe <_printf_float+0x1b2>
 8005bf8:	6822      	ldr	r2, [r4, #0]
 8005bfa:	07d2      	lsls	r2, r2, #31
 8005bfc:	d501      	bpl.n	8005c02 <_printf_float+0x1b6>
 8005bfe:	3302      	adds	r3, #2
 8005c00:	e7f4      	b.n	8005bec <_printf_float+0x1a0>
 8005c02:	2301      	movs	r3, #1
 8005c04:	e7f2      	b.n	8005bec <_printf_float+0x1a0>
 8005c06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c0c:	4299      	cmp	r1, r3
 8005c0e:	db05      	blt.n	8005c1c <_printf_float+0x1d0>
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	6121      	str	r1, [r4, #16]
 8005c14:	07d8      	lsls	r0, r3, #31
 8005c16:	d5ea      	bpl.n	8005bee <_printf_float+0x1a2>
 8005c18:	1c4b      	adds	r3, r1, #1
 8005c1a:	e7e7      	b.n	8005bec <_printf_float+0x1a0>
 8005c1c:	2900      	cmp	r1, #0
 8005c1e:	bfd4      	ite	le
 8005c20:	f1c1 0202 	rsble	r2, r1, #2
 8005c24:	2201      	movgt	r2, #1
 8005c26:	4413      	add	r3, r2
 8005c28:	e7e0      	b.n	8005bec <_printf_float+0x1a0>
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	055a      	lsls	r2, r3, #21
 8005c2e:	d407      	bmi.n	8005c40 <_printf_float+0x1f4>
 8005c30:	6923      	ldr	r3, [r4, #16]
 8005c32:	4642      	mov	r2, r8
 8005c34:	4631      	mov	r1, r6
 8005c36:	4628      	mov	r0, r5
 8005c38:	47b8      	blx	r7
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	d12c      	bne.n	8005c98 <_printf_float+0x24c>
 8005c3e:	e764      	b.n	8005b0a <_printf_float+0xbe>
 8005c40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c44:	f240 80e0 	bls.w	8005e08 <_printf_float+0x3bc>
 8005c48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f7fa ff52 	bl	8000af8 <__aeabi_dcmpeq>
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d034      	beq.n	8005cc2 <_printf_float+0x276>
 8005c58:	4a37      	ldr	r2, [pc, #220]	; (8005d38 <_printf_float+0x2ec>)
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	4631      	mov	r1, r6
 8005c5e:	4628      	mov	r0, r5
 8005c60:	47b8      	blx	r7
 8005c62:	3001      	adds	r0, #1
 8005c64:	f43f af51 	beq.w	8005b0a <_printf_float+0xbe>
 8005c68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	db02      	blt.n	8005c76 <_printf_float+0x22a>
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	07d8      	lsls	r0, r3, #31
 8005c74:	d510      	bpl.n	8005c98 <_printf_float+0x24c>
 8005c76:	ee18 3a10 	vmov	r3, s16
 8005c7a:	4652      	mov	r2, sl
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b8      	blx	r7
 8005c82:	3001      	adds	r0, #1
 8005c84:	f43f af41 	beq.w	8005b0a <_printf_float+0xbe>
 8005c88:	f04f 0800 	mov.w	r8, #0
 8005c8c:	f104 091a 	add.w	r9, r4, #26
 8005c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c92:	3b01      	subs	r3, #1
 8005c94:	4543      	cmp	r3, r8
 8005c96:	dc09      	bgt.n	8005cac <_printf_float+0x260>
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	079b      	lsls	r3, r3, #30
 8005c9c:	f100 8107 	bmi.w	8005eae <_printf_float+0x462>
 8005ca0:	68e0      	ldr	r0, [r4, #12]
 8005ca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ca4:	4298      	cmp	r0, r3
 8005ca6:	bfb8      	it	lt
 8005ca8:	4618      	movlt	r0, r3
 8005caa:	e730      	b.n	8005b0e <_printf_float+0xc2>
 8005cac:	2301      	movs	r3, #1
 8005cae:	464a      	mov	r2, r9
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	47b8      	blx	r7
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	f43f af27 	beq.w	8005b0a <_printf_float+0xbe>
 8005cbc:	f108 0801 	add.w	r8, r8, #1
 8005cc0:	e7e6      	b.n	8005c90 <_printf_float+0x244>
 8005cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	dc39      	bgt.n	8005d3c <_printf_float+0x2f0>
 8005cc8:	4a1b      	ldr	r2, [pc, #108]	; (8005d38 <_printf_float+0x2ec>)
 8005cca:	2301      	movs	r3, #1
 8005ccc:	4631      	mov	r1, r6
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b8      	blx	r7
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	f43f af19 	beq.w	8005b0a <_printf_float+0xbe>
 8005cd8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	d102      	bne.n	8005ce6 <_printf_float+0x29a>
 8005ce0:	6823      	ldr	r3, [r4, #0]
 8005ce2:	07d9      	lsls	r1, r3, #31
 8005ce4:	d5d8      	bpl.n	8005c98 <_printf_float+0x24c>
 8005ce6:	ee18 3a10 	vmov	r3, s16
 8005cea:	4652      	mov	r2, sl
 8005cec:	4631      	mov	r1, r6
 8005cee:	4628      	mov	r0, r5
 8005cf0:	47b8      	blx	r7
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	f43f af09 	beq.w	8005b0a <_printf_float+0xbe>
 8005cf8:	f04f 0900 	mov.w	r9, #0
 8005cfc:	f104 0a1a 	add.w	sl, r4, #26
 8005d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d02:	425b      	negs	r3, r3
 8005d04:	454b      	cmp	r3, r9
 8005d06:	dc01      	bgt.n	8005d0c <_printf_float+0x2c0>
 8005d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d0a:	e792      	b.n	8005c32 <_printf_float+0x1e6>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	4652      	mov	r2, sl
 8005d10:	4631      	mov	r1, r6
 8005d12:	4628      	mov	r0, r5
 8005d14:	47b8      	blx	r7
 8005d16:	3001      	adds	r0, #1
 8005d18:	f43f aef7 	beq.w	8005b0a <_printf_float+0xbe>
 8005d1c:	f109 0901 	add.w	r9, r9, #1
 8005d20:	e7ee      	b.n	8005d00 <_printf_float+0x2b4>
 8005d22:	bf00      	nop
 8005d24:	7fefffff 	.word	0x7fefffff
 8005d28:	08008314 	.word	0x08008314
 8005d2c:	08008318 	.word	0x08008318
 8005d30:	0800831c 	.word	0x0800831c
 8005d34:	08008320 	.word	0x08008320
 8005d38:	08008324 	.word	0x08008324
 8005d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d40:	429a      	cmp	r2, r3
 8005d42:	bfa8      	it	ge
 8005d44:	461a      	movge	r2, r3
 8005d46:	2a00      	cmp	r2, #0
 8005d48:	4691      	mov	r9, r2
 8005d4a:	dc37      	bgt.n	8005dbc <_printf_float+0x370>
 8005d4c:	f04f 0b00 	mov.w	fp, #0
 8005d50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d54:	f104 021a 	add.w	r2, r4, #26
 8005d58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d5a:	9305      	str	r3, [sp, #20]
 8005d5c:	eba3 0309 	sub.w	r3, r3, r9
 8005d60:	455b      	cmp	r3, fp
 8005d62:	dc33      	bgt.n	8005dcc <_printf_float+0x380>
 8005d64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	db3b      	blt.n	8005de4 <_printf_float+0x398>
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	07da      	lsls	r2, r3, #31
 8005d70:	d438      	bmi.n	8005de4 <_printf_float+0x398>
 8005d72:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d76:	eba2 0903 	sub.w	r9, r2, r3
 8005d7a:	9b05      	ldr	r3, [sp, #20]
 8005d7c:	1ad2      	subs	r2, r2, r3
 8005d7e:	4591      	cmp	r9, r2
 8005d80:	bfa8      	it	ge
 8005d82:	4691      	movge	r9, r2
 8005d84:	f1b9 0f00 	cmp.w	r9, #0
 8005d88:	dc35      	bgt.n	8005df6 <_printf_float+0x3aa>
 8005d8a:	f04f 0800 	mov.w	r8, #0
 8005d8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d92:	f104 0a1a 	add.w	sl, r4, #26
 8005d96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d9a:	1a9b      	subs	r3, r3, r2
 8005d9c:	eba3 0309 	sub.w	r3, r3, r9
 8005da0:	4543      	cmp	r3, r8
 8005da2:	f77f af79 	ble.w	8005c98 <_printf_float+0x24c>
 8005da6:	2301      	movs	r3, #1
 8005da8:	4652      	mov	r2, sl
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	f43f aeaa 	beq.w	8005b0a <_printf_float+0xbe>
 8005db6:	f108 0801 	add.w	r8, r8, #1
 8005dba:	e7ec      	b.n	8005d96 <_printf_float+0x34a>
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	4642      	mov	r2, r8
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d1c0      	bne.n	8005d4c <_printf_float+0x300>
 8005dca:	e69e      	b.n	8005b0a <_printf_float+0xbe>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	9205      	str	r2, [sp, #20]
 8005dd4:	47b8      	blx	r7
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	f43f ae97 	beq.w	8005b0a <_printf_float+0xbe>
 8005ddc:	9a05      	ldr	r2, [sp, #20]
 8005dde:	f10b 0b01 	add.w	fp, fp, #1
 8005de2:	e7b9      	b.n	8005d58 <_printf_float+0x30c>
 8005de4:	ee18 3a10 	vmov	r3, s16
 8005de8:	4652      	mov	r2, sl
 8005dea:	4631      	mov	r1, r6
 8005dec:	4628      	mov	r0, r5
 8005dee:	47b8      	blx	r7
 8005df0:	3001      	adds	r0, #1
 8005df2:	d1be      	bne.n	8005d72 <_printf_float+0x326>
 8005df4:	e689      	b.n	8005b0a <_printf_float+0xbe>
 8005df6:	9a05      	ldr	r2, [sp, #20]
 8005df8:	464b      	mov	r3, r9
 8005dfa:	4442      	add	r2, r8
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4628      	mov	r0, r5
 8005e00:	47b8      	blx	r7
 8005e02:	3001      	adds	r0, #1
 8005e04:	d1c1      	bne.n	8005d8a <_printf_float+0x33e>
 8005e06:	e680      	b.n	8005b0a <_printf_float+0xbe>
 8005e08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e0a:	2a01      	cmp	r2, #1
 8005e0c:	dc01      	bgt.n	8005e12 <_printf_float+0x3c6>
 8005e0e:	07db      	lsls	r3, r3, #31
 8005e10:	d53a      	bpl.n	8005e88 <_printf_float+0x43c>
 8005e12:	2301      	movs	r3, #1
 8005e14:	4642      	mov	r2, r8
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f ae74 	beq.w	8005b0a <_printf_float+0xbe>
 8005e22:	ee18 3a10 	vmov	r3, s16
 8005e26:	4652      	mov	r2, sl
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	47b8      	blx	r7
 8005e2e:	3001      	adds	r0, #1
 8005e30:	f43f ae6b 	beq.w	8005b0a <_printf_float+0xbe>
 8005e34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005e40:	f7fa fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 8005e44:	b9d8      	cbnz	r0, 8005e7e <_printf_float+0x432>
 8005e46:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005e4a:	f108 0201 	add.w	r2, r8, #1
 8005e4e:	4631      	mov	r1, r6
 8005e50:	4628      	mov	r0, r5
 8005e52:	47b8      	blx	r7
 8005e54:	3001      	adds	r0, #1
 8005e56:	d10e      	bne.n	8005e76 <_printf_float+0x42a>
 8005e58:	e657      	b.n	8005b0a <_printf_float+0xbe>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	4652      	mov	r2, sl
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4628      	mov	r0, r5
 8005e62:	47b8      	blx	r7
 8005e64:	3001      	adds	r0, #1
 8005e66:	f43f ae50 	beq.w	8005b0a <_printf_float+0xbe>
 8005e6a:	f108 0801 	add.w	r8, r8, #1
 8005e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e70:	3b01      	subs	r3, #1
 8005e72:	4543      	cmp	r3, r8
 8005e74:	dcf1      	bgt.n	8005e5a <_printf_float+0x40e>
 8005e76:	464b      	mov	r3, r9
 8005e78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e7c:	e6da      	b.n	8005c34 <_printf_float+0x1e8>
 8005e7e:	f04f 0800 	mov.w	r8, #0
 8005e82:	f104 0a1a 	add.w	sl, r4, #26
 8005e86:	e7f2      	b.n	8005e6e <_printf_float+0x422>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	4642      	mov	r2, r8
 8005e8c:	e7df      	b.n	8005e4e <_printf_float+0x402>
 8005e8e:	2301      	movs	r3, #1
 8005e90:	464a      	mov	r2, r9
 8005e92:	4631      	mov	r1, r6
 8005e94:	4628      	mov	r0, r5
 8005e96:	47b8      	blx	r7
 8005e98:	3001      	adds	r0, #1
 8005e9a:	f43f ae36 	beq.w	8005b0a <_printf_float+0xbe>
 8005e9e:	f108 0801 	add.w	r8, r8, #1
 8005ea2:	68e3      	ldr	r3, [r4, #12]
 8005ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ea6:	1a5b      	subs	r3, r3, r1
 8005ea8:	4543      	cmp	r3, r8
 8005eaa:	dcf0      	bgt.n	8005e8e <_printf_float+0x442>
 8005eac:	e6f8      	b.n	8005ca0 <_printf_float+0x254>
 8005eae:	f04f 0800 	mov.w	r8, #0
 8005eb2:	f104 0919 	add.w	r9, r4, #25
 8005eb6:	e7f4      	b.n	8005ea2 <_printf_float+0x456>

08005eb8 <_printf_common>:
 8005eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ebc:	4616      	mov	r6, r2
 8005ebe:	4699      	mov	r9, r3
 8005ec0:	688a      	ldr	r2, [r1, #8]
 8005ec2:	690b      	ldr	r3, [r1, #16]
 8005ec4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	bfb8      	it	lt
 8005ecc:	4613      	movlt	r3, r2
 8005ece:	6033      	str	r3, [r6, #0]
 8005ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	b10a      	cbz	r2, 8005ede <_printf_common+0x26>
 8005eda:	3301      	adds	r3, #1
 8005edc:	6033      	str	r3, [r6, #0]
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	0699      	lsls	r1, r3, #26
 8005ee2:	bf42      	ittt	mi
 8005ee4:	6833      	ldrmi	r3, [r6, #0]
 8005ee6:	3302      	addmi	r3, #2
 8005ee8:	6033      	strmi	r3, [r6, #0]
 8005eea:	6825      	ldr	r5, [r4, #0]
 8005eec:	f015 0506 	ands.w	r5, r5, #6
 8005ef0:	d106      	bne.n	8005f00 <_printf_common+0x48>
 8005ef2:	f104 0a19 	add.w	sl, r4, #25
 8005ef6:	68e3      	ldr	r3, [r4, #12]
 8005ef8:	6832      	ldr	r2, [r6, #0]
 8005efa:	1a9b      	subs	r3, r3, r2
 8005efc:	42ab      	cmp	r3, r5
 8005efe:	dc26      	bgt.n	8005f4e <_printf_common+0x96>
 8005f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f04:	1e13      	subs	r3, r2, #0
 8005f06:	6822      	ldr	r2, [r4, #0]
 8005f08:	bf18      	it	ne
 8005f0a:	2301      	movne	r3, #1
 8005f0c:	0692      	lsls	r2, r2, #26
 8005f0e:	d42b      	bmi.n	8005f68 <_printf_common+0xb0>
 8005f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f14:	4649      	mov	r1, r9
 8005f16:	4638      	mov	r0, r7
 8005f18:	47c0      	blx	r8
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d01e      	beq.n	8005f5c <_printf_common+0xa4>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	6922      	ldr	r2, [r4, #16]
 8005f22:	f003 0306 	and.w	r3, r3, #6
 8005f26:	2b04      	cmp	r3, #4
 8005f28:	bf02      	ittt	eq
 8005f2a:	68e5      	ldreq	r5, [r4, #12]
 8005f2c:	6833      	ldreq	r3, [r6, #0]
 8005f2e:	1aed      	subeq	r5, r5, r3
 8005f30:	68a3      	ldr	r3, [r4, #8]
 8005f32:	bf0c      	ite	eq
 8005f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f38:	2500      	movne	r5, #0
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	bfc4      	itt	gt
 8005f3e:	1a9b      	subgt	r3, r3, r2
 8005f40:	18ed      	addgt	r5, r5, r3
 8005f42:	2600      	movs	r6, #0
 8005f44:	341a      	adds	r4, #26
 8005f46:	42b5      	cmp	r5, r6
 8005f48:	d11a      	bne.n	8005f80 <_printf_common+0xc8>
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	e008      	b.n	8005f60 <_printf_common+0xa8>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	4652      	mov	r2, sl
 8005f52:	4649      	mov	r1, r9
 8005f54:	4638      	mov	r0, r7
 8005f56:	47c0      	blx	r8
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d103      	bne.n	8005f64 <_printf_common+0xac>
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f64:	3501      	adds	r5, #1
 8005f66:	e7c6      	b.n	8005ef6 <_printf_common+0x3e>
 8005f68:	18e1      	adds	r1, r4, r3
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	2030      	movs	r0, #48	; 0x30
 8005f6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f72:	4422      	add	r2, r4
 8005f74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	e7c7      	b.n	8005f10 <_printf_common+0x58>
 8005f80:	2301      	movs	r3, #1
 8005f82:	4622      	mov	r2, r4
 8005f84:	4649      	mov	r1, r9
 8005f86:	4638      	mov	r0, r7
 8005f88:	47c0      	blx	r8
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d0e6      	beq.n	8005f5c <_printf_common+0xa4>
 8005f8e:	3601      	adds	r6, #1
 8005f90:	e7d9      	b.n	8005f46 <_printf_common+0x8e>
	...

08005f94 <_printf_i>:
 8005f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f98:	7e0f      	ldrb	r7, [r1, #24]
 8005f9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f9c:	2f78      	cmp	r7, #120	; 0x78
 8005f9e:	4691      	mov	r9, r2
 8005fa0:	4680      	mov	r8, r0
 8005fa2:	460c      	mov	r4, r1
 8005fa4:	469a      	mov	sl, r3
 8005fa6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005faa:	d807      	bhi.n	8005fbc <_printf_i+0x28>
 8005fac:	2f62      	cmp	r7, #98	; 0x62
 8005fae:	d80a      	bhi.n	8005fc6 <_printf_i+0x32>
 8005fb0:	2f00      	cmp	r7, #0
 8005fb2:	f000 80d4 	beq.w	800615e <_printf_i+0x1ca>
 8005fb6:	2f58      	cmp	r7, #88	; 0x58
 8005fb8:	f000 80c0 	beq.w	800613c <_printf_i+0x1a8>
 8005fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fc4:	e03a      	b.n	800603c <_printf_i+0xa8>
 8005fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fca:	2b15      	cmp	r3, #21
 8005fcc:	d8f6      	bhi.n	8005fbc <_printf_i+0x28>
 8005fce:	a101      	add	r1, pc, #4	; (adr r1, 8005fd4 <_printf_i+0x40>)
 8005fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fd4:	0800602d 	.word	0x0800602d
 8005fd8:	08006041 	.word	0x08006041
 8005fdc:	08005fbd 	.word	0x08005fbd
 8005fe0:	08005fbd 	.word	0x08005fbd
 8005fe4:	08005fbd 	.word	0x08005fbd
 8005fe8:	08005fbd 	.word	0x08005fbd
 8005fec:	08006041 	.word	0x08006041
 8005ff0:	08005fbd 	.word	0x08005fbd
 8005ff4:	08005fbd 	.word	0x08005fbd
 8005ff8:	08005fbd 	.word	0x08005fbd
 8005ffc:	08005fbd 	.word	0x08005fbd
 8006000:	08006145 	.word	0x08006145
 8006004:	0800606d 	.word	0x0800606d
 8006008:	080060ff 	.word	0x080060ff
 800600c:	08005fbd 	.word	0x08005fbd
 8006010:	08005fbd 	.word	0x08005fbd
 8006014:	08006167 	.word	0x08006167
 8006018:	08005fbd 	.word	0x08005fbd
 800601c:	0800606d 	.word	0x0800606d
 8006020:	08005fbd 	.word	0x08005fbd
 8006024:	08005fbd 	.word	0x08005fbd
 8006028:	08006107 	.word	0x08006107
 800602c:	682b      	ldr	r3, [r5, #0]
 800602e:	1d1a      	adds	r2, r3, #4
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	602a      	str	r2, [r5, #0]
 8006034:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800603c:	2301      	movs	r3, #1
 800603e:	e09f      	b.n	8006180 <_printf_i+0x1ec>
 8006040:	6820      	ldr	r0, [r4, #0]
 8006042:	682b      	ldr	r3, [r5, #0]
 8006044:	0607      	lsls	r7, r0, #24
 8006046:	f103 0104 	add.w	r1, r3, #4
 800604a:	6029      	str	r1, [r5, #0]
 800604c:	d501      	bpl.n	8006052 <_printf_i+0xbe>
 800604e:	681e      	ldr	r6, [r3, #0]
 8006050:	e003      	b.n	800605a <_printf_i+0xc6>
 8006052:	0646      	lsls	r6, r0, #25
 8006054:	d5fb      	bpl.n	800604e <_printf_i+0xba>
 8006056:	f9b3 6000 	ldrsh.w	r6, [r3]
 800605a:	2e00      	cmp	r6, #0
 800605c:	da03      	bge.n	8006066 <_printf_i+0xd2>
 800605e:	232d      	movs	r3, #45	; 0x2d
 8006060:	4276      	negs	r6, r6
 8006062:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006066:	485a      	ldr	r0, [pc, #360]	; (80061d0 <_printf_i+0x23c>)
 8006068:	230a      	movs	r3, #10
 800606a:	e012      	b.n	8006092 <_printf_i+0xfe>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	6820      	ldr	r0, [r4, #0]
 8006070:	1d19      	adds	r1, r3, #4
 8006072:	6029      	str	r1, [r5, #0]
 8006074:	0605      	lsls	r5, r0, #24
 8006076:	d501      	bpl.n	800607c <_printf_i+0xe8>
 8006078:	681e      	ldr	r6, [r3, #0]
 800607a:	e002      	b.n	8006082 <_printf_i+0xee>
 800607c:	0641      	lsls	r1, r0, #25
 800607e:	d5fb      	bpl.n	8006078 <_printf_i+0xe4>
 8006080:	881e      	ldrh	r6, [r3, #0]
 8006082:	4853      	ldr	r0, [pc, #332]	; (80061d0 <_printf_i+0x23c>)
 8006084:	2f6f      	cmp	r7, #111	; 0x6f
 8006086:	bf0c      	ite	eq
 8006088:	2308      	moveq	r3, #8
 800608a:	230a      	movne	r3, #10
 800608c:	2100      	movs	r1, #0
 800608e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006092:	6865      	ldr	r5, [r4, #4]
 8006094:	60a5      	str	r5, [r4, #8]
 8006096:	2d00      	cmp	r5, #0
 8006098:	bfa2      	ittt	ge
 800609a:	6821      	ldrge	r1, [r4, #0]
 800609c:	f021 0104 	bicge.w	r1, r1, #4
 80060a0:	6021      	strge	r1, [r4, #0]
 80060a2:	b90e      	cbnz	r6, 80060a8 <_printf_i+0x114>
 80060a4:	2d00      	cmp	r5, #0
 80060a6:	d04b      	beq.n	8006140 <_printf_i+0x1ac>
 80060a8:	4615      	mov	r5, r2
 80060aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80060ae:	fb03 6711 	mls	r7, r3, r1, r6
 80060b2:	5dc7      	ldrb	r7, [r0, r7]
 80060b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80060b8:	4637      	mov	r7, r6
 80060ba:	42bb      	cmp	r3, r7
 80060bc:	460e      	mov	r6, r1
 80060be:	d9f4      	bls.n	80060aa <_printf_i+0x116>
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d10b      	bne.n	80060dc <_printf_i+0x148>
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	07de      	lsls	r6, r3, #31
 80060c8:	d508      	bpl.n	80060dc <_printf_i+0x148>
 80060ca:	6923      	ldr	r3, [r4, #16]
 80060cc:	6861      	ldr	r1, [r4, #4]
 80060ce:	4299      	cmp	r1, r3
 80060d0:	bfde      	ittt	le
 80060d2:	2330      	movle	r3, #48	; 0x30
 80060d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80060dc:	1b52      	subs	r2, r2, r5
 80060de:	6122      	str	r2, [r4, #16]
 80060e0:	f8cd a000 	str.w	sl, [sp]
 80060e4:	464b      	mov	r3, r9
 80060e6:	aa03      	add	r2, sp, #12
 80060e8:	4621      	mov	r1, r4
 80060ea:	4640      	mov	r0, r8
 80060ec:	f7ff fee4 	bl	8005eb8 <_printf_common>
 80060f0:	3001      	adds	r0, #1
 80060f2:	d14a      	bne.n	800618a <_printf_i+0x1f6>
 80060f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060f8:	b004      	add	sp, #16
 80060fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	f043 0320 	orr.w	r3, r3, #32
 8006104:	6023      	str	r3, [r4, #0]
 8006106:	4833      	ldr	r0, [pc, #204]	; (80061d4 <_printf_i+0x240>)
 8006108:	2778      	movs	r7, #120	; 0x78
 800610a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	6829      	ldr	r1, [r5, #0]
 8006112:	061f      	lsls	r7, r3, #24
 8006114:	f851 6b04 	ldr.w	r6, [r1], #4
 8006118:	d402      	bmi.n	8006120 <_printf_i+0x18c>
 800611a:	065f      	lsls	r7, r3, #25
 800611c:	bf48      	it	mi
 800611e:	b2b6      	uxthmi	r6, r6
 8006120:	07df      	lsls	r7, r3, #31
 8006122:	bf48      	it	mi
 8006124:	f043 0320 	orrmi.w	r3, r3, #32
 8006128:	6029      	str	r1, [r5, #0]
 800612a:	bf48      	it	mi
 800612c:	6023      	strmi	r3, [r4, #0]
 800612e:	b91e      	cbnz	r6, 8006138 <_printf_i+0x1a4>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	f023 0320 	bic.w	r3, r3, #32
 8006136:	6023      	str	r3, [r4, #0]
 8006138:	2310      	movs	r3, #16
 800613a:	e7a7      	b.n	800608c <_printf_i+0xf8>
 800613c:	4824      	ldr	r0, [pc, #144]	; (80061d0 <_printf_i+0x23c>)
 800613e:	e7e4      	b.n	800610a <_printf_i+0x176>
 8006140:	4615      	mov	r5, r2
 8006142:	e7bd      	b.n	80060c0 <_printf_i+0x12c>
 8006144:	682b      	ldr	r3, [r5, #0]
 8006146:	6826      	ldr	r6, [r4, #0]
 8006148:	6961      	ldr	r1, [r4, #20]
 800614a:	1d18      	adds	r0, r3, #4
 800614c:	6028      	str	r0, [r5, #0]
 800614e:	0635      	lsls	r5, r6, #24
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	d501      	bpl.n	8006158 <_printf_i+0x1c4>
 8006154:	6019      	str	r1, [r3, #0]
 8006156:	e002      	b.n	800615e <_printf_i+0x1ca>
 8006158:	0670      	lsls	r0, r6, #25
 800615a:	d5fb      	bpl.n	8006154 <_printf_i+0x1c0>
 800615c:	8019      	strh	r1, [r3, #0]
 800615e:	2300      	movs	r3, #0
 8006160:	6123      	str	r3, [r4, #16]
 8006162:	4615      	mov	r5, r2
 8006164:	e7bc      	b.n	80060e0 <_printf_i+0x14c>
 8006166:	682b      	ldr	r3, [r5, #0]
 8006168:	1d1a      	adds	r2, r3, #4
 800616a:	602a      	str	r2, [r5, #0]
 800616c:	681d      	ldr	r5, [r3, #0]
 800616e:	6862      	ldr	r2, [r4, #4]
 8006170:	2100      	movs	r1, #0
 8006172:	4628      	mov	r0, r5
 8006174:	f7fa f844 	bl	8000200 <memchr>
 8006178:	b108      	cbz	r0, 800617e <_printf_i+0x1ea>
 800617a:	1b40      	subs	r0, r0, r5
 800617c:	6060      	str	r0, [r4, #4]
 800617e:	6863      	ldr	r3, [r4, #4]
 8006180:	6123      	str	r3, [r4, #16]
 8006182:	2300      	movs	r3, #0
 8006184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006188:	e7aa      	b.n	80060e0 <_printf_i+0x14c>
 800618a:	6923      	ldr	r3, [r4, #16]
 800618c:	462a      	mov	r2, r5
 800618e:	4649      	mov	r1, r9
 8006190:	4640      	mov	r0, r8
 8006192:	47d0      	blx	sl
 8006194:	3001      	adds	r0, #1
 8006196:	d0ad      	beq.n	80060f4 <_printf_i+0x160>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	079b      	lsls	r3, r3, #30
 800619c:	d413      	bmi.n	80061c6 <_printf_i+0x232>
 800619e:	68e0      	ldr	r0, [r4, #12]
 80061a0:	9b03      	ldr	r3, [sp, #12]
 80061a2:	4298      	cmp	r0, r3
 80061a4:	bfb8      	it	lt
 80061a6:	4618      	movlt	r0, r3
 80061a8:	e7a6      	b.n	80060f8 <_printf_i+0x164>
 80061aa:	2301      	movs	r3, #1
 80061ac:	4632      	mov	r2, r6
 80061ae:	4649      	mov	r1, r9
 80061b0:	4640      	mov	r0, r8
 80061b2:	47d0      	blx	sl
 80061b4:	3001      	adds	r0, #1
 80061b6:	d09d      	beq.n	80060f4 <_printf_i+0x160>
 80061b8:	3501      	adds	r5, #1
 80061ba:	68e3      	ldr	r3, [r4, #12]
 80061bc:	9903      	ldr	r1, [sp, #12]
 80061be:	1a5b      	subs	r3, r3, r1
 80061c0:	42ab      	cmp	r3, r5
 80061c2:	dcf2      	bgt.n	80061aa <_printf_i+0x216>
 80061c4:	e7eb      	b.n	800619e <_printf_i+0x20a>
 80061c6:	2500      	movs	r5, #0
 80061c8:	f104 0619 	add.w	r6, r4, #25
 80061cc:	e7f5      	b.n	80061ba <_printf_i+0x226>
 80061ce:	bf00      	nop
 80061d0:	08008326 	.word	0x08008326
 80061d4:	08008337 	.word	0x08008337

080061d8 <std>:
 80061d8:	2300      	movs	r3, #0
 80061da:	b510      	push	{r4, lr}
 80061dc:	4604      	mov	r4, r0
 80061de:	e9c0 3300 	strd	r3, r3, [r0]
 80061e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061e6:	6083      	str	r3, [r0, #8]
 80061e8:	8181      	strh	r1, [r0, #12]
 80061ea:	6643      	str	r3, [r0, #100]	; 0x64
 80061ec:	81c2      	strh	r2, [r0, #14]
 80061ee:	6183      	str	r3, [r0, #24]
 80061f0:	4619      	mov	r1, r3
 80061f2:	2208      	movs	r2, #8
 80061f4:	305c      	adds	r0, #92	; 0x5c
 80061f6:	f000 f8b1 	bl	800635c <memset>
 80061fa:	4b05      	ldr	r3, [pc, #20]	; (8006210 <std+0x38>)
 80061fc:	6263      	str	r3, [r4, #36]	; 0x24
 80061fe:	4b05      	ldr	r3, [pc, #20]	; (8006214 <std+0x3c>)
 8006200:	62a3      	str	r3, [r4, #40]	; 0x28
 8006202:	4b05      	ldr	r3, [pc, #20]	; (8006218 <std+0x40>)
 8006204:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006206:	4b05      	ldr	r3, [pc, #20]	; (800621c <std+0x44>)
 8006208:	6224      	str	r4, [r4, #32]
 800620a:	6323      	str	r3, [r4, #48]	; 0x30
 800620c:	bd10      	pop	{r4, pc}
 800620e:	bf00      	nop
 8006210:	08007d09 	.word	0x08007d09
 8006214:	08007d2b 	.word	0x08007d2b
 8006218:	08007d63 	.word	0x08007d63
 800621c:	08007d87 	.word	0x08007d87

08006220 <stdio_exit_handler>:
 8006220:	4a02      	ldr	r2, [pc, #8]	; (800622c <stdio_exit_handler+0xc>)
 8006222:	4903      	ldr	r1, [pc, #12]	; (8006230 <stdio_exit_handler+0x10>)
 8006224:	4803      	ldr	r0, [pc, #12]	; (8006234 <stdio_exit_handler+0x14>)
 8006226:	f000 b869 	b.w	80062fc <_fwalk_sglue>
 800622a:	bf00      	nop
 800622c:	2000000c 	.word	0x2000000c
 8006230:	080075a9 	.word	0x080075a9
 8006234:	20000018 	.word	0x20000018

08006238 <cleanup_stdio>:
 8006238:	6841      	ldr	r1, [r0, #4]
 800623a:	4b0c      	ldr	r3, [pc, #48]	; (800626c <cleanup_stdio+0x34>)
 800623c:	4299      	cmp	r1, r3
 800623e:	b510      	push	{r4, lr}
 8006240:	4604      	mov	r4, r0
 8006242:	d001      	beq.n	8006248 <cleanup_stdio+0x10>
 8006244:	f001 f9b0 	bl	80075a8 <_fflush_r>
 8006248:	68a1      	ldr	r1, [r4, #8]
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <cleanup_stdio+0x38>)
 800624c:	4299      	cmp	r1, r3
 800624e:	d002      	beq.n	8006256 <cleanup_stdio+0x1e>
 8006250:	4620      	mov	r0, r4
 8006252:	f001 f9a9 	bl	80075a8 <_fflush_r>
 8006256:	68e1      	ldr	r1, [r4, #12]
 8006258:	4b06      	ldr	r3, [pc, #24]	; (8006274 <cleanup_stdio+0x3c>)
 800625a:	4299      	cmp	r1, r3
 800625c:	d004      	beq.n	8006268 <cleanup_stdio+0x30>
 800625e:	4620      	mov	r0, r4
 8006260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006264:	f001 b9a0 	b.w	80075a8 <_fflush_r>
 8006268:	bd10      	pop	{r4, pc}
 800626a:	bf00      	nop
 800626c:	200003a8 	.word	0x200003a8
 8006270:	20000410 	.word	0x20000410
 8006274:	20000478 	.word	0x20000478

08006278 <global_stdio_init.part.0>:
 8006278:	b510      	push	{r4, lr}
 800627a:	4b0b      	ldr	r3, [pc, #44]	; (80062a8 <global_stdio_init.part.0+0x30>)
 800627c:	4c0b      	ldr	r4, [pc, #44]	; (80062ac <global_stdio_init.part.0+0x34>)
 800627e:	4a0c      	ldr	r2, [pc, #48]	; (80062b0 <global_stdio_init.part.0+0x38>)
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	4620      	mov	r0, r4
 8006284:	2200      	movs	r2, #0
 8006286:	2104      	movs	r1, #4
 8006288:	f7ff ffa6 	bl	80061d8 <std>
 800628c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006290:	2201      	movs	r2, #1
 8006292:	2109      	movs	r1, #9
 8006294:	f7ff ffa0 	bl	80061d8 <std>
 8006298:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800629c:	2202      	movs	r2, #2
 800629e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a2:	2112      	movs	r1, #18
 80062a4:	f7ff bf98 	b.w	80061d8 <std>
 80062a8:	200004e0 	.word	0x200004e0
 80062ac:	200003a8 	.word	0x200003a8
 80062b0:	08006221 	.word	0x08006221

080062b4 <__sfp_lock_acquire>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sfp_lock_acquire+0x8>)
 80062b6:	f000 b887 	b.w	80063c8 <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	200004e5 	.word	0x200004e5

080062c0 <__sfp_lock_release>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__sfp_lock_release+0x8>)
 80062c2:	f000 b882 	b.w	80063ca <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	200004e5 	.word	0x200004e5

080062cc <__sinit>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
 80062d0:	f7ff fff0 	bl	80062b4 <__sfp_lock_acquire>
 80062d4:	6a23      	ldr	r3, [r4, #32]
 80062d6:	b11b      	cbz	r3, 80062e0 <__sinit+0x14>
 80062d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062dc:	f7ff bff0 	b.w	80062c0 <__sfp_lock_release>
 80062e0:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <__sinit+0x28>)
 80062e2:	6223      	str	r3, [r4, #32]
 80062e4:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <__sinit+0x2c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1f5      	bne.n	80062d8 <__sinit+0xc>
 80062ec:	f7ff ffc4 	bl	8006278 <global_stdio_init.part.0>
 80062f0:	e7f2      	b.n	80062d8 <__sinit+0xc>
 80062f2:	bf00      	nop
 80062f4:	08006239 	.word	0x08006239
 80062f8:	200004e0 	.word	0x200004e0

080062fc <_fwalk_sglue>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	4607      	mov	r7, r0
 8006302:	4688      	mov	r8, r1
 8006304:	4614      	mov	r4, r2
 8006306:	2600      	movs	r6, #0
 8006308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800630c:	f1b9 0901 	subs.w	r9, r9, #1
 8006310:	d505      	bpl.n	800631e <_fwalk_sglue+0x22>
 8006312:	6824      	ldr	r4, [r4, #0]
 8006314:	2c00      	cmp	r4, #0
 8006316:	d1f7      	bne.n	8006308 <_fwalk_sglue+0xc>
 8006318:	4630      	mov	r0, r6
 800631a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d907      	bls.n	8006334 <_fwalk_sglue+0x38>
 8006324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006328:	3301      	adds	r3, #1
 800632a:	d003      	beq.n	8006334 <_fwalk_sglue+0x38>
 800632c:	4629      	mov	r1, r5
 800632e:	4638      	mov	r0, r7
 8006330:	47c0      	blx	r8
 8006332:	4306      	orrs	r6, r0
 8006334:	3568      	adds	r5, #104	; 0x68
 8006336:	e7e9      	b.n	800630c <_fwalk_sglue+0x10>

08006338 <iprintf>:
 8006338:	b40f      	push	{r0, r1, r2, r3}
 800633a:	b507      	push	{r0, r1, r2, lr}
 800633c:	4906      	ldr	r1, [pc, #24]	; (8006358 <iprintf+0x20>)
 800633e:	ab04      	add	r3, sp, #16
 8006340:	6808      	ldr	r0, [r1, #0]
 8006342:	f853 2b04 	ldr.w	r2, [r3], #4
 8006346:	6881      	ldr	r1, [r0, #8]
 8006348:	9301      	str	r3, [sp, #4]
 800634a:	f000 fee5 	bl	8007118 <_vfiprintf_r>
 800634e:	b003      	add	sp, #12
 8006350:	f85d eb04 	ldr.w	lr, [sp], #4
 8006354:	b004      	add	sp, #16
 8006356:	4770      	bx	lr
 8006358:	20000064 	.word	0x20000064

0800635c <memset>:
 800635c:	4402      	add	r2, r0
 800635e:	4603      	mov	r3, r0
 8006360:	4293      	cmp	r3, r2
 8006362:	d100      	bne.n	8006366 <memset+0xa>
 8006364:	4770      	bx	lr
 8006366:	f803 1b01 	strb.w	r1, [r3], #1
 800636a:	e7f9      	b.n	8006360 <memset+0x4>

0800636c <_localeconv_r>:
 800636c:	4800      	ldr	r0, [pc, #0]	; (8006370 <_localeconv_r+0x4>)
 800636e:	4770      	bx	lr
 8006370:	20000158 	.word	0x20000158

08006374 <__errno>:
 8006374:	4b01      	ldr	r3, [pc, #4]	; (800637c <__errno+0x8>)
 8006376:	6818      	ldr	r0, [r3, #0]
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20000064 	.word	0x20000064

08006380 <__libc_init_array>:
 8006380:	b570      	push	{r4, r5, r6, lr}
 8006382:	4d0d      	ldr	r5, [pc, #52]	; (80063b8 <__libc_init_array+0x38>)
 8006384:	4c0d      	ldr	r4, [pc, #52]	; (80063bc <__libc_init_array+0x3c>)
 8006386:	1b64      	subs	r4, r4, r5
 8006388:	10a4      	asrs	r4, r4, #2
 800638a:	2600      	movs	r6, #0
 800638c:	42a6      	cmp	r6, r4
 800638e:	d109      	bne.n	80063a4 <__libc_init_array+0x24>
 8006390:	4d0b      	ldr	r5, [pc, #44]	; (80063c0 <__libc_init_array+0x40>)
 8006392:	4c0c      	ldr	r4, [pc, #48]	; (80063c4 <__libc_init_array+0x44>)
 8006394:	f001 ff74 	bl	8008280 <_init>
 8006398:	1b64      	subs	r4, r4, r5
 800639a:	10a4      	asrs	r4, r4, #2
 800639c:	2600      	movs	r6, #0
 800639e:	42a6      	cmp	r6, r4
 80063a0:	d105      	bne.n	80063ae <__libc_init_array+0x2e>
 80063a2:	bd70      	pop	{r4, r5, r6, pc}
 80063a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80063a8:	4798      	blx	r3
 80063aa:	3601      	adds	r6, #1
 80063ac:	e7ee      	b.n	800638c <__libc_init_array+0xc>
 80063ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b2:	4798      	blx	r3
 80063b4:	3601      	adds	r6, #1
 80063b6:	e7f2      	b.n	800639e <__libc_init_array+0x1e>
 80063b8:	0800868c 	.word	0x0800868c
 80063bc:	0800868c 	.word	0x0800868c
 80063c0:	0800868c 	.word	0x0800868c
 80063c4:	08008690 	.word	0x08008690

080063c8 <__retarget_lock_acquire_recursive>:
 80063c8:	4770      	bx	lr

080063ca <__retarget_lock_release_recursive>:
 80063ca:	4770      	bx	lr

080063cc <quorem>:
 80063cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d0:	6903      	ldr	r3, [r0, #16]
 80063d2:	690c      	ldr	r4, [r1, #16]
 80063d4:	42a3      	cmp	r3, r4
 80063d6:	4607      	mov	r7, r0
 80063d8:	db7e      	blt.n	80064d8 <quorem+0x10c>
 80063da:	3c01      	subs	r4, #1
 80063dc:	f101 0814 	add.w	r8, r1, #20
 80063e0:	f100 0514 	add.w	r5, r0, #20
 80063e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063f2:	3301      	adds	r3, #1
 80063f4:	429a      	cmp	r2, r3
 80063f6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8006402:	d331      	bcc.n	8006468 <quorem+0x9c>
 8006404:	f04f 0e00 	mov.w	lr, #0
 8006408:	4640      	mov	r0, r8
 800640a:	46ac      	mov	ip, r5
 800640c:	46f2      	mov	sl, lr
 800640e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006412:	b293      	uxth	r3, r2
 8006414:	fb06 e303 	mla	r3, r6, r3, lr
 8006418:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800641c:	0c1a      	lsrs	r2, r3, #16
 800641e:	b29b      	uxth	r3, r3
 8006420:	ebaa 0303 	sub.w	r3, sl, r3
 8006424:	f8dc a000 	ldr.w	sl, [ip]
 8006428:	fa13 f38a 	uxtah	r3, r3, sl
 800642c:	fb06 220e 	mla	r2, r6, lr, r2
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	9b00      	ldr	r3, [sp, #0]
 8006434:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006438:	b292      	uxth	r2, r2
 800643a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800643e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006442:	f8bd 3000 	ldrh.w	r3, [sp]
 8006446:	4581      	cmp	r9, r0
 8006448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800644c:	f84c 3b04 	str.w	r3, [ip], #4
 8006450:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006454:	d2db      	bcs.n	800640e <quorem+0x42>
 8006456:	f855 300b 	ldr.w	r3, [r5, fp]
 800645a:	b92b      	cbnz	r3, 8006468 <quorem+0x9c>
 800645c:	9b01      	ldr	r3, [sp, #4]
 800645e:	3b04      	subs	r3, #4
 8006460:	429d      	cmp	r5, r3
 8006462:	461a      	mov	r2, r3
 8006464:	d32c      	bcc.n	80064c0 <quorem+0xf4>
 8006466:	613c      	str	r4, [r7, #16]
 8006468:	4638      	mov	r0, r7
 800646a:	f001 fb4d 	bl	8007b08 <__mcmp>
 800646e:	2800      	cmp	r0, #0
 8006470:	db22      	blt.n	80064b8 <quorem+0xec>
 8006472:	3601      	adds	r6, #1
 8006474:	4629      	mov	r1, r5
 8006476:	2000      	movs	r0, #0
 8006478:	f858 2b04 	ldr.w	r2, [r8], #4
 800647c:	f8d1 c000 	ldr.w	ip, [r1]
 8006480:	b293      	uxth	r3, r2
 8006482:	1ac3      	subs	r3, r0, r3
 8006484:	0c12      	lsrs	r2, r2, #16
 8006486:	fa13 f38c 	uxtah	r3, r3, ip
 800648a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800648e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006492:	b29b      	uxth	r3, r3
 8006494:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006498:	45c1      	cmp	r9, r8
 800649a:	f841 3b04 	str.w	r3, [r1], #4
 800649e:	ea4f 4022 	mov.w	r0, r2, asr #16
 80064a2:	d2e9      	bcs.n	8006478 <quorem+0xac>
 80064a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064ac:	b922      	cbnz	r2, 80064b8 <quorem+0xec>
 80064ae:	3b04      	subs	r3, #4
 80064b0:	429d      	cmp	r5, r3
 80064b2:	461a      	mov	r2, r3
 80064b4:	d30a      	bcc.n	80064cc <quorem+0x100>
 80064b6:	613c      	str	r4, [r7, #16]
 80064b8:	4630      	mov	r0, r6
 80064ba:	b003      	add	sp, #12
 80064bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	3b04      	subs	r3, #4
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	d1ce      	bne.n	8006466 <quorem+0x9a>
 80064c8:	3c01      	subs	r4, #1
 80064ca:	e7c9      	b.n	8006460 <quorem+0x94>
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	3b04      	subs	r3, #4
 80064d0:	2a00      	cmp	r2, #0
 80064d2:	d1f0      	bne.n	80064b6 <quorem+0xea>
 80064d4:	3c01      	subs	r4, #1
 80064d6:	e7eb      	b.n	80064b0 <quorem+0xe4>
 80064d8:	2000      	movs	r0, #0
 80064da:	e7ee      	b.n	80064ba <quorem+0xee>
 80064dc:	0000      	movs	r0, r0
	...

080064e0 <_dtoa_r>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	ed2d 8b04 	vpush	{d8-d9}
 80064e8:	69c5      	ldr	r5, [r0, #28]
 80064ea:	b093      	sub	sp, #76	; 0x4c
 80064ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064f0:	ec57 6b10 	vmov	r6, r7, d0
 80064f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80064f8:	9107      	str	r1, [sp, #28]
 80064fa:	4604      	mov	r4, r0
 80064fc:	920a      	str	r2, [sp, #40]	; 0x28
 80064fe:	930d      	str	r3, [sp, #52]	; 0x34
 8006500:	b975      	cbnz	r5, 8006520 <_dtoa_r+0x40>
 8006502:	2010      	movs	r0, #16
 8006504:	f000 ff22 	bl	800734c <malloc>
 8006508:	4602      	mov	r2, r0
 800650a:	61e0      	str	r0, [r4, #28]
 800650c:	b920      	cbnz	r0, 8006518 <_dtoa_r+0x38>
 800650e:	4bae      	ldr	r3, [pc, #696]	; (80067c8 <_dtoa_r+0x2e8>)
 8006510:	21ef      	movs	r1, #239	; 0xef
 8006512:	48ae      	ldr	r0, [pc, #696]	; (80067cc <_dtoa_r+0x2ec>)
 8006514:	f001 fdb8 	bl	8008088 <__assert_func>
 8006518:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800651c:	6005      	str	r5, [r0, #0]
 800651e:	60c5      	str	r5, [r0, #12]
 8006520:	69e3      	ldr	r3, [r4, #28]
 8006522:	6819      	ldr	r1, [r3, #0]
 8006524:	b151      	cbz	r1, 800653c <_dtoa_r+0x5c>
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	604a      	str	r2, [r1, #4]
 800652a:	2301      	movs	r3, #1
 800652c:	4093      	lsls	r3, r2
 800652e:	608b      	str	r3, [r1, #8]
 8006530:	4620      	mov	r0, r4
 8006532:	f001 f8ad 	bl	8007690 <_Bfree>
 8006536:	69e3      	ldr	r3, [r4, #28]
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	1e3b      	subs	r3, r7, #0
 800653e:	bfbb      	ittet	lt
 8006540:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006544:	9303      	strlt	r3, [sp, #12]
 8006546:	2300      	movge	r3, #0
 8006548:	2201      	movlt	r2, #1
 800654a:	bfac      	ite	ge
 800654c:	f8c8 3000 	strge.w	r3, [r8]
 8006550:	f8c8 2000 	strlt.w	r2, [r8]
 8006554:	4b9e      	ldr	r3, [pc, #632]	; (80067d0 <_dtoa_r+0x2f0>)
 8006556:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800655a:	ea33 0308 	bics.w	r3, r3, r8
 800655e:	d11b      	bne.n	8006598 <_dtoa_r+0xb8>
 8006560:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006562:	f242 730f 	movw	r3, #9999	; 0x270f
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800656c:	4333      	orrs	r3, r6
 800656e:	f000 8593 	beq.w	8007098 <_dtoa_r+0xbb8>
 8006572:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006574:	b963      	cbnz	r3, 8006590 <_dtoa_r+0xb0>
 8006576:	4b97      	ldr	r3, [pc, #604]	; (80067d4 <_dtoa_r+0x2f4>)
 8006578:	e027      	b.n	80065ca <_dtoa_r+0xea>
 800657a:	4b97      	ldr	r3, [pc, #604]	; (80067d8 <_dtoa_r+0x2f8>)
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	3308      	adds	r3, #8
 8006580:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	9800      	ldr	r0, [sp, #0]
 8006586:	b013      	add	sp, #76	; 0x4c
 8006588:	ecbd 8b04 	vpop	{d8-d9}
 800658c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006590:	4b90      	ldr	r3, [pc, #576]	; (80067d4 <_dtoa_r+0x2f4>)
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	3303      	adds	r3, #3
 8006596:	e7f3      	b.n	8006580 <_dtoa_r+0xa0>
 8006598:	ed9d 7b02 	vldr	d7, [sp, #8]
 800659c:	2200      	movs	r2, #0
 800659e:	ec51 0b17 	vmov	r0, r1, d7
 80065a2:	eeb0 8a47 	vmov.f32	s16, s14
 80065a6:	eef0 8a67 	vmov.f32	s17, s15
 80065aa:	2300      	movs	r3, #0
 80065ac:	f7fa faa4 	bl	8000af8 <__aeabi_dcmpeq>
 80065b0:	4681      	mov	r9, r0
 80065b2:	b160      	cbz	r0, 80065ce <_dtoa_r+0xee>
 80065b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065b6:	2301      	movs	r3, #1
 80065b8:	6013      	str	r3, [r2, #0]
 80065ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8568 	beq.w	8007092 <_dtoa_r+0xbb2>
 80065c2:	4b86      	ldr	r3, [pc, #536]	; (80067dc <_dtoa_r+0x2fc>)
 80065c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80065c6:	6013      	str	r3, [r2, #0]
 80065c8:	3b01      	subs	r3, #1
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	e7da      	b.n	8006584 <_dtoa_r+0xa4>
 80065ce:	aa10      	add	r2, sp, #64	; 0x40
 80065d0:	a911      	add	r1, sp, #68	; 0x44
 80065d2:	4620      	mov	r0, r4
 80065d4:	eeb0 0a48 	vmov.f32	s0, s16
 80065d8:	eef0 0a68 	vmov.f32	s1, s17
 80065dc:	f001 fb3a 	bl	8007c54 <__d2b>
 80065e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80065e4:	4682      	mov	sl, r0
 80065e6:	2d00      	cmp	r5, #0
 80065e8:	d07f      	beq.n	80066ea <_dtoa_r+0x20a>
 80065ea:	ee18 3a90 	vmov	r3, s17
 80065ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80065f6:	ec51 0b18 	vmov	r0, r1, d8
 80065fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80065fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006602:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006606:	4619      	mov	r1, r3
 8006608:	2200      	movs	r2, #0
 800660a:	4b75      	ldr	r3, [pc, #468]	; (80067e0 <_dtoa_r+0x300>)
 800660c:	f7f9 fe54 	bl	80002b8 <__aeabi_dsub>
 8006610:	a367      	add	r3, pc, #412	; (adr r3, 80067b0 <_dtoa_r+0x2d0>)
 8006612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006616:	f7fa f807 	bl	8000628 <__aeabi_dmul>
 800661a:	a367      	add	r3, pc, #412	; (adr r3, 80067b8 <_dtoa_r+0x2d8>)
 800661c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006620:	f7f9 fe4c 	bl	80002bc <__adddf3>
 8006624:	4606      	mov	r6, r0
 8006626:	4628      	mov	r0, r5
 8006628:	460f      	mov	r7, r1
 800662a:	f7f9 ff93 	bl	8000554 <__aeabi_i2d>
 800662e:	a364      	add	r3, pc, #400	; (adr r3, 80067c0 <_dtoa_r+0x2e0>)
 8006630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006634:	f7f9 fff8 	bl	8000628 <__aeabi_dmul>
 8006638:	4602      	mov	r2, r0
 800663a:	460b      	mov	r3, r1
 800663c:	4630      	mov	r0, r6
 800663e:	4639      	mov	r1, r7
 8006640:	f7f9 fe3c 	bl	80002bc <__adddf3>
 8006644:	4606      	mov	r6, r0
 8006646:	460f      	mov	r7, r1
 8006648:	f7fa fa9e 	bl	8000b88 <__aeabi_d2iz>
 800664c:	2200      	movs	r2, #0
 800664e:	4683      	mov	fp, r0
 8006650:	2300      	movs	r3, #0
 8006652:	4630      	mov	r0, r6
 8006654:	4639      	mov	r1, r7
 8006656:	f7fa fa59 	bl	8000b0c <__aeabi_dcmplt>
 800665a:	b148      	cbz	r0, 8006670 <_dtoa_r+0x190>
 800665c:	4658      	mov	r0, fp
 800665e:	f7f9 ff79 	bl	8000554 <__aeabi_i2d>
 8006662:	4632      	mov	r2, r6
 8006664:	463b      	mov	r3, r7
 8006666:	f7fa fa47 	bl	8000af8 <__aeabi_dcmpeq>
 800666a:	b908      	cbnz	r0, 8006670 <_dtoa_r+0x190>
 800666c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006670:	f1bb 0f16 	cmp.w	fp, #22
 8006674:	d857      	bhi.n	8006726 <_dtoa_r+0x246>
 8006676:	4b5b      	ldr	r3, [pc, #364]	; (80067e4 <_dtoa_r+0x304>)
 8006678:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800667c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006680:	ec51 0b18 	vmov	r0, r1, d8
 8006684:	f7fa fa42 	bl	8000b0c <__aeabi_dcmplt>
 8006688:	2800      	cmp	r0, #0
 800668a:	d04e      	beq.n	800672a <_dtoa_r+0x24a>
 800668c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006690:	2300      	movs	r3, #0
 8006692:	930c      	str	r3, [sp, #48]	; 0x30
 8006694:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006696:	1b5b      	subs	r3, r3, r5
 8006698:	1e5a      	subs	r2, r3, #1
 800669a:	bf45      	ittet	mi
 800669c:	f1c3 0301 	rsbmi	r3, r3, #1
 80066a0:	9305      	strmi	r3, [sp, #20]
 80066a2:	2300      	movpl	r3, #0
 80066a4:	2300      	movmi	r3, #0
 80066a6:	9206      	str	r2, [sp, #24]
 80066a8:	bf54      	ite	pl
 80066aa:	9305      	strpl	r3, [sp, #20]
 80066ac:	9306      	strmi	r3, [sp, #24]
 80066ae:	f1bb 0f00 	cmp.w	fp, #0
 80066b2:	db3c      	blt.n	800672e <_dtoa_r+0x24e>
 80066b4:	9b06      	ldr	r3, [sp, #24]
 80066b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80066ba:	445b      	add	r3, fp
 80066bc:	9306      	str	r3, [sp, #24]
 80066be:	2300      	movs	r3, #0
 80066c0:	9308      	str	r3, [sp, #32]
 80066c2:	9b07      	ldr	r3, [sp, #28]
 80066c4:	2b09      	cmp	r3, #9
 80066c6:	d868      	bhi.n	800679a <_dtoa_r+0x2ba>
 80066c8:	2b05      	cmp	r3, #5
 80066ca:	bfc4      	itt	gt
 80066cc:	3b04      	subgt	r3, #4
 80066ce:	9307      	strgt	r3, [sp, #28]
 80066d0:	9b07      	ldr	r3, [sp, #28]
 80066d2:	f1a3 0302 	sub.w	r3, r3, #2
 80066d6:	bfcc      	ite	gt
 80066d8:	2500      	movgt	r5, #0
 80066da:	2501      	movle	r5, #1
 80066dc:	2b03      	cmp	r3, #3
 80066de:	f200 8085 	bhi.w	80067ec <_dtoa_r+0x30c>
 80066e2:	e8df f003 	tbb	[pc, r3]
 80066e6:	3b2e      	.short	0x3b2e
 80066e8:	5839      	.short	0x5839
 80066ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80066ee:	441d      	add	r5, r3
 80066f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	bfc1      	itttt	gt
 80066f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066fc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006700:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006704:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006708:	bfd6      	itet	le
 800670a:	f1c3 0320 	rsble	r3, r3, #32
 800670e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006712:	fa06 f003 	lslle.w	r0, r6, r3
 8006716:	f7f9 ff0d 	bl	8000534 <__aeabi_ui2d>
 800671a:	2201      	movs	r2, #1
 800671c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006720:	3d01      	subs	r5, #1
 8006722:	920e      	str	r2, [sp, #56]	; 0x38
 8006724:	e76f      	b.n	8006606 <_dtoa_r+0x126>
 8006726:	2301      	movs	r3, #1
 8006728:	e7b3      	b.n	8006692 <_dtoa_r+0x1b2>
 800672a:	900c      	str	r0, [sp, #48]	; 0x30
 800672c:	e7b2      	b.n	8006694 <_dtoa_r+0x1b4>
 800672e:	9b05      	ldr	r3, [sp, #20]
 8006730:	eba3 030b 	sub.w	r3, r3, fp
 8006734:	9305      	str	r3, [sp, #20]
 8006736:	f1cb 0300 	rsb	r3, fp, #0
 800673a:	9308      	str	r3, [sp, #32]
 800673c:	2300      	movs	r3, #0
 800673e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006740:	e7bf      	b.n	80066c2 <_dtoa_r+0x1e2>
 8006742:	2300      	movs	r3, #0
 8006744:	9309      	str	r3, [sp, #36]	; 0x24
 8006746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006748:	2b00      	cmp	r3, #0
 800674a:	dc52      	bgt.n	80067f2 <_dtoa_r+0x312>
 800674c:	2301      	movs	r3, #1
 800674e:	9301      	str	r3, [sp, #4]
 8006750:	9304      	str	r3, [sp, #16]
 8006752:	461a      	mov	r2, r3
 8006754:	920a      	str	r2, [sp, #40]	; 0x28
 8006756:	e00b      	b.n	8006770 <_dtoa_r+0x290>
 8006758:	2301      	movs	r3, #1
 800675a:	e7f3      	b.n	8006744 <_dtoa_r+0x264>
 800675c:	2300      	movs	r3, #0
 800675e:	9309      	str	r3, [sp, #36]	; 0x24
 8006760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006762:	445b      	add	r3, fp
 8006764:	9301      	str	r3, [sp, #4]
 8006766:	3301      	adds	r3, #1
 8006768:	2b01      	cmp	r3, #1
 800676a:	9304      	str	r3, [sp, #16]
 800676c:	bfb8      	it	lt
 800676e:	2301      	movlt	r3, #1
 8006770:	69e0      	ldr	r0, [r4, #28]
 8006772:	2100      	movs	r1, #0
 8006774:	2204      	movs	r2, #4
 8006776:	f102 0614 	add.w	r6, r2, #20
 800677a:	429e      	cmp	r6, r3
 800677c:	d93d      	bls.n	80067fa <_dtoa_r+0x31a>
 800677e:	6041      	str	r1, [r0, #4]
 8006780:	4620      	mov	r0, r4
 8006782:	f000 ff45 	bl	8007610 <_Balloc>
 8006786:	9000      	str	r0, [sp, #0]
 8006788:	2800      	cmp	r0, #0
 800678a:	d139      	bne.n	8006800 <_dtoa_r+0x320>
 800678c:	4b16      	ldr	r3, [pc, #88]	; (80067e8 <_dtoa_r+0x308>)
 800678e:	4602      	mov	r2, r0
 8006790:	f240 11af 	movw	r1, #431	; 0x1af
 8006794:	e6bd      	b.n	8006512 <_dtoa_r+0x32>
 8006796:	2301      	movs	r3, #1
 8006798:	e7e1      	b.n	800675e <_dtoa_r+0x27e>
 800679a:	2501      	movs	r5, #1
 800679c:	2300      	movs	r3, #0
 800679e:	9307      	str	r3, [sp, #28]
 80067a0:	9509      	str	r5, [sp, #36]	; 0x24
 80067a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067a6:	9301      	str	r3, [sp, #4]
 80067a8:	9304      	str	r3, [sp, #16]
 80067aa:	2200      	movs	r2, #0
 80067ac:	2312      	movs	r3, #18
 80067ae:	e7d1      	b.n	8006754 <_dtoa_r+0x274>
 80067b0:	636f4361 	.word	0x636f4361
 80067b4:	3fd287a7 	.word	0x3fd287a7
 80067b8:	8b60c8b3 	.word	0x8b60c8b3
 80067bc:	3fc68a28 	.word	0x3fc68a28
 80067c0:	509f79fb 	.word	0x509f79fb
 80067c4:	3fd34413 	.word	0x3fd34413
 80067c8:	08008355 	.word	0x08008355
 80067cc:	0800836c 	.word	0x0800836c
 80067d0:	7ff00000 	.word	0x7ff00000
 80067d4:	08008351 	.word	0x08008351
 80067d8:	08008348 	.word	0x08008348
 80067dc:	08008325 	.word	0x08008325
 80067e0:	3ff80000 	.word	0x3ff80000
 80067e4:	08008468 	.word	0x08008468
 80067e8:	080083c4 	.word	0x080083c4
 80067ec:	2301      	movs	r3, #1
 80067ee:	9309      	str	r3, [sp, #36]	; 0x24
 80067f0:	e7d7      	b.n	80067a2 <_dtoa_r+0x2c2>
 80067f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f4:	9301      	str	r3, [sp, #4]
 80067f6:	9304      	str	r3, [sp, #16]
 80067f8:	e7ba      	b.n	8006770 <_dtoa_r+0x290>
 80067fa:	3101      	adds	r1, #1
 80067fc:	0052      	lsls	r2, r2, #1
 80067fe:	e7ba      	b.n	8006776 <_dtoa_r+0x296>
 8006800:	69e3      	ldr	r3, [r4, #28]
 8006802:	9a00      	ldr	r2, [sp, #0]
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	9b04      	ldr	r3, [sp, #16]
 8006808:	2b0e      	cmp	r3, #14
 800680a:	f200 80a8 	bhi.w	800695e <_dtoa_r+0x47e>
 800680e:	2d00      	cmp	r5, #0
 8006810:	f000 80a5 	beq.w	800695e <_dtoa_r+0x47e>
 8006814:	f1bb 0f00 	cmp.w	fp, #0
 8006818:	dd38      	ble.n	800688c <_dtoa_r+0x3ac>
 800681a:	4bc0      	ldr	r3, [pc, #768]	; (8006b1c <_dtoa_r+0x63c>)
 800681c:	f00b 020f 	and.w	r2, fp, #15
 8006820:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006824:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006828:	e9d3 6700 	ldrd	r6, r7, [r3]
 800682c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006830:	d019      	beq.n	8006866 <_dtoa_r+0x386>
 8006832:	4bbb      	ldr	r3, [pc, #748]	; (8006b20 <_dtoa_r+0x640>)
 8006834:	ec51 0b18 	vmov	r0, r1, d8
 8006838:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800683c:	f7fa f81e 	bl	800087c <__aeabi_ddiv>
 8006840:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006844:	f008 080f 	and.w	r8, r8, #15
 8006848:	2503      	movs	r5, #3
 800684a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006b20 <_dtoa_r+0x640>
 800684e:	f1b8 0f00 	cmp.w	r8, #0
 8006852:	d10a      	bne.n	800686a <_dtoa_r+0x38a>
 8006854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006858:	4632      	mov	r2, r6
 800685a:	463b      	mov	r3, r7
 800685c:	f7fa f80e 	bl	800087c <__aeabi_ddiv>
 8006860:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006864:	e02b      	b.n	80068be <_dtoa_r+0x3de>
 8006866:	2502      	movs	r5, #2
 8006868:	e7ef      	b.n	800684a <_dtoa_r+0x36a>
 800686a:	f018 0f01 	tst.w	r8, #1
 800686e:	d008      	beq.n	8006882 <_dtoa_r+0x3a2>
 8006870:	4630      	mov	r0, r6
 8006872:	4639      	mov	r1, r7
 8006874:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006878:	f7f9 fed6 	bl	8000628 <__aeabi_dmul>
 800687c:	3501      	adds	r5, #1
 800687e:	4606      	mov	r6, r0
 8006880:	460f      	mov	r7, r1
 8006882:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006886:	f109 0908 	add.w	r9, r9, #8
 800688a:	e7e0      	b.n	800684e <_dtoa_r+0x36e>
 800688c:	f000 809f 	beq.w	80069ce <_dtoa_r+0x4ee>
 8006890:	f1cb 0600 	rsb	r6, fp, #0
 8006894:	4ba1      	ldr	r3, [pc, #644]	; (8006b1c <_dtoa_r+0x63c>)
 8006896:	4fa2      	ldr	r7, [pc, #648]	; (8006b20 <_dtoa_r+0x640>)
 8006898:	f006 020f 	and.w	r2, r6, #15
 800689c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	ec51 0b18 	vmov	r0, r1, d8
 80068a8:	f7f9 febe 	bl	8000628 <__aeabi_dmul>
 80068ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068b0:	1136      	asrs	r6, r6, #4
 80068b2:	2300      	movs	r3, #0
 80068b4:	2502      	movs	r5, #2
 80068b6:	2e00      	cmp	r6, #0
 80068b8:	d17e      	bne.n	80069b8 <_dtoa_r+0x4d8>
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1d0      	bne.n	8006860 <_dtoa_r+0x380>
 80068be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 8084 	beq.w	80069d2 <_dtoa_r+0x4f2>
 80068ca:	4b96      	ldr	r3, [pc, #600]	; (8006b24 <_dtoa_r+0x644>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	4640      	mov	r0, r8
 80068d0:	4649      	mov	r1, r9
 80068d2:	f7fa f91b 	bl	8000b0c <__aeabi_dcmplt>
 80068d6:	2800      	cmp	r0, #0
 80068d8:	d07b      	beq.n	80069d2 <_dtoa_r+0x4f2>
 80068da:	9b04      	ldr	r3, [sp, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d078      	beq.n	80069d2 <_dtoa_r+0x4f2>
 80068e0:	9b01      	ldr	r3, [sp, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	dd39      	ble.n	800695a <_dtoa_r+0x47a>
 80068e6:	4b90      	ldr	r3, [pc, #576]	; (8006b28 <_dtoa_r+0x648>)
 80068e8:	2200      	movs	r2, #0
 80068ea:	4640      	mov	r0, r8
 80068ec:	4649      	mov	r1, r9
 80068ee:	f7f9 fe9b 	bl	8000628 <__aeabi_dmul>
 80068f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068f6:	9e01      	ldr	r6, [sp, #4]
 80068f8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80068fc:	3501      	adds	r5, #1
 80068fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006902:	4628      	mov	r0, r5
 8006904:	f7f9 fe26 	bl	8000554 <__aeabi_i2d>
 8006908:	4642      	mov	r2, r8
 800690a:	464b      	mov	r3, r9
 800690c:	f7f9 fe8c 	bl	8000628 <__aeabi_dmul>
 8006910:	4b86      	ldr	r3, [pc, #536]	; (8006b2c <_dtoa_r+0x64c>)
 8006912:	2200      	movs	r2, #0
 8006914:	f7f9 fcd2 	bl	80002bc <__adddf3>
 8006918:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800691c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006920:	9303      	str	r3, [sp, #12]
 8006922:	2e00      	cmp	r6, #0
 8006924:	d158      	bne.n	80069d8 <_dtoa_r+0x4f8>
 8006926:	4b82      	ldr	r3, [pc, #520]	; (8006b30 <_dtoa_r+0x650>)
 8006928:	2200      	movs	r2, #0
 800692a:	4640      	mov	r0, r8
 800692c:	4649      	mov	r1, r9
 800692e:	f7f9 fcc3 	bl	80002b8 <__aeabi_dsub>
 8006932:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006936:	4680      	mov	r8, r0
 8006938:	4689      	mov	r9, r1
 800693a:	f7fa f905 	bl	8000b48 <__aeabi_dcmpgt>
 800693e:	2800      	cmp	r0, #0
 8006940:	f040 8296 	bne.w	8006e70 <_dtoa_r+0x990>
 8006944:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006948:	4640      	mov	r0, r8
 800694a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800694e:	4649      	mov	r1, r9
 8006950:	f7fa f8dc 	bl	8000b0c <__aeabi_dcmplt>
 8006954:	2800      	cmp	r0, #0
 8006956:	f040 8289 	bne.w	8006e6c <_dtoa_r+0x98c>
 800695a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800695e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006960:	2b00      	cmp	r3, #0
 8006962:	f2c0 814e 	blt.w	8006c02 <_dtoa_r+0x722>
 8006966:	f1bb 0f0e 	cmp.w	fp, #14
 800696a:	f300 814a 	bgt.w	8006c02 <_dtoa_r+0x722>
 800696e:	4b6b      	ldr	r3, [pc, #428]	; (8006b1c <_dtoa_r+0x63c>)
 8006970:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006974:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697a:	2b00      	cmp	r3, #0
 800697c:	f280 80dc 	bge.w	8006b38 <_dtoa_r+0x658>
 8006980:	9b04      	ldr	r3, [sp, #16]
 8006982:	2b00      	cmp	r3, #0
 8006984:	f300 80d8 	bgt.w	8006b38 <_dtoa_r+0x658>
 8006988:	f040 826f 	bne.w	8006e6a <_dtoa_r+0x98a>
 800698c:	4b68      	ldr	r3, [pc, #416]	; (8006b30 <_dtoa_r+0x650>)
 800698e:	2200      	movs	r2, #0
 8006990:	4640      	mov	r0, r8
 8006992:	4649      	mov	r1, r9
 8006994:	f7f9 fe48 	bl	8000628 <__aeabi_dmul>
 8006998:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800699c:	f7fa f8ca 	bl	8000b34 <__aeabi_dcmpge>
 80069a0:	9e04      	ldr	r6, [sp, #16]
 80069a2:	4637      	mov	r7, r6
 80069a4:	2800      	cmp	r0, #0
 80069a6:	f040 8245 	bne.w	8006e34 <_dtoa_r+0x954>
 80069aa:	9d00      	ldr	r5, [sp, #0]
 80069ac:	2331      	movs	r3, #49	; 0x31
 80069ae:	f805 3b01 	strb.w	r3, [r5], #1
 80069b2:	f10b 0b01 	add.w	fp, fp, #1
 80069b6:	e241      	b.n	8006e3c <_dtoa_r+0x95c>
 80069b8:	07f2      	lsls	r2, r6, #31
 80069ba:	d505      	bpl.n	80069c8 <_dtoa_r+0x4e8>
 80069bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069c0:	f7f9 fe32 	bl	8000628 <__aeabi_dmul>
 80069c4:	3501      	adds	r5, #1
 80069c6:	2301      	movs	r3, #1
 80069c8:	1076      	asrs	r6, r6, #1
 80069ca:	3708      	adds	r7, #8
 80069cc:	e773      	b.n	80068b6 <_dtoa_r+0x3d6>
 80069ce:	2502      	movs	r5, #2
 80069d0:	e775      	b.n	80068be <_dtoa_r+0x3de>
 80069d2:	9e04      	ldr	r6, [sp, #16]
 80069d4:	465f      	mov	r7, fp
 80069d6:	e792      	b.n	80068fe <_dtoa_r+0x41e>
 80069d8:	9900      	ldr	r1, [sp, #0]
 80069da:	4b50      	ldr	r3, [pc, #320]	; (8006b1c <_dtoa_r+0x63c>)
 80069dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069e0:	4431      	add	r1, r6
 80069e2:	9102      	str	r1, [sp, #8]
 80069e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069e6:	eeb0 9a47 	vmov.f32	s18, s14
 80069ea:	eef0 9a67 	vmov.f32	s19, s15
 80069ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80069f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069f6:	2900      	cmp	r1, #0
 80069f8:	d044      	beq.n	8006a84 <_dtoa_r+0x5a4>
 80069fa:	494e      	ldr	r1, [pc, #312]	; (8006b34 <_dtoa_r+0x654>)
 80069fc:	2000      	movs	r0, #0
 80069fe:	f7f9 ff3d 	bl	800087c <__aeabi_ddiv>
 8006a02:	ec53 2b19 	vmov	r2, r3, d9
 8006a06:	f7f9 fc57 	bl	80002b8 <__aeabi_dsub>
 8006a0a:	9d00      	ldr	r5, [sp, #0]
 8006a0c:	ec41 0b19 	vmov	d9, r0, r1
 8006a10:	4649      	mov	r1, r9
 8006a12:	4640      	mov	r0, r8
 8006a14:	f7fa f8b8 	bl	8000b88 <__aeabi_d2iz>
 8006a18:	4606      	mov	r6, r0
 8006a1a:	f7f9 fd9b 	bl	8000554 <__aeabi_i2d>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4640      	mov	r0, r8
 8006a24:	4649      	mov	r1, r9
 8006a26:	f7f9 fc47 	bl	80002b8 <__aeabi_dsub>
 8006a2a:	3630      	adds	r6, #48	; 0x30
 8006a2c:	f805 6b01 	strb.w	r6, [r5], #1
 8006a30:	ec53 2b19 	vmov	r2, r3, d9
 8006a34:	4680      	mov	r8, r0
 8006a36:	4689      	mov	r9, r1
 8006a38:	f7fa f868 	bl	8000b0c <__aeabi_dcmplt>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	d164      	bne.n	8006b0a <_dtoa_r+0x62a>
 8006a40:	4642      	mov	r2, r8
 8006a42:	464b      	mov	r3, r9
 8006a44:	4937      	ldr	r1, [pc, #220]	; (8006b24 <_dtoa_r+0x644>)
 8006a46:	2000      	movs	r0, #0
 8006a48:	f7f9 fc36 	bl	80002b8 <__aeabi_dsub>
 8006a4c:	ec53 2b19 	vmov	r2, r3, d9
 8006a50:	f7fa f85c 	bl	8000b0c <__aeabi_dcmplt>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f040 80b6 	bne.w	8006bc6 <_dtoa_r+0x6e6>
 8006a5a:	9b02      	ldr	r3, [sp, #8]
 8006a5c:	429d      	cmp	r5, r3
 8006a5e:	f43f af7c 	beq.w	800695a <_dtoa_r+0x47a>
 8006a62:	4b31      	ldr	r3, [pc, #196]	; (8006b28 <_dtoa_r+0x648>)
 8006a64:	ec51 0b19 	vmov	r0, r1, d9
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f7f9 fddd 	bl	8000628 <__aeabi_dmul>
 8006a6e:	4b2e      	ldr	r3, [pc, #184]	; (8006b28 <_dtoa_r+0x648>)
 8006a70:	ec41 0b19 	vmov	d9, r0, r1
 8006a74:	2200      	movs	r2, #0
 8006a76:	4640      	mov	r0, r8
 8006a78:	4649      	mov	r1, r9
 8006a7a:	f7f9 fdd5 	bl	8000628 <__aeabi_dmul>
 8006a7e:	4680      	mov	r8, r0
 8006a80:	4689      	mov	r9, r1
 8006a82:	e7c5      	b.n	8006a10 <_dtoa_r+0x530>
 8006a84:	ec51 0b17 	vmov	r0, r1, d7
 8006a88:	f7f9 fdce 	bl	8000628 <__aeabi_dmul>
 8006a8c:	9b02      	ldr	r3, [sp, #8]
 8006a8e:	9d00      	ldr	r5, [sp, #0]
 8006a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a92:	ec41 0b19 	vmov	d9, r0, r1
 8006a96:	4649      	mov	r1, r9
 8006a98:	4640      	mov	r0, r8
 8006a9a:	f7fa f875 	bl	8000b88 <__aeabi_d2iz>
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	f7f9 fd58 	bl	8000554 <__aeabi_i2d>
 8006aa4:	3630      	adds	r6, #48	; 0x30
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4640      	mov	r0, r8
 8006aac:	4649      	mov	r1, r9
 8006aae:	f7f9 fc03 	bl	80002b8 <__aeabi_dsub>
 8006ab2:	f805 6b01 	strb.w	r6, [r5], #1
 8006ab6:	9b02      	ldr	r3, [sp, #8]
 8006ab8:	429d      	cmp	r5, r3
 8006aba:	4680      	mov	r8, r0
 8006abc:	4689      	mov	r9, r1
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	d124      	bne.n	8006b0e <_dtoa_r+0x62e>
 8006ac4:	4b1b      	ldr	r3, [pc, #108]	; (8006b34 <_dtoa_r+0x654>)
 8006ac6:	ec51 0b19 	vmov	r0, r1, d9
 8006aca:	f7f9 fbf7 	bl	80002bc <__adddf3>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4640      	mov	r0, r8
 8006ad4:	4649      	mov	r1, r9
 8006ad6:	f7fa f837 	bl	8000b48 <__aeabi_dcmpgt>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	d173      	bne.n	8006bc6 <_dtoa_r+0x6e6>
 8006ade:	ec53 2b19 	vmov	r2, r3, d9
 8006ae2:	4914      	ldr	r1, [pc, #80]	; (8006b34 <_dtoa_r+0x654>)
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	f7f9 fbe7 	bl	80002b8 <__aeabi_dsub>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4640      	mov	r0, r8
 8006af0:	4649      	mov	r1, r9
 8006af2:	f7fa f80b 	bl	8000b0c <__aeabi_dcmplt>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	f43f af2f 	beq.w	800695a <_dtoa_r+0x47a>
 8006afc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006afe:	1e6b      	subs	r3, r5, #1
 8006b00:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006b06:	2b30      	cmp	r3, #48	; 0x30
 8006b08:	d0f8      	beq.n	8006afc <_dtoa_r+0x61c>
 8006b0a:	46bb      	mov	fp, r7
 8006b0c:	e04a      	b.n	8006ba4 <_dtoa_r+0x6c4>
 8006b0e:	4b06      	ldr	r3, [pc, #24]	; (8006b28 <_dtoa_r+0x648>)
 8006b10:	f7f9 fd8a 	bl	8000628 <__aeabi_dmul>
 8006b14:	4680      	mov	r8, r0
 8006b16:	4689      	mov	r9, r1
 8006b18:	e7bd      	b.n	8006a96 <_dtoa_r+0x5b6>
 8006b1a:	bf00      	nop
 8006b1c:	08008468 	.word	0x08008468
 8006b20:	08008440 	.word	0x08008440
 8006b24:	3ff00000 	.word	0x3ff00000
 8006b28:	40240000 	.word	0x40240000
 8006b2c:	401c0000 	.word	0x401c0000
 8006b30:	40140000 	.word	0x40140000
 8006b34:	3fe00000 	.word	0x3fe00000
 8006b38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006b3c:	9d00      	ldr	r5, [sp, #0]
 8006b3e:	4642      	mov	r2, r8
 8006b40:	464b      	mov	r3, r9
 8006b42:	4630      	mov	r0, r6
 8006b44:	4639      	mov	r1, r7
 8006b46:	f7f9 fe99 	bl	800087c <__aeabi_ddiv>
 8006b4a:	f7fa f81d 	bl	8000b88 <__aeabi_d2iz>
 8006b4e:	9001      	str	r0, [sp, #4]
 8006b50:	f7f9 fd00 	bl	8000554 <__aeabi_i2d>
 8006b54:	4642      	mov	r2, r8
 8006b56:	464b      	mov	r3, r9
 8006b58:	f7f9 fd66 	bl	8000628 <__aeabi_dmul>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4630      	mov	r0, r6
 8006b62:	4639      	mov	r1, r7
 8006b64:	f7f9 fba8 	bl	80002b8 <__aeabi_dsub>
 8006b68:	9e01      	ldr	r6, [sp, #4]
 8006b6a:	9f04      	ldr	r7, [sp, #16]
 8006b6c:	3630      	adds	r6, #48	; 0x30
 8006b6e:	f805 6b01 	strb.w	r6, [r5], #1
 8006b72:	9e00      	ldr	r6, [sp, #0]
 8006b74:	1bae      	subs	r6, r5, r6
 8006b76:	42b7      	cmp	r7, r6
 8006b78:	4602      	mov	r2, r0
 8006b7a:	460b      	mov	r3, r1
 8006b7c:	d134      	bne.n	8006be8 <_dtoa_r+0x708>
 8006b7e:	f7f9 fb9d 	bl	80002bc <__adddf3>
 8006b82:	4642      	mov	r2, r8
 8006b84:	464b      	mov	r3, r9
 8006b86:	4606      	mov	r6, r0
 8006b88:	460f      	mov	r7, r1
 8006b8a:	f7f9 ffdd 	bl	8000b48 <__aeabi_dcmpgt>
 8006b8e:	b9c8      	cbnz	r0, 8006bc4 <_dtoa_r+0x6e4>
 8006b90:	4642      	mov	r2, r8
 8006b92:	464b      	mov	r3, r9
 8006b94:	4630      	mov	r0, r6
 8006b96:	4639      	mov	r1, r7
 8006b98:	f7f9 ffae 	bl	8000af8 <__aeabi_dcmpeq>
 8006b9c:	b110      	cbz	r0, 8006ba4 <_dtoa_r+0x6c4>
 8006b9e:	9b01      	ldr	r3, [sp, #4]
 8006ba0:	07db      	lsls	r3, r3, #31
 8006ba2:	d40f      	bmi.n	8006bc4 <_dtoa_r+0x6e4>
 8006ba4:	4651      	mov	r1, sl
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 fd72 	bl	8007690 <_Bfree>
 8006bac:	2300      	movs	r3, #0
 8006bae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bb0:	702b      	strb	r3, [r5, #0]
 8006bb2:	f10b 0301 	add.w	r3, fp, #1
 8006bb6:	6013      	str	r3, [r2, #0]
 8006bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f43f ace2 	beq.w	8006584 <_dtoa_r+0xa4>
 8006bc0:	601d      	str	r5, [r3, #0]
 8006bc2:	e4df      	b.n	8006584 <_dtoa_r+0xa4>
 8006bc4:	465f      	mov	r7, fp
 8006bc6:	462b      	mov	r3, r5
 8006bc8:	461d      	mov	r5, r3
 8006bca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bce:	2a39      	cmp	r2, #57	; 0x39
 8006bd0:	d106      	bne.n	8006be0 <_dtoa_r+0x700>
 8006bd2:	9a00      	ldr	r2, [sp, #0]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d1f7      	bne.n	8006bc8 <_dtoa_r+0x6e8>
 8006bd8:	9900      	ldr	r1, [sp, #0]
 8006bda:	2230      	movs	r2, #48	; 0x30
 8006bdc:	3701      	adds	r7, #1
 8006bde:	700a      	strb	r2, [r1, #0]
 8006be0:	781a      	ldrb	r2, [r3, #0]
 8006be2:	3201      	adds	r2, #1
 8006be4:	701a      	strb	r2, [r3, #0]
 8006be6:	e790      	b.n	8006b0a <_dtoa_r+0x62a>
 8006be8:	4ba3      	ldr	r3, [pc, #652]	; (8006e78 <_dtoa_r+0x998>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	f7f9 fd1c 	bl	8000628 <__aeabi_dmul>
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	460f      	mov	r7, r1
 8006bf8:	f7f9 ff7e 	bl	8000af8 <__aeabi_dcmpeq>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d09e      	beq.n	8006b3e <_dtoa_r+0x65e>
 8006c00:	e7d0      	b.n	8006ba4 <_dtoa_r+0x6c4>
 8006c02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c04:	2a00      	cmp	r2, #0
 8006c06:	f000 80ca 	beq.w	8006d9e <_dtoa_r+0x8be>
 8006c0a:	9a07      	ldr	r2, [sp, #28]
 8006c0c:	2a01      	cmp	r2, #1
 8006c0e:	f300 80ad 	bgt.w	8006d6c <_dtoa_r+0x88c>
 8006c12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c14:	2a00      	cmp	r2, #0
 8006c16:	f000 80a5 	beq.w	8006d64 <_dtoa_r+0x884>
 8006c1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c1e:	9e08      	ldr	r6, [sp, #32]
 8006c20:	9d05      	ldr	r5, [sp, #20]
 8006c22:	9a05      	ldr	r2, [sp, #20]
 8006c24:	441a      	add	r2, r3
 8006c26:	9205      	str	r2, [sp, #20]
 8006c28:	9a06      	ldr	r2, [sp, #24]
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	441a      	add	r2, r3
 8006c2e:	4620      	mov	r0, r4
 8006c30:	9206      	str	r2, [sp, #24]
 8006c32:	f000 fde3 	bl	80077fc <__i2b>
 8006c36:	4607      	mov	r7, r0
 8006c38:	b165      	cbz	r5, 8006c54 <_dtoa_r+0x774>
 8006c3a:	9b06      	ldr	r3, [sp, #24]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	dd09      	ble.n	8006c54 <_dtoa_r+0x774>
 8006c40:	42ab      	cmp	r3, r5
 8006c42:	9a05      	ldr	r2, [sp, #20]
 8006c44:	bfa8      	it	ge
 8006c46:	462b      	movge	r3, r5
 8006c48:	1ad2      	subs	r2, r2, r3
 8006c4a:	9205      	str	r2, [sp, #20]
 8006c4c:	9a06      	ldr	r2, [sp, #24]
 8006c4e:	1aed      	subs	r5, r5, r3
 8006c50:	1ad3      	subs	r3, r2, r3
 8006c52:	9306      	str	r3, [sp, #24]
 8006c54:	9b08      	ldr	r3, [sp, #32]
 8006c56:	b1f3      	cbz	r3, 8006c96 <_dtoa_r+0x7b6>
 8006c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f000 80a3 	beq.w	8006da6 <_dtoa_r+0x8c6>
 8006c60:	2e00      	cmp	r6, #0
 8006c62:	dd10      	ble.n	8006c86 <_dtoa_r+0x7a6>
 8006c64:	4639      	mov	r1, r7
 8006c66:	4632      	mov	r2, r6
 8006c68:	4620      	mov	r0, r4
 8006c6a:	f000 fe87 	bl	800797c <__pow5mult>
 8006c6e:	4652      	mov	r2, sl
 8006c70:	4601      	mov	r1, r0
 8006c72:	4607      	mov	r7, r0
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fdd7 	bl	8007828 <__multiply>
 8006c7a:	4651      	mov	r1, sl
 8006c7c:	4680      	mov	r8, r0
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 fd06 	bl	8007690 <_Bfree>
 8006c84:	46c2      	mov	sl, r8
 8006c86:	9b08      	ldr	r3, [sp, #32]
 8006c88:	1b9a      	subs	r2, r3, r6
 8006c8a:	d004      	beq.n	8006c96 <_dtoa_r+0x7b6>
 8006c8c:	4651      	mov	r1, sl
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f000 fe74 	bl	800797c <__pow5mult>
 8006c94:	4682      	mov	sl, r0
 8006c96:	2101      	movs	r1, #1
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 fdaf 	bl	80077fc <__i2b>
 8006c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	f340 8081 	ble.w	8006daa <_dtoa_r+0x8ca>
 8006ca8:	461a      	mov	r2, r3
 8006caa:	4601      	mov	r1, r0
 8006cac:	4620      	mov	r0, r4
 8006cae:	f000 fe65 	bl	800797c <__pow5mult>
 8006cb2:	9b07      	ldr	r3, [sp, #28]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	dd7a      	ble.n	8006db0 <_dtoa_r+0x8d0>
 8006cba:	f04f 0800 	mov.w	r8, #0
 8006cbe:	6933      	ldr	r3, [r6, #16]
 8006cc0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006cc4:	6918      	ldr	r0, [r3, #16]
 8006cc6:	f000 fd4b 	bl	8007760 <__hi0bits>
 8006cca:	f1c0 0020 	rsb	r0, r0, #32
 8006cce:	9b06      	ldr	r3, [sp, #24]
 8006cd0:	4418      	add	r0, r3
 8006cd2:	f010 001f 	ands.w	r0, r0, #31
 8006cd6:	f000 8094 	beq.w	8006e02 <_dtoa_r+0x922>
 8006cda:	f1c0 0320 	rsb	r3, r0, #32
 8006cde:	2b04      	cmp	r3, #4
 8006ce0:	f340 8085 	ble.w	8006dee <_dtoa_r+0x90e>
 8006ce4:	9b05      	ldr	r3, [sp, #20]
 8006ce6:	f1c0 001c 	rsb	r0, r0, #28
 8006cea:	4403      	add	r3, r0
 8006cec:	9305      	str	r3, [sp, #20]
 8006cee:	9b06      	ldr	r3, [sp, #24]
 8006cf0:	4403      	add	r3, r0
 8006cf2:	4405      	add	r5, r0
 8006cf4:	9306      	str	r3, [sp, #24]
 8006cf6:	9b05      	ldr	r3, [sp, #20]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	dd05      	ble.n	8006d08 <_dtoa_r+0x828>
 8006cfc:	4651      	mov	r1, sl
 8006cfe:	461a      	mov	r2, r3
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 fe95 	bl	8007a30 <__lshift>
 8006d06:	4682      	mov	sl, r0
 8006d08:	9b06      	ldr	r3, [sp, #24]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	dd05      	ble.n	8006d1a <_dtoa_r+0x83a>
 8006d0e:	4631      	mov	r1, r6
 8006d10:	461a      	mov	r2, r3
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 fe8c 	bl	8007a30 <__lshift>
 8006d18:	4606      	mov	r6, r0
 8006d1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d072      	beq.n	8006e06 <_dtoa_r+0x926>
 8006d20:	4631      	mov	r1, r6
 8006d22:	4650      	mov	r0, sl
 8006d24:	f000 fef0 	bl	8007b08 <__mcmp>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	da6c      	bge.n	8006e06 <_dtoa_r+0x926>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	4651      	mov	r1, sl
 8006d30:	220a      	movs	r2, #10
 8006d32:	4620      	mov	r0, r4
 8006d34:	f000 fcce 	bl	80076d4 <__multadd>
 8006d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006d3e:	4682      	mov	sl, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 81b0 	beq.w	80070a6 <_dtoa_r+0xbc6>
 8006d46:	2300      	movs	r3, #0
 8006d48:	4639      	mov	r1, r7
 8006d4a:	220a      	movs	r2, #10
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	f000 fcc1 	bl	80076d4 <__multadd>
 8006d52:	9b01      	ldr	r3, [sp, #4]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	4607      	mov	r7, r0
 8006d58:	f300 8096 	bgt.w	8006e88 <_dtoa_r+0x9a8>
 8006d5c:	9b07      	ldr	r3, [sp, #28]
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	dc59      	bgt.n	8006e16 <_dtoa_r+0x936>
 8006d62:	e091      	b.n	8006e88 <_dtoa_r+0x9a8>
 8006d64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d6a:	e758      	b.n	8006c1e <_dtoa_r+0x73e>
 8006d6c:	9b04      	ldr	r3, [sp, #16]
 8006d6e:	1e5e      	subs	r6, r3, #1
 8006d70:	9b08      	ldr	r3, [sp, #32]
 8006d72:	42b3      	cmp	r3, r6
 8006d74:	bfbf      	itttt	lt
 8006d76:	9b08      	ldrlt	r3, [sp, #32]
 8006d78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006d7a:	9608      	strlt	r6, [sp, #32]
 8006d7c:	1af3      	sublt	r3, r6, r3
 8006d7e:	bfb4      	ite	lt
 8006d80:	18d2      	addlt	r2, r2, r3
 8006d82:	1b9e      	subge	r6, r3, r6
 8006d84:	9b04      	ldr	r3, [sp, #16]
 8006d86:	bfbc      	itt	lt
 8006d88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006d8a:	2600      	movlt	r6, #0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	bfb7      	itett	lt
 8006d90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006d94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006d98:	1a9d      	sublt	r5, r3, r2
 8006d9a:	2300      	movlt	r3, #0
 8006d9c:	e741      	b.n	8006c22 <_dtoa_r+0x742>
 8006d9e:	9e08      	ldr	r6, [sp, #32]
 8006da0:	9d05      	ldr	r5, [sp, #20]
 8006da2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006da4:	e748      	b.n	8006c38 <_dtoa_r+0x758>
 8006da6:	9a08      	ldr	r2, [sp, #32]
 8006da8:	e770      	b.n	8006c8c <_dtoa_r+0x7ac>
 8006daa:	9b07      	ldr	r3, [sp, #28]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	dc19      	bgt.n	8006de4 <_dtoa_r+0x904>
 8006db0:	9b02      	ldr	r3, [sp, #8]
 8006db2:	b9bb      	cbnz	r3, 8006de4 <_dtoa_r+0x904>
 8006db4:	9b03      	ldr	r3, [sp, #12]
 8006db6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dba:	b99b      	cbnz	r3, 8006de4 <_dtoa_r+0x904>
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dc2:	0d1b      	lsrs	r3, r3, #20
 8006dc4:	051b      	lsls	r3, r3, #20
 8006dc6:	b183      	cbz	r3, 8006dea <_dtoa_r+0x90a>
 8006dc8:	9b05      	ldr	r3, [sp, #20]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	9305      	str	r3, [sp, #20]
 8006dce:	9b06      	ldr	r3, [sp, #24]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	9306      	str	r3, [sp, #24]
 8006dd4:	f04f 0801 	mov.w	r8, #1
 8006dd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f47f af6f 	bne.w	8006cbe <_dtoa_r+0x7de>
 8006de0:	2001      	movs	r0, #1
 8006de2:	e774      	b.n	8006cce <_dtoa_r+0x7ee>
 8006de4:	f04f 0800 	mov.w	r8, #0
 8006de8:	e7f6      	b.n	8006dd8 <_dtoa_r+0x8f8>
 8006dea:	4698      	mov	r8, r3
 8006dec:	e7f4      	b.n	8006dd8 <_dtoa_r+0x8f8>
 8006dee:	d082      	beq.n	8006cf6 <_dtoa_r+0x816>
 8006df0:	9a05      	ldr	r2, [sp, #20]
 8006df2:	331c      	adds	r3, #28
 8006df4:	441a      	add	r2, r3
 8006df6:	9205      	str	r2, [sp, #20]
 8006df8:	9a06      	ldr	r2, [sp, #24]
 8006dfa:	441a      	add	r2, r3
 8006dfc:	441d      	add	r5, r3
 8006dfe:	9206      	str	r2, [sp, #24]
 8006e00:	e779      	b.n	8006cf6 <_dtoa_r+0x816>
 8006e02:	4603      	mov	r3, r0
 8006e04:	e7f4      	b.n	8006df0 <_dtoa_r+0x910>
 8006e06:	9b04      	ldr	r3, [sp, #16]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	dc37      	bgt.n	8006e7c <_dtoa_r+0x99c>
 8006e0c:	9b07      	ldr	r3, [sp, #28]
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	dd34      	ble.n	8006e7c <_dtoa_r+0x99c>
 8006e12:	9b04      	ldr	r3, [sp, #16]
 8006e14:	9301      	str	r3, [sp, #4]
 8006e16:	9b01      	ldr	r3, [sp, #4]
 8006e18:	b963      	cbnz	r3, 8006e34 <_dtoa_r+0x954>
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	2205      	movs	r2, #5
 8006e1e:	4620      	mov	r0, r4
 8006e20:	f000 fc58 	bl	80076d4 <__multadd>
 8006e24:	4601      	mov	r1, r0
 8006e26:	4606      	mov	r6, r0
 8006e28:	4650      	mov	r0, sl
 8006e2a:	f000 fe6d 	bl	8007b08 <__mcmp>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	f73f adbb 	bgt.w	80069aa <_dtoa_r+0x4ca>
 8006e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e36:	9d00      	ldr	r5, [sp, #0]
 8006e38:	ea6f 0b03 	mvn.w	fp, r3
 8006e3c:	f04f 0800 	mov.w	r8, #0
 8006e40:	4631      	mov	r1, r6
 8006e42:	4620      	mov	r0, r4
 8006e44:	f000 fc24 	bl	8007690 <_Bfree>
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	f43f aeab 	beq.w	8006ba4 <_dtoa_r+0x6c4>
 8006e4e:	f1b8 0f00 	cmp.w	r8, #0
 8006e52:	d005      	beq.n	8006e60 <_dtoa_r+0x980>
 8006e54:	45b8      	cmp	r8, r7
 8006e56:	d003      	beq.n	8006e60 <_dtoa_r+0x980>
 8006e58:	4641      	mov	r1, r8
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f000 fc18 	bl	8007690 <_Bfree>
 8006e60:	4639      	mov	r1, r7
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 fc14 	bl	8007690 <_Bfree>
 8006e68:	e69c      	b.n	8006ba4 <_dtoa_r+0x6c4>
 8006e6a:	2600      	movs	r6, #0
 8006e6c:	4637      	mov	r7, r6
 8006e6e:	e7e1      	b.n	8006e34 <_dtoa_r+0x954>
 8006e70:	46bb      	mov	fp, r7
 8006e72:	4637      	mov	r7, r6
 8006e74:	e599      	b.n	80069aa <_dtoa_r+0x4ca>
 8006e76:	bf00      	nop
 8006e78:	40240000 	.word	0x40240000
 8006e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	f000 80c8 	beq.w	8007014 <_dtoa_r+0xb34>
 8006e84:	9b04      	ldr	r3, [sp, #16]
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	2d00      	cmp	r5, #0
 8006e8a:	dd05      	ble.n	8006e98 <_dtoa_r+0x9b8>
 8006e8c:	4639      	mov	r1, r7
 8006e8e:	462a      	mov	r2, r5
 8006e90:	4620      	mov	r0, r4
 8006e92:	f000 fdcd 	bl	8007a30 <__lshift>
 8006e96:	4607      	mov	r7, r0
 8006e98:	f1b8 0f00 	cmp.w	r8, #0
 8006e9c:	d05b      	beq.n	8006f56 <_dtoa_r+0xa76>
 8006e9e:	6879      	ldr	r1, [r7, #4]
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	f000 fbb5 	bl	8007610 <_Balloc>
 8006ea6:	4605      	mov	r5, r0
 8006ea8:	b928      	cbnz	r0, 8006eb6 <_dtoa_r+0x9d6>
 8006eaa:	4b83      	ldr	r3, [pc, #524]	; (80070b8 <_dtoa_r+0xbd8>)
 8006eac:	4602      	mov	r2, r0
 8006eae:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006eb2:	f7ff bb2e 	b.w	8006512 <_dtoa_r+0x32>
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	3202      	adds	r2, #2
 8006eba:	0092      	lsls	r2, r2, #2
 8006ebc:	f107 010c 	add.w	r1, r7, #12
 8006ec0:	300c      	adds	r0, #12
 8006ec2:	f001 f8d3 	bl	800806c <memcpy>
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	4629      	mov	r1, r5
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 fdb0 	bl	8007a30 <__lshift>
 8006ed0:	9b00      	ldr	r3, [sp, #0]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	9304      	str	r3, [sp, #16]
 8006ed6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eda:	4413      	add	r3, r2
 8006edc:	9308      	str	r3, [sp, #32]
 8006ede:	9b02      	ldr	r3, [sp, #8]
 8006ee0:	f003 0301 	and.w	r3, r3, #1
 8006ee4:	46b8      	mov	r8, r7
 8006ee6:	9306      	str	r3, [sp, #24]
 8006ee8:	4607      	mov	r7, r0
 8006eea:	9b04      	ldr	r3, [sp, #16]
 8006eec:	4631      	mov	r1, r6
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	4650      	mov	r0, sl
 8006ef2:	9301      	str	r3, [sp, #4]
 8006ef4:	f7ff fa6a 	bl	80063cc <quorem>
 8006ef8:	4641      	mov	r1, r8
 8006efa:	9002      	str	r0, [sp, #8]
 8006efc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006f00:	4650      	mov	r0, sl
 8006f02:	f000 fe01 	bl	8007b08 <__mcmp>
 8006f06:	463a      	mov	r2, r7
 8006f08:	9005      	str	r0, [sp, #20]
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	f000 fe17 	bl	8007b40 <__mdiff>
 8006f12:	68c2      	ldr	r2, [r0, #12]
 8006f14:	4605      	mov	r5, r0
 8006f16:	bb02      	cbnz	r2, 8006f5a <_dtoa_r+0xa7a>
 8006f18:	4601      	mov	r1, r0
 8006f1a:	4650      	mov	r0, sl
 8006f1c:	f000 fdf4 	bl	8007b08 <__mcmp>
 8006f20:	4602      	mov	r2, r0
 8006f22:	4629      	mov	r1, r5
 8006f24:	4620      	mov	r0, r4
 8006f26:	9209      	str	r2, [sp, #36]	; 0x24
 8006f28:	f000 fbb2 	bl	8007690 <_Bfree>
 8006f2c:	9b07      	ldr	r3, [sp, #28]
 8006f2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f30:	9d04      	ldr	r5, [sp, #16]
 8006f32:	ea43 0102 	orr.w	r1, r3, r2
 8006f36:	9b06      	ldr	r3, [sp, #24]
 8006f38:	4319      	orrs	r1, r3
 8006f3a:	d110      	bne.n	8006f5e <_dtoa_r+0xa7e>
 8006f3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f40:	d029      	beq.n	8006f96 <_dtoa_r+0xab6>
 8006f42:	9b05      	ldr	r3, [sp, #20]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	dd02      	ble.n	8006f4e <_dtoa_r+0xa6e>
 8006f48:	9b02      	ldr	r3, [sp, #8]
 8006f4a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	f883 9000 	strb.w	r9, [r3]
 8006f54:	e774      	b.n	8006e40 <_dtoa_r+0x960>
 8006f56:	4638      	mov	r0, r7
 8006f58:	e7ba      	b.n	8006ed0 <_dtoa_r+0x9f0>
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	e7e1      	b.n	8006f22 <_dtoa_r+0xa42>
 8006f5e:	9b05      	ldr	r3, [sp, #20]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	db04      	blt.n	8006f6e <_dtoa_r+0xa8e>
 8006f64:	9907      	ldr	r1, [sp, #28]
 8006f66:	430b      	orrs	r3, r1
 8006f68:	9906      	ldr	r1, [sp, #24]
 8006f6a:	430b      	orrs	r3, r1
 8006f6c:	d120      	bne.n	8006fb0 <_dtoa_r+0xad0>
 8006f6e:	2a00      	cmp	r2, #0
 8006f70:	dded      	ble.n	8006f4e <_dtoa_r+0xa6e>
 8006f72:	4651      	mov	r1, sl
 8006f74:	2201      	movs	r2, #1
 8006f76:	4620      	mov	r0, r4
 8006f78:	f000 fd5a 	bl	8007a30 <__lshift>
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	4682      	mov	sl, r0
 8006f80:	f000 fdc2 	bl	8007b08 <__mcmp>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	dc03      	bgt.n	8006f90 <_dtoa_r+0xab0>
 8006f88:	d1e1      	bne.n	8006f4e <_dtoa_r+0xa6e>
 8006f8a:	f019 0f01 	tst.w	r9, #1
 8006f8e:	d0de      	beq.n	8006f4e <_dtoa_r+0xa6e>
 8006f90:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f94:	d1d8      	bne.n	8006f48 <_dtoa_r+0xa68>
 8006f96:	9a01      	ldr	r2, [sp, #4]
 8006f98:	2339      	movs	r3, #57	; 0x39
 8006f9a:	7013      	strb	r3, [r2, #0]
 8006f9c:	462b      	mov	r3, r5
 8006f9e:	461d      	mov	r5, r3
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006fa6:	2a39      	cmp	r2, #57	; 0x39
 8006fa8:	d06c      	beq.n	8007084 <_dtoa_r+0xba4>
 8006faa:	3201      	adds	r2, #1
 8006fac:	701a      	strb	r2, [r3, #0]
 8006fae:	e747      	b.n	8006e40 <_dtoa_r+0x960>
 8006fb0:	2a00      	cmp	r2, #0
 8006fb2:	dd07      	ble.n	8006fc4 <_dtoa_r+0xae4>
 8006fb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006fb8:	d0ed      	beq.n	8006f96 <_dtoa_r+0xab6>
 8006fba:	9a01      	ldr	r2, [sp, #4]
 8006fbc:	f109 0301 	add.w	r3, r9, #1
 8006fc0:	7013      	strb	r3, [r2, #0]
 8006fc2:	e73d      	b.n	8006e40 <_dtoa_r+0x960>
 8006fc4:	9b04      	ldr	r3, [sp, #16]
 8006fc6:	9a08      	ldr	r2, [sp, #32]
 8006fc8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d043      	beq.n	8007058 <_dtoa_r+0xb78>
 8006fd0:	4651      	mov	r1, sl
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f000 fb7c 	bl	80076d4 <__multadd>
 8006fdc:	45b8      	cmp	r8, r7
 8006fde:	4682      	mov	sl, r0
 8006fe0:	f04f 0300 	mov.w	r3, #0
 8006fe4:	f04f 020a 	mov.w	r2, #10
 8006fe8:	4641      	mov	r1, r8
 8006fea:	4620      	mov	r0, r4
 8006fec:	d107      	bne.n	8006ffe <_dtoa_r+0xb1e>
 8006fee:	f000 fb71 	bl	80076d4 <__multadd>
 8006ff2:	4680      	mov	r8, r0
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	9b04      	ldr	r3, [sp, #16]
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	9304      	str	r3, [sp, #16]
 8006ffc:	e775      	b.n	8006eea <_dtoa_r+0xa0a>
 8006ffe:	f000 fb69 	bl	80076d4 <__multadd>
 8007002:	4639      	mov	r1, r7
 8007004:	4680      	mov	r8, r0
 8007006:	2300      	movs	r3, #0
 8007008:	220a      	movs	r2, #10
 800700a:	4620      	mov	r0, r4
 800700c:	f000 fb62 	bl	80076d4 <__multadd>
 8007010:	4607      	mov	r7, r0
 8007012:	e7f0      	b.n	8006ff6 <_dtoa_r+0xb16>
 8007014:	9b04      	ldr	r3, [sp, #16]
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	9d00      	ldr	r5, [sp, #0]
 800701a:	4631      	mov	r1, r6
 800701c:	4650      	mov	r0, sl
 800701e:	f7ff f9d5 	bl	80063cc <quorem>
 8007022:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007026:	9b00      	ldr	r3, [sp, #0]
 8007028:	f805 9b01 	strb.w	r9, [r5], #1
 800702c:	1aea      	subs	r2, r5, r3
 800702e:	9b01      	ldr	r3, [sp, #4]
 8007030:	4293      	cmp	r3, r2
 8007032:	dd07      	ble.n	8007044 <_dtoa_r+0xb64>
 8007034:	4651      	mov	r1, sl
 8007036:	2300      	movs	r3, #0
 8007038:	220a      	movs	r2, #10
 800703a:	4620      	mov	r0, r4
 800703c:	f000 fb4a 	bl	80076d4 <__multadd>
 8007040:	4682      	mov	sl, r0
 8007042:	e7ea      	b.n	800701a <_dtoa_r+0xb3a>
 8007044:	9b01      	ldr	r3, [sp, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	bfc8      	it	gt
 800704a:	461d      	movgt	r5, r3
 800704c:	9b00      	ldr	r3, [sp, #0]
 800704e:	bfd8      	it	le
 8007050:	2501      	movle	r5, #1
 8007052:	441d      	add	r5, r3
 8007054:	f04f 0800 	mov.w	r8, #0
 8007058:	4651      	mov	r1, sl
 800705a:	2201      	movs	r2, #1
 800705c:	4620      	mov	r0, r4
 800705e:	f000 fce7 	bl	8007a30 <__lshift>
 8007062:	4631      	mov	r1, r6
 8007064:	4682      	mov	sl, r0
 8007066:	f000 fd4f 	bl	8007b08 <__mcmp>
 800706a:	2800      	cmp	r0, #0
 800706c:	dc96      	bgt.n	8006f9c <_dtoa_r+0xabc>
 800706e:	d102      	bne.n	8007076 <_dtoa_r+0xb96>
 8007070:	f019 0f01 	tst.w	r9, #1
 8007074:	d192      	bne.n	8006f9c <_dtoa_r+0xabc>
 8007076:	462b      	mov	r3, r5
 8007078:	461d      	mov	r5, r3
 800707a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800707e:	2a30      	cmp	r2, #48	; 0x30
 8007080:	d0fa      	beq.n	8007078 <_dtoa_r+0xb98>
 8007082:	e6dd      	b.n	8006e40 <_dtoa_r+0x960>
 8007084:	9a00      	ldr	r2, [sp, #0]
 8007086:	429a      	cmp	r2, r3
 8007088:	d189      	bne.n	8006f9e <_dtoa_r+0xabe>
 800708a:	f10b 0b01 	add.w	fp, fp, #1
 800708e:	2331      	movs	r3, #49	; 0x31
 8007090:	e796      	b.n	8006fc0 <_dtoa_r+0xae0>
 8007092:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <_dtoa_r+0xbdc>)
 8007094:	f7ff ba99 	b.w	80065ca <_dtoa_r+0xea>
 8007098:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800709a:	2b00      	cmp	r3, #0
 800709c:	f47f aa6d 	bne.w	800657a <_dtoa_r+0x9a>
 80070a0:	4b07      	ldr	r3, [pc, #28]	; (80070c0 <_dtoa_r+0xbe0>)
 80070a2:	f7ff ba92 	b.w	80065ca <_dtoa_r+0xea>
 80070a6:	9b01      	ldr	r3, [sp, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dcb5      	bgt.n	8007018 <_dtoa_r+0xb38>
 80070ac:	9b07      	ldr	r3, [sp, #28]
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	f73f aeb1 	bgt.w	8006e16 <_dtoa_r+0x936>
 80070b4:	e7b0      	b.n	8007018 <_dtoa_r+0xb38>
 80070b6:	bf00      	nop
 80070b8:	080083c4 	.word	0x080083c4
 80070bc:	08008324 	.word	0x08008324
 80070c0:	08008348 	.word	0x08008348

080070c4 <__sfputc_r>:
 80070c4:	6893      	ldr	r3, [r2, #8]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	b410      	push	{r4}
 80070cc:	6093      	str	r3, [r2, #8]
 80070ce:	da08      	bge.n	80070e2 <__sfputc_r+0x1e>
 80070d0:	6994      	ldr	r4, [r2, #24]
 80070d2:	42a3      	cmp	r3, r4
 80070d4:	db01      	blt.n	80070da <__sfputc_r+0x16>
 80070d6:	290a      	cmp	r1, #10
 80070d8:	d103      	bne.n	80070e2 <__sfputc_r+0x1e>
 80070da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070de:	f000 be56 	b.w	8007d8e <__swbuf_r>
 80070e2:	6813      	ldr	r3, [r2, #0]
 80070e4:	1c58      	adds	r0, r3, #1
 80070e6:	6010      	str	r0, [r2, #0]
 80070e8:	7019      	strb	r1, [r3, #0]
 80070ea:	4608      	mov	r0, r1
 80070ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070f0:	4770      	bx	lr

080070f2 <__sfputs_r>:
 80070f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f4:	4606      	mov	r6, r0
 80070f6:	460f      	mov	r7, r1
 80070f8:	4614      	mov	r4, r2
 80070fa:	18d5      	adds	r5, r2, r3
 80070fc:	42ac      	cmp	r4, r5
 80070fe:	d101      	bne.n	8007104 <__sfputs_r+0x12>
 8007100:	2000      	movs	r0, #0
 8007102:	e007      	b.n	8007114 <__sfputs_r+0x22>
 8007104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007108:	463a      	mov	r2, r7
 800710a:	4630      	mov	r0, r6
 800710c:	f7ff ffda 	bl	80070c4 <__sfputc_r>
 8007110:	1c43      	adds	r3, r0, #1
 8007112:	d1f3      	bne.n	80070fc <__sfputs_r+0xa>
 8007114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007118 <_vfiprintf_r>:
 8007118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711c:	460d      	mov	r5, r1
 800711e:	b09d      	sub	sp, #116	; 0x74
 8007120:	4614      	mov	r4, r2
 8007122:	4698      	mov	r8, r3
 8007124:	4606      	mov	r6, r0
 8007126:	b118      	cbz	r0, 8007130 <_vfiprintf_r+0x18>
 8007128:	6a03      	ldr	r3, [r0, #32]
 800712a:	b90b      	cbnz	r3, 8007130 <_vfiprintf_r+0x18>
 800712c:	f7ff f8ce 	bl	80062cc <__sinit>
 8007130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007132:	07d9      	lsls	r1, r3, #31
 8007134:	d405      	bmi.n	8007142 <_vfiprintf_r+0x2a>
 8007136:	89ab      	ldrh	r3, [r5, #12]
 8007138:	059a      	lsls	r2, r3, #22
 800713a:	d402      	bmi.n	8007142 <_vfiprintf_r+0x2a>
 800713c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800713e:	f7ff f943 	bl	80063c8 <__retarget_lock_acquire_recursive>
 8007142:	89ab      	ldrh	r3, [r5, #12]
 8007144:	071b      	lsls	r3, r3, #28
 8007146:	d501      	bpl.n	800714c <_vfiprintf_r+0x34>
 8007148:	692b      	ldr	r3, [r5, #16]
 800714a:	b99b      	cbnz	r3, 8007174 <_vfiprintf_r+0x5c>
 800714c:	4629      	mov	r1, r5
 800714e:	4630      	mov	r0, r6
 8007150:	f000 fe5a 	bl	8007e08 <__swsetup_r>
 8007154:	b170      	cbz	r0, 8007174 <_vfiprintf_r+0x5c>
 8007156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007158:	07dc      	lsls	r4, r3, #31
 800715a:	d504      	bpl.n	8007166 <_vfiprintf_r+0x4e>
 800715c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007160:	b01d      	add	sp, #116	; 0x74
 8007162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007166:	89ab      	ldrh	r3, [r5, #12]
 8007168:	0598      	lsls	r0, r3, #22
 800716a:	d4f7      	bmi.n	800715c <_vfiprintf_r+0x44>
 800716c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800716e:	f7ff f92c 	bl	80063ca <__retarget_lock_release_recursive>
 8007172:	e7f3      	b.n	800715c <_vfiprintf_r+0x44>
 8007174:	2300      	movs	r3, #0
 8007176:	9309      	str	r3, [sp, #36]	; 0x24
 8007178:	2320      	movs	r3, #32
 800717a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800717e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007182:	2330      	movs	r3, #48	; 0x30
 8007184:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007338 <_vfiprintf_r+0x220>
 8007188:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800718c:	f04f 0901 	mov.w	r9, #1
 8007190:	4623      	mov	r3, r4
 8007192:	469a      	mov	sl, r3
 8007194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007198:	b10a      	cbz	r2, 800719e <_vfiprintf_r+0x86>
 800719a:	2a25      	cmp	r2, #37	; 0x25
 800719c:	d1f9      	bne.n	8007192 <_vfiprintf_r+0x7a>
 800719e:	ebba 0b04 	subs.w	fp, sl, r4
 80071a2:	d00b      	beq.n	80071bc <_vfiprintf_r+0xa4>
 80071a4:	465b      	mov	r3, fp
 80071a6:	4622      	mov	r2, r4
 80071a8:	4629      	mov	r1, r5
 80071aa:	4630      	mov	r0, r6
 80071ac:	f7ff ffa1 	bl	80070f2 <__sfputs_r>
 80071b0:	3001      	adds	r0, #1
 80071b2:	f000 80a9 	beq.w	8007308 <_vfiprintf_r+0x1f0>
 80071b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071b8:	445a      	add	r2, fp
 80071ba:	9209      	str	r2, [sp, #36]	; 0x24
 80071bc:	f89a 3000 	ldrb.w	r3, [sl]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 80a1 	beq.w	8007308 <_vfiprintf_r+0x1f0>
 80071c6:	2300      	movs	r3, #0
 80071c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80071cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071d0:	f10a 0a01 	add.w	sl, sl, #1
 80071d4:	9304      	str	r3, [sp, #16]
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80071dc:	931a      	str	r3, [sp, #104]	; 0x68
 80071de:	4654      	mov	r4, sl
 80071e0:	2205      	movs	r2, #5
 80071e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e6:	4854      	ldr	r0, [pc, #336]	; (8007338 <_vfiprintf_r+0x220>)
 80071e8:	f7f9 f80a 	bl	8000200 <memchr>
 80071ec:	9a04      	ldr	r2, [sp, #16]
 80071ee:	b9d8      	cbnz	r0, 8007228 <_vfiprintf_r+0x110>
 80071f0:	06d1      	lsls	r1, r2, #27
 80071f2:	bf44      	itt	mi
 80071f4:	2320      	movmi	r3, #32
 80071f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071fa:	0713      	lsls	r3, r2, #28
 80071fc:	bf44      	itt	mi
 80071fe:	232b      	movmi	r3, #43	; 0x2b
 8007200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007204:	f89a 3000 	ldrb.w	r3, [sl]
 8007208:	2b2a      	cmp	r3, #42	; 0x2a
 800720a:	d015      	beq.n	8007238 <_vfiprintf_r+0x120>
 800720c:	9a07      	ldr	r2, [sp, #28]
 800720e:	4654      	mov	r4, sl
 8007210:	2000      	movs	r0, #0
 8007212:	f04f 0c0a 	mov.w	ip, #10
 8007216:	4621      	mov	r1, r4
 8007218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800721c:	3b30      	subs	r3, #48	; 0x30
 800721e:	2b09      	cmp	r3, #9
 8007220:	d94d      	bls.n	80072be <_vfiprintf_r+0x1a6>
 8007222:	b1b0      	cbz	r0, 8007252 <_vfiprintf_r+0x13a>
 8007224:	9207      	str	r2, [sp, #28]
 8007226:	e014      	b.n	8007252 <_vfiprintf_r+0x13a>
 8007228:	eba0 0308 	sub.w	r3, r0, r8
 800722c:	fa09 f303 	lsl.w	r3, r9, r3
 8007230:	4313      	orrs	r3, r2
 8007232:	9304      	str	r3, [sp, #16]
 8007234:	46a2      	mov	sl, r4
 8007236:	e7d2      	b.n	80071de <_vfiprintf_r+0xc6>
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	1d19      	adds	r1, r3, #4
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	9103      	str	r1, [sp, #12]
 8007240:	2b00      	cmp	r3, #0
 8007242:	bfbb      	ittet	lt
 8007244:	425b      	neglt	r3, r3
 8007246:	f042 0202 	orrlt.w	r2, r2, #2
 800724a:	9307      	strge	r3, [sp, #28]
 800724c:	9307      	strlt	r3, [sp, #28]
 800724e:	bfb8      	it	lt
 8007250:	9204      	strlt	r2, [sp, #16]
 8007252:	7823      	ldrb	r3, [r4, #0]
 8007254:	2b2e      	cmp	r3, #46	; 0x2e
 8007256:	d10c      	bne.n	8007272 <_vfiprintf_r+0x15a>
 8007258:	7863      	ldrb	r3, [r4, #1]
 800725a:	2b2a      	cmp	r3, #42	; 0x2a
 800725c:	d134      	bne.n	80072c8 <_vfiprintf_r+0x1b0>
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	1d1a      	adds	r2, r3, #4
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	9203      	str	r2, [sp, #12]
 8007266:	2b00      	cmp	r3, #0
 8007268:	bfb8      	it	lt
 800726a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800726e:	3402      	adds	r4, #2
 8007270:	9305      	str	r3, [sp, #20]
 8007272:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007348 <_vfiprintf_r+0x230>
 8007276:	7821      	ldrb	r1, [r4, #0]
 8007278:	2203      	movs	r2, #3
 800727a:	4650      	mov	r0, sl
 800727c:	f7f8 ffc0 	bl	8000200 <memchr>
 8007280:	b138      	cbz	r0, 8007292 <_vfiprintf_r+0x17a>
 8007282:	9b04      	ldr	r3, [sp, #16]
 8007284:	eba0 000a 	sub.w	r0, r0, sl
 8007288:	2240      	movs	r2, #64	; 0x40
 800728a:	4082      	lsls	r2, r0
 800728c:	4313      	orrs	r3, r2
 800728e:	3401      	adds	r4, #1
 8007290:	9304      	str	r3, [sp, #16]
 8007292:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007296:	4829      	ldr	r0, [pc, #164]	; (800733c <_vfiprintf_r+0x224>)
 8007298:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800729c:	2206      	movs	r2, #6
 800729e:	f7f8 ffaf 	bl	8000200 <memchr>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d03f      	beq.n	8007326 <_vfiprintf_r+0x20e>
 80072a6:	4b26      	ldr	r3, [pc, #152]	; (8007340 <_vfiprintf_r+0x228>)
 80072a8:	bb1b      	cbnz	r3, 80072f2 <_vfiprintf_r+0x1da>
 80072aa:	9b03      	ldr	r3, [sp, #12]
 80072ac:	3307      	adds	r3, #7
 80072ae:	f023 0307 	bic.w	r3, r3, #7
 80072b2:	3308      	adds	r3, #8
 80072b4:	9303      	str	r3, [sp, #12]
 80072b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b8:	443b      	add	r3, r7
 80072ba:	9309      	str	r3, [sp, #36]	; 0x24
 80072bc:	e768      	b.n	8007190 <_vfiprintf_r+0x78>
 80072be:	fb0c 3202 	mla	r2, ip, r2, r3
 80072c2:	460c      	mov	r4, r1
 80072c4:	2001      	movs	r0, #1
 80072c6:	e7a6      	b.n	8007216 <_vfiprintf_r+0xfe>
 80072c8:	2300      	movs	r3, #0
 80072ca:	3401      	adds	r4, #1
 80072cc:	9305      	str	r3, [sp, #20]
 80072ce:	4619      	mov	r1, r3
 80072d0:	f04f 0c0a 	mov.w	ip, #10
 80072d4:	4620      	mov	r0, r4
 80072d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072da:	3a30      	subs	r2, #48	; 0x30
 80072dc:	2a09      	cmp	r2, #9
 80072de:	d903      	bls.n	80072e8 <_vfiprintf_r+0x1d0>
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0c6      	beq.n	8007272 <_vfiprintf_r+0x15a>
 80072e4:	9105      	str	r1, [sp, #20]
 80072e6:	e7c4      	b.n	8007272 <_vfiprintf_r+0x15a>
 80072e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80072ec:	4604      	mov	r4, r0
 80072ee:	2301      	movs	r3, #1
 80072f0:	e7f0      	b.n	80072d4 <_vfiprintf_r+0x1bc>
 80072f2:	ab03      	add	r3, sp, #12
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	462a      	mov	r2, r5
 80072f8:	4b12      	ldr	r3, [pc, #72]	; (8007344 <_vfiprintf_r+0x22c>)
 80072fa:	a904      	add	r1, sp, #16
 80072fc:	4630      	mov	r0, r6
 80072fe:	f7fe fba5 	bl	8005a4c <_printf_float>
 8007302:	4607      	mov	r7, r0
 8007304:	1c78      	adds	r0, r7, #1
 8007306:	d1d6      	bne.n	80072b6 <_vfiprintf_r+0x19e>
 8007308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800730a:	07d9      	lsls	r1, r3, #31
 800730c:	d405      	bmi.n	800731a <_vfiprintf_r+0x202>
 800730e:	89ab      	ldrh	r3, [r5, #12]
 8007310:	059a      	lsls	r2, r3, #22
 8007312:	d402      	bmi.n	800731a <_vfiprintf_r+0x202>
 8007314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007316:	f7ff f858 	bl	80063ca <__retarget_lock_release_recursive>
 800731a:	89ab      	ldrh	r3, [r5, #12]
 800731c:	065b      	lsls	r3, r3, #25
 800731e:	f53f af1d 	bmi.w	800715c <_vfiprintf_r+0x44>
 8007322:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007324:	e71c      	b.n	8007160 <_vfiprintf_r+0x48>
 8007326:	ab03      	add	r3, sp, #12
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	462a      	mov	r2, r5
 800732c:	4b05      	ldr	r3, [pc, #20]	; (8007344 <_vfiprintf_r+0x22c>)
 800732e:	a904      	add	r1, sp, #16
 8007330:	4630      	mov	r0, r6
 8007332:	f7fe fe2f 	bl	8005f94 <_printf_i>
 8007336:	e7e4      	b.n	8007302 <_vfiprintf_r+0x1ea>
 8007338:	080083d5 	.word	0x080083d5
 800733c:	080083df 	.word	0x080083df
 8007340:	08005a4d 	.word	0x08005a4d
 8007344:	080070f3 	.word	0x080070f3
 8007348:	080083db 	.word	0x080083db

0800734c <malloc>:
 800734c:	4b02      	ldr	r3, [pc, #8]	; (8007358 <malloc+0xc>)
 800734e:	4601      	mov	r1, r0
 8007350:	6818      	ldr	r0, [r3, #0]
 8007352:	f000 b823 	b.w	800739c <_malloc_r>
 8007356:	bf00      	nop
 8007358:	20000064 	.word	0x20000064

0800735c <sbrk_aligned>:
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	4e0e      	ldr	r6, [pc, #56]	; (8007398 <sbrk_aligned+0x3c>)
 8007360:	460c      	mov	r4, r1
 8007362:	6831      	ldr	r1, [r6, #0]
 8007364:	4605      	mov	r5, r0
 8007366:	b911      	cbnz	r1, 800736e <sbrk_aligned+0x12>
 8007368:	f000 fe5e 	bl	8008028 <_sbrk_r>
 800736c:	6030      	str	r0, [r6, #0]
 800736e:	4621      	mov	r1, r4
 8007370:	4628      	mov	r0, r5
 8007372:	f000 fe59 	bl	8008028 <_sbrk_r>
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	d00a      	beq.n	8007390 <sbrk_aligned+0x34>
 800737a:	1cc4      	adds	r4, r0, #3
 800737c:	f024 0403 	bic.w	r4, r4, #3
 8007380:	42a0      	cmp	r0, r4
 8007382:	d007      	beq.n	8007394 <sbrk_aligned+0x38>
 8007384:	1a21      	subs	r1, r4, r0
 8007386:	4628      	mov	r0, r5
 8007388:	f000 fe4e 	bl	8008028 <_sbrk_r>
 800738c:	3001      	adds	r0, #1
 800738e:	d101      	bne.n	8007394 <sbrk_aligned+0x38>
 8007390:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007394:	4620      	mov	r0, r4
 8007396:	bd70      	pop	{r4, r5, r6, pc}
 8007398:	200004ec 	.word	0x200004ec

0800739c <_malloc_r>:
 800739c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073a0:	1ccd      	adds	r5, r1, #3
 80073a2:	f025 0503 	bic.w	r5, r5, #3
 80073a6:	3508      	adds	r5, #8
 80073a8:	2d0c      	cmp	r5, #12
 80073aa:	bf38      	it	cc
 80073ac:	250c      	movcc	r5, #12
 80073ae:	2d00      	cmp	r5, #0
 80073b0:	4607      	mov	r7, r0
 80073b2:	db01      	blt.n	80073b8 <_malloc_r+0x1c>
 80073b4:	42a9      	cmp	r1, r5
 80073b6:	d905      	bls.n	80073c4 <_malloc_r+0x28>
 80073b8:	230c      	movs	r3, #12
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	2600      	movs	r6, #0
 80073be:	4630      	mov	r0, r6
 80073c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007498 <_malloc_r+0xfc>
 80073c8:	f000 f916 	bl	80075f8 <__malloc_lock>
 80073cc:	f8d8 3000 	ldr.w	r3, [r8]
 80073d0:	461c      	mov	r4, r3
 80073d2:	bb5c      	cbnz	r4, 800742c <_malloc_r+0x90>
 80073d4:	4629      	mov	r1, r5
 80073d6:	4638      	mov	r0, r7
 80073d8:	f7ff ffc0 	bl	800735c <sbrk_aligned>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	4604      	mov	r4, r0
 80073e0:	d155      	bne.n	800748e <_malloc_r+0xf2>
 80073e2:	f8d8 4000 	ldr.w	r4, [r8]
 80073e6:	4626      	mov	r6, r4
 80073e8:	2e00      	cmp	r6, #0
 80073ea:	d145      	bne.n	8007478 <_malloc_r+0xdc>
 80073ec:	2c00      	cmp	r4, #0
 80073ee:	d048      	beq.n	8007482 <_malloc_r+0xe6>
 80073f0:	6823      	ldr	r3, [r4, #0]
 80073f2:	4631      	mov	r1, r6
 80073f4:	4638      	mov	r0, r7
 80073f6:	eb04 0903 	add.w	r9, r4, r3
 80073fa:	f000 fe15 	bl	8008028 <_sbrk_r>
 80073fe:	4581      	cmp	r9, r0
 8007400:	d13f      	bne.n	8007482 <_malloc_r+0xe6>
 8007402:	6821      	ldr	r1, [r4, #0]
 8007404:	1a6d      	subs	r5, r5, r1
 8007406:	4629      	mov	r1, r5
 8007408:	4638      	mov	r0, r7
 800740a:	f7ff ffa7 	bl	800735c <sbrk_aligned>
 800740e:	3001      	adds	r0, #1
 8007410:	d037      	beq.n	8007482 <_malloc_r+0xe6>
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	442b      	add	r3, r5
 8007416:	6023      	str	r3, [r4, #0]
 8007418:	f8d8 3000 	ldr.w	r3, [r8]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d038      	beq.n	8007492 <_malloc_r+0xf6>
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	42a2      	cmp	r2, r4
 8007424:	d12b      	bne.n	800747e <_malloc_r+0xe2>
 8007426:	2200      	movs	r2, #0
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	e00f      	b.n	800744c <_malloc_r+0xb0>
 800742c:	6822      	ldr	r2, [r4, #0]
 800742e:	1b52      	subs	r2, r2, r5
 8007430:	d41f      	bmi.n	8007472 <_malloc_r+0xd6>
 8007432:	2a0b      	cmp	r2, #11
 8007434:	d917      	bls.n	8007466 <_malloc_r+0xca>
 8007436:	1961      	adds	r1, r4, r5
 8007438:	42a3      	cmp	r3, r4
 800743a:	6025      	str	r5, [r4, #0]
 800743c:	bf18      	it	ne
 800743e:	6059      	strne	r1, [r3, #4]
 8007440:	6863      	ldr	r3, [r4, #4]
 8007442:	bf08      	it	eq
 8007444:	f8c8 1000 	streq.w	r1, [r8]
 8007448:	5162      	str	r2, [r4, r5]
 800744a:	604b      	str	r3, [r1, #4]
 800744c:	4638      	mov	r0, r7
 800744e:	f104 060b 	add.w	r6, r4, #11
 8007452:	f000 f8d7 	bl	8007604 <__malloc_unlock>
 8007456:	f026 0607 	bic.w	r6, r6, #7
 800745a:	1d23      	adds	r3, r4, #4
 800745c:	1af2      	subs	r2, r6, r3
 800745e:	d0ae      	beq.n	80073be <_malloc_r+0x22>
 8007460:	1b9b      	subs	r3, r3, r6
 8007462:	50a3      	str	r3, [r4, r2]
 8007464:	e7ab      	b.n	80073be <_malloc_r+0x22>
 8007466:	42a3      	cmp	r3, r4
 8007468:	6862      	ldr	r2, [r4, #4]
 800746a:	d1dd      	bne.n	8007428 <_malloc_r+0x8c>
 800746c:	f8c8 2000 	str.w	r2, [r8]
 8007470:	e7ec      	b.n	800744c <_malloc_r+0xb0>
 8007472:	4623      	mov	r3, r4
 8007474:	6864      	ldr	r4, [r4, #4]
 8007476:	e7ac      	b.n	80073d2 <_malloc_r+0x36>
 8007478:	4634      	mov	r4, r6
 800747a:	6876      	ldr	r6, [r6, #4]
 800747c:	e7b4      	b.n	80073e8 <_malloc_r+0x4c>
 800747e:	4613      	mov	r3, r2
 8007480:	e7cc      	b.n	800741c <_malloc_r+0x80>
 8007482:	230c      	movs	r3, #12
 8007484:	603b      	str	r3, [r7, #0]
 8007486:	4638      	mov	r0, r7
 8007488:	f000 f8bc 	bl	8007604 <__malloc_unlock>
 800748c:	e797      	b.n	80073be <_malloc_r+0x22>
 800748e:	6025      	str	r5, [r4, #0]
 8007490:	e7dc      	b.n	800744c <_malloc_r+0xb0>
 8007492:	605b      	str	r3, [r3, #4]
 8007494:	deff      	udf	#255	; 0xff
 8007496:	bf00      	nop
 8007498:	200004e8 	.word	0x200004e8

0800749c <__sflush_r>:
 800749c:	898a      	ldrh	r2, [r1, #12]
 800749e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a2:	4605      	mov	r5, r0
 80074a4:	0710      	lsls	r0, r2, #28
 80074a6:	460c      	mov	r4, r1
 80074a8:	d458      	bmi.n	800755c <__sflush_r+0xc0>
 80074aa:	684b      	ldr	r3, [r1, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dc05      	bgt.n	80074bc <__sflush_r+0x20>
 80074b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc02      	bgt.n	80074bc <__sflush_r+0x20>
 80074b6:	2000      	movs	r0, #0
 80074b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074be:	2e00      	cmp	r6, #0
 80074c0:	d0f9      	beq.n	80074b6 <__sflush_r+0x1a>
 80074c2:	2300      	movs	r3, #0
 80074c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074c8:	682f      	ldr	r7, [r5, #0]
 80074ca:	6a21      	ldr	r1, [r4, #32]
 80074cc:	602b      	str	r3, [r5, #0]
 80074ce:	d032      	beq.n	8007536 <__sflush_r+0x9a>
 80074d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074d2:	89a3      	ldrh	r3, [r4, #12]
 80074d4:	075a      	lsls	r2, r3, #29
 80074d6:	d505      	bpl.n	80074e4 <__sflush_r+0x48>
 80074d8:	6863      	ldr	r3, [r4, #4]
 80074da:	1ac0      	subs	r0, r0, r3
 80074dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074de:	b10b      	cbz	r3, 80074e4 <__sflush_r+0x48>
 80074e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074e2:	1ac0      	subs	r0, r0, r3
 80074e4:	2300      	movs	r3, #0
 80074e6:	4602      	mov	r2, r0
 80074e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074ea:	6a21      	ldr	r1, [r4, #32]
 80074ec:	4628      	mov	r0, r5
 80074ee:	47b0      	blx	r6
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	d106      	bne.n	8007504 <__sflush_r+0x68>
 80074f6:	6829      	ldr	r1, [r5, #0]
 80074f8:	291d      	cmp	r1, #29
 80074fa:	d82b      	bhi.n	8007554 <__sflush_r+0xb8>
 80074fc:	4a29      	ldr	r2, [pc, #164]	; (80075a4 <__sflush_r+0x108>)
 80074fe:	410a      	asrs	r2, r1
 8007500:	07d6      	lsls	r6, r2, #31
 8007502:	d427      	bmi.n	8007554 <__sflush_r+0xb8>
 8007504:	2200      	movs	r2, #0
 8007506:	6062      	str	r2, [r4, #4]
 8007508:	04d9      	lsls	r1, r3, #19
 800750a:	6922      	ldr	r2, [r4, #16]
 800750c:	6022      	str	r2, [r4, #0]
 800750e:	d504      	bpl.n	800751a <__sflush_r+0x7e>
 8007510:	1c42      	adds	r2, r0, #1
 8007512:	d101      	bne.n	8007518 <__sflush_r+0x7c>
 8007514:	682b      	ldr	r3, [r5, #0]
 8007516:	b903      	cbnz	r3, 800751a <__sflush_r+0x7e>
 8007518:	6560      	str	r0, [r4, #84]	; 0x54
 800751a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800751c:	602f      	str	r7, [r5, #0]
 800751e:	2900      	cmp	r1, #0
 8007520:	d0c9      	beq.n	80074b6 <__sflush_r+0x1a>
 8007522:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007526:	4299      	cmp	r1, r3
 8007528:	d002      	beq.n	8007530 <__sflush_r+0x94>
 800752a:	4628      	mov	r0, r5
 800752c:	f000 fde0 	bl	80080f0 <_free_r>
 8007530:	2000      	movs	r0, #0
 8007532:	6360      	str	r0, [r4, #52]	; 0x34
 8007534:	e7c0      	b.n	80074b8 <__sflush_r+0x1c>
 8007536:	2301      	movs	r3, #1
 8007538:	4628      	mov	r0, r5
 800753a:	47b0      	blx	r6
 800753c:	1c41      	adds	r1, r0, #1
 800753e:	d1c8      	bne.n	80074d2 <__sflush_r+0x36>
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0c5      	beq.n	80074d2 <__sflush_r+0x36>
 8007546:	2b1d      	cmp	r3, #29
 8007548:	d001      	beq.n	800754e <__sflush_r+0xb2>
 800754a:	2b16      	cmp	r3, #22
 800754c:	d101      	bne.n	8007552 <__sflush_r+0xb6>
 800754e:	602f      	str	r7, [r5, #0]
 8007550:	e7b1      	b.n	80074b6 <__sflush_r+0x1a>
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007558:	81a3      	strh	r3, [r4, #12]
 800755a:	e7ad      	b.n	80074b8 <__sflush_r+0x1c>
 800755c:	690f      	ldr	r7, [r1, #16]
 800755e:	2f00      	cmp	r7, #0
 8007560:	d0a9      	beq.n	80074b6 <__sflush_r+0x1a>
 8007562:	0793      	lsls	r3, r2, #30
 8007564:	680e      	ldr	r6, [r1, #0]
 8007566:	bf08      	it	eq
 8007568:	694b      	ldreq	r3, [r1, #20]
 800756a:	600f      	str	r7, [r1, #0]
 800756c:	bf18      	it	ne
 800756e:	2300      	movne	r3, #0
 8007570:	eba6 0807 	sub.w	r8, r6, r7
 8007574:	608b      	str	r3, [r1, #8]
 8007576:	f1b8 0f00 	cmp.w	r8, #0
 800757a:	dd9c      	ble.n	80074b6 <__sflush_r+0x1a>
 800757c:	6a21      	ldr	r1, [r4, #32]
 800757e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007580:	4643      	mov	r3, r8
 8007582:	463a      	mov	r2, r7
 8007584:	4628      	mov	r0, r5
 8007586:	47b0      	blx	r6
 8007588:	2800      	cmp	r0, #0
 800758a:	dc06      	bgt.n	800759a <__sflush_r+0xfe>
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007598:	e78e      	b.n	80074b8 <__sflush_r+0x1c>
 800759a:	4407      	add	r7, r0
 800759c:	eba8 0800 	sub.w	r8, r8, r0
 80075a0:	e7e9      	b.n	8007576 <__sflush_r+0xda>
 80075a2:	bf00      	nop
 80075a4:	dfbffffe 	.word	0xdfbffffe

080075a8 <_fflush_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	690b      	ldr	r3, [r1, #16]
 80075ac:	4605      	mov	r5, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	b913      	cbnz	r3, 80075b8 <_fflush_r+0x10>
 80075b2:	2500      	movs	r5, #0
 80075b4:	4628      	mov	r0, r5
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	b118      	cbz	r0, 80075c2 <_fflush_r+0x1a>
 80075ba:	6a03      	ldr	r3, [r0, #32]
 80075bc:	b90b      	cbnz	r3, 80075c2 <_fflush_r+0x1a>
 80075be:	f7fe fe85 	bl	80062cc <__sinit>
 80075c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d0f3      	beq.n	80075b2 <_fflush_r+0xa>
 80075ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075cc:	07d0      	lsls	r0, r2, #31
 80075ce:	d404      	bmi.n	80075da <_fflush_r+0x32>
 80075d0:	0599      	lsls	r1, r3, #22
 80075d2:	d402      	bmi.n	80075da <_fflush_r+0x32>
 80075d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075d6:	f7fe fef7 	bl	80063c8 <__retarget_lock_acquire_recursive>
 80075da:	4628      	mov	r0, r5
 80075dc:	4621      	mov	r1, r4
 80075de:	f7ff ff5d 	bl	800749c <__sflush_r>
 80075e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075e4:	07da      	lsls	r2, r3, #31
 80075e6:	4605      	mov	r5, r0
 80075e8:	d4e4      	bmi.n	80075b4 <_fflush_r+0xc>
 80075ea:	89a3      	ldrh	r3, [r4, #12]
 80075ec:	059b      	lsls	r3, r3, #22
 80075ee:	d4e1      	bmi.n	80075b4 <_fflush_r+0xc>
 80075f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075f2:	f7fe feea 	bl	80063ca <__retarget_lock_release_recursive>
 80075f6:	e7dd      	b.n	80075b4 <_fflush_r+0xc>

080075f8 <__malloc_lock>:
 80075f8:	4801      	ldr	r0, [pc, #4]	; (8007600 <__malloc_lock+0x8>)
 80075fa:	f7fe bee5 	b.w	80063c8 <__retarget_lock_acquire_recursive>
 80075fe:	bf00      	nop
 8007600:	200004e4 	.word	0x200004e4

08007604 <__malloc_unlock>:
 8007604:	4801      	ldr	r0, [pc, #4]	; (800760c <__malloc_unlock+0x8>)
 8007606:	f7fe bee0 	b.w	80063ca <__retarget_lock_release_recursive>
 800760a:	bf00      	nop
 800760c:	200004e4 	.word	0x200004e4

08007610 <_Balloc>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	69c6      	ldr	r6, [r0, #28]
 8007614:	4604      	mov	r4, r0
 8007616:	460d      	mov	r5, r1
 8007618:	b976      	cbnz	r6, 8007638 <_Balloc+0x28>
 800761a:	2010      	movs	r0, #16
 800761c:	f7ff fe96 	bl	800734c <malloc>
 8007620:	4602      	mov	r2, r0
 8007622:	61e0      	str	r0, [r4, #28]
 8007624:	b920      	cbnz	r0, 8007630 <_Balloc+0x20>
 8007626:	4b18      	ldr	r3, [pc, #96]	; (8007688 <_Balloc+0x78>)
 8007628:	4818      	ldr	r0, [pc, #96]	; (800768c <_Balloc+0x7c>)
 800762a:	216b      	movs	r1, #107	; 0x6b
 800762c:	f000 fd2c 	bl	8008088 <__assert_func>
 8007630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007634:	6006      	str	r6, [r0, #0]
 8007636:	60c6      	str	r6, [r0, #12]
 8007638:	69e6      	ldr	r6, [r4, #28]
 800763a:	68f3      	ldr	r3, [r6, #12]
 800763c:	b183      	cbz	r3, 8007660 <_Balloc+0x50>
 800763e:	69e3      	ldr	r3, [r4, #28]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007646:	b9b8      	cbnz	r0, 8007678 <_Balloc+0x68>
 8007648:	2101      	movs	r1, #1
 800764a:	fa01 f605 	lsl.w	r6, r1, r5
 800764e:	1d72      	adds	r2, r6, #5
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	4620      	mov	r0, r4
 8007654:	f000 fd36 	bl	80080c4 <_calloc_r>
 8007658:	b160      	cbz	r0, 8007674 <_Balloc+0x64>
 800765a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800765e:	e00e      	b.n	800767e <_Balloc+0x6e>
 8007660:	2221      	movs	r2, #33	; 0x21
 8007662:	2104      	movs	r1, #4
 8007664:	4620      	mov	r0, r4
 8007666:	f000 fd2d 	bl	80080c4 <_calloc_r>
 800766a:	69e3      	ldr	r3, [r4, #28]
 800766c:	60f0      	str	r0, [r6, #12]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e4      	bne.n	800763e <_Balloc+0x2e>
 8007674:	2000      	movs	r0, #0
 8007676:	bd70      	pop	{r4, r5, r6, pc}
 8007678:	6802      	ldr	r2, [r0, #0]
 800767a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800767e:	2300      	movs	r3, #0
 8007680:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007684:	e7f7      	b.n	8007676 <_Balloc+0x66>
 8007686:	bf00      	nop
 8007688:	08008355 	.word	0x08008355
 800768c:	080083e6 	.word	0x080083e6

08007690 <_Bfree>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	69c6      	ldr	r6, [r0, #28]
 8007694:	4605      	mov	r5, r0
 8007696:	460c      	mov	r4, r1
 8007698:	b976      	cbnz	r6, 80076b8 <_Bfree+0x28>
 800769a:	2010      	movs	r0, #16
 800769c:	f7ff fe56 	bl	800734c <malloc>
 80076a0:	4602      	mov	r2, r0
 80076a2:	61e8      	str	r0, [r5, #28]
 80076a4:	b920      	cbnz	r0, 80076b0 <_Bfree+0x20>
 80076a6:	4b09      	ldr	r3, [pc, #36]	; (80076cc <_Bfree+0x3c>)
 80076a8:	4809      	ldr	r0, [pc, #36]	; (80076d0 <_Bfree+0x40>)
 80076aa:	218f      	movs	r1, #143	; 0x8f
 80076ac:	f000 fcec 	bl	8008088 <__assert_func>
 80076b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076b4:	6006      	str	r6, [r0, #0]
 80076b6:	60c6      	str	r6, [r0, #12]
 80076b8:	b13c      	cbz	r4, 80076ca <_Bfree+0x3a>
 80076ba:	69eb      	ldr	r3, [r5, #28]
 80076bc:	6862      	ldr	r2, [r4, #4]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076c4:	6021      	str	r1, [r4, #0]
 80076c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076ca:	bd70      	pop	{r4, r5, r6, pc}
 80076cc:	08008355 	.word	0x08008355
 80076d0:	080083e6 	.word	0x080083e6

080076d4 <__multadd>:
 80076d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d8:	690d      	ldr	r5, [r1, #16]
 80076da:	4607      	mov	r7, r0
 80076dc:	460c      	mov	r4, r1
 80076de:	461e      	mov	r6, r3
 80076e0:	f101 0c14 	add.w	ip, r1, #20
 80076e4:	2000      	movs	r0, #0
 80076e6:	f8dc 3000 	ldr.w	r3, [ip]
 80076ea:	b299      	uxth	r1, r3
 80076ec:	fb02 6101 	mla	r1, r2, r1, r6
 80076f0:	0c1e      	lsrs	r6, r3, #16
 80076f2:	0c0b      	lsrs	r3, r1, #16
 80076f4:	fb02 3306 	mla	r3, r2, r6, r3
 80076f8:	b289      	uxth	r1, r1
 80076fa:	3001      	adds	r0, #1
 80076fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007700:	4285      	cmp	r5, r0
 8007702:	f84c 1b04 	str.w	r1, [ip], #4
 8007706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800770a:	dcec      	bgt.n	80076e6 <__multadd+0x12>
 800770c:	b30e      	cbz	r6, 8007752 <__multadd+0x7e>
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	42ab      	cmp	r3, r5
 8007712:	dc19      	bgt.n	8007748 <__multadd+0x74>
 8007714:	6861      	ldr	r1, [r4, #4]
 8007716:	4638      	mov	r0, r7
 8007718:	3101      	adds	r1, #1
 800771a:	f7ff ff79 	bl	8007610 <_Balloc>
 800771e:	4680      	mov	r8, r0
 8007720:	b928      	cbnz	r0, 800772e <__multadd+0x5a>
 8007722:	4602      	mov	r2, r0
 8007724:	4b0c      	ldr	r3, [pc, #48]	; (8007758 <__multadd+0x84>)
 8007726:	480d      	ldr	r0, [pc, #52]	; (800775c <__multadd+0x88>)
 8007728:	21ba      	movs	r1, #186	; 0xba
 800772a:	f000 fcad 	bl	8008088 <__assert_func>
 800772e:	6922      	ldr	r2, [r4, #16]
 8007730:	3202      	adds	r2, #2
 8007732:	f104 010c 	add.w	r1, r4, #12
 8007736:	0092      	lsls	r2, r2, #2
 8007738:	300c      	adds	r0, #12
 800773a:	f000 fc97 	bl	800806c <memcpy>
 800773e:	4621      	mov	r1, r4
 8007740:	4638      	mov	r0, r7
 8007742:	f7ff ffa5 	bl	8007690 <_Bfree>
 8007746:	4644      	mov	r4, r8
 8007748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800774c:	3501      	adds	r5, #1
 800774e:	615e      	str	r6, [r3, #20]
 8007750:	6125      	str	r5, [r4, #16]
 8007752:	4620      	mov	r0, r4
 8007754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007758:	080083c4 	.word	0x080083c4
 800775c:	080083e6 	.word	0x080083e6

08007760 <__hi0bits>:
 8007760:	0c03      	lsrs	r3, r0, #16
 8007762:	041b      	lsls	r3, r3, #16
 8007764:	b9d3      	cbnz	r3, 800779c <__hi0bits+0x3c>
 8007766:	0400      	lsls	r0, r0, #16
 8007768:	2310      	movs	r3, #16
 800776a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800776e:	bf04      	itt	eq
 8007770:	0200      	lsleq	r0, r0, #8
 8007772:	3308      	addeq	r3, #8
 8007774:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007778:	bf04      	itt	eq
 800777a:	0100      	lsleq	r0, r0, #4
 800777c:	3304      	addeq	r3, #4
 800777e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007782:	bf04      	itt	eq
 8007784:	0080      	lsleq	r0, r0, #2
 8007786:	3302      	addeq	r3, #2
 8007788:	2800      	cmp	r0, #0
 800778a:	db05      	blt.n	8007798 <__hi0bits+0x38>
 800778c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007790:	f103 0301 	add.w	r3, r3, #1
 8007794:	bf08      	it	eq
 8007796:	2320      	moveq	r3, #32
 8007798:	4618      	mov	r0, r3
 800779a:	4770      	bx	lr
 800779c:	2300      	movs	r3, #0
 800779e:	e7e4      	b.n	800776a <__hi0bits+0xa>

080077a0 <__lo0bits>:
 80077a0:	6803      	ldr	r3, [r0, #0]
 80077a2:	f013 0207 	ands.w	r2, r3, #7
 80077a6:	d00c      	beq.n	80077c2 <__lo0bits+0x22>
 80077a8:	07d9      	lsls	r1, r3, #31
 80077aa:	d422      	bmi.n	80077f2 <__lo0bits+0x52>
 80077ac:	079a      	lsls	r2, r3, #30
 80077ae:	bf49      	itett	mi
 80077b0:	085b      	lsrmi	r3, r3, #1
 80077b2:	089b      	lsrpl	r3, r3, #2
 80077b4:	6003      	strmi	r3, [r0, #0]
 80077b6:	2201      	movmi	r2, #1
 80077b8:	bf5c      	itt	pl
 80077ba:	6003      	strpl	r3, [r0, #0]
 80077bc:	2202      	movpl	r2, #2
 80077be:	4610      	mov	r0, r2
 80077c0:	4770      	bx	lr
 80077c2:	b299      	uxth	r1, r3
 80077c4:	b909      	cbnz	r1, 80077ca <__lo0bits+0x2a>
 80077c6:	0c1b      	lsrs	r3, r3, #16
 80077c8:	2210      	movs	r2, #16
 80077ca:	b2d9      	uxtb	r1, r3
 80077cc:	b909      	cbnz	r1, 80077d2 <__lo0bits+0x32>
 80077ce:	3208      	adds	r2, #8
 80077d0:	0a1b      	lsrs	r3, r3, #8
 80077d2:	0719      	lsls	r1, r3, #28
 80077d4:	bf04      	itt	eq
 80077d6:	091b      	lsreq	r3, r3, #4
 80077d8:	3204      	addeq	r2, #4
 80077da:	0799      	lsls	r1, r3, #30
 80077dc:	bf04      	itt	eq
 80077de:	089b      	lsreq	r3, r3, #2
 80077e0:	3202      	addeq	r2, #2
 80077e2:	07d9      	lsls	r1, r3, #31
 80077e4:	d403      	bmi.n	80077ee <__lo0bits+0x4e>
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	f102 0201 	add.w	r2, r2, #1
 80077ec:	d003      	beq.n	80077f6 <__lo0bits+0x56>
 80077ee:	6003      	str	r3, [r0, #0]
 80077f0:	e7e5      	b.n	80077be <__lo0bits+0x1e>
 80077f2:	2200      	movs	r2, #0
 80077f4:	e7e3      	b.n	80077be <__lo0bits+0x1e>
 80077f6:	2220      	movs	r2, #32
 80077f8:	e7e1      	b.n	80077be <__lo0bits+0x1e>
	...

080077fc <__i2b>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	460c      	mov	r4, r1
 8007800:	2101      	movs	r1, #1
 8007802:	f7ff ff05 	bl	8007610 <_Balloc>
 8007806:	4602      	mov	r2, r0
 8007808:	b928      	cbnz	r0, 8007816 <__i2b+0x1a>
 800780a:	4b05      	ldr	r3, [pc, #20]	; (8007820 <__i2b+0x24>)
 800780c:	4805      	ldr	r0, [pc, #20]	; (8007824 <__i2b+0x28>)
 800780e:	f240 1145 	movw	r1, #325	; 0x145
 8007812:	f000 fc39 	bl	8008088 <__assert_func>
 8007816:	2301      	movs	r3, #1
 8007818:	6144      	str	r4, [r0, #20]
 800781a:	6103      	str	r3, [r0, #16]
 800781c:	bd10      	pop	{r4, pc}
 800781e:	bf00      	nop
 8007820:	080083c4 	.word	0x080083c4
 8007824:	080083e6 	.word	0x080083e6

08007828 <__multiply>:
 8007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	4691      	mov	r9, r2
 800782e:	690a      	ldr	r2, [r1, #16]
 8007830:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007834:	429a      	cmp	r2, r3
 8007836:	bfb8      	it	lt
 8007838:	460b      	movlt	r3, r1
 800783a:	460c      	mov	r4, r1
 800783c:	bfbc      	itt	lt
 800783e:	464c      	movlt	r4, r9
 8007840:	4699      	movlt	r9, r3
 8007842:	6927      	ldr	r7, [r4, #16]
 8007844:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007848:	68a3      	ldr	r3, [r4, #8]
 800784a:	6861      	ldr	r1, [r4, #4]
 800784c:	eb07 060a 	add.w	r6, r7, sl
 8007850:	42b3      	cmp	r3, r6
 8007852:	b085      	sub	sp, #20
 8007854:	bfb8      	it	lt
 8007856:	3101      	addlt	r1, #1
 8007858:	f7ff feda 	bl	8007610 <_Balloc>
 800785c:	b930      	cbnz	r0, 800786c <__multiply+0x44>
 800785e:	4602      	mov	r2, r0
 8007860:	4b44      	ldr	r3, [pc, #272]	; (8007974 <__multiply+0x14c>)
 8007862:	4845      	ldr	r0, [pc, #276]	; (8007978 <__multiply+0x150>)
 8007864:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007868:	f000 fc0e 	bl	8008088 <__assert_func>
 800786c:	f100 0514 	add.w	r5, r0, #20
 8007870:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007874:	462b      	mov	r3, r5
 8007876:	2200      	movs	r2, #0
 8007878:	4543      	cmp	r3, r8
 800787a:	d321      	bcc.n	80078c0 <__multiply+0x98>
 800787c:	f104 0314 	add.w	r3, r4, #20
 8007880:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007884:	f109 0314 	add.w	r3, r9, #20
 8007888:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800788c:	9202      	str	r2, [sp, #8]
 800788e:	1b3a      	subs	r2, r7, r4
 8007890:	3a15      	subs	r2, #21
 8007892:	f022 0203 	bic.w	r2, r2, #3
 8007896:	3204      	adds	r2, #4
 8007898:	f104 0115 	add.w	r1, r4, #21
 800789c:	428f      	cmp	r7, r1
 800789e:	bf38      	it	cc
 80078a0:	2204      	movcc	r2, #4
 80078a2:	9201      	str	r2, [sp, #4]
 80078a4:	9a02      	ldr	r2, [sp, #8]
 80078a6:	9303      	str	r3, [sp, #12]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d80c      	bhi.n	80078c6 <__multiply+0x9e>
 80078ac:	2e00      	cmp	r6, #0
 80078ae:	dd03      	ble.n	80078b8 <__multiply+0x90>
 80078b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d05b      	beq.n	8007970 <__multiply+0x148>
 80078b8:	6106      	str	r6, [r0, #16]
 80078ba:	b005      	add	sp, #20
 80078bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c0:	f843 2b04 	str.w	r2, [r3], #4
 80078c4:	e7d8      	b.n	8007878 <__multiply+0x50>
 80078c6:	f8b3 a000 	ldrh.w	sl, [r3]
 80078ca:	f1ba 0f00 	cmp.w	sl, #0
 80078ce:	d024      	beq.n	800791a <__multiply+0xf2>
 80078d0:	f104 0e14 	add.w	lr, r4, #20
 80078d4:	46a9      	mov	r9, r5
 80078d6:	f04f 0c00 	mov.w	ip, #0
 80078da:	f85e 2b04 	ldr.w	r2, [lr], #4
 80078de:	f8d9 1000 	ldr.w	r1, [r9]
 80078e2:	fa1f fb82 	uxth.w	fp, r2
 80078e6:	b289      	uxth	r1, r1
 80078e8:	fb0a 110b 	mla	r1, sl, fp, r1
 80078ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80078f0:	f8d9 2000 	ldr.w	r2, [r9]
 80078f4:	4461      	add	r1, ip
 80078f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078fa:	fb0a c20b 	mla	r2, sl, fp, ip
 80078fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007902:	b289      	uxth	r1, r1
 8007904:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007908:	4577      	cmp	r7, lr
 800790a:	f849 1b04 	str.w	r1, [r9], #4
 800790e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007912:	d8e2      	bhi.n	80078da <__multiply+0xb2>
 8007914:	9a01      	ldr	r2, [sp, #4]
 8007916:	f845 c002 	str.w	ip, [r5, r2]
 800791a:	9a03      	ldr	r2, [sp, #12]
 800791c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007920:	3304      	adds	r3, #4
 8007922:	f1b9 0f00 	cmp.w	r9, #0
 8007926:	d021      	beq.n	800796c <__multiply+0x144>
 8007928:	6829      	ldr	r1, [r5, #0]
 800792a:	f104 0c14 	add.w	ip, r4, #20
 800792e:	46ae      	mov	lr, r5
 8007930:	f04f 0a00 	mov.w	sl, #0
 8007934:	f8bc b000 	ldrh.w	fp, [ip]
 8007938:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800793c:	fb09 220b 	mla	r2, r9, fp, r2
 8007940:	4452      	add	r2, sl
 8007942:	b289      	uxth	r1, r1
 8007944:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007948:	f84e 1b04 	str.w	r1, [lr], #4
 800794c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007950:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007954:	f8be 1000 	ldrh.w	r1, [lr]
 8007958:	fb09 110a 	mla	r1, r9, sl, r1
 800795c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007960:	4567      	cmp	r7, ip
 8007962:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007966:	d8e5      	bhi.n	8007934 <__multiply+0x10c>
 8007968:	9a01      	ldr	r2, [sp, #4]
 800796a:	50a9      	str	r1, [r5, r2]
 800796c:	3504      	adds	r5, #4
 800796e:	e799      	b.n	80078a4 <__multiply+0x7c>
 8007970:	3e01      	subs	r6, #1
 8007972:	e79b      	b.n	80078ac <__multiply+0x84>
 8007974:	080083c4 	.word	0x080083c4
 8007978:	080083e6 	.word	0x080083e6

0800797c <__pow5mult>:
 800797c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007980:	4615      	mov	r5, r2
 8007982:	f012 0203 	ands.w	r2, r2, #3
 8007986:	4606      	mov	r6, r0
 8007988:	460f      	mov	r7, r1
 800798a:	d007      	beq.n	800799c <__pow5mult+0x20>
 800798c:	4c25      	ldr	r4, [pc, #148]	; (8007a24 <__pow5mult+0xa8>)
 800798e:	3a01      	subs	r2, #1
 8007990:	2300      	movs	r3, #0
 8007992:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007996:	f7ff fe9d 	bl	80076d4 <__multadd>
 800799a:	4607      	mov	r7, r0
 800799c:	10ad      	asrs	r5, r5, #2
 800799e:	d03d      	beq.n	8007a1c <__pow5mult+0xa0>
 80079a0:	69f4      	ldr	r4, [r6, #28]
 80079a2:	b97c      	cbnz	r4, 80079c4 <__pow5mult+0x48>
 80079a4:	2010      	movs	r0, #16
 80079a6:	f7ff fcd1 	bl	800734c <malloc>
 80079aa:	4602      	mov	r2, r0
 80079ac:	61f0      	str	r0, [r6, #28]
 80079ae:	b928      	cbnz	r0, 80079bc <__pow5mult+0x40>
 80079b0:	4b1d      	ldr	r3, [pc, #116]	; (8007a28 <__pow5mult+0xac>)
 80079b2:	481e      	ldr	r0, [pc, #120]	; (8007a2c <__pow5mult+0xb0>)
 80079b4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80079b8:	f000 fb66 	bl	8008088 <__assert_func>
 80079bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079c0:	6004      	str	r4, [r0, #0]
 80079c2:	60c4      	str	r4, [r0, #12]
 80079c4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80079c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079cc:	b94c      	cbnz	r4, 80079e2 <__pow5mult+0x66>
 80079ce:	f240 2171 	movw	r1, #625	; 0x271
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7ff ff12 	bl	80077fc <__i2b>
 80079d8:	2300      	movs	r3, #0
 80079da:	f8c8 0008 	str.w	r0, [r8, #8]
 80079de:	4604      	mov	r4, r0
 80079e0:	6003      	str	r3, [r0, #0]
 80079e2:	f04f 0900 	mov.w	r9, #0
 80079e6:	07eb      	lsls	r3, r5, #31
 80079e8:	d50a      	bpl.n	8007a00 <__pow5mult+0x84>
 80079ea:	4639      	mov	r1, r7
 80079ec:	4622      	mov	r2, r4
 80079ee:	4630      	mov	r0, r6
 80079f0:	f7ff ff1a 	bl	8007828 <__multiply>
 80079f4:	4639      	mov	r1, r7
 80079f6:	4680      	mov	r8, r0
 80079f8:	4630      	mov	r0, r6
 80079fa:	f7ff fe49 	bl	8007690 <_Bfree>
 80079fe:	4647      	mov	r7, r8
 8007a00:	106d      	asrs	r5, r5, #1
 8007a02:	d00b      	beq.n	8007a1c <__pow5mult+0xa0>
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	b938      	cbnz	r0, 8007a18 <__pow5mult+0x9c>
 8007a08:	4622      	mov	r2, r4
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f7ff ff0b 	bl	8007828 <__multiply>
 8007a12:	6020      	str	r0, [r4, #0]
 8007a14:	f8c0 9000 	str.w	r9, [r0]
 8007a18:	4604      	mov	r4, r0
 8007a1a:	e7e4      	b.n	80079e6 <__pow5mult+0x6a>
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a22:	bf00      	nop
 8007a24:	08008530 	.word	0x08008530
 8007a28:	08008355 	.word	0x08008355
 8007a2c:	080083e6 	.word	0x080083e6

08007a30 <__lshift>:
 8007a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a34:	460c      	mov	r4, r1
 8007a36:	6849      	ldr	r1, [r1, #4]
 8007a38:	6923      	ldr	r3, [r4, #16]
 8007a3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a3e:	68a3      	ldr	r3, [r4, #8]
 8007a40:	4607      	mov	r7, r0
 8007a42:	4691      	mov	r9, r2
 8007a44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a48:	f108 0601 	add.w	r6, r8, #1
 8007a4c:	42b3      	cmp	r3, r6
 8007a4e:	db0b      	blt.n	8007a68 <__lshift+0x38>
 8007a50:	4638      	mov	r0, r7
 8007a52:	f7ff fddd 	bl	8007610 <_Balloc>
 8007a56:	4605      	mov	r5, r0
 8007a58:	b948      	cbnz	r0, 8007a6e <__lshift+0x3e>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	4b28      	ldr	r3, [pc, #160]	; (8007b00 <__lshift+0xd0>)
 8007a5e:	4829      	ldr	r0, [pc, #164]	; (8007b04 <__lshift+0xd4>)
 8007a60:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007a64:	f000 fb10 	bl	8008088 <__assert_func>
 8007a68:	3101      	adds	r1, #1
 8007a6a:	005b      	lsls	r3, r3, #1
 8007a6c:	e7ee      	b.n	8007a4c <__lshift+0x1c>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f100 0114 	add.w	r1, r0, #20
 8007a74:	f100 0210 	add.w	r2, r0, #16
 8007a78:	4618      	mov	r0, r3
 8007a7a:	4553      	cmp	r3, sl
 8007a7c:	db33      	blt.n	8007ae6 <__lshift+0xb6>
 8007a7e:	6920      	ldr	r0, [r4, #16]
 8007a80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a84:	f104 0314 	add.w	r3, r4, #20
 8007a88:	f019 091f 	ands.w	r9, r9, #31
 8007a8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a94:	d02b      	beq.n	8007aee <__lshift+0xbe>
 8007a96:	f1c9 0e20 	rsb	lr, r9, #32
 8007a9a:	468a      	mov	sl, r1
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	6818      	ldr	r0, [r3, #0]
 8007aa0:	fa00 f009 	lsl.w	r0, r0, r9
 8007aa4:	4310      	orrs	r0, r2
 8007aa6:	f84a 0b04 	str.w	r0, [sl], #4
 8007aaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aae:	459c      	cmp	ip, r3
 8007ab0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ab4:	d8f3      	bhi.n	8007a9e <__lshift+0x6e>
 8007ab6:	ebac 0304 	sub.w	r3, ip, r4
 8007aba:	3b15      	subs	r3, #21
 8007abc:	f023 0303 	bic.w	r3, r3, #3
 8007ac0:	3304      	adds	r3, #4
 8007ac2:	f104 0015 	add.w	r0, r4, #21
 8007ac6:	4584      	cmp	ip, r0
 8007ac8:	bf38      	it	cc
 8007aca:	2304      	movcc	r3, #4
 8007acc:	50ca      	str	r2, [r1, r3]
 8007ace:	b10a      	cbz	r2, 8007ad4 <__lshift+0xa4>
 8007ad0:	f108 0602 	add.w	r6, r8, #2
 8007ad4:	3e01      	subs	r6, #1
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	612e      	str	r6, [r5, #16]
 8007ada:	4621      	mov	r1, r4
 8007adc:	f7ff fdd8 	bl	8007690 <_Bfree>
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007aea:	3301      	adds	r3, #1
 8007aec:	e7c5      	b.n	8007a7a <__lshift+0x4a>
 8007aee:	3904      	subs	r1, #4
 8007af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007af4:	f841 2f04 	str.w	r2, [r1, #4]!
 8007af8:	459c      	cmp	ip, r3
 8007afa:	d8f9      	bhi.n	8007af0 <__lshift+0xc0>
 8007afc:	e7ea      	b.n	8007ad4 <__lshift+0xa4>
 8007afe:	bf00      	nop
 8007b00:	080083c4 	.word	0x080083c4
 8007b04:	080083e6 	.word	0x080083e6

08007b08 <__mcmp>:
 8007b08:	b530      	push	{r4, r5, lr}
 8007b0a:	6902      	ldr	r2, [r0, #16]
 8007b0c:	690c      	ldr	r4, [r1, #16]
 8007b0e:	1b12      	subs	r2, r2, r4
 8007b10:	d10e      	bne.n	8007b30 <__mcmp+0x28>
 8007b12:	f100 0314 	add.w	r3, r0, #20
 8007b16:	3114      	adds	r1, #20
 8007b18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007b1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007b20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007b24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007b28:	42a5      	cmp	r5, r4
 8007b2a:	d003      	beq.n	8007b34 <__mcmp+0x2c>
 8007b2c:	d305      	bcc.n	8007b3a <__mcmp+0x32>
 8007b2e:	2201      	movs	r2, #1
 8007b30:	4610      	mov	r0, r2
 8007b32:	bd30      	pop	{r4, r5, pc}
 8007b34:	4283      	cmp	r3, r0
 8007b36:	d3f3      	bcc.n	8007b20 <__mcmp+0x18>
 8007b38:	e7fa      	b.n	8007b30 <__mcmp+0x28>
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b3e:	e7f7      	b.n	8007b30 <__mcmp+0x28>

08007b40 <__mdiff>:
 8007b40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b44:	460c      	mov	r4, r1
 8007b46:	4606      	mov	r6, r0
 8007b48:	4611      	mov	r1, r2
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	4690      	mov	r8, r2
 8007b4e:	f7ff ffdb 	bl	8007b08 <__mcmp>
 8007b52:	1e05      	subs	r5, r0, #0
 8007b54:	d110      	bne.n	8007b78 <__mdiff+0x38>
 8007b56:	4629      	mov	r1, r5
 8007b58:	4630      	mov	r0, r6
 8007b5a:	f7ff fd59 	bl	8007610 <_Balloc>
 8007b5e:	b930      	cbnz	r0, 8007b6e <__mdiff+0x2e>
 8007b60:	4b3a      	ldr	r3, [pc, #232]	; (8007c4c <__mdiff+0x10c>)
 8007b62:	4602      	mov	r2, r0
 8007b64:	f240 2137 	movw	r1, #567	; 0x237
 8007b68:	4839      	ldr	r0, [pc, #228]	; (8007c50 <__mdiff+0x110>)
 8007b6a:	f000 fa8d 	bl	8008088 <__assert_func>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b78:	bfa4      	itt	ge
 8007b7a:	4643      	movge	r3, r8
 8007b7c:	46a0      	movge	r8, r4
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b84:	bfa6      	itte	ge
 8007b86:	461c      	movge	r4, r3
 8007b88:	2500      	movge	r5, #0
 8007b8a:	2501      	movlt	r5, #1
 8007b8c:	f7ff fd40 	bl	8007610 <_Balloc>
 8007b90:	b920      	cbnz	r0, 8007b9c <__mdiff+0x5c>
 8007b92:	4b2e      	ldr	r3, [pc, #184]	; (8007c4c <__mdiff+0x10c>)
 8007b94:	4602      	mov	r2, r0
 8007b96:	f240 2145 	movw	r1, #581	; 0x245
 8007b9a:	e7e5      	b.n	8007b68 <__mdiff+0x28>
 8007b9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ba0:	6926      	ldr	r6, [r4, #16]
 8007ba2:	60c5      	str	r5, [r0, #12]
 8007ba4:	f104 0914 	add.w	r9, r4, #20
 8007ba8:	f108 0514 	add.w	r5, r8, #20
 8007bac:	f100 0e14 	add.w	lr, r0, #20
 8007bb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007bb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007bb8:	f108 0210 	add.w	r2, r8, #16
 8007bbc:	46f2      	mov	sl, lr
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	f859 3b04 	ldr.w	r3, [r9], #4
 8007bc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007bc8:	fa11 f88b 	uxtah	r8, r1, fp
 8007bcc:	b299      	uxth	r1, r3
 8007bce:	0c1b      	lsrs	r3, r3, #16
 8007bd0:	eba8 0801 	sub.w	r8, r8, r1
 8007bd4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007bd8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007bdc:	fa1f f888 	uxth.w	r8, r8
 8007be0:	1419      	asrs	r1, r3, #16
 8007be2:	454e      	cmp	r6, r9
 8007be4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007be8:	f84a 3b04 	str.w	r3, [sl], #4
 8007bec:	d8e8      	bhi.n	8007bc0 <__mdiff+0x80>
 8007bee:	1b33      	subs	r3, r6, r4
 8007bf0:	3b15      	subs	r3, #21
 8007bf2:	f023 0303 	bic.w	r3, r3, #3
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	3415      	adds	r4, #21
 8007bfa:	42a6      	cmp	r6, r4
 8007bfc:	bf38      	it	cc
 8007bfe:	2304      	movcc	r3, #4
 8007c00:	441d      	add	r5, r3
 8007c02:	4473      	add	r3, lr
 8007c04:	469e      	mov	lr, r3
 8007c06:	462e      	mov	r6, r5
 8007c08:	4566      	cmp	r6, ip
 8007c0a:	d30e      	bcc.n	8007c2a <__mdiff+0xea>
 8007c0c:	f10c 0203 	add.w	r2, ip, #3
 8007c10:	1b52      	subs	r2, r2, r5
 8007c12:	f022 0203 	bic.w	r2, r2, #3
 8007c16:	3d03      	subs	r5, #3
 8007c18:	45ac      	cmp	ip, r5
 8007c1a:	bf38      	it	cc
 8007c1c:	2200      	movcc	r2, #0
 8007c1e:	4413      	add	r3, r2
 8007c20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007c24:	b17a      	cbz	r2, 8007c46 <__mdiff+0x106>
 8007c26:	6107      	str	r7, [r0, #16]
 8007c28:	e7a4      	b.n	8007b74 <__mdiff+0x34>
 8007c2a:	f856 8b04 	ldr.w	r8, [r6], #4
 8007c2e:	fa11 f288 	uxtah	r2, r1, r8
 8007c32:	1414      	asrs	r4, r2, #16
 8007c34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007c38:	b292      	uxth	r2, r2
 8007c3a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007c3e:	f84e 2b04 	str.w	r2, [lr], #4
 8007c42:	1421      	asrs	r1, r4, #16
 8007c44:	e7e0      	b.n	8007c08 <__mdiff+0xc8>
 8007c46:	3f01      	subs	r7, #1
 8007c48:	e7ea      	b.n	8007c20 <__mdiff+0xe0>
 8007c4a:	bf00      	nop
 8007c4c:	080083c4 	.word	0x080083c4
 8007c50:	080083e6 	.word	0x080083e6

08007c54 <__d2b>:
 8007c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c58:	460f      	mov	r7, r1
 8007c5a:	2101      	movs	r1, #1
 8007c5c:	ec59 8b10 	vmov	r8, r9, d0
 8007c60:	4616      	mov	r6, r2
 8007c62:	f7ff fcd5 	bl	8007610 <_Balloc>
 8007c66:	4604      	mov	r4, r0
 8007c68:	b930      	cbnz	r0, 8007c78 <__d2b+0x24>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	4b24      	ldr	r3, [pc, #144]	; (8007d00 <__d2b+0xac>)
 8007c6e:	4825      	ldr	r0, [pc, #148]	; (8007d04 <__d2b+0xb0>)
 8007c70:	f240 310f 	movw	r1, #783	; 0x30f
 8007c74:	f000 fa08 	bl	8008088 <__assert_func>
 8007c78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c80:	bb2d      	cbnz	r5, 8007cce <__d2b+0x7a>
 8007c82:	9301      	str	r3, [sp, #4]
 8007c84:	f1b8 0300 	subs.w	r3, r8, #0
 8007c88:	d026      	beq.n	8007cd8 <__d2b+0x84>
 8007c8a:	4668      	mov	r0, sp
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	f7ff fd87 	bl	80077a0 <__lo0bits>
 8007c92:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c96:	b1e8      	cbz	r0, 8007cd4 <__d2b+0x80>
 8007c98:	f1c0 0320 	rsb	r3, r0, #32
 8007c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca0:	430b      	orrs	r3, r1
 8007ca2:	40c2      	lsrs	r2, r0
 8007ca4:	6163      	str	r3, [r4, #20]
 8007ca6:	9201      	str	r2, [sp, #4]
 8007ca8:	9b01      	ldr	r3, [sp, #4]
 8007caa:	61a3      	str	r3, [r4, #24]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	bf14      	ite	ne
 8007cb0:	2202      	movne	r2, #2
 8007cb2:	2201      	moveq	r2, #1
 8007cb4:	6122      	str	r2, [r4, #16]
 8007cb6:	b1bd      	cbz	r5, 8007ce8 <__d2b+0x94>
 8007cb8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007cbc:	4405      	add	r5, r0
 8007cbe:	603d      	str	r5, [r7, #0]
 8007cc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007cc4:	6030      	str	r0, [r6, #0]
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	b003      	add	sp, #12
 8007cca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cd2:	e7d6      	b.n	8007c82 <__d2b+0x2e>
 8007cd4:	6161      	str	r1, [r4, #20]
 8007cd6:	e7e7      	b.n	8007ca8 <__d2b+0x54>
 8007cd8:	a801      	add	r0, sp, #4
 8007cda:	f7ff fd61 	bl	80077a0 <__lo0bits>
 8007cde:	9b01      	ldr	r3, [sp, #4]
 8007ce0:	6163      	str	r3, [r4, #20]
 8007ce2:	3020      	adds	r0, #32
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	e7e5      	b.n	8007cb4 <__d2b+0x60>
 8007ce8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007cf0:	6038      	str	r0, [r7, #0]
 8007cf2:	6918      	ldr	r0, [r3, #16]
 8007cf4:	f7ff fd34 	bl	8007760 <__hi0bits>
 8007cf8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007cfc:	e7e2      	b.n	8007cc4 <__d2b+0x70>
 8007cfe:	bf00      	nop
 8007d00:	080083c4 	.word	0x080083c4
 8007d04:	080083e6 	.word	0x080083e6

08007d08 <__sread>:
 8007d08:	b510      	push	{r4, lr}
 8007d0a:	460c      	mov	r4, r1
 8007d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d10:	f000 f978 	bl	8008004 <_read_r>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	bfab      	itete	ge
 8007d18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8007d1c:	181b      	addge	r3, r3, r0
 8007d1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d22:	bfac      	ite	ge
 8007d24:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d26:	81a3      	strhlt	r3, [r4, #12]
 8007d28:	bd10      	pop	{r4, pc}

08007d2a <__swrite>:
 8007d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d2e:	461f      	mov	r7, r3
 8007d30:	898b      	ldrh	r3, [r1, #12]
 8007d32:	05db      	lsls	r3, r3, #23
 8007d34:	4605      	mov	r5, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	4616      	mov	r6, r2
 8007d3a:	d505      	bpl.n	8007d48 <__swrite+0x1e>
 8007d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d40:	2302      	movs	r3, #2
 8007d42:	2200      	movs	r2, #0
 8007d44:	f000 f94c 	bl	8007fe0 <_lseek_r>
 8007d48:	89a3      	ldrh	r3, [r4, #12]
 8007d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d52:	81a3      	strh	r3, [r4, #12]
 8007d54:	4632      	mov	r2, r6
 8007d56:	463b      	mov	r3, r7
 8007d58:	4628      	mov	r0, r5
 8007d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d5e:	f000 b973 	b.w	8008048 <_write_r>

08007d62 <__sseek>:
 8007d62:	b510      	push	{r4, lr}
 8007d64:	460c      	mov	r4, r1
 8007d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d6a:	f000 f939 	bl	8007fe0 <_lseek_r>
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	bf15      	itete	ne
 8007d74:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d7e:	81a3      	strheq	r3, [r4, #12]
 8007d80:	bf18      	it	ne
 8007d82:	81a3      	strhne	r3, [r4, #12]
 8007d84:	bd10      	pop	{r4, pc}

08007d86 <__sclose>:
 8007d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d8a:	f000 b8f7 	b.w	8007f7c <_close_r>

08007d8e <__swbuf_r>:
 8007d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d90:	460e      	mov	r6, r1
 8007d92:	4614      	mov	r4, r2
 8007d94:	4605      	mov	r5, r0
 8007d96:	b118      	cbz	r0, 8007da0 <__swbuf_r+0x12>
 8007d98:	6a03      	ldr	r3, [r0, #32]
 8007d9a:	b90b      	cbnz	r3, 8007da0 <__swbuf_r+0x12>
 8007d9c:	f7fe fa96 	bl	80062cc <__sinit>
 8007da0:	69a3      	ldr	r3, [r4, #24]
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	071a      	lsls	r2, r3, #28
 8007da8:	d525      	bpl.n	8007df6 <__swbuf_r+0x68>
 8007daa:	6923      	ldr	r3, [r4, #16]
 8007dac:	b31b      	cbz	r3, 8007df6 <__swbuf_r+0x68>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	6922      	ldr	r2, [r4, #16]
 8007db2:	1a98      	subs	r0, r3, r2
 8007db4:	6963      	ldr	r3, [r4, #20]
 8007db6:	b2f6      	uxtb	r6, r6
 8007db8:	4283      	cmp	r3, r0
 8007dba:	4637      	mov	r7, r6
 8007dbc:	dc04      	bgt.n	8007dc8 <__swbuf_r+0x3a>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	f7ff fbf1 	bl	80075a8 <_fflush_r>
 8007dc6:	b9e0      	cbnz	r0, 8007e02 <__swbuf_r+0x74>
 8007dc8:	68a3      	ldr	r3, [r4, #8]
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	60a3      	str	r3, [r4, #8]
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	6022      	str	r2, [r4, #0]
 8007dd4:	701e      	strb	r6, [r3, #0]
 8007dd6:	6962      	ldr	r2, [r4, #20]
 8007dd8:	1c43      	adds	r3, r0, #1
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d004      	beq.n	8007de8 <__swbuf_r+0x5a>
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	07db      	lsls	r3, r3, #31
 8007de2:	d506      	bpl.n	8007df2 <__swbuf_r+0x64>
 8007de4:	2e0a      	cmp	r6, #10
 8007de6:	d104      	bne.n	8007df2 <__swbuf_r+0x64>
 8007de8:	4621      	mov	r1, r4
 8007dea:	4628      	mov	r0, r5
 8007dec:	f7ff fbdc 	bl	80075a8 <_fflush_r>
 8007df0:	b938      	cbnz	r0, 8007e02 <__swbuf_r+0x74>
 8007df2:	4638      	mov	r0, r7
 8007df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007df6:	4621      	mov	r1, r4
 8007df8:	4628      	mov	r0, r5
 8007dfa:	f000 f805 	bl	8007e08 <__swsetup_r>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d0d5      	beq.n	8007dae <__swbuf_r+0x20>
 8007e02:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007e06:	e7f4      	b.n	8007df2 <__swbuf_r+0x64>

08007e08 <__swsetup_r>:
 8007e08:	b538      	push	{r3, r4, r5, lr}
 8007e0a:	4b2a      	ldr	r3, [pc, #168]	; (8007eb4 <__swsetup_r+0xac>)
 8007e0c:	4605      	mov	r5, r0
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	460c      	mov	r4, r1
 8007e12:	b118      	cbz	r0, 8007e1c <__swsetup_r+0x14>
 8007e14:	6a03      	ldr	r3, [r0, #32]
 8007e16:	b90b      	cbnz	r3, 8007e1c <__swsetup_r+0x14>
 8007e18:	f7fe fa58 	bl	80062cc <__sinit>
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e22:	0718      	lsls	r0, r3, #28
 8007e24:	d422      	bmi.n	8007e6c <__swsetup_r+0x64>
 8007e26:	06d9      	lsls	r1, r3, #27
 8007e28:	d407      	bmi.n	8007e3a <__swsetup_r+0x32>
 8007e2a:	2309      	movs	r3, #9
 8007e2c:	602b      	str	r3, [r5, #0]
 8007e2e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e32:	81a3      	strh	r3, [r4, #12]
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e38:	e034      	b.n	8007ea4 <__swsetup_r+0x9c>
 8007e3a:	0758      	lsls	r0, r3, #29
 8007e3c:	d512      	bpl.n	8007e64 <__swsetup_r+0x5c>
 8007e3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e40:	b141      	cbz	r1, 8007e54 <__swsetup_r+0x4c>
 8007e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e46:	4299      	cmp	r1, r3
 8007e48:	d002      	beq.n	8007e50 <__swsetup_r+0x48>
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	f000 f950 	bl	80080f0 <_free_r>
 8007e50:	2300      	movs	r3, #0
 8007e52:	6363      	str	r3, [r4, #52]	; 0x34
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e5a:	81a3      	strh	r3, [r4, #12]
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	6063      	str	r3, [r4, #4]
 8007e60:	6923      	ldr	r3, [r4, #16]
 8007e62:	6023      	str	r3, [r4, #0]
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	f043 0308 	orr.w	r3, r3, #8
 8007e6a:	81a3      	strh	r3, [r4, #12]
 8007e6c:	6923      	ldr	r3, [r4, #16]
 8007e6e:	b94b      	cbnz	r3, 8007e84 <__swsetup_r+0x7c>
 8007e70:	89a3      	ldrh	r3, [r4, #12]
 8007e72:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e7a:	d003      	beq.n	8007e84 <__swsetup_r+0x7c>
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f000 f840 	bl	8007f04 <__smakebuf_r>
 8007e84:	89a0      	ldrh	r0, [r4, #12]
 8007e86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e8a:	f010 0301 	ands.w	r3, r0, #1
 8007e8e:	d00a      	beq.n	8007ea6 <__swsetup_r+0x9e>
 8007e90:	2300      	movs	r3, #0
 8007e92:	60a3      	str	r3, [r4, #8]
 8007e94:	6963      	ldr	r3, [r4, #20]
 8007e96:	425b      	negs	r3, r3
 8007e98:	61a3      	str	r3, [r4, #24]
 8007e9a:	6923      	ldr	r3, [r4, #16]
 8007e9c:	b943      	cbnz	r3, 8007eb0 <__swsetup_r+0xa8>
 8007e9e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ea2:	d1c4      	bne.n	8007e2e <__swsetup_r+0x26>
 8007ea4:	bd38      	pop	{r3, r4, r5, pc}
 8007ea6:	0781      	lsls	r1, r0, #30
 8007ea8:	bf58      	it	pl
 8007eaa:	6963      	ldrpl	r3, [r4, #20]
 8007eac:	60a3      	str	r3, [r4, #8]
 8007eae:	e7f4      	b.n	8007e9a <__swsetup_r+0x92>
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	e7f7      	b.n	8007ea4 <__swsetup_r+0x9c>
 8007eb4:	20000064 	.word	0x20000064

08007eb8 <__swhatbuf_r>:
 8007eb8:	b570      	push	{r4, r5, r6, lr}
 8007eba:	460c      	mov	r4, r1
 8007ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec0:	2900      	cmp	r1, #0
 8007ec2:	b096      	sub	sp, #88	; 0x58
 8007ec4:	4615      	mov	r5, r2
 8007ec6:	461e      	mov	r6, r3
 8007ec8:	da0d      	bge.n	8007ee6 <__swhatbuf_r+0x2e>
 8007eca:	89a3      	ldrh	r3, [r4, #12]
 8007ecc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007ed0:	f04f 0100 	mov.w	r1, #0
 8007ed4:	bf0c      	ite	eq
 8007ed6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007eda:	2340      	movne	r3, #64	; 0x40
 8007edc:	2000      	movs	r0, #0
 8007ede:	6031      	str	r1, [r6, #0]
 8007ee0:	602b      	str	r3, [r5, #0]
 8007ee2:	b016      	add	sp, #88	; 0x58
 8007ee4:	bd70      	pop	{r4, r5, r6, pc}
 8007ee6:	466a      	mov	r2, sp
 8007ee8:	f000 f858 	bl	8007f9c <_fstat_r>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	dbec      	blt.n	8007eca <__swhatbuf_r+0x12>
 8007ef0:	9901      	ldr	r1, [sp, #4]
 8007ef2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007ef6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007efa:	4259      	negs	r1, r3
 8007efc:	4159      	adcs	r1, r3
 8007efe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f02:	e7eb      	b.n	8007edc <__swhatbuf_r+0x24>

08007f04 <__smakebuf_r>:
 8007f04:	898b      	ldrh	r3, [r1, #12]
 8007f06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f08:	079d      	lsls	r5, r3, #30
 8007f0a:	4606      	mov	r6, r0
 8007f0c:	460c      	mov	r4, r1
 8007f0e:	d507      	bpl.n	8007f20 <__smakebuf_r+0x1c>
 8007f10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f14:	6023      	str	r3, [r4, #0]
 8007f16:	6123      	str	r3, [r4, #16]
 8007f18:	2301      	movs	r3, #1
 8007f1a:	6163      	str	r3, [r4, #20]
 8007f1c:	b002      	add	sp, #8
 8007f1e:	bd70      	pop	{r4, r5, r6, pc}
 8007f20:	ab01      	add	r3, sp, #4
 8007f22:	466a      	mov	r2, sp
 8007f24:	f7ff ffc8 	bl	8007eb8 <__swhatbuf_r>
 8007f28:	9900      	ldr	r1, [sp, #0]
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	f7ff fa35 	bl	800739c <_malloc_r>
 8007f32:	b948      	cbnz	r0, 8007f48 <__smakebuf_r+0x44>
 8007f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f38:	059a      	lsls	r2, r3, #22
 8007f3a:	d4ef      	bmi.n	8007f1c <__smakebuf_r+0x18>
 8007f3c:	f023 0303 	bic.w	r3, r3, #3
 8007f40:	f043 0302 	orr.w	r3, r3, #2
 8007f44:	81a3      	strh	r3, [r4, #12]
 8007f46:	e7e3      	b.n	8007f10 <__smakebuf_r+0xc>
 8007f48:	89a3      	ldrh	r3, [r4, #12]
 8007f4a:	6020      	str	r0, [r4, #0]
 8007f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f50:	81a3      	strh	r3, [r4, #12]
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	6163      	str	r3, [r4, #20]
 8007f56:	9b01      	ldr	r3, [sp, #4]
 8007f58:	6120      	str	r0, [r4, #16]
 8007f5a:	b15b      	cbz	r3, 8007f74 <__smakebuf_r+0x70>
 8007f5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f60:	4630      	mov	r0, r6
 8007f62:	f000 f82d 	bl	8007fc0 <_isatty_r>
 8007f66:	b128      	cbz	r0, 8007f74 <__smakebuf_r+0x70>
 8007f68:	89a3      	ldrh	r3, [r4, #12]
 8007f6a:	f023 0303 	bic.w	r3, r3, #3
 8007f6e:	f043 0301 	orr.w	r3, r3, #1
 8007f72:	81a3      	strh	r3, [r4, #12]
 8007f74:	89a3      	ldrh	r3, [r4, #12]
 8007f76:	431d      	orrs	r5, r3
 8007f78:	81a5      	strh	r5, [r4, #12]
 8007f7a:	e7cf      	b.n	8007f1c <__smakebuf_r+0x18>

08007f7c <_close_r>:
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4d06      	ldr	r5, [pc, #24]	; (8007f98 <_close_r+0x1c>)
 8007f80:	2300      	movs	r3, #0
 8007f82:	4604      	mov	r4, r0
 8007f84:	4608      	mov	r0, r1
 8007f86:	602b      	str	r3, [r5, #0]
 8007f88:	f7f9 fd85 	bl	8001a96 <_close>
 8007f8c:	1c43      	adds	r3, r0, #1
 8007f8e:	d102      	bne.n	8007f96 <_close_r+0x1a>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	b103      	cbz	r3, 8007f96 <_close_r+0x1a>
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	bd38      	pop	{r3, r4, r5, pc}
 8007f98:	200004f0 	.word	0x200004f0

08007f9c <_fstat_r>:
 8007f9c:	b538      	push	{r3, r4, r5, lr}
 8007f9e:	4d07      	ldr	r5, [pc, #28]	; (8007fbc <_fstat_r+0x20>)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	4611      	mov	r1, r2
 8007fa8:	602b      	str	r3, [r5, #0]
 8007faa:	f7f9 fd80 	bl	8001aae <_fstat>
 8007fae:	1c43      	adds	r3, r0, #1
 8007fb0:	d102      	bne.n	8007fb8 <_fstat_r+0x1c>
 8007fb2:	682b      	ldr	r3, [r5, #0]
 8007fb4:	b103      	cbz	r3, 8007fb8 <_fstat_r+0x1c>
 8007fb6:	6023      	str	r3, [r4, #0]
 8007fb8:	bd38      	pop	{r3, r4, r5, pc}
 8007fba:	bf00      	nop
 8007fbc:	200004f0 	.word	0x200004f0

08007fc0 <_isatty_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4d06      	ldr	r5, [pc, #24]	; (8007fdc <_isatty_r+0x1c>)
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	4608      	mov	r0, r1
 8007fca:	602b      	str	r3, [r5, #0]
 8007fcc:	f7f9 fd7f 	bl	8001ace <_isatty>
 8007fd0:	1c43      	adds	r3, r0, #1
 8007fd2:	d102      	bne.n	8007fda <_isatty_r+0x1a>
 8007fd4:	682b      	ldr	r3, [r5, #0]
 8007fd6:	b103      	cbz	r3, 8007fda <_isatty_r+0x1a>
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
 8007fdc:	200004f0 	.word	0x200004f0

08007fe0 <_lseek_r>:
 8007fe0:	b538      	push	{r3, r4, r5, lr}
 8007fe2:	4d07      	ldr	r5, [pc, #28]	; (8008000 <_lseek_r+0x20>)
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	4608      	mov	r0, r1
 8007fe8:	4611      	mov	r1, r2
 8007fea:	2200      	movs	r2, #0
 8007fec:	602a      	str	r2, [r5, #0]
 8007fee:	461a      	mov	r2, r3
 8007ff0:	f7f9 fd78 	bl	8001ae4 <_lseek>
 8007ff4:	1c43      	adds	r3, r0, #1
 8007ff6:	d102      	bne.n	8007ffe <_lseek_r+0x1e>
 8007ff8:	682b      	ldr	r3, [r5, #0]
 8007ffa:	b103      	cbz	r3, 8007ffe <_lseek_r+0x1e>
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	bd38      	pop	{r3, r4, r5, pc}
 8008000:	200004f0 	.word	0x200004f0

08008004 <_read_r>:
 8008004:	b538      	push	{r3, r4, r5, lr}
 8008006:	4d07      	ldr	r5, [pc, #28]	; (8008024 <_read_r+0x20>)
 8008008:	4604      	mov	r4, r0
 800800a:	4608      	mov	r0, r1
 800800c:	4611      	mov	r1, r2
 800800e:	2200      	movs	r2, #0
 8008010:	602a      	str	r2, [r5, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	f7f9 fd06 	bl	8001a24 <_read>
 8008018:	1c43      	adds	r3, r0, #1
 800801a:	d102      	bne.n	8008022 <_read_r+0x1e>
 800801c:	682b      	ldr	r3, [r5, #0]
 800801e:	b103      	cbz	r3, 8008022 <_read_r+0x1e>
 8008020:	6023      	str	r3, [r4, #0]
 8008022:	bd38      	pop	{r3, r4, r5, pc}
 8008024:	200004f0 	.word	0x200004f0

08008028 <_sbrk_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4d06      	ldr	r5, [pc, #24]	; (8008044 <_sbrk_r+0x1c>)
 800802c:	2300      	movs	r3, #0
 800802e:	4604      	mov	r4, r0
 8008030:	4608      	mov	r0, r1
 8008032:	602b      	str	r3, [r5, #0]
 8008034:	f7f9 fd64 	bl	8001b00 <_sbrk>
 8008038:	1c43      	adds	r3, r0, #1
 800803a:	d102      	bne.n	8008042 <_sbrk_r+0x1a>
 800803c:	682b      	ldr	r3, [r5, #0]
 800803e:	b103      	cbz	r3, 8008042 <_sbrk_r+0x1a>
 8008040:	6023      	str	r3, [r4, #0]
 8008042:	bd38      	pop	{r3, r4, r5, pc}
 8008044:	200004f0 	.word	0x200004f0

08008048 <_write_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	; (8008068 <_write_r+0x20>)
 800804c:	4604      	mov	r4, r0
 800804e:	4608      	mov	r0, r1
 8008050:	4611      	mov	r1, r2
 8008052:	2200      	movs	r2, #0
 8008054:	602a      	str	r2, [r5, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	f7f9 fd01 	bl	8001a5e <_write>
 800805c:	1c43      	adds	r3, r0, #1
 800805e:	d102      	bne.n	8008066 <_write_r+0x1e>
 8008060:	682b      	ldr	r3, [r5, #0]
 8008062:	b103      	cbz	r3, 8008066 <_write_r+0x1e>
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	bd38      	pop	{r3, r4, r5, pc}
 8008068:	200004f0 	.word	0x200004f0

0800806c <memcpy>:
 800806c:	440a      	add	r2, r1
 800806e:	4291      	cmp	r1, r2
 8008070:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008074:	d100      	bne.n	8008078 <memcpy+0xc>
 8008076:	4770      	bx	lr
 8008078:	b510      	push	{r4, lr}
 800807a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800807e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008082:	4291      	cmp	r1, r2
 8008084:	d1f9      	bne.n	800807a <memcpy+0xe>
 8008086:	bd10      	pop	{r4, pc}

08008088 <__assert_func>:
 8008088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800808a:	4614      	mov	r4, r2
 800808c:	461a      	mov	r2, r3
 800808e:	4b09      	ldr	r3, [pc, #36]	; (80080b4 <__assert_func+0x2c>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4605      	mov	r5, r0
 8008094:	68d8      	ldr	r0, [r3, #12]
 8008096:	b14c      	cbz	r4, 80080ac <__assert_func+0x24>
 8008098:	4b07      	ldr	r3, [pc, #28]	; (80080b8 <__assert_func+0x30>)
 800809a:	9100      	str	r1, [sp, #0]
 800809c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080a0:	4906      	ldr	r1, [pc, #24]	; (80080bc <__assert_func+0x34>)
 80080a2:	462b      	mov	r3, r5
 80080a4:	f000 f882 	bl	80081ac <fiprintf>
 80080a8:	f000 f89f 	bl	80081ea <abort>
 80080ac:	4b04      	ldr	r3, [pc, #16]	; (80080c0 <__assert_func+0x38>)
 80080ae:	461c      	mov	r4, r3
 80080b0:	e7f3      	b.n	800809a <__assert_func+0x12>
 80080b2:	bf00      	nop
 80080b4:	20000064 	.word	0x20000064
 80080b8:	08008647 	.word	0x08008647
 80080bc:	08008654 	.word	0x08008654
 80080c0:	08008682 	.word	0x08008682

080080c4 <_calloc_r>:
 80080c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080c6:	fba1 2402 	umull	r2, r4, r1, r2
 80080ca:	b94c      	cbnz	r4, 80080e0 <_calloc_r+0x1c>
 80080cc:	4611      	mov	r1, r2
 80080ce:	9201      	str	r2, [sp, #4]
 80080d0:	f7ff f964 	bl	800739c <_malloc_r>
 80080d4:	9a01      	ldr	r2, [sp, #4]
 80080d6:	4605      	mov	r5, r0
 80080d8:	b930      	cbnz	r0, 80080e8 <_calloc_r+0x24>
 80080da:	4628      	mov	r0, r5
 80080dc:	b003      	add	sp, #12
 80080de:	bd30      	pop	{r4, r5, pc}
 80080e0:	220c      	movs	r2, #12
 80080e2:	6002      	str	r2, [r0, #0]
 80080e4:	2500      	movs	r5, #0
 80080e6:	e7f8      	b.n	80080da <_calloc_r+0x16>
 80080e8:	4621      	mov	r1, r4
 80080ea:	f7fe f937 	bl	800635c <memset>
 80080ee:	e7f4      	b.n	80080da <_calloc_r+0x16>

080080f0 <_free_r>:
 80080f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080f2:	2900      	cmp	r1, #0
 80080f4:	d044      	beq.n	8008180 <_free_r+0x90>
 80080f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080fa:	9001      	str	r0, [sp, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f1a1 0404 	sub.w	r4, r1, #4
 8008102:	bfb8      	it	lt
 8008104:	18e4      	addlt	r4, r4, r3
 8008106:	f7ff fa77 	bl	80075f8 <__malloc_lock>
 800810a:	4a1e      	ldr	r2, [pc, #120]	; (8008184 <_free_r+0x94>)
 800810c:	9801      	ldr	r0, [sp, #4]
 800810e:	6813      	ldr	r3, [r2, #0]
 8008110:	b933      	cbnz	r3, 8008120 <_free_r+0x30>
 8008112:	6063      	str	r3, [r4, #4]
 8008114:	6014      	str	r4, [r2, #0]
 8008116:	b003      	add	sp, #12
 8008118:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800811c:	f7ff ba72 	b.w	8007604 <__malloc_unlock>
 8008120:	42a3      	cmp	r3, r4
 8008122:	d908      	bls.n	8008136 <_free_r+0x46>
 8008124:	6825      	ldr	r5, [r4, #0]
 8008126:	1961      	adds	r1, r4, r5
 8008128:	428b      	cmp	r3, r1
 800812a:	bf01      	itttt	eq
 800812c:	6819      	ldreq	r1, [r3, #0]
 800812e:	685b      	ldreq	r3, [r3, #4]
 8008130:	1949      	addeq	r1, r1, r5
 8008132:	6021      	streq	r1, [r4, #0]
 8008134:	e7ed      	b.n	8008112 <_free_r+0x22>
 8008136:	461a      	mov	r2, r3
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	b10b      	cbz	r3, 8008140 <_free_r+0x50>
 800813c:	42a3      	cmp	r3, r4
 800813e:	d9fa      	bls.n	8008136 <_free_r+0x46>
 8008140:	6811      	ldr	r1, [r2, #0]
 8008142:	1855      	adds	r5, r2, r1
 8008144:	42a5      	cmp	r5, r4
 8008146:	d10b      	bne.n	8008160 <_free_r+0x70>
 8008148:	6824      	ldr	r4, [r4, #0]
 800814a:	4421      	add	r1, r4
 800814c:	1854      	adds	r4, r2, r1
 800814e:	42a3      	cmp	r3, r4
 8008150:	6011      	str	r1, [r2, #0]
 8008152:	d1e0      	bne.n	8008116 <_free_r+0x26>
 8008154:	681c      	ldr	r4, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	6053      	str	r3, [r2, #4]
 800815a:	440c      	add	r4, r1
 800815c:	6014      	str	r4, [r2, #0]
 800815e:	e7da      	b.n	8008116 <_free_r+0x26>
 8008160:	d902      	bls.n	8008168 <_free_r+0x78>
 8008162:	230c      	movs	r3, #12
 8008164:	6003      	str	r3, [r0, #0]
 8008166:	e7d6      	b.n	8008116 <_free_r+0x26>
 8008168:	6825      	ldr	r5, [r4, #0]
 800816a:	1961      	adds	r1, r4, r5
 800816c:	428b      	cmp	r3, r1
 800816e:	bf04      	itt	eq
 8008170:	6819      	ldreq	r1, [r3, #0]
 8008172:	685b      	ldreq	r3, [r3, #4]
 8008174:	6063      	str	r3, [r4, #4]
 8008176:	bf04      	itt	eq
 8008178:	1949      	addeq	r1, r1, r5
 800817a:	6021      	streq	r1, [r4, #0]
 800817c:	6054      	str	r4, [r2, #4]
 800817e:	e7ca      	b.n	8008116 <_free_r+0x26>
 8008180:	b003      	add	sp, #12
 8008182:	bd30      	pop	{r4, r5, pc}
 8008184:	200004e8 	.word	0x200004e8

08008188 <__ascii_mbtowc>:
 8008188:	b082      	sub	sp, #8
 800818a:	b901      	cbnz	r1, 800818e <__ascii_mbtowc+0x6>
 800818c:	a901      	add	r1, sp, #4
 800818e:	b142      	cbz	r2, 80081a2 <__ascii_mbtowc+0x1a>
 8008190:	b14b      	cbz	r3, 80081a6 <__ascii_mbtowc+0x1e>
 8008192:	7813      	ldrb	r3, [r2, #0]
 8008194:	600b      	str	r3, [r1, #0]
 8008196:	7812      	ldrb	r2, [r2, #0]
 8008198:	1e10      	subs	r0, r2, #0
 800819a:	bf18      	it	ne
 800819c:	2001      	movne	r0, #1
 800819e:	b002      	add	sp, #8
 80081a0:	4770      	bx	lr
 80081a2:	4610      	mov	r0, r2
 80081a4:	e7fb      	b.n	800819e <__ascii_mbtowc+0x16>
 80081a6:	f06f 0001 	mvn.w	r0, #1
 80081aa:	e7f8      	b.n	800819e <__ascii_mbtowc+0x16>

080081ac <fiprintf>:
 80081ac:	b40e      	push	{r1, r2, r3}
 80081ae:	b503      	push	{r0, r1, lr}
 80081b0:	4601      	mov	r1, r0
 80081b2:	ab03      	add	r3, sp, #12
 80081b4:	4805      	ldr	r0, [pc, #20]	; (80081cc <fiprintf+0x20>)
 80081b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ba:	6800      	ldr	r0, [r0, #0]
 80081bc:	9301      	str	r3, [sp, #4]
 80081be:	f7fe ffab 	bl	8007118 <_vfiprintf_r>
 80081c2:	b002      	add	sp, #8
 80081c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081c8:	b003      	add	sp, #12
 80081ca:	4770      	bx	lr
 80081cc:	20000064 	.word	0x20000064

080081d0 <__ascii_wctomb>:
 80081d0:	b149      	cbz	r1, 80081e6 <__ascii_wctomb+0x16>
 80081d2:	2aff      	cmp	r2, #255	; 0xff
 80081d4:	bf85      	ittet	hi
 80081d6:	238a      	movhi	r3, #138	; 0x8a
 80081d8:	6003      	strhi	r3, [r0, #0]
 80081da:	700a      	strbls	r2, [r1, #0]
 80081dc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80081e0:	bf98      	it	ls
 80081e2:	2001      	movls	r0, #1
 80081e4:	4770      	bx	lr
 80081e6:	4608      	mov	r0, r1
 80081e8:	4770      	bx	lr

080081ea <abort>:
 80081ea:	b508      	push	{r3, lr}
 80081ec:	2006      	movs	r0, #6
 80081ee:	f000 f82b 	bl	8008248 <raise>
 80081f2:	2001      	movs	r0, #1
 80081f4:	f7f9 fc0c 	bl	8001a10 <_exit>

080081f8 <_raise_r>:
 80081f8:	291f      	cmp	r1, #31
 80081fa:	b538      	push	{r3, r4, r5, lr}
 80081fc:	4604      	mov	r4, r0
 80081fe:	460d      	mov	r5, r1
 8008200:	d904      	bls.n	800820c <_raise_r+0x14>
 8008202:	2316      	movs	r3, #22
 8008204:	6003      	str	r3, [r0, #0]
 8008206:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800820e:	b112      	cbz	r2, 8008216 <_raise_r+0x1e>
 8008210:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008214:	b94b      	cbnz	r3, 800822a <_raise_r+0x32>
 8008216:	4620      	mov	r0, r4
 8008218:	f000 f830 	bl	800827c <_getpid_r>
 800821c:	462a      	mov	r2, r5
 800821e:	4601      	mov	r1, r0
 8008220:	4620      	mov	r0, r4
 8008222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008226:	f000 b817 	b.w	8008258 <_kill_r>
 800822a:	2b01      	cmp	r3, #1
 800822c:	d00a      	beq.n	8008244 <_raise_r+0x4c>
 800822e:	1c59      	adds	r1, r3, #1
 8008230:	d103      	bne.n	800823a <_raise_r+0x42>
 8008232:	2316      	movs	r3, #22
 8008234:	6003      	str	r3, [r0, #0]
 8008236:	2001      	movs	r0, #1
 8008238:	e7e7      	b.n	800820a <_raise_r+0x12>
 800823a:	2400      	movs	r4, #0
 800823c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008240:	4628      	mov	r0, r5
 8008242:	4798      	blx	r3
 8008244:	2000      	movs	r0, #0
 8008246:	e7e0      	b.n	800820a <_raise_r+0x12>

08008248 <raise>:
 8008248:	4b02      	ldr	r3, [pc, #8]	; (8008254 <raise+0xc>)
 800824a:	4601      	mov	r1, r0
 800824c:	6818      	ldr	r0, [r3, #0]
 800824e:	f7ff bfd3 	b.w	80081f8 <_raise_r>
 8008252:	bf00      	nop
 8008254:	20000064 	.word	0x20000064

08008258 <_kill_r>:
 8008258:	b538      	push	{r3, r4, r5, lr}
 800825a:	4d07      	ldr	r5, [pc, #28]	; (8008278 <_kill_r+0x20>)
 800825c:	2300      	movs	r3, #0
 800825e:	4604      	mov	r4, r0
 8008260:	4608      	mov	r0, r1
 8008262:	4611      	mov	r1, r2
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	f7f9 fbc3 	bl	80019f0 <_kill>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	d102      	bne.n	8008274 <_kill_r+0x1c>
 800826e:	682b      	ldr	r3, [r5, #0]
 8008270:	b103      	cbz	r3, 8008274 <_kill_r+0x1c>
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	bd38      	pop	{r3, r4, r5, pc}
 8008276:	bf00      	nop
 8008278:	200004f0 	.word	0x200004f0

0800827c <_getpid_r>:
 800827c:	f7f9 bbb0 	b.w	80019e0 <_getpid>

08008280 <_init>:
 8008280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008282:	bf00      	nop
 8008284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008286:	bc08      	pop	{r3}
 8008288:	469e      	mov	lr, r3
 800828a:	4770      	bx	lr

0800828c <_fini>:
 800828c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828e:	bf00      	nop
 8008290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008292:	bc08      	pop	{r3}
 8008294:	469e      	mov	lr, r3
 8008296:	4770      	bx	lr
