
*** Running vivado
    with args -log servus.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source servus.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Sep 27 17:52:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source servus.tcl -notrace
Command: link_design -top servus -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.559 ; gain = 0.000 ; free physical = 26505 ; free virtual = 35760
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
Finished Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.250 ; gain = 0.000 ; free physical = 26054 ; free virtual = 35321
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.250 ; gain = 1639.637 ; free physical = 26054 ; free virtual = 35321
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3113.906 ; gain = 104.656 ; free physical = 26011 ; free virtual = 35279

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1748d91b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3452.891 ; gain = 338.984 ; free physical = 25764 ; free virtual = 35033

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Phase 1 Initialization | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Phase 2 Timer Update And Timing Data Collection | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Retarget | Checksum: 1748d91b2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Constant propagation | Checksum: 1748d91b2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 161559c70

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Sweep | Checksum: 161559c70
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
BUFG optimization | Checksum: 161559c70
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Shift Register Optimization | Checksum: 161559c70
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Post Processing Netlist | Checksum: 161559c70
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Phase 9 Finalization | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34553
Ending Power Optimization Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4041.680 ; gain = 278.953 ; free physical = 25278 ; free virtual = 34554

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554
Ending Netlist Obfuscation Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file servus_drc_opted.rpt -pb servus_drc_opted.pb -rpx servus_drc_opted.rpx
Command: report_drc -file servus_drc_opted.rpt -pb servus_drc_opted.pb -rpx servus_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jwoolston/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34541
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34541
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34543
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34543
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14055ea3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc24cc77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4505.801 ; gain = 464.121 ; free physical = 24562 ; free virtual = 33978

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33978

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33978
Phase 1 Placer Initialization | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33979

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 26d5d7440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24550 ; free virtual = 33970

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 26d5d7440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24551 ; free virtual = 33973

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 26d5d7440

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4858.801 ; gain = 817.121 ; free physical = 23710 ; free virtual = 33560

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560
Phase 2.1.1 Partition Driven Placement | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560
Phase 2.1 Floorplanning | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19f519e29

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23614 ; free virtual = 33465

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23614 ; free virtual = 33466

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2860daecc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23614 ; free virtual = 33466
Phase 2.4 Global Placement Core | Checksum: 1fbf2f441

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23612 ; free virtual = 33464
Phase 2 Global Placement | Checksum: 1fbf2f441

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23612 ; free virtual = 33464

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ed65542

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23610 ; free virtual = 33463

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2da2f0e97

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23610 ; free virtual = 33462

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2e00ed124

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 270e29892

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3.3.2 Slice Area Swap | Checksum: 270e29892

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3.3 Small Shape DP | Checksum: 338e1e23e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2a3fe60ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2cf2fe8ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3 Detail Placement | Checksum: 2cf2fe8ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21604f036

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=59.931 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 136abc329

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23602 ; free virtual = 33455
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 255cfd5f2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23602 ; free virtual = 33455
Phase 4.1.1.1 BUFG Insertion | Checksum: 21604f036

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=59.931. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 263edd626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455
Phase 4.1 Post Commit Optimization | Checksum: 263edd626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23538 ; free virtual = 33391

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Phase 4.3 Placer Reporting | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23538 ; free virtual = 33391

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5c47824

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Ending Placer Task | Checksum: 131e3caf5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
73 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file servus_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33382
INFO: [Vivado 12-24828] Executing command : report_utilization -file servus_utilization_placed.rpt -pb servus_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file servus_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33383
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33383
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33383
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33383
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23532 ; free virtual = 33386
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23532 ; free virtual = 33386
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33386
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33386
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 59.933 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33385
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33385
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23527 ; free virtual = 33385
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23527 ; free virtual = 33385
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 689c6c86 ConstDB: 0 ShapeSum: 3ffa725e RouteDB: 894cec11
Nodegraph reading from file.  Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23504 ; free virtual = 33366
Post Restoration Checksum: NetGraph: 614d610c | NumContArr: 53e392b4 | Constraints: 2bb57a6b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23503 ; free virtual = 33367

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23502 ; free virtual = 33367

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23502 ; free virtual = 33367

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18f22260a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23487 ; free virtual = 33352

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d039d49b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23487 ; free virtual = 33352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=60.047 | TNS=0.000  | WHS=-0.014 | THS=-0.025 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 441
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 347
  Number of Partially Routed Nets     = 94
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13dd2a7fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13dd2a7fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2be8652e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351
Phase 4 Initial Routing | Checksum: 2c08e9b0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1bd48eca2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 26cbc170a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 5 Rip-up And Reroute | Checksum: 26cbc170a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 6 Delay and Skew Optimization | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 7 Post Hold Fix | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0195496 %
  Global Horizontal Routing Utilization  = 0.019782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350
Total Elapsed time in route_design: 4.23 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: d7c839c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d7c839c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file servus_drc_routed.rpt -pb servus_drc_routed.pb -rpx servus_drc_routed.rpx
Command: report_drc -file servus_drc_routed.rpt -pb servus_drc_routed.pb -rpx servus_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file servus_methodology_drc_routed.rpt -pb servus_methodology_drc_routed.pb -rpx servus_methodology_drc_routed.rpx
Command: report_methodology -file servus_methodology_drc_routed.rpt -pb servus_methodology_drc_routed.pb -rpx servus_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file servus_timing_summary_routed.rpt -pb servus_timing_summary_routed.pb -rpx servus_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file servus_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file servus_route_status.rpt -pb servus_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file servus_bus_skew_routed.rpt -pb servus_bus_skew_routed.pb -rpx servus_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file servus_power_routed.rpt -pb servus_power_summary_routed.pb -rpx servus_power_routed.rpx
Command: report_power -file servus_power_routed.rpt -pb servus_power_summary_routed.pb -rpx servus_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file servus_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23459 ; free virtual = 33327
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23459 ; free virtual = 33327
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23456 ; free virtual = 33327
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23456 ; free virtual = 33327
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_routed.dcp' has been generated.
Command: write_bitstream -force servus.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./servus.bit...
Writing bitstream ./servus.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23389 ; free virtual = 33298
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 17:53:42 2024...
