{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 23:55:47 2022 " "Info: Processing started: Fri Dec 16 23:55:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectv2 -c projectv2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectv2 -c projectv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "projectv2.v 1 1 " "Warning: Using design file projectv2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 projectv2 " "Info: Found entity 1: projectv2" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectv2 " "Info: Elaborating entity \"projectv2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_current_state projectv2.v(84) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(84): variable \"sub_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(88) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(88): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(88) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(88): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(94) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(94): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(94) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(94): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp projectv2.v(94) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(94): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(100) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(100): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(100) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(100): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp2 projectv2.v(100) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(100): variable \"tmp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(106) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(106): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(106) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(106): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp3 projectv2.v(106) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(106): variable \"tmp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(109) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(109): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(110) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(110): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projectv2.v(84) " "Warning (10270): Verilog HDL Case Statement warning at projectv2.v(84): incomplete case statement has no default case item" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectv2.v(84) " "Info (10264): Verilog HDL Case Statement information at projectv2.v(84): all case item expressions in this case statement are onehot" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nand_current_state projectv2.v(114) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(114): variable \"nand_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(118) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(118): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(118) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(118): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(123) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(123): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(123) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(123): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(128) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(128): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(128) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(128): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(133) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(133): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(133) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(133): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(135) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(135): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(136) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(136): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projectv2.v(114) " "Warning (10270): Verilog HDL Case Statement warning at projectv2.v(114): incomplete case statement has no default case item" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectv2.v(114) " "Info (10264): Verilog HDL Case Statement information at projectv2.v(114): all case item expressions in this case statement are onehot" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_current_state projectv2.v(141) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(141): variable \"add_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(145) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(145): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(145) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(145): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(151) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(151): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(151) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(151): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(157) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(157): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(157) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(157): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(163) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(163): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(163) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(163): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(166) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(166): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(167) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(167): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projectv2.v(141) " "Warning (10270): Verilog HDL Case Statement warning at projectv2.v(141): incomplete case statement has no default case item" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 141 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectv2.v(141) " "Info (10264): Verilog HDL Case Statement information at projectv2.v(141): all case item expressions in this case statement are onehot" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_or_current_state projectv2.v(172) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(172): variable \"x_or_current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(176) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(176): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(176) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(176): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(181) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(181): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(181) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(181): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(186) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(186): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(186) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(186): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A projectv2.v(191) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(191): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B projectv2.v(191) " "Warning (10235): Verilog HDL Always Construct warning at projectv2.v(191): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(193) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(193): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectv2.v(194) " "Warning (10230): Verilog HDL assignment warning at projectv2.v(194): truncated value with size 32 to match size of target (1)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projectv2.v(172) " "Warning (10270): Verilog HDL Case Statement warning at projectv2.v(172): incomplete case statement has no default case item" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectv2.v(172) " "Info (10264): Verilog HDL Case Statement information at projectv2.v(172): all case item expressions in this case statement are onehot" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"Carry\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp2 projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"tmp2\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp3 projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"tmp3\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp4 projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"tmp4\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sign projectv2.v(81) " "Warning (10240): Verilog HDL Always Construct warning at projectv2.v(81): inferring latch(es) for variable \"Sign\", which holds its previous value in one or more paths through the always construct" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign projectv2.v(171) " "Info (10041): Inferred latch for \"Sign\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero projectv2.v(171) " "Info (10041): Inferred latch for \"Zero\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry projectv2.v(171) " "Info (10041): Inferred latch for \"Carry\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] projectv2.v(171) " "Info (10041): Inferred latch for \"C\[0\]\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] projectv2.v(171) " "Info (10041): Inferred latch for \"C\[1\]\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] projectv2.v(171) " "Info (10041): Inferred latch for \"C\[2\]\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] projectv2.v(171) " "Info (10041): Inferred latch for \"C\[3\]\" at projectv2.v(171)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp3\[0\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp3\[0\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp3\[1\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp3\[1\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp2\[0\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp2\[0\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp2\[1\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp2\[1\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp\[0\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] projectv2.v(140) " "Info (10041): Inferred latch for \"tmp\[1\]\" at projectv2.v(140)" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Sign\$latch C\[3\]\$latch " "Info: Duplicate LATCH primitive \"Sign\$latch\" merged with LATCH primitive \"C\[3\]\$latch\"" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[0\]\$latch " "Warning: Latch C\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA nand_current_state.nand2_S1 " "Warning: Ports D and ENA on the latch are fed by the same signal nand_current_state.nand2_S1" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[1\]\$latch " "Warning: Latch C\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[2\]\$latch " "Warning: Latch C\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "C\[3\]\$latch " "Warning: Latch C\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Carry\$latch " "Warning: Latch Carry\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Warning: Latch Zero\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_x_or " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_x_or" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tmp\[1\] " "Warning: Latch tmp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA add_current_state.add2_S1 " "Warning: Ports D and ENA on the latch are fed by the same signal add_current_state.add2_S1" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tmp2\[0\] " "Warning: Latch tmp2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_add " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_add" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tmp2\[1\] " "Warning: Latch tmp2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_add " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_add" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tmp3\[0\] " "Warning: Latch tmp3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_add " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_add" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "tmp3\[1\] " "Warning: Latch tmp3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.do_add " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.do_add" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_next_state~15 " "Info: Register \"x_or_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_next_state~16 " "Info: Register \"x_or_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_current_state~15 " "Info: Register \"x_or_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_or_current_state~16 " "Info: Register \"x_or_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_next_state~15 " "Info: Register \"add_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_next_state~16 " "Info: Register \"add_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_current_state~15 " "Info: Register \"add_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "add_current_state~16 " "Info: Register \"add_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nand_next_state~15 " "Info: Register \"nand_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nand_next_state~16 " "Info: Register \"nand_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nand_current_state~15 " "Info: Register \"nand_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nand_current_state~16 " "Info: Register \"nand_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_next_state~15 " "Info: Register \"sub_next_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_next_state~16 " "Info: Register \"sub_next_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_current_state~15 " "Info: Register \"sub_current_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sub_current_state~16 " "Info: Register \"sub_current_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~42 " "Info: Register \"current_state~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "current_state~43 " "Info: Register \"current_state~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Info: Implemented 138 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 23:55:47 2022 " "Info: Processing ended: Fri Dec 16 23:55:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
