library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use STD.textio.all;
use ieee.std_logic_textio.all;

entity STATE_MANAGER is
port (
CLK : in std_logic := '0'
);

end entity;

architecture arc on STATE_MANAGER is
type state is (readout, writeout);

begin


end architecture;