$date
	Sun Sep 24 20:21:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter07_testbench $end
$var wire 1 ! Q $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module dut $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 1 ! Q $end
$var reg 3 $ counter07 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
x!
$end
#5000
0!
b0 $
1"
1#
#10000
0#
#15000
b1 $
1#
0"
#20000
0#
#25000
b10 $
1#
#30000
0#
#35000
b11 $
1#
#40000
0#
#45000
b100 $
1!
1#
#50000
0#
#55000
b101 $
1#
#60000
0#
#65000
b110 $
1#
#70000
0#
#75000
b111 $
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
0!
b0 $
1#
1"
#120000
0#
0"
#125000
b1 $
1#
#130000
0#
#135000
b10 $
1#
#140000
0#
#145000
b11 $
1#
#150000
0#
#155000
b100 $
1!
1#
#160000
0#
