Protel Design System Design Rule Check
PCB File : C:\Users\Namratha Sanjay\Desktop\AS_node_pcb_version2.PcbDoc
Date     : 31-01-2020
Time     : 16:34:17

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Pad R38-2(13.4mm,81.3mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Pad Z10-2(56.1mm,92.25mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Pad R17-2(23.6mm,95.85mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Pad U2-8(16.212mm,89.445mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C10-2(7.3mm,65.016mm) on Top Layer And Pad C7-2(17mm,64.416mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C12-2(79.5mm,97.2mm) on Top Layer [Unplated] And Pad U4-2(83.325mm,92.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C13-2(109.3mm,87.7mm) on Top Layer [Unplated] And Pad R15-2(109.3mm,92.85mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C14-2(32.4mm,95.79mm) on Top Layer [Unplated] And Pad P1-27(42.94mm,79.92mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U6-2(29.075mm,96.4mm) on Top Layer And Pad C14-2(32.4mm,95.79mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C15-2(11.8mm,76.4mm) on Top Layer [Unplated] And Pad U7-2(16.225mm,75.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C17-2(17mm,31.59mm) on Bottom Layer [Unplated] And Pad C16-2(17.5mm,40.6mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R25-2(15mm,40.7mm) on Bottom Layer [Unplated] And Pad C16-2(17.5mm,40.6mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R26-2(14.3mm,31.15mm) on Bottom Layer [Unplated] And Pad C17-2(17mm,31.59mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C18-2(16.9mm,68.78mm) on Bottom Layer [Unplated] And Pad C19-2(17mm,55.68mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C18-2(16.9mm,68.78mm) on Bottom Layer [Unplated] And Pad R3-1(23.2mm,64.068mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R31-2(13.2mm,68.15mm) on Bottom Layer [Unplated] And Pad C18-2(16.9mm,68.78mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R32-2(13.4mm,54.9mm) on Bottom Layer [Unplated] And Pad C19-2(17mm,55.68mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C20-2(102.6mm,89.78mm) on Bottom Layer [Unplated] And Pad C23-2(102.9mm,76.88mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R37-2(99.2mm,89.1mm) on Bottom Layer [Unplated] And Pad C20-2(102.6mm,89.78mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R38-2(13.4mm,81.3mm) on Bottom Layer [Unplated] And Pad C21-2(16.9mm,82.18mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-47(110.75mm,17mm) on Multi-Layer And Pad C2-2(112.616mm,37.1mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C2-2(112.616mm,37.1mm) on Bottom Layer And Track (117.284mm,45.346mm)(117.284mm,45.6mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C23-2(102.9mm,76.88mm) on Bottom Layer [Unplated] And Pad COUT-2(112.132mm,78.9mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R46-2(99.8mm,76mm) on Bottom Layer [Unplated] And Pad C23-2(102.9mm,76.88mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R51-2(99.5mm,67.35mm) on Bottom Layer [Unplated] And Pad C24-2(103.6mm,68.29mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R53-2(61.4mm,93.15mm) on Bottom Layer [Unplated] And Pad C25-2(66.5mm,93.6mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad C25-2(66.5mm,93.6mm) on Bottom Layer [Unplated] And Pad Z5-2(94.9mm,87.2mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C3-1(81.4mm,43.416mm) on Top Layer And Pad ICCAN1-3(88.275mm,44.47mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P2-2(72.912mm,46.9mm) on Multi-Layer And Pad C3-2(81.4mm,41.384mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C3-2(81.4mm,41.384mm) on Top Layer And Track (88.7mm,41.93mm)(90.6mm,43.83mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C4-2(101.6mm,38.7mm) on Top Layer And Pad C6-2(107.4mm,42.668mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Track (88.7mm,41.93mm)(90.6mm,43.83mm) on Top Layer And Pad C4-2(101.6mm,38.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad C5-1(107.3mm,48.884mm) on Top Layer And Pad C6-2(107.4mm,42.668mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U7-2(16.225mm,75.4mm) on Top Layer And Pad C7-2(17mm,64.416mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U8-15(16.075mm,48.175mm) on Top Layer And Pad C7-2(17mm,64.416mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad UReg2-4(117.1mm,56.85mm) on Bottom Layer [Unplated] And Pad CIN-2(122.216mm,63.7mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad COUT-2(112.132mm,78.9mm) on Bottom Layer And Track (117.132mm,78.9mm)(117.513mm,79.281mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad ICCAN1-3(88.275mm,44.47mm) on Top Layer [Unplated] And Pad ICCAN1-14(93.725mm,47.01mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad ICCAN1-2(88.275mm,45.74mm) on Top Layer [Unplated] And Pad U1-8(88.488mm,55.155mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad LED1-1(116.7mm,64.775mm) on Bottom Layer [Unplated] And Pad UReg2-1(119.4mm,50.55mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P1-2(40.4mm,46.9mm) on Multi-Layer And Pad P1-5(42.94mm,51.98mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U8-15(16.075mm,48.175mm) on Top Layer And Pad P1-2(40.4mm,46.9mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P1-5(42.94mm,51.98mm) on Multi-Layer And Pad P2-4(72.912mm,49.44mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net EBS_OK Between Pad P2-15(75.452mm,64.68mm) on Multi-Layer And Pad P3-56(100.25mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P2-2(72.912mm,46.9mm) on Multi-Layer And Pad P2-4(72.912mm,49.44mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P2-2(72.912mm,46.9mm) on Multi-Layer And Pad P3-7(73.75mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-3(61.75mm,19.5mm) on Multi-Layer And Pad P3-12(63.25mm,17mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-15(72.25mm,17mm) on Multi-Layer And Pad P3-24(75.25mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-6(70.75mm,19.5mm) on Multi-Layer And Pad P3-15(72.25mm,17mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P3-18(57.25mm,14mm) on Multi-Layer And Pad P3-21(66.25mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad P3-21(66.25mm,14mm) on Multi-Layer And Pad P3-7(73.75mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad P3-22(69.25mm,14mm) on Multi-Layer And Pad P3-25(78.25mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad P3-22(69.25mm,14mm) on Multi-Layer And Pad P3-31(70.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ASSI_R_LED_OUT Between Pad P3-23(72.25mm,14mm) on Multi-Layer And Pad RAR-2(106.932mm,82.3mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-32(73.75mm,11.5mm) on Multi-Layer And Pad P3-24(75.25mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-24(75.25mm,14mm) on Multi-Layer And Pad P3-42(95.75mm,17mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad P3-25(78.25mm,14mm) on Multi-Layer And Pad U4-5(85.875mm,93.35mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-27(58.75mm,11.5mm) on Multi-Layer And Pad P3-30(67.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-3(61.75mm,19.5mm) on Multi-Layer And Pad P3-6(70.75mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-30(67.75mm,11.5mm) on Multi-Layer And Pad P3-32(73.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 12V_LVMS Between Pad P3-33(76.75mm,11.5mm) on Multi-Layer And Pad P3-34(79.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-36(97.25mm,19.5mm) on Multi-Layer And Pad P3-39(106.25mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-42(95.75mm,17mm) on Multi-Layer And Pad P3-36(97.25mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-45(104.75mm,17mm) on Multi-Layer And Pad P3-39(106.25mm,19.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-42(95.75mm,17mm) on Multi-Layer And Pad P3-49(98.75mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad P3-45(104.75mm,17mm) on Multi-Layer And Pad P3-47(110.75mm,17mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Pressure_Regulator_AIN Between Pad R52-1(50.1mm,92.8mm) on Bottom Layer [Unplated] And Pad P3-46(107.75mm,17mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Q2_Service_Brake_OUT Between Pad R7-2(3.484mm,84.4mm) on Top Layer And Pad P3-50(101.75mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Q6_Redundancy_OUT Between Pad R6-2(3.484mm,80.7mm) on Top Layer And Pad P3-51(104.75mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ASMS_ON_IN Between Track (88.6mm,63.775mm)(89.7mm,62.675mm) on Bottom Layer And Pad P3-52(107.75mm,14mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U5-2(102.8mm,91.825mm) on Top Layer And Pad R15-2(109.3mm,92.85mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad R17-2(23.6mm,95.85mm) on Top Layer And Pad U6-2(29.075mm,96.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad R22-2(84.8mm,86.2mm) on Top Layer And Pad U3-8(87.576mm,73.55mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U4-2(83.325mm,92.4mm) on Top Layer And Pad R22-2(84.8mm,86.2mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z1-2(9.8mm,40.85mm) on Bottom Layer [Unplated] And Pad R25-2(15mm,40.7mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z2-2(9.8mm,29.75mm) on Bottom Layer [Unplated] And Pad R26-2(14.3mm,31.15mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R31-2(13.2mm,68.15mm) on Bottom Layer [Unplated] And Pad R38-2(13.4mm,81.3mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z3-2(9.5mm,66.4mm) on Bottom Layer [Unplated] And Pad R31-2(13.2mm,68.15mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z4-2(9.6mm,53.1mm) on Bottom Layer [Unplated] And Pad R32-2(13.4mm,54.9mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z5-2(94.9mm,87.2mm) on Bottom Layer [Unplated] And Pad R37-2(99.2mm,89.1mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z6-2(9.2mm,79.7mm) on Bottom Layer [Unplated] And Pad R38-2(13.4mm,81.3mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad R4-1(82.1mm,53.284mm) on Top Layer And Pad Z9-2(95.4mm,65.55mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Track (75.452mm,49.44mm)(75.492mm,49.4mm) on Top Layer And Pad R4-1(82.1mm,53.284mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad R41-2(88.4mm,84.7mm) on Bottom Layer [Unplated] And Pad R47-2(88.6mm,68mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad R41-2(88.4mm,84.7mm) on Bottom Layer [Unplated] And Track (88.1mm,96.8mm)(88.548mm,96.352mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z8-2(95.4mm,74.2mm) on Bottom Layer [Unplated] And Pad R46-2(99.8mm,76mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U7-2(16.225mm,75.4mm) on Top Layer And Pad R50-2(23.1mm,70.65mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z9-2(95.4mm,65.55mm) on Bottom Layer [Unplated] And Pad R51-2(99.5mm,67.35mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z10-2(56.1mm,92.25mm) on Bottom Layer [Unplated] And Pad R53-2(61.4mm,93.15mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U1-8(88.488mm,55.155mm) on Top Layer [Unplated] And Pad RCOM1-2(89.784mm,69mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U3-8(87.576mm,73.55mm) on Top Layer [Unplated] And Pad RCOM1-2(89.784mm,69mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U2-8(16.212mm,89.445mm) on Top Layer [Unplated] And Pad U7-2(16.225mm,75.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad U2-9(10.788mm,89.445mm) on Top Layer [Unplated] And Pad U6-5(26.525mm,95.45mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad U2-9(10.788mm,89.445mm) on Top Layer [Unplated] And Pad U7-5(18.775mm,76.35mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DGND Between Pad U4-2(83.325mm,92.4mm) on Top Layer And Pad U5-2(102.8mm,91.825mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad U4-5(85.875mm,93.35mm) on Top Layer And Pad U5-5(101.85mm,94.375mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_IN Between Pad U6-5(26.525mm,95.45mm) on Top Layer And Pad U4-5(85.875mm,93.35mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Motor_Dir_OUT Between Pad U7-1(16.225mm,76.35mm) on Top Layer And Via (26.3mm,76.2mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Track (117.513mm,79.281mm)(117.513mm,84.705mm) on Bottom Layer And Pad UReg1-8(117.778mm,92.6mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad UReg2-2(117.1mm,50.55mm) on Bottom Layer [Unplated] And Pad UReg2-4(117.1mm,56.85mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z4-2(9.6mm,53.1mm) on Bottom Layer [Unplated] And Pad Z1-2(9.8mm,40.85mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Pad Z9-2(95.4mm,65.55mm) on Bottom Layer [Unplated] And Pad Z8-2(95.4mm,74.2mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 24V_ASMS_GND Between Track (117.132mm,74.384mm)(117.216mm,74.3mm) on Bottom Layer And Track (122.132mm,67.9mm)(122.132mm,68.154mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 24V_LVMS_IN Between Via (98.2mm,56.4mm) from Top Layer to Bottom Layer And Track (120.184mm,63.954mm)(121.15mm,64.92mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net Q1_Pressure_Regulator_OUT Between Track (85.7mm,67.4mm)(90.102mm,71.802mm) on Top Layer And Track (90.246mm,23.404mm)(91.921mm,25.079mm) on Top Layer 
Rule Violations :105

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad P3-MH1(48.5mm,5mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad P3-MH2(87mm,5mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad P3-MH3(119.5mm,5mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad P4-MH1(4mm,5mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad P4-MH2(36.5mm,5mm) on Multi-Layer Actual Hole Size = 3.4mm
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-1(17.5mm,41.62mm) on Bottom Layer And Pad C16-2(17.5mm,40.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C17-1(17mm,32.61mm) on Bottom Layer And Pad C17-2(17mm,31.59mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C18-1(16.9mm,69.8mm) on Bottom Layer And Pad C18-2(16.9mm,68.78mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C19-1(17mm,56.7mm) on Bottom Layer And Pad C19-2(17mm,55.68mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C20-1(102.6mm,90.8mm) on Bottom Layer And Pad C20-2(102.6mm,89.78mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C21-1(16.9mm,83.2mm) on Bottom Layer And Pad C21-2(16.9mm,82.18mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C23-1(102.9mm,77.9mm) on Bottom Layer And Pad C23-2(102.9mm,76.88mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C24-1(103.6mm,69.31mm) on Bottom Layer And Pad C24-2(103.6mm,68.29mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C25-1(66.5mm,94.62mm) on Bottom Layer And Pad C25-2(66.5mm,93.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad R22-1(84.8mm,87.7mm) on Top Layer And Via (83.2mm,86.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad R22-2(84.8mm,86.2mm) on Top Layer And Via (83.2mm,86.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Pad R25-1(15mm,42.4mm) on Bottom Layer And Via (13.6mm,42.1mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad R4-1(82.1mm,53.284mm) on Top Layer And Via (80.3mm,53.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-1(83.325mm,93.35mm) on Top Layer And Pad U4-2(83.325mm,92.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-2(83.325mm,92.4mm) on Top Layer And Pad U4-3(83.325mm,91.45mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-1(101.85mm,91.825mm) on Top Layer And Pad U5-2(102.8mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-2(102.8mm,91.825mm) on Top Layer And Pad U5-3(103.75mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U6-1(29.075mm,95.45mm) on Top Layer And Pad U6-2(29.075mm,96.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U6-2(29.075mm,96.4mm) on Top Layer And Pad U6-3(29.075mm,97.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U7-1(16.225mm,76.35mm) on Top Layer And Pad U7-2(16.225mm,75.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U7-2(16.225mm,75.4mm) on Top Layer And Pad U7-3(16.225mm,74.45mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-1(121.588mm,84.97mm) on Bottom Layer And Pad UReg1-2(120.318mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-2(120.318mm,84.97mm) on Bottom Layer And Pad UReg1-3(119.048mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-3(119.048mm,84.97mm) on Bottom Layer And Pad UReg1-4(117.778mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-4(117.778mm,84.97mm) on Bottom Layer And Pad UReg1-5(116.508mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-5(116.508mm,84.97mm) on Bottom Layer And Pad UReg1-6(115.238mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad UReg1-6(115.238mm,84.97mm) on Bottom Layer And Pad UReg1-7(113.968mm,84.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Pad Z1-2(9.8mm,40.85mm) on Bottom Layer And Via (8.5mm,40.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (64.8mm,43.5mm) from Top Layer to Bottom Layer And Via (65.1mm,41.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.253mm] / [Bottom Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Via (94.8mm,29.1mm) from Top Layer to Bottom Layer And Via (94.9mm,30.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm] / [Bottom Solder] Mask Sliver [0.03mm]
Rule Violations :30

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Text "10mH" (13.2mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Track (12.749mm,94.711mm)(12.749mm,96.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Track (12.749mm,94.711mm)(16.051mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-1(13.384mm,95.6mm) on Top Layer And Track (12.749mm,96.489mm)(16.051mm,96.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Text "10mH" (13.2mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Track (12.749mm,94.711mm)(16.051mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Track (12.749mm,96.489mm)(16.051mm,96.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad 10mH-2(15.416mm,95.6mm) on Top Layer And Track (16.051mm,94.711mm)(16.051mm,96.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(7.3mm,65.016mm) on Top Layer And Text "C10" (6.4mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C11-1(18.232mm,41.1mm) on Top Layer And Text "C11" (16.6mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C11-2(16.2mm,41.1mm) on Top Layer And Text "C11" (16.6mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C12-1(79.5mm,95.6mm) on Top Layer And Text "C12" (78.4mm,95.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C12-2(79.5mm,97.2mm) on Top Layer And Text "C12" (78.4mm,95.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C16-2(17.5mm,40.6mm) on Bottom Layer And Text "C16" (19mm,39.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C20-2(102.6mm,89.78mm) on Bottom Layer And Text "C20" (101.6mm,89.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C2-1(110.584mm,37.1mm) on Bottom Layer And Text "C2" (111.384mm,38.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C25-1(66.5mm,94.62mm) on Bottom Layer And Text "C25" (65.5mm,96.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C4-2(101.6mm,38.7mm) on Top Layer And Text "C4" (102.3mm,39.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-2(107.3mm,50.916mm) on Top Layer And Text "C5" (106.6mm,51.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C6-1(107.4mm,44.7mm) on Top Layer And Text "C6" (106.8mm,45.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C7-2(17mm,64.416mm) on Top Layer And Text "C7" (16.4mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C9-2(10.384mm,64.1mm) on Top Layer And Text "C9" (10.1mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad CFF-1(112.132mm,71.6mm) on Bottom Layer And Text "CFF" (110.416mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad CFF-2(110.1mm,71.6mm) on Bottom Layer And Text "CFF" (110.416mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad CIN-1(120.184mm,63.7mm) on Bottom Layer And Text "CIN" (122.2mm,64.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad CIN-2(122.216mm,63.7mm) on Bottom Layer And Text "CIN" (122.2mm,64.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad COUT-1(110.1mm,78.9mm) on Bottom Layer And Text "COUT" (109.9mm,78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad COUT-2(112.132mm,78.9mm) on Bottom Layer And Text "COUT" (109.9mm,78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad CSS-1(115.1mm,78.9mm) on Bottom Layer And Text "CSS" (117.016mm,79.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad CSS-2(117.132mm,78.9mm) on Bottom Layer And Text "CSS" (117.016mm,79.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad F1-2(110.3mm,66.8mm) on Bottom Layer And Text "F1" (110.78mm,68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-1(88.275mm,47.01mm) on Top Layer And Track (87.5mm,47.71mm)(89.05mm,47.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-1(88.275mm,47.01mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-10(93.725mm,41.93mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-11(93.725mm,43.2mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-12(93.725mm,44.47mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-13(93.725mm,45.74mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-14(93.725mm,47.01mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-2(88.275mm,45.74mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-3(88.275mm,44.47mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-4(88.275mm,43.2mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-5(88.275mm,41.93mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-6(88.275mm,40.66mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-7(88.275mm,39.39mm) on Top Layer And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-8(93.725mm,39.39mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ICCAN1-9(93.725mm,40.66mm) on Top Layer And Track (92.6mm,38.875mm)(92.6mm,47.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R10-1(103.8mm,60.4mm) on Top Layer And Text "R10" (103.3mm,61.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(103.8mm,60.4mm) on Top Layer And Track (103.165mm,59.511mm)(103.165mm,61.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(103.8mm,60.4mm) on Top Layer And Track (103.165mm,59.511mm)(106.467mm,59.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(103.8mm,60.4mm) on Top Layer And Track (103.165mm,61.289mm)(106.467mm,61.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R10-2(105.832mm,60.4mm) on Top Layer And Text "R10" (103.3mm,61.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(105.832mm,60.4mm) on Top Layer And Track (103.165mm,59.511mm)(106.467mm,59.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(105.832mm,60.4mm) on Top Layer And Track (103.165mm,61.289mm)(106.467mm,61.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(105.832mm,60.4mm) on Top Layer And Track (106.467mm,59.511mm)(106.467mm,61.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-1(112.232mm,62.8mm) on Bottom Layer And Track (109.565mm,61.911mm)(112.867mm,61.911mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-1(112.232mm,62.8mm) on Bottom Layer And Track (109.565mm,63.689mm)(112.867mm,63.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-1(112.232mm,62.8mm) on Bottom Layer And Track (112.867mm,61.911mm)(112.867mm,63.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(103.884mm,56.8mm) on Top Layer And Track (103.249mm,55.911mm)(103.249mm,57.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(103.884mm,56.8mm) on Top Layer And Track (103.249mm,55.911mm)(106.551mm,55.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(103.884mm,56.8mm) on Top Layer And Track (103.249mm,57.689mm)(106.551mm,57.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(105.916mm,56.8mm) on Top Layer And Track (103.249mm,55.911mm)(106.551mm,55.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(105.916mm,56.8mm) on Top Layer And Track (103.249mm,57.689mm)(106.551mm,57.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(105.916mm,56.8mm) on Top Layer And Track (106.551mm,55.911mm)(106.551mm,57.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-2(110.2mm,62.8mm) on Bottom Layer And Track (109.565mm,61.911mm)(109.565mm,63.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-2(110.2mm,62.8mm) on Bottom Layer And Track (109.565mm,61.911mm)(112.867mm,61.911mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-2(110.2mm,62.8mm) on Bottom Layer And Track (109.565mm,63.689mm)(112.867mm,63.689mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(96.6mm,94.1mm) on Top Layer And Text "R12" (95.8mm,94.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R13-2(103.8mm,87.9mm) on Top Layer And Text "R13" (103mm,88.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R16-2(32.4mm,92mm) on Top Layer And Text "R16" (31.8mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R17-2(23.6mm,95.85mm) on Top Layer And Text "R17" (24.4mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad R2-1(112.6mm,41.5mm) on Bottom Layer And Text "R2" (113.468mm,40.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-1(112.6mm,41.5mm) on Bottom Layer And Track (109.933mm,40.611mm)(113.235mm,40.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-1(112.6mm,41.5mm) on Bottom Layer And Track (109.933mm,42.389mm)(113.235mm,42.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-1(112.6mm,41.5mm) on Bottom Layer And Track (113.235mm,40.611mm)(113.235mm,42.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-2(110.568mm,41.5mm) on Bottom Layer And Track (109.933mm,40.611mm)(109.933mm,42.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-2(110.568mm,41.5mm) on Bottom Layer And Track (109.933mm,40.611mm)(113.235mm,40.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-2(110.568mm,41.5mm) on Bottom Layer And Track (109.933mm,42.389mm)(113.235mm,42.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad R23-2(89.1mm,93mm) on Top Layer And Text "R23" (88mm,93.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-1(2.3mm,56.2mm) on Bottom Layer And Text "R30" (3.9mm,57.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-1(23.2mm,64.068mm) on Top Layer And Track (22.311mm,63.433mm)(22.311mm,66.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-1(23.2mm,64.068mm) on Top Layer And Track (22.311mm,63.433mm)(24.089mm,63.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-1(23.2mm,64.068mm) on Top Layer And Track (24.089mm,63.433mm)(24.089mm,66.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-2(23.2mm,66.1mm) on Top Layer And Track (22.311mm,63.433mm)(22.311mm,66.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-2(23.2mm,66.1mm) on Top Layer And Track (22.311mm,66.735mm)(24.089mm,66.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-2(23.2mm,66.1mm) on Top Layer And Track (24.089mm,63.433mm)(24.089mm,66.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R33-2(88.1mm,96.8mm) on Bottom Layer And Text "R33" (89.2mm,97.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R36-1(2.5mm,82.7mm) on Bottom Layer And Text "R36" (1.6mm,84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-1(82.1mm,53.284mm) on Top Layer And Track (81.211mm,52.649mm)(81.211mm,55.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-1(82.1mm,53.284mm) on Top Layer And Track (81.211mm,52.649mm)(82.989mm,52.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-1(82.1mm,53.284mm) on Top Layer And Track (82.989mm,52.649mm)(82.989mm,55.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-2(82.1mm,55.316mm) on Top Layer And Track (81.211mm,52.649mm)(81.211mm,55.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-2(82.1mm,55.316mm) on Top Layer And Track (81.211mm,55.951mm)(82.989mm,55.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-2(82.1mm,55.316mm) on Top Layer And Track (82.989mm,52.649mm)(82.989mm,55.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R44-2(79.5mm,91.5mm) on Top Layer And Text "R44" (78.6mm,92.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R47-1(88.6mm,65mm) on Bottom Layer And Text "R49" (91.237mm,64.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R50-1(23.1mm,72.15mm) on Top Layer And Text "R50" (22.1mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(5.516mm,88.2mm) on Top Layer And Track (2.849mm,87.311mm)(6.151mm,87.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(5.516mm,88.2mm) on Top Layer And Track (2.849mm,89.089mm)(6.151mm,89.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(5.516mm,88.2mm) on Top Layer And Track (6.151mm,87.311mm)(6.151mm,89.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(3.484mm,88.2mm) on Top Layer And Track (2.849mm,87.311mm)(2.849mm,89.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(3.484mm,88.2mm) on Top Layer And Track (2.849mm,87.311mm)(6.151mm,87.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(3.484mm,88.2mm) on Top Layer And Track (2.849mm,89.089mm)(6.151mm,89.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R53-1(61.4mm,94.85mm) on Bottom Layer And Text "R53" (62.7mm,95.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(5.516mm,80.7mm) on Top Layer And Track (2.849mm,79.811mm)(6.151mm,79.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(5.516mm,80.7mm) on Top Layer And Track (2.849mm,81.589mm)(6.151mm,81.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(5.516mm,80.7mm) on Top Layer And Track (6.151mm,79.811mm)(6.151mm,81.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(3.484mm,80.7mm) on Top Layer And Track (2.849mm,79.811mm)(2.849mm,81.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(3.484mm,80.7mm) on Top Layer And Track (2.849mm,79.811mm)(6.151mm,79.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(3.484mm,80.7mm) on Top Layer And Track (2.849mm,81.589mm)(6.151mm,81.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-1(5.516mm,84.4mm) on Top Layer And Track (2.849mm,83.511mm)(6.151mm,83.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-1(5.516mm,84.4mm) on Top Layer And Track (2.849mm,85.289mm)(6.151mm,85.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-1(5.516mm,84.4mm) on Top Layer And Track (6.151mm,83.511mm)(6.151mm,85.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-2(3.484mm,84.4mm) on Top Layer And Track (2.849mm,83.511mm)(2.849mm,85.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-2(3.484mm,84.4mm) on Top Layer And Track (2.849mm,83.511mm)(6.151mm,83.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R7-2(3.484mm,84.4mm) on Top Layer And Track (2.849mm,85.289mm)(6.151mm,85.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R9-1(103.684mm,64.1mm) on Top Layer And Text "R9" (103.4mm,65.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(103.684mm,64.1mm) on Top Layer And Track (103.049mm,63.211mm)(103.049mm,64.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(103.684mm,64.1mm) on Top Layer And Track (103.049mm,63.211mm)(106.351mm,63.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(103.684mm,64.1mm) on Top Layer And Track (103.049mm,64.989mm)(106.351mm,64.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(105.716mm,64.1mm) on Top Layer And Track (103.049mm,63.211mm)(106.351mm,63.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(105.716mm,64.1mm) on Top Layer And Track (103.049mm,64.989mm)(106.351mm,64.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(105.716mm,64.1mm) on Top Layer And Track (106.351mm,63.211mm)(106.351mm,64.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-1(104.884mm,75.2mm) on Top Layer And Track (104.249mm,74.311mm)(104.249mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-1(104.884mm,75.2mm) on Top Layer And Track (104.249mm,74.311mm)(107.551mm,74.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-1(104.884mm,75.2mm) on Top Layer And Track (104.249mm,76.089mm)(107.551mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-2(106.916mm,75.2mm) on Top Layer And Track (104.249mm,74.311mm)(107.551mm,74.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-2(106.916mm,75.2mm) on Top Layer And Track (104.249mm,76.089mm)(107.551mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAB-2(106.916mm,75.2mm) on Top Layer And Track (107.551mm,74.311mm)(107.551mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad RAG-1(105.084mm,79mm) on Top Layer And Text "RAG" (104.2mm,78.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-1(105.084mm,79mm) on Top Layer And Track (104.449mm,78.111mm)(104.449mm,79.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-1(105.084mm,79mm) on Top Layer And Track (104.449mm,78.111mm)(107.751mm,78.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-1(105.084mm,79mm) on Top Layer And Track (104.449mm,79.889mm)(107.751mm,79.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-2(107.116mm,79mm) on Top Layer And Track (104.449mm,78.111mm)(107.751mm,78.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-2(107.116mm,79mm) on Top Layer And Track (104.449mm,79.889mm)(107.751mm,79.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAG-2(107.116mm,79mm) on Top Layer And Track (107.751mm,78.111mm)(107.751mm,79.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad RAR-1(104.9mm,82.3mm) on Top Layer And Text "RAR" (104.216mm,81.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-1(104.9mm,82.3mm) on Top Layer And Track (104.265mm,81.411mm)(104.265mm,83.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-1(104.9mm,82.3mm) on Top Layer And Track (104.265mm,81.411mm)(107.567mm,81.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-1(104.9mm,82.3mm) on Top Layer And Track (104.265mm,83.189mm)(107.567mm,83.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-2(106.932mm,82.3mm) on Top Layer And Track (104.265mm,81.411mm)(107.567mm,81.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-2(106.932mm,82.3mm) on Top Layer And Track (104.265mm,83.189mm)(107.567mm,83.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RAR-2(106.932mm,82.3mm) on Top Layer And Track (107.567mm,81.411mm)(107.567mm,83.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-1(91.816mm,69mm) on Top Layer And Track (89.149mm,68.111mm)(92.451mm,68.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-1(91.816mm,69mm) on Top Layer And Track (89.149mm,69.889mm)(92.451mm,69.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-1(91.816mm,69mm) on Top Layer And Track (92.451mm,68.111mm)(92.451mm,69.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-2(89.784mm,69mm) on Top Layer And Track (89.149mm,68.111mm)(89.149mm,69.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-2(89.784mm,69mm) on Top Layer And Track (89.149mm,68.111mm)(92.451mm,68.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RCOM1-2(89.784mm,69mm) on Top Layer And Track (89.149mm,69.889mm)(92.451mm,69.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-1(99.184mm,48mm) on Top Layer And Track (98.549mm,47.111mm)(101.851mm,47.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-1(99.184mm,48mm) on Top Layer And Track (98.549mm,47.111mm)(98.549mm,48.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-1(99.184mm,48mm) on Top Layer And Track (98.549mm,48.889mm)(101.851mm,48.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-2(101.216mm,48mm) on Top Layer And Track (101.851mm,47.111mm)(101.851mm,48.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-2(101.216mm,48mm) on Top Layer And Track (98.549mm,47.111mm)(101.851mm,47.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD1-2(101.216mm,48mm) on Top Layer And Track (98.549mm,48.889mm)(101.851mm,48.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-1(99.284mm,41.6mm) on Top Layer And Track (98.649mm,40.711mm)(101.951mm,40.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-1(99.284mm,41.6mm) on Top Layer And Track (98.649mm,40.711mm)(98.649mm,42.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-1(99.284mm,41.6mm) on Top Layer And Track (98.649mm,42.489mm)(101.951mm,42.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-2(101.316mm,41.6mm) on Top Layer And Track (101.951mm,40.711mm)(101.951mm,42.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-2(101.316mm,41.6mm) on Top Layer And Track (98.649mm,40.711mm)(101.951mm,40.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RD2-2(101.316mm,41.6mm) on Top Layer And Track (98.649mm,42.489mm)(101.951mm,42.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-1(105.2mm,71.4mm) on Top Layer And Track (104.565mm,70.511mm)(104.565mm,72.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-1(105.2mm,71.4mm) on Top Layer And Track (104.565mm,70.511mm)(107.867mm,70.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-1(105.2mm,71.4mm) on Top Layer And Track (104.565mm,72.289mm)(107.867mm,72.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-2(107.232mm,71.4mm) on Top Layer And Track (104.565mm,70.511mm)(107.867mm,70.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-2(107.232mm,71.4mm) on Top Layer And Track (104.565mm,72.289mm)(107.867mm,72.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REBS-2(107.232mm,71.4mm) on Top Layer And Track (107.867mm,70.511mm)(107.867mm,72.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RENB-1(122.132mm,67.9mm) on Bottom Layer And Text "RENB" (122.5mm,69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-1(122.132mm,67.9mm) on Bottom Layer And Track (119.465mm,67.011mm)(122.767mm,67.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-1(122.132mm,67.9mm) on Bottom Layer And Track (119.465mm,68.789mm)(122.767mm,68.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-1(122.132mm,67.9mm) on Bottom Layer And Track (122.767mm,67.011mm)(122.767mm,68.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RENB-2(120.1mm,67.9mm) on Bottom Layer And Text "RENB" (122.5mm,69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-2(120.1mm,67.9mm) on Bottom Layer And Track (119.465mm,67.011mm)(119.465mm,68.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-2(120.1mm,67.9mm) on Bottom Layer And Track (119.465mm,67.011mm)(122.767mm,67.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENB-2(120.1mm,67.9mm) on Bottom Layer And Track (119.465mm,68.789mm)(122.767mm,68.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad RENT-1(122.116mm,72.2mm) on Bottom Layer And Text "RENT" (123mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-1(122.116mm,72.2mm) on Bottom Layer And Track (119.449mm,71.311mm)(122.751mm,71.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-1(122.116mm,72.2mm) on Bottom Layer And Track (119.449mm,73.089mm)(122.751mm,73.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-1(122.116mm,72.2mm) on Bottom Layer And Track (122.751mm,71.311mm)(122.751mm,73.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-2(120.084mm,72.2mm) on Bottom Layer And Track (119.449mm,71.311mm)(119.449mm,73.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-2(120.084mm,72.2mm) on Bottom Layer And Track (119.449mm,71.311mm)(122.751mm,71.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RENT-2(120.084mm,72.2mm) on Bottom Layer And Track (119.449mm,73.089mm)(122.751mm,73.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RFBB-1(115.184mm,74.3mm) on Bottom Layer And Text "RFBB" (117.6mm,75.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-1(115.184mm,74.3mm) on Bottom Layer And Track (114.549mm,73.411mm)(114.549mm,75.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-1(115.184mm,74.3mm) on Bottom Layer And Track (114.549mm,73.411mm)(117.851mm,73.411mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-1(115.184mm,74.3mm) on Bottom Layer And Track (114.549mm,75.189mm)(117.851mm,75.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RFBB-2(117.216mm,74.3mm) on Bottom Layer And Text "RFBB" (117.6mm,75.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-2(117.216mm,74.3mm) on Bottom Layer And Track (114.549mm,73.411mm)(117.851mm,73.411mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-2(117.216mm,74.3mm) on Bottom Layer And Track (114.549mm,75.189mm)(117.851mm,75.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBB-2(117.216mm,74.3mm) on Bottom Layer And Track (117.851mm,73.411mm)(117.851mm,75.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RFBT-1(112.232mm,74.2mm) on Bottom Layer And Text "RFBT" (112.4mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-1(112.232mm,74.2mm) on Bottom Layer And Track (109.565mm,73.311mm)(112.867mm,73.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-1(112.232mm,74.2mm) on Bottom Layer And Track (109.565mm,75.089mm)(112.867mm,75.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-1(112.232mm,74.2mm) on Bottom Layer And Track (112.867mm,73.311mm)(112.867mm,75.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RFBT-2(110.2mm,74.2mm) on Bottom Layer And Text "RFBT" (112.4mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-2(110.2mm,74.2mm) on Bottom Layer And Track (109.565mm,73.311mm)(109.565mm,75.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-2(110.2mm,74.2mm) on Bottom Layer And Track (109.565mm,73.311mm)(112.867mm,73.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RFBT-2(110.2mm,74.2mm) on Bottom Layer And Track (109.565mm,75.089mm)(112.867mm,75.089mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RON-1(121.3mm,76.284mm) on Bottom Layer And Text "RON" (120.2mm,78.016mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-1(121.3mm,76.284mm) on Bottom Layer And Track (120.411mm,75.649mm)(120.411mm,78.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-1(121.3mm,76.284mm) on Bottom Layer And Track (120.411mm,75.649mm)(122.189mm,75.649mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-1(121.3mm,76.284mm) on Bottom Layer And Track (122.189mm,75.649mm)(122.189mm,78.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RON-2(121.3mm,78.316mm) on Bottom Layer And Text "RON" (120.2mm,78.016mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-2(121.3mm,78.316mm) on Bottom Layer And Track (120.411mm,75.649mm)(120.411mm,78.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-2(121.3mm,78.316mm) on Bottom Layer And Track (120.411mm,78.951mm)(122.189mm,78.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RON-2(121.3mm,78.316mm) on Bottom Layer And Track (122.189mm,75.649mm)(122.189mm,78.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-1(99.5mm,69.516mm) on Top Layer And Track (100.389mm,66.849mm)(100.389mm,70.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-1(99.5mm,69.516mm) on Top Layer And Track (98.611mm,66.849mm)(98.611mm,70.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-1(99.5mm,69.516mm) on Top Layer And Track (98.611mm,70.151mm)(100.389mm,70.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-2(99.5mm,67.484mm) on Top Layer And Track (100.389mm,66.849mm)(100.389mm,70.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-2(99.5mm,67.484mm) on Top Layer And Track (98.611mm,66.849mm)(100.389mm,66.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RR2D-2(99.5mm,67.484mm) on Top Layer And Track (98.611mm,66.849mm)(98.611mm,70.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad RU1-1(101.216mm,51mm) on Top Layer And Text "RU1" (102.016mm,51.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-1(101.216mm,51mm) on Top Layer And Track (101.851mm,50.111mm)(101.851mm,51.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-1(101.216mm,51mm) on Top Layer And Track (98.549mm,50.111mm)(101.851mm,50.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-1(101.216mm,51mm) on Top Layer And Track (98.549mm,51.889mm)(101.851mm,51.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-2(99.184mm,51mm) on Top Layer And Track (98.549mm,50.111mm)(101.851mm,50.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-2(99.184mm,51mm) on Top Layer And Track (98.549mm,50.111mm)(98.549mm,51.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU1-2(99.184mm,51mm) on Top Layer And Track (98.549mm,51.889mm)(101.851mm,51.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-1(101.216mm,45mm) on Top Layer And Track (101.851mm,44.111mm)(101.851mm,45.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-1(101.216mm,45mm) on Top Layer And Track (98.549mm,44.111mm)(101.851mm,44.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-1(101.216mm,45mm) on Top Layer And Track (98.549mm,45.889mm)(101.851mm,45.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-2(99.184mm,45mm) on Top Layer And Track (98.549mm,44.111mm)(101.851mm,44.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-2(99.184mm,45mm) on Top Layer And Track (98.549mm,44.111mm)(98.549mm,45.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad RU2-2(99.184mm,45mm) on Top Layer And Track (98.549mm,45.889mm)(101.851mm,45.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-1(88.488mm,64.045mm) on Top Layer And Track (87.725mm,64.72mm)(89.25mm,64.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-1(88.488mm,64.045mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-10(93.912mm,56.425mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-11(93.912mm,57.695mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-12(93.912mm,58.965mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-13(93.912mm,60.235mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-14(93.912mm,61.505mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-15(93.912mm,62.775mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-16(93.912mm,64.045mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-2(88.488mm,62.775mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-3(88.488mm,61.505mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-4(88.488mm,60.235mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-5(88.488mm,58.965mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-6(88.488mm,57.695mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-7(88.488mm,56.425mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-8(88.488mm,55.155mm) on Top Layer And Track (89.6mm,54.65mm)(89.6mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-9(93.912mm,55.155mm) on Top Layer And Track (92.8mm,54.65mm)(92.8mm,64.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-1(16.212mm,80.555mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-1(16.212mm,80.555mm) on Top Layer And Track (15.45mm,79.88mm)(16.975mm,79.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-10(10.788mm,88.175mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-11(10.788mm,86.905mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-12(10.788mm,85.635mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-13(10.788mm,84.365mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-14(10.788mm,83.095mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-15(10.788mm,81.825mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-16(10.788mm,80.555mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-2(16.212mm,81.825mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-3(16.212mm,83.095mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-4(16.212mm,84.365mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-5(16.212mm,85.635mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-6(16.212mm,86.905mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-7(16.212mm,88.175mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-8(16.212mm,89.445mm) on Top Layer And Track (15.1mm,80.05mm)(15.1mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-9(10.788mm,89.445mm) on Top Layer And Track (11.9mm,80.05mm)(11.9mm,89.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-1(87.576mm,82.44mm) on Top Layer And Track (86.813mm,83.115mm)(88.338mm,83.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-1(87.576mm,82.44mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-10(93mm,74.82mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-11(93mm,76.09mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-12(93mm,77.36mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-13(93mm,78.63mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-14(93mm,79.9mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-15(93mm,81.17mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-16(93mm,82.44mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-2(87.576mm,81.17mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-3(87.576mm,79.9mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-4(87.576mm,78.63mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-5(87.576mm,77.36mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-6(87.576mm,76.09mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-7(87.576mm,74.82mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-8(87.576mm,73.55mm) on Top Layer And Track (88.688mm,73.045mm)(88.688mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-9(93mm,73.55mm) on Top Layer And Track (91.888mm,73.045mm)(91.888mm,82.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UReg2-1(119.4mm,50.55mm) on Bottom Layer And Track (120.225mm,49.675mm)(120.225mm,51.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
Rule Violations :276

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10mH" (13.2mm,96.7mm) on Top Overlay And Track (12.749mm,96.489mm)(16.051mm,96.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10mH" (13.2mm,96.7mm) on Top Overlay And Track (16.051mm,94.711mm)(16.051mm,96.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C11" (16.6mm,42.2mm) on Top Overlay And Track (17.216mm,40.475mm)(17.216mm,41.725mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "C17" (15.89mm,30.81mm) on Bottom Overlay And Text "R26" (13.3mm,30.25mm) on Bottom Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C2" (111.384mm,38.1mm) on Bottom Overlay And Track (111.6mm,36.475mm)(111.6mm,37.725mm) on Bottom Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "C9" (10.1mm,65.1mm) on Top Overlay And Track (11.4mm,63.475mm)(11.4mm,64.725mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CFF" (110.416mm,70.6mm) on Bottom Overlay And Track (111.116mm,70.975mm)(111.116mm,72.225mm) on Bottom Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIN" (122.2mm,64.6mm) on Bottom Overlay And Track (121.2mm,63.075mm)(121.2mm,64.325mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COUT" (109.9mm,78mm) on Bottom Overlay And Track (111.116mm,78.275mm)(111.116mm,79.525mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "CSS" (117.016mm,79.9mm) on Bottom Overlay And Track (116.116mm,78.275mm)(116.116mm,79.525mm) on Bottom Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.254mm) Between Text "ICCAN1" (87.7mm,48mm) on Top Overlay And Track (87.5mm,47.71mm)(89.05mm,47.71mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "ICCAN1" (87.7mm,48mm) on Top Overlay And Track (89.4mm,38.875mm)(89.4mm,47.525mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "ICCAN1" (87.7mm,48mm) on Top Overlay And Track (89.4mm,47.525mm)(92.6mm,47.525mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "R1" (110.716mm,64mm) on Bottom Overlay And Track (109.565mm,61.911mm)(109.565mm,63.689mm) on Bottom Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "R1" (110.716mm,64mm) on Bottom Overlay And Track (109.565mm,63.689mm)(112.867mm,63.689mm) on Bottom Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.022mm < 0.254mm) Between Text "R10" (103.3mm,61.5mm) on Top Overlay And Track (103.165mm,59.511mm)(103.165mm,61.289mm) on Top Overlay Silk Text to Silk Clearance [0.022mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (103.3mm,61.5mm) on Top Overlay And Track (103.165mm,61.289mm)(106.467mm,61.289mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "R11" (103.6mm,58mm) on Top Overlay And Track (103.249mm,55.911mm)(103.249mm,57.689mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "R11" (103.6mm,58mm) on Top Overlay And Track (103.249mm,57.689mm)(106.551mm,57.689mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "R2" (113.468mm,40.8mm) on Bottom Overlay And Track (109.933mm,40.611mm)(113.235mm,40.611mm) on Bottom Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "R2" (113.468mm,40.8mm) on Bottom Overlay And Track (109.933mm,42.389mm)(113.235mm,42.389mm) on Bottom Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "R2" (113.468mm,40.8mm) on Bottom Overlay And Track (113.235mm,40.611mm)(113.235mm,42.389mm) on Bottom Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R3" (22.4mm,67mm) on Top Overlay And Track (22.311mm,63.433mm)(22.311mm,66.735mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R3" (22.4mm,67mm) on Top Overlay And Track (22.311mm,66.735mm)(24.089mm,66.735mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "R30" (3.9mm,57.3mm) on Bottom Overlay And Track (3.8mm,55.525mm)(3.8mm,56.875mm) on Bottom Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R5" (3.9mm,89.5mm) on Top Overlay And Track (2.849mm,89.089mm)(6.151mm,89.089mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R6" (4.2mm,82mm) on Top Overlay And Track (2.849mm,81.589mm)(6.151mm,81.589mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R7" (4.1mm,85.7mm) on Top Overlay And Track (2.849mm,85.289mm)(6.151mm,85.289mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R9" (103.4mm,65.2mm) on Top Overlay And Track (103.049mm,63.211mm)(103.049mm,64.989mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (103.4mm,65.2mm) on Top Overlay And Track (103.049mm,64.989mm)(106.351mm,64.989mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "RAB" (104.4mm,76.5mm) on Top Overlay And Track (104.249mm,74.311mm)(104.249mm,76.089mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "RAB" (104.4mm,76.5mm) on Top Overlay And Track (104.249mm,76.089mm)(107.551mm,76.089mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "RAG" (104.2mm,78.1mm) on Top Overlay And Track (104.449mm,78.111mm)(104.449mm,79.889mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "RAG" (104.2mm,78.1mm) on Top Overlay And Track (104.449mm,78.111mm)(107.751mm,78.111mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "RAG" (104.2mm,78.1mm) on Top Overlay And Track (104.449mm,79.889mm)(107.751mm,79.889mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RAR" (104.216mm,81.4mm) on Top Overlay And Track (104.265mm,81.411mm)(104.265mm,83.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RAR" (104.216mm,81.4mm) on Top Overlay And Track (104.265mm,81.411mm)(107.567mm,81.411mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RAR" (104.216mm,81.4mm) on Top Overlay And Track (104.265mm,83.189mm)(107.567mm,83.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "RCOM1" (89.116mm,70.2mm) on Top Overlay And Track (89.149mm,68.111mm)(89.149mm,69.889mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "RCOM1" (89.116mm,70.2mm) on Top Overlay And Track (89.149mm,69.889mm)(92.451mm,69.889mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "RCOM1" (89.116mm,70.2mm) on Top Overlay And Track (92.451mm,68.111mm)(92.451mm,69.889mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "RD1" (102.2mm,48.8mm) on Top Overlay And Track (101.851mm,47.111mm)(101.851mm,48.889mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "RD1" (102.2mm,48.8mm) on Top Overlay And Track (98.549mm,47.111mm)(101.851mm,47.111mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "RD1" (102.2mm,48.8mm) on Top Overlay And Track (98.549mm,48.889mm)(101.851mm,48.889mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "RD2" (102.216mm,42.8mm) on Top Overlay And Track (101.951mm,40.711mm)(101.951mm,42.489mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "RD2" (102.216mm,42.8mm) on Top Overlay And Track (98.649mm,40.711mm)(101.951mm,40.711mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "RD2" (102.216mm,42.8mm) on Top Overlay And Track (98.649mm,42.489mm)(101.951mm,42.489mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "REBS" (104.7mm,72.6mm) on Top Overlay And Track (104.565mm,70.511mm)(104.565mm,72.289mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "REBS" (104.7mm,72.6mm) on Top Overlay And Track (104.565mm,72.289mm)(107.867mm,72.289mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "REBS" (104.7mm,72.6mm) on Top Overlay And Track (107.867mm,70.511mm)(107.867mm,72.289mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "RENB" (122.5mm,69mm) on Bottom Overlay And Track (119.465mm,67.011mm)(119.465mm,68.789mm) on Bottom Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RENB" (122.5mm,69mm) on Bottom Overlay And Track (119.465mm,68.789mm)(122.767mm,68.789mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "RENB" (122.5mm,69mm) on Bottom Overlay And Track (122.767mm,67.011mm)(122.767mm,68.789mm) on Bottom Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "RENT" (123mm,70.6mm) on Bottom Overlay And Track (119.449mm,71.311mm)(122.751mm,71.311mm) on Bottom Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "RENT" (123mm,70.6mm) on Bottom Overlay And Track (119.449mm,73.089mm)(122.751mm,73.089mm) on Bottom Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "RENT" (123mm,70.6mm) on Bottom Overlay And Track (122.751mm,71.311mm)(122.751mm,73.089mm) on Bottom Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "RFBB" (117.6mm,75.4mm) on Bottom Overlay And Track (114.549mm,73.411mm)(114.549mm,75.189mm) on Bottom Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RFBB" (117.6mm,75.4mm) on Bottom Overlay And Track (114.549mm,75.189mm)(117.851mm,75.189mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "RFBB" (117.6mm,75.4mm) on Bottom Overlay And Track (117.851mm,73.411mm)(117.851mm,75.189mm) on Bottom Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "RFBT" (112.4mm,75.3mm) on Bottom Overlay And Track (109.565mm,73.311mm)(109.565mm,75.089mm) on Bottom Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RFBT" (112.4mm,75.3mm) on Bottom Overlay And Track (109.565mm,75.089mm)(112.867mm,75.089mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RON" (120.2mm,78.016mm) on Bottom Overlay And Track (120.411mm,75.649mm)(120.411mm,78.951mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "RON" (120.2mm,78.016mm) on Bottom Overlay And Track (120.411mm,75.649mm)(122.189mm,75.649mm) on Bottom Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "RR2D" (100.8mm,70mm) on Top Overlay And Track (100.389mm,66.849mm)(100.389mm,70.151mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "RR2D" (100.8mm,70mm) on Top Overlay And Track (98.611mm,70.151mm)(100.389mm,70.151mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RU1" (102.016mm,51.9mm) on Top Overlay And Track (101.851mm,50.111mm)(101.851mm,51.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RU1" (102.016mm,51.9mm) on Top Overlay And Track (98.549mm,50.111mm)(101.851mm,50.111mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RU1" (102.016mm,51.9mm) on Top Overlay And Track (98.549mm,51.889mm)(101.851mm,51.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "RU2" (102.116mm,45.9mm) on Top Overlay And Track (101.851mm,44.111mm)(101.851mm,45.889mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "RU2" (102.116mm,45.9mm) on Top Overlay And Track (98.549mm,44.111mm)(101.851mm,44.111mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.254mm) Between Text "RU2" (102.116mm,45.9mm) on Top Overlay And Track (98.549mm,45.889mm)(101.851mm,45.889mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "U4" (84.1mm,94.3mm) on Top Overlay And Track (84.1mm,90.85mm)(84.1mm,93.95mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "U4" (84.1mm,94.3mm) on Top Overlay And Track (84.1mm,93.95mm)(85.1mm,93.95mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "U4" (84.1mm,94.3mm) on Top Overlay And Track (85.1mm,90.85mm)(85.1mm,93.95mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "U6" (28.3mm,94.5mm) on Top Overlay And Track (27.3mm,94.85mm)(27.3mm,97.95mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "U6" (28.3mm,94.5mm) on Top Overlay And Track (27.3mm,94.85mm)(28.3mm,94.85mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "U6" (28.3mm,94.5mm) on Top Overlay And Track (28.3mm,94.85mm)(28.3mm,97.95mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "U7" (17mm,77.3mm) on Top Overlay And Track (17mm,73.85mm)(17mm,76.95mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "U7" (17mm,77.3mm) on Top Overlay And Track (17mm,76.95mm)(18mm,76.95mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "U7" (17mm,77.3mm) on Top Overlay And Track (18mm,73.85mm)(18mm,76.95mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
Rule Violations :80

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (85.7mm,67.4mm)(90.102mm,71.802mm) on Top Layer 
   Violation between Net Antennae: Track (90.246mm,23.404mm)(91.921mm,25.079mm) on Top Layer 
Rule Violations :2

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: Component P3-6437288-5 (55.75mm,19.5mm) on Top Layer Actual Height = 27.9mm
   Violation between Height Constraint: Component P4-9-6437287-9 (11.25mm,11.5mm) on Top Layer Actual Height = 28.45mm
Rule Violations :2


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01