

================================================================
== Synthesis Summary Report of 'pointer_cast_native'
================================================================
+ General Information: 
    * Date:           Thu May 16 12:47:15 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                      Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                      & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ pointer_cast_native                             |     -|  0.00|     1452|  1.452e+04|         -|     1453|     -|        no|  6 (2%)|   -|  1286 (1%)|  1478 (2%)|    -|
    | + pointer_cast_native_Pipeline_1                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|       -|   -|   71 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                                        |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|       -|   -|          -|          -|    -|
    | + pointer_cast_native_Pipeline_VITIS_LOOP_127_1  |     -|  2.50|      412|  4.120e+03|         -|      412|     -|        no|       -|   -|   79 (~0%)|  211 (~0%)|    -|
    |  o VITIS_LOOP_127_1                              |     -|  7.30|      410|  4.100e+03|         4|        1|   408|       yes|       -|   -|          -|          -|    -|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | index     | 0x18   | 32    | W      | Data signal of index             |                                                                      |
| s_axi_control | A_1       | 0x20   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2       | 0x24   | 32    | W      | Data signal of A                 |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| index    | in        | int      |
| A        | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| index    | s_axi_control | register  |          | name=index offset=0x18 range=32     |
| A        | m_axi_a_port  | interface |          |                                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x20 range=32       |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x24 range=32       |
| return   | s_axi_control | register  |          | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+-----------------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location               |
+--------------+-----------+--------+-------+-----------+-----------------------------+
| m_axi_a_port | read      | 1024   | 32    | anonymous | pointer_cast_native.c:120:3 |
+--------------+-----------+--------+-------+-----------+-----------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location             | Direction | Burst Status | Length | Loop      | Loop Location               | Resolution | Problem                                                                                               |
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_a_port | A        | pointer_cast_native.c:120:3 | read      | Widen Fail   |        | anonymous | pointer_cast_native.c:120:3 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | A        | pointer_cast_native.c:120:3 | read      | Inferred     | 1024   | anonymous | pointer_cast_native.c:120:3 |            |                                                                                                       |
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + pointer_cast_native                            | 0   |        |          |     |        |         |
|  + pointer_cast_native_Pipeline_1                | 0   |        |          |     |        |         |
|    empty_fu_94_p2                                | -   |        | empty    | add | fabric | 0       |
|  + pointer_cast_native_Pipeline_VITIS_LOOP_127_1 | 0   |        |          |     |        |         |
|    i_2_fu_101_p2                                 | -   |        | i_2      | add | fabric | 0       |
|    ptr_1_fu_111_p2                               | -   |        | ptr_1    | add | fabric | 0       |
|    result_1_fu_167_p2                            | -   |        | result_1 | add | fabric | 0       |
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+----------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------------+------+------+--------+----------+---------+------+---------+
| + pointer_cast_native | 6    | 0    |        |          |         |      |         |
|   A_buff_U            | 2    | -    |        | A_buff   | ram_1p  | auto | 1       |
+-----------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------+----------------------------------------------------------+
| Type      | Options                                                  | Location                                                 |
+-----------+----------------------------------------------------------+----------------------------------------------------------+
| interface | m_axi port = A depth=1024 offset = slave bundle = a_port | pointer_cast_native.c:114 in pointer_cast_native         |
| interface | s_axilite register port=index                            | pointer_cast_native.c:115 in pointer_cast_native, index  |
| interface | s_axilite register port=return                           | pointer_cast_native.c:116 in pointer_cast_native, return |
| realprobe |                                                          | pointer_cast_native.c:117 in pointer_cast_native         |
+-----------+----------------------------------------------------------+----------------------------------------------------------+


