// Seed: 3944746812
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_3[-1] = id_3;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7
    , id_25,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wire id_14,
    input tri1 id_15,
    input wire id_16,
    input wire id_17,
    input uwire id_18,
    output uwire id_19,
    input tri id_20,
    input wire id_21,
    output wand id_22,
    input wand id_23
);
  always force id_7 = {1'b0{id_9}};
  wire id_26, id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
  assign id_10 = id_5;
endmodule
