[01/10 16:48:02      0s] 
[01/10 16:48:02      0s] Cadence Innovus(TM) Implementation System.
[01/10 16:48:02      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/10 16:48:02      0s] 
[01/10 16:48:02      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/10 16:48:02      0s] Options:	
[01/10 16:48:02      0s] Date:		Wed Jan 10 16:48:02 2024
[01/10 16:48:02      0s] Host:		cn90.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
[01/10 16:48:02      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/10 16:48:02      0s] 
[01/10 16:48:02      0s] License:
[01/10 16:48:02      0s] 		[16:48:02.187817] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/10 16:48:02      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/10 16:48:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/10 16:48:23     18s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:48:29     23s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/10 16:48:29     23s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:48:29     23s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/10 16:48:29     23s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/10 16:48:29     23s] @(#)CDS: CPE v21.15-s076
[01/10 16:48:29     23s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:48:29     23s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/10 16:48:29     23s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/10 16:48:29     23s] @(#)CDS: RCDB 11.15.0
[01/10 16:48:29     23s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/10 16:48:29     23s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/10 16:48:29     23s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp.

[01/10 16:48:29     23s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/10 16:48:33     27s] 
[01/10 16:48:33     27s] **INFO:  MMMC transition support version v31-84 
[01/10 16:48:33     27s] 
[01/10 16:48:33     27s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/10 16:48:33     27s] <CMD> suppressMessage ENCEXT-2799
[01/10 16:48:33     27s] <CMD> getVersion
[01/10 16:48:33     27s] <CMD> getVersion
[01/10 16:48:34     27s] <CMD> getVersion
[01/10 16:48:35     27s] [INFO] Loading PVS 21.12 fill procedures
[01/10 16:48:35     28s] <CMD> win
[01/10 16:50:10     38s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/10 16:50:10     38s] <CMD> set dbgDualViewAwareXTree 1
[01/10 16:50:10     38s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/10 16:50:10     38s] <CMD> set defHierChar /
[01/10 16:50:10     38s] <CMD> set distributed_client_message_echo 1
[01/10 16:50:10     38s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/10 16:50:10     38s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/10 16:50:10     38s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/10 16:50:10     38s] <CMD> set init_design_settop 0
[01/10 16:50:10     38s] <CMD> set init_gnd_net VSS
[01/10 16:50:10     38s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
[01/10 16:50:10     38s] <CMD> set init_mmmc_file Desktop/Default1.view
[01/10 16:50:10     38s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/10 16:50:10     38s] <CMD> set init_pwr_net VDD
[01/10 16:50:10     38s] <CMD> set init_verilog genus_invs_des/genus.v
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> set latch_time_borrow_mode max_borrow
[01/10 16:50:10     38s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/10 16:50:10     38s] <CMD> set pegDefaultResScaleFactor 1
[01/10 16:50:10     38s] <CMD> set pegDetailResScaleFactor 1
[01/10 16:50:10     38s] <CMD> set pegEnableDualViewForTQuantus 1
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/10 16:50:10     38s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/10 16:50:10     38s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:50:10     38s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/10 16:50:10     38s] <CMD> set defStreamOutCheckUncolored false
[01/10 16:50:10     38s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/10 16:50:10     38s] <CMD> set lefdefInputCheckColoredShape 0
[01/10 16:50:10     38s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/10 16:56:45     75s] <CMD> init_design
[01/10 16:56:45     75s] #% Begin Load MMMC data ... (date=01/10 16:56:45, mem=789.4M)
[01/10 16:56:45     75s] #% End Load MMMC data ... (date=01/10 16:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.6M, current mem=789.6M)
[01/10 16:56:45     75s] 
[01/10 16:56:45     75s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/10 16:56:45     75s] **ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-328):	The layer 'Metal1' specified in macro pin 'ACHCONX2.CON' does not exist
**ERROR: (IMPLF-53):	The layer 'Metal1' referenced in pin 'CON' in macro 'ACHCONX2' is not found in the database. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-53' for more detail.
[01/10 16:56:45     75s] **ERROR: (IMPLF-3):	Error found when processing LEF file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef'. The subsequent file content is ignored. Refer to error messages above for details. Fix the errors, and restart 'Innovus'.
Type 'man IMPLF-3' for more detail.
[01/10 16:56:45     75s] **ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPSYT-16013):	Loading LEF file(s) failed, and has aborted. Refer to error messages above for details. Please exit the tools and fix the errors first, then re-load design again.
[01/10 16:57:18     79s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/10 16:57:18     79s] <CMD> set conf_qxconf_file NULL
[01/10 16:57:18     79s] <CMD> set conf_qxlib_file NULL
[01/10 16:57:18     79s] <CMD> set dbgDualViewAwareXTree 1
[01/10 16:57:18     79s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/10 16:57:18     79s] <CMD> set defHierChar /
[01/10 16:57:18     79s] <CMD> set distributed_client_message_echo 1
[01/10 16:57:18     79s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/10 16:57:18     79s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/10 16:57:18     79s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/10 16:57:18     79s] <CMD> set init_design_settop 0
[01/10 16:57:18     79s] <CMD> set init_gnd_net VSS
[01/10 16:57:18     79s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/10 16:57:18     79s] <CMD> set init_mmmc_file Desktop/Default.view
[01/10 16:57:18     79s] <CMD> set init_original_verilog_files Desktop/VLSI/Exercises/Ex1/Step7/v3/Genus_Innovus_Design/Genus.v
[01/10 16:57:18     79s] <CMD> set init_pwr_net VDD
[01/10 16:57:18     79s] <CMD> set init_verilog genus_invs_des/genus.v
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> set latch_time_borrow_mode max_borrow
[01/10 16:57:18     79s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/10 16:57:18     79s] <CMD> set pegDefaultResScaleFactor 1
[01/10 16:57:18     79s] <CMD> set pegDetailResScaleFactor 1
[01/10 16:57:18     79s] <CMD> set pegEnableDualViewForTQuantus 1
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/10 16:57:18     79s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/10 16:57:18     79s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:18     79s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/10 16:57:18     79s] <CMD> set defStreamOutCheckUncolored false
[01/10 16:57:18     79s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/10 16:57:18     79s] <CMD> set lefdefInputCheckColoredShape 0
[01/10 16:57:18     79s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/10 16:57:29     81s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/10 16:57:29     81s] <CMD> set dbgDualViewAwareXTree 1
[01/10 16:57:29     81s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/10 16:57:29     81s] <CMD> set defHierChar /
[01/10 16:57:29     81s] <CMD> set distributed_client_message_echo 1
[01/10 16:57:29     81s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/10 16:57:29     81s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/10 16:57:29     81s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/10 16:57:29     81s] <CMD> set init_design_settop 0
[01/10 16:57:29     81s] <CMD> set init_gnd_net VSS
[01/10 16:57:29     81s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
[01/10 16:57:29     81s] <CMD> set init_mmmc_file Desktop/Default1.view
[01/10 16:57:29     81s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/10 16:57:29     81s] <CMD> set init_pwr_net VDD
[01/10 16:57:29     81s] <CMD> set init_verilog genus_invs_des/genus.v
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> set latch_time_borrow_mode max_borrow
[01/10 16:57:29     81s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/10 16:57:29     81s] <CMD> set pegDefaultResScaleFactor 1
[01/10 16:57:29     81s] <CMD> set pegDetailResScaleFactor 1
[01/10 16:57:29     81s] <CMD> set pegEnableDualViewForTQuantus 1
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/10 16:57:29     81s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/10 16:57:29     81s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> get_message -id GLOBAL-100 -suppress
[01/10 16:57:29     81s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/10 16:57:29     81s] <CMD> set defStreamOutCheckUncolored false
[01/10 16:57:29     81s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/10 16:57:29     81s] <CMD> set lefdefInputCheckColoredShape 0
[01/10 16:57:29     81s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/10 16:58:21     90s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/10 16:58:21     90s] <CMD> init_design
[01/10 16:58:21     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 16:58:21     90s] #% Begin Load MMMC data ... (date=01/10 16:58:21, mem=798.4M)
[01/10 16:58:21     90s] Extraction setup Started 
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] Extraction setup Started 
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Trim Metal Layers:
[01/10 16:58:21     90s] The existing analysis_view 'default_emulate_view' has been replaced with new attributes.
[01/10 16:58:21     90s] INFO: New setup and hold views overwrite old settings during design initialization
[01/10 16:58:21     90s] #% End Load MMMC data ... (date=01/10 16:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.8M, current mem=798.8M)
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/10 16:58:21     90s] 
[01/10 16:58:21     90s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/10 16:58:21     90s] Set DBUPerIGU to M2 pitch 400.
[01/10 16:58:21     90s] **WARN: (IMPLF-58):	MACRO 'ACHCONX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/10 16:58:21     90s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/10 16:58:21     90s] Type 'man IMPLF-58' for more detail.
[01/10 16:58:21     90s] **WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'A' can be added for existing macro.
[01/10 16:58:21     90s] **WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'B' can be added for existing macro.
[01/10 16:58:21     90s] **WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'CI' can be added for existing macro.
[01/10 16:58:21     90s] **WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'VSS' can be added for existing macro.
[01/10 16:58:21     90s] **WARN: (IMPLF-209):	Cell 'ACHCONX2' has been found in db, no extra pin 'VDD' can be added for existing macro.
[01/10 16:58:22     90s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/10 16:58:22     90s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/10 16:58:22     90s] Type 'man IMPLF-61' for more detail.
[01/10 16:58:22     90s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:58:22     90s] Type 'man IMPLF-200' for more detail.
[01/10 16:58:22     90s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/10 16:58:22     90s] Loading view definition file from Desktop/Default1.view
[01/10 16:58:22     90s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/10 16:58:22     91s] Read 489 cells in library 'slow_vdd1v0' 
[01/10 16:58:22     91s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:00.0, peak res=855.1M, current mem=811.4M)
[01/10 16:58:22     91s] *** End library_loading (cpu=0.01min, real=0.00min, mem=13.5M, fe_cpu=1.53min, fe_real=10.33min, fe_mem=1126.5M) ***
[01/10 16:58:23     91s] #% Begin Load netlist data ... (date=01/10 16:58:22, mem=811.4M)
[01/10 16:58:23     91s] *** Begin netlist parsing (mem=1126.5M) ***
[01/10 16:58:23     91s] Created 489 new cells from 1 timing libraries.
[01/10 16:58:23     91s] Reading netlist ...
[01/10 16:58:23     91s] Backslashed names will retain backslash and a trailing blank character.
[01/10 16:58:23     91s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/10 16:58:23     92s] 
[01/10 16:58:23     92s] *** Memory Usage v#1 (Current mem = 1128.531M, initial mem = 476.039M) ***
[01/10 16:58:23     92s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=1128.5M) ***
[01/10 16:58:23     92s] #% End Load netlist data ... (date=01/10 16:58:23, total cpu=0:00:00.2, real=0:00:01.0, peak res=822.3M, current mem=822.3M)
[01/10 16:58:23     92s] Top level cell is picorv32.
[01/10 16:58:23     92s] Hooked 489 DB cells to tlib cells.
[01/10 16:58:23     92s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=827.6M, current mem=827.6M)
[01/10 16:58:23     92s] Starting recursive module instantiation check.
[01/10 16:58:23     92s] No recursion found.
[01/10 16:58:23     92s] Building hierarchical netlist for Cell picorv32 ...
[01/10 16:58:23     92s] *** Netlist is unique.
[01/10 16:58:23     92s] **WARN: (IMPTRN-1103):	Cell (0) ACHCONX2's height is less than placement-grid.
[01/10 16:58:23     92s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/10 16:58:23     92s] ** info: there are 584 modules.
[01/10 16:58:23     92s] ** info: there are 9104 stdCell insts.
[01/10 16:58:23     92s] 
[01/10 16:58:23     92s] *** Memory Usage v#1 (Current mem = 1187.457M, initial mem = 476.039M) ***
[01/10 16:58:23     92s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:58:23     92s] Type 'man IMPFP-3961' for more detail.
[01/10 16:58:23     92s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:58:23     92s] Type 'man IMPFP-3961' for more detail.
[01/10 16:58:23     92s] Start create_tracks
[01/10 16:58:24     92s] Extraction setup Started 
[01/10 16:58:24     92s] 
[01/10 16:58:24     92s] Trim Metal Layers:
[01/10 16:58:24     92s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/10 16:58:24     92s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/10 16:58:24     92s] __QRC_SADV_USE_LE__ is set 0
[01/10 16:58:25     94s] Metal Layer Id 1 is Metal1 
[01/10 16:58:25     94s] Metal Layer Id 2 is Metal2 
[01/10 16:58:25     94s] Metal Layer Id 3 is Metal3 
[01/10 16:58:25     94s] Metal Layer Id 4 is Metal4 
[01/10 16:58:25     94s] Metal Layer Id 5 is Metal5 
[01/10 16:58:25     94s] Metal Layer Id 6 is Metal6 
[01/10 16:58:25     94s] Metal Layer Id 7 is Metal7 
[01/10 16:58:25     94s] Metal Layer Id 8 is Metal8 
[01/10 16:58:25     94s] Metal Layer Id 9 is Metal9 
[01/10 16:58:25     94s] Metal Layer Id 10 is Metal10 
[01/10 16:58:25     94s] Metal Layer Id 11 is Metal11 
[01/10 16:58:25     94s] Via Layer Id 33 is Cont 
[01/10 16:58:25     94s] Via Layer Id 34 is Via1 
[01/10 16:58:25     94s] Via Layer Id 35 is Via2 
[01/10 16:58:25     94s] Via Layer Id 36 is Via3 
[01/10 16:58:25     94s] Via Layer Id 37 is Via4 
[01/10 16:58:25     94s] Via Layer Id 38 is Via5 
[01/10 16:58:25     94s] Via Layer Id 39 is Via6 
[01/10 16:58:25     94s] Via Layer Id 40 is Via7 
[01/10 16:58:25     94s] Via Layer Id 41 is Via8 
[01/10 16:58:25     94s] Via Layer Id 42 is Via9 
[01/10 16:58:25     94s] Via Layer Id 43 is Via10 
[01/10 16:58:25     94s] Via Layer Id 44 is Bondpad 
[01/10 16:58:25     94s] 
[01/10 16:58:25     94s] Trim Metal Layers:
[01/10 16:58:25     94s] Generating auto layer map file.
[01/10 16:58:25     94s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/10 16:58:25     94s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/10 16:58:25     94s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/10 16:58:25     94s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/10 16:58:25     94s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/10 16:58:25     94s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/10 16:58:25     94s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/10 16:58:25     94s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/10 16:58:25     94s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/10 16:58:25     94s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/10 16:58:25     94s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/10 16:58:25     94s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/10 16:58:25     94s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/10 16:58:25     94s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/10 16:58:25     94s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/10 16:58:25     94s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/10 16:58:25     94s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/10 16:58:25     94s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/10 16:58:25     94s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/10 16:58:25     94s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/10 16:58:25     94s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/10 16:58:25     94s] Metal Layer Id 1 mapped to 5 
[01/10 16:58:25     94s] Via Layer Id 1 mapped to 6 
[01/10 16:58:25     94s] Metal Layer Id 2 mapped to 7 
[01/10 16:58:25     94s] Via Layer Id 2 mapped to 8 
[01/10 16:58:25     94s] Metal Layer Id 3 mapped to 9 
[01/10 16:58:25     94s] Via Layer Id 3 mapped to 10 
[01/10 16:58:25     94s] Metal Layer Id 4 mapped to 11 
[01/10 16:58:25     94s] Via Layer Id 4 mapped to 12 
[01/10 16:58:25     94s] Metal Layer Id 5 mapped to 13 
[01/10 16:58:25     94s] Via Layer Id 5 mapped to 14 
[01/10 16:58:25     94s] Metal Layer Id 6 mapped to 15 
[01/10 16:58:25     94s] Via Layer Id 6 mapped to 16 
[01/10 16:58:25     94s] Metal Layer Id 7 mapped to 17 
[01/10 16:58:25     94s] Via Layer Id 7 mapped to 18 
[01/10 16:58:25     94s] Metal Layer Id 8 mapped to 19 
[01/10 16:58:25     94s] Via Layer Id 8 mapped to 20 
[01/10 16:58:25     94s] Metal Layer Id 9 mapped to 21 
[01/10 16:58:25     94s] Via Layer Id 9 mapped to 22 
[01/10 16:58:25     94s] Metal Layer Id 10 mapped to 23 
[01/10 16:58:25     94s] Via Layer Id 10 mapped to 24 
[01/10 16:58:25     94s] Metal Layer Id 11 mapped to 25 
[01/10 16:58:25     94s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/10 16:58:25     94s] eee: Reading patterns meta data.
[01/10 16:58:25     94s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/10 16:58:25     94s] Restore PreRoute Pattern Extraction data failed.
[01/10 16:58:25     94s] Importing multi-corner technology file(s) for preRoute extraction...
[01/10 16:58:25     94s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/10 16:58:27     95s] Metal Layer Id 1 is Metal1 
[01/10 16:58:27     95s] Metal Layer Id 2 is Metal2 
[01/10 16:58:27     95s] Metal Layer Id 3 is Metal3 
[01/10 16:58:27     95s] Metal Layer Id 4 is Metal4 
[01/10 16:58:27     95s] Metal Layer Id 5 is Metal5 
[01/10 16:58:27     95s] Metal Layer Id 6 is Metal6 
[01/10 16:58:27     95s] Metal Layer Id 7 is Metal7 
[01/10 16:58:27     95s] Metal Layer Id 8 is Metal8 
[01/10 16:58:27     95s] Metal Layer Id 9 is Metal9 
[01/10 16:58:27     95s] Metal Layer Id 10 is Metal10 
[01/10 16:58:27     95s] Metal Layer Id 11 is Metal11 
[01/10 16:58:27     95s] Via Layer Id 33 is Cont 
[01/10 16:58:27     95s] Via Layer Id 34 is Via1 
[01/10 16:58:27     95s] Via Layer Id 35 is Via2 
[01/10 16:58:27     95s] Via Layer Id 36 is Via3 
[01/10 16:58:27     95s] Via Layer Id 37 is Via4 
[01/10 16:58:27     95s] Via Layer Id 38 is Via5 
[01/10 16:58:27     95s] Via Layer Id 39 is Via6 
[01/10 16:58:27     95s] Via Layer Id 40 is Via7 
[01/10 16:58:27     95s] Via Layer Id 41 is Via8 
[01/10 16:58:27     95s] Via Layer Id 42 is Via9 
[01/10 16:58:27     95s] Via Layer Id 43 is Via10 
[01/10 16:58:27     95s] Via Layer Id 44 is Bondpad 
[01/10 16:58:27     95s] 
[01/10 16:58:27     95s] Trim Metal Layers:
[01/10 16:58:27     95s] Generating auto layer map file.
[01/10 16:58:27     95s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/10 16:58:27     95s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/10 16:58:27     95s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/10 16:58:27     95s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/10 16:58:27     95s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/10 16:58:27     95s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/10 16:58:27     95s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/10 16:58:27     95s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/10 16:58:27     95s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/10 16:58:27     95s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/10 16:58:27     95s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/10 16:58:27     95s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/10 16:58:27     95s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/10 16:58:27     95s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/10 16:58:27     95s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/10 16:58:27     95s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/10 16:58:27     95s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/10 16:58:27     95s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/10 16:58:27     95s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/10 16:58:27     95s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/10 16:58:27     95s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/10 16:58:27     95s] Metal Layer Id 1 mapped to 5 
[01/10 16:58:27     95s] Via Layer Id 1 mapped to 6 
[01/10 16:58:27     95s] Metal Layer Id 2 mapped to 7 
[01/10 16:58:27     95s] Via Layer Id 2 mapped to 8 
[01/10 16:58:27     95s] Metal Layer Id 3 mapped to 9 
[01/10 16:58:27     95s] Via Layer Id 3 mapped to 10 
[01/10 16:58:27     95s] Metal Layer Id 4 mapped to 11 
[01/10 16:58:27     95s] Via Layer Id 4 mapped to 12 
[01/10 16:58:27     95s] Metal Layer Id 5 mapped to 13 
[01/10 16:58:27     95s] Via Layer Id 5 mapped to 14 
[01/10 16:58:27     95s] Metal Layer Id 6 mapped to 15 
[01/10 16:58:27     95s] Via Layer Id 6 mapped to 16 
[01/10 16:58:27     95s] Metal Layer Id 7 mapped to 17 
[01/10 16:58:27     95s] Via Layer Id 7 mapped to 18 
[01/10 16:58:27     95s] Metal Layer Id 8 mapped to 19 
[01/10 16:58:27     95s] Via Layer Id 8 mapped to 20 
[01/10 16:58:27     95s] Metal Layer Id 9 mapped to 21 
[01/10 16:58:27     95s] Via Layer Id 9 mapped to 22 
[01/10 16:58:27     95s] Metal Layer Id 10 mapped to 23 
[01/10 16:58:27     95s] Via Layer Id 10 mapped to 24 
[01/10 16:58:27     95s] Metal Layer Id 11 mapped to 25 
[01/10 16:58:30     98s] Completed (cpu: 0:00:05.8 real: 0:00:06.0)
[01/10 16:58:30     98s] Set Shrink Factor to 1.00000
[01/10 16:58:30     98s] Summary of Active RC-Corners : 
[01/10 16:58:30     98s]  
[01/10 16:58:30     98s]  Analysis View: default_emulate_view
[01/10 16:58:30     98s]     RC-Corner Name        : default_emulate_rc_corner
[01/10 16:58:30     98s]     RC-Corner Index       : 0
[01/10 16:58:30     98s]     RC-Corner Temperature : 125 Celsius
[01/10 16:58:30     98s]     RC-Corner Cap Table   : ''
[01/10 16:58:30     98s]     RC-Corner PreRoute Res Factor         : 1
[01/10 16:58:30     98s]     RC-Corner PreRoute Cap Factor         : 1
[01/10 16:58:30     98s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/10 16:58:30     98s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/10 16:58:30     98s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/10 16:58:30     98s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/10 16:58:30     98s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/10 16:58:30     98s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/10 16:58:30     98s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/10 16:58:30     98s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/10 16:58:30     98s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/10 16:58:30     98s] 
[01/10 16:58:30     98s] Trim Metal Layers:
[01/10 16:58:30     98s] LayerId::1 widthSet size::1
[01/10 16:58:30     98s] LayerId::2 widthSet size::1
[01/10 16:58:30     98s] LayerId::3 widthSet size::1
[01/10 16:58:30     98s] LayerId::4 widthSet size::1
[01/10 16:58:30     98s] LayerId::5 widthSet size::1
[01/10 16:58:30     98s] LayerId::6 widthSet size::1
[01/10 16:58:30     98s] LayerId::7 widthSet size::1
[01/10 16:58:30     98s] LayerId::8 widthSet size::1
[01/10 16:58:30     98s] LayerId::9 widthSet size::1
[01/10 16:58:30     98s] LayerId::10 widthSet size::1
[01/10 16:58:30     98s] LayerId::11 widthSet size::1
[01/10 16:58:30     98s] Updating RC grid for preRoute extraction ...
[01/10 16:58:30     98s] eee: pegSigSF::1.070000
[01/10 16:58:30     98s] Initializing multi-corner resistance tables ...
[01/10 16:58:30     98s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:58:30     98s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 16:58:30     98s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 16:58:30     98s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/10 16:58:30     98s] *Info: initialize multi-corner CTS.
[01/10 16:58:30     98s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.4M, current mem=911.2M)
[01/10 16:58:30     98s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/10 16:58:30     98s] Current (total cpu=0:01:39, real=0:10:28, peak res=1154.7M, current mem=1154.7M)
[01/10 16:58:30     98s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/10 16:58:30     98s] 
[01/10 16:58:30     98s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/10 16:58:30     98s] 
[01/10 16:58:30     99s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/10 16:58:30     99s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1173.1M, current mem=1173.1M)
[01/10 16:58:30     99s] Current (total cpu=0:01:39, real=0:10:28, peak res=1173.1M, current mem=1173.1M)
[01/10 16:58:30     99s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/10 16:58:30     99s] Summary for sequential cells identification: 
[01/10 16:58:30     99s]   Identified SBFF number: 104
[01/10 16:58:30     99s]   Identified MBFF number: 0
[01/10 16:58:30     99s]   Identified SB Latch number: 0
[01/10 16:58:30     99s]   Identified MB Latch number: 0
[01/10 16:58:30     99s]   Not identified SBFF number: 16
[01/10 16:58:30     99s]   Not identified MBFF number: 0
[01/10 16:58:30     99s]   Not identified SB Latch number: 0
[01/10 16:58:30     99s]   Not identified MB Latch number: 0
[01/10 16:58:30     99s]   Number of sequential cells which are not FFs: 32
[01/10 16:58:30     99s] Total number of combinational cells: 327
[01/10 16:58:30     99s] Total number of sequential cells: 152
[01/10 16:58:30     99s] Total number of tristate cells: 10
[01/10 16:58:30     99s] Total number of level shifter cells: 0
[01/10 16:58:30     99s] Total number of power gating cells: 0
[01/10 16:58:30     99s] Total number of isolation cells: 0
[01/10 16:58:30     99s] Total number of power switch cells: 0
[01/10 16:58:30     99s] Total number of pulse generator cells: 0
[01/10 16:58:30     99s] Total number of always on buffers: 0
[01/10 16:58:30     99s] Total number of retention cells: 0
[01/10 16:58:30     99s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/10 16:58:30     99s] Total number of usable buffers: 16
[01/10 16:58:30     99s] List of unusable buffers:
[01/10 16:58:30     99s] Total number of unusable buffers: 0
[01/10 16:58:30     99s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/10 16:58:30     99s] Total number of usable inverters: 19
[01/10 16:58:30     99s] List of unusable inverters:
[01/10 16:58:30     99s] Total number of unusable inverters: 0
[01/10 16:58:30     99s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/10 16:58:30     99s] Total number of identified usable delay cells: 8
[01/10 16:58:30     99s] List of identified unusable delay cells:
[01/10 16:58:30     99s] Total number of identified unusable delay cells: 0
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Deleting Cell Server End ...
[01/10 16:58:30     99s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.9M, current mem=1193.9M)
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:58:30     99s] Summary for sequential cells identification: 
[01/10 16:58:30     99s]   Identified SBFF number: 104
[01/10 16:58:30     99s]   Identified MBFF number: 0
[01/10 16:58:30     99s]   Identified SB Latch number: 0
[01/10 16:58:30     99s]   Identified MB Latch number: 0
[01/10 16:58:30     99s]   Not identified SBFF number: 16
[01/10 16:58:30     99s]   Not identified MBFF number: 0
[01/10 16:58:30     99s]   Not identified SB Latch number: 0
[01/10 16:58:30     99s]   Not identified MB Latch number: 0
[01/10 16:58:30     99s]   Number of sequential cells which are not FFs: 32
[01/10 16:58:30     99s]  Visiting view : default_emulate_view
[01/10 16:58:30     99s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 16:58:30     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 16:58:30     99s]  Visiting view : default_emulate_view
[01/10 16:58:30     99s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 16:58:30     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 16:58:30     99s] TLC MultiMap info (StdDelay):
[01/10 16:58:30     99s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 16:58:30     99s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 16:58:30     99s]  Setting StdDelay to: 38ps
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:58:30     99s] 
[01/10 16:58:30     99s] TimeStamp Deleting Cell Server End ...
[01/10 16:58:30     99s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 17:06:55    150s] <CMD> getIoFlowFlag
[01/10 17:07:05    151s] <CMD> setIoFlowFlag 0
[01/10 17:07:05    151s] <CMD> floorPlan -site CoreSite -r 0.99200565971 0.70 0.0 0.0 0.0 0.0
[01/10 17:07:05    151s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:07:05    151s] Type 'man IMPFP-3961' for more detail.
[01/10 17:07:05    151s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:07:05    151s] Type 'man IMPFP-3961' for more detail.
[01/10 17:07:05    151s] Start create_tracks
[01/10 17:07:05    151s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 17:07:05    151s] <CMD> uiSetTool select
[01/10 17:07:05    151s] <CMD> getIoFlowFlag
[01/10 17:07:05    151s] <CMD> fit
[01/10 17:08:37    161s] <CMD> setIoFlowFlag 0
[01/10 17:08:37    161s] <CMD> floorPlan -site CoreSite -r 0.975771749298 0.70 15.0 0.0 15.0 15.0
[01/10 17:08:37    161s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:37    161s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:37    161s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:37    161s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:37    161s] Start create_tracks
[01/10 17:08:37    161s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 17:08:37    161s] <CMD> uiSetTool select
[01/10 17:08:37    161s] <CMD> getIoFlowFlag
[01/10 17:08:37    161s] <CMD> fit
[01/10 17:08:40    161s] <CMD> getIoFlowFlag
[01/10 17:08:50    162s] <CMD> setIoFlowFlag 0
[01/10 17:08:50    162s] <CMD> floorPlan -site CoreSite -r 0.959693877551 0.699765 15.0 15.0 15.0 15.0
[01/10 17:08:50    162s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:50    162s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:50    162s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:50    162s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:50    162s] Start create_tracks
[01/10 17:08:50    162s] <CMD> uiSetTool select
[01/10 17:08:50    162s] <CMD> getIoFlowFlag
[01/10 17:08:50    162s] <CMD> fit
[01/10 17:08:56    163s] <CMD> setIoFlowFlag 0
[01/10 17:08:56    163s] <CMD> floorPlan -site CoreSite -r 0.959693877551 0.70 15.0 15.01 15.0 15.01
[01/10 17:08:56    163s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:56    163s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:56    163s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:56    163s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:56    163s] Start create_tracks
[01/10 17:08:56    163s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 17:08:56    163s] <CMD> uiSetTool select
[01/10 17:08:56    163s] <CMD> getIoFlowFlag
[01/10 17:08:56    163s] <CMD> fit
[01/10 17:08:57    163s] <CMD> setIoFlowFlag 0
[01/10 17:08:57    163s] <CMD> floorPlan -site CoreSite -r 0.94388224471 0.699755 15.0 15.01 15.0 15.01
[01/10 17:08:57    163s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:57    163s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:57    163s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 17:08:57    163s] Type 'man IMPFP-3961' for more detail.
[01/10 17:08:57    163s] Start create_tracks
[01/10 17:08:57    163s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 17:08:57    163s] <CMD> uiSetTool select
[01/10 17:08:57    163s] <CMD> getIoFlowFlag
[01/10 17:08:57    163s] <CMD> fit
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:09:28    166s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:09:28    167s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:10:22    173s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/10 17:10:22    173s] The ring targets are set to core/block ring wires.
[01/10 17:10:22    173s] addRing command will consider rows while creating rings.
[01/10 17:10:22    173s] addRing command will disallow rings to go over rows.
[01/10 17:10:22    173s] addRing command will ignore shorts while creating rings.
[01/10 17:10:22    173s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/10 17:10:22    173s] 
[01/10 17:10:22    173s] 
[01/10 17:10:22    173s] viaInitial starts at Wed Jan 10 17:10:22 2024
viaInitial ends at Wed Jan 10 17:10:22 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1653.3M)
[01/10 17:10:22    173s] Ring generation is complete.
[01/10 17:10:22    173s] vias are now being generated.
[01/10 17:10:22    173s] addRing created 8 wires.
[01/10 17:10:22    173s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/10 17:10:22    173s] +--------+----------------+----------------+
[01/10 17:10:22    173s] |  Layer |     Created    |     Deleted    |
[01/10 17:10:22    173s] +--------+----------------+----------------+
[01/10 17:10:22    173s] | Metal10|        4       |       NA       |
[01/10 17:10:22    173s] |  Via10 |        8       |        0       |
[01/10 17:10:22    173s] | Metal11|        4       |       NA       |
[01/10 17:10:22    173s] +--------+----------------+----------------+
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeRingLayers {}
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 17:10:33    174s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 17:11:44    182s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/10 17:11:44    182s] addStripe will allow jog to connect padcore ring and block ring.
[01/10 17:11:44    182s] 
[01/10 17:11:44    182s] Stripes will stop at the boundary of the specified area.
[01/10 17:11:44    182s] When breaking rings, the power planner will consider the existence of blocks.
[01/10 17:11:44    182s] Stripes will not extend to closest target.
[01/10 17:11:44    182s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/10 17:11:44    182s] Stripes will not be created over regions without power planning wires.
[01/10 17:11:44    182s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/10 17:11:44    182s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/10 17:11:44    182s] Offset for stripe breaking is set to 0.
[01/10 17:11:44    182s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/10 17:11:44    182s] 
[01/10 17:11:44    182s] Initialize fgc environment(mem: 1658.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
[01/10 17:11:44    182s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
[01/10 17:11:44    182s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
[01/10 17:11:44    182s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.0M)
[01/10 17:11:44    182s] Starting stripe generation ...
[01/10 17:11:44    182s] Non-Default Mode Option Settings :
[01/10 17:11:44    182s]   NONE
[01/10 17:11:44    182s] Stripe generation is complete.
[01/10 17:11:44    182s] vias are now being generated.
[01/10 17:11:44    182s] addStripe created 6 wires.
[01/10 17:11:44    182s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/10 17:11:44    182s] +--------+----------------+----------------+
[01/10 17:11:44    182s] |  Layer |     Created    |     Deleted    |
[01/10 17:11:44    182s] +--------+----------------+----------------+
[01/10 17:11:44    182s] |  Via10 |       12       |        0       |
[01/10 17:11:44    182s] | Metal11|        6       |       NA       |
[01/10 17:11:44    182s] +--------+----------------+----------------+
[01/10 17:13:47    195s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/10 17:13:58    196s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/10 17:14:06    197s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/10 17:14:14    197s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/10 17:14:24    199s] <CMD> zoomBox -17.42700 -10.95150 226.46050 207.38000
[01/10 17:15:32    206s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/10 17:15:41    207s] <CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
[01/10 17:15:47    208s] <CMD> zoomBox -21.93700 -12.12050 264.98950 244.74000
[01/10 17:15:48    208s] <CMD> zoomBox -27.83250 -13.56150 309.72850 288.62750
[01/10 17:15:52    208s] <CMD> zoomBox -17.09000 -8.97650 269.83700 247.88450
[01/10 17:15:52    208s] <CMD> zoomBox -7.95900 -5.07900 235.92900 213.25300
[01/10 17:15:52    209s] <CMD> zoomBox 20.82550 7.20650 129.04050 104.08200
[01/10 17:15:54    209s] <CMD> zoomBox 24.26950 8.67650 116.25200 91.02050
[01/10 17:15:55    209s] <CMD> zoomBox -3.70150 3.96850 123.61050 117.94000
[01/10 17:15:56    209s] <CMD> zoomBox 1.04150 6.34000 109.25700 103.21600
[01/10 17:15:57    209s] <CMD> zoomBox 3.45650 8.48200 95.43950 90.82650
[01/10 17:15:57    209s] <CMD> zoomBox 7.02250 11.91600 73.48050 71.41000
[01/10 17:15:58    209s] <CMD> zoomBox 8.41500 13.25700 64.90450 63.82700
[01/10 17:15:59    209s] <CMD> zoomBox 9.59900 14.39700 57.61500 57.38150
[01/10 17:16:00    210s] <CMD> zoomBox 10.54000 15.83150 51.35350 52.36850
[01/10 17:16:04    210s] <CMD> zoomBox 9.14200 14.99300 57.15800 57.97750
[01/10 17:16:05    210s] <CMD> zoomBox 7.49750 14.00650 63.98700 64.57650
[01/10 17:16:05    210s] <CMD> zoomBox 5.56300 12.84550 72.02150 72.34000
[01/10 17:16:05    210s] <CMD> zoomBox 3.28700 11.48000 81.47350 81.47350
[01/10 17:16:06    210s] <CMD> zoomBox 0.60950 9.87350 92.59350 92.21900
[01/10 17:18:28    225s] <CMD> zoomBox -7.07650 2.16700 101.14000 99.04400
[01/10 17:18:28    225s] <CMD> zoomBox -26.81100 -17.56750 122.97050 116.51900
[01/10 17:19:14    230s] <CMD> zoomBox -40.79700 -26.69750 135.41700 131.05150
[01/10 17:19:19    230s] <CMD> zoomBox -56.80800 -40.45550 150.50250 145.13150
[01/10 17:19:19    230s] <CMD> zoomBox -67.74100 -57.63550 176.15400 160.70250
[01/10 17:19:21    231s] <CMD> zoomBox -93.52050 -73.94950 193.41450 182.91850
[01/10 17:21:18    243s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -extendNearestTarget -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -targetNumber -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -targetSearchDistance -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -padPinSplit -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -padRingLefConvention -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -signalPinAsPG -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -corePinLength -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -viaConnectToShape -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -layerNormalCost -quiet
[01/10 17:21:18    243s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[01/10 17:21:23    243s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/10 17:21:23    243s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/10 17:21:23    243s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/10 17:21:23    243s] *** Begin SPECIAL ROUTE on Wed Jan 10 17:21:23 2024 ***
[01/10 17:21:23    243s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/10 17:21:23    243s] SPECIAL ROUTE ran on machine: cn90.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)
[01/10 17:21:23    243s] 
[01/10 17:21:23    243s] Begin option processing ...
[01/10 17:21:23    243s] srouteConnectPowerBump set to false
[01/10 17:21:23    243s] routeSelectNet set to "VDD VSS"
[01/10 17:21:23    243s] routeSpecial set to true
[01/10 17:21:23    243s] srouteBottomLayerLimit set to 1
[01/10 17:21:23    243s] srouteBottomTargetLayerLimit set to 1
[01/10 17:21:23    243s] srouteConnectBlockPin set to false
[01/10 17:21:23    243s] srouteConnectConverterPin set to false
[01/10 17:21:23    243s] srouteConnectPadPin set to false
[01/10 17:21:23    243s] srouteConnectStripe set to false
[01/10 17:21:23    243s] srouteCrossoverViaBottomLayer set to 1
[01/10 17:21:23    243s] srouteCrossoverViaTopLayer set to 11
[01/10 17:21:23    243s] srouteFollowCorePinEnd set to 3
[01/10 17:21:23    243s] srouteFollowPadPin set to false
[01/10 17:21:23    243s] srouteJogControl set to "preferWithChanges differentLayer"
[01/10 17:21:23    243s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/10 17:21:23    243s] sroutePadPinAllPorts set to true
[01/10 17:21:23    243s] sroutePreserveExistingRoutes set to true
[01/10 17:21:23    243s] srouteRoutePowerBarPortOnBothDir set to true
[01/10 17:21:23    243s] srouteStopBlockPin set to "nearestTarget"
[01/10 17:21:23    243s] srouteTopLayerLimit set to 11
[01/10 17:21:23    243s] srouteTopTargetLayerLimit set to 11
[01/10 17:21:23    243s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3133.00 megs.
[01/10 17:21:23    243s] 
[01/10 17:21:23    243s] Reading DB technology information...
[01/10 17:21:24    244s] Finished reading DB technology information.
[01/10 17:21:24    244s] Reading floorplan and netlist information...
[01/10 17:21:24    244s] Finished reading floorplan and netlist information.
[01/10 17:21:24    244s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/10 17:21:24    244s]    **WARN: CORE MACRO ACHCONX2 has no site specification
[01/10 17:21:24    244s]    A total of 1 warning.
[01/10 17:21:24    244s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/10 17:21:24    244s] Read in 2 nondefault rules, 0 used
[01/10 17:21:24    244s] Read in 583 macros, 115 used
[01/10 17:21:24    244s] Read in 115 components
[01/10 17:21:24    244s]   115 core components: 115 unplaced, 0 placed, 0 fixed
[01/10 17:21:24    244s] Read in 2 physical pins
[01/10 17:21:24    244s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[01/10 17:21:24    244s] Read in 409 logical pins
[01/10 17:21:24    244s] Read in 401 nets
[01/10 17:21:24    244s] Read in 2 special nets, 2 routed
[01/10 17:21:24    244s] Read in 232 terminals
[01/10 17:21:24    244s] 2 nets selected.
[01/10 17:21:24    244s] 
[01/10 17:21:24    244s] Begin power routing ...
[01/10 17:21:24    244s] CPU time for VDD FollowPin 0 seconds
[01/10 17:21:24    244s] CPU time for VSS FollowPin 0 seconds
[01/10 17:21:24    244s]   Number of Core ports routed: 240
[01/10 17:21:24    244s]   Number of Followpin connections: 120
[01/10 17:21:24    244s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3136.00 megs.
[01/10 17:21:24    244s] 
[01/10 17:21:24    244s] 
[01/10 17:21:24    244s] 
[01/10 17:21:24    244s]  Begin updating DB with routing results ...
[01/10 17:21:24    244s]  Updating DB with 2 io pins ...
[01/10 17:21:24    244s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/10 17:21:24    244s] Pin and blockage extraction finished
[01/10 17:21:24    244s] 
[01/10 17:21:24    244s] sroute created 360 wires.
[01/10 17:21:24    244s] ViaGen created 2160 vias, deleted 0 via to avoid violation.
[01/10 17:21:24    244s] +--------+----------------+----------------+
[01/10 17:21:24    244s] |  Layer |     Created    |     Deleted    |
[01/10 17:21:24    244s] +--------+----------------+----------------+
[01/10 17:21:24    244s] | Metal1 |       360      |       NA       |
[01/10 17:21:24    244s] |  Via1  |       240      |        0       |
[01/10 17:21:24    244s] |  Via2  |       240      |        0       |
[01/10 17:21:24    244s] |  Via3  |       240      |        0       |
[01/10 17:21:24    244s] |  Via4  |       240      |        0       |
[01/10 17:21:24    244s] |  Via5  |       240      |        0       |
[01/10 17:21:24    244s] |  Via6  |       240      |        0       |
[01/10 17:21:24    244s] |  Via7  |       240      |        0       |
[01/10 17:21:24    244s] |  Via8  |       240      |        0       |
[01/10 17:21:24    244s] |  Via9  |       240      |        0       |
[01/10 17:21:24    244s] +--------+----------------+----------------+
[01/10 17:21:25    244s] <CMD> zoomBox -112.32050 -85.41300 225.25000 216.78450
[01/10 17:21:26    244s] <CMD> zoomBox -134.43800 -98.89950 262.70350 256.62700
[01/10 17:21:27    244s] <CMD> zoomBox -80.64700 -57.36150 256.92350 244.83600
[01/10 17:21:30    245s] <CMD> zoomBox -39.36250 52.67700 167.94850 238.26450
[01/10 17:21:31    245s] <CMD> zoomBox -29.50650 78.26200 146.70800 236.01150
[01/10 17:21:31    245s] <CMD> zoomBox -21.12900 100.00900 128.65350 234.09650
[01/10 17:21:31    245s] <CMD> zoomBox -2.81100 147.56300 89.17450 229.90950
[01/10 17:21:32    245s] <CMD> zoomBox 1.11550 158.93300 79.30350 228.92800
[01/10 17:21:33    245s] <CMD> zoomBox -19.26150 99.93300 130.52300 234.02200
[01/10 17:21:33    245s] <CMD> zoomBox -46.04750 22.37650 197.85150 240.71800
[01/10 17:21:34    245s] <CMD> zoomBox -72.70850 -54.81950 264.86800 247.38350
[01/10 17:21:34    245s] <CMD> zoomBox -89.66350 -103.91100 307.48550 251.62200
[01/10 17:21:35    246s] <CMD> zoomBox -98.73050 -154.23100 368.50400 264.04350
[01/10 17:21:35    246s] <CMD> zoomBox -69.98950 -94.21000 327.16000 261.32350
[01/10 17:21:39    246s] <CMD> zoomBox -27.69000 86.99350 148.52750 244.74600
[01/10 17:21:39    246s] <CMD> zoomBox -8.90400 167.30500 69.28500 237.30100
[01/10 17:21:40    246s] <CMD> zoomBox -5.39950 173.82900 61.06150 233.32600
[01/10 17:21:41    246s] <CMD> zoomBox -2.17550 178.18800 54.31650 228.76050
[01/10 17:21:42    247s] <CMD> zoomBox -19.57450 151.68800 88.64600 248.56850
[01/10 17:21:42    247s] <CMD> zoomBox -33.55500 130.39450 116.23100 264.48500
[01/10 17:21:43    247s] <CMD> zoomBox -42.44600 116.85300 133.77300 274.60650
[01/10 17:21:43    247s] <CMD> zoomBox -43.57250 101.08300 163.74400 286.67550
[01/10 17:21:43    247s] <CMD> zoomBox -47.31150 82.43500 196.59050 300.77950
[01/10 17:21:43    247s] <CMD> zoomBox -51.71100 60.49650 235.23300 317.37250
[01/10 17:21:44    247s] <CMD> zoomBox -73.06650 25.38400 264.51500 327.59150
[01/10 17:21:44    247s] <CMD> zoomBox -97.88250 -16.15550 299.27250 339.38300
[01/10 17:21:45    247s] <CMD> zoomBox -110.84800 -43.08400 356.39300 375.19650
[01/10 17:26:36    277s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 17:26:36    277s] <CMD> setEndCapMode -reset
[01/10 17:26:36    277s] <CMD> setEndCapMode -boundary_tap false
[01/10 17:26:36    277s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/10 17:26:36    277s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/10 17:26:36    277s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/10 17:26:36    277s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/10 17:26:36    277s] <CMD> setPlaceMode -reset
[01/10 17:26:36    277s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/10 17:29:07    293s] <CMD> setDesignMode -process 45
[01/10 17:29:07    293s] ##  Process: 45            (User Set)               
[01/10 17:29:07    293s] ##     Node: (not set)                           
[01/10 17:29:07    293s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/10 17:29:07    293s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/10 17:29:07    293s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/10 17:29:07    293s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/10 17:29:07    293s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/10 17:29:07    293s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/10 17:29:23    295s] <CMD> getPlaceMode
[01/10 17:29:23    295s] -place_design_floorplan_mode false         # bool, default=false
[01/10 17:29:23    295s] -place_design_refine_macro false           # bool, default=false
[01/10 17:29:23    295s] -place_design_refine_place true            # bool, default=true
[01/10 17:29:23    295s] -place_detail_activity_power_driven false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_allow_border_pin_abut false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_allow_single_height_row_symmetry_x {}
[01/10 17:29:23    295s]                                            # string, default=""
[01/10 17:29:23    295s] -place_detail_check_cut_spacing false      # bool, default=false
[01/10 17:29:23    295s] -place_detail_check_inst_space_group false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_check_route false            # bool, default=false, user setting
[01/10 17:29:23    295s] -place_detail_color_aware_legal false      # bool, default=false
[01/10 17:29:23    295s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[01/10 17:29:23    295s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[01/10 17:29:23    295s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[01/10 17:29:23    295s] -place_detail_fixed_shifter false          # bool, default=false
[01/10 17:29:23    295s] -place_detail_honor_inst_pad false         # bool, default=false
[01/10 17:29:23    295s] -place_detail_io_pin_blockage false        # bool, default=false
[01/10 17:29:23    295s] -place_detail_iraware_max_drive_strength 0
[01/10 17:29:23    295s]                                            # float, default=0, min=0, max=2147483647
[01/10 17:29:23    295s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[01/10 17:29:23    295s] -place_detail_irdrop_aware_timing_effort high
[01/10 17:29:23    295s]                                            # enums={none standard high}, default=high
[01/10 17:29:23    295s] -place_detail_irdrop_region_number 100     # uint, default=100
[01/10 17:29:23    295s] -place_detail_legalization_inst_gap 0      # int, default=0
[01/10 17:29:23    295s] -place_detail_max_shifter_column_depth 9999
[01/10 17:29:23    295s]                                            # float, default=9999
[01/10 17:29:23    295s] -place_detail_max_shifter_depth 9999       # float, default=9999
[01/10 17:29:23    295s] -place_detail_max_shifter_row_depth 9999
[01/10 17:29:23    295s]                                            # float, default=9999
[01/10 17:29:23    295s] -place_detail_no_filler_without_implant false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_pad_fixed_insts false        # bool, default=false
[01/10 17:29:23    295s] -place_detail_pad_physical_cells false     # bool, default=false
[01/10 17:29:23    295s] -place_detail_preroute_as_obs {}           # string, default=""
[01/10 17:29:23    295s] -place_detail_preserve_routing true        # bool, default=true, user setting
[01/10 17:29:23    295s] -place_detail_remove_affected_routing false
[01/10 17:29:23    295s]                                            # bool, default=false, user setting
[01/10 17:29:23    295s] -place_detail_sdp_alignment_in_refine false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[01/10 17:29:23    295s] -place_detail_use_check_drc false          # bool, default=false
[01/10 17:29:23    295s] -place_detail_use_diffusion_transition_fill false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_use_GA_filler_groups false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_use_no_diffusion_one_site_filler false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_detail_wire_length_opt_effort medium
[01/10 17:29:23    295s]                                            # enums={none medium high}, default=medium
[01/10 17:29:23    295s] -place_global_activity_power_driven false
[01/10 17:29:23    295s]                                            # enums={false true}, default=false
[01/10 17:29:23    295s] -place_global_activity_power_driven_effort standard
[01/10 17:29:23    295s]                                            # enums={standard high}, default=standard
[01/10 17:29:23    295s] -place_global_align_macro false            # bool, default=false
[01/10 17:29:23    295s] -place_global_allow_3d_stack false         # bool, default=false
[01/10 17:29:23    295s] -place_global_auto_blockage_in_channel partial
[01/10 17:29:23    295s]                                            # enums={none soft partial}, default=partial
[01/10 17:29:23    295s] -place_global_clock_gate_aware true        # bool, default=true, user setting
[01/10 17:29:23    295s] -place_global_clock_power_driven true      # bool, default=true
[01/10 17:29:23    295s] -place_global_clock_power_driven_effort low
[01/10 17:29:23    295s]                                            # enums={low standard high}, default=low
[01/10 17:29:23    295s] -place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
[01/10 17:29:23    295s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[01/10 17:29:23    295s] -place_global_cpg_file {}                  # string, default=""
[01/10 17:29:23    295s] -place_global_enable_distributed_place false
[01/10 17:29:23    295s]                                            # bool, default=false
[01/10 17:29:23    295s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[01/10 17:29:23    295s] -place_global_ignore_spare false           # bool, default=false, user setting
[01/10 17:29:23    295s] -place_global_max_density -1               # float, default=-1
[01/10 17:29:23    295s] -place_global_module_aware_spare false     # bool, default=false, user setting
[01/10 17:29:23    295s] -place_global_module_padding {}            # string, default=""
[01/10 17:29:23    295s] -place_global_place_io_pins true           # bool, default=false, user setting
[01/10 17:29:23    295s] -place_global_reorder_scan true            # bool, default=true, user setting
[01/10 17:29:23    295s] -place_global_sdp_alignment false          # bool, default=false
[01/10 17:29:23    295s] -place_global_sdp_place false              # enums={false true}, default=false
[01/10 17:29:23    295s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[01/10 17:29:23    295s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[01/10 17:29:23    295s] -place_global_uniform_density false        # enums={false true}, default=false
[01/10 17:29:23    295s] -place_hard_fence true                     # bool, default=true
[01/10 17:29:23    295s] -place_opt_post_place_tcl {}               # string, default=""
[01/10 17:29:23    295s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[01/10 17:29:23    295s] -place_spare_update_timing_graph true      # bool, default=true
[01/10 17:29:23    295s] -powerDriven false                         # bool, default=false, user setting, private
[01/10 17:29:23    295s] -timingDriven true                         # bool, default=true, user setting, private
[01/10 17:29:23    295s] 
[01/10 17:29:56    299s] <CMD> place_opt_design
[01/10 17:29:56    299s] **INFO: User settings:
[01/10 17:29:56    299s] setDesignMode -process                              45
[01/10 17:29:56    299s] setExtractRCMode -coupling_c_th                     0.1
[01/10 17:29:56    299s] setExtractRCMode -relative_c_th                     1
[01/10 17:29:56    299s] setExtractRCMode -total_c_th                        0
[01/10 17:29:56    299s] setUsefulSkewMode -maxAllowedDelay                  1
[01/10 17:29:56    299s] setUsefulSkewMode -noBoundary                       false
[01/10 17:29:56    299s] setDelayCalMode -engine                             aae
[01/10 17:29:56    299s] setPlaceMode -place_detail_check_route              false
[01/10 17:29:56    299s] setPlaceMode -place_detail_preserve_routing         true
[01/10 17:29:56    299s] setPlaceMode -place_detail_remove_affected_routing  false
[01/10 17:29:56    299s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/10 17:29:56    299s] setPlaceMode -place_global_clock_gate_aware         true
[01/10 17:29:56    299s] setPlaceMode -place_global_cong_effort              high
[01/10 17:29:56    299s] setPlaceMode -place_global_ignore_scan              true
[01/10 17:29:56    299s] setPlaceMode -place_global_ignore_spare             false
[01/10 17:29:56    299s] setPlaceMode -place_global_module_aware_spare       false
[01/10 17:29:56    299s] setPlaceMode -place_global_place_io_pins            true
[01/10 17:29:56    299s] setPlaceMode -place_global_reorder_scan             true
[01/10 17:29:56    299s] setPlaceMode -powerDriven                           false
[01/10 17:29:56    299s] setPlaceMode -timingDriven                          true
[01/10 17:29:56    299s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/10 17:29:56    299s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/10 17:29:56    299s] 
[01/10 17:29:56    299s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:04:59.2/0:41:51.9 (0.1), mem = 1691.7M
[01/10 17:29:56    299s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[01/10 17:29:56    299s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/10 17:29:56    299s] *** Starting GigaPlace ***
[01/10 17:29:56    299s] #optDebug: fT-E <X 2 3 1 0>
[01/10 17:29:56    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.7M, EPOCH TIME: 1704900596.950932
[01/10 17:29:56    299s] Processing tracks to init pin-track alignment.
[01/10 17:29:56    299s] z: 2, totalTracks: 1
[01/10 17:29:56    299s] z: 4, totalTracks: 1
[01/10 17:29:56    299s] z: 6, totalTracks: 1
[01/10 17:29:56    299s] z: 8, totalTracks: 1
[01/10 17:29:57    299s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:29:57    299s] All LLGs are deleted
[01/10 17:29:57    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1691.7M, EPOCH TIME: 1704900597.137935
[01/10 17:29:57    299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1691.7M, EPOCH TIME: 1704900597.138340
[01/10 17:29:57    299s] # Building picorv32 llgBox search-tree.
[01/10 17:29:57    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.7M, EPOCH TIME: 1704900597.141178
[01/10 17:29:57    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1691.7M, EPOCH TIME: 1704900597.143363
[01/10 17:29:57    299s] Max number of tech site patterns supported in site array is 256.
[01/10 17:29:57    299s] Core basic site is CoreSite
[01/10 17:29:57    299s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:29:57    299s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1691.7M, EPOCH TIME: 1704900597.188302
[01/10 17:29:57    299s] After signature check, allow fast init is false, keep pre-filter is false.
[01/10 17:29:57    299s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 17:29:57    299s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1691.7M, EPOCH TIME: 1704900597.189194
[01/10 17:29:57    299s] Use non-trimmed site array because memory saving is not enough.
[01/10 17:29:57    299s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 17:29:57    299s] SiteArray: use 761,856 bytes
[01/10 17:29:57    299s] SiteArray: current memory after site array memory allocation 1692.4M
[01/10 17:29:57    299s] SiteArray: FP blocked sites are writable
[01/10 17:29:57    299s] Estimated cell power/ground rail width = 0.160 um
[01/10 17:29:57    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:29:57    299s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1692.4M, EPOCH TIME: 1704900597.194314
[01/10 17:29:57    299s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1692.4M, EPOCH TIME: 1704900597.194550
[01/10 17:29:57    299s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 17:29:57    299s] Atter site array init, number of instance map data is 0.
[01/10 17:29:57    299s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.057, MEM:1692.4M, EPOCH TIME: 1704900597.200336
[01/10 17:29:57    299s] 
[01/10 17:29:57    299s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:29:57    299s] OPERPROF:     Starting CMU at level 3, MEM:1692.4M, EPOCH TIME: 1704900597.202063
[01/10 17:29:57    299s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1692.4M, EPOCH TIME: 1704900597.203619
[01/10 17:29:57    299s] 
[01/10 17:29:57    299s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:29:57    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:1692.4M, EPOCH TIME: 1704900597.205164
[01/10 17:29:57    299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1692.4M, EPOCH TIME: 1704900597.205250
[01/10 17:29:57    299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1692.4M, EPOCH TIME: 1704900597.205338
[01/10 17:29:57    299s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1692.4MB).
[01/10 17:29:57    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.260, MEM:1692.4M, EPOCH TIME: 1704900597.210926
[01/10 17:29:57    299s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1692.4M, EPOCH TIME: 1704900597.211003
[01/10 17:29:57    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] All LLGs are deleted
[01/10 17:29:57    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:57    299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1692.4M, EPOCH TIME: 1704900597.217687
[01/10 17:29:57    299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1692.4M, EPOCH TIME: 1704900597.218082
[01/10 17:29:57    299s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.013, MEM:1688.4M, EPOCH TIME: 1704900597.224350
[01/10 17:29:57    299s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:59.5/0:41:52.2 (0.1), mem = 1688.4M
[01/10 17:29:57    299s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 17:29:57    299s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1961, percentage of missing scan cell = 0.00% (0 / 1961)
[01/10 17:29:57    299s] no activity file in design. spp won't run.
[01/10 17:29:57    299s] #Start colorize_geometry on Wed Jan 10 17:29:57 2024
[01/10 17:29:57    299s] #
[01/10 17:29:57    299s] ### Time Record (colorize_geometry) is installed.
[01/10 17:29:57    299s] ### Time Record (Pre Callback) is installed.
[01/10 17:29:57    299s] ### Time Record (Pre Callback) is uninstalled.
[01/10 17:29:57    299s] ### Time Record (DB Import) is installed.
[01/10 17:29:57    299s] #create default rule from bind_ndr_rule rule=0x7feb35d2c740 0x7feb2d6b6568
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN A in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN B in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN CI in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN CON in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:57    300s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 17:29:58    300s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1625185048 placement=1784484494 pin_access=1 inst_pattern=1
[01/10 17:29:58    300s] ### Time Record (DB Import) is uninstalled.
[01/10 17:29:58    300s] ### Time Record (DB Export) is installed.
[01/10 17:29:58    300s] Extracting standard cell pins and blockage ...... 
[01/10 17:29:58    300s] Pin and blockage extraction finished
[01/10 17:29:58    300s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1625185048 placement=1784484494 pin_access=1 inst_pattern=1
[01/10 17:29:58    300s] ### Time Record (DB Export) is uninstalled.
[01/10 17:29:58    300s] ### Time Record (Post Callback) is installed.
[01/10 17:29:58    300s] ### Time Record (Post Callback) is uninstalled.
[01/10 17:29:58    300s] #
[01/10 17:29:58    300s] #colorize_geometry statistics:
[01/10 17:29:58    300s] #Cpu time = 00:00:01
[01/10 17:29:58    300s] #Elapsed time = 00:00:01
[01/10 17:29:58    300s] #Increased memory = 39.56 (MB)
[01/10 17:29:58    300s] #Total memory = 1343.49 (MB)
[01/10 17:29:58    300s] #Peak memory = 1344.39 (MB)
[01/10 17:29:58    300s] #Number of warnings = 6
[01/10 17:29:58    300s] #Total number of warnings = 6
[01/10 17:29:58    300s] #Number of fails = 0
[01/10 17:29:58    300s] #Total number of fails = 0
[01/10 17:29:58    300s] #Complete colorize_geometry on Wed Jan 10 17:29:58 2024
[01/10 17:29:58    300s] #
[01/10 17:29:58    300s] ### Time Record (colorize_geometry) is uninstalled.
[01/10 17:29:58    300s] ### 
[01/10 17:29:58    300s] ###   Scalability Statistics
[01/10 17:29:58    300s] ### 
[01/10 17:29:58    300s] ### ------------------------+----------------+----------------+----------------+
[01/10 17:29:58    300s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/10 17:29:58    300s] ### ------------------------+----------------+----------------+----------------+
[01/10 17:29:58    300s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/10 17:29:58    300s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/10 17:29:58    300s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[01/10 17:29:58    300s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/10 17:29:58    300s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[01/10 17:29:58    300s] ### ------------------------+----------------+----------------+----------------+
[01/10 17:29:58    300s] ### 
[01/10 17:29:58    300s] {MMLU 0 0 10118}
[01/10 17:29:58    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1733.4M
[01/10 17:29:58    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1733.4M
[01/10 17:29:58    300s] *** Start deleteBufferTree ***
[01/10 17:29:58    301s] Info: Detect buffers to remove automatically.
[01/10 17:29:58    301s] Analyzing netlist ...
[01/10 17:29:59    301s] Updating netlist
[01/10 17:29:59    301s] 
[01/10 17:29:59    301s] *summary: 30 instances (buffers/inverters) removed
[01/10 17:29:59    301s] *** Finish deleteBufferTree (0:00:01.0) ***
[01/10 17:29:59    301s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/10 17:29:59    301s] Info: 1 threads available for lower-level modules during optimization.
[01/10 17:29:59    301s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1793.3M, EPOCH TIME: 1704900599.191848
[01/10 17:29:59    301s] Deleted 0 physical inst  (cell - / prefix -).
[01/10 17:29:59    301s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.192166
[01/10 17:29:59    301s] INFO: #ExclusiveGroups=0
[01/10 17:29:59    301s] INFO: There are no Exclusive Groups.
[01/10 17:29:59    301s] No user-set net weight.
[01/10 17:29:59    301s] Net fanout histogram:
[01/10 17:29:59    301s] 2		: 6225 (61.8%) nets
[01/10 17:29:59    301s] 3		: 2455 (24.4%) nets
[01/10 17:29:59    301s] 4     -	14	: 1063 (10.6%) nets
[01/10 17:29:59    301s] 15    -	39	: 318 (3.2%) nets
[01/10 17:29:59    301s] 40    -	79	: 6 (0.1%) nets
[01/10 17:29:59    301s] 80    -	159	: 4 (0.0%) nets
[01/10 17:29:59    301s] 160   -	319	: 0 (0.0%) nets
[01/10 17:29:59    301s] 320   -	639	: 0 (0.0%) nets
[01/10 17:29:59    301s] 640   -	1279	: 0 (0.0%) nets
[01/10 17:29:59    301s] 1280  -	2559	: 1 (0.0%) nets
[01/10 17:29:59    301s] 2560  -	5119	: 0 (0.0%) nets
[01/10 17:29:59    301s] 5120+		: 0 (0.0%) nets
[01/10 17:29:59    301s] no activity file in design. spp won't run.
[01/10 17:29:59    301s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[01/10 17:29:59    301s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/10 17:29:59    301s] Define the scan chains before using this option.
[01/10 17:29:59    301s] Type 'man IMPSP-9042' for more detail.
[01/10 17:29:59    301s] Processing tracks to init pin-track alignment.
[01/10 17:29:59    301s] z: 2, totalTracks: 1
[01/10 17:29:59    301s] z: 4, totalTracks: 1
[01/10 17:29:59    301s] z: 6, totalTracks: 1
[01/10 17:29:59    301s] z: 8, totalTracks: 1
[01/10 17:29:59    301s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:29:59    301s] All LLGs are deleted
[01/10 17:29:59    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:59    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:59    301s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1793.3M, EPOCH TIME: 1704900599.206762
[01/10 17:29:59    301s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.207007
[01/10 17:29:59    301s] #std cell=9076 (0 fixed + 9076 movable) #buf cell=0 #inv cell=283 #block=0 (0 floating + 0 preplaced)
[01/10 17:29:59    301s] #ioInst=0 #net=10072 #term=37149 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/10 17:29:59    301s] stdCell: 9076 single + 0 double + 0 multi
[01/10 17:29:59    301s] Total standard cell length = 18.2266 (mm), area = 0.0312 (mm^2)
[01/10 17:29:59    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1793.3M, EPOCH TIME: 1704900599.209759
[01/10 17:29:59    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:59    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:29:59    301s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1793.3M, EPOCH TIME: 1704900599.210942
[01/10 17:29:59    301s] Max number of tech site patterns supported in site array is 256.
[01/10 17:29:59    301s] Core basic site is CoreSite
[01/10 17:29:59    301s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:29:59    301s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1793.3M, EPOCH TIME: 1704900599.238781
[01/10 17:29:59    301s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:29:59    301s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 17:29:59    301s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1793.3M, EPOCH TIME: 1704900599.239609
[01/10 17:29:59    301s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 17:29:59    301s] SiteArray: use 761,856 bytes
[01/10 17:29:59    301s] SiteArray: current memory after site array memory allocation 1793.3M
[01/10 17:29:59    301s] SiteArray: FP blocked sites are writable
[01/10 17:29:59    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:29:59    301s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1793.3M, EPOCH TIME: 1704900599.242493
[01/10 17:29:59    301s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.242614
[01/10 17:29:59    301s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 17:29:59    301s] Atter site array init, number of instance map data is 0.
[01/10 17:29:59    301s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1793.3M, EPOCH TIME: 1704900599.244130
[01/10 17:29:59    301s] 
[01/10 17:29:59    301s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:29:59    301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1793.3M, EPOCH TIME: 1704900599.245527
[01/10 17:29:59    301s] 
[01/10 17:29:59    301s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:29:59    301s] Average module density = 0.698.
[01/10 17:29:59    301s] Density for the design = 0.698.
[01/10 17:29:59    301s]        = stdcell_area 91133 sites (31167 um^2) / alloc_area 130543 sites (44646 um^2).
[01/10 17:29:59    301s] Pin Density = 0.2846.
[01/10 17:29:59    301s]             = total # of pins 37149 / total area 130543.
[01/10 17:29:59    301s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1793.3M, EPOCH TIME: 1704900599.248396
[01/10 17:29:59    301s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.003, MEM:1793.3M, EPOCH TIME: 1704900599.251666
[01/10 17:29:59    301s] OPERPROF: Starting pre-place ADS at level 1, MEM:1793.3M, EPOCH TIME: 1704900599.252085
[01/10 17:29:59    301s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1793.3M, EPOCH TIME: 1704900599.255321
[01/10 17:29:59    301s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1793.3M, EPOCH TIME: 1704900599.255373
[01/10 17:29:59    301s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.255452
[01/10 17:29:59    301s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1793.3M, EPOCH TIME: 1704900599.255494
[01/10 17:29:59    301s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1793.3M, EPOCH TIME: 1704900599.255534
[01/10 17:29:59    301s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.255911
[01/10 17:29:59    301s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1793.3M, EPOCH TIME: 1704900599.255959
[01/10 17:29:59    301s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1793.3M, EPOCH TIME: 1704900599.256063
[01/10 17:29:59    301s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1793.3M, EPOCH TIME: 1704900599.256104
[01/10 17:29:59    301s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1793.3M, EPOCH TIME: 1704900599.256203
[01/10 17:29:59    301s] ADSU 0.698 -> 0.735. site 130543.000 -> 123943.000. GS 13.680
[01/10 17:29:59    301s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.012, MEM:1793.3M, EPOCH TIME: 1704900599.264300
[01/10 17:29:59    301s] OPERPROF: Starting spMPad at level 1, MEM:1791.3M, EPOCH TIME: 1704900599.265121
[01/10 17:29:59    301s] OPERPROF:   Starting spContextMPad at level 2, MEM:1791.3M, EPOCH TIME: 1704900599.265734
[01/10 17:29:59    301s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1791.3M, EPOCH TIME: 1704900599.265782
[01/10 17:29:59    301s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1791.3M, EPOCH TIME: 1704900599.265826
[01/10 17:29:59    301s] Initial padding reaches pin density 0.545 for top
[01/10 17:29:59    301s] InitPadU 0.735 -> 0.843 for top
[01/10 17:29:59    301s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1791.3M, EPOCH TIME: 1704900599.281679
[01/10 17:29:59    301s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1791.3M, EPOCH TIME: 1704900599.282914
[01/10 17:29:59    301s] === lastAutoLevel = 8 
[01/10 17:29:59    301s] OPERPROF: Starting spInitNetWt at level 1, MEM:1791.3M, EPOCH TIME: 1704900599.286911
[01/10 17:29:59    301s] no activity file in design. spp won't run.
[01/10 17:29:59    301s] [spp] 0
[01/10 17:29:59    301s] [adp] 0:1:1:3
[01/10 17:29:59    301s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1791.3M, EPOCH TIME: 1704900599.288865
[01/10 17:29:59    301s] Clock gating cells determined by native netlist tracing.
[01/10 17:29:59    301s] no activity file in design. spp won't run.
[01/10 17:29:59    301s] no activity file in design. spp won't run.
[01/10 17:29:59    301s] OPERPROF: Starting npMain at level 1, MEM:1791.3M, EPOCH TIME: 1704900599.290049
[01/10 17:30:00    301s] OPERPROF:   Starting npPlace at level 2, MEM:1803.0M, EPOCH TIME: 1704900600.329361
[01/10 17:30:00    301s] Iteration  1: Total net bbox = 1.330e-08 (5.99e-09 7.32e-09)
[01/10 17:30:00    301s]               Est.  stn bbox = 1.415e-08 (6.36e-09 7.80e-09)
[01/10 17:30:00    301s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1807.0M
[01/10 17:30:00    301s] Iteration  2: Total net bbox = 1.330e-08 (5.99e-09 7.32e-09)
[01/10 17:30:00    301s]               Est.  stn bbox = 1.415e-08 (6.36e-09 7.80e-09)
[01/10 17:30:00    301s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1807.0M
[01/10 17:30:00    301s] OPERPROF:     Starting InitSKP at level 3, MEM:1808.0M, EPOCH TIME: 1704900600.363483
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:30:00    301s] TLC MultiMap info (StdDelay):
[01/10 17:30:00    301s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:30:00    301s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 17:30:00    301s]  Setting StdDelay to: 38ps
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Deleting Cell Server Begin ...
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Deleting Cell Server End ...
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:30:00    301s] TLC MultiMap info (StdDelay):
[01/10 17:30:00    301s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:30:00    301s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 17:30:00    301s]  Setting StdDelay to: 38ps
[01/10 17:30:00    301s] 
[01/10 17:30:00    301s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:30:01    302s] 
[01/10 17:30:01    302s] TimeStamp Deleting Cell Server Begin ...
[01/10 17:30:01    302s] 
[01/10 17:30:01    302s] TimeStamp Deleting Cell Server End ...
[01/10 17:30:01    302s] 
[01/10 17:30:01    302s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:30:01    302s] TLC MultiMap info (StdDelay):
[01/10 17:30:01    302s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:30:01    302s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 17:30:01    302s]  Setting StdDelay to: 38ps
[01/10 17:30:01    302s] 
[01/10 17:30:01    302s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:30:03    305s] *** Finished SKP initialization (cpu=0:00:03.6, real=0:00:03.0)***
[01/10 17:30:03    305s] OPERPROF:     Finished InitSKP at level 3, CPU:3.620, REAL:3.629, MEM:1877.6M, EPOCH TIME: 1704900603.992781
[01/10 17:30:04    305s] exp_mt_sequential is set from setPlaceMode option to 1
[01/10 17:30:04    305s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/10 17:30:04    305s] place_exp_mt_interval set to default 32
[01/10 17:30:04    305s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/10 17:30:05    306s] Iteration  3: Total net bbox = 1.482e+03 (5.49e+02 9.34e+02)
[01/10 17:30:05    306s]               Est.  stn bbox = 1.977e+03 (7.25e+02 1.25e+03)
[01/10 17:30:05    306s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1893.4M
[01/10 17:30:10    311s] Iteration  4: Total net bbox = 9.111e+04 (4.47e+04 4.64e+04)
[01/10 17:30:10    311s]               Est.  stn bbox = 1.207e+05 (5.69e+04 6.38e+04)
[01/10 17:30:10    311s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1914.2M
[01/10 17:30:10    311s] Iteration  5: Total net bbox = 9.111e+04 (4.47e+04 4.64e+04)
[01/10 17:30:10    311s]               Est.  stn bbox = 1.207e+05 (5.69e+04 6.38e+04)
[01/10 17:30:10    311s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1914.2M
[01/10 17:30:10    311s] OPERPROF:   Finished npPlace at level 2, CPU:9.880, REAL:9.797, MEM:1914.2M, EPOCH TIME: 1704900610.126310
[01/10 17:30:10    311s] OPERPROF: Finished npMain at level 1, CPU:9.930, REAL:10.853, MEM:1914.2M, EPOCH TIME: 1704900610.143469
[01/10 17:30:10    311s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1914.2M, EPOCH TIME: 1704900610.149414
[01/10 17:30:10    311s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:10    311s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1914.2M, EPOCH TIME: 1704900610.152839
[01/10 17:30:10    311s] OPERPROF: Starting npMain at level 1, MEM:1914.2M, EPOCH TIME: 1704900610.153879
[01/10 17:30:10    311s] OPERPROF:   Starting npPlace at level 2, MEM:1914.2M, EPOCH TIME: 1704900610.249069
[01/10 17:30:15    316s] Iteration  6: Total net bbox = 1.302e+05 (6.24e+04 6.78e+04)
[01/10 17:30:15    316s]               Est.  stn bbox = 1.780e+05 (8.11e+04 9.69e+04)
[01/10 17:30:15    316s]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 1894.2M
[01/10 17:30:15    316s] OPERPROF:   Finished npPlace at level 2, CPU:5.320, REAL:5.285, MEM:1894.2M, EPOCH TIME: 1704900615.534045
[01/10 17:30:15    316s] OPERPROF: Finished npMain at level 1, CPU:5.440, REAL:5.406, MEM:1894.2M, EPOCH TIME: 1704900615.559431
[01/10 17:30:15    316s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1894.2M, EPOCH TIME: 1704900615.560798
[01/10 17:30:15    316s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:15    316s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1894.2M, EPOCH TIME: 1704900615.561918
[01/10 17:30:15    316s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1894.2M, EPOCH TIME: 1704900615.562214
[01/10 17:30:15    316s] Starting Early Global Route rough congestion estimation: mem = 1894.2M
[01/10 17:30:15    316s] (I)      ==================== Layers =====================
[01/10 17:30:15    316s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:15    316s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:30:15    316s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:15    316s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:30:15    316s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:30:15    316s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:15    316s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:30:15    316s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:30:15    316s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:30:15    316s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:30:15    316s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:30:15    316s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:30:15    316s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:30:15    316s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:30:15    316s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:30:15    316s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:30:15    316s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:30:15    316s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:30:15    316s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:30:15    316s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:30:15    316s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:15    316s] (I)      Started Import and model ( Curr Mem: 1894.17 MB )
[01/10 17:30:15    316s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:15    316s] (I)      == Non-default Options ==
[01/10 17:30:15    316s] (I)      Print mode                                         : 2
[01/10 17:30:15    316s] (I)      Stop if highly congested                           : false
[01/10 17:30:15    316s] (I)      Maximum routing layer                              : 11
[01/10 17:30:15    316s] (I)      Assign partition pins                              : false
[01/10 17:30:15    316s] (I)      Support large GCell                                : true
[01/10 17:30:15    316s] (I)      Number of threads                                  : 1
[01/10 17:30:15    316s] (I)      Number of rows per GCell                           : 8
[01/10 17:30:15    316s] (I)      Max num rows per GCell                             : 32
[01/10 17:30:15    316s] (I)      Method to set GCell size                           : row
[01/10 17:30:15    316s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:30:15    316s] (I)      Use row-based GCell size
[01/10 17:30:15    316s] (I)      Use row-based GCell align
[01/10 17:30:15    316s] (I)      layer 0 area = 80000
[01/10 17:30:15    316s] (I)      layer 1 area = 80000
[01/10 17:30:15    316s] (I)      layer 2 area = 80000
[01/10 17:30:15    316s] (I)      layer 3 area = 80000
[01/10 17:30:15    316s] (I)      layer 4 area = 80000
[01/10 17:30:15    316s] (I)      layer 5 area = 80000
[01/10 17:30:15    316s] (I)      layer 6 area = 80000
[01/10 17:30:15    316s] (I)      layer 7 area = 80000
[01/10 17:30:15    316s] (I)      layer 8 area = 80000
[01/10 17:30:15    316s] (I)      layer 9 area = 400000
[01/10 17:30:15    316s] (I)      layer 10 area = 400000
[01/10 17:30:15    316s] (I)      GCell unit size   : 3420
[01/10 17:30:15    316s] (I)      GCell multiplier  : 8
[01/10 17:30:15    316s] (I)      GCell row height  : 3420
[01/10 17:30:15    316s] (I)      Actual row height : 3420
[01/10 17:30:15    316s] (I)      GCell align ref   : 30000 30020
[01/10 17:30:15    316s] [NR-eGR] Track table information for default rule: 
[01/10 17:30:15    316s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:30:15    316s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:30:15    316s] (I)      ==================== Default via =====================
[01/10 17:30:15    316s] (I)      +----+------------------+----------------------------+
[01/10 17:30:15    316s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:30:15    316s] (I)      +----+------------------+----------------------------+
[01/10 17:30:15    316s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:30:15    316s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:30:15    316s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:30:15    316s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:30:15    316s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:30:15    316s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:30:15    316s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:30:15    316s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:30:15    316s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:30:15    316s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:30:15    316s] (I)      +----+------------------+----------------------------+
[01/10 17:30:15    316s] [NR-eGR] Read 4134 PG shapes
[01/10 17:30:15    316s] [NR-eGR] Read 0 clock shapes
[01/10 17:30:15    316s] [NR-eGR] Read 0 other shapes
[01/10 17:30:15    316s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:30:15    316s] [NR-eGR] #Instance Blockages : 0
[01/10 17:30:15    316s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:30:15    316s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:30:15    316s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:30:15    316s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:30:15    316s] [NR-eGR] #Other Blockages    : 0
[01/10 17:30:15    316s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:30:15    316s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:30:15    316s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/10 17:30:15    316s] (I)      early_global_route_priority property id does not exist.
[01/10 17:30:15    316s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:30:15    316s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:30:15    316s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:30:15    316s] (I)      Number of ignored nets                =      0
[01/10 17:30:15    316s] (I)      Number of connected nets              =      0
[01/10 17:30:15    316s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:30:15    316s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:30:15    316s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:30:15    316s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:30:15    316s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:30:15    316s] (I)      Ndr track 0 does not exist
[01/10 17:30:15    316s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:30:15    316s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:30:15    316s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:30:15    316s] (I)      Site width          :   400  (dbu)
[01/10 17:30:15    316s] (I)      Row height          :  3420  (dbu)
[01/10 17:30:15    316s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:30:15    316s] (I)      GCell width         : 27360  (dbu)
[01/10 17:30:15    316s] (I)      GCell height        : 27360  (dbu)
[01/10 17:30:15    316s] (I)      Grid                :    19    17    11
[01/10 17:30:15    316s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:30:15    316s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/10 17:30:15    316s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/10 17:30:15    316s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:30:15    316s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:30:15    316s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:30:15    316s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:30:15    316s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:30:15    316s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/10 17:30:15    316s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:30:15    316s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:30:15    316s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:30:15    316s] (I)      --------------------------------------------------------
[01/10 17:30:15    316s] 
[01/10 17:30:15    316s] [NR-eGR] ============ Routing rule table ============
[01/10 17:30:15    316s] [NR-eGR] Rule id: 0  Nets: 9959
[01/10 17:30:15    316s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:30:15    316s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:30:15    316s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:30:15    316s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:15    316s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:15    316s] [NR-eGR] ========================================
[01/10 17:30:15    316s] [NR-eGR] 
[01/10 17:30:15    316s] (I)      =============== Blocked Tracks ===============
[01/10 17:30:15    316s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:15    316s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:30:15    316s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:15    316s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:30:15    316s] (I)      |     2 |   21199 |     1054 |         4.97% |
[01/10 17:30:15    316s] (I)      |     3 |   23351 |      480 |         2.06% |
[01/10 17:30:15    316s] (I)      |     4 |   21199 |     1054 |         4.97% |
[01/10 17:30:15    316s] (I)      |     5 |   23351 |      480 |         2.06% |
[01/10 17:30:15    316s] (I)      |     6 |   21199 |     1054 |         4.97% |
[01/10 17:30:15    316s] (I)      |     7 |   23351 |      480 |         2.06% |
[01/10 17:30:15    316s] (I)      |     8 |   21199 |     1054 |         4.97% |
[01/10 17:30:15    316s] (I)      |     9 |   23351 |      960 |         4.11% |
[01/10 17:30:15    316s] (I)      |    10 |    8466 |      544 |         6.43% |
[01/10 17:30:15    316s] (I)      |    11 |    9329 |     1584 |        16.98% |
[01/10 17:30:15    316s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:15    316s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1894.17 MB )
[01/10 17:30:15    316s] (I)      Reset routing kernel
[01/10 17:30:15    316s] (I)      numLocalWires=35081  numGlobalNetBranches=10120  numLocalNetBranches=7438
[01/10 17:30:15    316s] (I)      totalPins=36732  totalGlobalPin=13570 (36.94%)
[01/10 17:30:15    317s] (I)      total 2D Cap : 192218 = (100154 H, 92064 V)
[01/10 17:30:15    317s] (I)      
[01/10 17:30:15    317s] (I)      ============  Phase 1a Route ============
[01/10 17:30:15    317s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/10 17:30:15    317s] (I)      Usage: 11806 = (5875 H, 5931 V) = (5.87% H, 6.44% V) = (8.037e+04um H, 8.114e+04um V)
[01/10 17:30:15    317s] (I)      
[01/10 17:30:15    317s] (I)      ============  Phase 1b Route ============
[01/10 17:30:15    317s] (I)      Usage: 11806 = (5875 H, 5931 V) = (5.87% H, 6.44% V) = (8.037e+04um H, 8.114e+04um V)
[01/10 17:30:15    317s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/10 17:30:15    317s] 
[01/10 17:30:15    317s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:30:15    317s] Finished Early Global Route rough congestion estimation: mem = 1894.2M
[01/10 17:30:15    317s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.112, MEM:1894.2M, EPOCH TIME: 1704900615.673893
[01/10 17:30:15    317s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/10 17:30:15    317s] OPERPROF: Starting CDPad at level 1, MEM:1894.2M, EPOCH TIME: 1704900615.674332
[01/10 17:30:15    317s] CDPadU 0.843 -> 0.843. R=0.735, N=9076, GS=13.680
[01/10 17:30:15    317s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.036, MEM:1894.2M, EPOCH TIME: 1704900615.710510
[01/10 17:30:15    317s] OPERPROF: Starting npMain at level 1, MEM:1894.2M, EPOCH TIME: 1704900615.711848
[01/10 17:30:15    317s] OPERPROF:   Starting npPlace at level 2, MEM:1894.2M, EPOCH TIME: 1704900615.805309
[01/10 17:30:15    317s] AB param 100.0% (9076/9076).
[01/10 17:30:15    317s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.074, MEM:1894.7M, EPOCH TIME: 1704900615.879589
[01/10 17:30:15    317s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.192, MEM:1894.7M, EPOCH TIME: 1704900615.904250
[01/10 17:30:15    317s] Global placement CDP is working on the selected area.
[01/10 17:30:15    317s] OPERPROF: Starting npMain at level 1, MEM:1894.7M, EPOCH TIME: 1704900615.905544
[01/10 17:30:15    317s] OPERPROF:   Starting npPlace at level 2, MEM:1894.7M, EPOCH TIME: 1704900615.999585
[01/10 17:30:21    323s] OPERPROF:   Finished npPlace at level 2, CPU:5.680, REAL:5.647, MEM:1895.7M, EPOCH TIME: 1704900621.646756
[01/10 17:30:21    323s] OPERPROF: Finished npMain at level 1, CPU:5.810, REAL:5.767, MEM:1895.7M, EPOCH TIME: 1704900621.672714
[01/10 17:30:21    323s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1895.7M, EPOCH TIME: 1704900621.674034
[01/10 17:30:21    323s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:21    323s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1895.7M, EPOCH TIME: 1704900621.675232
[01/10 17:30:21    323s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1895.7M, EPOCH TIME: 1704900621.675588
[01/10 17:30:21    323s] Starting Early Global Route rough congestion estimation: mem = 1895.7M
[01/10 17:30:21    323s] (I)      ==================== Layers =====================
[01/10 17:30:21    323s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:21    323s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:30:21    323s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:21    323s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:30:21    323s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:30:21    323s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:21    323s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:30:21    323s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:30:21    323s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:30:21    323s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:30:21    323s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:30:21    323s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:30:21    323s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:30:21    323s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:30:21    323s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:30:21    323s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:30:21    323s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:30:21    323s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:30:21    323s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:30:21    323s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:30:21    323s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:21    323s] (I)      Started Import and model ( Curr Mem: 1895.66 MB )
[01/10 17:30:21    323s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:21    323s] (I)      == Non-default Options ==
[01/10 17:30:21    323s] (I)      Print mode                                         : 2
[01/10 17:30:21    323s] (I)      Stop if highly congested                           : false
[01/10 17:30:21    323s] (I)      Maximum routing layer                              : 11
[01/10 17:30:21    323s] (I)      Assign partition pins                              : false
[01/10 17:30:21    323s] (I)      Support large GCell                                : true
[01/10 17:30:21    323s] (I)      Number of threads                                  : 1
[01/10 17:30:21    323s] (I)      Number of rows per GCell                           : 8
[01/10 17:30:21    323s] (I)      Max num rows per GCell                             : 32
[01/10 17:30:21    323s] (I)      Method to set GCell size                           : row
[01/10 17:30:21    323s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:30:21    323s] (I)      Use row-based GCell size
[01/10 17:30:21    323s] (I)      Use row-based GCell align
[01/10 17:30:21    323s] (I)      layer 0 area = 80000
[01/10 17:30:21    323s] (I)      layer 1 area = 80000
[01/10 17:30:21    323s] (I)      layer 2 area = 80000
[01/10 17:30:21    323s] (I)      layer 3 area = 80000
[01/10 17:30:21    323s] (I)      layer 4 area = 80000
[01/10 17:30:21    323s] (I)      layer 5 area = 80000
[01/10 17:30:21    323s] (I)      layer 6 area = 80000
[01/10 17:30:21    323s] (I)      layer 7 area = 80000
[01/10 17:30:21    323s] (I)      layer 8 area = 80000
[01/10 17:30:21    323s] (I)      layer 9 area = 400000
[01/10 17:30:21    323s] (I)      layer 10 area = 400000
[01/10 17:30:21    323s] (I)      GCell unit size   : 3420
[01/10 17:30:21    323s] (I)      GCell multiplier  : 8
[01/10 17:30:21    323s] (I)      GCell row height  : 3420
[01/10 17:30:21    323s] (I)      Actual row height : 3420
[01/10 17:30:21    323s] (I)      GCell align ref   : 30000 30020
[01/10 17:30:21    323s] [NR-eGR] Track table information for default rule: 
[01/10 17:30:21    323s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:30:21    323s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:30:21    323s] (I)      ==================== Default via =====================
[01/10 17:30:21    323s] (I)      +----+------------------+----------------------------+
[01/10 17:30:21    323s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:30:21    323s] (I)      +----+------------------+----------------------------+
[01/10 17:30:21    323s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:30:21    323s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:30:21    323s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:30:21    323s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:30:21    323s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:30:21    323s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:30:21    323s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:30:21    323s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:30:21    323s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:30:21    323s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:30:21    323s] (I)      +----+------------------+----------------------------+
[01/10 17:30:21    323s] [NR-eGR] Read 4134 PG shapes
[01/10 17:30:21    323s] [NR-eGR] Read 0 clock shapes
[01/10 17:30:21    323s] [NR-eGR] Read 0 other shapes
[01/10 17:30:21    323s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:30:21    323s] [NR-eGR] #Instance Blockages : 0
[01/10 17:30:21    323s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:30:21    323s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:30:21    323s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:30:21    323s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:30:21    323s] [NR-eGR] #Other Blockages    : 0
[01/10 17:30:21    323s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:30:21    323s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:30:21    323s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/10 17:30:21    323s] (I)      early_global_route_priority property id does not exist.
[01/10 17:30:21    323s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:30:21    323s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:30:21    323s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:30:21    323s] (I)      Number of ignored nets                =      0
[01/10 17:30:21    323s] (I)      Number of connected nets              =      0
[01/10 17:30:21    323s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:30:21    323s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:30:21    323s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:30:21    323s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:30:21    323s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:30:21    323s] (I)      Ndr track 0 does not exist
[01/10 17:30:21    323s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:30:21    323s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:30:21    323s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:30:21    323s] (I)      Site width          :   400  (dbu)
[01/10 17:30:21    323s] (I)      Row height          :  3420  (dbu)
[01/10 17:30:21    323s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:30:21    323s] (I)      GCell width         : 27360  (dbu)
[01/10 17:30:21    323s] (I)      GCell height        : 27360  (dbu)
[01/10 17:30:21    323s] (I)      Grid                :    19    17    11
[01/10 17:30:21    323s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:30:21    323s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/10 17:30:21    323s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/10 17:30:21    323s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:30:21    323s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:30:21    323s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:30:21    323s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:30:21    323s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:30:21    323s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/10 17:30:21    323s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:30:21    323s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:30:21    323s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:30:21    323s] (I)      --------------------------------------------------------
[01/10 17:30:21    323s] 
[01/10 17:30:21    323s] [NR-eGR] ============ Routing rule table ============
[01/10 17:30:21    323s] [NR-eGR] Rule id: 0  Nets: 9959
[01/10 17:30:21    323s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:30:21    323s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:30:21    323s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:30:21    323s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:21    323s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:21    323s] [NR-eGR] ========================================
[01/10 17:30:21    323s] [NR-eGR] 
[01/10 17:30:21    323s] (I)      =============== Blocked Tracks ===============
[01/10 17:30:21    323s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:21    323s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:30:21    323s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:21    323s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:30:21    323s] (I)      |     2 |   21199 |     1054 |         4.97% |
[01/10 17:30:21    323s] (I)      |     3 |   23351 |      480 |         2.06% |
[01/10 17:30:21    323s] (I)      |     4 |   21199 |     1054 |         4.97% |
[01/10 17:30:21    323s] (I)      |     5 |   23351 |      480 |         2.06% |
[01/10 17:30:21    323s] (I)      |     6 |   21199 |     1054 |         4.97% |
[01/10 17:30:21    323s] (I)      |     7 |   23351 |      480 |         2.06% |
[01/10 17:30:21    323s] (I)      |     8 |   21199 |     1054 |         4.97% |
[01/10 17:30:21    323s] (I)      |     9 |   23351 |      960 |         4.11% |
[01/10 17:30:21    323s] (I)      |    10 |    8466 |      544 |         6.43% |
[01/10 17:30:21    323s] (I)      |    11 |    9329 |     1584 |        16.98% |
[01/10 17:30:21    323s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:21    323s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1895.66 MB )
[01/10 17:30:21    323s] (I)      Reset routing kernel
[01/10 17:30:21    323s] (I)      numLocalWires=33989  numGlobalNetBranches=9980  numLocalNetBranches=7032
[01/10 17:30:21    323s] (I)      totalPins=36732  totalGlobalPin=14424 (39.27%)
[01/10 17:30:21    323s] (I)      total 2D Cap : 192218 = (100154 H, 92064 V)
[01/10 17:30:21    323s] (I)      
[01/10 17:30:21    323s] (I)      ============  Phase 1a Route ============
[01/10 17:30:21    323s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/10 17:30:21    323s] (I)      Usage: 12755 = (6334 H, 6421 V) = (6.32% H, 6.97% V) = (8.665e+04um H, 8.784e+04um V)
[01/10 17:30:21    323s] (I)      
[01/10 17:30:21    323s] (I)      ============  Phase 1b Route ============
[01/10 17:30:21    323s] (I)      Usage: 12755 = (6334 H, 6421 V) = (6.32% H, 6.97% V) = (8.665e+04um H, 8.784e+04um V)
[01/10 17:30:21    323s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/10 17:30:21    323s] 
[01/10 17:30:21    323s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:30:21    323s] Finished Early Global Route rough congestion estimation: mem = 1895.7M
[01/10 17:30:21    323s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.106, MEM:1895.7M, EPOCH TIME: 1704900621.781183
[01/10 17:30:21    323s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/10 17:30:21    323s] OPERPROF: Starting CDPad at level 1, MEM:1895.7M, EPOCH TIME: 1704900621.781598
[01/10 17:30:21    323s] CDPadU 0.843 -> 0.844. R=0.735, N=9076, GS=13.680
[01/10 17:30:21    323s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.038, MEM:1895.7M, EPOCH TIME: 1704900621.819474
[01/10 17:30:21    323s] OPERPROF: Starting npMain at level 1, MEM:1895.7M, EPOCH TIME: 1704900621.820806
[01/10 17:30:21    323s] OPERPROF:   Starting npPlace at level 2, MEM:1895.7M, EPOCH TIME: 1704900621.914670
[01/10 17:30:21    323s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.078, MEM:1896.1M, EPOCH TIME: 1704900621.992539
[01/10 17:30:22    323s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.195, MEM:1896.1M, EPOCH TIME: 1704900622.015499
[01/10 17:30:22    323s] Global placement CDP skipped at cutLevel 7.
[01/10 17:30:22    323s] Iteration  7: Total net bbox = 1.684e+05 (7.97e+04 8.87e+04)
[01/10 17:30:22    323s]               Est.  stn bbox = 2.238e+05 (9.97e+04 1.24e+05)
[01/10 17:30:22    323s]               cpu = 0:00:06.5 real = 0:00:07.0 mem = 1896.1M
[01/10 17:30:22    323s] Iteration  8: Total net bbox = 1.684e+05 (7.97e+04 8.87e+04)
[01/10 17:30:22    323s]               Est.  stn bbox = 2.238e+05 (9.97e+04 1.24e+05)
[01/10 17:30:22    323s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1896.1M
[01/10 17:30:22    323s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1896.1M, EPOCH TIME: 1704900622.049115
[01/10 17:30:22    323s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:22    323s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1896.1M, EPOCH TIME: 1704900622.050234
[01/10 17:30:22    323s] OPERPROF: Starting npMain at level 1, MEM:1896.1M, EPOCH TIME: 1704900622.051254
[01/10 17:30:22    323s] OPERPROF:   Starting npPlace at level 2, MEM:1896.1M, EPOCH TIME: 1704900622.144963
[01/10 17:30:27    328s] OPERPROF:   Finished npPlace at level 2, CPU:5.050, REAL:5.010, MEM:1892.1M, EPOCH TIME: 1704900627.155270
[01/10 17:30:27    328s] OPERPROF: Finished npMain at level 1, CPU:5.170, REAL:5.132, MEM:1892.1M, EPOCH TIME: 1704900627.182920
[01/10 17:30:27    328s] Legalizing MH Cells... 0 / 0 (level 5)
[01/10 17:30:27    328s] No instances found in the vector
[01/10 17:30:27    328s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1892.1M, DRC: 0)
[01/10 17:30:27    328s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:30:27    328s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1892.1M, EPOCH TIME: 1704900627.184865
[01/10 17:30:27    328s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:27    328s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1892.1M, EPOCH TIME: 1704900627.185985
[01/10 17:30:27    328s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1892.1M, EPOCH TIME: 1704900627.186277
[01/10 17:30:27    328s] Starting Early Global Route rough congestion estimation: mem = 1892.1M
[01/10 17:30:27    328s] (I)      ==================== Layers =====================
[01/10 17:30:27    328s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:27    328s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:30:27    328s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:27    328s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:30:27    328s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:30:27    328s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:27    328s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:30:27    328s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:30:27    328s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:30:27    328s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:30:27    328s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:30:27    328s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:30:27    328s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:30:27    328s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:30:27    328s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:30:27    328s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:30:27    328s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:30:27    328s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:30:27    328s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:30:27    328s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:30:27    328s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:27    328s] (I)      Started Import and model ( Curr Mem: 1892.14 MB )
[01/10 17:30:27    328s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:27    328s] (I)      == Non-default Options ==
[01/10 17:30:27    328s] (I)      Print mode                                         : 2
[01/10 17:30:27    328s] (I)      Stop if highly congested                           : false
[01/10 17:30:27    328s] (I)      Maximum routing layer                              : 11
[01/10 17:30:27    328s] (I)      Assign partition pins                              : false
[01/10 17:30:27    328s] (I)      Support large GCell                                : true
[01/10 17:30:27    328s] (I)      Number of threads                                  : 1
[01/10 17:30:27    328s] (I)      Number of rows per GCell                           : 4
[01/10 17:30:27    328s] (I)      Max num rows per GCell                             : 32
[01/10 17:30:27    328s] (I)      Method to set GCell size                           : row
[01/10 17:30:27    328s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:30:27    328s] (I)      Use row-based GCell size
[01/10 17:30:27    328s] (I)      Use row-based GCell align
[01/10 17:30:27    328s] (I)      layer 0 area = 80000
[01/10 17:30:27    328s] (I)      layer 1 area = 80000
[01/10 17:30:27    328s] (I)      layer 2 area = 80000
[01/10 17:30:27    328s] (I)      layer 3 area = 80000
[01/10 17:30:27    328s] (I)      layer 4 area = 80000
[01/10 17:30:27    328s] (I)      layer 5 area = 80000
[01/10 17:30:27    328s] (I)      layer 6 area = 80000
[01/10 17:30:27    328s] (I)      layer 7 area = 80000
[01/10 17:30:27    328s] (I)      layer 8 area = 80000
[01/10 17:30:27    328s] (I)      layer 9 area = 400000
[01/10 17:30:27    328s] (I)      layer 10 area = 400000
[01/10 17:30:27    328s] (I)      GCell unit size   : 3420
[01/10 17:30:27    328s] (I)      GCell multiplier  : 4
[01/10 17:30:27    328s] (I)      GCell row height  : 3420
[01/10 17:30:27    328s] (I)      Actual row height : 3420
[01/10 17:30:27    328s] (I)      GCell align ref   : 30000 30020
[01/10 17:30:27    328s] [NR-eGR] Track table information for default rule: 
[01/10 17:30:27    328s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:30:27    328s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:30:27    328s] (I)      ==================== Default via =====================
[01/10 17:30:27    328s] (I)      +----+------------------+----------------------------+
[01/10 17:30:27    328s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:30:27    328s] (I)      +----+------------------+----------------------------+
[01/10 17:30:27    328s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:30:27    328s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:30:27    328s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:30:27    328s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:30:27    328s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:30:27    328s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:30:27    328s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:30:27    328s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:30:27    328s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:30:27    328s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:30:27    328s] (I)      +----+------------------+----------------------------+
[01/10 17:30:27    328s] [NR-eGR] Read 4134 PG shapes
[01/10 17:30:27    328s] [NR-eGR] Read 0 clock shapes
[01/10 17:30:27    328s] [NR-eGR] Read 0 other shapes
[01/10 17:30:27    328s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:30:27    328s] [NR-eGR] #Instance Blockages : 0
[01/10 17:30:27    328s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:30:27    328s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:30:27    328s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:30:27    328s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:30:27    328s] [NR-eGR] #Other Blockages    : 0
[01/10 17:30:27    328s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:30:27    328s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:30:27    328s] [NR-eGR] Read 10072 nets ( ignored 0 )
[01/10 17:30:27    328s] (I)      early_global_route_priority property id does not exist.
[01/10 17:30:27    328s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:30:27    328s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:30:27    328s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:30:27    328s] (I)      Number of ignored nets                =      0
[01/10 17:30:27    328s] (I)      Number of connected nets              =      0
[01/10 17:30:27    328s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:30:27    328s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:30:27    328s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:30:27    328s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:30:27    328s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:30:27    328s] (I)      Ndr track 0 does not exist
[01/10 17:30:27    328s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:30:27    328s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:30:27    328s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:30:27    328s] (I)      Site width          :   400  (dbu)
[01/10 17:30:27    328s] (I)      Row height          :  3420  (dbu)
[01/10 17:30:27    328s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:30:27    328s] (I)      GCell width         : 13680  (dbu)
[01/10 17:30:27    328s] (I)      GCell height        : 13680  (dbu)
[01/10 17:30:27    328s] (I)      Grid                :    37    34    11
[01/10 17:30:27    328s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:30:27    328s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[01/10 17:30:27    328s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[01/10 17:30:27    328s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:30:27    328s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:30:27    328s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:30:27    328s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:30:27    328s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:30:27    328s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[01/10 17:30:27    328s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:30:27    328s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:30:27    328s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:30:27    328s] (I)      --------------------------------------------------------
[01/10 17:30:27    328s] 
[01/10 17:30:27    328s] [NR-eGR] ============ Routing rule table ============
[01/10 17:30:27    328s] [NR-eGR] Rule id: 0  Nets: 10072
[01/10 17:30:27    328s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:30:27    328s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:30:27    328s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:30:27    328s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:27    328s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:27    328s] [NR-eGR] ========================================
[01/10 17:30:27    328s] [NR-eGR] 
[01/10 17:30:27    328s] (I)      =============== Blocked Tracks ===============
[01/10 17:30:27    328s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:27    328s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:30:27    328s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:27    328s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:30:27    328s] (I)      |     2 |   42398 |     2074 |         4.89% |
[01/10 17:30:27    328s] (I)      |     3 |   45473 |      480 |         1.06% |
[01/10 17:30:27    328s] (I)      |     4 |   42398 |     2074 |         4.89% |
[01/10 17:30:27    328s] (I)      |     5 |   45473 |      480 |         1.06% |
[01/10 17:30:27    328s] (I)      |     6 |   42398 |     2074 |         4.89% |
[01/10 17:30:27    328s] (I)      |     7 |   45473 |      480 |         1.06% |
[01/10 17:30:27    328s] (I)      |     8 |   42398 |     2074 |         4.89% |
[01/10 17:30:27    328s] (I)      |     9 |   45473 |      960 |         2.11% |
[01/10 17:30:27    328s] (I)      |    10 |   16932 |     1056 |         6.24% |
[01/10 17:30:27    328s] (I)      |    11 |   18167 |     3080 |        16.95% |
[01/10 17:30:27    328s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:27    328s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1892.14 MB )
[01/10 17:30:27    328s] (I)      Reset routing kernel
[01/10 17:30:27    328s] (I)      numLocalWires=22017  numGlobalNetBranches=7094  numLocalNetBranches=3942
[01/10 17:30:27    328s] (I)      totalPins=37147  totalGlobalPin=22880 (61.59%)
[01/10 17:30:27    328s] (I)      total 2D Cap : 379079 = (194937 H, 184142 V)
[01/10 17:30:27    328s] (I)      
[01/10 17:30:27    328s] (I)      ============  Phase 1a Route ============
[01/10 17:30:27    328s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/10 17:30:27    328s] (I)      Usage: 29497 = (14687 H, 14810 V) = (7.53% H, 8.04% V) = (1.005e+05um H, 1.013e+05um V)
[01/10 17:30:27    328s] (I)      
[01/10 17:30:27    328s] (I)      ============  Phase 1b Route ============
[01/10 17:30:27    328s] (I)      Usage: 29497 = (14687 H, 14810 V) = (7.53% H, 8.04% V) = (1.005e+05um H, 1.013e+05um V)
[01/10 17:30:27    328s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/10 17:30:27    328s] 
[01/10 17:30:27    328s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:30:27    328s] Finished Early Global Route rough congestion estimation: mem = 1892.1M
[01/10 17:30:27    328s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.123, MEM:1892.1M, EPOCH TIME: 1704900627.309499
[01/10 17:30:27    328s] earlyGlobalRoute rough estimation gcell size 4 row height
[01/10 17:30:27    328s] OPERPROF: Starting CDPad at level 1, MEM:1892.1M, EPOCH TIME: 1704900627.309935
[01/10 17:30:27    328s] CDPadU 0.844 -> 0.846. R=0.735, N=9076, GS=6.840
[01/10 17:30:27    328s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.043, MEM:1892.1M, EPOCH TIME: 1704900627.352905
[01/10 17:30:27    328s] OPERPROF: Starting npMain at level 1, MEM:1892.1M, EPOCH TIME: 1704900627.354142
[01/10 17:30:27    328s] OPERPROF:   Starting npPlace at level 2, MEM:1892.1M, EPOCH TIME: 1704900627.446302
[01/10 17:30:27    328s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.100, MEM:1893.1M, EPOCH TIME: 1704900627.546394
[01/10 17:30:27    328s] OPERPROF: Finished npMain at level 1, CPU:0.220, REAL:0.217, MEM:1893.1M, EPOCH TIME: 1704900627.571157
[01/10 17:30:27    328s] Global placement CDP skipped at cutLevel 9.
[01/10 17:30:27    329s] Iteration  9: Total net bbox = 1.695e+05 (8.03e+04 8.92e+04)
[01/10 17:30:27    329s]               Est.  stn bbox = 2.263e+05 (1.01e+05 1.26e+05)
[01/10 17:30:27    329s]               cpu = 0:00:05.6 real = 0:00:05.0 mem = 1893.1M
[01/10 17:30:27    329s] Iteration 10: Total net bbox = 1.695e+05 (8.03e+04 8.92e+04)
[01/10 17:30:27    329s]               Est.  stn bbox = 2.263e+05 (1.01e+05 1.26e+05)
[01/10 17:30:27    329s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1893.1M
[01/10 17:30:27    329s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1893.1M, EPOCH TIME: 1704900627.603445
[01/10 17:30:27    329s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:30:27    329s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1893.1M, EPOCH TIME: 1704900627.604559
[01/10 17:30:27    329s] Legalizing MH Cells... 0 / 0 (level 8)
[01/10 17:30:27    329s] No instances found in the vector
[01/10 17:30:27    329s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1893.1M, DRC: 0)
[01/10 17:30:27    329s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:30:27    329s] OPERPROF: Starting npMain at level 1, MEM:1893.1M, EPOCH TIME: 1704900627.605515
[01/10 17:30:27    329s] OPERPROF:   Starting npPlace at level 2, MEM:1893.1M, EPOCH TIME: 1704900627.708720
[01/10 17:30:39    340s] GP RA stats: MHOnly 0 nrInst 9076 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/10 17:30:41    343s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.686888
[01/10 17:30:41    343s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1894.1M, EPOCH TIME: 1704900641.687202
[01/10 17:30:41    343s] OPERPROF:   Finished npPlace at level 2, CPU:14.070, REAL:13.982, MEM:1894.1M, EPOCH TIME: 1704900641.690462
[01/10 17:30:41    343s] OPERPROF: Finished npMain at level 1, CPU:14.200, REAL:14.115, MEM:1894.1M, EPOCH TIME: 1704900641.720158
[01/10 17:30:41    343s] Iteration 11: Total net bbox = 1.649e+05 (7.66e+04 8.82e+04)
[01/10 17:30:41    343s]               Est.  stn bbox = 2.190e+05 (9.54e+04 1.24e+05)
[01/10 17:30:41    343s]               cpu = 0:00:14.2 real = 0:00:14.0 mem = 1894.1M
[01/10 17:30:41    343s] [adp] clock
[01/10 17:30:41    343s] [adp] weight, nr nets, wire length
[01/10 17:30:41    343s] [adp]      0        1  444.118000
[01/10 17:30:41    343s] [adp] data
[01/10 17:30:41    343s] [adp] weight, nr nets, wire length
[01/10 17:30:41    343s] [adp]      0    10071  164939.831500
[01/10 17:30:41    343s] [adp] 0.000000|0.000000|0.000000
[01/10 17:30:41    343s] Iteration 12: Total net bbox = 1.649e+05 (7.66e+04 8.82e+04)
[01/10 17:30:41    343s]               Est.  stn bbox = 2.190e+05 (9.54e+04 1.24e+05)
[01/10 17:30:41    343s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1894.1M
[01/10 17:30:41    343s] Clear WL Bound Manager after Global Placement... 
[01/10 17:30:41    343s] Finished Global Placement (cpu=0:00:41.7, real=0:00:42.0, mem=1894.1M)
[01/10 17:30:41    343s] Keep Tdgp Graph and DB for later use
[01/10 17:30:41    343s] Info: 0 clock gating cells identified, 0 (on average) moved 0/6
[01/10 17:30:41    343s] Saved padding area to DB
[01/10 17:30:41    343s] All LLGs are deleted
[01/10 17:30:41    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1894.1M, EPOCH TIME: 1704900641.775255
[01/10 17:30:41    343s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1894.1M, EPOCH TIME: 1704900641.775723
[01/10 17:30:41    343s] Solver runtime cpu: 0:00:34.1 real: 0:00:33.9
[01/10 17:30:41    343s] Core Placement runtime cpu: 0:00:41.2 real: 0:00:42.0
[01/10 17:30:41    343s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 17:30:41    343s] Type 'man IMPSP-9025' for more detail.
[01/10 17:30:41    343s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1894.1M, EPOCH TIME: 1704900641.778435
[01/10 17:30:41    343s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1894.1M, EPOCH TIME: 1704900641.778621
[01/10 17:30:41    343s] Processing tracks to init pin-track alignment.
[01/10 17:30:41    343s] z: 2, totalTracks: 1
[01/10 17:30:41    343s] z: 4, totalTracks: 1
[01/10 17:30:41    343s] z: 6, totalTracks: 1
[01/10 17:30:41    343s] z: 8, totalTracks: 1
[01/10 17:30:41    343s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:41    343s] All LLGs are deleted
[01/10 17:30:41    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.787867
[01/10 17:30:41    343s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1894.1M, EPOCH TIME: 1704900641.788317
[01/10 17:30:41    343s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.791341
[01/10 17:30:41    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:41    343s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1894.1M, EPOCH TIME: 1704900641.795627
[01/10 17:30:41    343s] Max number of tech site patterns supported in site array is 256.
[01/10 17:30:41    343s] Core basic site is CoreSite
[01/10 17:30:41    343s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:41    343s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1894.1M, EPOCH TIME: 1704900641.840545
[01/10 17:30:41    343s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:30:41    343s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:30:41    343s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1894.1M, EPOCH TIME: 1704900641.842755
[01/10 17:30:41    343s] Fast DP-INIT is on for default
[01/10 17:30:41    343s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:30:41    343s] Atter site array init, number of instance map data is 0.
[01/10 17:30:41    343s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:1894.1M, EPOCH TIME: 1704900641.849309
[01/10 17:30:41    343s] 
[01/10 17:30:41    343s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:41    343s] OPERPROF:       Starting CMU at level 4, MEM:1894.1M, EPOCH TIME: 1704900641.850889
[01/10 17:30:41    343s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1894.1M, EPOCH TIME: 1704900641.852853
[01/10 17:30:41    343s] 
[01/10 17:30:41    343s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:41    343s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:1894.1M, EPOCH TIME: 1704900641.854381
[01/10 17:30:41    343s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.854468
[01/10 17:30:41    343s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:1894.1M, EPOCH TIME: 1704900641.854549
[01/10 17:30:41    343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1894.1MB).
[01/10 17:30:41    343s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.081, MEM:1894.1M, EPOCH TIME: 1704900641.859754
[01/10 17:30:41    343s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.081, MEM:1894.1M, EPOCH TIME: 1704900641.859857
[01/10 17:30:41    343s] TDRefine: refinePlace mode is spiral
[01/10 17:30:41    343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.1
[01/10 17:30:41    343s] OPERPROF: Starting RefinePlace at level 1, MEM:1894.1M, EPOCH TIME: 1704900641.859991
[01/10 17:30:41    343s] *** Starting refinePlace (0:05:43 mem=1894.1M) ***
[01/10 17:30:41    343s] Total net bbox length = 1.653e+05 (7.689e+04 8.837e+04) (ext = 1.549e+04)
[01/10 17:30:41    343s] 
[01/10 17:30:41    343s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:41    343s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 17:30:41    343s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:41    343s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:41    343s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1894.1M, EPOCH TIME: 1704900641.887863
[01/10 17:30:41    343s] Starting refinePlace ...
[01/10 17:30:41    343s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:41    343s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:41    343s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.920728
[01/10 17:30:41    343s] DDP initSite1 nrRow 119 nrJob 119
[01/10 17:30:41    343s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1894.1M, EPOCH TIME: 1704900641.920976
[01/10 17:30:41    343s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1894.1M, EPOCH TIME: 1704900641.921287
[01/10 17:30:41    343s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1894.1M, EPOCH TIME: 1704900641.921369
[01/10 17:30:41    343s] DDP markSite nrRow 119 nrJob 119
[01/10 17:30:41    343s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.002, MEM:1894.1M, EPOCH TIME: 1704900641.923804
[01/10 17:30:41    343s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.003, MEM:1894.1M, EPOCH TIME: 1704900641.923918
[01/10 17:30:41    343s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/10 17:30:41    343s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1894.1M, EPOCH TIME: 1704900641.933519
[01/10 17:30:41    343s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1894.1M, EPOCH TIME: 1704900641.933607
[01/10 17:30:41    343s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.003, MEM:1894.1M, EPOCH TIME: 1704900641.936467
[01/10 17:30:41    343s] ** Cut row section cpu time 0:00:00.0.
[01/10 17:30:41    343s]  ** Cut row section real time 0:00:00.0.
[01/10 17:30:41    343s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:1894.1M, EPOCH TIME: 1704900641.936593
[01/10 17:30:42    343s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 17:30:42    343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1894.1MB) @(0:05:43 - 0:05:44).
[01/10 17:30:42    343s] Move report: preRPlace moves 9076 insts, mean move: 0.13 um, max move: 4.33 um 
[01/10 17:30:42    343s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_cdnfadd_016_5): (164.82, 161.47) --> (162.80, 163.78)
[01/10 17:30:42    343s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[01/10 17:30:42    343s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 17:30:42    343s] Placement tweakage begins.
[01/10 17:30:42    343s] wire length = 2.058e+05
[01/10 17:30:43    344s] wire length = 2.052e+05
[01/10 17:30:43    344s] Placement tweakage ends.
[01/10 17:30:43    344s] Move report: tweak moves 1742 insts, mean move: 2.63 um, max move: 27.14 um 
[01/10 17:30:43    344s] 	Max move on inst (pcpi_insn_reg[19]): (174.40, 38.95) --> (171.20, 15.01)
[01/10 17:30:43    344s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1906.7MB) @(0:05:44 - 0:05:45).
[01/10 17:30:43    344s] 
[01/10 17:30:43    344s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 17:30:43    344s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 17:30:43    344s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 17:30:43    344s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:30:43    344s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1922.7MB) @(0:05:45 - 0:05:45).
[01/10 17:30:43    344s] Move report: Detail placement moves 9076 insts, mean move: 0.59 um, max move: 27.22 um 
[01/10 17:30:43    344s] 	Max move on inst (pcpi_insn_reg[19]): (174.47, 38.96) --> (171.20, 15.01)
[01/10 17:30:43    344s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1922.7MB
[01/10 17:30:43    344s] Statistics of distance of Instance movement in refine placement:
[01/10 17:30:43    344s]   maximum (X+Y) =        27.22 um
[01/10 17:30:43    344s]   inst (pcpi_insn_reg[19]) with max move: (174.474, 38.9575) -> (171.2, 15.01)
[01/10 17:30:43    344s]   mean    (X+Y) =         0.59 um
[01/10 17:30:43    344s] Summary Report:
[01/10 17:30:43    344s] Instances move: 9076 (out of 9076 movable)
[01/10 17:30:43    344s] Instances flipped: 0
[01/10 17:30:43    344s] Mean displacement: 0.59 um
[01/10 17:30:43    344s] Max displacement: 27.22 um (Instance: pcpi_insn_reg[19]) (174.474, 38.9575) -> (171.2, 15.01)
[01/10 17:30:43    344s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/10 17:30:43    344s] Total instances moved : 9076
[01/10 17:30:43    344s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.530, REAL:1.526, MEM:1922.7M, EPOCH TIME: 1704900643.413709
[01/10 17:30:43    344s] Total net bbox length = 1.653e+05 (7.690e+04 8.842e+04) (ext = 1.543e+04)
[01/10 17:30:43    344s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1922.7MB
[01/10 17:30:43    344s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1922.7MB) @(0:05:43 - 0:05:45).
[01/10 17:30:43    344s] *** Finished refinePlace (0:05:45 mem=1922.7M) ***
[01/10 17:30:43    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.1
[01/10 17:30:43    344s] OPERPROF: Finished RefinePlace at level 1, CPU:1.570, REAL:1.557, MEM:1922.7M, EPOCH TIME: 1704900643.417124
[01/10 17:30:43    344s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1922.7M, EPOCH TIME: 1704900643.417176
[01/10 17:30:43    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9076).
[01/10 17:30:43    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] All LLGs are deleted
[01/10 17:30:43    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1922.7M, EPOCH TIME: 1704900643.422844
[01/10 17:30:43    344s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1922.7M, EPOCH TIME: 1704900643.423025
[01/10 17:30:43    344s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1911.7M, EPOCH TIME: 1704900643.430116
[01/10 17:30:43    344s] *** Finished Initial Placement (cpu=0:00:43.5, real=0:00:44.0, mem=1911.7M) ***
[01/10 17:30:43    344s] Processing tracks to init pin-track alignment.
[01/10 17:30:43    344s] z: 2, totalTracks: 1
[01/10 17:30:43    344s] z: 4, totalTracks: 1
[01/10 17:30:43    344s] z: 6, totalTracks: 1
[01/10 17:30:43    344s] z: 8, totalTracks: 1
[01/10 17:30:43    344s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:43    344s] All LLGs are deleted
[01/10 17:30:43    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1911.7M, EPOCH TIME: 1704900643.436454
[01/10 17:30:43    344s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1911.7M, EPOCH TIME: 1704900643.436676
[01/10 17:30:43    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1911.7M, EPOCH TIME: 1704900643.438078
[01/10 17:30:43    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1911.7M, EPOCH TIME: 1704900643.439312
[01/10 17:30:43    344s] Max number of tech site patterns supported in site array is 256.
[01/10 17:30:43    344s] Core basic site is CoreSite
[01/10 17:30:43    344s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:43    344s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1911.7M, EPOCH TIME: 1704900643.466830
[01/10 17:30:43    344s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:30:43    344s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:30:43    344s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1911.7M, EPOCH TIME: 1704900643.469033
[01/10 17:30:43    344s] Fast DP-INIT is on for default
[01/10 17:30:43    344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:30:43    344s] Atter site array init, number of instance map data is 0.
[01/10 17:30:43    344s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1911.7M, EPOCH TIME: 1704900643.471661
[01/10 17:30:43    344s] 
[01/10 17:30:43    344s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:43    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1911.7M, EPOCH TIME: 1704900643.473059
[01/10 17:30:43    344s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1911.7M, EPOCH TIME: 1704900643.474431
[01/10 17:30:43    344s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1911.7M, EPOCH TIME: 1704900643.475761
[01/10 17:30:43    344s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1911.7M, EPOCH TIME: 1704900643.478162
[01/10 17:30:43    344s] default core: bins with density > 0.750 = 42.31 % ( 66 / 156 )
[01/10 17:30:43    344s] Density distribution unevenness ratio = 6.975%
[01/10 17:30:43    344s] Density distribution unevenness ratio (U70) = 6.791%
[01/10 17:30:43    344s] Density distribution unevenness ratio (U80) = 0.774%
[01/10 17:30:43    344s] Density distribution unevenness ratio (U90) = 0.059%
[01/10 17:30:43    344s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.004, MEM:1911.7M, EPOCH TIME: 1704900643.478258
[01/10 17:30:43    344s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1911.7M, EPOCH TIME: 1704900643.478305
[01/10 17:30:43    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    345s] All LLGs are deleted
[01/10 17:30:43    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:43    345s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.7M, EPOCH TIME: 1704900643.489258
[01/10 17:30:43    345s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.7M, EPOCH TIME: 1704900643.489584
[01/10 17:30:43    345s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1911.7M, EPOCH TIME: 1704900643.490918
[01/10 17:30:43    345s] Starting IO pin assignment...
[01/10 17:30:43    345s] The design is not routed. Using placement based method for pin assignment.
[01/10 17:30:43    345s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/10 17:30:43    345s] Completed IO pin assignment.
[01/10 17:30:43    345s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/10 17:30:43    345s] 
[01/10 17:30:43    345s] *** Start incrementalPlace ***
[01/10 17:30:43    345s] User Input Parameters:
[01/10 17:30:43    345s] - Congestion Driven    : On
[01/10 17:30:43    345s] - Timing Driven        : On
[01/10 17:30:43    345s] - Area-Violation Based : On
[01/10 17:30:43    345s] - Start Rollback Level : -5
[01/10 17:30:43    345s] - Legalized            : On
[01/10 17:30:43    345s] - Window Based         : Off
[01/10 17:30:43    345s] - eDen incr mode       : Off
[01/10 17:30:43    345s] - Small incr mode      : Off
[01/10 17:30:43    345s] 
[01/10 17:30:43    345s] No Views given, use default active views for adaptive view pruning
[01/10 17:30:43    345s] SKP will enable view:
[01/10 17:30:43    345s]   default_emulate_view
[01/10 17:30:43    345s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1913.7M, EPOCH TIME: 1704900643.647896
[01/10 17:30:43    345s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.013, MEM:1913.7M, EPOCH TIME: 1704900643.661053
[01/10 17:30:43    345s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1913.7M, EPOCH TIME: 1704900643.661325
[01/10 17:30:43    345s] Starting Early Global Route congestion estimation: mem = 1913.7M
[01/10 17:30:43    345s] (I)      ==================== Layers =====================
[01/10 17:30:43    345s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:43    345s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:30:43    345s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:43    345s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:30:43    345s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:30:43    345s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:43    345s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:30:43    345s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:30:43    345s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:30:43    345s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:30:43    345s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:30:43    345s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:30:43    345s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:30:43    345s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:30:43    345s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:30:43    345s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:30:43    345s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:30:43    345s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:30:43    345s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:30:43    345s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:30:43    345s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:43    345s] (I)      Started Import and model ( Curr Mem: 1913.69 MB )
[01/10 17:30:43    345s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:43    345s] (I)      == Non-default Options ==
[01/10 17:30:43    345s] (I)      Maximum routing layer                              : 11
[01/10 17:30:43    345s] (I)      Number of threads                                  : 1
[01/10 17:30:43    345s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 17:30:43    345s] (I)      Method to set GCell size                           : row
[01/10 17:30:43    345s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:30:43    345s] (I)      Use row-based GCell size
[01/10 17:30:43    345s] (I)      Use row-based GCell align
[01/10 17:30:43    345s] (I)      layer 0 area = 80000
[01/10 17:30:43    345s] (I)      layer 1 area = 80000
[01/10 17:30:43    345s] (I)      layer 2 area = 80000
[01/10 17:30:43    345s] (I)      layer 3 area = 80000
[01/10 17:30:43    345s] (I)      layer 4 area = 80000
[01/10 17:30:43    345s] (I)      layer 5 area = 80000
[01/10 17:30:43    345s] (I)      layer 6 area = 80000
[01/10 17:30:43    345s] (I)      layer 7 area = 80000
[01/10 17:30:43    345s] (I)      layer 8 area = 80000
[01/10 17:30:43    345s] (I)      layer 9 area = 400000
[01/10 17:30:43    345s] (I)      layer 10 area = 400000
[01/10 17:30:43    345s] (I)      GCell unit size   : 3420
[01/10 17:30:43    345s] (I)      GCell multiplier  : 1
[01/10 17:30:43    345s] (I)      GCell row height  : 3420
[01/10 17:30:43    345s] (I)      Actual row height : 3420
[01/10 17:30:43    345s] (I)      GCell align ref   : 30000 30020
[01/10 17:30:43    345s] [NR-eGR] Track table information for default rule: 
[01/10 17:30:43    345s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:30:43    345s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:30:43    345s] (I)      ==================== Default via =====================
[01/10 17:30:43    345s] (I)      +----+------------------+----------------------------+
[01/10 17:30:43    345s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:30:43    345s] (I)      +----+------------------+----------------------------+
[01/10 17:30:43    345s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:30:43    345s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:30:43    345s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:30:43    345s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:30:43    345s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:30:43    345s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:30:43    345s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:30:43    345s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:30:43    345s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:30:43    345s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:30:43    345s] (I)      +----+------------------+----------------------------+
[01/10 17:30:43    345s] [NR-eGR] Read 4134 PG shapes
[01/10 17:30:43    345s] [NR-eGR] Read 0 clock shapes
[01/10 17:30:43    345s] [NR-eGR] Read 0 other shapes
[01/10 17:30:43    345s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:30:43    345s] [NR-eGR] #Instance Blockages : 0
[01/10 17:30:43    345s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:30:43    345s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:30:43    345s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:30:43    345s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:30:43    345s] [NR-eGR] #Other Blockages    : 0
[01/10 17:30:43    345s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:30:43    345s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:30:43    345s] [NR-eGR] Read 10072 nets ( ignored 0 )
[01/10 17:30:43    345s] (I)      early_global_route_priority property id does not exist.
[01/10 17:30:43    345s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:30:43    345s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:30:43    345s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:30:43    345s] (I)      Number of ignored nets                =      0
[01/10 17:30:43    345s] (I)      Number of connected nets              =      0
[01/10 17:30:43    345s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:30:43    345s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:30:43    345s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:30:43    345s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:30:43    345s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:30:43    345s] (I)      Ndr track 0 does not exist
[01/10 17:30:43    345s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:30:43    345s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:30:43    345s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:30:43    345s] (I)      Site width          :   400  (dbu)
[01/10 17:30:43    345s] (I)      Row height          :  3420  (dbu)
[01/10 17:30:43    345s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:30:43    345s] (I)      GCell width         :  3420  (dbu)
[01/10 17:30:43    345s] (I)      GCell height        :  3420  (dbu)
[01/10 17:30:43    345s] (I)      Grid                :   146   136    11
[01/10 17:30:43    345s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:30:43    345s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:30:43    345s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:30:43    345s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:30:43    345s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:30:43    345s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:30:43    345s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:30:43    345s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:30:43    345s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:30:43    345s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:30:43    345s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:30:43    345s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:30:43    345s] (I)      --------------------------------------------------------
[01/10 17:30:43    345s] 
[01/10 17:30:43    345s] [NR-eGR] ============ Routing rule table ============
[01/10 17:30:43    345s] [NR-eGR] Rule id: 0  Nets: 10072
[01/10 17:30:43    345s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:30:43    345s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:30:43    345s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:30:43    345s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:43    345s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:43    345s] [NR-eGR] ========================================
[01/10 17:30:43    345s] [NR-eGR] 
[01/10 17:30:43    345s] (I)      =============== Blocked Tracks ===============
[01/10 17:30:43    345s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:43    345s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:30:43    345s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:43    345s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:30:43    345s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:30:43    345s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:30:43    345s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:30:43    345s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:30:43    345s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:30:43    345s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:30:43    345s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:30:43    345s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:30:43    345s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:30:43    345s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:30:43    345s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:43    345s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1920.27 MB )
[01/10 17:30:43    345s] (I)      Reset routing kernel
[01/10 17:30:43    345s] (I)      Started Global Routing ( Curr Mem: 1920.27 MB )
[01/10 17:30:43    345s] (I)      totalPins=37149  totalGlobalPin=36341 (97.82%)
[01/10 17:30:43    345s] (I)      total 2D Cap : 1503698 = (771256 H, 732442 V)
[01/10 17:30:43    345s] [NR-eGR] Layer group 1: route 10072 net(s) in layer range [2, 11]
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1a Route ============
[01/10 17:30:43    345s] (I)      Usage: 115621 = (56727 H, 58894 V) = (7.36% H, 8.04% V) = (9.700e+04um H, 1.007e+05um V)
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1b Route ============
[01/10 17:30:43    345s] (I)      Usage: 115621 = (56727 H, 58894 V) = (7.36% H, 8.04% V) = (9.700e+04um H, 1.007e+05um V)
[01/10 17:30:43    345s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.977119e+05um
[01/10 17:30:43    345s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[01/10 17:30:43    345s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1c Route ============
[01/10 17:30:43    345s] (I)      Usage: 115621 = (56727 H, 58894 V) = (7.36% H, 8.04% V) = (9.700e+04um H, 1.007e+05um V)
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1d Route ============
[01/10 17:30:43    345s] (I)      Usage: 115621 = (56727 H, 58894 V) = (7.36% H, 8.04% V) = (9.700e+04um H, 1.007e+05um V)
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1e Route ============
[01/10 17:30:43    345s] (I)      Usage: 115621 = (56727 H, 58894 V) = (7.36% H, 8.04% V) = (9.700e+04um H, 1.007e+05um V)
[01/10 17:30:43    345s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.977119e+05um
[01/10 17:30:43    345s] (I)      
[01/10 17:30:43    345s] (I)      ============  Phase 1l Route ============
[01/10 17:30:44    345s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:30:44    345s] (I)      Layer  2:     166142     49238         0           0      168520    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  3:     177061     47600         0           0      177480    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  4:     166142     21365         3           0      168520    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  5:     177061     10174         0           0      177480    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  6:     166142      1723         0           0      168520    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  7:     177061       565         0           0      177480    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  8:     166142       239         0           0      168520    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer  9:     176151       134         0           0      177480    ( 0.00%) 
[01/10 17:30:44    345s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:30:44    345s] (I)      Layer 11:      58912        47         0        9007       61985    (12.69%) 
[01/10 17:30:44    345s] (I)      Total:       1493875    131086         3       12570     1509828    ( 0.83%) 
[01/10 17:30:44    345s] (I)      
[01/10 17:30:44    345s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:30:44    345s] [NR-eGR]                        OverCon            
[01/10 17:30:44    345s] [NR-eGR]                         #Gcell     %Gcell
[01/10 17:30:44    345s] [NR-eGR]        Layer               (1)    OverCon
[01/10 17:30:44    345s] [NR-eGR] ----------------------------------------------
[01/10 17:30:44    345s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR] ----------------------------------------------
[01/10 17:30:44    345s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[01/10 17:30:44    345s] [NR-eGR] 
[01/10 17:30:44    345s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1920.27 MB )
[01/10 17:30:44    345s] (I)      total 2D Cap : 1504659 = (771613 H, 733046 V)
[01/10 17:30:44    345s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:30:44    345s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1920.3M
[01/10 17:30:44    345s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.390, REAL:0.390, MEM:1920.3M, EPOCH TIME: 1704900644.051472
[01/10 17:30:44    345s] OPERPROF: Starting HotSpotCal at level 1, MEM:1920.3M, EPOCH TIME: 1704900644.051566
[01/10 17:30:44    345s] [hotspot] +------------+---------------+---------------+
[01/10 17:30:44    345s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:30:44    345s] [hotspot] +------------+---------------+---------------+
[01/10 17:30:44    345s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:30:44    345s] [hotspot] +------------+---------------+---------------+
[01/10 17:30:44    345s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:30:44    345s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:30:44    345s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1920.3M, EPOCH TIME: 1704900644.056106
[01/10 17:30:44    345s] Skipped repairing congestion.
[01/10 17:30:44    345s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1920.3M, EPOCH TIME: 1704900644.056289
[01/10 17:30:44    345s] Starting Early Global Route wiring: mem = 1920.3M
[01/10 17:30:44    345s] (I)      ============= Track Assignment ============
[01/10 17:30:44    345s] (I)      Started Track Assignment (1T) ( Curr Mem: 1920.27 MB )
[01/10 17:30:44    345s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 17:30:44    345s] (I)      Run Multi-thread track assignment
[01/10 17:30:44    345s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1920.27 MB )
[01/10 17:30:44    345s] (I)      Started Export ( Curr Mem: 1920.27 MB )
[01/10 17:30:44    345s] [NR-eGR]                  Length (um)   Vias 
[01/10 17:30:44    345s] [NR-eGR] ------------------------------------
[01/10 17:30:44    345s] [NR-eGR]  Metal1   (1H)             0  36845 
[01/10 17:30:44    345s] [NR-eGR]  Metal2   (2V)         68417  54395 
[01/10 17:30:44    345s] [NR-eGR]  Metal3   (3H)         80407   5490 
[01/10 17:30:44    345s] [NR-eGR]  Metal4   (4V)         36011   1767 
[01/10 17:30:44    345s] [NR-eGR]  Metal5   (5H)         17290    226 
[01/10 17:30:44    345s] [NR-eGR]  Metal6   (6V)          2985     52 
[01/10 17:30:44    345s] [NR-eGR]  Metal7   (7H)           949     25 
[01/10 17:30:44    345s] [NR-eGR]  Metal8   (8V)           423     12 
[01/10 17:30:44    345s] [NR-eGR]  Metal9   (9H)           219      4 
[01/10 17:30:44    345s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 17:30:44    345s] [NR-eGR]  Metal11  (11H)           79      0 
[01/10 17:30:44    345s] [NR-eGR] ------------------------------------
[01/10 17:30:44    345s] [NR-eGR]           Total       206781  98817 
[01/10 17:30:44    345s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:44    345s] [NR-eGR] Total half perimeter of net bounding box: 164938um
[01/10 17:30:44    345s] [NR-eGR] Total length: 206781um, number of vias: 98817
[01/10 17:30:44    345s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:44    345s] [NR-eGR] Total eGR-routed clock nets wire length: 6823um, number of vias: 5721
[01/10 17:30:44    345s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:44    345s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1922.27 MB )
[01/10 17:30:44    345s] Early Global Route wiring runtime: 0.42 seconds, mem = 1922.3M
[01/10 17:30:44    345s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.430, REAL:0.425, MEM:1922.3M, EPOCH TIME: 1704900644.481183
[01/10 17:30:44    346s] 0 delay mode for cte disabled.
[01/10 17:30:44    346s] SKP cleared!
[01/10 17:30:44    346s] 
[01/10 17:30:44    346s] *** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
[01/10 17:30:44    346s] Tdgp not successfully inited but do clear! skip clearing
[01/10 17:30:44    346s] **placeDesign ... cpu = 0: 0:47, real = 0: 0:47, mem = 1903.3M **
[01/10 17:30:45    347s] AAE DB initialization (MEM=1926.17 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 17:30:45    347s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 17:30:45    347s] VSMManager cleared!
[01/10 17:30:45    347s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:47.7/0:00:48.4 (1.0), totSession cpu/real = 0:05:47.1/0:42:40.7 (0.1), mem = 1926.2M
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] =============================================================================================
[01/10 17:30:45    347s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/10 17:30:45    347s] =============================================================================================
[01/10 17:30:45    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:30:45    347s] ---------------------------------------------------------------------------------------------
[01/10 17:30:45    347s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:30:45    347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:45    347s] [ TimingUpdate           ]      3   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 17:30:45    347s] [ MISC                   ]          0:00:47.8  (  98.6 % )     0:00:47.8 /  0:00:47.0    1.0
[01/10 17:30:45    347s] ---------------------------------------------------------------------------------------------
[01/10 17:30:45    347s]  GlobalPlace #1 TOTAL               0:00:48.4  ( 100.0 % )     0:00:48.4 /  0:00:47.7    1.0
[01/10 17:30:45    347s] ---------------------------------------------------------------------------------------------
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] Enable CTE adjustment.
[01/10 17:30:45    347s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1471.2M, totSessionCpu=0:05:47 **
[01/10 17:30:45    347s] GigaOpt running with 1 threads.
[01/10 17:30:45    347s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:47.2/0:42:40.7 (0.1), mem = 1926.2M
[01/10 17:30:45    347s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 17:30:45    347s] OPERPROF: Starting DPlace-Init at level 1, MEM:1926.2M, EPOCH TIME: 1704900645.699163
[01/10 17:30:45    347s] Processing tracks to init pin-track alignment.
[01/10 17:30:45    347s] z: 2, totalTracks: 1
[01/10 17:30:45    347s] z: 4, totalTracks: 1
[01/10 17:30:45    347s] z: 6, totalTracks: 1
[01/10 17:30:45    347s] z: 8, totalTracks: 1
[01/10 17:30:45    347s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:45    347s] All LLGs are deleted
[01/10 17:30:45    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1926.2M, EPOCH TIME: 1704900645.707237
[01/10 17:30:45    347s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1704900645.707627
[01/10 17:30:45    347s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1926.2M, EPOCH TIME: 1704900645.710075
[01/10 17:30:45    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1926.2M, EPOCH TIME: 1704900645.712034
[01/10 17:30:45    347s] Max number of tech site patterns supported in site array is 256.
[01/10 17:30:45    347s] Core basic site is CoreSite
[01/10 17:30:45    347s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:45    347s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1926.2M, EPOCH TIME: 1704900645.750316
[01/10 17:30:45    347s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:30:45    347s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:30:45    347s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1926.2M, EPOCH TIME: 1704900645.752417
[01/10 17:30:45    347s] Fast DP-INIT is on for default
[01/10 17:30:45    347s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:30:45    347s] Atter site array init, number of instance map data is 0.
[01/10 17:30:45    347s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.044, MEM:1926.2M, EPOCH TIME: 1704900645.756393
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:45    347s] OPERPROF:     Starting CMU at level 3, MEM:1926.2M, EPOCH TIME: 1704900645.757833
[01/10 17:30:45    347s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1926.2M, EPOCH TIME: 1704900645.759005
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:45    347s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1926.2M, EPOCH TIME: 1704900645.760196
[01/10 17:30:45    347s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1926.2M, EPOCH TIME: 1704900645.760264
[01/10 17:30:45    347s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1704900645.760329
[01/10 17:30:45    347s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1926.2MB).
[01/10 17:30:45    347s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1926.2M, EPOCH TIME: 1704900645.764400
[01/10 17:30:45    347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1926.2M, EPOCH TIME: 1704900645.764491
[01/10 17:30:45    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:45    347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.045, MEM:1926.2M, EPOCH TIME: 1704900645.809111
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] Trim Metal Layers:
[01/10 17:30:45    347s] LayerId::1 widthSet size::1
[01/10 17:30:45    347s] LayerId::2 widthSet size::1
[01/10 17:30:45    347s] LayerId::3 widthSet size::1
[01/10 17:30:45    347s] LayerId::4 widthSet size::1
[01/10 17:30:45    347s] LayerId::5 widthSet size::1
[01/10 17:30:45    347s] LayerId::6 widthSet size::1
[01/10 17:30:45    347s] LayerId::7 widthSet size::1
[01/10 17:30:45    347s] LayerId::8 widthSet size::1
[01/10 17:30:45    347s] LayerId::9 widthSet size::1
[01/10 17:30:45    347s] LayerId::10 widthSet size::1
[01/10 17:30:45    347s] LayerId::11 widthSet size::1
[01/10 17:30:45    347s] Updating RC grid for preRoute extraction ...
[01/10 17:30:45    347s] eee: pegSigSF::1.070000
[01/10 17:30:45    347s] Initializing multi-corner resistance tables ...
[01/10 17:30:45    347s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 17:30:45    347s] eee: l::2 avDens::0.280407 usedTrk::4003.787726 availTrk::14278.500000 sigTrk::4003.787726
[01/10 17:30:45    347s] eee: l::3 avDens::0.302628 usedTrk::4711.915583 availTrk::15570.000000 sigTrk::4711.915583
[01/10 17:30:45    347s] eee: l::4 avDens::0.150491 usedTrk::2123.044887 availTrk::14107.500000 sigTrk::2123.044887
[01/10 17:30:45    347s] eee: l::5 avDens::0.073477 usedTrk::1031.618009 availTrk::14040.000000 sigTrk::1031.618009
[01/10 17:30:45    347s] eee: l::6 avDens::0.028120 usedTrk::177.912368 availTrk::6327.000000 sigTrk::177.912368
[01/10 17:30:45    347s] eee: l::7 avDens::0.019305 usedTrk::60.809561 availTrk::3150.000000 sigTrk::60.809561
[01/10 17:30:45    347s] eee: l::8 avDens::0.014369 usedTrk::25.799123 availTrk::1795.500000 sigTrk::25.799123
[01/10 17:30:45    347s] eee: l::9 avDens::0.019505 usedTrk::14.043392 availTrk::720.000000 sigTrk::14.043392
[01/10 17:30:45    347s] eee: l::10 avDens::0.055459 usedTrk::81.558627 availTrk::1470.600000 sigTrk::81.558627
[01/10 17:30:45    347s] eee: l::11 avDens::0.061781 usedTrk::200.170966 availTrk::3240.000000 sigTrk::200.170966
[01/10 17:30:45    347s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:45    347s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269389 uaWl=1.000000 uaWlH=0.280282 aWlH=0.000000 lMod=0 pMax=0.824700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] Creating Lib Analyzer ...
[01/10 17:30:45    347s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 17:30:45    347s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 17:30:45    347s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:30:45    347s] 
[01/10 17:30:45    347s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:46    348s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:48 mem=1936.2M
[01/10 17:30:46    348s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:48 mem=1936.2M
[01/10 17:30:46    348s] Creating Lib Analyzer, finished. 
[01/10 17:30:46    348s] AAE DB initialization (MEM=1936.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 17:30:46    348s] #optDebug: fT-S <1 2 3 1 0>
[01/10 17:30:46    348s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/10 17:30:46    348s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/10 17:30:46    348s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1482.1M, totSessionCpu=0:05:48 **
[01/10 17:30:46    348s] *** optDesign -preCTS ***
[01/10 17:30:46    348s] DRC Margin: user margin 0.0; extra margin 0.2
[01/10 17:30:46    348s] Setup Target Slack: user slack 0; extra slack 0.0
[01/10 17:30:46    348s] Hold Target Slack: user slack 0
[01/10 17:30:46    348s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 17:30:46    348s] Type 'man IMPOPT-3195' for more detail.
[01/10 17:30:46    348s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1936.2M, EPOCH TIME: 1704900646.881680
[01/10 17:30:46    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:46    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:46    348s] 
[01/10 17:30:46    348s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:46    348s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1936.2M, EPOCH TIME: 1704900646.938799
[01/10 17:30:46    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:46    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:46    348s] Multi-VT timing optimization disabled based on library information.
[01/10 17:30:46    348s] 
[01/10 17:30:46    348s] TimeStamp Deleting Cell Server Begin ...
[01/10 17:30:46    348s] Deleting Lib Analyzer.
[01/10 17:30:46    348s] 
[01/10 17:30:46    348s] TimeStamp Deleting Cell Server End ...
[01/10 17:30:46    348s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 17:30:46    348s] 
[01/10 17:30:46    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:30:46    348s] Summary for sequential cells identification: 
[01/10 17:30:46    348s]   Identified SBFF number: 104
[01/10 17:30:46    348s]   Identified MBFF number: 0
[01/10 17:30:46    348s]   Identified SB Latch number: 0
[01/10 17:30:46    348s]   Identified MB Latch number: 0
[01/10 17:30:46    348s]   Not identified SBFF number: 16
[01/10 17:30:46    348s]   Not identified MBFF number: 0
[01/10 17:30:46    348s]   Not identified SB Latch number: 0
[01/10 17:30:46    348s]   Not identified MB Latch number: 0
[01/10 17:30:46    348s]   Number of sequential cells which are not FFs: 32
[01/10 17:30:46    348s]  Visiting view : default_emulate_view
[01/10 17:30:46    348s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 17:30:46    348s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:30:46    348s]  Visiting view : default_emulate_view
[01/10 17:30:46    348s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 17:30:46    348s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:30:46    348s] TLC MultiMap info (StdDelay):
[01/10 17:30:46    348s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:30:46    348s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 17:30:46    348s]  Setting StdDelay to: 38ps
[01/10 17:30:46    348s] 
[01/10 17:30:46    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] TimeStamp Deleting Cell Server Begin ...
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] TimeStamp Deleting Cell Server End ...
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] Creating Lib Analyzer ...
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:30:47    348s] Summary for sequential cells identification: 
[01/10 17:30:47    348s]   Identified SBFF number: 104
[01/10 17:30:47    348s]   Identified MBFF number: 0
[01/10 17:30:47    348s]   Identified SB Latch number: 0
[01/10 17:30:47    348s]   Identified MB Latch number: 0
[01/10 17:30:47    348s]   Not identified SBFF number: 16
[01/10 17:30:47    348s]   Not identified MBFF number: 0
[01/10 17:30:47    348s]   Not identified SB Latch number: 0
[01/10 17:30:47    348s]   Not identified MB Latch number: 0
[01/10 17:30:47    348s]   Number of sequential cells which are not FFs: 32
[01/10 17:30:47    348s]  Visiting view : default_emulate_view
[01/10 17:30:47    348s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 17:30:47    348s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:30:47    348s]  Visiting view : default_emulate_view
[01/10 17:30:47    348s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 17:30:47    348s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:30:47    348s] TLC MultiMap info (StdDelay):
[01/10 17:30:47    348s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:30:47    348s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/10 17:30:47    348s]  Setting StdDelay to: 41.7ps
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:30:47    348s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:30:47    348s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:30:47    348s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:30:47    348s] 
[01/10 17:30:47    348s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:48    349s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:49 mem=1936.2M
[01/10 17:30:48    349s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:49 mem=1936.2M
[01/10 17:30:48    349s] Creating Lib Analyzer, finished. 
[01/10 17:30:48    349s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1936.2M, EPOCH TIME: 1704900648.018381
[01/10 17:30:48    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:48    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:48    349s] All LLGs are deleted
[01/10 17:30:48    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:48    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:48    349s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1936.2M, EPOCH TIME: 1704900648.018534
[01/10 17:30:48    349s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1936.2M, EPOCH TIME: 1704900648.018688
[01/10 17:30:48    349s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1936.2M, EPOCH TIME: 1704900648.019334
[01/10 17:30:48    349s] {MMLU 0 0 10090}
[01/10 17:30:48    349s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1936.2M
[01/10 17:30:48    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1936.2M
[01/10 17:30:48    349s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.20 MB )
[01/10 17:30:48    349s] (I)      ==================== Layers =====================
[01/10 17:30:48    349s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:48    349s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:30:48    349s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:48    349s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:30:48    349s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:30:48    349s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:48    349s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:30:48    349s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:30:48    349s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:30:48    349s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:30:48    349s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:30:48    349s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:30:48    349s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:30:48    349s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:30:48    349s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:30:48    349s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:30:48    349s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:30:48    349s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:30:48    349s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:30:48    349s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:30:48    349s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:30:48    349s] (I)      Started Import and model ( Curr Mem: 1936.20 MB )
[01/10 17:30:48    349s] (I)      Default pattern map key = picorv32_default.
[01/10 17:30:48    349s] (I)      Number of ignored instance 0
[01/10 17:30:48    349s] (I)      Number of inbound cells 0
[01/10 17:30:48    349s] (I)      Number of opened ILM blockages 0
[01/10 17:30:48    349s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/10 17:30:48    349s] (I)      numMoveCells=9076, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/10 17:30:48    349s] (I)      cell height: 3420, count: 9076
[01/10 17:30:48    349s] (I)      Number of nets = 10072 ( 18 ignored )
[01/10 17:30:48    349s] (I)      Read rows... (mem=1940.3M)
[01/10 17:30:48    349s] (I)      Done Read rows (cpu=0.000s, mem=1940.3M)
[01/10 17:30:48    349s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 0, Logic 0
[01/10 17:30:48    349s] (I)      Read module constraints... (mem=1940.3M)
[01/10 17:30:48    349s] (I)      Done Read module constraints (cpu=0.000s, mem=1940.3M)
[01/10 17:30:48    349s] (I)      == Non-default Options ==
[01/10 17:30:48    349s] (I)      Maximum routing layer                              : 11
[01/10 17:30:48    349s] (I)      Buffering-aware routing                            : true
[01/10 17:30:48    349s] (I)      Spread congestion away from blockages              : true
[01/10 17:30:48    349s] (I)      Number of threads                                  : 1
[01/10 17:30:48    349s] (I)      Overflow penalty cost                              : 10
[01/10 17:30:48    349s] (I)      Punch through distance                             : 2506.730000
[01/10 17:30:48    349s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 17:30:48    349s] (I)      Method to set GCell size                           : row
[01/10 17:30:48    349s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:30:48    349s] (I)      Use row-based GCell size
[01/10 17:30:48    349s] (I)      Use row-based GCell align
[01/10 17:30:48    349s] (I)      layer 0 area = 80000
[01/10 17:30:48    349s] (I)      layer 1 area = 80000
[01/10 17:30:48    349s] (I)      layer 2 area = 80000
[01/10 17:30:48    349s] (I)      layer 3 area = 80000
[01/10 17:30:48    349s] (I)      layer 4 area = 80000
[01/10 17:30:48    349s] (I)      layer 5 area = 80000
[01/10 17:30:48    349s] (I)      layer 6 area = 80000
[01/10 17:30:48    349s] (I)      layer 7 area = 80000
[01/10 17:30:48    349s] (I)      layer 8 area = 80000
[01/10 17:30:48    349s] (I)      layer 9 area = 400000
[01/10 17:30:48    349s] (I)      layer 10 area = 400000
[01/10 17:30:48    349s] (I)      GCell unit size   : 3420
[01/10 17:30:48    349s] (I)      GCell multiplier  : 1
[01/10 17:30:48    349s] (I)      GCell row height  : 3420
[01/10 17:30:48    349s] (I)      Actual row height : 3420
[01/10 17:30:48    349s] (I)      GCell align ref   : 30000 30020
[01/10 17:30:48    349s] [NR-eGR] Track table information for default rule: 
[01/10 17:30:48    349s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:30:48    349s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:30:48    349s] (I)      ==================== Default via =====================
[01/10 17:30:48    349s] (I)      +----+------------------+----------------------------+
[01/10 17:30:48    349s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:30:48    349s] (I)      +----+------------------+----------------------------+
[01/10 17:30:48    349s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:30:48    349s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:30:48    349s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:30:48    349s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:30:48    349s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:30:48    349s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:30:48    349s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:30:48    349s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:30:48    349s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:30:48    349s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:30:48    349s] (I)      +----+------------------+----------------------------+
[01/10 17:30:48    349s] [NR-eGR] Read 4134 PG shapes
[01/10 17:30:48    349s] [NR-eGR] Read 0 clock shapes
[01/10 17:30:48    349s] [NR-eGR] Read 0 other shapes
[01/10 17:30:48    349s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:30:48    349s] [NR-eGR] #Instance Blockages : 0
[01/10 17:30:48    349s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:30:48    349s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:30:48    349s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:30:48    349s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:30:48    349s] [NR-eGR] #Other Blockages    : 0
[01/10 17:30:48    349s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:30:48    349s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:30:48    349s] [NR-eGR] Read 10072 nets ( ignored 0 )
[01/10 17:30:48    349s] (I)      early_global_route_priority property id does not exist.
[01/10 17:30:48    349s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:30:48    349s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:30:48    349s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:30:48    349s] (I)      Number of ignored nets                =      0
[01/10 17:30:48    349s] (I)      Number of connected nets              =      0
[01/10 17:30:48    349s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:30:48    349s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:30:48    349s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:30:48    349s] (I)      Constructing bin map
[01/10 17:30:48    349s] (I)      Initialize bin information with width=6840 height=6840
[01/10 17:30:48    349s] (I)      Done constructing bin map
[01/10 17:30:48    349s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:30:48    349s] (I)      Ndr track 0 does not exist
[01/10 17:30:48    349s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:30:48    349s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:30:48    349s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:30:48    349s] (I)      Site width          :   400  (dbu)
[01/10 17:30:48    349s] (I)      Row height          :  3420  (dbu)
[01/10 17:30:48    349s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:30:48    349s] (I)      GCell width         :  3420  (dbu)
[01/10 17:30:48    349s] (I)      GCell height        :  3420  (dbu)
[01/10 17:30:48    349s] (I)      Grid                :   146   136    11
[01/10 17:30:48    349s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:30:48    349s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:30:48    349s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:30:48    349s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:30:48    349s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:30:48    349s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:30:48    349s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:30:48    349s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:30:48    349s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:30:48    349s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:30:48    349s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:30:48    349s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:30:48    349s] (I)      --------------------------------------------------------
[01/10 17:30:48    349s] 
[01/10 17:30:48    349s] [NR-eGR] ============ Routing rule table ============
[01/10 17:30:48    349s] [NR-eGR] Rule id: 0  Nets: 10072
[01/10 17:30:48    349s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:30:48    349s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:30:48    349s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:30:48    349s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:48    349s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:30:48    349s] [NR-eGR] ========================================
[01/10 17:30:48    349s] [NR-eGR] 
[01/10 17:30:48    349s] (I)      =============== Blocked Tracks ===============
[01/10 17:30:48    349s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:48    349s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:30:48    349s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:48    349s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:30:48    349s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:30:48    349s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:30:48    349s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:30:48    349s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:30:48    349s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:30:48    349s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:30:48    349s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:30:48    349s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:30:48    349s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:30:48    349s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:30:48    349s] (I)      +-------+---------+----------+---------------+
[01/10 17:30:48    349s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1942.79 MB )
[01/10 17:30:48    349s] (I)      Reset routing kernel
[01/10 17:30:48    349s] (I)      Started Global Routing ( Curr Mem: 1942.79 MB )
[01/10 17:30:48    349s] (I)      totalPins=37149  totalGlobalPin=36341 (97.82%)
[01/10 17:30:48    349s] (I)      total 2D Cap : 1503698 = (771256 H, 732442 V)
[01/10 17:30:48    349s] (I)      #blocked areas for congestion spreading : 0
[01/10 17:30:48    349s] [NR-eGR] Layer group 1: route 10072 net(s) in layer range [2, 11]
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1a Route ============
[01/10 17:30:48    349s] (I)      Usage: 117084 = (57366 H, 59718 V) = (7.44% H, 8.15% V) = (9.810e+04um H, 1.021e+05um V)
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1b Route ============
[01/10 17:30:48    349s] (I)      Usage: 117084 = (57366 H, 59718 V) = (7.44% H, 8.15% V) = (9.810e+04um H, 1.021e+05um V)
[01/10 17:30:48    349s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.002136e+05um
[01/10 17:30:48    349s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[01/10 17:30:48    349s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1c Route ============
[01/10 17:30:48    349s] (I)      Usage: 117084 = (57366 H, 59718 V) = (7.44% H, 8.15% V) = (9.810e+04um H, 1.021e+05um V)
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1d Route ============
[01/10 17:30:48    349s] (I)      Usage: 117084 = (57366 H, 59718 V) = (7.44% H, 8.15% V) = (9.810e+04um H, 1.021e+05um V)
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1e Route ============
[01/10 17:30:48    349s] (I)      Usage: 117084 = (57366 H, 59718 V) = (7.44% H, 8.15% V) = (9.810e+04um H, 1.021e+05um V)
[01/10 17:30:48    349s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.002136e+05um
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] (I)      ============  Phase 1l Route ============
[01/10 17:30:48    349s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:30:48    349s] (I)      Layer  2:     166142     49275         3           0      168520    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  3:     177061     47895         0           0      177480    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  4:     166142     22376         3           0      168520    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  5:     177061     10518         0           0      177480    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  6:     166142      1616         0           0      168520    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  7:     177061       611         0           0      177480    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  8:     166142       205         0           0      168520    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer  9:     176151       134         0           0      177480    ( 0.00%) 
[01/10 17:30:48    349s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:30:48    349s] (I)      Layer 11:      58912        47         0        9007       61985    (12.69%) 
[01/10 17:30:48    349s] (I)      Total:       1493875    132678         6       12570     1509828    ( 0.83%) 
[01/10 17:30:48    349s] (I)      
[01/10 17:30:48    349s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:30:48    349s] [NR-eGR]                        OverCon            
[01/10 17:30:48    349s] [NR-eGR]                         #Gcell     %Gcell
[01/10 17:30:48    349s] [NR-eGR]        Layer               (1)    OverCon
[01/10 17:30:48    349s] [NR-eGR] ----------------------------------------------
[01/10 17:30:48    349s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR] ----------------------------------------------
[01/10 17:30:48    349s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/10 17:30:48    349s] [NR-eGR] 
[01/10 17:30:48    349s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1942.79 MB )
[01/10 17:30:48    349s] (I)      total 2D Cap : 1504659 = (771613 H, 733046 V)
[01/10 17:30:48    349s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:30:48    349s] (I)      ============= Track Assignment ============
[01/10 17:30:48    349s] (I)      Started Track Assignment (1T) ( Curr Mem: 1942.79 MB )
[01/10 17:30:48    349s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 17:30:48    349s] (I)      Run Multi-thread track assignment
[01/10 17:30:48    350s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1942.79 MB )
[01/10 17:30:48    350s] (I)      Started Export ( Curr Mem: 1942.79 MB )
[01/10 17:30:48    350s] [NR-eGR]                  Length (um)   Vias 
[01/10 17:30:48    350s] [NR-eGR] ------------------------------------
[01/10 17:30:48    350s] [NR-eGR]  Metal1   (1H)             0  36845 
[01/10 17:30:48    350s] [NR-eGR]  Metal2   (2V)         68536  54487 
[01/10 17:30:48    350s] [NR-eGR]  Metal3   (3H)         80800   5700 
[01/10 17:30:48    350s] [NR-eGR]  Metal4   (4V)         37725   1878 
[01/10 17:30:48    350s] [NR-eGR]  Metal5   (5H)         17923    204 
[01/10 17:30:48    350s] [NR-eGR]  Metal6   (6V)          2799     48 
[01/10 17:30:48    350s] [NR-eGR]  Metal7   (7H)          1028     23 
[01/10 17:30:48    350s] [NR-eGR]  Metal8   (8V)           364     12 
[01/10 17:30:48    350s] [NR-eGR]  Metal9   (9H)           219      4 
[01/10 17:30:48    350s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 17:30:48    350s] [NR-eGR]  Metal11  (11H)           79      0 
[01/10 17:30:48    350s] [NR-eGR] ------------------------------------
[01/10 17:30:48    350s] [NR-eGR]           Total       209473  99202 
[01/10 17:30:48    350s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:48    350s] [NR-eGR] Total half perimeter of net bounding box: 164938um
[01/10 17:30:48    350s] [NR-eGR] Total length: 209473um, number of vias: 99202
[01/10 17:30:48    350s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:48    350s] [NR-eGR] Total eGR-routed clock nets wire length: 7167um, number of vias: 5723
[01/10 17:30:48    350s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:30:48    350s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1942.79 MB )
[01/10 17:30:48    350s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 1940.79 MB )
[01/10 17:30:48    350s] (I)      ====================================== Runtime Summary =======================================
[01/10 17:30:48    350s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/10 17:30:48    350s] (I)      ----------------------------------------------------------------------------------------------
[01/10 17:30:48    350s] (I)       Early Global Route kernel                  100.00%  32.48 sec  33.38 sec  0.90 sec  0.90 sec 
[01/10 17:30:48    350s] (I)       +-Import and model                          14.82%  32.49 sec  32.62 sec  0.13 sec  0.14 sec 
[01/10 17:30:48    350s] (I)       | +-Create place DB                          5.94%  32.49 sec  32.54 sec  0.05 sec  0.06 sec 
[01/10 17:30:48    350s] (I)       | | +-Import place data                      5.92%  32.49 sec  32.54 sec  0.05 sec  0.06 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read instances and placement         1.33%  32.49 sec  32.50 sec  0.01 sec  0.02 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read nets                            4.04%  32.50 sec  32.54 sec  0.04 sec  0.03 sec 
[01/10 17:30:48    350s] (I)       | +-Create route DB                          7.49%  32.54 sec  32.61 sec  0.07 sec  0.06 sec 
[01/10 17:30:48    350s] (I)       | | +-Import route data (1T)                 7.43%  32.54 sec  32.61 sec  0.07 sec  0.06 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.82%  32.55 sec  32.56 sec  0.01 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read routing blockages             0.00%  32.55 sec  32.55 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read instance blockages            0.49%  32.55 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read PG blockages                  0.13%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read clock blockages               0.01%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read other blockages               0.01%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read halo blockages                0.01%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Read boundary cut boxes            0.00%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read blackboxes                      0.00%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read prerouted                       0.09%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read unlegalized nets                0.17%  32.56 sec  32.56 sec  0.00 sec  0.01 sec 
[01/10 17:30:48    350s] (I)       | | | +-Read nets                            0.66%  32.56 sec  32.57 sec  0.01 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Set up via pillars                   0.01%  32.57 sec  32.57 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Initialize 3D grid graph             0.06%  32.57 sec  32.57 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Model blockage capacity              3.84%  32.57 sec  32.61 sec  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Initialize 3D capacity             3.66%  32.57 sec  32.60 sec  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)       | +-Read aux data                            0.23%  32.61 sec  32.61 sec  0.00 sec  0.01 sec 
[01/10 17:30:48    350s] (I)       | +-Others data preparation                  0.14%  32.61 sec  32.61 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | +-Create route kernel                      0.74%  32.61 sec  32.62 sec  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)       +-Global Routing                            30.91%  32.62 sec  32.90 sec  0.28 sec  0.28 sec 
[01/10 17:30:48    350s] (I)       | +-Initialization                           0.43%  32.62 sec  32.63 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | +-Net group 1                             29.10%  32.63 sec  32.89 sec  0.26 sec  0.26 sec 
[01/10 17:30:48    350s] (I)       | | +-Generate topology                      2.85%  32.63 sec  32.65 sec  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1a                               6.02%  32.66 sec  32.71 sec  0.05 sec  0.05 sec 
[01/10 17:30:48    350s] (I)       | | | +-Pattern routing (1T)                 5.13%  32.66 sec  32.71 sec  0.05 sec  0.04 sec 
[01/10 17:30:48    350s] (I)       | | | +-Add via demand to 2D                 0.79%  32.71 sec  32.71 sec  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1b                               0.02%  32.71 sec  32.71 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1c                               0.00%  32.71 sec  32.71 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1d                               0.00%  32.72 sec  32.72 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1e                               0.15%  32.72 sec  32.72 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | +-Route legalization                   0.10%  32.72 sec  32.72 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | | | +-Legalize Reach Aware Violations    0.09%  32.72 sec  32.72 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | | +-Phase 1l                              19.09%  32.72 sec  32.89 sec  0.17 sec  0.17 sec 
[01/10 17:30:48    350s] (I)       | | | +-Layer assignment (1T)               18.75%  32.72 sec  32.89 sec  0.17 sec  0.17 sec 
[01/10 17:30:48    350s] (I)       | +-Clean cong LA                            0.00%  32.89 sec  32.89 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       +-Export 3D cong map                         0.91%  32.90 sec  32.91 sec  0.01 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | +-Export 2D cong map                       0.08%  32.91 sec  32.91 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       +-Extract Global 3D Wires                    0.72%  32.91 sec  32.92 sec  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)       +-Track Assignment (1T)                     29.53%  32.92 sec  33.18 sec  0.27 sec  0.27 sec 
[01/10 17:30:48    350s] (I)       | +-Initialization                           0.09%  32.92 sec  32.92 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       | +-Track Assignment Kernel                 28.85%  32.92 sec  33.18 sec  0.26 sec  0.26 sec 
[01/10 17:30:48    350s] (I)       | +-Free Memory                              0.01%  33.18 sec  33.18 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       +-Export                                    21.51%  33.18 sec  33.38 sec  0.19 sec  0.19 sec 
[01/10 17:30:48    350s] (I)       | +-Export DB wires                         11.66%  33.18 sec  33.29 sec  0.10 sec  0.10 sec 
[01/10 17:30:48    350s] (I)       | | +-Export all nets                        8.85%  33.19 sec  33.27 sec  0.08 sec  0.08 sec 
[01/10 17:30:48    350s] (I)       | | +-Set wire vias                          2.00%  33.27 sec  33.29 sec  0.02 sec  0.02 sec 
[01/10 17:30:48    350s] (I)       | +-Report wirelength                        4.25%  33.29 sec  33.33 sec  0.04 sec  0.04 sec 
[01/10 17:30:48    350s] (I)       | +-Update net boxes                         5.49%  33.33 sec  33.38 sec  0.05 sec  0.05 sec 
[01/10 17:30:48    350s] (I)       | +-Update timing                            0.00%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)       +-Postprocess design                         0.26%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)      ====================== Summary by functions ======================
[01/10 17:30:48    350s] (I)       Lv  Step                                   %      Real       CPU 
[01/10 17:30:48    350s] (I)      ------------------------------------------------------------------
[01/10 17:30:48    350s] (I)        0  Early Global Route kernel        100.00%  0.90 sec  0.90 sec 
[01/10 17:30:48    350s] (I)        1  Global Routing                    30.91%  0.28 sec  0.28 sec 
[01/10 17:30:48    350s] (I)        1  Track Assignment (1T)             29.53%  0.27 sec  0.27 sec 
[01/10 17:30:48    350s] (I)        1  Export                            21.51%  0.19 sec  0.19 sec 
[01/10 17:30:48    350s] (I)        1  Import and model                  14.82%  0.13 sec  0.14 sec 
[01/10 17:30:48    350s] (I)        1  Export 3D cong map                 0.91%  0.01 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        1  Extract Global 3D Wires            0.72%  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)        1  Postprocess design                 0.26%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Net group 1                       29.10%  0.26 sec  0.26 sec 
[01/10 17:30:48    350s] (I)        2  Track Assignment Kernel           28.85%  0.26 sec  0.26 sec 
[01/10 17:30:48    350s] (I)        2  Export DB wires                   11.66%  0.10 sec  0.10 sec 
[01/10 17:30:48    350s] (I)        2  Create route DB                    7.49%  0.07 sec  0.06 sec 
[01/10 17:30:48    350s] (I)        2  Create place DB                    5.94%  0.05 sec  0.06 sec 
[01/10 17:30:48    350s] (I)        2  Update net boxes                   5.49%  0.05 sec  0.05 sec 
[01/10 17:30:48    350s] (I)        2  Report wirelength                  4.25%  0.04 sec  0.04 sec 
[01/10 17:30:48    350s] (I)        2  Create route kernel                0.74%  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)        2  Initialization                     0.51%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Read aux data                      0.23%  0.00 sec  0.01 sec 
[01/10 17:30:48    350s] (I)        2  Others data preparation            0.14%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1l                          19.09%  0.17 sec  0.17 sec 
[01/10 17:30:48    350s] (I)        3  Export all nets                    8.85%  0.08 sec  0.08 sec 
[01/10 17:30:48    350s] (I)        3  Import route data (1T)             7.43%  0.07 sec  0.06 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1a                           6.02%  0.05 sec  0.05 sec 
[01/10 17:30:48    350s] (I)        3  Import place data                  5.92%  0.05 sec  0.06 sec 
[01/10 17:30:48    350s] (I)        3  Generate topology                  2.85%  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)        3  Set wire vias                      2.00%  0.02 sec  0.02 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1e                           0.15%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Layer assignment (1T)             18.75%  0.17 sec  0.17 sec 
[01/10 17:30:48    350s] (I)        4  Pattern routing (1T)               5.13%  0.05 sec  0.04 sec 
[01/10 17:30:48    350s] (I)        4  Read nets                          4.70%  0.04 sec  0.03 sec 
[01/10 17:30:48    350s] (I)        4  Model blockage capacity            3.84%  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)        4  Read instances and placement       1.33%  0.01 sec  0.02 sec 
[01/10 17:30:48    350s] (I)        4  Read blockages ( Layer 2-11 )      0.82%  0.01 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Add via demand to 2D               0.79%  0.01 sec  0.01 sec 
[01/10 17:30:48    350s] (I)        4  Read unlegalized nets              0.17%  0.00 sec  0.01 sec 
[01/10 17:30:48    350s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Read prerouted                     0.09%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Initialize 3D capacity             3.66%  0.03 sec  0.03 sec 
[01/10 17:30:48    350s] (I)        5  Read instance blockages            0.49%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read PG blockages                  0.13%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Legalize Reach Aware Violations    0.09%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/10 17:30:48    350s] Extraction called for design 'picorv32' of instances=9076 and nets=10263 using extraction engine 'preRoute' .
[01/10 17:30:48    350s] PreRoute RC Extraction called for design picorv32.
[01/10 17:30:48    350s] RC Extraction called in multi-corner(1) mode.
[01/10 17:30:48    350s] RCMode: PreRoute
[01/10 17:30:48    350s]       RC Corner Indexes            0   
[01/10 17:30:48    350s] Capacitance Scaling Factor   : 1.00000 
[01/10 17:30:48    350s] Resistance Scaling Factor    : 1.00000 
[01/10 17:30:48    350s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 17:30:48    350s] Clock Res. Scaling Factor    : 1.00000 
[01/10 17:30:48    350s] Shrink Factor                : 1.00000
[01/10 17:30:48    350s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 17:30:48    350s] Using Quantus QRC technology file ...
[01/10 17:30:48    350s] 
[01/10 17:30:48    350s] Trim Metal Layers:
[01/10 17:30:49    350s] LayerId::1 widthSet size::1
[01/10 17:30:49    350s] LayerId::2 widthSet size::1
[01/10 17:30:49    350s] LayerId::3 widthSet size::1
[01/10 17:30:49    350s] LayerId::4 widthSet size::1
[01/10 17:30:49    350s] LayerId::5 widthSet size::1
[01/10 17:30:49    350s] LayerId::6 widthSet size::1
[01/10 17:30:49    350s] LayerId::7 widthSet size::1
[01/10 17:30:49    350s] LayerId::8 widthSet size::1
[01/10 17:30:49    350s] LayerId::9 widthSet size::1
[01/10 17:30:49    350s] LayerId::10 widthSet size::1
[01/10 17:30:49    350s] LayerId::11 widthSet size::1
[01/10 17:30:49    350s] Updating RC grid for preRoute extraction ...
[01/10 17:30:49    350s] eee: pegSigSF::1.070000
[01/10 17:30:49    350s] Initializing multi-corner resistance tables ...
[01/10 17:30:49    350s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 17:30:49    350s] eee: l::2 avDens::0.280920 usedTrk::4011.111634 availTrk::14278.500000 sigTrk::4011.111634
[01/10 17:30:49    350s] eee: l::3 avDens::0.304105 usedTrk::4734.913568 availTrk::15570.000000 sigTrk::4734.913568
[01/10 17:30:49    350s] eee: l::4 avDens::0.156621 usedTrk::2222.918308 availTrk::14193.000000 sigTrk::2222.918308
[01/10 17:30:49    350s] eee: l::5 avDens::0.077079 usedTrk::1068.314533 availTrk::13860.000000 sigTrk::1068.314533
[01/10 17:30:49    350s] eee: l::6 avDens::0.023248 usedTrk::166.968246 availTrk::7182.000000 sigTrk::166.968246
[01/10 17:30:49    350s] eee: l::7 avDens::0.021588 usedTrk::66.058830 availTrk::3060.000000 sigTrk::66.058830
[01/10 17:30:49    350s] eee: l::8 avDens::0.013066 usedTrk::22.343567 availTrk::1710.000000 sigTrk::22.343567
[01/10 17:30:49    350s] eee: l::9 avDens::0.019505 usedTrk::14.043392 availTrk::720.000000 sigTrk::14.043392
[01/10 17:30:49    350s] eee: l::10 avDens::0.055459 usedTrk::81.558627 availTrk::1470.600000 sigTrk::81.558627
[01/10 17:30:49    350s] eee: l::11 avDens::0.061781 usedTrk::200.170966 availTrk::3240.000000 sigTrk::200.170966
[01/10 17:30:49    350s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:49    350s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267490 uaWl=1.000000 uaWlH=0.287087 aWlH=0.000000 lMod=0 pMax=0.825700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 17:30:49    350s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1935.789M)
[01/10 17:30:49    350s] All LLGs are deleted
[01/10 17:30:49    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.8M, EPOCH TIME: 1704900649.224333
[01/10 17:30:49    350s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1704900649.224675
[01/10 17:30:49    350s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.8M, EPOCH TIME: 1704900649.227620
[01/10 17:30:49    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1935.8M, EPOCH TIME: 1704900649.229873
[01/10 17:30:49    350s] Max number of tech site patterns supported in site array is 256.
[01/10 17:30:49    350s] Core basic site is CoreSite
[01/10 17:30:49    350s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1935.8M, EPOCH TIME: 1704900649.271866
[01/10 17:30:49    350s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:30:49    350s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:30:49    350s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1935.8M, EPOCH TIME: 1704900649.275359
[01/10 17:30:49    350s] Fast DP-INIT is on for default
[01/10 17:30:49    350s] Atter site array init, number of instance map data is 0.
[01/10 17:30:49    350s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1935.8M, EPOCH TIME: 1704900649.279911
[01/10 17:30:49    350s] 
[01/10 17:30:49    350s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:49    350s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:1935.8M, EPOCH TIME: 1704900649.282865
[01/10 17:30:49    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:49    350s] Starting delay calculation for Setup views
[01/10 17:30:49    350s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 17:30:49    350s] #################################################################################
[01/10 17:30:49    350s] # Design Stage: PreRoute
[01/10 17:30:49    350s] # Design Name: picorv32
[01/10 17:30:49    350s] # Design Mode: 45nm
[01/10 17:30:49    350s] # Analysis Mode: MMMC Non-OCV 
[01/10 17:30:49    350s] # Parasitics Mode: No SPEF/RCDB 
[01/10 17:30:49    350s] # Signoff Settings: SI Off 
[01/10 17:30:49    350s] #################################################################################
[01/10 17:30:50    351s] Calculate delays in Single mode...
[01/10 17:30:50    351s] Topological Sorting (REAL = 0:00:00.0, MEM = 1940.8M, InitMEM = 1939.8M)
[01/10 17:30:50    351s] Start delay calculation (fullDC) (1 T). (MEM=1940.81)
[01/10 17:30:50    351s] siFlow : Timing analysis mode is single, using late cdB files
[01/10 17:30:50    351s] Start AAE Lib Loading. (MEM=1952.33)
[01/10 17:30:50    351s] End AAE Lib Loading. (MEM=1990.48 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 17:30:50    351s] End AAE Lib Interpolated Model. (MEM=1990.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 17:30:52    354s] Total number of fetched objects 10090
[01/10 17:30:52    354s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 17:30:52    354s] End delay calculation. (MEM=2082.41 CPU=0:00:02.1 REAL=0:00:02.0)
[01/10 17:30:52    354s] End delay calculation (fullDC). (MEM=2045.8 CPU=0:00:02.9 REAL=0:00:02.0)
[01/10 17:30:52    354s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 2045.8M) ***
[01/10 17:30:53    354s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:05:55 mem=2045.8M)
[01/10 17:30:53    355s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.290  |
|           TNS (ns):| -39.925 |
|    Violating Paths:|   55    |
|          All Paths:|  3396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    435 (2593)    |   -2.599   |    435 (2593)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.1M, EPOCH TIME: 1704900653.823132
[01/10 17:30:53    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] 
[01/10 17:30:53    355s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:53    355s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:2061.1M, EPOCH TIME: 1704900653.875445
[01/10 17:30:53    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] Density: 69.811%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1520.9M, totSessionCpu=0:05:55 **
[01/10 17:30:53    355s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.2 (1.0), totSession cpu/real = 0:05:55.3/0:42:48.9 (0.1), mem = 2018.1M
[01/10 17:30:53    355s] 
[01/10 17:30:53    355s] =============================================================================================
[01/10 17:30:53    355s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/10 17:30:53    355s] =============================================================================================
[01/10 17:30:53    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:30:53    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:53    355s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:53    355s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.9 % )     0:00:04.7 /  0:00:04.7    1.0
[01/10 17:30:53    355s] [ DrvReport              ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:30:53    355s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 17:30:53    355s] [ LibAnalyzerInit        ]      2   0:00:01.5  (  18.8 % )     0:00:01.5 /  0:00:01.6    1.0
[01/10 17:30:53    355s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:53    355s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:53    355s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  11.2 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:30:53    355s] [ ExtractRC              ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:30:53    355s] [ TimingUpdate           ]      1   0:00:00.6  (   7.8 % )     0:00:04.1 /  0:00:04.1    1.0
[01/10 17:30:53    355s] [ FullDelayCalc          ]      1   0:00:03.5  (  42.5 % )     0:00:03.5 /  0:00:03.5    1.0
[01/10 17:30:53    355s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:30:53    355s] [ MISC                   ]          0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.8    0.9
[01/10 17:30:53    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:53    355s]  InitOpt #1 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.1    1.0
[01/10 17:30:53    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:53    355s] 
[01/10 17:30:53    355s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/10 17:30:53    355s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:30:53    355s] ### Creating PhyDesignMc. totSessionCpu=0:05:55 mem=2018.1M
[01/10 17:30:53    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2018.1M, EPOCH TIME: 1704900653.890462
[01/10 17:30:53    355s] Processing tracks to init pin-track alignment.
[01/10 17:30:53    355s] z: 2, totalTracks: 1
[01/10 17:30:53    355s] z: 4, totalTracks: 1
[01/10 17:30:53    355s] z: 6, totalTracks: 1
[01/10 17:30:53    355s] z: 8, totalTracks: 1
[01/10 17:30:53    355s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:53    355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2018.1M, EPOCH TIME: 1704900653.904613
[01/10 17:30:53    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:53    355s] 
[01/10 17:30:53    355s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:53    355s] OPERPROF:     Starting CMU at level 3, MEM:2018.1M, EPOCH TIME: 1704900653.955671
[01/10 17:30:53    355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2018.1M, EPOCH TIME: 1704900653.957157
[01/10 17:30:53    355s] 
[01/10 17:30:53    355s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:53    355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2018.1M, EPOCH TIME: 1704900653.958669
[01/10 17:30:53    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2018.1M, EPOCH TIME: 1704900653.958756
[01/10 17:30:53    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1704900653.958839
[01/10 17:30:53    355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2018.1MB).
[01/10 17:30:53    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2018.1M, EPOCH TIME: 1704900653.960945
[01/10 17:30:53    355s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/10 17:30:53    355s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:55 mem=2018.1M
[01/10 17:30:53    355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2018.1M, EPOCH TIME: 1704900653.981616
[01/10 17:30:53    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:53    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.045, MEM:2018.1M, EPOCH TIME: 1704900654.026645
[01/10 17:30:54    355s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/10 17:30:54    355s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:30:54    355s] ### Creating PhyDesignMc. totSessionCpu=0:05:55 mem=2018.1M
[01/10 17:30:54    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2018.1M, EPOCH TIME: 1704900654.027445
[01/10 17:30:54    355s] Processing tracks to init pin-track alignment.
[01/10 17:30:54    355s] z: 2, totalTracks: 1
[01/10 17:30:54    355s] z: 4, totalTracks: 1
[01/10 17:30:54    355s] z: 6, totalTracks: 1
[01/10 17:30:54    355s] z: 8, totalTracks: 1
[01/10 17:30:54    355s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:54    355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2018.1M, EPOCH TIME: 1704900654.040079
[01/10 17:30:54    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:54    355s] OPERPROF:     Starting CMU at level 3, MEM:2018.1M, EPOCH TIME: 1704900654.088960
[01/10 17:30:54    355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2018.1M, EPOCH TIME: 1704900654.090355
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:54    355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2018.1M, EPOCH TIME: 1704900654.091873
[01/10 17:30:54    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2018.1M, EPOCH TIME: 1704900654.091958
[01/10 17:30:54    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1704900654.092037
[01/10 17:30:54    355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2018.1MB).
[01/10 17:30:54    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:2018.1M, EPOCH TIME: 1704900654.094172
[01/10 17:30:54    355s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/10 17:30:54    355s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:56 mem=2018.1M
[01/10 17:30:54    355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2018.1M, EPOCH TIME: 1704900654.114611
[01/10 17:30:54    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:54    355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2018.1M, EPOCH TIME: 1704900654.165537
[01/10 17:30:54    355s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/10 17:30:54    355s] *** Starting optimizing excluded clock nets MEM= 2018.1M) ***
[01/10 17:30:54    355s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2018.1M) ***
[01/10 17:30:54    355s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/10 17:30:54    355s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 17:30:54    355s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:55.6/0:42:49.2 (0.1), mem = 2018.1M
[01/10 17:30:54    355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.1
[01/10 17:30:54    355s] ### Creating RouteCongInterface, started
[01/10 17:30:54    355s] ### Creating TopoMgr, started
[01/10 17:30:54    355s] ### Creating TopoMgr, finished
[01/10 17:30:54    355s] #optDebug: Start CG creation (mem=2018.1M)
[01/10 17:30:54    355s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/10 17:30:54    355s] (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgPrt (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgEgp (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgPbk (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgNrb(cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgObs (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgCon (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s]  ...processing cgPdm (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2214.9M)
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s] #optDebug: {0, 1.000}
[01/10 17:30:54    355s] ### Creating RouteCongInterface, finished
[01/10 17:30:54    355s] Updated routing constraints on 0 nets.
[01/10 17:30:54    355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.1
[01/10 17:30:54    355s] Bottom Preferred Layer:
[01/10 17:30:54    355s]     None
[01/10 17:30:54    355s] Via Pillar Rule:
[01/10 17:30:54    355s]     None
[01/10 17:30:54    355s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:55.9/0:42:49.5 (0.1), mem = 2214.9M
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s] =============================================================================================
[01/10 17:30:54    355s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/10 17:30:54    355s] =============================================================================================
[01/10 17:30:54    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:30:54    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:54    355s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  94.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:30:54    355s] [ MISC                   ]          0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 17:30:54    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:54    355s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:30:54    355s] ---------------------------------------------------------------------------------------------
[01/10 17:30:54    355s] 
[01/10 17:30:54    355s] End: GigaOpt Route Type Constraints Refinement
[01/10 17:30:54    355s] The useful skew maximum allowed delay set by user is: 1
[01/10 17:30:55    356s] Deleting Lib Analyzer.
[01/10 17:30:55    356s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:56.6/0:42:50.2 (0.1), mem = 2121.9M
[01/10 17:30:55    356s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:30:55    356s] ### Creating LA Mngr. totSessionCpu=0:05:57 mem=2121.9M
[01/10 17:30:55    356s] ### Creating LA Mngr, finished. totSessionCpu=0:05:57 mem=2121.9M
[01/10 17:30:55    356s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 17:30:55    356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.2
[01/10 17:30:55    356s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:30:55    356s] ### Creating PhyDesignMc. totSessionCpu=0:05:57 mem=2121.9M
[01/10 17:30:55    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.9M, EPOCH TIME: 1704900655.244719
[01/10 17:30:55    356s] Processing tracks to init pin-track alignment.
[01/10 17:30:55    356s] z: 2, totalTracks: 1
[01/10 17:30:55    356s] z: 4, totalTracks: 1
[01/10 17:30:55    356s] z: 6, totalTracks: 1
[01/10 17:30:55    356s] z: 8, totalTracks: 1
[01/10 17:30:55    356s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:55    356s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.9M, EPOCH TIME: 1704900655.255995
[01/10 17:30:55    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:55    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:55    356s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:55    356s] 
[01/10 17:30:55    356s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:55    356s] OPERPROF:     Starting CMU at level 3, MEM:2121.9M, EPOCH TIME: 1704900655.291470
[01/10 17:30:55    356s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2121.9M, EPOCH TIME: 1704900655.292545
[01/10 17:30:55    356s] 
[01/10 17:30:55    356s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:55    356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2121.9M, EPOCH TIME: 1704900655.293586
[01/10 17:30:55    356s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.9M, EPOCH TIME: 1704900655.293655
[01/10 17:30:55    356s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.9M, EPOCH TIME: 1704900655.293715
[01/10 17:30:55    356s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2121.9MB).
[01/10 17:30:55    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2121.9M, EPOCH TIME: 1704900655.295216
[01/10 17:30:55    356s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/10 17:30:55    356s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=2121.9M
[01/10 17:30:55    356s] 
[01/10 17:30:55    356s] Footprint cell information for calculating maxBufDist
[01/10 17:30:55    356s] *info: There are 10 candidate Buffer cells
[01/10 17:30:55    356s] *info: There are 12 candidate Inverter cells
[01/10 17:30:55    356s] 
[01/10 17:30:55    357s] #optDebug: Start CG creation (mem=2121.9M)
[01/10 17:30:55    357s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/10 17:30:55    357s] (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgPrt (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgEgp (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgPbk (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgNrb(cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgObs (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgCon (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s]  ...processing cgPdm (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2209.4M)
[01/10 17:30:55    357s] ### Creating RouteCongInterface, started
[01/10 17:30:55    357s] 
[01/10 17:30:55    357s] Creating Lib Analyzer ...
[01/10 17:30:55    357s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:30:55    357s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:30:55    357s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:30:55    357s] 
[01/10 17:30:55    357s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:56    357s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:58 mem=2225.4M
[01/10 17:30:56    357s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:58 mem=2225.4M
[01/10 17:30:56    357s] Creating Lib Analyzer, finished. 
[01/10 17:30:56    357s] 
[01/10 17:30:56    357s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/10 17:30:56    357s] 
[01/10 17:30:56    357s] #optDebug: {0, 1.000}
[01/10 17:30:56    357s] ### Creating RouteCongInterface, finished
[01/10 17:30:56    357s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:30:56    357s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2244.5M, EPOCH TIME: 1704900656.516054
[01/10 17:30:56    357s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2244.5M, EPOCH TIME: 1704900656.516335
[01/10 17:30:56    357s] 
[01/10 17:30:56    357s] Netlist preparation processing... 
[01/10 17:30:56    358s] Removed 0 instance
[01/10 17:30:56    358s] *info: Marking 0 isolation instances dont touch
[01/10 17:30:56    358s] *info: Marking 0 level shifter instances dont touch
[01/10 17:30:56    358s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2244.5M, EPOCH TIME: 1704900656.567808
[01/10 17:30:56    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9076).
[01/10 17:30:56    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:56    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:56    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:56    358s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.044, MEM:2142.5M, EPOCH TIME: 1704900656.611673
[01/10 17:30:56    358s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/10 17:30:56    358s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.2
[01/10 17:30:56    358s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:05:58.1/0:42:51.6 (0.1), mem = 2142.5M
[01/10 17:30:56    358s] 
[01/10 17:30:56    358s] =============================================================================================
[01/10 17:30:56    358s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/10 17:30:56    358s] =============================================================================================
[01/10 17:30:56    358s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:30:56    358s] ---------------------------------------------------------------------------------------------
[01/10 17:30:56    358s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  35.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 17:30:56    358s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:56    358s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:30:56    358s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 17:30:56    358s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 17:30:56    358s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  30.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 17:30:56    358s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:56    358s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:56    358s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:56    358s] [ MISC                   ]          0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:30:56    358s] ---------------------------------------------------------------------------------------------
[01/10 17:30:56    358s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/10 17:30:56    358s] ---------------------------------------------------------------------------------------------
[01/10 17:30:56    358s] 
[01/10 17:30:56    358s] Deleting Lib Analyzer.
[01/10 17:30:56    358s] Begin: GigaOpt high fanout net optimization
[01/10 17:30:56    358s] GigaOpt HFN: use maxLocalDensity 1.2
[01/10 17:30:56    358s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/10 17:30:56    358s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:58.4/0:42:52.0 (0.1), mem = 2142.5M
[01/10 17:30:57    358s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:30:57    358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.3
[01/10 17:30:57    358s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:30:57    358s] ### Creating PhyDesignMc. totSessionCpu=0:05:58 mem=2142.5M
[01/10 17:30:57    358s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 17:30:57    358s] OPERPROF: Starting DPlace-Init at level 1, MEM:2142.5M, EPOCH TIME: 1704900657.017123
[01/10 17:30:57    358s] Processing tracks to init pin-track alignment.
[01/10 17:30:57    358s] z: 2, totalTracks: 1
[01/10 17:30:57    358s] z: 4, totalTracks: 1
[01/10 17:30:57    358s] z: 6, totalTracks: 1
[01/10 17:30:57    358s] z: 8, totalTracks: 1
[01/10 17:30:57    358s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:57    358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2142.5M, EPOCH TIME: 1704900657.032540
[01/10 17:30:57    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:57    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:57    358s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:57    358s] 
[01/10 17:30:57    358s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:57    358s] OPERPROF:     Starting CMU at level 3, MEM:2142.5M, EPOCH TIME: 1704900657.088971
[01/10 17:30:57    358s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2142.5M, EPOCH TIME: 1704900657.090568
[01/10 17:30:57    358s] 
[01/10 17:30:57    358s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:57    358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2142.5M, EPOCH TIME: 1704900657.092284
[01/10 17:30:57    358s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2142.5M, EPOCH TIME: 1704900657.092380
[01/10 17:30:57    358s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2142.5M, EPOCH TIME: 1704900657.092467
[01/10 17:30:57    358s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2142.5MB).
[01/10 17:30:57    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:2142.5M, EPOCH TIME: 1704900657.094862
[01/10 17:30:57    358s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/10 17:30:57    358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:59 mem=2142.5M
[01/10 17:30:57    358s] ### Creating RouteCongInterface, started
[01/10 17:30:57    358s] 
[01/10 17:30:57    358s] Creating Lib Analyzer ...
[01/10 17:30:57    358s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:30:57    358s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:30:57    358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:30:57    358s] 
[01/10 17:30:57    358s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:30:58    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:00 mem=2142.5M
[01/10 17:30:58    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:00 mem=2142.5M
[01/10 17:30:58    359s] Creating Lib Analyzer, finished. 
[01/10 17:30:58    359s] 
[01/10 17:30:58    359s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/10 17:30:58    359s] 
[01/10 17:30:58    359s] #optDebug: {0, 1.000}
[01/10 17:30:58    359s] ### Creating RouteCongInterface, finished
[01/10 17:30:58    359s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:30:58    360s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:30:58    360s] Total-nets :: 10072, Stn-nets :: 0, ratio :: 0 %, Total-len 209473, Stn-len 0
[01/10 17:30:58    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.7M, EPOCH TIME: 1704900658.763028
[01/10 17:30:58    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2142.7M, EPOCH TIME: 1704900658.812825
[01/10 17:30:58    360s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/10 17:30:58    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.3
[01/10 17:30:58    360s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:06:00.3/0:42:53.8 (0.1), mem = 2142.7M
[01/10 17:30:58    360s] 
[01/10 17:30:58    360s] =============================================================================================
[01/10 17:30:58    360s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/10 17:30:58    360s] =============================================================================================
[01/10 17:30:58    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:30:58    360s] ---------------------------------------------------------------------------------------------
[01/10 17:30:58    360s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  51.2 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:30:58    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:58    360s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:30:58    360s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 17:30:58    360s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:58    360s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:30:58    360s] [ MISC                   ]          0:00:00.6  (  35.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 17:30:58    360s] ---------------------------------------------------------------------------------------------
[01/10 17:30:58    360s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/10 17:30:58    360s] ---------------------------------------------------------------------------------------------
[01/10 17:30:58    360s] 
[01/10 17:30:58    360s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/10 17:30:58    360s] End: GigaOpt high fanout net optimization
[01/10 17:30:58    360s] Begin: GigaOpt DRV Optimization
[01/10 17:30:58    360s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/10 17:30:58    360s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:00.3/0:42:53.8 (0.1), mem = 2142.7M
[01/10 17:30:58    360s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:30:58    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.4
[01/10 17:30:58    360s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:30:58    360s] ### Creating PhyDesignMc. totSessionCpu=0:06:00 mem=2142.7M
[01/10 17:30:58    360s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 17:30:58    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:2142.7M, EPOCH TIME: 1704900658.854651
[01/10 17:30:58    360s] Processing tracks to init pin-track alignment.
[01/10 17:30:58    360s] z: 2, totalTracks: 1
[01/10 17:30:58    360s] z: 4, totalTracks: 1
[01/10 17:30:58    360s] z: 6, totalTracks: 1
[01/10 17:30:58    360s] z: 8, totalTracks: 1
[01/10 17:30:58    360s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:30:58    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2142.7M, EPOCH TIME: 1704900658.868463
[01/10 17:30:58    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:30:58    360s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:30:58    360s] 
[01/10 17:30:58    360s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:30:58    360s] OPERPROF:     Starting CMU at level 3, MEM:2142.7M, EPOCH TIME: 1704900658.919668
[01/10 17:30:58    360s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2142.7M, EPOCH TIME: 1704900658.921103
[01/10 17:30:58    360s] 
[01/10 17:30:58    360s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:30:58    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2142.7M, EPOCH TIME: 1704900658.922737
[01/10 17:30:58    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2142.7M, EPOCH TIME: 1704900658.922830
[01/10 17:30:58    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2142.7M, EPOCH TIME: 1704900658.922913
[01/10 17:30:58    360s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2142.7MB).
[01/10 17:30:58    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.071, MEM:2142.7M, EPOCH TIME: 1704900658.925208
[01/10 17:30:59    360s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/10 17:30:59    360s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:00 mem=2142.7M
[01/10 17:30:59    360s] ### Creating RouteCongInterface, started
[01/10 17:30:59    360s] 
[01/10 17:30:59    360s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/10 17:30:59    360s] 
[01/10 17:30:59    360s] #optDebug: {0, 1.000}
[01/10 17:30:59    360s] ### Creating RouteCongInterface, finished
[01/10 17:30:59    360s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:30:59    361s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 17:30:59    361s] [GPS-DRV] maxDensity (design): 0.95
[01/10 17:30:59    361s] [GPS-DRV] maxLocalDensity: 1.2
[01/10 17:30:59    361s] [GPS-DRV] All active and enabled setup views
[01/10 17:30:59    361s] [GPS-DRV]     default_emulate_view
[01/10 17:30:59    361s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:30:59    361s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:30:59    361s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 17:30:59    361s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/10 17:30:59    361s] [GPS-DRV] timing-driven DRV settings
[01/10 17:30:59    361s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 17:30:59    361s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2199.9M, EPOCH TIME: 1704900659.725353
[01/10 17:30:59    361s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2199.9M, EPOCH TIME: 1704900659.725625
[01/10 17:30:59    361s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:30:59    361s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 17:30:59    361s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:30:59    361s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 17:30:59    361s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:31:00    361s] Info: violation cost 7211.416016 (cap = 0.000000, tran = 7211.416016, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:31:00    361s] |   715|  4932|    -2.65|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|   -39.92|       0|       0|       0| 69.81%|          |         |
[01/10 17:31:06    367s] Info: violation cost 1.255804 (cap = 0.000000, tran = 1.255804, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:31:06    367s] |     5|    27|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     2.15|     0.00|     448|      27|     148| 71.81%| 0:00:06.0|  2249.1M|
[01/10 17:31:06    367s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:31:06    367s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.15|     0.00|       5|       0|       0| 71.83%| 0:00:00.0|  2249.1M|
[01/10 17:31:06    367s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:31:06    367s] Bottom Preferred Layer:
[01/10 17:31:06    367s]     None
[01/10 17:31:06    367s] Via Pillar Rule:
[01/10 17:31:06    367s]     None
[01/10 17:31:06    367s] 
[01/10 17:31:06    367s] *** Finish DRV Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=2249.1M) ***
[01/10 17:31:06    367s] 
[01/10 17:31:06    367s] Total-nets :: 10552, Stn-nets :: 0, ratio :: 0 %, Total-len 209495, Stn-len 0
[01/10 17:31:06    367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2230.0M, EPOCH TIME: 1704900666.353806
[01/10 17:31:06    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9556).
[01/10 17:31:06    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:06    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:06    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:06    367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2167.0M, EPOCH TIME: 1704900666.417984
[01/10 17:31:06    367s] TotalInstCnt at PhyDesignMc Destruction: 9556
[01/10 17:31:06    367s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.4
[01/10 17:31:06    367s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:06:07.9/0:43:01.4 (0.1), mem = 2167.0M
[01/10 17:31:06    367s] 
[01/10 17:31:06    367s] =============================================================================================
[01/10 17:31:06    367s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/10 17:31:06    367s] =============================================================================================
[01/10 17:31:06    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:31:06    367s] ---------------------------------------------------------------------------------------------
[01/10 17:31:06    367s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:31:06    367s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:06    367s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:31:06    367s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 17:31:06    367s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:31:06    367s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:06    367s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:06.5    1.0
[01/10 17:31:06    367s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:06.2 /  0:00:06.2    1.0
[01/10 17:31:06    367s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:06    367s] [ OptEval                ]      6   0:00:02.4  (  31.6 % )     0:00:02.4 /  0:00:02.4    1.0
[01/10 17:31:06    367s] [ OptCommit              ]      6   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:31:06    367s] [ PostCommitDelayUpdate  ]      6   0:00:00.2  (   2.1 % )     0:00:02.5 /  0:00:02.5    1.0
[01/10 17:31:06    367s] [ IncrDelayCalc          ]     91   0:00:02.3  (  30.8 % )     0:00:02.3 /  0:00:02.4    1.0
[01/10 17:31:06    367s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:31:06    367s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 17:31:06    367s] [ IncrTimingUpdate       ]      6   0:00:00.9  (  12.3 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:31:06    367s] [ MISC                   ]          0:00:00.8  (  10.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:31:06    367s] ---------------------------------------------------------------------------------------------
[01/10 17:31:06    367s]  DrvOpt #2 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[01/10 17:31:06    367s] ---------------------------------------------------------------------------------------------
[01/10 17:31:06    367s] 
[01/10 17:31:06    367s] End: GigaOpt DRV Optimization
[01/10 17:31:06    367s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/10 17:31:06    367s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1647.4M, totSessionCpu=0:06:08 **
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s] Active setup views:
[01/10 17:31:06    368s]  default_emulate_view
[01/10 17:31:06    368s]   Dominating endpoints: 0
[01/10 17:31:06    368s]   Dominating TNS: -0.000
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 17:31:06    368s] Deleting Lib Analyzer.
[01/10 17:31:06    368s] Begin: GigaOpt Global Optimization
[01/10 17:31:06    368s] *info: use new DP (enabled)
[01/10 17:31:06    368s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/10 17:31:06    368s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:31:06    368s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:08.2/0:43:01.7 (0.1), mem = 2205.2M
[01/10 17:31:06    368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.5
[01/10 17:31:06    368s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:31:06    368s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=2205.2M
[01/10 17:31:06    368s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 17:31:06    368s] OPERPROF: Starting DPlace-Init at level 1, MEM:2205.2M, EPOCH TIME: 1704900666.692001
[01/10 17:31:06    368s] Processing tracks to init pin-track alignment.
[01/10 17:31:06    368s] z: 2, totalTracks: 1
[01/10 17:31:06    368s] z: 4, totalTracks: 1
[01/10 17:31:06    368s] z: 6, totalTracks: 1
[01/10 17:31:06    368s] z: 8, totalTracks: 1
[01/10 17:31:06    368s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:31:06    368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2205.2M, EPOCH TIME: 1704900666.705211
[01/10 17:31:06    368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:06    368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:06    368s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:31:06    368s] OPERPROF:     Starting CMU at level 3, MEM:2205.2M, EPOCH TIME: 1704900666.756889
[01/10 17:31:06    368s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2205.2M, EPOCH TIME: 1704900666.758482
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:31:06    368s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2205.2M, EPOCH TIME: 1704900666.760112
[01/10 17:31:06    368s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2205.2M, EPOCH TIME: 1704900666.760201
[01/10 17:31:06    368s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2205.2M, EPOCH TIME: 1704900666.760280
[01/10 17:31:06    368s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2205.2MB).
[01/10 17:31:06    368s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2205.2M, EPOCH TIME: 1704900666.762474
[01/10 17:31:06    368s] TotalInstCnt at PhyDesignMc Initialization: 9556
[01/10 17:31:06    368s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=2205.2M
[01/10 17:31:06    368s] ### Creating RouteCongInterface, started
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s] Creating Lib Analyzer ...
[01/10 17:31:06    368s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:31:06    368s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:31:06    368s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:31:06    368s] 
[01/10 17:31:06    368s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:31:07    369s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=2205.2M
[01/10 17:31:07    369s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=2205.2M
[01/10 17:31:07    369s] Creating Lib Analyzer, finished. 
[01/10 17:31:07    369s] 
[01/10 17:31:07    369s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/10 17:31:07    369s] 
[01/10 17:31:07    369s] #optDebug: {0, 1.000}
[01/10 17:31:07    369s] ### Creating RouteCongInterface, finished
[01/10 17:31:07    369s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:31:07    369s] *info: 1 clock net excluded
[01/10 17:31:07    369s] *info: 66 no-driver nets excluded.
[01/10 17:31:08    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2243.3M, EPOCH TIME: 1704900668.038608
[01/10 17:31:08    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2243.3M, EPOCH TIME: 1704900668.038854
[01/10 17:31:08    369s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/10 17:31:08    369s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 17:31:08    369s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/10 17:31:08    369s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 17:31:08    369s] |   0.000|   0.000|   71.83%|   0:00:00.0| 2243.3M|default_emulate_view|       NA| NA                                          |
[01/10 17:31:08    369s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 17:31:08    369s] 
[01/10 17:31:08    369s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.3M) ***
[01/10 17:31:08    369s] 
[01/10 17:31:08    369s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.3M) ***
[01/10 17:31:08    369s] Bottom Preferred Layer:
[01/10 17:31:08    369s]     None
[01/10 17:31:08    369s] Via Pillar Rule:
[01/10 17:31:08    369s]     None
[01/10 17:31:08    369s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/10 17:31:08    369s] Total-nets :: 10552, Stn-nets :: 0, ratio :: 0 %, Total-len 209495, Stn-len 0
[01/10 17:31:08    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.3M, EPOCH TIME: 1704900668.439508
[01/10 17:31:08    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9556).
[01/10 17:31:08    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:08    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:08    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:08    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:2169.3M, EPOCH TIME: 1704900668.487118
[01/10 17:31:08    369s] TotalInstCnt at PhyDesignMc Destruction: 9556
[01/10 17:31:08    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.5
[01/10 17:31:08    369s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:06:10.0/0:43:03.5 (0.1), mem = 2169.3M
[01/10 17:31:08    369s] 
[01/10 17:31:08    369s] =============================================================================================
[01/10 17:31:08    369s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/10 17:31:08    369s] =============================================================================================
[01/10 17:31:08    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:31:08    369s] ---------------------------------------------------------------------------------------------
[01/10 17:31:08    369s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:31:08    369s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  43.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:31:08    369s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:08    369s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:31:08    369s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 17:31:08    369s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:31:08    369s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:08    369s] [ TransformInit          ]      1   0:00:00.3  (  19.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:31:08    369s] [ MISC                   ]          0:00:00.3  (  18.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:31:08    369s] ---------------------------------------------------------------------------------------------
[01/10 17:31:08    369s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/10 17:31:08    369s] ---------------------------------------------------------------------------------------------
[01/10 17:31:08    369s] 
[01/10 17:31:08    369s] End: GigaOpt Global Optimization
[01/10 17:31:08    369s] *** Timing Is met
[01/10 17:31:08    369s] *** Check timing (0:00:00.0)
[01/10 17:31:08    369s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 17:31:08    369s] Deleting Lib Analyzer.
[01/10 17:31:08    369s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/10 17:31:08    370s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:31:08    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=2169.3M
[01/10 17:31:08    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=2169.3M
[01/10 17:31:08    370s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 17:31:08    370s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:31:08    370s] ### Creating PhyDesignMc. totSessionCpu=0:06:10 mem=2226.5M
[01/10 17:31:08    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.5M, EPOCH TIME: 1704900668.546360
[01/10 17:31:08    370s] Processing tracks to init pin-track alignment.
[01/10 17:31:08    370s] z: 2, totalTracks: 1
[01/10 17:31:08    370s] z: 4, totalTracks: 1
[01/10 17:31:08    370s] z: 6, totalTracks: 1
[01/10 17:31:08    370s] z: 8, totalTracks: 1
[01/10 17:31:08    370s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:31:08    370s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.5M, EPOCH TIME: 1704900668.554937
[01/10 17:31:08    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:08    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:08    370s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:31:08    370s] 
[01/10 17:31:08    370s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:31:08    370s] OPERPROF:     Starting CMU at level 3, MEM:2226.5M, EPOCH TIME: 1704900668.591257
[01/10 17:31:08    370s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2226.5M, EPOCH TIME: 1704900668.592300
[01/10 17:31:08    370s] 
[01/10 17:31:08    370s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:31:08    370s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2226.5M, EPOCH TIME: 1704900668.593292
[01/10 17:31:08    370s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.5M, EPOCH TIME: 1704900668.593348
[01/10 17:31:08    370s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.5M, EPOCH TIME: 1704900668.593400
[01/10 17:31:08    370s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.5MB).
[01/10 17:31:08    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2226.5M, EPOCH TIME: 1704900668.594768
[01/10 17:31:08    370s] TotalInstCnt at PhyDesignMc Initialization: 9556
[01/10 17:31:08    370s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:10 mem=2226.5M
[01/10 17:31:08    370s] Begin: Area Reclaim Optimization
[01/10 17:31:08    370s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:10.1/0:43:03.7 (0.1), mem = 2226.5M
[01/10 17:31:08    370s] 
[01/10 17:31:08    370s] Creating Lib Analyzer ...
[01/10 17:31:08    370s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:31:08    370s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:31:08    370s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:31:08    370s] 
[01/10 17:31:08    370s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:31:09    371s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:11 mem=2228.5M
[01/10 17:31:09    371s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:11 mem=2228.5M
[01/10 17:31:09    371s] Creating Lib Analyzer, finished. 
[01/10 17:31:09    371s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.6
[01/10 17:31:09    371s] ### Creating RouteCongInterface, started
[01/10 17:31:09    371s] 
[01/10 17:31:09    371s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/10 17:31:09    371s] 
[01/10 17:31:09    371s] #optDebug: {0, 1.000}
[01/10 17:31:09    371s] ### Creating RouteCongInterface, finished
[01/10 17:31:09    371s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:31:09    371s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2228.5M, EPOCH TIME: 1704900669.844370
[01/10 17:31:09    371s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2228.5M, EPOCH TIME: 1704900669.844697
[01/10 17:31:10    371s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.83
[01/10 17:31:10    371s] +---------+---------+--------+--------+------------+--------+
[01/10 17:31:10    371s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 17:31:10    371s] +---------+---------+--------+--------+------------+--------+
[01/10 17:31:10    371s] |   71.83%|        -|   0.000|   0.000|   0:00:00.0| 2228.5M|
[01/10 17:31:10    372s] |   71.83%|        0|   0.000|   0.000|   0:00:00.0| 2229.5M|
[01/10 17:31:10    372s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:31:10    372s] |   71.83%|        0|   0.000|   0.000|   0:00:00.0| 2229.5M|
[01/10 17:31:11    373s] |   71.81%|        7|   0.000|   0.000|   0:00:01.0| 2249.6M|
[01/10 17:31:16    377s] |   71.49%|      216|   0.000|   0.000|   0:00:05.0| 2249.6M|
[01/10 17:31:16    377s] |   71.48%|        7|   0.000|   0.000|   0:00:00.0| 2249.6M|
[01/10 17:31:16    378s] |   71.48%|        0|   0.000|   0.000|   0:00:00.0| 2249.6M|
[01/10 17:31:16    378s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:31:16    378s] |   71.48%|        0|   0.000|   0.000|   0:00:00.0| 2249.6M|
[01/10 17:31:16    378s] +---------+---------+--------+--------+------------+--------+
[01/10 17:31:16    378s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.48
[01/10 17:31:16    378s] 
[01/10 17:31:16    378s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 221 **
[01/10 17:31:16    378s] --------------------------------------------------------------
[01/10 17:31:16    378s] |                                   | Total     | Sequential |
[01/10 17:31:16    378s] --------------------------------------------------------------
[01/10 17:31:16    378s] | Num insts resized                 |     220  |      34    |
[01/10 17:31:16    378s] | Num insts undone                  |       2  |       0    |
[01/10 17:31:16    378s] | Num insts Downsized               |     220  |      34    |
[01/10 17:31:16    378s] | Num insts Samesized               |       0  |       0    |
[01/10 17:31:16    378s] | Num insts Upsized                 |       0  |       0    |
[01/10 17:31:16    378s] | Num multiple commits+uncommits    |       1  |       -    |
[01/10 17:31:16    378s] --------------------------------------------------------------
[01/10 17:31:16    378s] Bottom Preferred Layer:
[01/10 17:31:16    378s]     None
[01/10 17:31:16    378s] Via Pillar Rule:
[01/10 17:31:16    378s]     None
[01/10 17:31:16    378s] 
[01/10 17:31:16    378s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 17:31:16    378s] End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
[01/10 17:31:16    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.6
[01/10 17:31:16    378s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:06:18.2/0:43:11.7 (0.1), mem = 2249.6M
[01/10 17:31:16    378s] 
[01/10 17:31:16    378s] =============================================================================================
[01/10 17:31:16    378s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/10 17:31:16    378s] =============================================================================================
[01/10 17:31:16    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:31:16    378s] ---------------------------------------------------------------------------------------------
[01/10 17:31:16    378s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:31:16    378s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  10.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:31:16    378s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:16    378s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 17:31:16    378s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:31:16    378s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:31:16    378s] [ OptimizationStep       ]      1   0:00:00.4  (   4.9 % )     0:00:06.7 /  0:00:06.7    1.0
[01/10 17:31:16    378s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.4 % )     0:00:06.3 /  0:00:06.3    1.0
[01/10 17:31:16    378s] [ OptGetWeight           ]    250   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 17:31:16    378s] [ OptEval                ]    250   0:00:02.1  (  26.6 % )     0:00:02.1 /  0:00:02.1    1.0
[01/10 17:31:16    378s] [ OptCommit              ]    250   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.6
[01/10 17:31:16    378s] [ PostCommitDelayUpdate  ]    252   0:00:00.2  (   2.4 % )     0:00:02.5 /  0:00:02.5    1.0
[01/10 17:31:16    378s] [ IncrDelayCalc          ]    224   0:00:02.3  (  28.2 % )     0:00:02.3 /  0:00:02.2    1.0
[01/10 17:31:16    378s] [ IncrTimingUpdate       ]     43   0:00:01.4  (  17.7 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 17:31:16    378s] [ MISC                   ]          0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:31:16    378s] ---------------------------------------------------------------------------------------------
[01/10 17:31:16    378s]  AreaOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[01/10 17:31:16    378s] ---------------------------------------------------------------------------------------------
[01/10 17:31:16    378s] 
[01/10 17:31:16    378s] Executing incremental physical updates
[01/10 17:31:16    378s] Executing incremental physical updates
[01/10 17:31:16    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2230.5M, EPOCH TIME: 1704900676.699486
[01/10 17:31:16    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9549).
[01/10 17:31:16    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:16    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:16    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:16    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2173.5M, EPOCH TIME: 1704900676.759715
[01/10 17:31:16    378s] TotalInstCnt at PhyDesignMc Destruction: 9549
[01/10 17:31:16    378s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2173.50M, totSessionCpu=0:06:18).
[01/10 17:31:17    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2173.5M, EPOCH TIME: 1704900677.046853
[01/10 17:31:17    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:17    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:17    378s] 
[01/10 17:31:17    378s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:31:17    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2173.5M, EPOCH TIME: 1704900677.099489
[01/10 17:31:17    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:17    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:17    378s] **INFO: Flow update: Design is easy to close.
[01/10 17:31:17    378s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.6/0:43:12.1 (0.1), mem = 2173.5M
[01/10 17:31:17    378s] 
[01/10 17:31:17    378s] *** Start incrementalPlace ***
[01/10 17:31:17    378s] User Input Parameters:
[01/10 17:31:17    378s] - Congestion Driven    : On
[01/10 17:31:17    378s] - Timing Driven        : On
[01/10 17:31:17    378s] - Area-Violation Based : On
[01/10 17:31:17    378s] - Start Rollback Level : -5
[01/10 17:31:17    378s] - Legalized            : On
[01/10 17:31:17    378s] - Window Based         : Off
[01/10 17:31:17    378s] - eDen incr mode       : Off
[01/10 17:31:17    378s] - Small incr mode      : Off
[01/10 17:31:17    378s] 
[01/10 17:31:17    378s] no activity file in design. spp won't run.
[01/10 17:31:17    378s] Effort level <high> specified for reg2reg path_group
[01/10 17:31:17    378s] No Views given, use default active views for adaptive view pruning
[01/10 17:31:17    378s] SKP will enable view:
[01/10 17:31:17    378s]   default_emulate_view
[01/10 17:31:17    378s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2175.5M, EPOCH TIME: 1704900677.547167
[01/10 17:31:17    379s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2175.5M, EPOCH TIME: 1704900677.557334
[01/10 17:31:17    379s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2175.5M, EPOCH TIME: 1704900677.557462
[01/10 17:31:17    379s] Starting Early Global Route congestion estimation: mem = 2175.5M
[01/10 17:31:17    379s] (I)      ==================== Layers =====================
[01/10 17:31:17    379s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:17    379s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:31:17    379s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:17    379s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:31:17    379s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:31:17    379s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:17    379s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:31:17    379s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:31:17    379s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:31:17    379s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:31:17    379s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:31:17    379s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:31:17    379s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:31:17    379s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:31:17    379s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:31:17    379s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:31:17    379s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:31:17    379s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:31:17    379s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:31:17    379s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:31:17    379s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:17    379s] (I)      Started Import and model ( Curr Mem: 2175.50 MB )
[01/10 17:31:17    379s] (I)      Default pattern map key = picorv32_default.
[01/10 17:31:17    379s] (I)      == Non-default Options ==
[01/10 17:31:17    379s] (I)      Maximum routing layer                              : 11
[01/10 17:31:17    379s] (I)      Number of threads                                  : 1
[01/10 17:31:17    379s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 17:31:17    379s] (I)      Method to set GCell size                           : row
[01/10 17:31:17    379s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:31:17    379s] (I)      Use row-based GCell size
[01/10 17:31:17    379s] (I)      Use row-based GCell align
[01/10 17:31:17    379s] (I)      layer 0 area = 80000
[01/10 17:31:17    379s] (I)      layer 1 area = 80000
[01/10 17:31:17    379s] (I)      layer 2 area = 80000
[01/10 17:31:17    379s] (I)      layer 3 area = 80000
[01/10 17:31:17    379s] (I)      layer 4 area = 80000
[01/10 17:31:17    379s] (I)      layer 5 area = 80000
[01/10 17:31:17    379s] (I)      layer 6 area = 80000
[01/10 17:31:17    379s] (I)      layer 7 area = 80000
[01/10 17:31:17    379s] (I)      layer 8 area = 80000
[01/10 17:31:17    379s] (I)      layer 9 area = 400000
[01/10 17:31:17    379s] (I)      layer 10 area = 400000
[01/10 17:31:17    379s] (I)      GCell unit size   : 3420
[01/10 17:31:17    379s] (I)      GCell multiplier  : 1
[01/10 17:31:17    379s] (I)      GCell row height  : 3420
[01/10 17:31:17    379s] (I)      Actual row height : 3420
[01/10 17:31:17    379s] (I)      GCell align ref   : 30000 30020
[01/10 17:31:17    379s] [NR-eGR] Track table information for default rule: 
[01/10 17:31:17    379s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:31:17    379s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:31:17    379s] (I)      ==================== Default via =====================
[01/10 17:31:17    379s] (I)      +----+------------------+----------------------------+
[01/10 17:31:17    379s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:31:17    379s] (I)      +----+------------------+----------------------------+
[01/10 17:31:17    379s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:31:17    379s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:31:17    379s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:31:17    379s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:31:17    379s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:31:17    379s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:31:17    379s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:31:17    379s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:31:17    379s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:31:17    379s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:31:17    379s] (I)      +----+------------------+----------------------------+
[01/10 17:31:17    379s] [NR-eGR] Read 4134 PG shapes
[01/10 17:31:17    379s] [NR-eGR] Read 0 clock shapes
[01/10 17:31:17    379s] [NR-eGR] Read 0 other shapes
[01/10 17:31:17    379s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:31:17    379s] [NR-eGR] #Instance Blockages : 0
[01/10 17:31:17    379s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:31:17    379s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:31:17    379s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:31:17    379s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:31:17    379s] [NR-eGR] #Other Blockages    : 0
[01/10 17:31:17    379s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:31:17    379s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:31:17    379s] [NR-eGR] Read 10545 nets ( ignored 0 )
[01/10 17:31:17    379s] (I)      early_global_route_priority property id does not exist.
[01/10 17:31:17    379s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:31:17    379s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:31:17    379s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:31:17    379s] (I)      Number of ignored nets                =      0
[01/10 17:31:17    379s] (I)      Number of connected nets              =      0
[01/10 17:31:17    379s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:31:17    379s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:31:17    379s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:31:17    379s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:31:17    379s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:31:17    379s] (I)      Ndr track 0 does not exist
[01/10 17:31:17    379s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:31:17    379s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:31:17    379s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:31:17    379s] (I)      Site width          :   400  (dbu)
[01/10 17:31:17    379s] (I)      Row height          :  3420  (dbu)
[01/10 17:31:17    379s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:31:17    379s] (I)      GCell width         :  3420  (dbu)
[01/10 17:31:17    379s] (I)      GCell height        :  3420  (dbu)
[01/10 17:31:17    379s] (I)      Grid                :   146   136    11
[01/10 17:31:17    379s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:31:17    379s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:31:17    379s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:31:17    379s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:31:17    379s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:31:17    379s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:31:17    379s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:31:17    379s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:31:17    379s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:31:17    379s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:31:17    379s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:31:17    379s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:31:17    379s] (I)      --------------------------------------------------------
[01/10 17:31:17    379s] 
[01/10 17:31:17    379s] [NR-eGR] ============ Routing rule table ============
[01/10 17:31:17    379s] [NR-eGR] Rule id: 0  Nets: 10544
[01/10 17:31:17    379s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:31:17    379s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:31:17    379s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:31:17    379s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:31:17    379s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:31:17    379s] [NR-eGR] ========================================
[01/10 17:31:17    379s] [NR-eGR] 
[01/10 17:31:17    379s] (I)      =============== Blocked Tracks ===============
[01/10 17:31:17    379s] (I)      +-------+---------+----------+---------------+
[01/10 17:31:17    379s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:31:17    379s] (I)      +-------+---------+----------+---------------+
[01/10 17:31:17    379s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:31:17    379s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:31:17    379s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:31:17    379s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:31:17    379s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:31:17    379s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:31:17    379s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:31:17    379s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:31:17    379s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:31:17    379s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:31:17    379s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:31:17    379s] (I)      +-------+---------+----------+---------------+
[01/10 17:31:17    379s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2185.51 MB )
[01/10 17:31:17    379s] (I)      Reset routing kernel
[01/10 17:31:17    379s] (I)      Started Global Routing ( Curr Mem: 2185.51 MB )
[01/10 17:31:17    379s] (I)      totalPins=38093  totalGlobalPin=37030 (97.21%)
[01/10 17:31:17    379s] (I)      total 2D Cap : 1503698 = (771256 H, 732442 V)
[01/10 17:31:17    379s] [NR-eGR] Layer group 1: route 10544 net(s) in layer range [2, 11]
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1a Route ============
[01/10 17:31:17    379s] (I)      Usage: 116356 = (57264 H, 59092 V) = (7.42% H, 8.07% V) = (9.792e+04um H, 1.010e+05um V)
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1b Route ============
[01/10 17:31:17    379s] (I)      Usage: 116356 = (57264 H, 59092 V) = (7.42% H, 8.07% V) = (9.792e+04um H, 1.010e+05um V)
[01/10 17:31:17    379s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.989688e+05um
[01/10 17:31:17    379s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[01/10 17:31:17    379s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1c Route ============
[01/10 17:31:17    379s] (I)      Usage: 116356 = (57264 H, 59092 V) = (7.42% H, 8.07% V) = (9.792e+04um H, 1.010e+05um V)
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1d Route ============
[01/10 17:31:17    379s] (I)      Usage: 116356 = (57264 H, 59092 V) = (7.42% H, 8.07% V) = (9.792e+04um H, 1.010e+05um V)
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1e Route ============
[01/10 17:31:17    379s] (I)      Usage: 116356 = (57264 H, 59092 V) = (7.42% H, 8.07% V) = (9.792e+04um H, 1.010e+05um V)
[01/10 17:31:17    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.989688e+05um
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] (I)      ============  Phase 1l Route ============
[01/10 17:31:17    379s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:31:17    379s] (I)      Layer  2:     166142     49540         3           0      168520    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  3:     177061     47768         0           0      177480    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  4:     166142     21776         3           0      168520    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  5:     177061     10592         0           0      177480    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  6:     166142      1733         0           0      168520    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  7:     177061       604         0           0      177480    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  8:     166142       210         0           0      168520    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer  9:     176151       134         0           0      177480    ( 0.00%) 
[01/10 17:31:17    379s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:31:17    379s] (I)      Layer 11:      58912        47         0        9007       61985    (12.69%) 
[01/10 17:31:17    379s] (I)      Total:       1493875    132405         6       12570     1509828    ( 0.83%) 
[01/10 17:31:17    379s] (I)      
[01/10 17:31:17    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:31:17    379s] [NR-eGR]                        OverCon            
[01/10 17:31:17    379s] [NR-eGR]                         #Gcell     %Gcell
[01/10 17:31:17    379s] [NR-eGR]        Layer               (1)    OverCon
[01/10 17:31:17    379s] [NR-eGR] ----------------------------------------------
[01/10 17:31:17    379s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal4 ( 4)         3( 0.02%)   ( 0.02%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR] ----------------------------------------------
[01/10 17:31:17    379s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/10 17:31:17    379s] [NR-eGR] 
[01/10 17:31:17    379s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2185.51 MB )
[01/10 17:31:17    379s] (I)      total 2D Cap : 1504659 = (771613 H, 733046 V)
[01/10 17:31:18    379s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:31:18    379s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 2185.5M
[01/10 17:31:18    379s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.440, REAL:0.445, MEM:2185.5M, EPOCH TIME: 1704900678.002315
[01/10 17:31:18    379s] OPERPROF: Starting HotSpotCal at level 1, MEM:2185.5M, EPOCH TIME: 1704900678.002402
[01/10 17:31:18    379s] [hotspot] +------------+---------------+---------------+
[01/10 17:31:18    379s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:31:18    379s] [hotspot] +------------+---------------+---------------+
[01/10 17:31:18    379s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:31:18    379s] [hotspot] +------------+---------------+---------------+
[01/10 17:31:18    379s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:31:18    379s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:31:18    379s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2185.5M, EPOCH TIME: 1704900678.005115
[01/10 17:31:18    379s] 
[01/10 17:31:18    379s] === incrementalPlace Internal Loop 1 ===
[01/10 17:31:18    379s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/10 17:31:18    379s] OPERPROF: Starting IPInitSPData at level 1, MEM:2185.5M, EPOCH TIME: 1704900678.006323
[01/10 17:31:18    379s] Processing tracks to init pin-track alignment.
[01/10 17:31:18    379s] z: 2, totalTracks: 1
[01/10 17:31:18    379s] z: 4, totalTracks: 1
[01/10 17:31:18    379s] z: 6, totalTracks: 1
[01/10 17:31:18    379s] z: 8, totalTracks: 1
[01/10 17:31:18    379s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:31:18    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2185.5M, EPOCH TIME: 1704900678.018283
[01/10 17:31:18    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:18    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:31:18    379s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:31:18    379s] 
[01/10 17:31:18    379s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:31:18    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2185.5M, EPOCH TIME: 1704900678.072088
[01/10 17:31:18    379s] OPERPROF:   Starting post-place ADS at level 2, MEM:2185.5M, EPOCH TIME: 1704900678.072277
[01/10 17:31:18    379s] ADSU 0.715 -> 0.715. site 130543.000 -> 130543.000. GS 13.680
[01/10 17:31:18    379s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.040, MEM:2185.5M, EPOCH TIME: 1704900678.112316
[01/10 17:31:18    379s] OPERPROF:   Starting spMPad at level 2, MEM:2182.5M, EPOCH TIME: 1704900678.113483
[01/10 17:31:18    379s] OPERPROF:     Starting spContextMPad at level 3, MEM:2182.5M, EPOCH TIME: 1704900678.114495
[01/10 17:31:18    379s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2182.5M, EPOCH TIME: 1704900678.114577
[01/10 17:31:18    379s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.005, MEM:2182.5M, EPOCH TIME: 1704900678.118200
[01/10 17:31:18    379s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2182.5M, EPOCH TIME: 1704900678.122699
[01/10 17:31:18    379s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2182.5M, EPOCH TIME: 1704900678.123275
[01/10 17:31:18    379s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2182.5M, EPOCH TIME: 1704900678.124356
[01/10 17:31:18    379s] no activity file in design. spp won't run.
[01/10 17:31:18    379s] [spp] 0
[01/10 17:31:18    379s] [adp] 0:1:1:3
[01/10 17:31:18    379s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:2182.5M, EPOCH TIME: 1704900678.129801
[01/10 17:31:18    379s] SP #FI/SF FL/PI 0/0 9549/0
[01/10 17:31:18    379s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.126, MEM:2182.5M, EPOCH TIME: 1704900678.132259
[01/10 17:31:18    379s] PP off. flexM 0
[01/10 17:31:18    379s] OPERPROF: Starting CDPad at level 1, MEM:2183.5M, EPOCH TIME: 1704900678.142491
[01/10 17:31:18    379s] 3DP is on.
[01/10 17:31:18    379s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/10 17:31:18    379s] design sh 0.116. rd 0.200
[01/10 17:31:18    379s] design sh 0.116. rd 0.200
[01/10 17:31:18    379s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/10 17:31:18    379s] design sh 0.115. rd 0.200
[01/10 17:31:18    379s] CDPadU 0.901 -> 0.795. R=0.715, N=9549, GS=1.710
[01/10 17:31:18    379s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.161, MEM:2189.5M, EPOCH TIME: 1704900678.303096
[01/10 17:31:18    379s] OPERPROF: Starting InitSKP at level 1, MEM:2189.5M, EPOCH TIME: 1704900678.303318
[01/10 17:31:18    379s] no activity file in design. spp won't run.
[01/10 17:31:18    380s] no activity file in design. spp won't run.
[01/10 17:31:19    381s] *** Finished SKP initialization (cpu=0:00:01.4, real=0:00:01.0)***
[01/10 17:31:19    381s] OPERPROF: Finished InitSKP at level 1, CPU:1.410, REAL:1.405, MEM:2195.3M, EPOCH TIME: 1704900679.708006
[01/10 17:31:19    381s] NP #FI/FS/SF FL/PI: 0/0/0 9549/0
[01/10 17:31:19    381s] no activity file in design. spp won't run.
[01/10 17:31:19    381s] 
[01/10 17:31:19    381s] AB Est...
[01/10 17:31:19    381s] OPERPROF: Starting npPlace at level 1, MEM:2200.6M, EPOCH TIME: 1704900679.738487
[01/10 17:31:19    381s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:2224.0M, EPOCH TIME: 1704900679.764398
[01/10 17:31:19    381s] Iteration  4: Skipped, with CDP Off
[01/10 17:31:19    381s] 
[01/10 17:31:19    381s] AB Est...
[01/10 17:31:19    381s] OPERPROF: Starting npPlace at level 1, MEM:2224.0M, EPOCH TIME: 1704900679.814384
[01/10 17:31:19    381s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.032, MEM:2224.0M, EPOCH TIME: 1704900679.846283
[01/10 17:31:19    381s] Iteration  5: Skipped, with CDP Off
[01/10 17:31:19    381s] OPERPROF: Starting npPlace at level 1, MEM:2224.0M, EPOCH TIME: 1704900679.970809
[01/10 17:31:20    381s] Starting Early Global Route supply map. mem = 2238.0M
[01/10 17:31:20    381s] (I)      ==================== Layers =====================
[01/10 17:31:20    381s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:20    381s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:31:20    381s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:20    381s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:31:20    381s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:31:20    381s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:20    381s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:31:20    381s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:31:20    381s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:31:20    381s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:31:20    381s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:31:20    381s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:31:20    381s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:31:20    381s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:31:20    381s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:31:20    381s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:31:20    381s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:31:20    381s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:31:20    381s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:31:20    381s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:31:20    381s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:31:20    381s] Finished Early Global Route supply map. mem = 2241.3M
[01/10 17:31:27    389s] Iteration  6: Total net bbox = 1.649e+05 (7.73e+04 8.77e+04)
[01/10 17:31:27    389s]               Est.  stn bbox = 2.156e+05 (9.46e+04 1.21e+05)
[01/10 17:31:27    389s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 2241.8M
[01/10 17:31:27    389s] OPERPROF: Finished npPlace at level 1, CPU:7.770, REAL:7.748, MEM:2241.8M, EPOCH TIME: 1704900687.718544
[01/10 17:31:27    389s] no activity file in design. spp won't run.
[01/10 17:31:27    389s] NP #FI/FS/SF FL/PI: 0/0/0 9549/0
[01/10 17:31:27    389s] no activity file in design. spp won't run.
[01/10 17:31:27    389s] OPERPROF: Starting npPlace at level 1, MEM:2241.8M, EPOCH TIME: 1704900687.865834
[01/10 17:31:41    402s] Iteration  7: Total net bbox = 1.675e+05 (7.99e+04 8.76e+04)
[01/10 17:31:41    402s]               Est.  stn bbox = 2.185e+05 (9.76e+04 1.21e+05)
[01/10 17:31:41    402s]               cpu = 0:00:13.4 real = 0:00:14.0 mem = 2230.8M
[01/10 17:31:41    402s] OPERPROF: Finished npPlace at level 1, CPU:13.410, REAL:13.335, MEM:2230.8M, EPOCH TIME: 1704900701.200668
[01/10 17:31:41    402s] Legalizing MH Cells... 0 / 0 (level 5)
[01/10 17:31:41    402s] No instances found in the vector
[01/10 17:31:41    402s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2230.8M, DRC: 0)
[01/10 17:31:41    402s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:31:41    402s] no activity file in design. spp won't run.
[01/10 17:31:41    402s] NP #FI/FS/SF FL/PI: 0/0/0 9549/0
[01/10 17:31:41    402s] no activity file in design. spp won't run.
[01/10 17:31:41    402s] OPERPROF: Starting npPlace at level 1, MEM:2230.8M, EPOCH TIME: 1704900701.345223
[01/10 17:31:50    412s] Iteration  8: Total net bbox = 1.668e+05 (8.01e+04 8.66e+04)
[01/10 17:31:50    412s]               Est.  stn bbox = 2.175e+05 (9.78e+04 1.20e+05)
[01/10 17:31:50    412s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 2226.8M
[01/10 17:31:50    412s] OPERPROF: Finished npPlace at level 1, CPU:9.560, REAL:9.547, MEM:2226.8M, EPOCH TIME: 1704900710.892474
[01/10 17:31:50    412s] Legalizing MH Cells... 0 / 0 (level 6)
[01/10 17:31:50    412s] No instances found in the vector
[01/10 17:31:50    412s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2226.8M, DRC: 0)
[01/10 17:31:50    412s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:31:50    412s] no activity file in design. spp won't run.
[01/10 17:31:50    412s] NP #FI/FS/SF FL/PI: 0/0/0 9549/0
[01/10 17:31:50    412s] no activity file in design. spp won't run.
[01/10 17:31:51    412s] OPERPROF: Starting npPlace at level 1, MEM:2226.8M, EPOCH TIME: 1704900711.041723
[01/10 17:32:24    446s] Iteration  9: Total net bbox = 1.704e+05 (8.20e+04 8.84e+04)
[01/10 17:32:24    446s]               Est.  stn bbox = 2.206e+05 (9.95e+04 1.21e+05)
[01/10 17:32:24    446s]               cpu = 0:00:33.4 real = 0:00:33.0 mem = 2247.8M
[01/10 17:32:24    446s] OPERPROF: Finished npPlace at level 1, CPU:33.440, REAL:33.368, MEM:2247.8M, EPOCH TIME: 1704900744.409593
[01/10 17:32:24    446s] Legalizing MH Cells... 0 / 0 (level 7)
[01/10 17:32:24    446s] No instances found in the vector
[01/10 17:32:24    446s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2247.8M, DRC: 0)
[01/10 17:32:24    446s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:32:24    446s] no activity file in design. spp won't run.
[01/10 17:32:24    446s] NP #FI/FS/SF FL/PI: 0/0/0 9549/0
[01/10 17:32:24    446s] no activity file in design. spp won't run.
[01/10 17:32:24    446s] OPERPROF: Starting npPlace at level 1, MEM:2247.8M, EPOCH TIME: 1704900744.530548
[01/10 17:32:24    446s] GP RA stats: MHOnly 0 nrInst 9549 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/10 17:32:28    450s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.715091
[01/10 17:32:28    450s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2247.8M, EPOCH TIME: 1704900748.715437
[01/10 17:32:28    450s] Iteration 10: Total net bbox = 1.666e+05 (7.83e+04 8.83e+04)
[01/10 17:32:28    450s]               Est.  stn bbox = 2.156e+05 (9.48e+04 1.21e+05)
[01/10 17:32:28    450s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2247.8M
[01/10 17:32:28    450s] OPERPROF: Finished npPlace at level 1, CPU:4.210, REAL:4.192, MEM:2247.8M, EPOCH TIME: 1704900748.722081
[01/10 17:32:28    450s] Legalizing MH Cells... 0 / 0 (level 8)
[01/10 17:32:28    450s] No instances found in the vector
[01/10 17:32:28    450s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2247.8M, DRC: 0)
[01/10 17:32:28    450s] 0 (out of 0) MH cells were successfully legalized.
[01/10 17:32:28    450s] Move report: Timing Driven Placement moves 9549 insts, mean move: 7.17 um, max move: 91.59 um 
[01/10 17:32:28    450s] 	Max move on inst (mem_wdata_reg[24]): (176.60, 107.35) --> (228.88, 68.04)
[01/10 17:32:28    450s] no activity file in design. spp won't run.
[01/10 17:32:28    450s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2247.8M, EPOCH TIME: 1704900748.783733
[01/10 17:32:28    450s] Saved padding area to DB
[01/10 17:32:28    450s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.785048
[01/10 17:32:28    450s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.004, MEM:2247.8M, EPOCH TIME: 1704900748.789048
[01/10 17:32:28    450s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.791576
[01/10 17:32:28    450s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 17:32:28    450s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.003, MEM:2247.8M, EPOCH TIME: 1704900748.794564
[01/10 17:32:28    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.796191
[01/10 17:32:28    450s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2247.8M, EPOCH TIME: 1704900748.796524
[01/10 17:32:28    450s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.014, MEM:2247.8M, EPOCH TIME: 1704900748.798022
[01/10 17:32:28    450s] 
[01/10 17:32:28    450s] Finished Incremental Placement (cpu=0:01:11, real=0:01:10, mem=2247.8M)
[01/10 17:32:28    450s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 17:32:28    450s] Type 'man IMPSP-9025' for more detail.
[01/10 17:32:28    450s] CongRepair sets shifter mode to gplace
[01/10 17:32:28    450s] TDRefine: refinePlace mode is spiral
[01/10 17:32:28    450s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2247.8M, EPOCH TIME: 1704900748.801111
[01/10 17:32:28    450s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.801227
[01/10 17:32:28    450s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2247.8M, EPOCH TIME: 1704900748.801362
[01/10 17:32:28    450s] Processing tracks to init pin-track alignment.
[01/10 17:32:28    450s] z: 2, totalTracks: 1
[01/10 17:32:28    450s] z: 4, totalTracks: 1
[01/10 17:32:28    450s] z: 6, totalTracks: 1
[01/10 17:32:28    450s] z: 8, totalTracks: 1
[01/10 17:32:28    450s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:32:28    450s] All LLGs are deleted
[01/10 17:32:28    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2247.8M, EPOCH TIME: 1704900748.810349
[01/10 17:32:28    450s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2247.8M, EPOCH TIME: 1704900748.810803
[01/10 17:32:28    450s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2247.8M, EPOCH TIME: 1704900748.815753
[01/10 17:32:28    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:28    450s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2247.8M, EPOCH TIME: 1704900748.817976
[01/10 17:32:28    450s] Max number of tech site patterns supported in site array is 256.
[01/10 17:32:28    450s] Core basic site is CoreSite
[01/10 17:32:28    450s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:32:28    450s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2247.8M, EPOCH TIME: 1704900748.860623
[01/10 17:32:28    450s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:32:28    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:32:28    450s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.002, MEM:2247.8M, EPOCH TIME: 1704900748.862539
[01/10 17:32:28    450s] Fast DP-INIT is on for default
[01/10 17:32:28    450s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:32:28    450s] Atter site array init, number of instance map data is 0.
[01/10 17:32:28    450s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.051, MEM:2247.8M, EPOCH TIME: 1704900748.869054
[01/10 17:32:28    450s] 
[01/10 17:32:28    450s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:28    450s] OPERPROF:         Starting CMU at level 5, MEM:2247.8M, EPOCH TIME: 1704900748.870656
[01/10 17:32:28    450s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2247.8M, EPOCH TIME: 1704900748.872064
[01/10 17:32:28    450s] 
[01/10 17:32:28    450s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:32:28    450s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.058, MEM:2247.8M, EPOCH TIME: 1704900748.873653
[01/10 17:32:28    450s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2247.8M, EPOCH TIME: 1704900748.873738
[01/10 17:32:28    450s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2247.8M, EPOCH TIME: 1704900748.873816
[01/10 17:32:28    450s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2247.8MB).
[01/10 17:32:28    450s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.075, MEM:2247.8M, EPOCH TIME: 1704900748.876087
[01/10 17:32:28    450s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.075, MEM:2247.8M, EPOCH TIME: 1704900748.876161
[01/10 17:32:28    450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.2
[01/10 17:32:28    450s] OPERPROF:   Starting RefinePlace at level 2, MEM:2247.8M, EPOCH TIME: 1704900748.876251
[01/10 17:32:28    450s] *** Starting refinePlace (0:07:31 mem=2247.8M) ***
[01/10 17:32:28    450s] Total net bbox length = 1.688e+05 (7.951e+04 8.934e+04) (ext = 1.307e+04)
[01/10 17:32:28    450s] 
[01/10 17:32:28    450s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:28    450s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 17:32:28    450s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:28    450s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:28    450s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2247.8M, EPOCH TIME: 1704900748.900425
[01/10 17:32:28    450s] Starting refinePlace ...
[01/10 17:32:28    450s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:28    450s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:28    450s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2247.8M, EPOCH TIME: 1704900748.934503
[01/10 17:32:28    450s] DDP initSite1 nrRow 119 nrJob 119
[01/10 17:32:28    450s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2247.8M, EPOCH TIME: 1704900748.934667
[01/10 17:32:28    450s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2247.8M, EPOCH TIME: 1704900748.934946
[01/10 17:32:28    450s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2247.8M, EPOCH TIME: 1704900748.935074
[01/10 17:32:28    450s] DDP markSite nrRow 119 nrJob 119
[01/10 17:32:28    450s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2247.8M, EPOCH TIME: 1704900748.935580
[01/10 17:32:28    450s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2247.8M, EPOCH TIME: 1704900748.935673
[01/10 17:32:28    450s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/10 17:32:28    450s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2247.8M, EPOCH TIME: 1704900748.944703
[01/10 17:32:28    450s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2247.8M, EPOCH TIME: 1704900748.944788
[01/10 17:32:28    450s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2247.8M, EPOCH TIME: 1704900748.947628
[01/10 17:32:28    450s] ** Cut row section cpu time 0:00:00.0.
[01/10 17:32:28    450s]  ** Cut row section real time 0:00:00.0.
[01/10 17:32:28    450s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2247.8M, EPOCH TIME: 1704900748.947765
[01/10 17:32:29    450s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 17:32:29    450s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2247.8MB) @(0:07:31 - 0:07:31).
[01/10 17:32:29    450s] Move report: preRPlace moves 9175 insts, mean move: 0.09 um, max move: 3.03 um 
[01/10 17:32:29    450s] 	Max move on inst (g186566__6131): (92.59, 72.53) --> (95.00, 73.15)
[01/10 17:32:29    450s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: AOI21X1
[01/10 17:32:29    450s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 17:32:29    450s] Placement tweakage begins.
[01/10 17:32:29    450s] wire length = 2.040e+05
[01/10 17:32:30    451s] wire length = 2.032e+05
[01/10 17:32:30    451s] Placement tweakage ends.
[01/10 17:32:30    451s] Move report: tweak moves 1588 insts, mean move: 2.14 um, max move: 19.40 um 
[01/10 17:32:30    451s] 	Max move on inst (g88309__8246): (207.20, 20.14) --> (187.80, 20.14)
[01/10 17:32:30    451s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2252.5MB) @(0:07:31 - 0:07:32).
[01/10 17:32:30    451s] 
[01/10 17:32:30    451s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 17:32:30    452s] Move report: legalization moves 545 insts, mean move: 1.82 um, max move: 16.21 um spiral
[01/10 17:32:30    452s] 	Max move on inst (FE_OFC123_genblk1_pcpi_mul_rs1_22): (216.69, 124.45) --> (202.20, 126.16)
[01/10 17:32:30    452s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 17:32:30    452s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:32:30    452s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2252.5MB) @(0:07:32 - 0:07:32).
[01/10 17:32:30    452s] Move report: Detail placement moves 9549 insts, mean move: 0.52 um, max move: 19.30 um 
[01/10 17:32:30    452s] 	Max move on inst (g88309__8246): (207.10, 20.14) --> (187.80, 20.14)
[01/10 17:32:30    452s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2252.5MB
[01/10 17:32:30    452s] Statistics of distance of Instance movement in refine placement:
[01/10 17:32:30    452s]   maximum (X+Y) =        19.30 um
[01/10 17:32:30    452s]   inst (g88309__8246) with max move: (207.1, 20.1415) -> (187.8, 20.14)
[01/10 17:32:30    452s]   mean    (X+Y) =         0.52 um
[01/10 17:32:30    452s] Summary Report:
[01/10 17:32:30    452s] Instances move: 9549 (out of 9549 movable)
[01/10 17:32:30    452s] Instances flipped: 0
[01/10 17:32:30    452s] Mean displacement: 0.52 um
[01/10 17:32:30    452s] Max displacement: 19.30 um (Instance: g88309__8246) (207.1, 20.1415) -> (187.8, 20.14)
[01/10 17:32:30    452s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/10 17:32:30    452s] Total instances moved : 9549
[01/10 17:32:30    452s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.590, REAL:1.571, MEM:2252.5M, EPOCH TIME: 1704900750.471151
[01/10 17:32:30    452s] Total net bbox length = 1.693e+05 (7.939e+04 8.987e+04) (ext = 1.304e+04)
[01/10 17:32:30    452s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2252.5MB
[01/10 17:32:30    452s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=2252.5MB) @(0:07:31 - 0:07:32).
[01/10 17:32:30    452s] *** Finished refinePlace (0:07:32 mem=2252.5M) ***
[01/10 17:32:30    452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.2
[01/10 17:32:30    452s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.610, REAL:1.603, MEM:2252.5M, EPOCH TIME: 1704900750.478892
[01/10 17:32:30    452s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2252.5M, EPOCH TIME: 1704900750.478988
[01/10 17:32:30    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9549).
[01/10 17:32:30    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:30    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:30    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:30    452s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.054, MEM:2239.5M, EPOCH TIME: 1704900750.532547
[01/10 17:32:30    452s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.750, REAL:1.732, MEM:2239.5M, EPOCH TIME: 1704900750.532822
[01/10 17:32:30    452s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2239.5M, EPOCH TIME: 1704900750.533748
[01/10 17:32:30    452s] Starting Early Global Route congestion estimation: mem = 2239.5M
[01/10 17:32:30    452s] (I)      ==================== Layers =====================
[01/10 17:32:30    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:32:30    452s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:32:30    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:32:30    452s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:32:30    452s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:32:30    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:32:30    452s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:32:30    452s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:32:30    452s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:32:30    452s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:32:30    452s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:32:30    452s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:32:30    452s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:32:30    452s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:32:30    452s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:32:30    452s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:32:30    452s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:32:30    452s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:32:30    452s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:32:30    452s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:32:30    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:32:30    452s] (I)      Started Import and model ( Curr Mem: 2239.47 MB )
[01/10 17:32:30    452s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:30    452s] (I)      == Non-default Options ==
[01/10 17:32:30    452s] (I)      Maximum routing layer                              : 11
[01/10 17:32:30    452s] (I)      Number of threads                                  : 1
[01/10 17:32:30    452s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 17:32:30    452s] (I)      Method to set GCell size                           : row
[01/10 17:32:30    452s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:32:30    452s] (I)      Use row-based GCell size
[01/10 17:32:30    452s] (I)      Use row-based GCell align
[01/10 17:32:30    452s] (I)      layer 0 area = 80000
[01/10 17:32:30    452s] (I)      layer 1 area = 80000
[01/10 17:32:30    452s] (I)      layer 2 area = 80000
[01/10 17:32:30    452s] (I)      layer 3 area = 80000
[01/10 17:32:30    452s] (I)      layer 4 area = 80000
[01/10 17:32:30    452s] (I)      layer 5 area = 80000
[01/10 17:32:30    452s] (I)      layer 6 area = 80000
[01/10 17:32:30    452s] (I)      layer 7 area = 80000
[01/10 17:32:30    452s] (I)      layer 8 area = 80000
[01/10 17:32:30    452s] (I)      layer 9 area = 400000
[01/10 17:32:30    452s] (I)      layer 10 area = 400000
[01/10 17:32:30    452s] (I)      GCell unit size   : 3420
[01/10 17:32:30    452s] (I)      GCell multiplier  : 1
[01/10 17:32:30    452s] (I)      GCell row height  : 3420
[01/10 17:32:30    452s] (I)      Actual row height : 3420
[01/10 17:32:30    452s] (I)      GCell align ref   : 30000 30020
[01/10 17:32:30    452s] [NR-eGR] Track table information for default rule: 
[01/10 17:32:30    452s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:32:30    452s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:32:30    452s] (I)      ==================== Default via =====================
[01/10 17:32:30    452s] (I)      +----+------------------+----------------------------+
[01/10 17:32:30    452s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:32:30    452s] (I)      +----+------------------+----------------------------+
[01/10 17:32:30    452s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:32:30    452s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:32:30    452s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:32:30    452s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:32:30    452s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:32:30    452s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:32:30    452s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:32:30    452s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:32:30    452s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:32:30    452s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:32:30    452s] (I)      +----+------------------+----------------------------+
[01/10 17:32:30    452s] [NR-eGR] Read 4134 PG shapes
[01/10 17:32:30    452s] [NR-eGR] Read 0 clock shapes
[01/10 17:32:30    452s] [NR-eGR] Read 0 other shapes
[01/10 17:32:30    452s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:32:30    452s] [NR-eGR] #Instance Blockages : 0
[01/10 17:32:30    452s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:32:30    452s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:32:30    452s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:32:30    452s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:32:30    452s] [NR-eGR] #Other Blockages    : 0
[01/10 17:32:30    452s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:32:30    452s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:32:30    452s] [NR-eGR] Read 10545 nets ( ignored 0 )
[01/10 17:32:30    452s] (I)      early_global_route_priority property id does not exist.
[01/10 17:32:30    452s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:32:30    452s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:32:30    452s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:32:30    452s] (I)      Number of ignored nets                =      0
[01/10 17:32:30    452s] (I)      Number of connected nets              =      0
[01/10 17:32:30    452s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:32:30    452s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:32:30    452s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:32:30    452s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:32:30    452s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:32:30    452s] (I)      Ndr track 0 does not exist
[01/10 17:32:30    452s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:32:30    452s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:32:30    452s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:32:30    452s] (I)      Site width          :   400  (dbu)
[01/10 17:32:30    452s] (I)      Row height          :  3420  (dbu)
[01/10 17:32:30    452s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:32:30    452s] (I)      GCell width         :  3420  (dbu)
[01/10 17:32:30    452s] (I)      GCell height        :  3420  (dbu)
[01/10 17:32:30    452s] (I)      Grid                :   146   136    11
[01/10 17:32:30    452s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:32:30    452s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:32:30    452s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:32:30    452s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:32:30    452s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:32:30    452s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:32:30    452s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:32:30    452s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:32:30    452s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:32:30    452s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:32:30    452s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:32:30    452s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:32:30    452s] (I)      --------------------------------------------------------
[01/10 17:32:30    452s] 
[01/10 17:32:30    452s] [NR-eGR] ============ Routing rule table ============
[01/10 17:32:30    452s] [NR-eGR] Rule id: 0  Nets: 10545
[01/10 17:32:30    452s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:32:30    452s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:32:30    452s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:32:30    452s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:32:30    452s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:32:30    452s] [NR-eGR] ========================================
[01/10 17:32:30    452s] [NR-eGR] 
[01/10 17:32:30    452s] (I)      =============== Blocked Tracks ===============
[01/10 17:32:30    452s] (I)      +-------+---------+----------+---------------+
[01/10 17:32:30    452s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:32:30    452s] (I)      +-------+---------+----------+---------------+
[01/10 17:32:30    452s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:32:30    452s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:32:30    452s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:32:30    452s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:32:30    452s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:32:30    452s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:32:30    452s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:32:30    452s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:32:30    452s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:32:30    452s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:32:30    452s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:32:30    452s] (I)      +-------+---------+----------+---------------+
[01/10 17:32:30    452s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2243.60 MB )
[01/10 17:32:30    452s] (I)      Reset routing kernel
[01/10 17:32:30    452s] (I)      Started Global Routing ( Curr Mem: 2243.60 MB )
[01/10 17:32:30    452s] (I)      totalPins=38095  totalGlobalPin=37137 (97.49%)
[01/10 17:32:30    452s] (I)      total 2D Cap : 1503698 = (771256 H, 732442 V)
[01/10 17:32:30    452s] [NR-eGR] Layer group 1: route 10545 net(s) in layer range [2, 11]
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1a Route ============
[01/10 17:32:30    452s] (I)      Usage: 115110 = (56512 H, 58598 V) = (7.33% H, 8.00% V) = (9.664e+04um H, 1.002e+05um V)
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1b Route ============
[01/10 17:32:30    452s] (I)      Usage: 115110 = (56512 H, 58598 V) = (7.33% H, 8.00% V) = (9.664e+04um H, 1.002e+05um V)
[01/10 17:32:30    452s] (I)      Overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.968381e+05um
[01/10 17:32:30    452s] (I)      Congestion metric : 0.00%H 0.06%V, 0.06%HV
[01/10 17:32:30    452s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1c Route ============
[01/10 17:32:30    452s] (I)      Usage: 115110 = (56512 H, 58598 V) = (7.33% H, 8.00% V) = (9.664e+04um H, 1.002e+05um V)
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1d Route ============
[01/10 17:32:30    452s] (I)      Usage: 115110 = (56512 H, 58598 V) = (7.33% H, 8.00% V) = (9.664e+04um H, 1.002e+05um V)
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1e Route ============
[01/10 17:32:30    452s] (I)      Usage: 115110 = (56512 H, 58598 V) = (7.33% H, 8.00% V) = (9.664e+04um H, 1.002e+05um V)
[01/10 17:32:30    452s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.968381e+05um
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] (I)      ============  Phase 1l Route ============
[01/10 17:32:30    452s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:32:30    452s] (I)      Layer  2:     166142     49912         6           0      168520    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  3:     177061     47157         0           0      177480    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  4:     166142     21138         7           0      168520    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  5:     177061     10681         0           0      177480    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  6:     166142      1637         1           0      168520    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  7:     177061       478         0           0      177480    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  8:     166142       240         1           0      168520    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer  9:     176151       104         0           0      177480    ( 0.00%) 
[01/10 17:32:30    452s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:32:30    452s] (I)      Layer 11:      58912        46         0        9007       61985    (12.69%) 
[01/10 17:32:30    452s] (I)      Total:       1493875    131394        15       12570     1509828    ( 0.83%) 
[01/10 17:32:30    452s] (I)      
[01/10 17:32:30    452s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:32:30    452s] [NR-eGR]                        OverCon            
[01/10 17:32:30    452s] [NR-eGR]                         #Gcell     %Gcell
[01/10 17:32:30    452s] [NR-eGR]        Layer               (1)    OverCon
[01/10 17:32:30    452s] [NR-eGR] ----------------------------------------------
[01/10 17:32:30    452s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal4 ( 4)         7( 0.04%)   ( 0.04%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)   ( 0.01%) 
[01/10 17:32:30    452s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 17:32:30    452s] [NR-eGR] ----------------------------------------------
[01/10 17:32:30    452s] [NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[01/10 17:32:30    452s] [NR-eGR] 
[01/10 17:32:30    452s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2243.60 MB )
[01/10 17:32:30    452s] (I)      total 2D Cap : 1504659 = (771613 H, 733046 V)
[01/10 17:32:30    452s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:32:30    452s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 2243.6M
[01/10 17:32:30    452s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.420, REAL:0.422, MEM:2243.6M, EPOCH TIME: 1704900750.955705
[01/10 17:32:30    452s] OPERPROF: Starting HotSpotCal at level 1, MEM:2243.6M, EPOCH TIME: 1704900750.955795
[01/10 17:32:30    452s] [hotspot] +------------+---------------+---------------+
[01/10 17:32:30    452s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:32:30    452s] [hotspot] +------------+---------------+---------------+
[01/10 17:32:30    452s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:32:30    452s] [hotspot] +------------+---------------+---------------+
[01/10 17:32:30    452s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:32:30    452s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:32:30    452s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2243.6M, EPOCH TIME: 1704900750.958345
[01/10 17:32:30    452s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2243.6M, EPOCH TIME: 1704900750.959572
[01/10 17:32:30    452s] Starting Early Global Route wiring: mem = 2243.6M
[01/10 17:32:30    452s] (I)      ============= Track Assignment ============
[01/10 17:32:30    452s] (I)      Started Track Assignment (1T) ( Curr Mem: 2243.60 MB )
[01/10 17:32:30    452s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 17:32:30    452s] (I)      Run Multi-thread track assignment
[01/10 17:32:31    452s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2243.60 MB )
[01/10 17:32:31    452s] (I)      Started Export ( Curr Mem: 2243.60 MB )
[01/10 17:32:31    452s] [NR-eGR]                  Length (um)    Vias 
[01/10 17:32:31    452s] [NR-eGR] -------------------------------------
[01/10 17:32:31    452s] [NR-eGR]  Metal1   (1H)             0   37791 
[01/10 17:32:31    452s] [NR-eGR]  Metal2   (2V)         68880   55395 
[01/10 17:32:31    452s] [NR-eGR]  Metal3   (3H)         79420    6008 
[01/10 17:32:31    452s] [NR-eGR]  Metal4   (4V)         35536    1930 
[01/10 17:32:31    452s] [NR-eGR]  Metal5   (5H)         18176     227 
[01/10 17:32:31    452s] [NR-eGR]  Metal6   (6V)          2850      43 
[01/10 17:32:31    452s] [NR-eGR]  Metal7   (7H)           799      26 
[01/10 17:32:31    452s] [NR-eGR]  Metal8   (8V)           430      10 
[01/10 17:32:31    452s] [NR-eGR]  Metal9   (9H)           169       4 
[01/10 17:32:31    452s] [NR-eGR]  Metal10  (10V)            0       1 
[01/10 17:32:31    452s] [NR-eGR]  Metal11  (11H)           78       0 
[01/10 17:32:31    452s] [NR-eGR] -------------------------------------
[01/10 17:32:31    452s] [NR-eGR]           Total       206340  101435 
[01/10 17:32:31    452s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:32:31    452s] [NR-eGR] Total half perimeter of net bounding box: 169260um
[01/10 17:32:31    452s] [NR-eGR] Total length: 206340um, number of vias: 101435
[01/10 17:32:31    452s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:32:31    453s] [NR-eGR] Total eGR-routed clock nets wire length: 6805um, number of vias: 5675
[01/10 17:32:31    453s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:32:31    453s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2243.60 MB )
[01/10 17:32:31    453s] Early Global Route wiring runtime: 0.45 seconds, mem = 2237.6M
[01/10 17:32:31    453s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.460, REAL:0.455, MEM:2237.6M, EPOCH TIME: 1704900751.414203
[01/10 17:32:31    453s] 0 delay mode for cte disabled.
[01/10 17:32:31    453s] SKP cleared!
[01/10 17:32:31    453s] 
[01/10 17:32:31    453s] *** Finished incrementalPlace (cpu=0:01:14, real=0:01:14)***
[01/10 17:32:31    453s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2237.6M, EPOCH TIME: 1704900751.442684
[01/10 17:32:31    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:31    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:31    453s] All LLGs are deleted
[01/10 17:32:31    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:31    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:31    453s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2237.6M, EPOCH TIME: 1704900751.442939
[01/10 17:32:31    453s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2237.6M, EPOCH TIME: 1704900751.443037
[01/10 17:32:31    453s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:2212.6M, EPOCH TIME: 1704900751.448110
[01/10 17:32:31    453s] Start to check current routing status for nets...
[01/10 17:32:31    453s] All nets are already routed correctly.
[01/10 17:32:31    453s] End to check current routing status for nets (mem=2212.6M)
[01/10 17:32:31    453s] Extraction called for design 'picorv32' of instances=9549 and nets=10736 using extraction engine 'preRoute' .
[01/10 17:32:31    453s] PreRoute RC Extraction called for design picorv32.
[01/10 17:32:31    453s] RC Extraction called in multi-corner(1) mode.
[01/10 17:32:31    453s] RCMode: PreRoute
[01/10 17:32:31    453s]       RC Corner Indexes            0   
[01/10 17:32:31    453s] Capacitance Scaling Factor   : 1.00000 
[01/10 17:32:31    453s] Resistance Scaling Factor    : 1.00000 
[01/10 17:32:31    453s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 17:32:31    453s] Clock Res. Scaling Factor    : 1.00000 
[01/10 17:32:31    453s] Shrink Factor                : 1.00000
[01/10 17:32:31    453s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 17:32:31    453s] Using Quantus QRC technology file ...
[01/10 17:32:31    453s] 
[01/10 17:32:31    453s] Trim Metal Layers:
[01/10 17:32:31    453s] LayerId::1 widthSet size::1
[01/10 17:32:31    453s] LayerId::2 widthSet size::1
[01/10 17:32:31    453s] LayerId::3 widthSet size::1
[01/10 17:32:31    453s] LayerId::4 widthSet size::1
[01/10 17:32:31    453s] LayerId::5 widthSet size::1
[01/10 17:32:31    453s] LayerId::6 widthSet size::1
[01/10 17:32:31    453s] LayerId::7 widthSet size::1
[01/10 17:32:31    453s] LayerId::8 widthSet size::1
[01/10 17:32:31    453s] LayerId::9 widthSet size::1
[01/10 17:32:31    453s] LayerId::10 widthSet size::1
[01/10 17:32:31    453s] LayerId::11 widthSet size::1
[01/10 17:32:31    453s] Updating RC grid for preRoute extraction ...
[01/10 17:32:31    453s] eee: pegSigSF::1.070000
[01/10 17:32:31    453s] Initializing multi-corner resistance tables ...
[01/10 17:32:31    453s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 17:32:31    453s] eee: l::2 avDens::0.272825 usedTrk::4035.484111 availTrk::14791.500000 sigTrk::4035.484111
[01/10 17:32:31    453s] eee: l::3 avDens::0.295766 usedTrk::4658.308657 availTrk::15750.000000 sigTrk::4658.308657
[01/10 17:32:31    453s] eee: l::4 avDens::0.143997 usedTrk::2092.996084 availTrk::14535.000000 sigTrk::2092.996084
[01/10 17:32:31    453s] eee: l::5 avDens::0.076585 usedTrk::1082.144447 availTrk::14130.000000 sigTrk::1082.144447
[01/10 17:32:31    453s] eee: l::6 avDens::0.026864 usedTrk::169.970643 availTrk::6327.000000 sigTrk::169.970643
[01/10 17:32:31    453s] eee: l::7 avDens::0.016436 usedTrk::51.774912 availTrk::3150.000000 sigTrk::51.774912
[01/10 17:32:31    453s] eee: l::8 avDens::0.015507 usedTrk::26.517573 availTrk::1710.000000 sigTrk::26.517573
[01/10 17:32:31    453s] eee: l::9 avDens::0.012869 usedTrk::11.581696 availTrk::900.000000 sigTrk::11.581696
[01/10 17:32:31    453s] eee: l::10 avDens::0.055455 usedTrk::81.552486 availTrk::1470.600000 sigTrk::81.552486
[01/10 17:32:31    453s] eee: l::11 avDens::0.061763 usedTrk::200.112486 availTrk::3240.000000 sigTrk::200.112486
[01/10 17:32:31    453s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:32:31    453s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264324 uaWl=1.000000 uaWlH=0.281280 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 17:32:31    453s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2212.598M)
[01/10 17:32:32    453s] Compute RC Scale Done ...
[01/10 17:32:32    453s] **optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1647.9M, totSessionCpu=0:07:34 **
[01/10 17:32:32    454s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 17:32:32    454s] #################################################################################
[01/10 17:32:32    454s] # Design Stage: PreRoute
[01/10 17:32:32    454s] # Design Name: picorv32
[01/10 17:32:32    454s] # Design Mode: 45nm
[01/10 17:32:32    454s] # Analysis Mode: MMMC Non-OCV 
[01/10 17:32:32    454s] # Parasitics Mode: No SPEF/RCDB 
[01/10 17:32:32    454s] # Signoff Settings: SI Off 
[01/10 17:32:32    454s] #################################################################################
[01/10 17:32:33    454s] Calculate delays in Single mode...
[01/10 17:32:33    454s] Topological Sorting (REAL = 0:00:00.0, MEM = 2206.7M, InitMEM = 2206.7M)
[01/10 17:32:33    454s] Start delay calculation (fullDC) (1 T). (MEM=2206.69)
[01/10 17:32:33    454s] End AAE Lib Interpolated Model. (MEM=2218.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 17:32:35    457s] Total number of fetched objects 10563
[01/10 17:32:36    457s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/10 17:32:36    457s] End delay calculation. (MEM=2234.63 CPU=0:00:02.5 REAL=0:00:03.0)
[01/10 17:32:36    457s] End delay calculation (fullDC). (MEM=2234.63 CPU=0:00:03.1 REAL=0:00:03.0)
[01/10 17:32:36    457s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2234.6M) ***
[01/10 17:32:36    458s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:19.7/0:01:19.5 (1.0), totSession cpu/real = 0:07:38.3/0:44:31.6 (0.2), mem = 2234.6M
[01/10 17:32:36    458s] 
[01/10 17:32:36    458s] =============================================================================================
[01/10 17:32:36    458s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/10 17:32:36    458s] =============================================================================================
[01/10 17:32:36    458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:32:36    458s] ---------------------------------------------------------------------------------------------
[01/10 17:32:36    458s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:36    458s] [ ExtractRC              ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:36    458s] [ TimingUpdate           ]      4   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 17:32:36    458s] [ FullDelayCalc          ]      1   0:00:03.7  (   4.6 % )     0:00:03.7 /  0:00:03.7    1.0
[01/10 17:32:36    458s] [ MISC                   ]          0:01:14.6  (  93.8 % )     0:01:14.6 /  0:01:14.8    1.0
[01/10 17:32:36    458s] ---------------------------------------------------------------------------------------------
[01/10 17:32:36    458s]  IncrReplace #1 TOTAL               0:01:19.5  ( 100.0 % )     0:01:19.5 /  0:01:19.7    1.0
[01/10 17:32:36    458s] ---------------------------------------------------------------------------------------------
[01/10 17:32:36    458s] 
[01/10 17:32:37    459s] Deleting Lib Analyzer.
[01/10 17:32:37    459s] Begin: GigaOpt DRV Optimization
[01/10 17:32:37    459s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/10 17:32:37    459s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:39.1/0:44:32.4 (0.2), mem = 2250.6M
[01/10 17:32:37    459s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:32:37    459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.7
[01/10 17:32:37    459s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:32:37    459s] ### Creating PhyDesignMc. totSessionCpu=0:07:39 mem=2250.6M
[01/10 17:32:37    459s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 17:32:37    459s] OPERPROF: Starting DPlace-Init at level 1, MEM:2250.6M, EPOCH TIME: 1704900757.419288
[01/10 17:32:37    459s] Processing tracks to init pin-track alignment.
[01/10 17:32:37    459s] z: 2, totalTracks: 1
[01/10 17:32:37    459s] z: 4, totalTracks: 1
[01/10 17:32:37    459s] z: 6, totalTracks: 1
[01/10 17:32:37    459s] z: 8, totalTracks: 1
[01/10 17:32:37    459s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:32:37    459s] All LLGs are deleted
[01/10 17:32:37    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:37    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:37    459s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2250.6M, EPOCH TIME: 1704900757.428714
[01/10 17:32:37    459s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2250.6M, EPOCH TIME: 1704900757.429042
[01/10 17:32:37    459s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2250.6M, EPOCH TIME: 1704900757.432303
[01/10 17:32:37    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:37    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:37    459s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2250.6M, EPOCH TIME: 1704900757.434612
[01/10 17:32:37    459s] Max number of tech site patterns supported in site array is 256.
[01/10 17:32:37    459s] Core basic site is CoreSite
[01/10 17:32:37    459s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:32:37    459s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2250.6M, EPOCH TIME: 1704900757.481479
[01/10 17:32:37    459s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 17:32:37    459s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 17:32:37    459s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2250.6M, EPOCH TIME: 1704900757.484096
[01/10 17:32:37    459s] Fast DP-INIT is on for default
[01/10 17:32:37    459s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:32:37    459s] Atter site array init, number of instance map data is 0.
[01/10 17:32:37    459s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2250.6M, EPOCH TIME: 1704900757.488736
[01/10 17:32:37    459s] 
[01/10 17:32:37    459s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:37    459s] OPERPROF:     Starting CMU at level 3, MEM:2250.6M, EPOCH TIME: 1704900757.490323
[01/10 17:32:37    459s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2250.6M, EPOCH TIME: 1704900757.491751
[01/10 17:32:37    459s] 
[01/10 17:32:37    459s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:32:37    459s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:2250.6M, EPOCH TIME: 1704900757.493395
[01/10 17:32:37    459s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2250.6M, EPOCH TIME: 1704900757.493483
[01/10 17:32:37    459s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2250.6M, EPOCH TIME: 1704900757.493570
[01/10 17:32:37    459s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2250.6MB).
[01/10 17:32:37    459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:2250.6M, EPOCH TIME: 1704900757.497668
[01/10 17:32:37    459s] TotalInstCnt at PhyDesignMc Initialization: 9549
[01/10 17:32:37    459s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=2250.6M
[01/10 17:32:37    459s] ### Creating RouteCongInterface, started
[01/10 17:32:37    459s] 
[01/10 17:32:37    459s] Creating Lib Analyzer ...
[01/10 17:32:37    459s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 17:32:37    459s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 17:32:37    459s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 17:32:37    459s] 
[01/10 17:32:37    459s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:32:38    460s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:40 mem=2250.6M
[01/10 17:32:38    460s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:40 mem=2250.6M
[01/10 17:32:38    460s] Creating Lib Analyzer, finished. 
[01/10 17:32:38    460s] 
[01/10 17:32:38    460s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/10 17:32:38    460s] 
[01/10 17:32:38    460s] #optDebug: {0, 1.000}
[01/10 17:32:38    460s] ### Creating RouteCongInterface, finished
[01/10 17:32:38    460s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:32:38    460s] ### Creating LA Mngr. totSessionCpu=0:07:40 mem=2250.6M
[01/10 17:32:38    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:40 mem=2250.6M
[01/10 17:32:38    460s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 17:32:38    460s] [GPS-DRV] maxDensity (design): 0.95
[01/10 17:32:38    460s] [GPS-DRV] maxLocalDensity: 1.2
[01/10 17:32:38    460s] [GPS-DRV] All active and enabled setup views
[01/10 17:32:38    460s] [GPS-DRV]     default_emulate_view
[01/10 17:32:38    460s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:32:38    460s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:32:38    460s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 17:32:38    460s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 17:32:38    460s] [GPS-DRV] timing-driven DRV settings
[01/10 17:32:38    460s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 17:32:38    460s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2269.7M, EPOCH TIME: 1704900758.827680
[01/10 17:32:38    460s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2269.7M, EPOCH TIME: 1704900758.827872
[01/10 17:32:38    460s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:32:38    460s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 17:32:38    460s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:32:38    460s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 17:32:38    460s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:32:39    460s] Info: violation cost 21.645981 (cap = 0.000000, tran = 21.645981, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:32:39    460s] |    73|   296|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|       0|       0|       0| 71.48%|          |         |
[01/10 17:32:39    461s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:32:39    461s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|      48|       0|      30| 71.71%| 0:00:00.0|  2312.8M|
[01/10 17:32:39    461s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:32:39    461s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|       0|       0|       0| 71.71%| 0:00:00.0|  2312.8M|
[01/10 17:32:39    461s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:32:39    461s] Bottom Preferred Layer:
[01/10 17:32:39    461s]     None
[01/10 17:32:39    461s] Via Pillar Rule:
[01/10 17:32:39    461s]     None
[01/10 17:32:39    461s] 
[01/10 17:32:39    461s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2312.8M) ***
[01/10 17:32:39    461s] 
[01/10 17:32:39    461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2312.8M, EPOCH TIME: 1704900759.810919
[01/10 17:32:39    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9597).
[01/10 17:32:39    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:39    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:39    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:39    461s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2304.8M, EPOCH TIME: 1704900759.873019
[01/10 17:32:39    461s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2304.8M, EPOCH TIME: 1704900759.879406
[01/10 17:32:39    461s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2304.8M, EPOCH TIME: 1704900759.879591
[01/10 17:32:39    461s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2304.8M, EPOCH TIME: 1704900759.893953
[01/10 17:32:39    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:39    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:39    461s] 
[01/10 17:32:39    461s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:39    461s] OPERPROF:       Starting CMU at level 4, MEM:2304.8M, EPOCH TIME: 1704900759.944337
[01/10 17:32:39    461s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1704900759.945814
[01/10 17:32:39    461s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:2304.8M, EPOCH TIME: 1704900759.947381
[01/10 17:32:39    461s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2304.8M, EPOCH TIME: 1704900759.947467
[01/10 17:32:39    461s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1704900759.947545
[01/10 17:32:39    461s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2304.8M, EPOCH TIME: 1704900759.949749
[01/10 17:32:39    461s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1704900759.949983
[01/10 17:32:39    461s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2304.8M, EPOCH TIME: 1704900759.950127
[01/10 17:32:39    461s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2304.8M, EPOCH TIME: 1704900759.950197
[01/10 17:32:39    461s] TDRefine: refinePlace mode is spiral
[01/10 17:32:39    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.3
[01/10 17:32:39    461s] OPERPROF: Starting RefinePlace at level 1, MEM:2304.8M, EPOCH TIME: 1704900759.950304
[01/10 17:32:39    461s] *** Starting refinePlace (0:07:42 mem=2304.8M) ***
[01/10 17:32:39    461s] Total net bbox length = 1.694e+05 (7.946e+04 8.995e+04) (ext = 1.304e+04)
[01/10 17:32:39    461s] 
[01/10 17:32:39    461s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:39    461s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 17:32:39    461s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:39    461s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:39    461s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2304.8M, EPOCH TIME: 1704900759.974942
[01/10 17:32:39    461s] Starting refinePlace ...
[01/10 17:32:39    461s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:39    461s] One DDP V2 for no tweak run.
[01/10 17:32:39    461s] (I)      Default pattern map key = picorv32_default.
[01/10 17:32:40    461s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2304.8M, EPOCH TIME: 1704900760.010304
[01/10 17:32:40    461s] DDP initSite1 nrRow 119 nrJob 119
[01/10 17:32:40    461s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2304.8M, EPOCH TIME: 1704900760.010536
[01/10 17:32:40    461s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1704900760.010840
[01/10 17:32:40    461s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2304.8M, EPOCH TIME: 1704900760.010919
[01/10 17:32:40    461s] DDP markSite nrRow 119 nrJob 119
[01/10 17:32:40    461s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1704900760.011496
[01/10 17:32:40    461s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1704900760.011584
[01/10 17:32:40    461s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/10 17:32:40    461s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2304.8M, EPOCH TIME: 1704900760.026173
[01/10 17:32:40    461s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2304.8M, EPOCH TIME: 1704900760.026265
[01/10 17:32:40    461s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2304.8M, EPOCH TIME: 1704900760.029090
[01/10 17:32:40    461s] ** Cut row section cpu time 0:00:00.0.
[01/10 17:32:40    461s]  ** Cut row section real time 0:00:00.0.
[01/10 17:32:40    461s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2304.8M, EPOCH TIME: 1704900760.029210
[01/10 17:32:40    461s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 17:32:40    461s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2304.8MB) @(0:07:42 - 0:07:42).
[01/10 17:32:40    461s] Move report: preRPlace moves 26 insts, mean move: 0.37 um, max move: 1.60 um 
[01/10 17:32:40    461s] 	Max move on inst (FE_OFC484_n_846): (171.20, 21.85) --> (169.60, 21.85)
[01/10 17:32:40    461s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[01/10 17:32:40    461s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 17:32:40    461s] 
[01/10 17:32:40    461s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 17:32:40    462s] Move report: legalization moves 101 insts, mean move: 1.92 um, max move: 8.04 um spiral
[01/10 17:32:40    462s] 	Max move on inst (FE_OFC516_n_2014): (179.60, 122.74) --> (178.40, 129.58)
[01/10 17:32:40    462s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 17:32:40    462s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:32:40    462s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2307.9MB) @(0:07:42 - 0:07:42).
[01/10 17:32:40    462s] Move report: Detail placement moves 127 insts, mean move: 1.61 um, max move: 8.04 um 
[01/10 17:32:40    462s] 	Max move on inst (FE_OFC516_n_2014): (179.60, 122.74) --> (178.40, 129.58)
[01/10 17:32:40    462s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2307.9MB
[01/10 17:32:40    462s] Statistics of distance of Instance movement in refine placement:
[01/10 17:32:40    462s]   maximum (X+Y) =         8.04 um
[01/10 17:32:40    462s]   inst (FE_OFC516_n_2014) with max move: (179.6, 122.74) -> (178.4, 129.58)
[01/10 17:32:40    462s]   mean    (X+Y) =         1.61 um
[01/10 17:32:40    462s] Summary Report:
[01/10 17:32:40    462s] Instances move: 127 (out of 9597 movable)
[01/10 17:32:40    462s] Instances flipped: 0
[01/10 17:32:40    462s] Mean displacement: 1.61 um
[01/10 17:32:40    462s] Max displacement: 8.04 um (Instance: FE_OFC516_n_2014) (179.6, 122.74) -> (178.4, 129.58)
[01/10 17:32:40    462s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 17:32:40    462s] Total instances moved : 127
[01/10 17:32:40    462s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.620, REAL:0.612, MEM:2307.9M, EPOCH TIME: 1704900760.586860
[01/10 17:32:40    462s] Total net bbox length = 1.696e+05 (7.956e+04 9.005e+04) (ext = 1.305e+04)
[01/10 17:32:40    462s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2307.9MB
[01/10 17:32:40    462s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2307.9MB) @(0:07:42 - 0:07:42).
[01/10 17:32:40    462s] *** Finished refinePlace (0:07:42 mem=2307.9M) ***
[01/10 17:32:40    462s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.3
[01/10 17:32:40    462s] OPERPROF: Finished RefinePlace at level 1, CPU:0.660, REAL:0.645, MEM:2307.9M, EPOCH TIME: 1704900760.595099
[01/10 17:32:40    462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2307.9M, EPOCH TIME: 1704900760.673881
[01/10 17:32:40    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9597).
[01/10 17:32:40    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:40    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:40    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:40    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.050, MEM:2304.9M, EPOCH TIME: 1704900760.723390
[01/10 17:32:40    462s] *** maximum move = 8.04 um ***
[01/10 17:32:40    462s] *** Finished re-routing un-routed nets (2304.9M) ***
[01/10 17:32:40    462s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.9M, EPOCH TIME: 1704900760.749226
[01/10 17:32:40    462s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.9M, EPOCH TIME: 1704900760.761346
[01/10 17:32:40    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:40    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:40    462s] 
[01/10 17:32:40    462s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:40    462s] OPERPROF:     Starting CMU at level 3, MEM:2304.9M, EPOCH TIME: 1704900760.811733
[01/10 17:32:40    462s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2304.9M, EPOCH TIME: 1704900760.813140
[01/10 17:32:40    462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2304.9M, EPOCH TIME: 1704900760.814670
[01/10 17:32:40    462s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.9M, EPOCH TIME: 1704900760.814755
[01/10 17:32:40    462s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1704900760.814833
[01/10 17:32:40    462s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2304.9M, EPOCH TIME: 1704900760.816961
[01/10 17:32:40    462s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1704900760.817195
[01/10 17:32:40    462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2304.9M, EPOCH TIME: 1704900760.817340
[01/10 17:32:40    462s] 
[01/10 17:32:40    462s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2304.9M) ***
[01/10 17:32:41    462s] Total-nets :: 10593, Stn-nets :: 2, ratio :: 0.0188804 %, Total-len 206334, Stn-len 358.6
[01/10 17:32:41    462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.8M, EPOCH TIME: 1704900761.049411
[01/10 17:32:41    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.064, MEM:2225.8M, EPOCH TIME: 1704900761.113264
[01/10 17:32:41    462s] TotalInstCnt at PhyDesignMc Destruction: 9597
[01/10 17:32:41    462s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.7
[01/10 17:32:41    462s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:07:42.8/0:44:36.1 (0.2), mem = 2225.8M
[01/10 17:32:41    462s] 
[01/10 17:32:41    462s] =============================================================================================
[01/10 17:32:41    462s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/10 17:32:41    462s] =============================================================================================
[01/10 17:32:41    462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:32:41    462s] ---------------------------------------------------------------------------------------------
[01/10 17:32:41    462s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:41    462s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:32:41    462s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:41    462s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:41    462s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 17:32:41    462s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:32:41    462s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:41    462s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:32:41    462s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 17:32:41    462s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:41    462s] [ OptEval                ]      2   0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:32:41    462s] [ OptCommit              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:32:41    462s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:41    462s] [ IncrDelayCalc          ]     11   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.2    1.1
[01/10 17:32:41    462s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:32:41    462s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.8
[01/10 17:32:41    462s] [ RefinePlace            ]      1   0:00:01.1  (  29.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/10 17:32:41    462s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 17:32:41    462s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:41    462s] [ MISC                   ]          0:00:00.5  (  14.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 17:32:41    462s] ---------------------------------------------------------------------------------------------
[01/10 17:32:41    462s]  DrvOpt #3 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[01/10 17:32:41    462s] ---------------------------------------------------------------------------------------------
[01/10 17:32:41    462s] 
[01/10 17:32:41    462s] End: GigaOpt DRV Optimization
[01/10 17:32:41    462s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/10 17:32:41    462s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.8M, EPOCH TIME: 1704900761.128929
[01/10 17:32:41    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] 
[01/10 17:32:41    462s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:41    462s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:2225.8M, EPOCH TIME: 1704900761.182476
[01/10 17:32:41    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    463s] 
------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=2225.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.041  |  2.362  |  2.041  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 17:32:41    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.9M, EPOCH TIME: 1704900761.704250
[01/10 17:32:41    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    463s] 
[01/10 17:32:41    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:41    463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2273.9M, EPOCH TIME: 1704900761.759620
[01/10 17:32:41    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:41    463s] Density: 71.712%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1679.5M, totSessionCpu=0:07:43 **
[01/10 17:32:41    463s] *** Timing Is met
[01/10 17:32:41    463s] *** Check timing (0:00:00.0)
[01/10 17:32:41    463s] *** Timing Is met
[01/10 17:32:41    463s] *** Check timing (0:00:00.0)
[01/10 17:32:41    463s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/10 17:32:42    463s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:32:42    463s] ### Creating LA Mngr. totSessionCpu=0:07:44 mem=2225.9M
[01/10 17:32:42    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:44 mem=2225.9M
[01/10 17:32:42    463s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:32:42    463s] ### Creating PhyDesignMc. totSessionCpu=0:07:44 mem=2283.2M
[01/10 17:32:42    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2283.2M, EPOCH TIME: 1704900762.004761
[01/10 17:32:42    463s] Processing tracks to init pin-track alignment.
[01/10 17:32:42    463s] z: 2, totalTracks: 1
[01/10 17:32:42    463s] z: 4, totalTracks: 1
[01/10 17:32:42    463s] z: 6, totalTracks: 1
[01/10 17:32:42    463s] z: 8, totalTracks: 1
[01/10 17:32:42    463s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:32:42    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2283.2M, EPOCH TIME: 1704900762.019667
[01/10 17:32:42    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:42    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:42    463s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:32:42    463s] 
[01/10 17:32:42    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:42    463s] OPERPROF:     Starting CMU at level 3, MEM:2283.2M, EPOCH TIME: 1704900762.072487
[01/10 17:32:42    463s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2283.2M, EPOCH TIME: 1704900762.074143
[01/10 17:32:42    463s] 
[01/10 17:32:42    463s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:32:42    463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2283.2M, EPOCH TIME: 1704900762.075775
[01/10 17:32:42    463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2283.2M, EPOCH TIME: 1704900762.075861
[01/10 17:32:42    463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2283.2M, EPOCH TIME: 1704900762.075944
[01/10 17:32:42    463s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2283.2MB).
[01/10 17:32:42    463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2283.2M, EPOCH TIME: 1704900762.078299
[01/10 17:32:42    463s] TotalInstCnt at PhyDesignMc Initialization: 9597
[01/10 17:32:42    463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:44 mem=2283.2M
[01/10 17:32:42    463s] Begin: Area Reclaim Optimization
[01/10 17:32:42    463s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:43.9/0:44:37.2 (0.2), mem = 2283.2M
[01/10 17:32:42    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.8
[01/10 17:32:42    463s] ### Creating RouteCongInterface, started
[01/10 17:32:42    463s] 
[01/10 17:32:42    463s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/10 17:32:42    463s] 
[01/10 17:32:42    463s] #optDebug: {0, 1.000}
[01/10 17:32:42    463s] ### Creating RouteCongInterface, finished
[01/10 17:32:42    463s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:32:42    463s] ### Creating LA Mngr. totSessionCpu=0:07:44 mem=2283.2M
[01/10 17:32:42    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:44 mem=2283.2M
[01/10 17:32:42    464s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2283.2M, EPOCH TIME: 1704900762.503826
[01/10 17:32:42    464s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2283.2M, EPOCH TIME: 1704900762.504134
[01/10 17:32:42    464s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.71
[01/10 17:32:42    464s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:42    464s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 17:32:42    464s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:42    464s] |   71.71%|        -|   0.000|   0.000|   0:00:00.0| 2283.2M|
[01/10 17:32:42    464s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:32:56    477s] |   71.42%|      170|   0.000|   0.000|   0:00:14.0| 2378.6M|
[01/10 17:32:56    477s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:32:56    477s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:56    477s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.42
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 17:32:56    477s] --------------------------------------------------------------
[01/10 17:32:56    477s] |                                   | Total     | Sequential |
[01/10 17:32:56    477s] --------------------------------------------------------------
[01/10 17:32:56    477s] | Num insts resized                 |       0  |       0    |
[01/10 17:32:56    477s] | Num insts undone                  |       0  |       0    |
[01/10 17:32:56    477s] | Num insts Downsized               |       0  |       0    |
[01/10 17:32:56    477s] | Num insts Samesized               |       0  |       0    |
[01/10 17:32:56    477s] | Num insts Upsized                 |       0  |       0    |
[01/10 17:32:56    477s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 17:32:56    477s] --------------------------------------------------------------
[01/10 17:32:56    477s] Bottom Preferred Layer:
[01/10 17:32:56    477s]     None
[01/10 17:32:56    477s] Via Pillar Rule:
[01/10 17:32:56    477s]     None
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 17:32:56    477s] End: Core Area Reclaim Optimization (cpu = 0:00:13.9) (real = 0:00:14.0) **
[01/10 17:32:56    477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.8
[01/10 17:32:56    477s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 0:07:57.8/0:44:51.1 (0.2), mem = 2378.6M
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s] =============================================================================================
[01/10 17:32:56    477s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/10 17:32:56    477s] =============================================================================================
[01/10 17:32:56    477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:32:56    477s] ---------------------------------------------------------------------------------------------
[01/10 17:32:56    477s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 17:32:56    477s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:56    477s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 17:32:56    477s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:32:56    477s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:56    477s] [ OptimizationStep       ]      1   0:00:00.1  (   0.7 % )     0:00:13.4 /  0:00:13.4    1.0
[01/10 17:32:56    477s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:13.3 /  0:00:13.3    1.0
[01/10 17:32:56    477s] [ OptGetWeight           ]     49   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:32:56    477s] [ OptEval                ]     49   0:00:09.5  (  68.2 % )     0:00:09.5 /  0:00:09.5    1.0
[01/10 17:32:56    477s] [ OptCommit              ]     49   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:32:56    477s] [ PostCommitDelayUpdate  ]     49   0:00:00.2  (   1.2 % )     0:00:02.4 /  0:00:02.4    1.0
[01/10 17:32:56    477s] [ IncrDelayCalc          ]    231   0:00:02.2  (  15.8 % )     0:00:02.2 /  0:00:02.3    1.0
[01/10 17:32:56    477s] [ IncrTimingUpdate       ]     37   0:00:01.2  (   8.6 % )     0:00:01.2 /  0:00:01.2    1.0
[01/10 17:32:56    477s] [ MISC                   ]          0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:32:56    477s] ---------------------------------------------------------------------------------------------
[01/10 17:32:56    477s]  AreaOpt #2 TOTAL                   0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:13.9    1.0
[01/10 17:32:56    477s] ---------------------------------------------------------------------------------------------
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2359.5M, EPOCH TIME: 1704900776.100918
[01/10 17:32:56    477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9505).
[01/10 17:32:56    477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:56    477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:56    477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:56    477s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:2228.5M, EPOCH TIME: 1704900776.152895
[01/10 17:32:56    477s] TotalInstCnt at PhyDesignMc Destruction: 9505
[01/10 17:32:56    477s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2228.48M, totSessionCpu=0:07:58).
[01/10 17:32:56    477s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/10 17:32:56    477s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:32:56    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=2228.5M
[01/10 17:32:56    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=2228.5M
[01/10 17:32:56    477s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:32:56    477s] ### Creating PhyDesignMc. totSessionCpu=0:07:58 mem=2285.7M
[01/10 17:32:56    477s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.7M, EPOCH TIME: 1704900776.205513
[01/10 17:32:56    477s] Processing tracks to init pin-track alignment.
[01/10 17:32:56    477s] z: 2, totalTracks: 1
[01/10 17:32:56    477s] z: 4, totalTracks: 1
[01/10 17:32:56    477s] z: 6, totalTracks: 1
[01/10 17:32:56    477s] z: 8, totalTracks: 1
[01/10 17:32:56    477s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:32:56    477s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.7M, EPOCH TIME: 1704900776.216239
[01/10 17:32:56    477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:56    477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:32:56    477s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:32:56    477s] OPERPROF:     Starting CMU at level 3, MEM:2285.7M, EPOCH TIME: 1704900776.248151
[01/10 17:32:56    477s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2285.7M, EPOCH TIME: 1704900776.249132
[01/10 17:32:56    477s] 
[01/10 17:32:56    477s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:32:56    477s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2285.7M, EPOCH TIME: 1704900776.250069
[01/10 17:32:56    477s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2285.7M, EPOCH TIME: 1704900776.250123
[01/10 17:32:56    477s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2285.7M, EPOCH TIME: 1704900776.250173
[01/10 17:32:56    477s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2285.7MB).
[01/10 17:32:56    477s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2285.7M, EPOCH TIME: 1704900776.251538
[01/10 17:32:56    478s] TotalInstCnt at PhyDesignMc Initialization: 9505
[01/10 17:32:56    478s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:58 mem=2285.7M
[01/10 17:32:56    478s] Begin: Area Reclaim Optimization
[01/10 17:32:56    478s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:58.0/0:44:51.3 (0.2), mem = 2285.7M
[01/10 17:32:56    478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.9
[01/10 17:32:56    478s] ### Creating RouteCongInterface, started
[01/10 17:32:56    478s] 
[01/10 17:32:56    478s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/10 17:32:56    478s] 
[01/10 17:32:56    478s] #optDebug: {0, 1.000}
[01/10 17:32:56    478s] ### Creating RouteCongInterface, finished
[01/10 17:32:56    478s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:32:56    478s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=2285.7M
[01/10 17:32:56    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=2285.7M
[01/10 17:32:56    478s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2285.7M, EPOCH TIME: 1704900776.507554
[01/10 17:32:56    478s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2285.7M, EPOCH TIME: 1704900776.507778
[01/10 17:32:56    478s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.42
[01/10 17:32:56    478s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:56    478s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 17:32:56    478s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:56    478s] |   71.42%|        -|   0.000|   0.000|   0:00:00.0| 2285.7M|
[01/10 17:32:56    478s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:32:56    478s] |   71.42%|        0|   0.000|   0.000|   0:00:00.0| 2285.7M|
[01/10 17:32:57    479s] |   71.38%|       11|   0.000|   0.000|   0:00:01.0| 2304.8M|
[01/10 17:32:59    481s] |   71.30%|       53|   0.000|   0.000|   0:00:02.0| 2304.8M|
[01/10 17:32:59    481s] |   71.30%|        0|   0.000|   0.000|   0:00:00.0| 2304.8M|
[01/10 17:32:59    481s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 17:32:59    481s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/10 17:32:59    481s] |   71.30%|        0|   0.000|   0.000|   0:00:00.0| 2304.8M|
[01/10 17:32:59    481s] +---------+---------+--------+--------+------------+--------+
[01/10 17:32:59    481s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.30
[01/10 17:32:59    481s] 
[01/10 17:32:59    481s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 1 Resize = 52 **
[01/10 17:32:59    481s] --------------------------------------------------------------
[01/10 17:32:59    481s] |                                   | Total     | Sequential |
[01/10 17:32:59    481s] --------------------------------------------------------------
[01/10 17:32:59    481s] | Num insts resized                 |      52  |       5    |
[01/10 17:32:59    481s] | Num insts undone                  |       1  |       0    |
[01/10 17:32:59    481s] | Num insts Downsized               |      52  |       5    |
[01/10 17:32:59    481s] | Num insts Samesized               |       0  |       0    |
[01/10 17:32:59    481s] | Num insts Upsized                 |       0  |       0    |
[01/10 17:32:59    481s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 17:32:59    481s] --------------------------------------------------------------
[01/10 17:32:59    481s] Bottom Preferred Layer:
[01/10 17:32:59    481s]     None
[01/10 17:32:59    481s] Via Pillar Rule:
[01/10 17:32:59    481s]     None
[01/10 17:32:59    481s] 
[01/10 17:32:59    481s] Number of times islegalLocAvaiable called = 64 skipped = 0, called in commitmove = 53, skipped in commitmove = 0
[01/10 17:32:59    481s] End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
[01/10 17:32:59    481s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2304.8M, EPOCH TIME: 1704900779.983507
[01/10 17:32:59    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9494).
[01/10 17:32:59    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    481s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2304.8M, EPOCH TIME: 1704900780.034308
[01/10 17:33:00    481s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2304.8M, EPOCH TIME: 1704900780.040354
[01/10 17:33:00    481s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2304.8M, EPOCH TIME: 1704900780.040562
[01/10 17:33:00    481s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2304.8M, EPOCH TIME: 1704900780.054000
[01/10 17:33:00    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    481s] 
[01/10 17:33:00    481s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:00    481s] OPERPROF:       Starting CMU at level 4, MEM:2304.8M, EPOCH TIME: 1704900780.101056
[01/10 17:33:00    481s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1704900780.102467
[01/10 17:33:00    481s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.052, MEM:2304.8M, EPOCH TIME: 1704900780.105935
[01/10 17:33:00    481s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2304.8M, EPOCH TIME: 1704900780.106030
[01/10 17:33:00    481s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1704900780.106109
[01/10 17:33:00    481s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2304.8M, EPOCH TIME: 1704900780.108181
[01/10 17:33:00    481s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1704900780.108404
[01/10 17:33:00    481s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:2304.8M, EPOCH TIME: 1704900780.108546
[01/10 17:33:00    481s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:2304.8M, EPOCH TIME: 1704900780.108618
[01/10 17:33:00    481s] TDRefine: refinePlace mode is spiral
[01/10 17:33:00    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.4
[01/10 17:33:00    481s] OPERPROF: Starting RefinePlace at level 1, MEM:2304.8M, EPOCH TIME: 1704900780.108733
[01/10 17:33:00    481s] *** Starting refinePlace (0:08:02 mem=2304.8M) ***
[01/10 17:33:00    481s] Total net bbox length = 1.695e+05 (7.955e+04 8.996e+04) (ext = 1.304e+04)
[01/10 17:33:00    481s] 
[01/10 17:33:00    481s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:00    481s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 17:33:00    481s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:00    481s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:00    481s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2304.8M, EPOCH TIME: 1704900780.131613
[01/10 17:33:00    481s] Starting refinePlace ...
[01/10 17:33:00    481s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:00    481s] One DDP V2 for no tweak run.
[01/10 17:33:00    481s] 
[01/10 17:33:00    481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 17:33:00    482s] Move report: legalization moves 130 insts, mean move: 1.06 um, max move: 5.60 um spiral
[01/10 17:33:00    482s] 	Max move on inst (FE_OFC256_n_2538): (48.80, 57.76) --> (54.40, 57.76)
[01/10 17:33:00    482s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 17:33:00    482s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:33:00    482s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2307.9MB) @(0:08:02 - 0:08:02).
[01/10 17:33:00    482s] Move report: Detail placement moves 130 insts, mean move: 1.06 um, max move: 5.60 um 
[01/10 17:33:00    482s] 	Max move on inst (FE_OFC256_n_2538): (48.80, 57.76) --> (54.40, 57.76)
[01/10 17:33:00    482s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2307.9MB
[01/10 17:33:00    482s] Statistics of distance of Instance movement in refine placement:
[01/10 17:33:00    482s]   maximum (X+Y) =         5.60 um
[01/10 17:33:00    482s]   inst (FE_OFC256_n_2538) with max move: (48.8, 57.76) -> (54.4, 57.76)
[01/10 17:33:00    482s]   mean    (X+Y) =         1.06 um
[01/10 17:33:00    482s] Summary Report:
[01/10 17:33:00    482s] Instances move: 130 (out of 9494 movable)
[01/10 17:33:00    482s] Instances flipped: 0
[01/10 17:33:00    482s] Mean displacement: 1.06 um
[01/10 17:33:00    482s] Max displacement: 5.60 um (Instance: FE_OFC256_n_2538) (48.8, 57.76) -> (54.4, 57.76)
[01/10 17:33:00    482s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 17:33:00    482s] Total instances moved : 130
[01/10 17:33:00    482s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.408, MEM:2307.9M, EPOCH TIME: 1704900780.539958
[01/10 17:33:00    482s] Total net bbox length = 1.696e+05 (7.959e+04 9.000e+04) (ext = 1.304e+04)
[01/10 17:33:00    482s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2307.9MB
[01/10 17:33:00    482s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2307.9MB) @(0:08:02 - 0:08:02).
[01/10 17:33:00    482s] *** Finished refinePlace (0:08:02 mem=2307.9M) ***
[01/10 17:33:00    482s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.4
[01/10 17:33:00    482s] OPERPROF: Finished RefinePlace at level 1, CPU:0.450, REAL:0.440, MEM:2307.9M, EPOCH TIME: 1704900780.548251
[01/10 17:33:00    482s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2307.9M, EPOCH TIME: 1704900780.639242
[01/10 17:33:00    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9494).
[01/10 17:33:00    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2304.9M, EPOCH TIME: 1704900780.700466
[01/10 17:33:00    482s] *** maximum move = 5.60 um ***
[01/10 17:33:00    482s] *** Finished re-routing un-routed nets (2304.9M) ***
[01/10 17:33:00    482s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.9M, EPOCH TIME: 1704900780.730314
[01/10 17:33:00    482s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.9M, EPOCH TIME: 1704900780.743484
[01/10 17:33:00    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] 
[01/10 17:33:00    482s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:00    482s] OPERPROF:     Starting CMU at level 3, MEM:2304.9M, EPOCH TIME: 1704900780.795979
[01/10 17:33:00    482s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2304.9M, EPOCH TIME: 1704900780.797481
[01/10 17:33:00    482s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2304.9M, EPOCH TIME: 1704900780.799038
[01/10 17:33:00    482s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.9M, EPOCH TIME: 1704900780.799123
[01/10 17:33:00    482s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1704900780.799215
[01/10 17:33:00    482s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2304.9M, EPOCH TIME: 1704900780.801298
[01/10 17:33:00    482s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1704900780.801540
[01/10 17:33:00    482s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2304.9M, EPOCH TIME: 1704900780.801697
[01/10 17:33:00    482s] 
[01/10 17:33:00    482s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2304.9M) ***
[01/10 17:33:00    482s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.9
[01/10 17:33:00    482s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:08:02.6/0:44:55.9 (0.2), mem = 2304.9M
[01/10 17:33:00    482s] 
[01/10 17:33:00    482s] =============================================================================================
[01/10 17:33:00    482s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/10 17:33:00    482s] =============================================================================================
[01/10 17:33:00    482s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:33:00    482s] ---------------------------------------------------------------------------------------------
[01/10 17:33:00    482s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:33:00    482s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:00    482s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[01/10 17:33:00    482s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 17:33:00    482s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:00    482s] [ OptimizationStep       ]      1   0:00:00.3  (   6.1 % )     0:00:03.4 /  0:00:03.4    1.0
[01/10 17:33:00    482s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.6 % )     0:00:03.1 /  0:00:03.1    1.0
[01/10 17:33:00    482s] [ OptGetWeight           ]    149   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[01/10 17:33:00    482s] [ OptEval                ]    149   0:00:01.4  (  31.1 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 17:33:00    482s] [ OptCommit              ]    149   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.5
[01/10 17:33:00    482s] [ PostCommitDelayUpdate  ]    150   0:00:00.1  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 17:33:00    482s] [ IncrDelayCalc          ]    101   0:00:00.9  (  19.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:33:00    482s] [ RefinePlace            ]      1   0:00:00.9  (  19.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 17:33:00    482s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 17:33:00    482s] [ IncrTimingUpdate       ]     26   0:00:00.5  (  10.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 17:33:00    482s] [ MISC                   ]          0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    1.0
[01/10 17:33:00    482s] ---------------------------------------------------------------------------------------------
[01/10 17:33:00    482s]  AreaOpt #3 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[01/10 17:33:00    482s] ---------------------------------------------------------------------------------------------
[01/10 17:33:00    482s] 
[01/10 17:33:00    482s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.8M, EPOCH TIME: 1704900780.900501
[01/10 17:33:00    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:00    482s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.058, MEM:2228.8M, EPOCH TIME: 1704900780.958150
[01/10 17:33:00    482s] TotalInstCnt at PhyDesignMc Destruction: 9494
[01/10 17:33:00    482s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2228.77M, totSessionCpu=0:08:03).
[01/10 17:33:01    482s] **INFO: Flow update: Design timing is met.
[01/10 17:33:01    482s] Begin: GigaOpt postEco DRV Optimization
[01/10 17:33:01    482s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/10 17:33:01    482s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:02.9/0:44:56.1 (0.2), mem = 2228.8M
[01/10 17:33:01    482s] Info: 1 clock net  excluded from IPO operation.
[01/10 17:33:01    482s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.10
[01/10 17:33:01    482s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 17:33:01    482s] ### Creating PhyDesignMc. totSessionCpu=0:08:03 mem=2228.8M
[01/10 17:33:01    482s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.8M, EPOCH TIME: 1704900781.182653
[01/10 17:33:01    482s] Processing tracks to init pin-track alignment.
[01/10 17:33:01    482s] z: 2, totalTracks: 1
[01/10 17:33:01    482s] z: 4, totalTracks: 1
[01/10 17:33:01    482s] z: 6, totalTracks: 1
[01/10 17:33:01    482s] z: 8, totalTracks: 1
[01/10 17:33:01    482s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:33:01    482s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.8M, EPOCH TIME: 1704900781.197512
[01/10 17:33:01    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:01    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:01    482s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:33:01    482s] 
[01/10 17:33:01    482s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:01    482s] OPERPROF:     Starting CMU at level 3, MEM:2228.8M, EPOCH TIME: 1704900781.251156
[01/10 17:33:01    482s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2228.8M, EPOCH TIME: 1704900781.252697
[01/10 17:33:01    482s] 
[01/10 17:33:01    482s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:33:01    482s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:2228.8M, EPOCH TIME: 1704900781.254287
[01/10 17:33:01    482s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.8M, EPOCH TIME: 1704900781.254374
[01/10 17:33:01    482s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.8M, EPOCH TIME: 1704900781.254458
[01/10 17:33:01    482s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2228.8MB).
[01/10 17:33:01    482s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2228.8M, EPOCH TIME: 1704900781.256726
[01/10 17:33:01    483s] TotalInstCnt at PhyDesignMc Initialization: 9494
[01/10 17:33:01    483s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:03 mem=2228.8M
[01/10 17:33:01    483s] ### Creating RouteCongInterface, started
[01/10 17:33:01    483s] 
[01/10 17:33:01    483s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/10 17:33:01    483s] 
[01/10 17:33:01    483s] #optDebug: {0, 1.000}
[01/10 17:33:01    483s] ### Creating RouteCongInterface, finished
[01/10 17:33:01    483s] {MG  {8 0 3.7 0.0896019}  {10 0 12.9 0.311026} }
[01/10 17:33:01    483s] ### Creating LA Mngr. totSessionCpu=0:08:03 mem=2228.8M
[01/10 17:33:01    483s] ### Creating LA Mngr, finished. totSessionCpu=0:08:03 mem=2228.8M
[01/10 17:33:02    483s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 17:33:02    483s] [GPS-DRV] maxDensity (design): 0.95
[01/10 17:33:02    483s] [GPS-DRV] maxLocalDensity: 0.98
[01/10 17:33:02    483s] [GPS-DRV] All active and enabled setup views
[01/10 17:33:02    483s] [GPS-DRV]     default_emulate_view
[01/10 17:33:02    483s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:33:02    483s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 17:33:02    483s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 17:33:02    483s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 17:33:02    483s] [GPS-DRV] timing-driven DRV settings
[01/10 17:33:02    483s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 17:33:02    483s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2286.0M, EPOCH TIME: 1704900782.081631
[01/10 17:33:02    483s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2286.0M, EPOCH TIME: 1704900782.081929
[01/10 17:33:02    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:33:02    483s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 17:33:02    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:33:02    483s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 17:33:02    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:33:02    484s] Info: violation cost 0.078125 (cap = 0.000000, tran = 0.078125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:33:02    484s] |     1|     8|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       0|       0|       0| 71.30%|          |         |
[01/10 17:33:02    484s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:33:02    484s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       1|       0|       0| 71.30%| 0:00:00.0|  2306.6M|
[01/10 17:33:02    484s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 17:33:02    484s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.90|     0.00|       0|       0|       0| 71.30%| 0:00:00.0|  2306.6M|
[01/10 17:33:02    484s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 17:33:02    484s] Bottom Preferred Layer:
[01/10 17:33:02    484s]     None
[01/10 17:33:02    484s] Via Pillar Rule:
[01/10 17:33:02    484s]     None
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2306.6M) ***
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] Total-nets :: 10491, Stn-nets :: 14, ratio :: 0.133448 %, Total-len 206328, Stn-len 956.25
[01/10 17:33:02    484s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2287.5M, EPOCH TIME: 1704900782.482163
[01/10 17:33:02    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9495).
[01/10 17:33:02    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:02    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:02    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:02    484s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2230.5M, EPOCH TIME: 1704900782.531908
[01/10 17:33:02    484s] TotalInstCnt at PhyDesignMc Destruction: 9495
[01/10 17:33:02    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.10
[01/10 17:33:02    484s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:08:04.3/0:44:57.5 (0.2), mem = 2230.5M
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] =============================================================================================
[01/10 17:33:02    484s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/10 17:33:02    484s] =============================================================================================
[01/10 17:33:02    484s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:33:02    484s] ---------------------------------------------------------------------------------------------
[01/10 17:33:02    484s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:33:02    484s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:02    484s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:33:02    484s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 17:33:02    484s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 17:33:02    484s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:02    484s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:33:02    484s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[01/10 17:33:02    484s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:02    484s] [ OptEval                ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 17:33:02    484s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:02    484s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[01/10 17:33:02    484s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.4
[01/10 17:33:02    484s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 17:33:02    484s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 17:33:02    484s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:02    484s] [ MISC                   ]          0:00:00.8  (  54.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 17:33:02    484s] ---------------------------------------------------------------------------------------------
[01/10 17:33:02    484s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 17:33:02    484s] ---------------------------------------------------------------------------------------------
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] End: GigaOpt postEco DRV Optimization
[01/10 17:33:02    484s] **INFO: Flow update: Design timing is met.
[01/10 17:33:02    484s] Running refinePlace -preserveRouting true -hardFence false
[01/10 17:33:02    484s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2230.5M, EPOCH TIME: 1704900782.542118
[01/10 17:33:02    484s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2230.5M, EPOCH TIME: 1704900782.542208
[01/10 17:33:02    484s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2230.5M, EPOCH TIME: 1704900782.542301
[01/10 17:33:02    484s] Processing tracks to init pin-track alignment.
[01/10 17:33:02    484s] z: 2, totalTracks: 1
[01/10 17:33:02    484s] z: 4, totalTracks: 1
[01/10 17:33:02    484s] z: 6, totalTracks: 1
[01/10 17:33:02    484s] z: 8, totalTracks: 1
[01/10 17:33:02    484s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:33:02    484s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2230.5M, EPOCH TIME: 1704900782.552973
[01/10 17:33:02    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:02    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:02    484s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:02    484s] OPERPROF:         Starting CMU at level 5, MEM:2230.5M, EPOCH TIME: 1704900782.588840
[01/10 17:33:02    484s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2230.5M, EPOCH TIME: 1704900782.589901
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 17:33:02    484s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:2230.5M, EPOCH TIME: 1704900782.590952
[01/10 17:33:02    484s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2230.5M, EPOCH TIME: 1704900782.591010
[01/10 17:33:02    484s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2230.5M, EPOCH TIME: 1704900782.591069
[01/10 17:33:02    484s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2230.5MB).
[01/10 17:33:02    484s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.050, MEM:2230.5M, EPOCH TIME: 1704900782.592534
[01/10 17:33:02    484s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2230.5M, EPOCH TIME: 1704900782.592584
[01/10 17:33:02    484s] TDRefine: refinePlace mode is spiral
[01/10 17:33:02    484s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.5
[01/10 17:33:02    484s] OPERPROF:   Starting RefinePlace at level 2, MEM:2230.5M, EPOCH TIME: 1704900782.592662
[01/10 17:33:02    484s] *** Starting refinePlace (0:08:04 mem=2230.5M) ***
[01/10 17:33:02    484s] Total net bbox length = 1.696e+05 (7.959e+04 9.000e+04) (ext = 1.304e+04)
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:02    484s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:02    484s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] Starting Small incrNP...
[01/10 17:33:02    484s] User Input Parameters:
[01/10 17:33:02    484s] - Congestion Driven    : Off
[01/10 17:33:02    484s] - Timing Driven        : Off
[01/10 17:33:02    484s] - Area-Violation Based : Off
[01/10 17:33:02    484s] - Start Rollback Level : -5
[01/10 17:33:02    484s] - Legalized            : On
[01/10 17:33:02    484s] - Window Based         : Off
[01/10 17:33:02    484s] - eDen incr mode       : Off
[01/10 17:33:02    484s] - Small incr mode      : On
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2230.5M, EPOCH TIME: 1704900782.615489
[01/10 17:33:02    484s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2230.5M, EPOCH TIME: 1704900782.617291
[01/10 17:33:02    484s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.003, MEM:2230.5M, EPOCH TIME: 1704900782.620197
[01/10 17:33:02    484s] default core: bins with density > 0.750 = 59.62 % ( 93 / 156 )
[01/10 17:33:02    484s] Density distribution unevenness ratio = 7.903%
[01/10 17:33:02    484s] Density distribution unevenness ratio (U70) = 7.903%
[01/10 17:33:02    484s] Density distribution unevenness ratio (U80) = 1.254%
[01/10 17:33:02    484s] Density distribution unevenness ratio (U90) = 0.000%
[01/10 17:33:02    484s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.005, MEM:2230.5M, EPOCH TIME: 1704900782.620288
[01/10 17:33:02    484s] cost 0.876744, thresh 1.000000
[01/10 17:33:02    484s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2230.5M)
[01/10 17:33:02    484s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:33:02    484s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2230.5M, EPOCH TIME: 1704900782.620758
[01/10 17:33:02    484s] Starting refinePlace ...
[01/10 17:33:02    484s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:02    484s] One DDP V2 for no tweak run.
[01/10 17:33:02    484s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:02    484s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2230.5M, EPOCH TIME: 1704900782.644526
[01/10 17:33:02    484s] DDP initSite1 nrRow 119 nrJob 119
[01/10 17:33:02    484s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2230.5M, EPOCH TIME: 1704900782.644692
[01/10 17:33:02    484s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2230.5M, EPOCH TIME: 1704900782.644895
[01/10 17:33:02    484s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2230.5M, EPOCH TIME: 1704900782.644944
[01/10 17:33:02    484s] DDP markSite nrRow 119 nrJob 119
[01/10 17:33:02    484s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2230.5M, EPOCH TIME: 1704900782.645375
[01/10 17:33:02    484s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2230.5M, EPOCH TIME: 1704900782.645426
[01/10 17:33:02    484s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 17:33:02    484s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2230.5MB) @(0:08:04 - 0:08:04).
[01/10 17:33:02    484s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 17:33:02    484s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 17:33:02    484s] 
[01/10 17:33:02    484s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 17:33:02    484s] Move report: legalization moves 2 insts, mean move: 1.46 um, max move: 2.11 um spiral
[01/10 17:33:02    484s] 	Max move on inst (g189841): (178.20, 54.34) --> (177.80, 52.63)
[01/10 17:33:02    484s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 17:33:02    484s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 17:33:02    484s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2233.6MB) @(0:08:04 - 0:08:05).
[01/10 17:33:02    484s] Move report: Detail placement moves 2 insts, mean move: 1.46 um, max move: 2.11 um 
[01/10 17:33:02    484s] 	Max move on inst (g189841): (178.20, 54.34) --> (177.80, 52.63)
[01/10 17:33:02    484s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2233.6MB
[01/10 17:33:02    484s] Statistics of distance of Instance movement in refine placement:
[01/10 17:33:02    484s]   maximum (X+Y) =         2.11 um
[01/10 17:33:02    484s]   inst (g189841) with max move: (178.2, 54.34) -> (177.8, 52.63)
[01/10 17:33:02    484s]   mean    (X+Y) =         1.46 um
[01/10 17:33:02    484s] Summary Report:
[01/10 17:33:02    484s] Instances move: 2 (out of 9495 movable)
[01/10 17:33:02    484s] Instances flipped: 0
[01/10 17:33:02    484s] Mean displacement: 1.46 um
[01/10 17:33:02    484s] Max displacement: 2.11 um (Instance: g189841) (178.2, 54.34) -> (177.8, 52.63)
[01/10 17:33:02    484s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[01/10 17:33:02    484s] Total instances moved : 2
[01/10 17:33:02    484s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.350, REAL:0.347, MEM:2233.6M, EPOCH TIME: 1704900782.967837
[01/10 17:33:02    484s] Total net bbox length = 1.696e+05 (7.959e+04 9.001e+04) (ext = 1.304e+04)
[01/10 17:33:02    484s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2233.6MB
[01/10 17:33:02    484s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2233.6MB) @(0:08:04 - 0:08:05).
[01/10 17:33:02    484s] *** Finished refinePlace (0:08:05 mem=2233.6M) ***
[01/10 17:33:02    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.5
[01/10 17:33:02    484s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.390, REAL:0.379, MEM:2233.6M, EPOCH TIME: 1704900782.972127
[01/10 17:33:02    484s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2233.6M, EPOCH TIME: 1704900782.972182
[01/10 17:33:02    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9495).
[01/10 17:33:02    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:03    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:03    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:03    484s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.046, MEM:2230.6M, EPOCH TIME: 1704900783.018138
[01/10 17:33:03    484s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.480, REAL:0.476, MEM:2230.6M, EPOCH TIME: 1704900783.018328
[01/10 17:33:03    484s] **INFO: Flow update: Design timing is met.
[01/10 17:33:03    484s] **INFO: Flow update: Design timing is met.
[01/10 17:33:03    484s] **INFO: Flow update: Design timing is met.
[01/10 17:33:03    484s] Register exp ratio and priority group on 0 nets on 10509 nets : 
[01/10 17:33:03    484s] 
[01/10 17:33:03    484s] Active setup views:
[01/10 17:33:03    484s]  default_emulate_view
[01/10 17:33:03    484s]   Dominating endpoints: 0
[01/10 17:33:03    484s]   Dominating TNS: -0.000
[01/10 17:33:03    484s] 
[01/10 17:33:03    484s] Extraction called for design 'picorv32' of instances=9495 and nets=10682 using extraction engine 'preRoute' .
[01/10 17:33:03    484s] PreRoute RC Extraction called for design picorv32.
[01/10 17:33:03    484s] RC Extraction called in multi-corner(1) mode.
[01/10 17:33:03    484s] RCMode: PreRoute
[01/10 17:33:03    484s]       RC Corner Indexes            0   
[01/10 17:33:03    484s] Capacitance Scaling Factor   : 1.00000 
[01/10 17:33:03    484s] Resistance Scaling Factor    : 1.00000 
[01/10 17:33:03    484s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 17:33:03    484s] Clock Res. Scaling Factor    : 1.00000 
[01/10 17:33:03    484s] Shrink Factor                : 1.00000
[01/10 17:33:03    484s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 17:33:03    484s] Using Quantus QRC technology file ...
[01/10 17:33:03    484s] RC Grid backup saved.
[01/10 17:33:03    484s] 
[01/10 17:33:03    484s] Trim Metal Layers:
[01/10 17:33:03    485s] LayerId::1 widthSet size::1
[01/10 17:33:03    485s] LayerId::2 widthSet size::1
[01/10 17:33:03    485s] LayerId::3 widthSet size::1
[01/10 17:33:03    485s] LayerId::4 widthSet size::1
[01/10 17:33:03    485s] LayerId::5 widthSet size::1
[01/10 17:33:03    485s] LayerId::6 widthSet size::1
[01/10 17:33:03    485s] LayerId::7 widthSet size::1
[01/10 17:33:03    485s] LayerId::8 widthSet size::1
[01/10 17:33:03    485s] LayerId::9 widthSet size::1
[01/10 17:33:03    485s] LayerId::10 widthSet size::1
[01/10 17:33:03    485s] LayerId::11 widthSet size::1
[01/10 17:33:03    485s] Skipped RC grid update for preRoute extraction.
[01/10 17:33:03    485s] eee: pegSigSF::1.070000
[01/10 17:33:03    485s] Initializing multi-corner resistance tables ...
[01/10 17:33:03    485s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 17:33:03    485s] eee: l::2 avDens::0.272825 usedTrk::4035.484111 availTrk::14791.500000 sigTrk::4035.484111
[01/10 17:33:03    485s] eee: l::3 avDens::0.295766 usedTrk::4658.308657 availTrk::15750.000000 sigTrk::4658.308657
[01/10 17:33:03    485s] eee: l::4 avDens::0.143997 usedTrk::2092.996084 availTrk::14535.000000 sigTrk::2092.996084
[01/10 17:33:03    485s] eee: l::5 avDens::0.076585 usedTrk::1082.144447 availTrk::14130.000000 sigTrk::1082.144447
[01/10 17:33:03    485s] eee: l::6 avDens::0.026864 usedTrk::169.970643 availTrk::6327.000000 sigTrk::169.970643
[01/10 17:33:03    485s] eee: l::7 avDens::0.016436 usedTrk::51.774912 availTrk::3150.000000 sigTrk::51.774912
[01/10 17:33:03    485s] eee: l::8 avDens::0.015507 usedTrk::26.517573 availTrk::1710.000000 sigTrk::26.517573
[01/10 17:33:03    485s] eee: l::9 avDens::0.012869 usedTrk::11.581696 availTrk::900.000000 sigTrk::11.581696
[01/10 17:33:03    485s] eee: l::10 avDens::0.055455 usedTrk::81.552486 availTrk::1470.600000 sigTrk::81.552486
[01/10 17:33:03    485s] eee: l::11 avDens::0.061763 usedTrk::200.112486 availTrk::3240.000000 sigTrk::200.112486
[01/10 17:33:03    485s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/10 17:33:03    485s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264324 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 17:33:03    485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2217.203M)
[01/10 17:33:03    485s] Skewing Data Summary (End_of_FINAL)
[01/10 17:33:03    485s] --------------------------------------------------
[01/10 17:33:03    485s]  Total skewed count:0
[01/10 17:33:03    485s] --------------------------------------------------
[01/10 17:33:03    485s] Starting delay calculation for Setup views
[01/10 17:33:03    485s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 17:33:03    485s] #################################################################################
[01/10 17:33:03    485s] # Design Stage: PreRoute
[01/10 17:33:03    485s] # Design Name: picorv32
[01/10 17:33:03    485s] # Design Mode: 45nm
[01/10 17:33:03    485s] # Analysis Mode: MMMC Non-OCV 
[01/10 17:33:03    485s] # Parasitics Mode: No SPEF/RCDB 
[01/10 17:33:03    485s] # Signoff Settings: SI Off 
[01/10 17:33:03    485s] #################################################################################
[01/10 17:33:04    485s] Calculate delays in Single mode...
[01/10 17:33:04    485s] Topological Sorting (REAL = 0:00:00.0, MEM = 2211.2M, InitMEM = 2211.2M)
[01/10 17:33:04    485s] Start delay calculation (fullDC) (1 T). (MEM=2211.22)
[01/10 17:33:04    485s] End AAE Lib Interpolated Model. (MEM=2222.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 17:33:06    488s] Total number of fetched objects 10509
[01/10 17:33:06    488s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 17:33:06    488s] End delay calculation. (MEM=2238.42 CPU=0:00:02.2 REAL=0:00:02.0)
[01/10 17:33:06    488s] End delay calculation (fullDC). (MEM=2238.42 CPU=0:00:02.8 REAL=0:00:02.0)
[01/10 17:33:06    488s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2238.4M) ***
[01/10 17:33:07    489s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:08:09 mem=2238.4M)
[01/10 17:33:07    489s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2238.42 MB )
[01/10 17:33:07    489s] (I)      ==================== Layers =====================
[01/10 17:33:07    489s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:33:07    489s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:33:07    489s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:33:07    489s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:33:07    489s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:33:07    489s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:33:07    489s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:33:07    489s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:33:07    489s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:33:07    489s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:33:07    489s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:33:07    489s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:33:07    489s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:33:07    489s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:33:07    489s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:33:07    489s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:33:07    489s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:33:07    489s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:33:07    489s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:33:07    489s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:33:07    489s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:33:07    489s] (I)      Started Import and model ( Curr Mem: 2238.42 MB )
[01/10 17:33:07    489s] (I)      Default pattern map key = picorv32_default.
[01/10 17:33:07    489s] (I)      == Non-default Options ==
[01/10 17:33:07    489s] (I)      Build term to term wires                           : false
[01/10 17:33:07    489s] (I)      Maximum routing layer                              : 11
[01/10 17:33:07    489s] (I)      Number of threads                                  : 1
[01/10 17:33:07    489s] (I)      Method to set GCell size                           : row
[01/10 17:33:07    489s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:33:07    489s] (I)      Use row-based GCell size
[01/10 17:33:07    489s] (I)      Use row-based GCell align
[01/10 17:33:07    489s] (I)      layer 0 area = 80000
[01/10 17:33:07    489s] (I)      layer 1 area = 80000
[01/10 17:33:07    489s] (I)      layer 2 area = 80000
[01/10 17:33:07    489s] (I)      layer 3 area = 80000
[01/10 17:33:07    489s] (I)      layer 4 area = 80000
[01/10 17:33:07    489s] (I)      layer 5 area = 80000
[01/10 17:33:07    489s] (I)      layer 6 area = 80000
[01/10 17:33:07    489s] (I)      layer 7 area = 80000
[01/10 17:33:07    489s] (I)      layer 8 area = 80000
[01/10 17:33:07    489s] (I)      layer 9 area = 400000
[01/10 17:33:07    489s] (I)      layer 10 area = 400000
[01/10 17:33:07    489s] (I)      GCell unit size   : 3420
[01/10 17:33:07    489s] (I)      GCell multiplier  : 1
[01/10 17:33:07    489s] (I)      GCell row height  : 3420
[01/10 17:33:07    489s] (I)      Actual row height : 3420
[01/10 17:33:07    489s] (I)      GCell align ref   : 30000 30020
[01/10 17:33:07    489s] [NR-eGR] Track table information for default rule: 
[01/10 17:33:07    489s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:33:07    489s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:33:07    489s] (I)      ==================== Default via =====================
[01/10 17:33:07    489s] (I)      +----+------------------+----------------------------+
[01/10 17:33:07    489s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:33:07    489s] (I)      +----+------------------+----------------------------+
[01/10 17:33:07    489s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:33:07    489s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:33:07    489s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:33:07    489s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:33:07    489s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:33:07    489s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:33:07    489s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:33:07    489s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:33:07    489s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:33:07    489s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:33:07    489s] (I)      +----+------------------+----------------------------+
[01/10 17:33:07    489s] [NR-eGR] Read 4134 PG shapes
[01/10 17:33:07    489s] [NR-eGR] Read 0 clock shapes
[01/10 17:33:07    489s] [NR-eGR] Read 0 other shapes
[01/10 17:33:07    489s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:33:07    489s] [NR-eGR] #Instance Blockages : 0
[01/10 17:33:07    489s] [NR-eGR] #PG Blockages       : 4134
[01/10 17:33:07    489s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:33:07    489s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:33:07    489s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:33:07    489s] [NR-eGR] #Other Blockages    : 0
[01/10 17:33:07    489s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:33:07    489s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:33:07    489s] [NR-eGR] Read 10491 nets ( ignored 0 )
[01/10 17:33:07    489s] (I)      early_global_route_priority property id does not exist.
[01/10 17:33:07    489s] (I)      Read Num Blocks=4134  Num Prerouted Wires=0  Num CS=0
[01/10 17:33:07    489s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:33:07    489s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:33:07    489s] (I)      Number of ignored nets                =      0
[01/10 17:33:07    489s] (I)      Number of connected nets              =      0
[01/10 17:33:07    489s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:33:07    489s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:33:07    489s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:33:07    489s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:33:07    489s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:33:07    489s] (I)      Ndr track 0 does not exist
[01/10 17:33:07    489s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:33:07    489s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:33:07    489s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:33:07    489s] (I)      Site width          :   400  (dbu)
[01/10 17:33:07    489s] (I)      Row height          :  3420  (dbu)
[01/10 17:33:07    489s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:33:07    489s] (I)      GCell width         :  3420  (dbu)
[01/10 17:33:07    489s] (I)      GCell height        :  3420  (dbu)
[01/10 17:33:07    489s] (I)      Grid                :   146   136    11
[01/10 17:33:07    489s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:33:07    489s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:33:07    489s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:33:07    489s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:33:07    489s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:33:07    489s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:33:07    489s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 17:33:07    489s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:33:07    489s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:33:07    489s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:33:07    489s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:33:07    489s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:33:07    489s] (I)      --------------------------------------------------------
[01/10 17:33:07    489s] 
[01/10 17:33:07    489s] [NR-eGR] ============ Routing rule table ============
[01/10 17:33:07    489s] [NR-eGR] Rule id: 0  Nets: 10491
[01/10 17:33:07    489s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:33:07    489s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 17:33:07    489s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:33:07    489s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:33:07    489s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 17:33:07    489s] [NR-eGR] ========================================
[01/10 17:33:07    489s] [NR-eGR] 
[01/10 17:33:07    489s] (I)      =============== Blocked Tracks ===============
[01/10 17:33:07    489s] (I)      +-------+---------+----------+---------------+
[01/10 17:33:07    489s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:33:07    489s] (I)      +-------+---------+----------+---------------+
[01/10 17:33:07    489s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:33:07    489s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:33:07    489s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:33:07    489s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:33:07    489s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:33:07    489s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:33:07    489s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:33:07    489s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:33:07    489s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:33:07    489s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:33:07    489s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:33:07    489s] (I)      +-------+---------+----------+---------------+
[01/10 17:33:07    489s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2238.42 MB )
[01/10 17:33:07    489s] (I)      Reset routing kernel
[01/10 17:33:07    489s] (I)      Started Global Routing ( Curr Mem: 2238.42 MB )
[01/10 17:33:07    489s] (I)      totalPins=37987  totalGlobalPin=37005 (97.41%)
[01/10 17:33:07    489s] (I)      total 2D Cap : 1503698 = (771256 H, 732442 V)
[01/10 17:33:07    489s] [NR-eGR] Layer group 1: route 10491 net(s) in layer range [2, 11]
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1a Route ============
[01/10 17:33:07    489s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.33% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1b Route ============
[01/10 17:33:07    489s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.33% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:33:07    489s] (I)      Overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.969065e+05um
[01/10 17:33:07    489s] (I)      Congestion metric : 0.00%H 0.06%V, 0.06%HV
[01/10 17:33:07    489s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1c Route ============
[01/10 17:33:07    489s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.33% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1d Route ============
[01/10 17:33:07    489s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.33% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1e Route ============
[01/10 17:33:07    489s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.33% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:33:07    489s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.969065e+05um
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] (I)      ============  Phase 1l Route ============
[01/10 17:33:07    489s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:33:07    489s] (I)      Layer  2:     166142     49982         4           0      168520    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  3:     177061     47429         0           0      177480    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  4:     166142     21304         7           0      168520    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  5:     177061     10387         0           0      177480    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  6:     166142      1406         1           0      168520    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  7:     177061       517         0           0      177480    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  8:     166142       245         1           0      168520    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer  9:     176151        71         0           0      177480    ( 0.00%) 
[01/10 17:33:07    489s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:33:07    489s] (I)      Layer 11:      58912        46         0        9007       61985    (12.69%) 
[01/10 17:33:07    489s] (I)      Total:       1493875    131388        13       12570     1509828    ( 0.83%) 
[01/10 17:33:07    489s] (I)      
[01/10 17:33:07    489s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:33:07    489s] [NR-eGR]                        OverCon            
[01/10 17:33:07    489s] [NR-eGR]                         #Gcell     %Gcell
[01/10 17:33:07    489s] [NR-eGR]        Layer               (1)    OverCon
[01/10 17:33:07    489s] [NR-eGR] ----------------------------------------------
[01/10 17:33:07    489s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal4 ( 4)         7( 0.04%)   ( 0.04%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal6 ( 6)         1( 0.01%)   ( 0.01%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)   ( 0.01%) 
[01/10 17:33:07    489s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 17:33:07    489s] [NR-eGR] ----------------------------------------------
[01/10 17:33:07    489s] [NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[01/10 17:33:07    489s] [NR-eGR] 
[01/10 17:33:07    489s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2246.43 MB )
[01/10 17:33:07    489s] (I)      total 2D Cap : 1504659 = (771613 H, 733046 V)
[01/10 17:33:07    489s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:33:07    489s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2246.43 MB )
[01/10 17:33:07    489s] (I)      ===================================== Runtime Summary ======================================
[01/10 17:33:07    489s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/10 17:33:07    489s] (I)      --------------------------------------------------------------------------------------------
[01/10 17:33:07    489s] (I)       Early Global Route kernel              100.00%  171.79 sec  172.24 sec  0.44 sec  0.44 sec 
[01/10 17:33:07    489s] (I)       +-Import and model                      34.28%  171.80 sec  171.95 sec  0.15 sec  0.16 sec 
[01/10 17:33:07    489s] (I)       | +-Create place DB                     13.85%  171.80 sec  171.86 sec  0.06 sec  0.07 sec 
[01/10 17:33:07    489s] (I)       | | +-Import place data                 13.80%  171.80 sec  171.86 sec  0.06 sec  0.07 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read instances and placement     3.53%  171.80 sec  171.82 sec  0.02 sec  0.02 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read nets                       10.15%  171.82 sec  171.86 sec  0.04 sec  0.05 sec 
[01/10 17:33:07    489s] (I)       | +-Create route DB                     17.87%  171.86 sec  171.94 sec  0.08 sec  0.08 sec 
[01/10 17:33:07    489s] (I)       | | +-Import route data (1T)            17.73%  171.86 sec  171.94 sec  0.08 sec  0.08 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.27%  171.87 sec  171.87 sec  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read routing blockages         0.00%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read instance blockages        0.59%  171.87 sec  171.87 sec  0.00 sec  0.01 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read PG blockages              0.25%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read clock blockages           0.02%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read other blockages           0.02%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read halo blockages            0.02%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Read boundary cut boxes        0.00%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read blackboxes                  0.01%  171.87 sec  171.87 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read prerouted                   2.63%  171.87 sec  171.89 sec  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read unlegalized nets            0.71%  171.89 sec  171.89 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Read nets                        1.27%  171.89 sec  171.89 sec  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)       | | | +-Set up via pillars               0.01%  171.90 sec  171.90 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Initialize 3D grid graph         0.13%  171.90 sec  171.90 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Model blockage capacity          8.93%  171.90 sec  171.94 sec  0.04 sec  0.04 sec 
[01/10 17:33:07    489s] (I)       | | | | +-Initialize 3D capacity         8.04%  171.90 sec  171.93 sec  0.04 sec  0.04 sec 
[01/10 17:33:07    489s] (I)       | +-Read aux data                        0.00%  171.94 sec  171.94 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | +-Others data preparation              0.30%  171.94 sec  171.94 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | +-Create route kernel                  1.64%  171.94 sec  171.95 sec  0.01 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       +-Global Routing                        61.71%  171.95 sec  172.22 sec  0.27 sec  0.27 sec 
[01/10 17:33:07    489s] (I)       | +-Initialization                       0.80%  171.95 sec  171.96 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | +-Net group 1                         57.86%  171.96 sec  172.21 sec  0.26 sec  0.26 sec 
[01/10 17:33:07    489s] (I)       | | +-Generate topology                  5.33%  171.96 sec  171.98 sec  0.02 sec  0.02 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1a                          12.03%  171.98 sec  172.04 sec  0.05 sec  0.05 sec 
[01/10 17:33:07    489s] (I)       | | | +-Pattern routing (1T)            10.58%  171.98 sec  172.03 sec  0.05 sec  0.05 sec 
[01/10 17:33:07    489s] (I)       | | | +-Add via demand to 2D             1.25%  172.03 sec  172.04 sec  0.01 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1b                           0.04%  172.04 sec  172.04 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1c                           0.01%  172.04 sec  172.04 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1d                           0.01%  172.04 sec  172.04 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1e                           0.09%  172.04 sec  172.04 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | | +-Route legalization               0.00%  172.04 sec  172.04 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       | | +-Phase 1l                          38.34%  172.04 sec  172.21 sec  0.17 sec  0.17 sec 
[01/10 17:33:07    489s] (I)       | | | +-Layer assignment (1T)           37.55%  172.05 sec  172.21 sec  0.17 sec  0.17 sec 
[01/10 17:33:07    489s] (I)       | +-Clean cong LA                        0.00%  172.21 sec  172.21 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)       +-Export 3D cong map                     1.90%  172.23 sec  172.23 sec  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)       | +-Export 2D cong map                   0.17%  172.23 sec  172.23 sec  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)      ===================== Summary by functions =====================
[01/10 17:33:07    489s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 17:33:07    489s] (I)      ----------------------------------------------------------------
[01/10 17:33:07    489s] (I)        0  Early Global Route kernel      100.00%  0.44 sec  0.44 sec 
[01/10 17:33:07    489s] (I)        1  Global Routing                  61.71%  0.27 sec  0.27 sec 
[01/10 17:33:07    489s] (I)        1  Import and model                34.28%  0.15 sec  0.16 sec 
[01/10 17:33:07    489s] (I)        1  Export 3D cong map               1.90%  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)        2  Net group 1                     57.86%  0.26 sec  0.26 sec 
[01/10 17:33:07    489s] (I)        2  Create route DB                 17.87%  0.08 sec  0.08 sec 
[01/10 17:33:07    489s] (I)        2  Create place DB                 13.85%  0.06 sec  0.07 sec 
[01/10 17:33:07    489s] (I)        2  Create route kernel              1.64%  0.01 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        2  Initialization                   0.80%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        2  Others data preparation          0.30%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1l                        38.34%  0.17 sec  0.17 sec 
[01/10 17:33:07    489s] (I)        3  Import route data (1T)          17.73%  0.08 sec  0.08 sec 
[01/10 17:33:07    489s] (I)        3  Import place data               13.80%  0.06 sec  0.07 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1a                        12.03%  0.05 sec  0.05 sec 
[01/10 17:33:07    489s] (I)        3  Generate topology                5.33%  0.02 sec  0.02 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Layer assignment (1T)           37.55%  0.17 sec  0.17 sec 
[01/10 17:33:07    489s] (I)        4  Read nets                       11.41%  0.05 sec  0.06 sec 
[01/10 17:33:07    489s] (I)        4  Pattern routing (1T)            10.58%  0.05 sec  0.05 sec 
[01/10 17:33:07    489s] (I)        4  Model blockage capacity          8.93%  0.04 sec  0.04 sec 
[01/10 17:33:07    489s] (I)        4  Read instances and placement     3.53%  0.02 sec  0.02 sec 
[01/10 17:33:07    489s] (I)        4  Read prerouted                   2.63%  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)        4  Read blockages ( Layer 2-11 )    1.27%  0.01 sec  0.01 sec 
[01/10 17:33:07    489s] (I)        4  Add via demand to 2D             1.25%  0.01 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Read unlegalized nets            0.71%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Initialize 3D capacity           8.04%  0.04 sec  0.04 sec 
[01/10 17:33:07    489s] (I)        5  Read instance blockages          0.59%  0.00 sec  0.01 sec 
[01/10 17:33:07    489s] (I)        5  Read PG blockages                0.25%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 17:33:07    489s] OPERPROF: Starting HotSpotCal at level 1, MEM:2246.4M, EPOCH TIME: 1704900787.821413
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:33:07    489s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:33:07    489s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2246.4M, EPOCH TIME: 1704900787.826561
[01/10 17:33:07    489s] [hotspot] Hotspot report including placement blocked areas
[01/10 17:33:07    489s] OPERPROF: Starting HotSpotCal at level 1, MEM:2246.4M, EPOCH TIME: 1704900787.826873
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:33:07    489s] [hotspot] +------------+---------------+---------------+
[01/10 17:33:07    489s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:33:07    489s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:33:07    489s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2246.4M, EPOCH TIME: 1704900787.829462
[01/10 17:33:07    489s] Reported timing to dir ./timingReports
[01/10 17:33:07    489s] **optDesign ... cpu = 0:02:22, real = 0:02:22, mem = 1697.1M, totSessionCpu=0:08:10 **
[01/10 17:33:07    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.4M, EPOCH TIME: 1704900787.868761
[01/10 17:33:07    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:07    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:07    489s] 
[01/10 17:33:07    489s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:07    489s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2199.4M, EPOCH TIME: 1704900787.921754
[01/10 17:33:07    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:07    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.904  |  2.362  |  1.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.9M, EPOCH TIME: 1704900791.807458
[01/10 17:33:11    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] 
[01/10 17:33:11    491s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:11    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:2214.9M, EPOCH TIME: 1704900791.859757
[01/10 17:33:11    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] Density: 71.304%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.9M, EPOCH TIME: 1704900791.881048
[01/10 17:33:11    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] 
[01/10 17:33:11    491s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:33:11    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2214.9M, EPOCH TIME: 1704900791.932465
[01/10 17:33:11    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:11    491s] **optDesign ... cpu = 0:02:24, real = 0:02:26, mem = 1699.4M, totSessionCpu=0:08:11 **
[01/10 17:33:11    491s] 
[01/10 17:33:11    491s] TimeStamp Deleting Cell Server Begin ...
[01/10 17:33:11    491s] Deleting Lib Analyzer.
[01/10 17:33:11    491s] 
[01/10 17:33:11    491s] TimeStamp Deleting Cell Server End ...
[01/10 17:33:11    491s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 17:33:11    491s] Type 'man IMPOPT-3195' for more detail.
[01/10 17:33:11    491s] *** Finished optDesign ***
[01/10 17:33:11    491s] 
[01/10 17:33:11    491s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:32 real=  0:02:35)
[01/10 17:33:11    491s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/10 17:33:11    491s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/10 17:33:11    491s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:13.1 real=0:00:13.0)
[01/10 17:33:11    491s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:15 real=  0:01:15)
[01/10 17:33:11    491s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/10 17:33:11    491s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 17:33:11    491s] clean pInstBBox. size 0
[01/10 17:33:12    491s] All LLGs are deleted
[01/10 17:33:12    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:12    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:33:12    491s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2214.9M, EPOCH TIME: 1704900792.030700
[01/10 17:33:12    491s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2214.9M, EPOCH TIME: 1704900792.030888
[01/10 17:33:12    491s] Disable CTE adjustment.
[01/10 17:33:12    491s] Info: pop threads available for lower-level modules during optimization.
[01/10 17:33:12    491s] #optDebug: fT-D <X 1 0 0 0>
[01/10 17:33:12    491s] VSMManager cleared!
[01/10 17:33:12    491s] **place_opt_design ... cpu = 0:03:12, real = 0:03:16, mem = 2102.9M **
[01/10 17:33:12    491s] *** Finished GigaPlace ***
[01/10 17:33:12    491s] 
[01/10 17:33:12    491s] *** Summary of all messages that are not suppressed in this session:
[01/10 17:33:12    491s] Severity  ID               Count  Summary                                  
[01/10 17:33:12    491s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/10 17:33:12    491s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/10 17:33:12    491s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/10 17:33:12    491s] *** Message Summary: 5 warning(s), 0 error(s)
[01/10 17:33:12    491s] 
[01/10 17:33:12    491s] *** place_opt_design #1 [finish] : cpu/real = 0:03:12.2/0:03:15.1 (1.0), totSession cpu/real = 0:08:11.4/0:45:07.1 (0.2), mem = 2102.9M
[01/10 17:33:12    491s] 
[01/10 17:33:12    491s] =============================================================================================
[01/10 17:33:12    491s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/10 17:33:12    491s] =============================================================================================
[01/10 17:33:12    491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 17:33:12    491s] ---------------------------------------------------------------------------------------------
[01/10 17:33:12    491s] [ InitOpt                ]      1   0:00:02.4  (   1.2 % )     0:00:08.2 /  0:00:08.1    1.0
[01/10 17:33:12    491s] [ GlobalOpt              ]      1   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:01.8    1.0
[01/10 17:33:12    491s] [ DrvOpt                 ]      4   0:00:13.5  (   6.9 % )     0:00:14.6 /  0:00:14.6    1.0
[01/10 17:33:12    491s] [ SimplifyNetlist        ]      1   0:00:01.5  (   0.7 % )     0:00:01.5 /  0:00:01.5    1.0
[01/10 17:33:12    491s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 17:33:12    491s] [ AreaOpt                ]      3   0:00:25.6  (  13.1 % )     0:00:26.5 /  0:00:26.6    1.0
[01/10 17:33:12    491s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:33:12    491s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.3 % )     0:00:09.4 /  0:00:06.9    0.7
[01/10 17:33:12    491s] [ DrvReport              ]      3   0:00:03.7  (   1.9 % )     0:00:03.7 /  0:00:01.2    0.3
[01/10 17:33:12    491s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:33:12    491s] [ SlackTraversorInit     ]      5   0:00:01.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 17:33:12    491s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 17:33:12    491s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 17:33:12    491s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 17:33:12    491s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 17:33:12    491s] [ GlobalPlace            ]      1   0:00:47.8  (  24.5 % )     0:00:48.4 /  0:00:47.7    1.0
[01/10 17:33:12    491s] [ IncrReplace            ]      1   0:01:14.6  (  38.2 % )     0:01:19.5 /  0:01:19.7    1.0
[01/10 17:33:12    491s] [ RefinePlace            ]      3   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:02.5    1.0
[01/10 17:33:12    491s] [ EarlyGlobalRoute       ]      2   0:00:01.4  (   0.7 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 17:33:12    491s] [ ExtractRC              ]      3   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 17:33:12    491s] [ TimingUpdate           ]     33   0:00:03.0  (   1.5 % )     0:00:09.4 /  0:00:09.5    1.0
[01/10 17:33:12    491s] [ FullDelayCalc          ]      3   0:00:10.1  (   5.2 % )     0:00:10.1 /  0:00:10.2    1.0
[01/10 17:33:12    491s] [ TimingReport           ]      3   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 17:33:12    491s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 17:33:12    491s] [ MISC                   ]          0:00:02.3  (   1.2 % )     0:00:02.3 /  0:00:02.3    1.0
[01/10 17:33:12    491s] ---------------------------------------------------------------------------------------------
[01/10 17:33:12    491s]  place_opt_design #1 TOTAL          0:03:15.1  ( 100.0 % )     0:03:15.1 /  0:03:12.2    1.0
[01/10 17:33:12    491s] ---------------------------------------------------------------------------------------------
[01/10 17:33:12    491s] 
[01/10 17:33:18    492s] <CMD> zoomBox -80.20250 -21.32400 316.95250 334.21450
[01/10 17:33:18    492s] <CMD> zoomBox -32.01250 12.89350 254.93250 269.77050
[01/10 17:33:19    492s] <CMD> zoomBox -54.15400 -2.82850 283.42850 299.38000
[01/10 17:33:20    492s] <CMD> zoomBox -80.51100 -21.24750 316.64450 334.29150
[01/10 17:33:23    493s] <CMD> zoomBox -50.37750 16.74700 287.20450 318.95500
[01/10 17:33:24    493s] <CMD> zoomBox -24.96100 51.53150 261.98400 308.40850
[01/10 17:33:24    493s] <CMD> zoomBox 15.00650 106.43550 222.32450 292.02950
[01/10 17:33:25    493s] <CMD> zoomBox 72.89450 185.93650 164.88300 268.28600
[01/10 17:33:26    493s] <CMD> zoomBox 80.14150 191.55950 158.33200 261.55650
[01/10 17:33:26    493s] <CMD> zoomBox 86.30150 196.33900 152.76350 255.83650
[01/10 17:33:27    494s] <CMD> zoomBox 102.24700 216.72300 136.94050 247.78100
[01/10 17:33:27    494s] <CMD> zoomBox 104.85900 220.06200 134.34850 246.46150
[01/10 17:33:28    494s] <CMD> zoomBox 110.52750 227.11150 128.63850 243.32450
[01/10 17:33:28    494s] <CMD> zoomBox 111.87700 228.76650 127.27150 242.54800
[01/10 17:33:28    494s] <CMD> zoomBox 112.99400 229.83300 126.07950 241.54750
[01/10 17:33:29    494s] <CMD> zoomBox 113.92050 230.63800 125.04350 240.59550
[01/10 17:33:31    494s] <CMD> zoomBox 112.99350 229.83250 126.07950 241.54750
[01/10 17:33:31    494s] <CMD> zoomBox 111.90250 228.88550 127.29850 242.66800
[01/10 17:33:32    494s] <CMD> zoomBox 105.24550 223.10350 134.73950 249.50700
[01/10 17:33:32    494s] <CMD> zoomBox 99.89600 218.45750 140.71850 255.00250
[01/10 17:33:32    494s] <CMD> zoomBox 96.49400 215.50300 144.52100 258.49750
[01/10 17:33:33    494s] <CMD> zoomBox 92.49200 212.02700 148.99450 262.60900
[01/10 17:33:33    494s] <CMD> zoomBox 82.24450 203.12750 160.44900 273.13700
[01/10 17:33:33    494s] <CMD> zoomBox 75.72800 197.46750 167.73350 279.83200
[01/10 17:33:34    495s] <CMD> zoomBox 59.04200 182.97550 186.38550 296.97500
[01/10 17:33:34    495s] <CMD> zoomBox 48.43100 173.76000 198.24650 307.87700
[01/10 17:33:34    495s] <CMD> zoomBox -16.34600 117.50150 270.65450 374.42800
[01/10 17:33:35    495s] <CMD> zoomBox -40.26100 96.73100 297.38700 398.99800
[01/10 17:33:35    495s] <CMD> zoomBox -68.39600 72.29600 328.83650 427.90400
[01/10 17:33:35    495s] <CMD> zoomBox -101.49650 43.54850 365.83600 461.91100
[01/10 17:33:36    495s] <CMD> zoomBox -140.43850 9.72800 409.36500 501.91950
[01/10 17:33:36    495s] <CMD> zoomBox -240.15000 -76.87050 520.82350 604.36300
[01/10 17:33:37    495s] <CMD> zoomBox -190.97700 -75.24600 455.85050 503.80250
[01/10 17:33:37    496s] <CMD> zoomBox -148.05050 -69.47250 401.75300 422.71900
[01/10 17:35:19    506s] <CMD> report_power > innovus_power_step11.txt
[01/10 17:35:19    506s] env CDS_WORKAREA is set to /home/p/paschalk
[01/10 17:35:19    506s] 
[01/10 17:35:19    506s] Power Net Detected:
[01/10 17:35:19    506s]         Voltage	    Name
[01/10 17:35:19    506s]              0V	    VSS
[01/10 17:35:19    506s]            0.9V	    VDD
[01/10 17:35:19    506s] 
[01/10 17:35:19    506s] Begin Power Analysis
[01/10 17:35:19    506s] 
[01/10 17:35:19    507s]              0V	    VSS
[01/10 17:35:19    507s]            0.9V	    VDD
[01/10 17:35:19    507s] Begin Processing Timing Library for Power Calculation
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] Begin Processing Timing Library for Power Calculation
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] Begin Processing Power Net/Grid for Power Calculation
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1600.40MB/3591.27MB/1739.95MB)
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] Begin Processing Timing Window Data for Power Calculation
[01/10 17:35:19    507s] 
[01/10 17:35:19    507s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.04MB/3591.27MB/1739.95MB)
[01/10 17:35:20    507s] 
[01/10 17:35:20    507s] Begin Processing User Attributes
[01/10 17:35:20    507s] 
[01/10 17:35:20    507s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.11MB/3591.27MB/1739.95MB)
[01/10 17:35:20    507s] 
[01/10 17:35:20    507s] Begin Processing Signal Activity
[01/10 17:35:20    507s] 
[01/10 17:35:20    508s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.36MB/3591.27MB/1739.95MB)
[01/10 17:35:20    508s] 
[01/10 17:35:20    508s] Begin Power Computation
[01/10 17:35:20    508s] 
[01/10 17:35:20    508s]       ----------------------------------------------------------
[01/10 17:35:20    508s]       # of cell(s) missing both power/leakage table: 0
[01/10 17:35:20    508s]       # of cell(s) missing power table: 0
[01/10 17:35:20    508s]       # of cell(s) missing leakage table: 0
[01/10 17:35:20    508s]       ----------------------------------------------------------
[01/10 17:35:20    508s] 
[01/10 17:35:20    508s] 
[01/10 17:35:22    509s]       # of MSMV cell(s) missing power_level: 0
[01/10 17:35:22    509s] Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1601.88MB/3591.27MB/1739.95MB)
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] Begin Processing User Attributes
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1601.89MB/3591.27MB/1739.95MB)
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1601.95MB/3591.27MB/1739.95MB)
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] *



[01/10 17:35:22    509s] Total Power
[01/10 17:35:22    509s] -----------------------------------------------------------------------------------------
[01/10 17:35:22    509s] Total Internal Power:        0.68967425 	   74.9979%
[01/10 17:35:22    509s] Total Switching Power:       0.22924253 	   24.9287%
[01/10 17:35:22    509s] Total Leakage Power:         0.00067479 	    0.0734%
[01/10 17:35:22    509s] Total Power:                 0.91959157
[01/10 17:35:22    509s] -----------------------------------------------------------------------------------------
[01/10 17:35:22    509s] Processing average sequential pin duty cycle 
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 17:35:22    509s] Summary for sequential cells identification: 
[01/10 17:35:22    509s]   Identified SBFF number: 104
[01/10 17:35:22    509s]   Identified MBFF number: 0
[01/10 17:35:22    509s]   Identified SB Latch number: 0
[01/10 17:35:22    509s]   Identified MB Latch number: 0
[01/10 17:35:22    509s]   Not identified SBFF number: 16
[01/10 17:35:22    509s]   Not identified MBFF number: 0
[01/10 17:35:22    509s]   Not identified SB Latch number: 0
[01/10 17:35:22    509s]   Not identified MB Latch number: 0
[01/10 17:35:22    509s]   Number of sequential cells which are not FFs: 32
[01/10 17:35:22    509s]  Visiting view : default_emulate_view
[01/10 17:35:22    509s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 17:35:22    509s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:35:22    509s]  Visiting view : default_emulate_view
[01/10 17:35:22    509s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 17:35:22    509s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 17:35:22    509s] TLC MultiMap info (StdDelay):
[01/10 17:35:22    509s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 17:35:22    509s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 17:35:22    509s]  Setting StdDelay to: 38ps
[01/10 17:35:22    509s] 
[01/10 17:35:22    509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 17:35:30    510s] <CMD> report_timing > innovus_timing_step11.txt
[01/10 17:37:19    521s] <CMD> setLayerPreference node_layer -isVisible 0
[01/10 17:37:37    523s] <CMD> setLayerPreference Metal11 -isVisible 1
[01/10 17:37:43    524s] <CMD> setLayerPreference Via10 -isVisible 1
[01/10 17:37:43    524s] <CMD> setLayerPreference Metal10 -isVisible 1
[01/10 17:37:48    525s] <CMD> setLayerPreference Metal1 -isVisible 1
[01/10 17:37:50    525s] <CMD> zoomBox -261.01500 -96.96100 1130.54300 429.37100
[01/10 17:37:51    525s] <CMD> setDrawView place
[01/10 17:37:53    525s] <CMD> setDrawView fplan
[01/10 17:37:54    526s] <CMD> zoomBox -237.41800 -75.24650 945.40650 372.13550
[01/10 17:37:55    526s] <CMD> zoomBox -217.36050 -56.78950 788.04050 323.48550
[01/10 17:37:56    526s] <CMD> zoomBox -198.77050 -42.55200 655.82100 280.68200
[01/10 17:38:22    529s] <CMD> setDrawView place
[01/10 17:38:25    529s] <CMD> setLayerPreference node_layer -isVisible 1
[01/10 17:41:55    551s] <CMD> set_power_analysis_mode -reset
[01/10 17:41:55    551s] <CMD> set_power_analysis_mode -method static -analysis_view default_emulate_view -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[01/10 17:42:28    554s] <CMD> set_power_output_dir -reset
[01/10 17:42:28    554s] <CMD> set_power_output_dir ./run1
[01/10 17:42:28    554s] <CMD> set_default_switching_activity -reset
[01/10 17:42:28    554s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[01/10 17:42:28    554s] <CMD> read_activity_file -reset
[01/10 17:42:28    554s] <CMD> set_power -reset
[01/10 17:42:28    554s] <CMD> set_powerup_analysis -reset
[01/10 17:42:28    554s] <CMD> set_dynamic_power_simulation -reset
[01/10 17:42:28    554s] <CMD> report_power -rail_analysis_format VS -outfile ./run1/picorv32.rpt
[01/10 17:42:28    554s] env CDS_WORKAREA is set to /home/p/paschalk
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Power Analysis
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s]              0V	    VSS
[01/10 17:42:28    554s]            0.9V	    VDD
[01/10 17:42:28    554s] Begin Processing Timing Library for Power Calculation
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Processing Timing Library for Power Calculation
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Processing Power Net/Grid for Power Calculation
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Processing Timing Window Data for Power Calculation
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Processing User Attributes
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.57MB/3605.66MB/1739.95MB)
[01/10 17:42:28    554s] 
[01/10 17:42:28    554s] Begin Processing Signal Activity
[01/10 17:42:28    554s] 
[01/10 17:42:29    555s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)
[01/10 17:42:29    555s] 
[01/10 17:42:29    555s] Begin Power Computation
[01/10 17:42:29    555s] 
[01/10 17:42:29    555s]       ----------------------------------------------------------
[01/10 17:42:29    555s]       # of cell(s) missing both power/leakage table: 0
[01/10 17:42:29    555s]       # of cell(s) missing power table: 0
[01/10 17:42:29    555s]       # of cell(s) missing leakage table: 0
[01/10 17:42:29    555s]       ----------------------------------------------------------
[01/10 17:42:29    555s] 
[01/10 17:42:29    555s] 
[01/10 17:42:31    557s]       # of MSMV cell(s) missing power_level: 0
[01/10 17:42:31    557s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)
[01/10 17:42:31    557s] 
[01/10 17:42:31    557s] Begin Processing User Attributes
[01/10 17:42:31    557s] 
[01/10 17:42:31    557s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)
[01/10 17:42:31    557s] 
[01/10 17:42:31    557s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1617.95MB/3605.66MB/1739.95MB)
[01/10 17:42:31    557s] 
[01/10 17:42:31    557s] *



[01/10 17:42:31    557s] Total Power
[01/10 17:42:31    557s] -----------------------------------------------------------------------------------------
[01/10 17:42:31    557s] Total Internal Power:        0.56019728 	   77.3820%
[01/10 17:42:31    557s] Total Switching Power:       0.16306677 	   22.5250%
[01/10 17:42:31    557s] Total Leakage Power:         0.00067325 	    0.0930%
[01/10 17:42:31    557s] Total Power:                 0.72393730
[01/10 17:42:31    557s] -----------------------------------------------------------------------------------------
[01/10 17:42:32    558s] Processing average sequential pin duty cycle 
[01/10 17:44:17    569s] <CMD> checkPlace picorv32.checkPlace
[01/10 17:44:17    569s] OPERPROF: Starting checkPlace at level 1, MEM:2901.4M, EPOCH TIME: 1704901457.904263
[01/10 17:44:17    569s] Processing tracks to init pin-track alignment.
[01/10 17:44:17    569s] z: 2, totalTracks: 1
[01/10 17:44:17    569s] z: 4, totalTracks: 1
[01/10 17:44:17    569s] z: 6, totalTracks: 1
[01/10 17:44:17    569s] z: 8, totalTracks: 1
[01/10 17:44:17    569s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 17:44:17    569s] All LLGs are deleted
[01/10 17:44:17    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:17    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:17    569s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2901.4M, EPOCH TIME: 1704901457.913812
[01/10 17:44:17    569s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2901.4M, EPOCH TIME: 1704901457.914284
[01/10 17:44:17    569s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2901.4M, EPOCH TIME: 1704901457.914763
[01/10 17:44:17    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:17    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:17    569s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2901.4M, EPOCH TIME: 1704901457.917010
[01/10 17:44:17    569s] Max number of tech site patterns supported in site array is 256.
[01/10 17:44:17    569s] Core basic site is CoreSite
[01/10 17:44:17    569s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 17:44:17    569s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2901.4M, EPOCH TIME: 1704901457.962015
[01/10 17:44:17    569s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 17:44:17    569s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 17:44:17    569s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2901.4M, EPOCH TIME: 1704901457.964185
[01/10 17:44:17    569s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 17:44:17    569s] SiteArray: use 761,856 bytes
[01/10 17:44:17    569s] SiteArray: current memory after site array memory allocation 2901.4M
[01/10 17:44:17    569s] SiteArray: FP blocked sites are writable
[01/10 17:44:17    569s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 17:44:17    569s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2901.4M, EPOCH TIME: 1704901457.968624
[01/10 17:44:17    569s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2901.4M, EPOCH TIME: 1704901457.968859
[01/10 17:44:17    569s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 17:44:17    569s] Atter site array init, number of instance map data is 0.
[01/10 17:44:17    569s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2901.4M, EPOCH TIME: 1704901457.971490
[01/10 17:44:17    569s] 
[01/10 17:44:17    569s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 17:44:17    569s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:2901.4M, EPOCH TIME: 1704901457.972558
[01/10 17:44:17    569s] Begin checking placement ... (start mem=2901.4M, init mem=2901.4M)
[01/10 17:44:17    569s] Begin checking exclusive groups violation ...
[01/10 17:44:17    569s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 17:44:17    569s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 17:44:18    569s] 
[01/10 17:44:18    569s] Running CheckPlace using 1 thread in normal mode...
[01/10 17:44:18    569s] 
[01/10 17:44:18    569s] ...checkPlace normal is done!
[01/10 17:44:18    569s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2901.4M, EPOCH TIME: 1704901458.203743
[01/10 17:44:18    569s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.014, MEM:2901.4M, EPOCH TIME: 1704901458.217722
[01/10 17:44:18    569s] *info: Placed = 9495          
[01/10 17:44:18    569s] *info: Unplaced = 0           
[01/10 17:44:18    569s] Placement Density:71.30%(31834/44646)
[01/10 17:44:18    569s] Placement Density (including fixed std cells):71.30%(31834/44646)
[01/10 17:44:18    569s] All LLGs are deleted
[01/10 17:44:18    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9495).
[01/10 17:44:18    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:18    569s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2901.4M, EPOCH TIME: 1704901458.224222
[01/10 17:44:18    569s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2901.4M, EPOCH TIME: 1704901458.224593
[01/10 17:44:18    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:18    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 17:44:18    569s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2901.4M)
[01/10 17:44:18    569s] OPERPROF: Finished checkPlace at level 1, CPU:0.320, REAL:0.322, MEM:2901.4M, EPOCH TIME: 1704901458.226305
[01/10 17:44:18    569s] <CMD> setDrawView place
[01/10 17:44:18    569s] <CMD> fit
[01/10 17:47:51    595s] <CMD> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -accuracy xd -analysis_view default_emulate_view -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[01/10 17:47:51    595s] **WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
[01/10 17:50:45    617s] <CMD> setDrawView place
[01/10 17:50:54    618s] <CMD> create_power_pads -net VDD -auto_fetch
[01/10 17:50:54    618s] <CMD> setDrawView place
[01/10 17:51:26    622s] <CMD> create_power_pads -net VDD -vsrc_file vdd.pp
[01/10 17:51:26    622s] Saving DC sources to file vdd.pp.
[01/10 17:52:31    629s] <CMD> zoomBox -475.38950 -35.13050 464.55600 320.38700
[01/10 17:52:37    629s] <CMD> set_pg_nets -net VDD -voltage 1.1 -threshold 1
[01/10 17:52:37    629s] <CMD> set_power_data -reset
[01/10 17:52:37    629s] <CMD> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[01/10 17:52:37    629s] <CMD> set_power_pads -reset
[01/10 17:52:37    629s] <CMD> set_power_pads -net VDD -format xy -file vdd.pp
[01/10 17:52:37    629s] <CMD> set_package -reset
[01/10 17:52:37    629s] <CMD> set_package -spice {} -mapping {}
[01/10 17:52:37    629s] <CMD> set_net_group -reset
[01/10 17:52:37    629s] <CMD> set_advanced_rail_options -reset
[01/10 17:52:37    629s] <CMD> analyze_rail -type net -results_directory ./run1 VDD
[01/10 17:52:44    630s] Started PGV Library Generator at 17:52:37 01/10/2024
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[01/10 17:52:44    630s] 	Mode: TECH 
[01/10 17:52:44    630s] 	Capacitance: area_cap 
[01/10 17:52:44    630s] 	Current Distribution: estimation 
[01/10 17:52:44    630s] 	Grid Port Definition: LEF 
[01/10 17:52:44    630s] 	Grid Current Sinks: LEF pin 
[01/10 17:52:44    630s] 	Power Gate: no
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[01/10 17:52:44    630s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef
[01/10 17:52:44    630s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[01/10 17:52:44    630s] internally generated the mapping between technology layers and lef layers
[01/10 17:52:44    630s] using information in technology file and technology lef. To specify your
[01/10 17:52:44    630s] own layer mapping, use set_pg_library_mode -lef_layermap.
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s]   TECH-LAYER    LEF-LAYER
[01/10 17:52:44    630s]   METAL_1    Metal1
[01/10 17:52:44    630s]   VIA_1    Via1
[01/10 17:52:44    630s]   METAL_2    Metal2
[01/10 17:52:44    630s]   VIA_2    Via2
[01/10 17:52:44    630s]   METAL_3    Metal3
[01/10 17:52:44    630s]   VIA_3    Via3
[01/10 17:52:44    630s]   METAL_4    Metal4
[01/10 17:52:44    630s]   VIA_4    Via4
[01/10 17:52:44    630s]   METAL_5    Metal5
[01/10 17:52:44    630s]   VIA_5    Via5
[01/10 17:52:44    630s]   METAL_6    Metal6
[01/10 17:52:44    630s]   VIA_6    Via6
[01/10 17:52:44    630s]   METAL_7    Metal7
[01/10 17:52:44    630s]   VIA_7    Via7
[01/10 17:52:44    630s]   METAL_8    Metal8
[01/10 17:52:44    630s]   VIA_8    Via8
[01/10 17:52:44    630s]   METAL_9    Metal9
[01/10 17:52:44    630s]   VIA_9    Via9
[01/10 17:52:44    630s]   METAL_10    Metal10
[01/10 17:52:44    630s]   VIA_10    Via10
[01/10 17:52:44    630s]   METAL_11    Metal11
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[01/10 17:52:44    630s] pins: , SDFF4RX1, SDFF4RX2
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** INFO:  (VOLTUS_LGEN-3606): 
[01/10 17:52:44    630s] Power Grid View Generation Statistics:
[01/10 17:52:44    630s]         # Total number of cells: 583 
[01/10 17:52:44    630s]         # TECH view created: 583 (100%)
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[01/10 17:52:44    630s] the PGV views:
[01/10 17:52:44    630s]  CELL                      				 REASON                    
[01/10 17:52:44    630s]  ==== 							 ====== 
[01/10 17:52:44    630s]  SDFF4RX1                  				 No PowerPin found in LEF.
[01/10 17:52:44    630s]  
[01/10 17:52:44    630s]  SDFF4RX2                  				 No PowerPin found in LEF.
[01/10 17:52:44    630s]  
[01/10 17:52:44    630s] 
[01/10 17:52:44    630s] Finished PGV Library Generator at 17:52:44 01/10/2024 (cpu=0:00:04, real=0:00:07, peak mem=1677.94MB)
[01/10 17:52:44    630s] Current Innovus resource usage: (total cpu=0:10:35, real=1:04:44, mem=1677.94MB)
[01/10 17:52:44    641s] 
[01/10 17:52:44    641s] Begin ERA Data Preparation
[01/10 17:52:45    641s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[01/10 17:52:45    641s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1633.99MB/3629.31MB/2137.22MB)
[01/10 17:52:45    641s] 
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 197860 99260 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 193120 97340 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 197860 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 197860 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 193120 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 197860 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 197860 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 199400 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 193120 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M3_M2_HH' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 199400 100510 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 197860 99260 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 193980 100240 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 193120 97340 ) on net 'FE_OFN3553_n_2392' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 224330 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 273530 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 278330 34870 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 289130 34870 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 295130 32010 ) on net 'FE_OFN484_n_846' has been found with unknown routing status so it is ignored.
[01/10 17:52:45    641s] Type 'man IMPDF-1012' for more detail.
[01/10 17:52:45    641s] **WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
[01/10 17:52:45    641s] To increase the message display limit, refer to the product command reference manual.
[01/10 17:52:46    641s] * voltus_rail
[01/10 17:52:46    641s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[01/10 17:52:46    641s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[01/10 17:52:46    641s] *
[01/10 17:52:46    641s] *	Run by paschalk on Wed Jan 10 17:52:46 2024
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] *	Executing 64 bit version on host: cn90.it.auth.gr
[01/10 17:52:46    641s] *
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] Started Rail Analysis at 17:52:45 01/10/2024
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] Multi-CPU Configuration:
[01/10 17:52:46    641s] 	#CPU: 1
[01/10 17:52:46    641s] 	Mode: local
[01/10 17:52:46    641s] 	Host: cn90.it.auth.gr
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] Analyze Rail Settings:
[01/10 17:52:46    641s] 	Temp directory: /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp
[01/10 17:52:46    641s] 	Output directory: ./run1
[01/10 17:52:46    641s] 	Run directory: ./run1/VDD_25C_avg_1
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] Running R  extraction for /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/eps_out_28825.def.gz ...
[01/10 17:52:46    641s] 
[01/10 17:52:46    641s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[01/10 17:52:46    641s] Extraction option setup as:
[01/10 17:52:46    641s] setenv gray_data NONE
[01/10 17:52:46    641s] setenv enable_cluster_overhang_via false
[01/10 17:52:46    641s] setenv enable_dfm_mask_conflict_shape false
[01/10 17:52:47    641s] Begin Preparing Data for Parasitic Extraction
[01/10 17:52:49    641s] Extracting following DFM effects:
[01/10 17:52:49    641s] MetalFill        : n/a
[01/10 17:52:49    641s] WEE Effects      : n/a
[01/10 17:52:49    641s] Erosion Effects  : n/a
[01/10 17:52:49    641s] T/B Enlargements : n/a
[01/10 17:52:49    641s] R(w) Effects     : n/a
[01/10 17:52:49    641s] R(w,s) Effects   : n/a
[01/10 17:52:49    641s] R(sw,st) Effects : n/a
[01/10 17:52:49    641s] TC(w) Effects    : n/a
[01/10 17:52:49    641s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[01/10 17:52:49    641s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=21.96MB/5029.41MB/2223.07MB)
[01/10 17:52:49    641s] 
[01/10 17:52:49    641s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[01/10 17:52:49    641s] Extraction option setup as:
[01/10 17:52:49    641s] setenv gray_data NONE
[01/10 17:52:49    641s] setenv enable_cluster_overhang_via false
[01/10 17:52:49    641s] setenv enable_dfm_mask_conflict_shape false
[01/10 17:52:49    641s] Begin Parasitic Extraction
[01/10 17:52:49    641s] Extracting Progress:
[01/10 17:52:49    641s]     0% at 17:52:49 01/10/2024
[01/10 17:52:55    642s]   100% at 17:52:55 01/10/2024
[01/10 17:52:55    642s] Ended Parasitic Extraction: (cpu=0:00:02, real=0:00:06, mem(process/total/peak)=7.19MB/4226.98MB/2223.07MB)
[01/10 17:52:55    642s] 
[01/10 17:52:56    642s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[01/10 17:52:56    642s] Begin Merging power grid
[01/10 17:52:56    642s] Tech reference temperature: 25
[01/10 17:52:56    642s] Target temperature: 25
[01/10 17:52:56    642s] 
[01/10 17:52:56    642s] Grid Statistics of Net VDD:
[01/10 17:52:56    642s] - NODE
[01/10 17:52:56    642s]   Total node: 13212
[01/10 17:52:56    642s]     Top Level grid node: 13212
[01/10 17:52:56    642s]       Top level interface node: 9495
[01/10 17:52:56    642s]     Missing interface node: 0
[01/10 17:52:56    642s]     Cell internal node: 0
[01/10 17:52:56    642s] - ELEM
[01/10 17:52:56    642s]   Total element: 13275
[01/10 17:52:56    642s]     Top Level grid element: 13275
[01/10 17:52:56    642s]     Cell internal element: 0
[01/10 17:52:56    642s] - INST
[01/10 17:52:56    642s]   Instance logically connected: 9495
[01/10 17:52:56    642s]     Tech: 9495
[01/10 17:52:56    642s]     StdCell: 0
[01/10 17:52:56    642s]     Macro:
[01/10 17:52:56    642s]       Early: 0
[01/10 17:52:56    642s]       IR: 0
[01/10 17:52:56    642s]       EM: 0
[01/10 17:52:56    642s]     Current Region:  0
[01/10 17:52:56    642s]   Dropped instance due to missing/incomplete cell library: 0
[01/10 17:52:56    642s] - TAP
[01/10 17:52:56    642s]   Total tap: 9495
[01/10 17:52:56    642s] 
[01/10 17:52:56    642s] Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=28.29MB/4330.83MB/2223.07MB)
[01/10 17:52:56    642s] 
[01/10 17:52:56    642s] Begin Preparing Data for Rail Analysis
[01/10 17:52:57    642s]   Power Pin Location File: /home/p/paschalk/vdd.pp
[01/10 17:52:57    642s]   # Voltage Source Added/Total (%): 1/1 (100.00%)
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s]   Power Database: run1/static_VDD.ptiavg
[01/10 17:52:57    642s]   # Current Taps Matched/Total (%): 9495/9495 (100.00%)
[01/10 17:52:57    642s]   # Instances Matched: 9495
[01/10 17:52:57    642s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=66.06MB/4922.09MB/2223.07MB)
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] Begin PowerGrid Integrity Analysis
[01/10 17:52:57    642s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=66.06MB/4922.09MB/2223.07MB)
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] Begin Steady-State Analysis
[01/10 17:52:57    642s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=75.07MB/5125.01MB/2223.07MB)
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] 
[01/10 17:52:57    642s] Begin Report Generation
[01/10 17:52:58    642s] 
[01/10 17:52:58    642s] 
[01/10 17:52:58    642s] Net VDD:
[01/10 17:52:58    642s] 
[01/10 17:52:58    642s] 
[01/10 17:52:58    642s] Begin Preparing Database for Report Generation
[01/10 17:52:59    642s] 
[01/10 17:52:59    642s] Circuit profile:
[01/10 17:52:59    642s]                                                       Current    Voltage
[01/10 17:52:59    642s] Layer Name                       Nodes   Resistors    Sources    Sources
[01/10 17:52:59    642s] ----- --------------------  ----------  ----------  ---------  ---------
[01/10 17:52:59    642s] 0     METAL_11                      10           5          0          0
[01/10 17:52:59    642s] 1     VIA_10                         0          10          0          0
[01/10 17:52:59    642s] 2     METAL_10                     132         130          0          1
[01/10 17:52:59    642s] 3     VIA_9                          0         120          0          0
[01/10 17:52:59    642s] 4     METAL_9                      120           0          0          0
[01/10 17:52:59    642s] 5     VIA_8                          0         120          0          0
[01/10 17:52:59    642s] 6     METAL_8                      120           0          0          0
[01/10 17:52:59    642s] 7     VIA_7                          0         120          0          0
[01/10 17:52:59    642s] 8     METAL_7                      120           0          0          0
[01/10 17:52:59    642s] 9     VIA_6                          0         120          0          0
[01/10 17:52:59    642s] 10    METAL_6                      120           0          0          0
[01/10 17:52:59    642s] 11    VIA_5                          0         120          0          0
[01/10 17:52:59    642s] 12    METAL_5                      120           0          0          0
[01/10 17:52:59    642s] 13    VIA_4                          0         120          0          0
[01/10 17:52:59    642s] 14    METAL_4                      120           0          0          0
[01/10 17:52:59    642s] 15    VIA_3                          0         120          0          0
[01/10 17:52:59    642s] 16    METAL_3                      120           0          0          0
[01/10 17:52:59    642s] 17    VIA_2                          0         120          0          0
[01/10 17:52:59    642s] 18    METAL_2                      120           0          0          0
[01/10 17:52:59    642s] 19    VIA_1                          0         120          0          0
[01/10 17:52:59    642s] 20    METAL_1                    12121       12050       9337          0
[01/10 17:52:59    642s]                             ----------  ----------  ---------  ---------
[01/10 17:52:59    642s] 21    Circuit total              13224       13275       9337          1
[01/10 17:52:59    642s] Ended Preparing Database for Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=347.30MB/5382.22MB/2223.07MB)
[01/10 17:52:59    642s] 
[01/10 17:52:59    642s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=347.38MB/5382.22MB/2223.07MB)
[01/10 17:53:03    642s] 
[01/10 17:53:03    642s] Begin IR Drop (Linear) Report Generation
[01/10 17:53:03    642s]   Voltage: 1.1
[01/10 17:53:03    642s]   Threshold: 1
[01/10 17:53:03    642s]   Minimum, Average, Maximum IR Drop: 1.099V, 1.099V, 1.100V
[01/10 17:53:03    642s]     Range 1(    1.099V  -      1.099V ):      1401 ( 10.60%)
[01/10 17:53:03    642s]     Range 2(    1.099V  -      1.099V ):      3922 ( 29.69%)
[01/10 17:53:03    642s]     Range 3(    1.099V  -      1.099V ):      3733 ( 28.25%)
[01/10 17:53:03    642s]     Range 4(    1.099V  -      1.100V ):      2839 ( 21.49%)
[01/10 17:53:03    642s]     Range 5(    1.100V  -      1.100V ):       907 (  6.86%)
[01/10 17:53:03    642s]     Range 6(    1.100V  -      1.100V ):       273 (  2.07%)
[01/10 17:53:03    642s]     Range 7(    1.100V  -      1.100V ):        89 (  0.67%)
[01/10 17:53:03    642s]     Range 8(    1.100V  -      1.100V ):        48 (  0.36%)
[01/10 17:53:03    642s] *** Note : 11 disconnected nodes are excluded from the report.
[01/10 17:53:03    642s]     Layer with maximum IR Drop:  METAL_1
[01/10 17:53:03    642s]       METAL_11: 0.0004133 [1.0996 - 1.1]
[01/10 17:53:03    642s]       METAL_10: 0.00043964 [1.0996 - 1.1]
[01/10 17:53:03    642s]       METAL_9: 0.00039268 [1.0996 - 1.1]
[01/10 17:53:03    642s]       METAL_8: 0.00039256 [1.0996 - 1.1]
[01/10 17:53:03    642s]       METAL_7: 0.00039303 [1.0996 - 1.1]
[01/10 17:53:03    642s]       METAL_6: 0.00039363 [1.0996 - 1.0999]
[01/10 17:53:03    642s]       METAL_5: 0.00039423 [1.0996 - 1.0999]
[01/10 17:53:03    642s]       METAL_4: 0.00039482 [1.0996 - 1.0999]
[01/10 17:53:03    642s]       METAL_3: 0.0003953 [1.0995 - 1.0999]
[01/10 17:53:03    642s]       METAL_2: 0.00039589 [1.0995 - 1.0999]
[01/10 17:53:03    642s]       METAL_1: 0.00074136 [1.0992 - 1.0999]
[01/10 17:53:03    642s]   IR Report: ./run1/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
[01/10 17:53:03    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/ir_linear.gif
[01/10 17:53:03    642s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=396.66MB/5382.23MB/2223.07MB)
[01/10 17:53:03    642s] 
[01/10 17:53:03    642s] 
[01/10 17:53:03    642s] Begin IR Drop (Limit) Report Generation
[01/10 17:53:03    642s]   Voltage: 1.1
[01/10 17:53:03    642s]   Threshold: 1
[01/10 17:53:03    642s]   Minimum, Average, Maximum IR Drop: 1.099V, 1.099V, 1.100V
[01/10 17:53:04    642s]     Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 8(    1.050V  -      1.100V ):     13212 (100.00%)
[01/10 17:53:04    642s] *** Note : 11 disconnected nodes are excluded from the report.
[01/10 17:53:04    642s]     Layer with maximum IR Drop:  METAL_1
[01/10 17:53:04    642s]       METAL_11: 0.0004133 [1.0996 - 1.1]
[01/10 17:53:04    642s]       METAL_10: 0.00043964 [1.0996 - 1.1]
[01/10 17:53:04    642s]       METAL_9: 0.00039268 [1.0996 - 1.1]
[01/10 17:53:04    642s]       METAL_8: 0.00039256 [1.0996 - 1.1]
[01/10 17:53:04    642s]       METAL_7: 0.00039303 [1.0996 - 1.1]
[01/10 17:53:04    642s]       METAL_6: 0.00039363 [1.0996 - 1.0999]
[01/10 17:53:04    642s]       METAL_5: 0.00039423 [1.0996 - 1.0999]
[01/10 17:53:04    642s]       METAL_4: 0.00039482 [1.0996 - 1.0999]
[01/10 17:53:04    642s]       METAL_3: 0.0003953 [1.0995 - 1.0999]
[01/10 17:53:04    642s]       METAL_2: 0.00039589 [1.0995 - 1.0999]
[01/10 17:53:04    642s]       METAL_1: 0.00074136 [1.0992 - 1.0999]
[01/10 17:53:04    642s]   IR Report: ./run1/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
[01/10 17:53:04    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/ir_limit.gif
[01/10 17:53:04    642s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.03MB/5382.23MB/2223.07MB)
[01/10 17:53:04    642s] 
[01/10 17:53:04    642s] 
[01/10 17:53:04    642s] Begin Tap Current Report Generation
[01/10 17:53:04    642s]   Minimum, Average, Maximum Tap Current: 12.340pA, 86.149nA, 1.400uA
[01/10 17:53:04    642s]   Total Current: 0.804mA
[01/10 17:53:04    642s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[01/10 17:53:04    642s]     Range 4(   1.000uA  -    10.000uA ):        16 (  0.17%)
[01/10 17:53:04    642s]     Range 5( 100.000nA  -     1.000uA ):      2482 ( 26.58%)
[01/10 17:53:04    642s]     Range 6(  10.000nA  -   100.000nA ):      3286 ( 35.19%)
[01/10 17:53:04    642s]     Range 7(   1.000nA  -    10.000nA ):      1321 ( 14.15%)
[01/10 17:53:04    642s]     Range 8(    0.000A  -     1.000nA ):      2232 ( 23.90%)
[01/10 17:53:04    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/tc.gif
[01/10 17:53:04    642s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.14MB/5382.23MB/2223.07MB)
[01/10 17:53:04    642s] 
[01/10 17:53:04    642s] 
[01/10 17:53:04    642s] Begin Instance Based IR Drop Report Generation
[01/10 17:53:04    642s]   Minimum, Average, Maximum Instance Based IR Drop: 1.099V, 1.099V, 1.100V
[01/10 17:53:05    642s]     Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 8(    1.050V  -      1.100V ):      9337 (100.00%)
[01/10 17:53:05    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/iv.gif
[01/10 17:53:05    642s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=399.26MB/5382.23MB/2223.07MB)
[01/10 17:53:05    642s] 
[01/10 17:53:05    642s] 
[01/10 17:53:05    642s] Begin Voltage Source Current Report Generation
[01/10 17:53:05    642s]   Minimum, Average, Maximum Voltage Source Current: -0.804mA, -0.804mA, -0.804mA
[01/10 17:53:05    642s]   Total Current: -0.804mA
[01/10 17:53:05    642s]     Range 1(  -0.804mA  -    -0.804mA ):         1 (100.00%)
[01/10 17:53:05    642s]     Range 2(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 3(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 4(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 5(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 6(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 7(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 8(  -0.804mA  -    -0.804mA ):         0 (  0.00%)
[01/10 17:53:05    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/vc.gif
[01/10 17:53:05    642s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=400.47MB/5382.23MB/2223.07MB)
[01/10 17:53:05    642s] 
[01/10 17:53:05    642s] 
[01/10 17:53:05    642s] Begin Resistor Current Report Generation
[01/10 17:53:05    642s]   Minimum, Average, Maximum Resistor Current: 0.000A, 5.216uA, 0.805mA
[01/10 17:53:05    642s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 2( 100.000uA  -     1.000mA ):        91 (  0.69%)
[01/10 17:53:05    642s]     Range 3(  10.000uA  -   100.000uA ):       124 (  0.93%)
[01/10 17:53:05    642s]     Range 4(   1.000uA  -    10.000uA ):      9120 ( 68.70%)
[01/10 17:53:05    642s]     Range 5(   0.100uA  -     1.000uA ):      1310 (  9.87%)
[01/10 17:53:05    642s]     Range 6(  10.000nA  -     0.100uA ):        12 (  0.09%)
[01/10 17:53:05    642s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[01/10 17:53:05    642s]     Range 8(    0.000A  -     1.000nA ):      2618 ( 19.72%)
[01/10 17:53:05    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/rc.gif
[01/10 17:53:06    642s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=507.46MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Resistor Voltage Report Generation
[01/10 17:53:06    642s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.942uV, 0.237mV
[01/10 17:53:06    642s]     Range 1(   0.207mV  -     0.237mV ):         2 (  0.02%)
[01/10 17:53:06    642s]     Range 2(   0.178mV  -     0.207mV ):         0 (  0.00%)
[01/10 17:53:06    642s]     Range 3(   0.148mV  -     0.178mV ):         1 (  0.01%)
[01/10 17:53:06    642s]     Range 4(   0.119mV  -     0.148mV ):         6 (  0.05%)
[01/10 17:53:06    642s]     Range 5(  88.915uV  -     0.119mV ):         7 (  0.05%)
[01/10 17:53:06    642s]     Range 6(  59.277uV  -    88.915uV ):        37 (  0.28%)
[01/10 17:53:06    642s]     Range 7(  29.638uV  -    59.277uV ):        51 (  0.38%)
[01/10 17:53:06    642s]     Range 8(    0.000V  -    29.638uV ):     13171 ( 99.22%)
[01/10 17:53:06    642s]   GIF plot: ./run1/VDD_25C_avg_1/Reports/VDD/rv.gif
[01/10 17:53:06    642s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.76MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Power Gate I/Idsat Report Generation
[01/10 17:53:06    642s]   No data found.
[01/10 17:53:06    642s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.76MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Power Gate Voltage Report Generation
[01/10 17:53:06    642s]   No data found.
[01/10 17:53:06    642s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.80MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Voltage Across Vias and Contacts Report Generation
[01/10 17:53:06    642s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.81MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Weak Grid Connectivity Report
[01/10 17:53:06    642s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.84MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Begin Grid Integrity Report Generation
[01/10 17:53:06    642s]   # Missing Cell Power-Grid Views: 0
[01/10 17:53:06    642s]   # Physically Disconnected Instances: 0
[01/10 17:53:06    642s]   # Instances with Floating Power Pins: 0
[01/10 17:53:06    642s]   # Disconnected Wire Segments: 11
[01/10 17:53:06    642s]   # Weakly Connected Metal Segments: 11
[01/10 17:53:06    642s]   # Dropped Voltage Sources: 0
[01/10 17:53:06    642s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=509.92MB/5382.23MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Ended Report Generation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=509.97MB/5382.22MB/2223.07MB)
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Rail Analysis Statistics:
[01/10 17:53:06    642s] Warning messages:      0
[01/10 17:53:06    642s] Error messages:        0
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Rail Analysis completed successfully.
[01/10 17:53:06    642s] 
[01/10 17:53:06    642s] Finished Rail Analysis at 17:53:06 01/10/2024 (cpu=0:00:15, real=0:00:21, peak mem=2223.07MB)
[01/10 17:53:06    642s] Current Innovus resource usage: (total cpu=0:10:45, real=1:05:06, mem=2144.83MB)
[01/10 17:55:01    667s] <CMD> setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
[01/10 17:55:01    667s] <CMD> set_power_rail_display -plot none
[01/10 17:55:01    667s] 
[01/10 17:55:01    667s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[01/10 17:55:01    667s] <CMD> set_power_rail_display -enable_voltage_sources 0
[01/10 17:55:01    667s] <CMD> set_power_rail_display -enable_percentage_range 0
[01/10 17:55:01    667s] 
[01/10 17:55:01    667s] 
[01/10 17:55:01    667s] <CMD> fit
[01/10 17:55:25    671s] <CMD> set_power_rail_display -plot none
[01/10 17:55:25    671s] 
[01/10 17:55:25    671s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[01/10 17:55:51    674s] MGE PGDB.
[01/10 17:55:51    674s] <CMD> ::read_power_rail_results -power_db run1/power.db -rail_directory run1/VDD_25C_avg_1 -instance_voltage_window { timing  whole  } -instance_voltage_method {  worst  best  avg  worstavg worstslidingavg bestslidingavg }
[01/10 17:55:51    674s] MGE PGDB.
[01/10 17:55:51    674s] MGE PGDB.
[01/10 17:55:51    674s] avg best bestslidingavg worst worstavg worstslidingavg 
[01/10 17:55:51    674s] timing whole 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading State Directory in Local GUI mode
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing Design.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] No Nets are Specified, will Load All the Nets Automatically.
[01/10 17:55:51    674s] Nets Number: 1.
[01/10 17:55:51    674s] Icf Flow Enabled   :  0
[01/10 17:55:51    674s] Loading CellIdMap Sucessfully.
[01/10 17:55:51    674s] is multi-die design:  0
[01/10 17:55:51    674s] start creating net:VDD  die: 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.68MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Building Rail DB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Load instances in Voltus::Netlist::Net for Net: VDD
[01/10 17:55:51    674s] load parasitics in mThreadPool for net: VDD
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 13224 Nodes Loaded for VDD.
[01/10 17:55:51    674s] 13275 Elements Loaded for VDD.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Total Nodes Number: 13224.
[01/10 17:55:51    674s] Total Elements Number: 13275.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.00MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Building Instance DB
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Loading Instances from PGDB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 9495 Instances Loaded for VDD.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Total Instances Number: 9495.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Building Pin Map.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Pin Name List: 4 Pins Loaded.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] End Building Pin Map.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.05MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading Plots in Multi-Thread Mode
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing ir Plot
[01/10 17:55:51    674s] Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.07MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing rc Plot
[01/10 17:55:51    674s] Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.14MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing tc Plot
[01/10 17:55:51    674s] Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.20MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing cap Plot
[01/10 17:55:51    674s] Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.25MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing Voltage Source Vu and Vc Plots
[01/10 17:55:51    674s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.30MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing unc Plot
[01/10 17:55:51    674s] Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.31MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing ivdn Plot.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing ivdd Plot.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing ipc Plot.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing ipceiv Plot.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing thermal Plot.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading ir Plot for VDD.
[01/10 17:55:51    674s] 13224 Nodes of ir Loaded for VDD
[01/10 17:55:51    674s] Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.52MB/4405.41MB/2223.07MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:002, real=00:00:00:004, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading rc Plot for VDD.
[01/10 17:55:51    674s] 0 Elements of rc Loaded for VDD
[01/10 17:55:51    674s] Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.53MB/4405.41MB/2223.07MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:002, real=00:00:00:004, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading tc Plot for VDD.
[01/10 17:55:51    674s] 9338 Nodes of tc Loaded for VDD
[01/10 17:55:51    674s] Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.54MB/4405.41MB/2223.07MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:001, real=00:00:00:005, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading cap Plot for VDD.
[01/10 17:55:51    674s] 13224 Nodes of cap Loaded for VDD
[01/10 17:55:51    674s] Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.54MB/4405.41MB/2223.07MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading Voltage Source, Vu and Vc for All Nets.
[01/10 17:55:51    674s] 1 Nodes of vsrcs Loaded for VDD
[01/10 17:55:51    674s] 1 Nodes of vc Loaded for VDD
[01/10 17:55:51    674s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.57MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:001, real=00:00:00:003, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading unc for All Nets.
[01/10 17:55:51    674s] 11 Nodes of unc Loaded for VDD
[01/10 17:55:51    674s] Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.57MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] bestslidingavg is not valid method type 
[01/10 17:55:51    674s] worstslidingavg is not valid method type 
[01/10 17:55:51    674s] bestslidingavg is not valid method type 
[01/10 17:55:51    674s] worstslidingavg is not valid method type 
[01/10 17:55:51    674s] bestslidingavg is not valid method type 
[01/10 17:55:51    674s] worstslidingavg is not valid method type 
[01/10 17:55:51    674s] bestslidingavg is not valid method type 
[01/10 17:55:51    674s] worstslidingavg is not valid method type 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing InstPeak DB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 0 Instances Loaded by Names without CellIDMap for Instance Peak Current.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.14MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing IVDN DB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 0 Instances Loaded by Names without CellIDMap for IVDN.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2158.58MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing IVDN DB.: (cpu=00:00:00:001, real=00:00:00:004, pid=28825, tid=8689)
[01/10 17:55:51    674s] 9495 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
[01/10 17:55:51    674s] 9495 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
[01/10 17:55:51    674s] 9495 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
[01/10 17:55:51    674s] 9495 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Initializing IVDD DB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 0 Instances Loaded by Names without CellIDMap for IVDD.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.11MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=28825, tid=8689)
[01/10 17:55:51    674s] Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.14MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:012, real=00:00:00:019, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] [Warning] Can not get instance peak current and instance switch data under path: run1/VDD_25C_avg_1/Reports/ResultDB/info.json
[01/10 17:55:51    674s] [Error] No IVDD Nets Pairs for creating Mcyc.
[01/10 17:55:51    674s] Begin Loading EIV Window instance switch and peak current for All Nets.
[01/10 17:55:51    674s] Begin Initializing McycDB.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.16MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Thermal file not found, so no thermal data
[01/10 17:55:51    674s] Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=28825, tid=8689)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2159.18MB/4405.41MB/2223.07MB)
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Loading power.db in main thread.
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s] Begin Power Analysis
[01/10 17:55:51    674s] 
[01/10 17:55:51    674s]              0V	    VSS
[01/10 17:55:51    674s]            0.9V	    VDD
[01/10 17:55:52    675s] clk(100MHz) [01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading power.db in main thread.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.09MB/4194.63MB/2416.19MB)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Begin Loading power plots in Multi-Thread mode.
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] [Warning] Cannot get decap instances successfully.
[01/10 17:55:52    675s] Ended Loading ip Plot.: (cpu=00:00:00:044, real=00:00:00:044, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ip_i Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ip_s Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ip_l Plot.: (cpu=00:00:00:029, real=00:00:00:029, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ipd Plot.: (cpu=00:00:00:040, real=00:00:00:040, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ipd_i Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ipd_s Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ipd_l Plot.: (cpu=00:00:00:031, real=00:00:00:031, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading freq Plot.: (cpu=00:00:00:051, real=00:00:00:051, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading slack Plot.: (cpu=00:00:00:023, real=00:00:00:023, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading td Plot.: (cpu=00:00:00:047, real=00:00:00:047, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading load Plot.: (cpu=00:00:00:048, real=00:00:00:048, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ip_clk Plot.: (cpu=00:00:00:018, real=00:00:00:018, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading ip_tr Plot.: (cpu=00:00:00:046, real=00:00:00:046, pid=28825, tid=8689)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading activity Plot.: (cpu=00:00:00:056, real=00:00:00:056, pid=28825, tid=28825)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.36MB/4194.63MB/2416.19MB)
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] 
[01/10 17:55:52    675s] Begin reading tpd data from DB
[01/10 17:55:52    675s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.41MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] calculate sorted Tile based Power Density for reporting
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Building query for Plots in Multi-Thread Mode
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Initializing Node Based Data Query
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.44MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Build Node Based Data Query
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.45MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for ir
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.47MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Initializing Element Based Data Query
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.48MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Build Element Based Data Query
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.49MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for rc
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.49MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Initializing Sparse Node Based Data Query
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for vc
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for tc
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for unc
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Set Query for cap
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1685.50MB/4194.63MB/2416.19MB)
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Preparing Data for Renders
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Instances Number: 9495.
[01/10 17:55:53    676s] 
[01/10 17:55:53    676s] Begin Generating Image cache for plots
[01/10 17:55:53    676s] 
[01/10 17:55:54    677s] 
[01/10 17:55:54    677s] Ended Generating Image cache for plots: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)
[01/10 17:55:54    677s] 
[01/10 17:55:54    677s] 
[01/10 17:55:54    677s] Ended Preparing Data for Renders: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)
[01/10 17:55:54    677s] 
[01/10 17:55:54    677s] 
[01/10 17:55:54    677s] Ended Loading State Directory in Local GUI mode: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1915.85MB/4391.63MB/2416.19MB)
[01/10 17:55:54    677s] 
[01/10 17:55:56    677s] <CMD> set_power_rail_display -plot ir
[01/10 17:55:56    677s] 
[01/10 17:55:56    677s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[01/10 17:56:44    683s] <CMD> set_power_rail_display -plot none
[01/10 17:56:44    683s] 
[01/10 17:56:44    683s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[01/10 17:57:51    690s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 17:57:51    690s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 17:57:51    690s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 17:57:51    690s] <CMD> earlyGlobalRoute
[01/10 17:57:51    690s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2928.30 MB )
[01/10 17:57:51    690s] (I)      ==================== Layers =====================
[01/10 17:57:51    690s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:57:51    690s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:57:51    690s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:57:51    690s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:57:51    690s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:57:51    690s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:57:51    690s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:57:51    690s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:57:51    690s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:57:51    690s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:57:51    690s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:57:51    690s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:57:51    690s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:57:51    690s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:57:51    690s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:57:51    690s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:57:51    690s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:57:51    690s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:57:51    690s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:57:51    690s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:57:51    690s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:57:51    690s] (I)      Started Import and model ( Curr Mem: 2928.30 MB )
[01/10 17:57:51    690s] (I)      Default pattern map key = picorv32_default.
[01/10 17:57:51    690s] (I)      == Non-default Options ==
[01/10 17:57:51    690s] (I)      Maximum routing layer                              : 11
[01/10 17:57:51    690s] (I)      Minimum routing layer                              : 1
[01/10 17:57:51    690s] (I)      Number of threads                                  : 1
[01/10 17:57:51    690s] (I)      Method to set GCell size                           : row
[01/10 17:57:51    690s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:57:51    690s] (I)      Use row-based GCell size
[01/10 17:57:51    690s] (I)      Use row-based GCell align
[01/10 17:57:51    690s] (I)      layer 0 area = 80000
[01/10 17:57:51    690s] (I)      layer 1 area = 80000
[01/10 17:57:51    690s] (I)      layer 2 area = 80000
[01/10 17:57:51    690s] (I)      layer 3 area = 80000
[01/10 17:57:51    690s] (I)      layer 4 area = 80000
[01/10 17:57:51    690s] (I)      layer 5 area = 80000
[01/10 17:57:51    690s] (I)      layer 6 area = 80000
[01/10 17:57:51    690s] (I)      layer 7 area = 80000
[01/10 17:57:51    690s] (I)      layer 8 area = 80000
[01/10 17:57:51    690s] (I)      layer 9 area = 400000
[01/10 17:57:51    690s] (I)      layer 10 area = 400000
[01/10 17:57:51    690s] (I)      GCell unit size   : 3420
[01/10 17:57:51    690s] (I)      GCell multiplier  : 1
[01/10 17:57:51    690s] (I)      GCell row height  : 3420
[01/10 17:57:51    690s] (I)      Actual row height : 3420
[01/10 17:57:51    690s] (I)      GCell align ref   : 30000 30020
[01/10 17:57:51    690s] [NR-eGR] Track table information for default rule: 
[01/10 17:57:51    690s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:57:51    690s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:57:51    690s] (I)      ==================== Default via =====================
[01/10 17:57:51    690s] (I)      +----+------------------+----------------------------+
[01/10 17:57:51    690s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:57:51    690s] (I)      +----+------------------+----------------------------+
[01/10 17:57:51    690s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 17:57:51    690s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 17:57:51    690s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 17:57:51    690s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 17:57:51    690s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 17:57:51    690s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 17:57:51    690s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:57:51    690s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:57:51    690s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:57:51    690s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:57:51    690s] (I)      +----+------------------+----------------------------+
[01/10 17:57:51    690s] [NR-eGR] Read 4734 PG shapes
[01/10 17:57:51    690s] [NR-eGR] Read 0 clock shapes
[01/10 17:57:51    690s] [NR-eGR] Read 0 other shapes
[01/10 17:57:51    690s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:57:51    690s] [NR-eGR] #Instance Blockages : 392127
[01/10 17:57:51    690s] [NR-eGR] #PG Blockages       : 4734
[01/10 17:57:51    690s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:57:51    690s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:57:51    690s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:57:51    690s] [NR-eGR] #Other Blockages    : 0
[01/10 17:57:51    690s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:57:51    690s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:57:51    690s] [NR-eGR] Read 10491 nets ( ignored 0 )
[01/10 17:57:51    690s] (I)      early_global_route_priority property id does not exist.
[01/10 17:57:51    690s] (I)      Read Num Blocks=396861  Num Prerouted Wires=0  Num CS=0
[01/10 17:57:51    690s] (I)      Layer 0 (H) : #blockages 392727 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:57:51    690s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/10 17:57:51    690s] (I)      Number of ignored nets                =      0
[01/10 17:57:51    690s] (I)      Number of connected nets              =      0
[01/10 17:57:51    690s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:57:51    690s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:57:51    690s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:57:51    690s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:57:51    690s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:57:51    690s] (I)      Ndr track 0 does not exist
[01/10 17:57:51    690s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:57:51    690s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:57:51    690s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:57:51    690s] (I)      Site width          :   400  (dbu)
[01/10 17:57:51    690s] (I)      Row height          :  3420  (dbu)
[01/10 17:57:51    690s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:57:51    690s] (I)      GCell width         :  3420  (dbu)
[01/10 17:57:51    690s] (I)      GCell height        :  3420  (dbu)
[01/10 17:57:51    690s] (I)      Grid                :   146   136    11
[01/10 17:57:51    690s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 17:57:51    690s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 17:57:51    690s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 17:57:51    690s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 17:57:51    690s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 17:57:51    690s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 17:57:51    690s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/10 17:57:51    690s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 17:57:51    690s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 17:57:51    690s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 17:57:51    690s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 17:57:51    690s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 17:57:51    690s] (I)      --------------------------------------------------------
[01/10 17:57:51    690s] 
[01/10 17:57:51    690s] [NR-eGR] ============ Routing rule table ============
[01/10 17:57:51    690s] [NR-eGR] Rule id: 0  Nets: 10491
[01/10 17:57:51    690s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:57:51    690s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/10 17:57:51    690s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/10 17:57:51    690s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/10 17:57:51    690s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/10 17:57:51    690s] [NR-eGR] ========================================
[01/10 17:57:51    690s] [NR-eGR] 
[01/10 17:57:51    690s] (I)      =============== Blocked Tracks ===============
[01/10 17:57:51    690s] (I)      +-------+---------+----------+---------------+
[01/10 17:57:51    690s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:57:51    690s] (I)      +-------+---------+----------+---------------+
[01/10 17:57:51    690s] (I)      |     1 |  179434 |   132216 |        73.69% |
[01/10 17:57:51    690s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 17:57:51    690s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 17:57:51    690s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 17:57:51    690s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 17:57:51    690s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 17:57:51    690s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 17:57:51    690s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:57:51    690s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:57:51    690s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:57:51    690s] (I)      |    11 |   71686 |    12320 |        17.19% |
[01/10 17:57:51    690s] (I)      +-------+---------+----------+---------------+
[01/10 17:57:51    690s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2938.30 MB )
[01/10 17:57:51    690s] (I)      Reset routing kernel
[01/10 17:57:51    690s] (I)      Started Global Routing ( Curr Mem: 2938.30 MB )
[01/10 17:57:51    690s] (I)      totalPins=37987  totalGlobalPin=37005 (97.41%)
[01/10 17:57:51    690s] (I)      total 2D Cap : 1551765 = (819323 H, 732442 V)
[01/10 17:57:51    690s] [NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 11]
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1a Route ============
[01/10 17:57:51    690s] (I)      Usage: 115150 = (56522 H, 58628 V) = (6.90% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1b Route ============
[01/10 17:57:51    690s] (I)      Usage: 115150 = (56522 H, 58628 V) = (6.90% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:57:51    690s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.969065e+05um
[01/10 17:57:51    690s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[01/10 17:57:51    690s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1c Route ============
[01/10 17:57:51    690s] (I)      Usage: 115150 = (56522 H, 58628 V) = (6.90% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1d Route ============
[01/10 17:57:51    690s] (I)      Usage: 115150 = (56522 H, 58628 V) = (6.90% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1e Route ============
[01/10 17:57:51    690s] (I)      Usage: 115150 = (56522 H, 58628 V) = (6.90% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 17:57:51    690s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.969065e+05um
[01/10 17:57:51    690s] (I)      
[01/10 17:57:51    690s] (I)      ============  Phase 1l Route ============
[01/10 17:57:51    691s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:57:51    691s] (I)      Layer  1:      47066       163        37      121896       55584    (68.68%) 
[01/10 17:57:51    691s] (I)      Layer  2:     166142     48398         4           0      168520    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  3:     177067     44306         0           0      177480    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  4:     166142     17832         5           0      168520    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  5:     177067      7309         0           0      177480    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  6:     166142       985         0           0      168520    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  7:     177067       472         0           0      177480    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  8:     166142       240         1           0      168520    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer  9:     176163        25         0           0      177480    ( 0.00%) 
[01/10 17:57:51    691s] (I)      Layer 10:      63061         1         0        3564       63845    ( 5.29%) 
[01/10 17:57:51    691s] (I)      Layer 11:      58912        46         0        9007       61985    (12.69%) 
[01/10 17:57:51    691s] (I)      Total:       1540971    119777        47      134466     1565412    ( 7.91%) 
[01/10 17:57:51    691s] (I)      
[01/10 17:57:51    691s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:57:51    691s] [NR-eGR]                        OverCon           OverCon            
[01/10 17:57:51    691s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 17:57:51    691s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 17:57:51    691s] [NR-eGR] ---------------------------------------------------------------
[01/10 17:57:51    691s] [NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 17:57:51    691s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:57:51    691s] [NR-eGR] ---------------------------------------------------------------
[01/10 17:57:51    691s] [NR-eGR]        Total        45( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 17:57:51    691s] [NR-eGR] 
[01/10 17:57:51    691s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2946.30 MB )
[01/10 17:57:51    691s] (I)      total 2D Cap : 1552920 = (819874 H, 733046 V)
[01/10 17:57:51    691s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 17:57:51    691s] (I)      ============= Track Assignment ============
[01/10 17:57:51    691s] (I)      Started Track Assignment (1T) ( Curr Mem: 2946.30 MB )
[01/10 17:57:51    691s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 17:57:51    691s] (I)      Run Multi-thread track assignment
[01/10 17:57:52    691s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2946.30 MB )
[01/10 17:57:52    691s] (I)      Started Export ( Curr Mem: 2946.30 MB )
[01/10 17:57:52    691s] [NR-eGR]                  Length (um)   Vias 
[01/10 17:57:52    691s] [NR-eGR] ------------------------------------
[01/10 17:57:52    691s] [NR-eGR]  Metal1   (1H)         15125  39627 
[01/10 17:57:52    691s] [NR-eGR]  Metal2   (2V)         71466  26214 
[01/10 17:57:52    691s] [NR-eGR]  Metal3   (3H)         73223   4483 
[01/10 17:57:52    691s] [NR-eGR]  Metal4   (4V)         30168   1247 
[01/10 17:57:52    691s] [NR-eGR]  Metal5   (5H)         12464    140 
[01/10 17:57:52    691s] [NR-eGR]  Metal6   (6V)          1721     39 
[01/10 17:57:52    691s] [NR-eGR]  Metal7   (7H)           791     27 
[01/10 17:57:52    691s] [NR-eGR]  Metal8   (8V)           430     10 
[01/10 17:57:52    691s] [NR-eGR]  Metal9   (9H)            35      2 
[01/10 17:57:52    691s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 17:57:52    691s] [NR-eGR]  Metal11  (11H)           79      0 
[01/10 17:57:52    691s] [NR-eGR] ------------------------------------
[01/10 17:57:52    691s] [NR-eGR]           Total       205502  71790 
[01/10 17:57:52    691s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:57:52    691s] [NR-eGR] Total half perimeter of net bounding box: 169596um
[01/10 17:57:52    691s] [NR-eGR] Total length: 205502um, number of vias: 71790
[01/10 17:57:52    691s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:57:52    691s] [NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3887
[01/10 17:57:52    691s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:57:52    691s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2936.79 MB )
[01/10 17:57:52    691s] Saved RC grid cleaned up.
[01/10 17:57:52    691s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.29 sec, Curr Mem: 2922.79 MB )
[01/10 17:57:52    691s] (I)      ====================================== Runtime Summary =======================================
[01/10 17:57:52    691s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 17:57:52    691s] (I)      ----------------------------------------------------------------------------------------------
[01/10 17:57:52    691s] (I)       Early Global Route kernel              100.00%  1655.62 sec  1656.90 sec  1.29 sec  1.28 sec 
[01/10 17:57:52    691s] (I)       +-Import and model                      30.97%  1655.63 sec  1656.02 sec  0.40 sec  0.40 sec 
[01/10 17:57:52    691s] (I)       | +-Create place DB                      3.29%  1655.63 sec  1655.67 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | | +-Import place data                  3.27%  1655.63 sec  1655.67 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read instances and placement     0.91%  1655.63 sec  1655.64 sec  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read nets                        2.33%  1655.64 sec  1655.67 sec  0.03 sec  0.03 sec 
[01/10 17:57:52    691s] (I)       | +-Create route DB                     26.82%  1655.67 sec  1656.01 sec  0.34 sec  0.35 sec 
[01/10 17:57:52    691s] (I)       | | +-Import route data (1T)            26.78%  1655.67 sec  1656.01 sec  0.34 sec  0.35 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.40%  1655.68 sec  1655.91 sec  0.24 sec  0.24 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read routing blockages         0.00%  1655.68 sec  1655.68 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read instance blockages       18.09%  1655.68 sec  1655.91 sec  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read PG blockages              0.10%  1655.91 sec  1655.91 sec  0.00 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read clock blockages           0.01%  1655.91 sec  1655.91 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read other blockages           0.01%  1655.91 sec  1655.91 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read halo blockages            0.01%  1655.91 sec  1655.91 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Read boundary cut boxes        0.00%  1655.91 sec  1655.91 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read blackboxes                  0.00%  1655.91 sec  1655.91 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read prerouted                   0.62%  1655.91 sec  1655.92 sec  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read unlegalized nets            0.17%  1655.92 sec  1655.92 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Read nets                        0.32%  1655.92 sec  1655.93 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Set up via pillars               0.01%  1655.93 sec  1655.93 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Initialize 3D grid graph         0.04%  1655.93 sec  1655.93 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Model blockage capacity          5.99%  1655.93 sec  1656.01 sec  0.08 sec  0.07 sec 
[01/10 17:57:52    691s] (I)       | | | | +-Initialize 3D capacity         5.65%  1655.93 sec  1656.01 sec  0.07 sec  0.07 sec 
[01/10 17:57:52    691s] (I)       | +-Read aux data                        0.00%  1656.01 sec  1656.01 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | +-Others data preparation              0.11%  1656.01 sec  1656.02 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | +-Create route kernel                  0.57%  1656.02 sec  1656.02 sec  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       +-Global Routing                        21.01%  1656.02 sec  1656.29 sec  0.27 sec  0.27 sec 
[01/10 17:57:52    691s] (I)       | +-Initialization                       0.26%  1656.02 sec  1656.03 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | +-Net group 1                         19.60%  1656.03 sec  1656.28 sec  0.25 sec  0.26 sec 
[01/10 17:57:52    691s] (I)       | | +-Generate topology                  1.75%  1656.03 sec  1656.05 sec  0.02 sec  0.03 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1a                           3.34%  1656.06 sec  1656.10 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | | | +-Pattern routing (1T)             2.94%  1656.06 sec  1656.09 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | | | +-Add via demand to 2D             0.34%  1656.09 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1b                           0.02%  1656.10 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1c                           0.00%  1656.10 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1d                           0.00%  1656.10 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1e                           0.04%  1656.10 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | | +-Route legalization               0.00%  1656.10 sec  1656.10 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | | +-Phase 1l                          13.94%  1656.10 sec  1656.28 sec  0.18 sec  0.18 sec 
[01/10 17:57:52    691s] (I)       | | | +-Layer assignment (1T)           13.63%  1656.11 sec  1656.28 sec  0.18 sec  0.18 sec 
[01/10 17:57:52    691s] (I)       | +-Clean cong LA                        0.00%  1656.28 sec  1656.28 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       +-Export 3D cong map                     0.88%  1656.30 sec  1656.31 sec  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       | +-Export 2D cong map                   0.06%  1656.31 sec  1656.31 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       +-Extract Global 3D Wires                0.48%  1656.34 sec  1656.34 sec  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       +-Track Assignment (1T)                 17.99%  1656.34 sec  1656.57 sec  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)       | +-Initialization                       0.05%  1656.34 sec  1656.34 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       | +-Track Assignment Kernel             17.67%  1656.34 sec  1656.57 sec  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)       | +-Free Memory                          0.00%  1656.57 sec  1656.57 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)       +-Export                                24.93%  1656.57 sec  1656.89 sec  0.32 sec  0.32 sec 
[01/10 17:57:52    691s] (I)       | +-Export DB wires                      7.37%  1656.57 sec  1656.67 sec  0.09 sec  0.09 sec 
[01/10 17:57:52    691s] (I)       | | +-Export all nets                    5.48%  1656.58 sec  1656.65 sec  0.07 sec  0.07 sec 
[01/10 17:57:52    691s] (I)       | | +-Set wire vias                      1.33%  1656.65 sec  1656.67 sec  0.02 sec  0.01 sec 
[01/10 17:57:52    691s] (I)       | +-Report wirelength                    2.76%  1656.67 sec  1656.70 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | +-Update net boxes                     3.23%  1656.70 sec  1656.75 sec  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)       | +-Update timing                       11.48%  1656.75 sec  1656.89 sec  0.15 sec  0.15 sec 
[01/10 17:57:52    691s] (I)       +-Postprocess design                     0.32%  1656.90 sec  1656.90 sec  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)      ===================== Summary by functions =====================
[01/10 17:57:52    691s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 17:57:52    691s] (I)      ----------------------------------------------------------------
[01/10 17:57:52    691s] (I)        0  Early Global Route kernel      100.00%  1.29 sec  1.28 sec 
[01/10 17:57:52    691s] (I)        1  Import and model                30.97%  0.40 sec  0.40 sec 
[01/10 17:57:52    691s] (I)        1  Export                          24.93%  0.32 sec  0.32 sec 
[01/10 17:57:52    691s] (I)        1  Global Routing                  21.01%  0.27 sec  0.27 sec 
[01/10 17:57:52    691s] (I)        1  Track Assignment (1T)           17.99%  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)        1  Export 3D cong map               0.88%  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        1  Extract Global 3D Wires          0.48%  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        1  Postprocess design               0.32%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Create route DB                 26.82%  0.34 sec  0.35 sec 
[01/10 17:57:52    691s] (I)        2  Net group 1                     19.60%  0.25 sec  0.26 sec 
[01/10 17:57:52    691s] (I)        2  Track Assignment Kernel         17.67%  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)        2  Update timing                   11.48%  0.15 sec  0.15 sec 
[01/10 17:57:52    691s] (I)        2  Export DB wires                  7.37%  0.09 sec  0.09 sec 
[01/10 17:57:52    691s] (I)        2  Create place DB                  3.29%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        2  Update net boxes                 3.23%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        2  Report wirelength                2.76%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        2  Create route kernel              0.57%  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        2  Initialization                   0.31%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Others data preparation          0.11%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        3  Import route data (1T)          26.78%  0.34 sec  0.35 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1l                        13.94%  0.18 sec  0.18 sec 
[01/10 17:57:52    691s] (I)        3  Export all nets                  5.48%  0.07 sec  0.07 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1a                         3.34%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        3  Import place data                3.27%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        3  Generate topology                1.75%  0.02 sec  0.03 sec 
[01/10 17:57:52    691s] (I)        3  Set wire vias                    1.33%  0.02 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Read blockages ( Layer 1-11 )   18.40%  0.24 sec  0.24 sec 
[01/10 17:57:52    691s] (I)        4  Layer assignment (1T)           13.63%  0.18 sec  0.18 sec 
[01/10 17:57:52    691s] (I)        4  Model blockage capacity          5.99%  0.08 sec  0.07 sec 
[01/10 17:57:52    691s] (I)        4  Pattern routing (1T)             2.94%  0.04 sec  0.04 sec 
[01/10 17:57:52    691s] (I)        4  Read nets                        2.65%  0.03 sec  0.03 sec 
[01/10 17:57:52    691s] (I)        4  Read instances and placement     0.91%  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        4  Read prerouted                   0.62%  0.01 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        4  Add via demand to 2D             0.34%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        5  Read instance blockages         18.09%  0.23 sec  0.23 sec 
[01/10 17:57:52    691s] (I)        5  Initialize 3D capacity           5.65%  0.07 sec  0.07 sec 
[01/10 17:57:52    691s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.01 sec 
[01/10 17:57:52    691s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 17:57:52    691s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 17:58:50    697s] <CMD> reportCongestion -hotSpot
[01/10 17:58:50    697s] OPERPROF: Starting HotSpotCal at level 1, MEM:2930.8M, EPOCH TIME: 1704902330.650562
[01/10 17:58:50    697s] [hotspot] +------------+---------------+---------------+
[01/10 17:58:50    697s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:58:50    697s] [hotspot] +------------+---------------+---------------+
[01/10 17:58:50    697s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 17:58:50    697s] [hotspot] +------------+---------------+---------------+
[01/10 17:58:50    697s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 17:58:50    697s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 17:58:50    697s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2930.8M, EPOCH TIME: 1704902330.653781
[01/10 17:59:17    700s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 8 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 17:59:17    700s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 17:59:17    700s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 17:59:17    700s] <CMD> earlyGlobalRoute
[01/10 17:59:17    700s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2930.77 MB )
[01/10 17:59:17    700s] (I)      ==================== Layers =====================
[01/10 17:59:17    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:59:17    700s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 17:59:17    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:59:17    700s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 17:59:17    700s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 17:59:17    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:59:17    700s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 17:59:17    700s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 17:59:17    700s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 17:59:17    700s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 17:59:17    700s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 17:59:17    700s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 17:59:17    700s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 17:59:17    700s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 17:59:17    700s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 17:59:17    700s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 17:59:17    700s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 17:59:17    700s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 17:59:17    700s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 17:59:17    700s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 17:59:17    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 17:59:17    700s] (I)      Started Import and model ( Curr Mem: 2930.77 MB )
[01/10 17:59:17    700s] (I)      Default pattern map key = picorv32_default.
[01/10 17:59:17    700s] (I)      == Non-default Options ==
[01/10 17:59:17    700s] (I)      Maximum routing layer                              : 10
[01/10 17:59:17    700s] (I)      Minimum routing layer                              : 8
[01/10 17:59:17    700s] (I)      Number of threads                                  : 1
[01/10 17:59:17    700s] (I)      Method to set GCell size                           : row
[01/10 17:59:17    700s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 17:59:17    700s] (I)      Use row-based GCell size
[01/10 17:59:17    700s] (I)      Use row-based GCell align
[01/10 17:59:17    700s] (I)      layer 0 area = 80000
[01/10 17:59:17    700s] (I)      layer 1 area = 80000
[01/10 17:59:17    700s] (I)      layer 2 area = 80000
[01/10 17:59:17    700s] (I)      layer 3 area = 80000
[01/10 17:59:17    700s] (I)      layer 4 area = 80000
[01/10 17:59:17    700s] (I)      layer 5 area = 80000
[01/10 17:59:17    700s] (I)      layer 6 area = 80000
[01/10 17:59:17    700s] (I)      layer 7 area = 80000
[01/10 17:59:17    700s] (I)      layer 8 area = 80000
[01/10 17:59:17    700s] (I)      layer 9 area = 400000
[01/10 17:59:17    700s] (I)      GCell unit size   : 3420
[01/10 17:59:17    700s] (I)      GCell multiplier  : 1
[01/10 17:59:17    700s] (I)      GCell row height  : 3420
[01/10 17:59:17    700s] (I)      Actual row height : 3420
[01/10 17:59:17    700s] (I)      GCell align ref   : 30000 30020
[01/10 17:59:17    700s] [NR-eGR] Track table information for default rule: 
[01/10 17:59:17    700s] [NR-eGR] Metal1 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal2 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal3 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal4 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal5 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal6 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal7 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal8 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal9 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal10 has single uniform track structure
[01/10 17:59:17    700s] [NR-eGR] Metal11 has single uniform track structure
[01/10 17:59:17    700s] (I)      ==================== Default via =====================
[01/10 17:59:17    700s] (I)      +----+------------------+----------------------------+
[01/10 17:59:17    700s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 17:59:17    700s] (I)      +----+------------------+----------------------------+
[01/10 17:59:17    700s] (I)      |  1 |    2  M2_M1_VV   |  100  M2_M1_1x2_VV_N       |
[01/10 17:59:17    700s] (I)      |  2 |    9  M3_M2_VH   |   16  M3_M2_2x1_VH_W       |
[01/10 17:59:17    700s] (I)      |  3 |   19  M4_M3_HV   |   26  M4_M3_2x1_HV_W       |
[01/10 17:59:17    700s] (I)      |  4 |   29  M5_M4_VH   |   37  M5_M4_1x2_VH_N       |
[01/10 17:59:17    700s] (I)      |  5 |   39  M6_M5_HV   |   46  M6_M5_2x1_HV_W       |
[01/10 17:59:17    700s] (I)      |  6 |   49  M7_M6_VH   |   56  M7_M6_2x1_VH_W       |
[01/10 17:59:17    700s] (I)      |  7 |   62  M8_M7_HH   |   67  M8_M7_1x2_HV_N       |
[01/10 17:59:17    700s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 17:59:17    700s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 17:59:17    700s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 17:59:17    700s] (I)      +----+------------------+----------------------------+
[01/10 17:59:17    700s] [NR-eGR] Read 1224 PG shapes
[01/10 17:59:17    700s] [NR-eGR] Read 0 clock shapes
[01/10 17:59:17    700s] [NR-eGR] Read 0 other shapes
[01/10 17:59:17    700s] [NR-eGR] #Routing Blockages  : 0
[01/10 17:59:17    700s] [NR-eGR] #Instance Blockages : 0
[01/10 17:59:17    700s] [NR-eGR] #PG Blockages       : 1224
[01/10 17:59:17    700s] [NR-eGR] #Halo Blockages     : 0
[01/10 17:59:17    700s] [NR-eGR] #Boundary Blockages : 0
[01/10 17:59:17    700s] [NR-eGR] #Clock Blockages    : 0
[01/10 17:59:17    700s] [NR-eGR] #Other Blockages    : 0
[01/10 17:59:17    700s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 17:59:17    700s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 17:59:17    700s] [NR-eGR] Read 10491 nets ( ignored 0 )
[01/10 17:59:17    700s] (I)      early_global_route_priority property id does not exist.
[01/10 17:59:17    700s] (I)      Read Num Blocks=1224  Num Prerouted Wires=0  Num CS=0
[01/10 17:59:17    700s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 17:59:17    700s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 17:59:18    700s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 17:59:18    700s] (I)      Number of ignored nets                =      0
[01/10 17:59:18    700s] (I)      Number of connected nets              =      0
[01/10 17:59:18    700s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 17:59:18    700s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 17:59:18    700s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 17:59:18    700s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 17:59:18    700s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 17:59:18    700s] (I)      Ndr track 0 does not exist
[01/10 17:59:18    700s] (I)      ---------------------Grid Graph Info--------------------
[01/10 17:59:18    700s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 17:59:18    700s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 17:59:18    700s] (I)      Site width          :   400  (dbu)
[01/10 17:59:18    700s] (I)      Row height          :  3420  (dbu)
[01/10 17:59:18    700s] (I)      GCell row height    :  3420  (dbu)
[01/10 17:59:18    700s] (I)      GCell width         :  3420  (dbu)
[01/10 17:59:18    700s] (I)      GCell height        :  3420  (dbu)
[01/10 17:59:18    700s] (I)      Grid                :   146   136    10
[01/10 17:59:18    700s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 17:59:18    700s] (I)      Vertical capacity   :     0     0     0     0     0     0     0  3420     0  3420
[01/10 17:59:18    700s] (I)      Horizontal capacity :     0     0     0     0     0     0     0     0  3420     0
[01/10 17:59:18    700s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 17:59:18    700s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 17:59:18    700s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 17:59:18    700s] (I)      Default pitch size  :   240   300   300   300   300   300   300   400   380  1000
[01/10 17:59:18    700s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 17:59:18    700s] (I)      Num tracks per GCell: 14.25 11.40 11.40 11.40 11.40 11.40 11.40  8.55  9.00  3.42
[01/10 17:59:18    700s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 17:59:18    700s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 17:59:18    700s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 17:59:18    700s] (I)      --------------------------------------------------------
[01/10 17:59:18    700s] 
[01/10 17:59:18    700s] [NR-eGR] ============ Routing rule table ============
[01/10 17:59:18    700s] [NR-eGR] Rule id: 0  Nets: 10491
[01/10 17:59:18    700s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 17:59:18    700s] (I)                    Layer    8    9    10 
[01/10 17:59:18    700s] (I)                    Pitch  400  380  1000 
[01/10 17:59:18    700s] (I)             #Used tracks    1    1     1 
[01/10 17:59:18    700s] (I)       #Fully used tracks    1    1     1 
[01/10 17:59:18    700s] [NR-eGR] ========================================
[01/10 17:59:18    700s] [NR-eGR] 
[01/10 17:59:18    700s] (I)      =============== Blocked Tracks ===============
[01/10 17:59:18    700s] (I)      +-------+---------+----------+---------------+
[01/10 17:59:18    700s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 17:59:18    700s] (I)      +-------+---------+----------+---------------+
[01/10 17:59:18    700s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     2 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     3 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     4 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     5 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     6 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     7 |       0 |        0 |         0.00% |
[01/10 17:59:18    700s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 17:59:18    700s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 17:59:18    700s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 17:59:18    700s] (I)      +-------+---------+----------+---------------+
[01/10 17:59:18    700s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2930.77 MB )
[01/10 17:59:18    700s] (I)      Reset routing kernel
[01/10 17:59:18    700s] (I)      Started Global Routing ( Curr Mem: 2930.77 MB )
[01/10 17:59:18    700s] (I)      totalPins=37987  totalGlobalPin=37005 (97.41%)
[01/10 17:59:18    700s] (I)      total 2D Cap : 407180 = (177034 H, 230146 V)
[01/10 17:59:18    700s] [NR-eGR] Layer group 1: route 10491 net(s) in layer range [8, 10]
[01/10 17:59:18    700s] (I)      
[01/10 17:59:18    700s] (I)      ============  Phase 1a Route ============
[01/10 17:59:18    701s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/10 17:59:18    701s] (I)      Usage: 115150 = (56514 H, 58636 V) = (31.92% H, 25.48% V) = (9.664e+04um H, 1.003e+05um V)
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] (I)      ============  Phase 1b Route ============
[01/10 17:59:18    701s] (I)      Usage: 115303 = (56571 H, 58732 V) = (31.95% H, 25.52% V) = (9.674e+04um H, 1.004e+05um V)
[01/10 17:59:18    701s] (I)      Overflow of layer group 1: 1.42% H + 0.12% V. EstWL: 1.971681e+05um
[01/10 17:59:18    701s] (I)      Congestion metric : 1.42%H 0.12%V, 1.54%HV
[01/10 17:59:18    701s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] (I)      ============  Phase 1c Route ============
[01/10 17:59:18    701s] (I)      Level2 Grid: 30 x 28
[01/10 17:59:18    701s] (I)      Usage: 115305 = (56571 H, 58734 V) = (31.95% H, 25.52% V) = (9.674e+04um H, 1.004e+05um V)
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] (I)      ============  Phase 1d Route ============
[01/10 17:59:18    701s] (I)      Usage: 115553 = (56652 H, 58901 V) = (32.00% H, 25.59% V) = (9.687e+04um H, 1.007e+05um V)
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] (I)      ============  Phase 1e Route ============
[01/10 17:59:18    701s] (I)      Usage: 115553 = (56652 H, 58901 V) = (32.00% H, 25.59% V) = (9.687e+04um H, 1.007e+05um V)
[01/10 17:59:18    701s] [NR-eGR] Early Global Route overflow of layer group 1: 1.40% H + 0.19% V. EstWL: 1.975956e+05um
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] (I)      ============  Phase 1l Route ============
[01/10 17:59:18    701s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 17:59:18    701s] (I)      Layer  8:     166142     57100       126           0      168520    ( 0.00%) 
[01/10 17:59:18    701s] (I)      Layer  9:     176151     62609       564           0      177480    ( 0.00%) 
[01/10 17:59:18    701s] (I)      Layer 10:      63061     14437        17        3564       63845    ( 5.29%) 
[01/10 17:59:18    701s] (I)      Total:        405354    134146       707        3563      409844    ( 0.86%) 
[01/10 17:59:18    701s] (I)      
[01/10 17:59:18    701s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 17:59:18    701s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/10 17:59:18    701s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/10 17:59:18    701s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[01/10 17:59:18    701s] [NR-eGR] --------------------------------------------------------------------------------
[01/10 17:59:18    701s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal8 ( 8)        69( 0.35%)        13( 0.07%)         1( 0.01%)   ( 0.42%) 
[01/10 17:59:18    701s] [NR-eGR]  Metal9 ( 9)       284( 1.44%)        52( 0.26%)         1( 0.01%)   ( 1.71%) 
[01/10 17:59:18    701s] [NR-eGR] Metal10 (10)        17( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[01/10 17:59:18    701s] [NR-eGR] --------------------------------------------------------------------------------
[01/10 17:59:18    701s] [NR-eGR]        Total       370( 0.64%)        65( 0.11%)         2( 0.00%)   ( 0.75%) 
[01/10 17:59:18    701s] [NR-eGR] 
[01/10 17:59:18    701s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2930.77 MB )
[01/10 17:59:18    701s] (I)      total 2D Cap : 408504 = (177274 H, 231230 V)
[01/10 17:59:18    701s] [NR-eGR] Overflow after Early Global Route 1.70% H + 0.20% V
[01/10 17:59:18    701s] (I)      ============= Track Assignment ============
[01/10 17:59:18    701s] (I)      Started Track Assignment (1T) ( Curr Mem: 2930.77 MB )
[01/10 17:59:18    701s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 17:59:18    701s] (I)      Run Multi-thread track assignment
[01/10 17:59:18    701s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2930.77 MB )
[01/10 17:59:18    701s] (I)      Started Export ( Curr Mem: 2930.77 MB )
[01/10 17:59:18    701s] [NR-eGR]                  Length (um)    Vias 
[01/10 17:59:18    701s] [NR-eGR] -------------------------------------
[01/10 17:59:18    701s] [NR-eGR]  Metal1   (1H)             0   37683 
[01/10 17:59:18    701s] [NR-eGR]  Metal2   (2V)             0   37798 
[01/10 17:59:18    701s] [NR-eGR]  Metal3   (3H)             0   37844 
[01/10 17:59:18    701s] [NR-eGR]  Metal4   (4V)             0   37905 
[01/10 17:59:18    701s] [NR-eGR]  Metal5   (5H)             0   37929 
[01/10 17:59:18    701s] [NR-eGR]  Metal6   (6V)             0   37954 
[01/10 17:59:18    701s] [NR-eGR]  Metal7   (7H)             0   37964 
[01/10 17:59:18    701s] [NR-eGR]  Metal8   (8V)         84309   58007 
[01/10 17:59:18    701s] [NR-eGR]  Metal9   (9H)         99469    3734 
[01/10 17:59:18    701s] [NR-eGR]  Metal10  (10V)        24807       1 
[01/10 17:59:18    701s] [NR-eGR]  Metal11  (11H)            0       0 
[01/10 17:59:18    701s] [NR-eGR] -------------------------------------
[01/10 17:59:18    701s] [NR-eGR]           Total       208585  326819 
[01/10 17:59:18    701s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:59:18    701s] [NR-eGR] Total half perimeter of net bounding box: 169596um
[01/10 17:59:18    701s] [NR-eGR] Total length: 208585um, number of vias: 326819
[01/10 17:59:18    701s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:59:18    701s] [NR-eGR] Total eGR-routed clock nets wire length: 6896um, number of vias: 17479
[01/10 17:59:18    701s] [NR-eGR] --------------------------------------------------------------------------
[01/10 17:59:18    701s] (I)      Finished Export ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2930.77 MB )
[01/10 17:59:18    701s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 0.94 sec, Curr Mem: 2924.77 MB )
[01/10 17:59:18    701s] (I)      ========================================= Runtime Summary =========================================
[01/10 17:59:18    701s] (I)       Step                                              %        Start       Finish      Real       CPU 
[01/10 17:59:18    701s] (I)      ---------------------------------------------------------------------------------------------------
[01/10 17:59:18    701s] (I)       Early Global Route kernel                   100.00%  1742.33 sec  1743.27 sec  0.94 sec  0.93 sec 
[01/10 17:59:18    701s] (I)       +-Import and model                           10.26%  1742.34 sec  1742.43 sec  0.10 sec  0.10 sec 
[01/10 17:59:18    701s] (I)       | +-Create place DB                           4.73%  1742.34 sec  1742.38 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | +-Import place data                       4.71%  1742.34 sec  1742.38 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read instances and placement          1.33%  1742.34 sec  1742.35 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read nets                             3.33%  1742.35 sec  1742.38 sec  0.03 sec  0.03 sec 
[01/10 17:59:18    701s] (I)       | +-Create route DB                           4.67%  1742.38 sec  1742.43 sec  0.04 sec  0.05 sec 
[01/10 17:59:18    701s] (I)       | | +-Import route data (1T)                  4.61%  1742.38 sec  1742.43 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read blockages ( Layer 8-10 )         0.54%  1742.39 sec  1742.40 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read routing blockages              0.00%  1742.39 sec  1742.39 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read instance blockages             0.27%  1742.39 sec  1742.39 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read PG blockages                   0.05%  1742.39 sec  1742.39 sec  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read clock blockages                0.01%  1742.39 sec  1742.40 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read other blockages                0.01%  1742.40 sec  1742.40 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read halo blockages                 0.01%  1742.40 sec  1742.40 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Read boundary cut boxes             0.00%  1742.40 sec  1742.40 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read blackboxes                       0.00%  1742.40 sec  1742.40 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read prerouted                        0.76%  1742.40 sec  1742.40 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read unlegalized nets                 0.19%  1742.40 sec  1742.41 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Read nets                             0.44%  1742.41 sec  1742.41 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Set up via pillars                    0.01%  1742.41 sec  1742.41 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Initialize 3D grid graph              0.01%  1742.42 sec  1742.42 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Model blockage capacity               1.08%  1742.42 sec  1742.43 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Initialize 3D capacity              0.99%  1742.42 sec  1742.43 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | +-Read aux data                             0.00%  1742.43 sec  1742.43 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | +-Others data preparation                   0.14%  1742.43 sec  1742.43 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | +-Create route kernel                       0.47%  1742.43 sec  1742.43 sec  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       +-Global Routing                             26.50%  1742.44 sec  1742.68 sec  0.25 sec  0.25 sec 
[01/10 17:59:18    701s] (I)       | +-Initialization                            0.57%  1742.44 sec  1742.44 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | +-Net group 1                              25.04%  1742.44 sec  1742.68 sec  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)       | | +-Generate topology                       2.37%  1742.44 sec  1742.46 sec  0.02 sec  0.02 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1a                                5.25%  1742.47 sec  1742.52 sec  0.05 sec  0.05 sec 
[01/10 17:59:18    701s] (I)       | | | +-Pattern routing (1T)                  3.89%  1742.47 sec  1742.50 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.56%  1742.50 sec  1742.51 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Add via demand to 2D                  0.71%  1742.51 sec  1742.52 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1b                                1.61%  1742.52 sec  1742.53 sec  0.02 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | | +-Monotonic routing (1T)                1.55%  1742.52 sec  1742.53 sec  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1c                                0.58%  1742.53 sec  1742.54 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Two level Routing                     0.56%  1742.53 sec  1742.54 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Two Level Routing (Regular)         0.33%  1742.53 sec  1742.53 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  1742.54 sec  1742.54 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1d                                4.40%  1742.54 sec  1742.58 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | | +-Detoured routing (1T)                 4.37%  1742.54 sec  1742.58 sec  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1e                                0.05%  1742.58 sec  1742.58 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | | +-Route legalization                    0.00%  1742.58 sec  1742.58 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | | +-Phase 1l                               10.32%  1742.58 sec  1742.68 sec  0.10 sec  0.10 sec 
[01/10 17:59:18    701s] (I)       | | | +-Layer assignment (1T)                10.10%  1742.58 sec  1742.68 sec  0.09 sec  0.10 sec 
[01/10 17:59:18    701s] (I)       | +-Clean cong LA                             0.00%  1742.68 sec  1742.68 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       +-Export 3D cong map                          0.59%  1742.68 sec  1742.69 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | +-Export 2D cong map                        0.10%  1742.69 sec  1742.69 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       +-Extract Global 3D Wires                     0.74%  1742.71 sec  1742.72 sec  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       +-Track Assignment (1T)                      24.81%  1742.72 sec  1742.95 sec  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)       | +-Initialization                            0.09%  1742.72 sec  1742.72 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       | +-Track Assignment Kernel                  24.33%  1742.72 sec  1742.95 sec  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)       | +-Free Memory                               0.00%  1742.95 sec  1742.95 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       +-Export                                     32.90%  1742.95 sec  1743.26 sec  0.31 sec  0.30 sec 
[01/10 17:59:18    701s] (I)       | +-Export DB wires                          20.19%  1742.95 sec  1743.14 sec  0.19 sec  0.18 sec 
[01/10 17:59:18    701s] (I)       | | +-Export all nets                        15.07%  1742.97 sec  1743.11 sec  0.14 sec  0.14 sec 
[01/10 17:59:18    701s] (I)       | | +-Set wire vias                           3.46%  1743.11 sec  1743.14 sec  0.03 sec  0.03 sec 
[01/10 17:59:18    701s] (I)       | +-Report wirelength                         6.67%  1743.14 sec  1743.20 sec  0.06 sec  0.07 sec 
[01/10 17:59:18    701s] (I)       | +-Update net boxes                          5.92%  1743.20 sec  1743.26 sec  0.06 sec  0.05 sec 
[01/10 17:59:18    701s] (I)       | +-Update timing                             0.00%  1743.26 sec  1743.26 sec  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)       +-Postprocess design                          0.24%  1743.26 sec  1743.26 sec  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)      ======================= Summary by functions ========================
[01/10 17:59:18    701s] (I)       Lv  Step                                      %      Real       CPU 
[01/10 17:59:18    701s] (I)      ---------------------------------------------------------------------
[01/10 17:59:18    701s] (I)        0  Early Global Route kernel           100.00%  0.94 sec  0.93 sec 
[01/10 17:59:18    701s] (I)        1  Export                               32.90%  0.31 sec  0.30 sec 
[01/10 17:59:18    701s] (I)        1  Global Routing                       26.50%  0.25 sec  0.25 sec 
[01/10 17:59:18    701s] (I)        1  Track Assignment (1T)                24.81%  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)        1  Import and model                     10.26%  0.10 sec  0.10 sec 
[01/10 17:59:18    701s] (I)        1  Extract Global 3D Wires               0.74%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        1  Export 3D cong map                    0.59%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        1  Postprocess design                    0.24%  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        2  Net group 1                          25.04%  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)        2  Track Assignment Kernel              24.33%  0.23 sec  0.23 sec 
[01/10 17:59:18    701s] (I)        2  Export DB wires                      20.19%  0.19 sec  0.18 sec 
[01/10 17:59:18    701s] (I)        2  Report wirelength                     6.67%  0.06 sec  0.07 sec 
[01/10 17:59:18    701s] (I)        2  Update net boxes                      5.92%  0.06 sec  0.05 sec 
[01/10 17:59:18    701s] (I)        2  Create place DB                       4.73%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        2  Create route DB                       4.67%  0.04 sec  0.05 sec 
[01/10 17:59:18    701s] (I)        2  Initialization                        0.66%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Create route kernel                   0.47%  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        2  Others data preparation               0.14%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        3  Export all nets                      15.07%  0.14 sec  0.14 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1l                             10.32%  0.10 sec  0.10 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1a                              5.25%  0.05 sec  0.05 sec 
[01/10 17:59:18    701s] (I)        3  Import place data                     4.71%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        3  Import route data (1T)                4.61%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1d                              4.40%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        3  Set wire vias                         3.46%  0.03 sec  0.03 sec 
[01/10 17:59:18    701s] (I)        3  Generate topology                     2.37%  0.02 sec  0.02 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1b                              1.61%  0.02 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1c                              0.58%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        3  Phase 1e                              0.05%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Layer assignment (1T)                10.10%  0.09 sec  0.10 sec 
[01/10 17:59:18    701s] (I)        4  Detoured routing (1T)                 4.37%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        4  Pattern routing (1T)                  3.89%  0.04 sec  0.04 sec 
[01/10 17:59:18    701s] (I)        4  Read nets                             3.77%  0.04 sec  0.03 sec 
[01/10 17:59:18    701s] (I)        4  Monotonic routing (1T)                1.55%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Read instances and placement          1.33%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Model blockage capacity               1.08%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Read prerouted                        0.76%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Add via demand to 2D                  0.71%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Two level Routing                     0.56%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Pattern Routing Avoiding Blockages    0.56%  0.01 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Read blockages ( Layer 8-10 )         0.54%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        4  Read unlegalized nets                 0.19%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Initialize 3D capacity                0.99%  0.01 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        5  Two Level Routing (Regular)           0.33%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read instance blockages               0.27%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.01 sec 
[01/10 17:59:18    701s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[01/10 17:59:18    701s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[01/10 17:59:52    705s] <CMD> reportCongestion -hotSpot
[01/10 17:59:52    705s] OPERPROF: Starting HotSpotCal at level 1, MEM:2932.8M, EPOCH TIME: 1704902392.131114
[01/10 17:59:52    705s] [hotspot] +------------+---------------+---------------+
[01/10 17:59:52    705s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 17:59:52    705s] [hotspot] +------------+---------------+---------------+
[01/10 17:59:52    705s] [hotspot] | normalized |          3.56 |          8.44 |
[01/10 17:59:52    705s] [hotspot] +------------+---------------+---------------+
[01/10 17:59:52    705s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.56, normalized total congestion hotspot area = 8.44 (area is in unit of 4 std-cell row bins)
[01/10 17:59:52    705s] [hotspot] max/total 3.56/8.44, big hotspot (>10) total 0.00
[01/10 17:59:52    705s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] | top |            hotspot bbox             | hotspot score |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] |  1  |   206.52   103.93   220.20   117.61 |        3.11   |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] |  2  |   172.32    35.53   186.00    49.21 |        1.33   |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] |  3  |    69.72    35.53    83.40    49.21 |        0.89   |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] |  4  |   151.80    35.53   165.48    49.21 |        0.89   |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] [hotspot] |  5  |    56.04    97.09    69.72   110.77 |        0.89   |
[01/10 17:59:52    705s] [hotspot] +-----+-------------------------------------+---------------+
[01/10 17:59:52    705s] Top 5 hotspots total area: 7.11
[01/10 17:59:52    705s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2932.8M, EPOCH TIME: 1704902392.140468
[01/10 18:00:39    710s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 18:00:39    710s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 18:00:39    710s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 18:00:40    710s] <CMD> earlyGlobalRoute
[01/10 18:00:40    710s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2932.75 MB )
[01/10 18:00:40    710s] (I)      ==================== Layers =====================
[01/10 18:00:40    710s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 18:00:40    710s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 18:00:40    710s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 18:00:40    710s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 18:00:40    710s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 18:00:40    710s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 18:00:40    710s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 18:00:40    710s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 18:00:40    710s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 18:00:40    710s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 18:00:40    710s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 18:00:40    710s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 18:00:40    710s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 18:00:40    710s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 18:00:40    710s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 18:00:40    710s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 18:00:40    710s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 18:00:40    710s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 18:00:40    710s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 18:00:40    710s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 18:00:40    710s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 18:00:40    710s] (I)      Started Import and model ( Curr Mem: 2932.75 MB )
[01/10 18:00:40    710s] (I)      Default pattern map key = picorv32_default.
[01/10 18:00:40    710s] (I)      == Non-default Options ==
[01/10 18:00:40    710s] (I)      Maximum routing layer                              : 10
[01/10 18:00:40    710s] (I)      Minimum routing layer                              : 1
[01/10 18:00:40    710s] (I)      Number of threads                                  : 1
[01/10 18:00:40    710s] (I)      Method to set GCell size                           : row
[01/10 18:00:40    710s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 18:00:40    710s] (I)      Use row-based GCell size
[01/10 18:00:40    710s] (I)      Use row-based GCell align
[01/10 18:00:40    710s] (I)      layer 0 area = 80000
[01/10 18:00:40    710s] (I)      layer 1 area = 80000
[01/10 18:00:40    710s] (I)      layer 2 area = 80000
[01/10 18:00:40    710s] (I)      layer 3 area = 80000
[01/10 18:00:40    710s] (I)      layer 4 area = 80000
[01/10 18:00:40    710s] (I)      layer 5 area = 80000
[01/10 18:00:40    710s] (I)      layer 6 area = 80000
[01/10 18:00:40    710s] (I)      layer 7 area = 80000
[01/10 18:00:40    710s] (I)      layer 8 area = 80000
[01/10 18:00:40    710s] (I)      layer 9 area = 400000
[01/10 18:00:40    710s] (I)      GCell unit size   : 3420
[01/10 18:00:40    710s] (I)      GCell multiplier  : 1
[01/10 18:00:40    710s] (I)      GCell row height  : 3420
[01/10 18:00:40    710s] (I)      Actual row height : 3420
[01/10 18:00:40    710s] (I)      GCell align ref   : 30000 30020
[01/10 18:00:40    710s] [NR-eGR] Track table information for default rule: 
[01/10 18:00:40    710s] [NR-eGR] Metal1 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal2 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal3 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal4 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal5 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal6 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal7 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal8 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal9 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal10 has single uniform track structure
[01/10 18:00:40    710s] [NR-eGR] Metal11 has single uniform track structure
[01/10 18:00:40    710s] (I)      ==================== Default via =====================
[01/10 18:00:40    710s] (I)      +----+------------------+----------------------------+
[01/10 18:00:40    710s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 18:00:40    710s] (I)      +----+------------------+----------------------------+
[01/10 18:00:40    710s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 18:00:40    710s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 18:00:40    710s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 18:00:40    710s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 18:00:40    710s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 18:00:40    710s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 18:00:40    710s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 18:00:40    710s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 18:00:40    710s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 18:00:40    710s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 18:00:40    710s] (I)      +----+------------------+----------------------------+
[01/10 18:00:40    710s] [NR-eGR] Read 4704 PG shapes
[01/10 18:00:40    710s] [NR-eGR] Read 0 clock shapes
[01/10 18:00:40    710s] [NR-eGR] Read 0 other shapes
[01/10 18:00:40    710s] [NR-eGR] #Routing Blockages  : 0
[01/10 18:00:40    710s] [NR-eGR] #Instance Blockages : 392127
[01/10 18:00:40    710s] [NR-eGR] #PG Blockages       : 4704
[01/10 18:00:40    710s] [NR-eGR] #Halo Blockages     : 0
[01/10 18:00:40    710s] [NR-eGR] #Boundary Blockages : 0
[01/10 18:00:40    710s] [NR-eGR] #Clock Blockages    : 0
[01/10 18:00:40    710s] [NR-eGR] #Other Blockages    : 0
[01/10 18:00:40    710s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 18:00:40    710s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 18:00:40    710s] [NR-eGR] Read 10491 nets ( ignored 0 )
[01/10 18:00:40    710s] (I)      early_global_route_priority property id does not exist.
[01/10 18:00:40    710s] (I)      Read Num Blocks=396831  Num Prerouted Wires=0  Num CS=0
[01/10 18:00:40    710s] (I)      Layer 0 (H) : #blockages 392727 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 18:00:40    710s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 18:00:40    710s] (I)      Number of ignored nets                =      0
[01/10 18:00:40    710s] (I)      Number of connected nets              =      0
[01/10 18:00:40    710s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 18:00:40    710s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 18:00:40    710s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 18:00:40    710s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 18:00:40    710s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 18:00:40    710s] (I)      Ndr track 0 does not exist
[01/10 18:00:40    710s] (I)      ---------------------Grid Graph Info--------------------
[01/10 18:00:40    710s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 18:00:40    710s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 18:00:40    710s] (I)      Site width          :   400  (dbu)
[01/10 18:00:40    710s] (I)      Row height          :  3420  (dbu)
[01/10 18:00:40    710s] (I)      GCell row height    :  3420  (dbu)
[01/10 18:00:40    710s] (I)      GCell width         :  3420  (dbu)
[01/10 18:00:40    710s] (I)      GCell height        :  3420  (dbu)
[01/10 18:00:40    710s] (I)      Grid                :   146   136    10
[01/10 18:00:40    710s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 18:00:40    710s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 18:00:40    710s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 18:00:40    710s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 18:00:40    710s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 18:00:40    710s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 18:00:40    710s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 18:00:40    710s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 18:00:40    710s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 18:00:40    710s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 18:00:40    710s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 18:00:40    710s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 18:00:40    710s] (I)      --------------------------------------------------------
[01/10 18:00:40    710s] 
[01/10 18:00:40    710s] [NR-eGR] ============ Routing rule table ============
[01/10 18:00:40    710s] [NR-eGR] Rule id: 0  Nets: 10491
[01/10 18:00:40    710s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 18:00:40    710s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 18:00:40    710s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 18:00:40    710s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 18:00:40    710s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 18:00:40    710s] [NR-eGR] ========================================
[01/10 18:00:40    710s] [NR-eGR] 
[01/10 18:00:40    710s] (I)      =============== Blocked Tracks ===============
[01/10 18:00:40    710s] (I)      +-------+---------+----------+---------------+
[01/10 18:00:40    710s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 18:00:40    710s] (I)      +-------+---------+----------+---------------+
[01/10 18:00:40    710s] (I)      |     1 |  179434 |   132216 |        73.69% |
[01/10 18:00:40    710s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 18:00:40    710s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 18:00:40    710s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 18:00:40    710s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 18:00:40    710s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 18:00:40    710s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 18:00:40    710s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 18:00:40    710s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 18:00:40    710s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 18:00:40    710s] (I)      +-------+---------+----------+---------------+
[01/10 18:00:40    710s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.40 sec, Curr Mem: 2947.75 MB )
[01/10 18:00:40    710s] (I)      Reset routing kernel
[01/10 18:00:40    710s] (I)      Started Global Routing ( Curr Mem: 2947.75 MB )
[01/10 18:00:40    710s] (I)      totalPins=37987  totalGlobalPin=37005 (97.41%)
[01/10 18:00:40    710s] (I)      total 2D Cap : 1492362 = (759920 H, 732442 V)
[01/10 18:00:40    710s] [NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 10]
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1a Route ============
[01/10 18:00:40    710s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1b Route ============
[01/10 18:00:40    710s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 18:00:40    710s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[01/10 18:00:40    710s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 18:00:40    710s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1c Route ============
[01/10 18:00:40    710s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1d Route ============
[01/10 18:00:40    710s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1e Route ============
[01/10 18:00:40    710s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 18:00:40    710s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] (I)      ============  Phase 1l Route ============
[01/10 18:00:40    710s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 18:00:40    710s] (I)      Layer  1:      47066       161        37      121896       55584    (68.68%) 
[01/10 18:00:40    710s] (I)      Layer  2:     166142     48326         5           0      168520    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  3:     177067     44577         0           0      177480    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  4:     166142     17792         6           0      168520    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  5:     177067      7072         0           0      177480    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  6:     166142      1087         0           0      168520    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  7:     177067       435         0           0      177480    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  8:     166142       240         1           0      168520    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer  9:     176163        68         0           0      177480    ( 0.00%) 
[01/10 18:00:40    710s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 18:00:40    710s] (I)      Total:       1482059    119758        49      125459     1503428    ( 7.70%) 
[01/10 18:00:40    710s] (I)      
[01/10 18:00:40    710s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 18:00:40    710s] [NR-eGR]                        OverCon           OverCon            
[01/10 18:00:40    710s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 18:00:40    710s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 18:00:40    710s] [NR-eGR] ---------------------------------------------------------------
[01/10 18:00:40    710s] [NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 18:00:40    710s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 18:00:40    710s] [NR-eGR] ---------------------------------------------------------------
[01/10 18:00:40    710s] [NR-eGR]        Total        47( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 18:00:40    710s] [NR-eGR] 
[01/10 18:00:40    710s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2947.75 MB )
[01/10 18:00:40    710s] (I)      total 2D Cap : 1493523 = (760477 H, 733046 V)
[01/10 18:00:40    710s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 18:00:40    710s] (I)      ============= Track Assignment ============
[01/10 18:00:40    710s] (I)      Started Track Assignment (1T) ( Curr Mem: 2947.75 MB )
[01/10 18:00:40    710s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 18:00:40    710s] (I)      Run Multi-thread track assignment
[01/10 18:00:40    711s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2947.75 MB )
[01/10 18:00:40    711s] (I)      Started Export ( Curr Mem: 2947.75 MB )
[01/10 18:00:41    711s] [NR-eGR]                  Length (um)   Vias 
[01/10 18:00:41    711s] [NR-eGR] ------------------------------------
[01/10 18:00:41    711s] [NR-eGR]  Metal1   (1H)         15182  39618 
[01/10 18:00:41    711s] [NR-eGR]  Metal2   (2V)         71364  26212 
[01/10 18:00:41    711s] [NR-eGR]  Metal3   (3H)         73668   4477 
[01/10 18:00:41    711s] [NR-eGR]  Metal4   (4V)         30101   1218 
[01/10 18:00:41    711s] [NR-eGR]  Metal5   (5H)         12054    153 
[01/10 18:00:41    711s] [NR-eGR]  Metal6   (6V)          1897     39 
[01/10 18:00:41    711s] [NR-eGR]  Metal7   (7H)           728     27 
[01/10 18:00:41    711s] [NR-eGR]  Metal8   (8V)           429     10 
[01/10 18:00:41    711s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 18:00:41    711s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 18:00:41    711s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 18:00:41    711s] [NR-eGR] ------------------------------------
[01/10 18:00:41    711s] [NR-eGR]           Total       205536  71759 
[01/10 18:00:41    711s] [NR-eGR] --------------------------------------------------------------------------
[01/10 18:00:41    711s] [NR-eGR] Total half perimeter of net bounding box: 169596um
[01/10 18:00:41    711s] [NR-eGR] Total length: 205536um, number of vias: 71759
[01/10 18:00:41    711s] [NR-eGR] --------------------------------------------------------------------------
[01/10 18:00:41    711s] [NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3885
[01/10 18:00:41    711s] [NR-eGR] --------------------------------------------------------------------------
[01/10 18:00:41    711s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2947.75 MB )
[01/10 18:00:41    711s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.13 sec, Curr Mem: 2926.75 MB )
[01/10 18:00:41    711s] (I)      ====================================== Runtime Summary =======================================
[01/10 18:00:41    711s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 18:00:41    711s] (I)      ----------------------------------------------------------------------------------------------
[01/10 18:00:41    711s] (I)       Early Global Route kernel              100.00%  1824.44 sec  1825.57 sec  1.13 sec  1.13 sec 
[01/10 18:00:41    711s] (I)       +-Import and model                      35.81%  1824.44 sec  1824.85 sec  0.40 sec  0.41 sec 
[01/10 18:00:41    711s] (I)       | +-Create place DB                      4.28%  1824.44 sec  1824.49 sec  0.05 sec  0.06 sec 
[01/10 18:00:41    711s] (I)       | | +-Import place data                  4.26%  1824.44 sec  1824.49 sec  0.05 sec  0.06 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read instances and placement     1.29%  1824.44 sec  1824.46 sec  0.01 sec  0.02 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read nets                        2.93%  1824.46 sec  1824.49 sec  0.03 sec  0.04 sec 
[01/10 18:00:41    711s] (I)       | +-Create route DB                     30.41%  1824.49 sec  1824.84 sec  0.34 sec  0.34 sec 
[01/10 18:00:41    711s] (I)       | | +-Import route data (1T)            30.36%  1824.49 sec  1824.84 sec  0.34 sec  0.34 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read blockages ( Layer 1-10 )   20.64%  1824.50 sec  1824.73 sec  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read routing blockages         0.00%  1824.50 sec  1824.50 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read instance blockages       20.34%  1824.50 sec  1824.73 sec  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read PG blockages              0.10%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read clock blockages           0.01%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read other blockages           0.01%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read halo blockages            0.01%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Read boundary cut boxes        0.00%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read blackboxes                  0.00%  1824.73 sec  1824.73 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read prerouted                   1.37%  1824.73 sec  1824.75 sec  0.02 sec  0.02 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read unlegalized nets            0.20%  1824.75 sec  1824.75 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Read nets                        0.35%  1824.75 sec  1824.75 sec  0.00 sec  0.01 sec 
[01/10 18:00:41    711s] (I)       | | | +-Set up via pillars               0.01%  1824.76 sec  1824.76 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Initialize 3D grid graph         0.02%  1824.76 sec  1824.76 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Model blockage capacity          6.76%  1824.76 sec  1824.83 sec  0.08 sec  0.08 sec 
[01/10 18:00:41    711s] (I)       | | | | +-Initialize 3D capacity         6.54%  1824.76 sec  1824.83 sec  0.07 sec  0.07 sec 
[01/10 18:00:41    711s] (I)       | +-Read aux data                        0.00%  1824.84 sec  1824.84 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | +-Others data preparation              0.12%  1824.84 sec  1824.84 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | +-Create route kernel                  0.80%  1824.84 sec  1824.85 sec  0.01 sec  0.01 sec 
[01/10 18:00:41    711s] (I)       +-Global Routing                        23.44%  1824.85 sec  1825.11 sec  0.26 sec  0.26 sec 
[01/10 18:00:41    711s] (I)       | +-Initialization                       0.30%  1824.85 sec  1824.85 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | +-Net group 1                         21.90%  1824.85 sec  1825.10 sec  0.25 sec  0.25 sec 
[01/10 18:00:41    711s] (I)       | | +-Generate topology                  2.01%  1824.85 sec  1824.88 sec  0.02 sec  0.03 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1a                           4.36%  1824.88 sec  1824.93 sec  0.05 sec  0.05 sec 
[01/10 18:00:41    711s] (I)       | | | +-Pattern routing (1T)             3.87%  1824.88 sec  1824.93 sec  0.04 sec  0.05 sec 
[01/10 18:00:41    711s] (I)       | | | +-Add via demand to 2D             0.40%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1b                           0.02%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1c                           0.00%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1d                           0.00%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1e                           0.04%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | | +-Route legalization               0.00%  1824.93 sec  1824.93 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | | +-Phase 1l                          14.86%  1824.93 sec  1825.10 sec  0.17 sec  0.17 sec 
[01/10 18:00:41    711s] (I)       | | | +-Layer assignment (1T)           14.56%  1824.94 sec  1825.10 sec  0.16 sec  0.16 sec 
[01/10 18:00:41    711s] (I)       | +-Clean cong LA                        0.00%  1825.10 sec  1825.10 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       +-Export 3D cong map                     0.74%  1825.11 sec  1825.12 sec  0.01 sec  0.01 sec 
[01/10 18:00:41    711s] (I)       | +-Export 2D cong map                   0.07%  1825.12 sec  1825.12 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       +-Extract Global 3D Wires                0.43%  1825.16 sec  1825.17 sec  0.00 sec  0.01 sec 
[01/10 18:00:41    711s] (I)       +-Track Assignment (1T)                 20.38%  1825.17 sec  1825.40 sec  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)       | +-Initialization                       0.06%  1825.17 sec  1825.17 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       | +-Track Assignment Kernel             20.04%  1825.17 sec  1825.39 sec  0.23 sec  0.22 sec 
[01/10 18:00:41    711s] (I)       | +-Free Memory                          0.00%  1825.40 sec  1825.40 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       +-Export                                14.62%  1825.40 sec  1825.56 sec  0.17 sec  0.16 sec 
[01/10 18:00:41    711s] (I)       | +-Export DB wires                      7.91%  1825.40 sec  1825.49 sec  0.09 sec  0.09 sec 
[01/10 18:00:41    711s] (I)       | | +-Export all nets                    6.09%  1825.40 sec  1825.47 sec  0.07 sec  0.07 sec 
[01/10 18:00:41    711s] (I)       | | +-Set wire vias                      1.28%  1825.47 sec  1825.49 sec  0.01 sec  0.02 sec 
[01/10 18:00:41    711s] (I)       | +-Report wirelength                    2.98%  1825.49 sec  1825.52 sec  0.03 sec  0.03 sec 
[01/10 18:00:41    711s] (I)       | +-Update net boxes                     3.65%  1825.52 sec  1825.56 sec  0.04 sec  0.04 sec 
[01/10 18:00:41    711s] (I)       | +-Update timing                        0.00%  1825.56 sec  1825.56 sec  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)       +-Postprocess design                     0.27%  1825.56 sec  1825.56 sec  0.00 sec  0.01 sec 
[01/10 18:00:41    711s] (I)      ===================== Summary by functions =====================
[01/10 18:00:41    711s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 18:00:41    711s] (I)      ----------------------------------------------------------------
[01/10 18:00:41    711s] (I)        0  Early Global Route kernel      100.00%  1.13 sec  1.13 sec 
[01/10 18:00:41    711s] (I)        1  Import and model                35.81%  0.40 sec  0.41 sec 
[01/10 18:00:41    711s] (I)        1  Global Routing                  23.44%  0.26 sec  0.26 sec 
[01/10 18:00:41    711s] (I)        1  Track Assignment (1T)           20.38%  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)        1  Export                          14.62%  0.17 sec  0.16 sec 
[01/10 18:00:41    711s] (I)        1  Export 3D cong map               0.74%  0.01 sec  0.01 sec 
[01/10 18:00:41    711s] (I)        1  Extract Global 3D Wires          0.43%  0.00 sec  0.01 sec 
[01/10 18:00:41    711s] (I)        1  Postprocess design               0.27%  0.00 sec  0.01 sec 
[01/10 18:00:41    711s] (I)        2  Create route DB                 30.41%  0.34 sec  0.34 sec 
[01/10 18:00:41    711s] (I)        2  Net group 1                     21.90%  0.25 sec  0.25 sec 
[01/10 18:00:41    711s] (I)        2  Track Assignment Kernel         20.04%  0.23 sec  0.22 sec 
[01/10 18:00:41    711s] (I)        2  Export DB wires                  7.91%  0.09 sec  0.09 sec 
[01/10 18:00:41    711s] (I)        2  Create place DB                  4.28%  0.05 sec  0.06 sec 
[01/10 18:00:41    711s] (I)        2  Update net boxes                 3.65%  0.04 sec  0.04 sec 
[01/10 18:00:41    711s] (I)        2  Report wirelength                2.98%  0.03 sec  0.03 sec 
[01/10 18:00:41    711s] (I)        2  Create route kernel              0.80%  0.01 sec  0.01 sec 
[01/10 18:00:41    711s] (I)        2  Initialization                   0.36%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        3  Import route data (1T)          30.36%  0.34 sec  0.34 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1l                        14.86%  0.17 sec  0.17 sec 
[01/10 18:00:41    711s] (I)        3  Export all nets                  6.09%  0.07 sec  0.07 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1a                         4.36%  0.05 sec  0.05 sec 
[01/10 18:00:41    711s] (I)        3  Import place data                4.26%  0.05 sec  0.06 sec 
[01/10 18:00:41    711s] (I)        3  Generate topology                2.01%  0.02 sec  0.03 sec 
[01/10 18:00:41    711s] (I)        3  Set wire vias                    1.28%  0.01 sec  0.02 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Read blockages ( Layer 1-10 )   20.64%  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)        4  Layer assignment (1T)           14.56%  0.16 sec  0.16 sec 
[01/10 18:00:41    711s] (I)        4  Model blockage capacity          6.76%  0.08 sec  0.08 sec 
[01/10 18:00:41    711s] (I)        4  Pattern routing (1T)             3.87%  0.04 sec  0.05 sec 
[01/10 18:00:41    711s] (I)        4  Read nets                        3.28%  0.04 sec  0.05 sec 
[01/10 18:00:41    711s] (I)        4  Read prerouted                   1.37%  0.02 sec  0.02 sec 
[01/10 18:00:41    711s] (I)        4  Read instances and placement     1.29%  0.01 sec  0.02 sec 
[01/10 18:00:41    711s] (I)        4  Add via demand to 2D             0.40%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Read unlegalized nets            0.20%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read instance blockages         20.34%  0.23 sec  0.23 sec 
[01/10 18:00:41    711s] (I)        5  Initialize 3D capacity           6.54%  0.07 sec  0.07 sec 
[01/10 18:00:41    711s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 18:00:41    711s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 18:01:03    713s] <CMD> reportCongestion -hotSpot
[01/10 18:01:03    713s] OPERPROF: Starting HotSpotCal at level 1, MEM:2934.7M, EPOCH TIME: 1704902463.748258
[01/10 18:01:03    713s] [hotspot] +------------+---------------+---------------+
[01/10 18:01:03    713s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 18:01:03    713s] [hotspot] +------------+---------------+---------------+
[01/10 18:01:03    713s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 18:01:03    713s] [hotspot] +------------+---------------+---------------+
[01/10 18:01:03    713s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 18:01:03    713s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 18:01:03    713s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2934.7M, EPOCH TIME: 1704902463.751277
[01/10 18:01:15    714s] <CMD> getCTSMode -engine -quiet
[01/10 18:05:53    743s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/10 19:05:01   1096s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/10 19:05:08   1097s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/10 19:05:15   1097s] <CMD> set_ccopt_property target_skew 0.2
[01/10 19:05:21   1098s] <CMD> set_ccopt_property target_max_trans 0.2
[01/10 19:05:27   1099s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/10 19:05:36   1100s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/10 19:05:46   1101s] <CMD> set_ccopt_property target_skew 0.2
[01/10 19:05:53   1101s] <CMD> set_ccopt_property target_max_trans 0.2
[01/10 19:06:21   1104s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/10 19:06:21   1104s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/10 19:06:21   1104s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/10 19:06:21   1104s] Reset timing graph...
[01/10 19:06:21   1104s] Ignoring AAE DB Resetting ...
[01/10 19:06:21   1104s] Reset timing graph done.
[01/10 19:06:21   1104s] Ignoring AAE DB Resetting ...
[01/10 19:06:21   1105s] Analyzing clock structure...
[01/10 19:06:22   1105s] Analyzing clock structure done.
[01/10 19:06:22   1105s] Reset timing graph...
[01/10 19:06:22   1105s] Ignoring AAE DB Resetting ...
[01/10 19:06:22   1105s] Reset timing graph done.
[01/10 19:06:22   1105s] Wrote: step14_1.spec
[01/10 19:06:37   1107s] <CMD> ccopt_design
[01/10 19:06:37   1107s] #% Begin ccopt_design (date=01/10 19:06:37, mem=1922.4M)
[01/10 19:06:37   1107s] Turning off fast DC mode.
[01/10 19:06:37   1107s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:18:27.2/2:18:32.6 (0.1), mem = 2922.7M
[01/10 19:06:37   1107s] Runtime...
[01/10 19:06:37   1107s] **INFO: User's settings:
[01/10 19:06:37   1107s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/10 19:06:37   1107s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/10 19:06:37   1107s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/10 19:06:37   1107s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/10 19:06:37   1107s] setNanoRouteMode -timingEngine                      {}
[01/10 19:06:37   1107s] setDesignMode -process                              45
[01/10 19:06:37   1107s] setExtractRCMode -coupling_c_th                     0.1
[01/10 19:06:37   1107s] setExtractRCMode -engine                            preRoute
[01/10 19:06:37   1107s] setExtractRCMode -relative_c_th                     1
[01/10 19:06:37   1107s] setExtractRCMode -total_c_th                        0
[01/10 19:06:37   1107s] setDelayCalMode -enable_high_fanout                 true
[01/10 19:06:37   1107s] setDelayCalMode -engine                             aae
[01/10 19:06:37   1107s] setDelayCalMode -ignoreNetLoad                      false
[01/10 19:06:37   1107s] setDelayCalMode -socv_accuracy_mode                 low
[01/10 19:06:37   1107s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/10 19:06:37   1107s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/10 19:06:37   1107s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/10 19:06:37   1107s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/10 19:06:37   1107s] setOptMode -drcMargin                               0
[01/10 19:06:37   1107s] setOptMode -fixDrc                                  true
[01/10 19:06:37   1107s] setOptMode -optimizeFF                              true
[01/10 19:06:37   1107s] setOptMode -preserveAllSequential                   true
[01/10 19:06:37   1107s] setOptMode -setupTargetSlack                        0
[01/10 19:06:37   1107s] setPlaceMode -place_detail_check_route              false
[01/10 19:06:37   1107s] setPlaceMode -place_detail_preserve_routing         true
[01/10 19:06:37   1107s] setPlaceMode -place_detail_remove_affected_routing  false
[01/10 19:06:37   1107s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/10 19:06:37   1107s] setPlaceMode -place_global_clock_gate_aware         true
[01/10 19:06:37   1107s] setPlaceMode -place_global_cong_effort              high
[01/10 19:06:37   1107s] setPlaceMode -place_global_ignore_scan              true
[01/10 19:06:37   1107s] setPlaceMode -place_global_ignore_spare             false
[01/10 19:06:37   1107s] setPlaceMode -place_global_module_aware_spare       false
[01/10 19:06:37   1107s] setPlaceMode -place_global_place_io_pins            true
[01/10 19:06:37   1107s] setPlaceMode -place_global_reorder_scan             true
[01/10 19:06:37   1107s] setPlaceMode -powerDriven                           false
[01/10 19:06:37   1107s] setPlaceMode -timingDriven                          true
[01/10 19:06:37   1107s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/10 19:06:37   1107s] setRouteMode -earlyGlobalMaxRouteLayer              10
[01/10 19:06:37   1107s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/10 19:06:37   1107s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/10 19:06:37   1107s] 
[01/10 19:06:37   1107s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/10 19:06:37   1107s] (ccopt_design): create_ccopt_clock_tree_spec
[01/10 19:06:37   1107s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/10 19:06:37   1107s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/10 19:06:37   1107s] Reset timing graph...
[01/10 19:06:37   1107s] Ignoring AAE DB Resetting ...
[01/10 19:06:37   1107s] Reset timing graph done.
[01/10 19:06:37   1107s] Ignoring AAE DB Resetting ...
[01/10 19:06:38   1107s] Analyzing clock structure...
[01/10 19:06:38   1108s] Analyzing clock structure done.
[01/10 19:06:38   1108s] Reset timing graph...
[01/10 19:06:38   1108s] Ignoring AAE DB Resetting ...
[01/10 19:06:38   1108s] Reset timing graph done.
[01/10 19:06:38   1108s] Extracting original clock gating for clk...
[01/10 19:06:38   1108s]   clock_tree clk contains 1961 sinks and 0 clock gates.
[01/10 19:06:38   1108s] Extracting original clock gating for clk done.
[01/10 19:06:38   1108s] The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
[01/10 19:06:38   1108s] Checking clock tree convergence...
[01/10 19:06:38   1108s] Checking clock tree convergence done.
[01/10 19:06:38   1108s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/10 19:06:38   1108s] Set place::cacheFPlanSiteMark to 1
[01/10 19:06:38   1108s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/10 19:06:38   1108s] Using CCOpt effort standard.
[01/10 19:06:38   1108s] CCOpt::Phase::Initialization...
[01/10 19:06:38   1108s] Check Prerequisites...
[01/10 19:06:38   1108s] Leaving CCOpt scope - CheckPlace...
[01/10 19:06:38   1108s] OPERPROF: Starting checkPlace at level 1, MEM:2934.0M, EPOCH TIME: 1704906398.790929
[01/10 19:06:38   1108s] Processing tracks to init pin-track alignment.
[01/10 19:06:38   1108s] z: 2, totalTracks: 1
[01/10 19:06:38   1108s] z: 4, totalTracks: 1
[01/10 19:06:38   1108s] z: 6, totalTracks: 1
[01/10 19:06:38   1108s] z: 8, totalTracks: 1
[01/10 19:06:38   1108s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:38   1108s] All LLGs are deleted
[01/10 19:06:38   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2934.0M, EPOCH TIME: 1704906398.799916
[01/10 19:06:38   1108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2934.0M, EPOCH TIME: 1704906398.800356
[01/10 19:06:38   1108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2934.0M, EPOCH TIME: 1704906398.800809
[01/10 19:06:38   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2934.0M, EPOCH TIME: 1704906398.803217
[01/10 19:06:38   1108s] Max number of tech site patterns supported in site array is 256.
[01/10 19:06:38   1108s] Core basic site is CoreSite
[01/10 19:06:38   1108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2934.0M, EPOCH TIME: 1704906398.803822
[01/10 19:06:38   1108s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:06:38   1108s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:06:38   1108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2934.0M, EPOCH TIME: 1704906398.806363
[01/10 19:06:38   1108s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:06:38   1108s] SiteArray: use 761,856 bytes
[01/10 19:06:38   1108s] SiteArray: current memory after site array memory allocation 2934.0M
[01/10 19:06:38   1108s] SiteArray: FP blocked sites are writable
[01/10 19:06:38   1108s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:06:38   1108s] Atter site array init, number of instance map data is 0.
[01/10 19:06:38   1108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2934.0M, EPOCH TIME: 1704906398.814272
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:38   1108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2934.0M, EPOCH TIME: 1704906398.815347
[01/10 19:06:38   1108s] Begin checking placement ... (start mem=2934.0M, init mem=2934.0M)
[01/10 19:06:38   1108s] Begin checking exclusive groups violation ...
[01/10 19:06:38   1108s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:06:38   1108s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s] ...checkPlace normal is done!
[01/10 19:06:38   1108s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2934.0M, EPOCH TIME: 1704906398.969718
[01/10 19:06:38   1108s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2934.0M, EPOCH TIME: 1704906398.981201
[01/10 19:06:38   1108s] *info: Placed = 9495          
[01/10 19:06:38   1108s] *info: Unplaced = 0           
[01/10 19:06:38   1108s] Placement Density:71.30%(31834/44646)
[01/10 19:06:38   1108s] Placement Density (including fixed std cells):71.30%(31834/44646)
[01/10 19:06:38   1108s] All LLGs are deleted
[01/10 19:06:38   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9495).
[01/10 19:06:38   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2934.0M, EPOCH TIME: 1704906398.985753
[01/10 19:06:38   1108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2934.0M, EPOCH TIME: 1704906398.986106
[01/10 19:06:38   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:38   1108s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2934.0M)
[01/10 19:06:38   1108s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.197, MEM:2934.0M, EPOCH TIME: 1704906398.987825
[01/10 19:06:38   1108s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:38   1108s] Innovus will update I/O latencies
[01/10 19:06:38   1108s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s] 
[01/10 19:06:38   1108s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:38   1108s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:38   1108s] Info: 1 threads available for lower-level modules during optimization.
[01/10 19:06:38   1108s] Processing average sequential pin duty cycle 
[01/10 19:06:39   1108s] Executing ccopt post-processing.
[01/10 19:06:39   1108s] Synthesizing clock trees with CCOpt...
[01/10 19:06:39   1108s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:28.6/2:18:34.1 (0.1), mem = 2966.1M
[01/10 19:06:39   1108s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 19:06:39   1108s] CCOpt::Phase::PreparingToBalance...
[01/10 19:06:39   1108s] Leaving CCOpt scope - Initializing power interface...
[01/10 19:06:39   1108s] Processing average sequential pin duty cycle 
[01/10 19:06:39   1108s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:39   1108s] 
[01/10 19:06:39   1108s] Positive (advancing) pin insertion delays
[01/10 19:06:39   1108s] =========================================
[01/10 19:06:39   1108s] 
[01/10 19:06:39   1108s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/10 19:06:39   1108s] 
[01/10 19:06:39   1108s] Negative (delaying) pin insertion delays
[01/10 19:06:39   1108s] ========================================
[01/10 19:06:39   1108s] 
[01/10 19:06:39   1108s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/10 19:06:39   1108s] Notify start of optimization...
[01/10 19:06:39   1108s] Notify start of optimization done.
[01/10 19:06:39   1108s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/10 19:06:39   1108s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2966.1M, EPOCH TIME: 1704906399.084040
[01/10 19:06:39   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:39   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:39   1108s] All LLGs are deleted
[01/10 19:06:39   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:39   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:39   1108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2966.1M, EPOCH TIME: 1704906399.084240
[01/10 19:06:39   1108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2966.1M, EPOCH TIME: 1704906399.084323
[01/10 19:06:39   1108s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2964.1M, EPOCH TIME: 1704906399.085450
[01/10 19:06:39   1108s] ### Creating LA Mngr. totSessionCpu=0:18:29 mem=2964.1M
[01/10 19:06:39   1108s] 
[01/10 19:06:39   1108s] Trim Metal Layers:
[01/10 19:06:39   1108s] LayerId::1 widthSet size::2
[01/10 19:06:39   1108s] LayerId::2 widthSet size::2
[01/10 19:06:39   1108s] LayerId::3 widthSet size::2
[01/10 19:06:39   1108s] LayerId::4 widthSet size::2
[01/10 19:06:39   1108s] LayerId::5 widthSet size::2
[01/10 19:06:39   1108s] LayerId::6 widthSet size::2
[01/10 19:06:39   1108s] LayerId::7 widthSet size::2
[01/10 19:06:39   1108s] LayerId::8 widthSet size::2
[01/10 19:06:39   1108s] LayerId::9 widthSet size::2
[01/10 19:06:39   1108s] LayerId::10 widthSet size::2
[01/10 19:06:39   1108s] LayerId::11 widthSet size::2
[01/10 19:06:39   1108s] Updating RC grid for preRoute extraction ...
[01/10 19:06:39   1108s] eee: pegSigSF::1.070000
[01/10 19:06:39   1108s] Initializing multi-corner resistance tables ...
[01/10 19:06:39   1108s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 19:06:39   1108s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:06:39   1108s] eee: l::10 avDens::0.056755 usedTrk::81.522954 availTrk::1436.400000 sigTrk::81.522954
[01/10 19:06:39   1108s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:06:39   1108s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:06:39   1108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 19:06:39   1108s] ### Creating LA Mngr, finished. totSessionCpu=0:18:29 mem=2964.1M
[01/10 19:06:39   1108s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2964.09 MB )
[01/10 19:06:39   1108s] (I)      ==================== Layers =====================
[01/10 19:06:39   1108s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:39   1108s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:06:39   1108s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:39   1108s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:06:39   1108s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:06:39   1108s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:39   1108s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:06:39   1108s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:06:39   1108s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:06:39   1108s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:06:39   1108s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:06:39   1108s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:06:39   1108s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:06:39   1108s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:39   1108s] (I)      Started Import and model ( Curr Mem: 2964.09 MB )
[01/10 19:06:39   1108s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:39   1108s] (I)      == Non-default Options ==
[01/10 19:06:39   1108s] (I)      Maximum routing layer                              : 10
[01/10 19:06:39   1108s] (I)      Minimum routing layer                              : 1
[01/10 19:06:39   1108s] (I)      Number of threads                                  : 1
[01/10 19:06:39   1108s] (I)      Method to set GCell size                           : row
[01/10 19:06:39   1108s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:06:39   1108s] (I)      Use row-based GCell size
[01/10 19:06:39   1108s] (I)      Use row-based GCell align
[01/10 19:06:39   1108s] (I)      layer 0 area = 80000
[01/10 19:06:39   1108s] (I)      layer 1 area = 80000
[01/10 19:06:39   1108s] (I)      layer 2 area = 80000
[01/10 19:06:39   1108s] (I)      layer 3 area = 80000
[01/10 19:06:39   1108s] (I)      layer 4 area = 80000
[01/10 19:06:39   1108s] (I)      layer 5 area = 80000
[01/10 19:06:39   1108s] (I)      layer 6 area = 80000
[01/10 19:06:39   1108s] (I)      layer 7 area = 80000
[01/10 19:06:39   1108s] (I)      layer 8 area = 80000
[01/10 19:06:39   1108s] (I)      layer 9 area = 400000
[01/10 19:06:39   1108s] (I)      GCell unit size   : 3420
[01/10 19:06:39   1108s] (I)      GCell multiplier  : 1
[01/10 19:06:39   1108s] (I)      GCell row height  : 3420
[01/10 19:06:39   1108s] (I)      Actual row height : 3420
[01/10 19:06:39   1108s] (I)      GCell align ref   : 30000 30020
[01/10 19:06:39   1108s] [NR-eGR] Track table information for default rule: 
[01/10 19:06:39   1108s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:06:39   1108s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:06:39   1108s] (I)      ==================== Default via =====================
[01/10 19:06:39   1108s] (I)      +----+------------------+----------------------------+
[01/10 19:06:39   1108s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 19:06:39   1108s] (I)      +----+------------------+----------------------------+
[01/10 19:06:39   1108s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 19:06:39   1108s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 19:06:39   1108s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 19:06:39   1108s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 19:06:39   1108s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 19:06:39   1108s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 19:06:39   1108s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 19:06:39   1108s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 19:06:39   1108s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 19:06:39   1108s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 19:06:39   1108s] (I)      +----+------------------+----------------------------+
[01/10 19:06:39   1108s] [NR-eGR] Read 4704 PG shapes
[01/10 19:06:39   1108s] [NR-eGR] Read 0 clock shapes
[01/10 19:06:39   1108s] [NR-eGR] Read 0 other shapes
[01/10 19:06:39   1108s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:06:39   1108s] [NR-eGR] #Instance Blockages : 392127
[01/10 19:06:39   1108s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:06:39   1108s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:06:39   1108s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:06:39   1108s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:06:39   1108s] [NR-eGR] #Other Blockages    : 0
[01/10 19:06:39   1108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:06:39   1108s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:06:39   1109s] [NR-eGR] Read 10491 nets ( ignored 0 )
[01/10 19:06:39   1109s] (I)      early_global_route_priority property id does not exist.
[01/10 19:06:39   1109s] (I)      Read Num Blocks=396831  Num Prerouted Wires=0  Num CS=0
[01/10 19:06:39   1109s] (I)      Layer 0 (H) : #blockages 392727 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:06:39   1109s] (I)      Number of ignored nets                =      0
[01/10 19:06:39   1109s] (I)      Number of connected nets              =      0
[01/10 19:06:39   1109s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 19:06:39   1109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:06:39   1109s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:06:39   1109s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:06:39   1109s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 19:06:39   1109s] (I)      Ndr track 0 does not exist
[01/10 19:06:39   1109s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:06:39   1109s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:06:39   1109s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:06:39   1109s] (I)      Site width          :   400  (dbu)
[01/10 19:06:39   1109s] (I)      Row height          :  3420  (dbu)
[01/10 19:06:39   1109s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:06:39   1109s] (I)      GCell width         :  3420  (dbu)
[01/10 19:06:39   1109s] (I)      GCell height        :  3420  (dbu)
[01/10 19:06:39   1109s] (I)      Grid                :   146   136    10
[01/10 19:06:39   1109s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:06:39   1109s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:06:39   1109s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:06:39   1109s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:06:39   1109s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:06:39   1109s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:06:39   1109s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:06:39   1109s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:06:39   1109s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:06:39   1109s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:06:39   1109s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:06:39   1109s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:06:39   1109s] (I)      --------------------------------------------------------
[01/10 19:06:39   1109s] 
[01/10 19:06:39   1109s] [NR-eGR] ============ Routing rule table ============
[01/10 19:06:39   1109s] [NR-eGR] Rule id: 0  Nets: 10491
[01/10 19:06:39   1109s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:06:39   1109s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:06:39   1109s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:06:39   1109s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:06:39   1109s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:06:39   1109s] [NR-eGR] ========================================
[01/10 19:06:39   1109s] [NR-eGR] 
[01/10 19:06:39   1109s] (I)      =============== Blocked Tracks ===============
[01/10 19:06:39   1109s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:39   1109s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:06:39   1109s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:39   1109s] (I)      |     1 |  179434 |   132216 |        73.69% |
[01/10 19:06:39   1109s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:06:39   1109s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:06:39   1109s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:06:39   1109s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:06:39   1109s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:06:39   1109s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:06:39   1109s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:06:39   1109s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:06:39   1109s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:06:39   1109s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:39   1109s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2988.21 MB )
[01/10 19:06:39   1109s] (I)      Reset routing kernel
[01/10 19:06:39   1109s] (I)      Started Global Routing ( Curr Mem: 2988.21 MB )
[01/10 19:06:39   1109s] (I)      totalPins=37987  totalGlobalPin=37005 (97.41%)
[01/10 19:06:39   1109s] (I)      total 2D Cap : 1492362 = (759920 H, 732442 V)
[01/10 19:06:39   1109s] [NR-eGR] Layer group 1: route 10491 net(s) in layer range [1, 10]
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1a Route ============
[01/10 19:06:39   1109s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1b Route ============
[01/10 19:06:39   1109s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 19:06:39   1109s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[01/10 19:06:39   1109s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:06:39   1109s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1c Route ============
[01/10 19:06:39   1109s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1d Route ============
[01/10 19:06:39   1109s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1e Route ============
[01/10 19:06:39   1109s] (I)      Usage: 115150 = (56521 H, 58629 V) = (7.44% H, 8.00% V) = (9.665e+04um H, 1.003e+05um V)
[01/10 19:06:39   1109s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.969065e+05um
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] (I)      ============  Phase 1l Route ============
[01/10 19:06:39   1109s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:06:39   1109s] (I)      Layer  1:      47066       161        37      121896       55584    (68.68%) 
[01/10 19:06:39   1109s] (I)      Layer  2:     166142     48326         5           0      168520    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  3:     177067     44577         0           0      177480    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  4:     166142     17792         6           0      168520    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  5:     177067      7072         0           0      177480    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  6:     166142      1087         0           0      168520    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  7:     177067       435         0           0      177480    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  8:     166142       240         1           0      168520    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer  9:     176163        68         0           0      177480    ( 0.00%) 
[01/10 19:06:39   1109s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:06:39   1109s] (I)      Total:       1482059    119758        49      125459     1503428    ( 7.70%) 
[01/10 19:06:39   1109s] (I)      
[01/10 19:06:39   1109s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:06:39   1109s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:06:39   1109s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:06:39   1109s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:06:39   1109s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:06:39   1109s] [NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:06:39   1109s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:39   1109s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:06:39   1109s] [NR-eGR]        Total        47( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:06:39   1109s] [NR-eGR] 
[01/10 19:06:39   1109s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2988.21 MB )
[01/10 19:06:39   1109s] (I)      total 2D Cap : 1493523 = (760477 H, 733046 V)
[01/10 19:06:39   1109s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:06:39   1109s] (I)      ============= Track Assignment ============
[01/10 19:06:39   1109s] (I)      Started Track Assignment (1T) ( Curr Mem: 2988.21 MB )
[01/10 19:06:39   1109s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:06:39   1109s] (I)      Run Multi-thread track assignment
[01/10 19:06:40   1109s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2988.21 MB )
[01/10 19:06:40   1109s] (I)      Started Export ( Curr Mem: 2988.21 MB )
[01/10 19:06:40   1109s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:06:40   1109s] [NR-eGR] ------------------------------------
[01/10 19:06:40   1109s] [NR-eGR]  Metal1   (1H)         15182  39618 
[01/10 19:06:40   1109s] [NR-eGR]  Metal2   (2V)         71364  26212 
[01/10 19:06:40   1109s] [NR-eGR]  Metal3   (3H)         73668   4477 
[01/10 19:06:40   1109s] [NR-eGR]  Metal4   (4V)         30101   1218 
[01/10 19:06:40   1109s] [NR-eGR]  Metal5   (5H)         12054    153 
[01/10 19:06:40   1109s] [NR-eGR]  Metal6   (6V)          1897     39 
[01/10 19:06:40   1109s] [NR-eGR]  Metal7   (7H)           728     27 
[01/10 19:06:40   1109s] [NR-eGR]  Metal8   (8V)           429     10 
[01/10 19:06:40   1109s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:06:40   1109s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:06:40   1109s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:06:40   1109s] [NR-eGR] ------------------------------------
[01/10 19:06:40   1109s] [NR-eGR]           Total       205536  71759 
[01/10 19:06:40   1109s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:40   1109s] [NR-eGR] Total half perimeter of net bounding box: 169596um
[01/10 19:06:40   1109s] [NR-eGR] Total length: 205536um, number of vias: 71759
[01/10 19:06:40   1109s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:40   1109s] [NR-eGR] Total eGR-routed clock nets wire length: 6765um, number of vias: 3885
[01/10 19:06:40   1109s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:40   1109s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2988.21 MB )
[01/10 19:06:40   1109s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.09 sec, Curr Mem: 2974.21 MB )
[01/10 19:06:40   1109s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:06:40   1109s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:06:40   1109s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:06:40   1109s] (I)       Early Global Route kernel              100.00%  5783.59 sec  5784.68 sec  1.09 sec  1.08 sec 
[01/10 19:06:40   1109s] (I)       +-Import and model                      31.93%  5783.60 sec  5783.94 sec  0.35 sec  0.35 sec 
[01/10 19:06:40   1109s] (I)       | +-Create place DB                      4.83%  5783.60 sec  5783.65 sec  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)       | | +-Import place data                  4.82%  5783.60 sec  5783.65 sec  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read instances and placement     1.34%  5783.60 sec  5783.61 sec  0.01 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read nets                        3.43%  5783.61 sec  5783.65 sec  0.04 sec  0.03 sec 
[01/10 19:06:40   1109s] (I)       | +-Create route DB                     26.15%  5783.65 sec  5783.93 sec  0.28 sec  0.29 sec 
[01/10 19:06:40   1109s] (I)       | | +-Import route data (1T)            25.91%  5783.65 sec  5783.93 sec  0.28 sec  0.28 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read blockages ( Layer 1-10 )   18.55%  5783.66 sec  5783.86 sec  0.20 sec  0.20 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read routing blockages         0.00%  5783.66 sec  5783.66 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read instance blockages       18.11%  5783.66 sec  5783.86 sec  0.20 sec  0.19 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read PG blockages              0.27%  5783.86 sec  5783.86 sec  0.00 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read clock blockages           0.01%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read other blockages           0.01%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read halo blockages            0.02%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Read boundary cut boxes        0.00%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read blackboxes                  0.00%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read prerouted                   0.10%  5783.86 sec  5783.86 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read unlegalized nets            0.29%  5783.86 sec  5783.87 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Read nets                        0.37%  5783.87 sec  5783.87 sec  0.00 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Set up via pillars               0.00%  5783.87 sec  5783.87 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Initialize 3D grid graph         0.05%  5783.87 sec  5783.87 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Model blockage capacity          5.38%  5783.87 sec  5783.93 sec  0.06 sec  0.06 sec 
[01/10 19:06:40   1109s] (I)       | | | | +-Initialize 3D capacity         5.19%  5783.87 sec  5783.93 sec  0.06 sec  0.06 sec 
[01/10 19:06:40   1109s] (I)       | +-Read aux data                        0.00%  5783.93 sec  5783.93 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | +-Others data preparation              0.09%  5783.93 sec  5783.93 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | +-Create route kernel                  0.65%  5783.93 sec  5783.94 sec  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)       +-Global Routing                        23.06%  5783.94 sec  5784.19 sec  0.25 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)       | +-Initialization                       0.25%  5783.94 sec  5783.95 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | +-Net group 1                         21.92%  5783.95 sec  5784.19 sec  0.24 sec  0.24 sec 
[01/10 19:06:40   1109s] (I)       | | +-Generate topology                  1.68%  5783.95 sec  5783.97 sec  0.02 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1a                           4.38%  5783.97 sec  5784.02 sec  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Pattern routing (1T)             3.70%  5783.97 sec  5784.01 sec  0.04 sec  0.04 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Add via demand to 2D             0.60%  5784.01 sec  5784.02 sec  0.01 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1b                           0.01%  5784.02 sec  5784.02 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1c                           0.00%  5784.02 sec  5784.02 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1d                           0.00%  5784.02 sec  5784.02 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1e                           0.03%  5784.02 sec  5784.02 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Route legalization               0.00%  5784.02 sec  5784.02 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | | +-Phase 1l                          15.38%  5784.02 sec  5784.19 sec  0.17 sec  0.17 sec 
[01/10 19:06:40   1109s] (I)       | | | +-Layer assignment (1T)           15.15%  5784.02 sec  5784.18 sec  0.16 sec  0.16 sec 
[01/10 19:06:40   1109s] (I)       | +-Clean cong LA                        0.00%  5784.19 sec  5784.19 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       +-Export 3D cong map                     0.80%  5784.19 sec  5784.20 sec  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)       | +-Export 2D cong map                   0.06%  5784.20 sec  5784.20 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       +-Extract Global 3D Wires                0.62%  5784.20 sec  5784.21 sec  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)       +-Track Assignment (1T)                 24.30%  5784.21 sec  5784.47 sec  0.26 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)       | +-Initialization                       0.06%  5784.21 sec  5784.21 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       | +-Track Assignment Kernel             23.81%  5784.21 sec  5784.47 sec  0.26 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)       | +-Free Memory                          0.01%  5784.47 sec  5784.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       +-Export                                17.99%  5784.48 sec  5784.67 sec  0.20 sec  0.20 sec 
[01/10 19:06:40   1109s] (I)       | +-Export DB wires                      8.95%  5784.48 sec  5784.57 sec  0.10 sec  0.10 sec 
[01/10 19:06:40   1109s] (I)       | | +-Export all nets                    6.82%  5784.48 sec  5784.56 sec  0.07 sec  0.07 sec 
[01/10 19:06:40   1109s] (I)       | | +-Set wire vias                      1.52%  5784.56 sec  5784.57 sec  0.02 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)       | +-Report wirelength                    4.27%  5784.57 sec  5784.62 sec  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)       | +-Update net boxes                     4.67%  5784.62 sec  5784.67 sec  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)       | +-Update timing                        0.00%  5784.67 sec  5784.67 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)       +-Postprocess design                     0.22%  5784.67 sec  5784.67 sec  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)      ===================== Summary by functions =====================
[01/10 19:06:40   1109s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:06:40   1109s] (I)      ----------------------------------------------------------------
[01/10 19:06:40   1109s] (I)        0  Early Global Route kernel      100.00%  1.09 sec  1.08 sec 
[01/10 19:06:40   1109s] (I)        1  Import and model                31.93%  0.35 sec  0.35 sec 
[01/10 19:06:40   1109s] (I)        1  Track Assignment (1T)           24.30%  0.26 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)        1  Global Routing                  23.06%  0.25 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)        1  Export                          17.99%  0.20 sec  0.20 sec 
[01/10 19:06:40   1109s] (I)        1  Export 3D cong map               0.80%  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)        1  Extract Global 3D Wires          0.62%  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)        1  Postprocess design               0.22%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Create route DB                 26.15%  0.28 sec  0.29 sec 
[01/10 19:06:40   1109s] (I)        2  Track Assignment Kernel         23.81%  0.26 sec  0.25 sec 
[01/10 19:06:40   1109s] (I)        2  Net group 1                     21.92%  0.24 sec  0.24 sec 
[01/10 19:06:40   1109s] (I)        2  Export DB wires                  8.95%  0.10 sec  0.10 sec 
[01/10 19:06:40   1109s] (I)        2  Create place DB                  4.83%  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)        2  Update net boxes                 4.67%  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)        2  Report wirelength                4.27%  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)        2  Create route kernel              0.65%  0.01 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)        2  Initialization                   0.31%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        3  Import route data (1T)          25.91%  0.28 sec  0.28 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1l                        15.38%  0.17 sec  0.17 sec 
[01/10 19:06:40   1109s] (I)        3  Export all nets                  6.82%  0.07 sec  0.07 sec 
[01/10 19:06:40   1109s] (I)        3  Import place data                4.82%  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1a                         4.38%  0.05 sec  0.05 sec 
[01/10 19:06:40   1109s] (I)        3  Generate topology                1.68%  0.02 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)        3  Set wire vias                    1.52%  0.02 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Read blockages ( Layer 1-10 )   18.55%  0.20 sec  0.20 sec 
[01/10 19:06:40   1109s] (I)        4  Layer assignment (1T)           15.15%  0.16 sec  0.16 sec 
[01/10 19:06:40   1109s] (I)        4  Model blockage capacity          5.38%  0.06 sec  0.06 sec 
[01/10 19:06:40   1109s] (I)        4  Read nets                        3.80%  0.04 sec  0.04 sec 
[01/10 19:06:40   1109s] (I)        4  Pattern routing (1T)             3.70%  0.04 sec  0.04 sec 
[01/10 19:06:40   1109s] (I)        4  Read instances and placement     1.34%  0.01 sec  0.02 sec 
[01/10 19:06:40   1109s] (I)        4  Add via demand to 2D             0.60%  0.01 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        5  Read instance blockages         18.11%  0.20 sec  0.19 sec 
[01/10 19:06:40   1109s] (I)        5  Initialize 3D capacity           5.19%  0.06 sec  0.06 sec 
[01/10 19:06:40   1109s] (I)        5  Read PG blockages                0.27%  0.00 sec  0.01 sec 
[01/10 19:06:40   1109s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:06:40   1109s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/10 19:06:40   1109s] Legalization setup...
[01/10 19:06:40   1109s] Using cell based legalization.
[01/10 19:06:40   1109s] Initializing placement interface...
[01/10 19:06:40   1109s]   Use check_library -place or consult logv if problems occur.
[01/10 19:06:40   1109s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:06:40   1109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2967.2M, EPOCH TIME: 1704906400.271351
[01/10 19:06:40   1109s] Processing tracks to init pin-track alignment.
[01/10 19:06:40   1109s] z: 2, totalTracks: 1
[01/10 19:06:40   1109s] z: 4, totalTracks: 1
[01/10 19:06:40   1109s] z: 6, totalTracks: 1
[01/10 19:06:40   1109s] z: 8, totalTracks: 1
[01/10 19:06:40   1109s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:40   1109s] All LLGs are deleted
[01/10 19:06:40   1109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2967.2M, EPOCH TIME: 1704906400.283068
[01/10 19:06:40   1109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1704906400.283561
[01/10 19:06:40   1109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2967.2M, EPOCH TIME: 1704906400.286978
[01/10 19:06:40   1109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2967.2M, EPOCH TIME: 1704906400.289341
[01/10 19:06:40   1109s] Max number of tech site patterns supported in site array is 256.
[01/10 19:06:40   1109s] Core basic site is CoreSite
[01/10 19:06:40   1109s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:40   1109s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2967.2M, EPOCH TIME: 1704906400.337341
[01/10 19:06:40   1109s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:06:40   1109s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:06:40   1109s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2967.2M, EPOCH TIME: 1704906400.340062
[01/10 19:06:40   1109s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:06:40   1109s] SiteArray: use 761,856 bytes
[01/10 19:06:40   1109s] SiteArray: current memory after site array memory allocation 2967.2M
[01/10 19:06:40   1109s] SiteArray: FP blocked sites are writable
[01/10 19:06:40   1109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:06:40   1109s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2967.2M, EPOCH TIME: 1704906400.346592
[01/10 19:06:40   1109s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1704906400.346796
[01/10 19:06:40   1109s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:06:40   1109s] Atter site array init, number of instance map data is 0.
[01/10 19:06:40   1109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:2967.2M, EPOCH TIME: 1704906400.349465
[01/10 19:06:40   1109s] 
[01/10 19:06:40   1109s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:40   1109s] OPERPROF:     Starting CMU at level 3, MEM:2967.2M, EPOCH TIME: 1704906400.351414
[01/10 19:06:40   1109s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2967.2M, EPOCH TIME: 1704906400.353189
[01/10 19:06:40   1109s] 
[01/10 19:06:40   1109s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:40   1109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:2967.2M, EPOCH TIME: 1704906400.354783
[01/10 19:06:40   1109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2967.2M, EPOCH TIME: 1704906400.354889
[01/10 19:06:40   1109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1704906400.354975
[01/10 19:06:40   1109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2967.2MB).
[01/10 19:06:40   1109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:2967.2M, EPOCH TIME: 1704906400.360453
[01/10 19:06:40   1109s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:40   1109s] Initializing placement interface done.
[01/10 19:06:40   1109s] Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:06:40   1109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2967.2M, EPOCH TIME: 1704906400.360885
[01/10 19:06:40   1109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.054, MEM:2967.2M, EPOCH TIME: 1704906400.415146
[01/10 19:06:40   1109s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:40   1109s] Leaving CCOpt scope - Initializing placement interface...
[01/10 19:06:40   1109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2967.2M, EPOCH TIME: 1704906400.439983
[01/10 19:06:40   1109s] Processing tracks to init pin-track alignment.
[01/10 19:06:40   1109s] z: 2, totalTracks: 1
[01/10 19:06:40   1109s] z: 4, totalTracks: 1
[01/10 19:06:40   1109s] z: 6, totalTracks: 1
[01/10 19:06:40   1109s] z: 8, totalTracks: 1
[01/10 19:06:40   1109s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:40   1110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2967.2M, EPOCH TIME: 1704906400.454469
[01/10 19:06:40   1110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:40   1110s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:40   1110s] 
[01/10 19:06:40   1110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:40   1110s] OPERPROF:     Starting CMU at level 3, MEM:2967.2M, EPOCH TIME: 1704906400.506519
[01/10 19:06:40   1110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2967.2M, EPOCH TIME: 1704906400.508386
[01/10 19:06:40   1110s] 
[01/10 19:06:40   1110s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:40   1110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:2967.2M, EPOCH TIME: 1704906400.509985
[01/10 19:06:40   1110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2967.2M, EPOCH TIME: 1704906400.510073
[01/10 19:06:40   1110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2967.2M, EPOCH TIME: 1704906400.510154
[01/10 19:06:40   1110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2967.2MB).
[01/10 19:06:40   1110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2967.2M, EPOCH TIME: 1704906400.512398
[01/10 19:06:40   1110s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:40   1110s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:40   1110s] (I)      Load db... (mem=2967.2M)
[01/10 19:06:40   1110s] (I)      Read data from FE... (mem=2967.2M)
[01/10 19:06:40   1110s] (I)      Number of ignored instance 0
[01/10 19:06:40   1110s] (I)      Number of inbound cells 0
[01/10 19:06:40   1110s] (I)      Number of opened ILM blockages 0
[01/10 19:06:40   1110s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/10 19:06:40   1110s] (I)      numMoveCells=9495, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/10 19:06:40   1110s] (I)      cell height: 3420, count: 9495
[01/10 19:06:40   1110s] (I)      Read rows... (mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Reading non-standard rows with height 6840
[01/10 19:06:40   1110s] (I)      Done Read rows (cpu=0.000s, mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Done Read data from FE (cpu=0.010s, mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Done Load db (cpu=0.010s, mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Constructing placeable region... (mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Constructing bin map
[01/10 19:06:40   1110s] (I)      Initialize bin information with width=34200 height=34200
[01/10 19:06:40   1110s] (I)      Done constructing bin map
[01/10 19:06:40   1110s] (I)      Compute region effective width... (mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Done Compute region effective width (cpu=0.000s, mem=2969.3M)
[01/10 19:06:40   1110s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2969.3M)
[01/10 19:06:40   1110s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:06:40   1110s] Validating CTS configuration...
[01/10 19:06:40   1110s] Checking module port directions...
[01/10 19:06:40   1110s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:40   1110s] Non-default CCOpt properties:
[01/10 19:06:40   1110s]   Public non-default CCOpt properties:
[01/10 19:06:40   1110s]     cts_merge_clock_gates is set for at least one object
[01/10 19:06:40   1110s]     cts_merge_clock_logic is set for at least one object
[01/10 19:06:40   1110s]     route_type is set for at least one object
[01/10 19:06:40   1110s]     source_driver is set for at least one object
[01/10 19:06:40   1110s]     target_max_trans is set for at least one object
[01/10 19:06:40   1110s]     target_max_trans_sdc is set for at least one object
[01/10 19:06:40   1110s]     target_skew is set for at least one object
[01/10 19:06:40   1110s]   No private non-default CCOpt properties
[01/10 19:06:40   1110s] 
[01/10 19:06:40   1110s] Trim Metal Layers:
[01/10 19:06:40   1110s] LayerId::1 widthSet size::2
[01/10 19:06:40   1110s] LayerId::2 widthSet size::2
[01/10 19:06:40   1110s] LayerId::3 widthSet size::2
[01/10 19:06:40   1110s] LayerId::4 widthSet size::2
[01/10 19:06:40   1110s] LayerId::5 widthSet size::2
[01/10 19:06:40   1110s] LayerId::6 widthSet size::2
[01/10 19:06:40   1110s] LayerId::7 widthSet size::2
[01/10 19:06:40   1110s] LayerId::8 widthSet size::2
[01/10 19:06:40   1110s] LayerId::9 widthSet size::2
[01/10 19:06:40   1110s] LayerId::10 widthSet size::2
[01/10 19:06:40   1110s] LayerId::11 widthSet size::2
[01/10 19:06:40   1110s] Updating RC grid for preRoute extraction ...
[01/10 19:06:40   1110s] eee: pegSigSF::1.070000
[01/10 19:06:40   1110s] Initializing multi-corner resistance tables ...
[01/10 19:06:40   1110s] eee: l::1 avDens::0.144431 usedTrk::2573.755296 availTrk::17820.000000 sigTrk::2573.755296
[01/10 19:06:40   1110s] eee: l::2 avDens::0.284354 usedTrk::4181.705483 availTrk::14706.000000 sigTrk::4181.705483
[01/10 19:06:40   1110s] eee: l::3 avDens::0.274612 usedTrk::4325.139739 availTrk::15750.000000 sigTrk::4325.139739
[01/10 19:06:40   1110s] eee: l::4 avDens::0.122781 usedTrk::1774.120672 availTrk::14449.500000 sigTrk::1774.120672
[01/10 19:06:40   1110s] eee: l::5 avDens::0.054894 usedTrk::721.302366 availTrk::13140.000000 sigTrk::721.302366
[01/10 19:06:40   1110s] eee: l::6 avDens::0.020555 usedTrk::114.236462 availTrk::5557.500000 sigTrk::114.236462
[01/10 19:06:40   1110s] eee: l::7 avDens::0.019080 usedTrk::48.080409 availTrk::2520.000000 sigTrk::48.080409
[01/10 19:06:40   1110s] eee: l::8 avDens::0.015531 usedTrk::26.558187 availTrk::1710.000000 sigTrk::26.558187
[01/10 19:06:40   1110s] eee: l::9 avDens::0.014387 usedTrk::7.768830 availTrk::540.000000 sigTrk::7.768830
[01/10 19:06:40   1110s] eee: l::10 avDens::0.056796 usedTrk::81.581463 availTrk::1436.400000 sigTrk::81.581463
[01/10 19:06:40   1110s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:06:40   1110s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:06:40   1110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252587 uaWl=1.000000 uaWlH=0.220506 aWlH=0.000000 lMod=0 pMax=0.817900 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:06:40   1110s] Route type trimming info:
[01/10 19:06:40   1110s]   The following route types were modified by the autotrimmer:
[01/10 19:06:40   1110s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/10 19:06:40   1110s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/10 19:06:40   1110s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/10 19:06:40   1110s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/10 19:06:40   1110s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/10 19:06:40   1110s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/10 19:06:40   1110s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/10 19:06:40   1110s] End AAE Lib Interpolated Model. (MEM=2969.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] Accumulated time to calculate placeable region: 0
[01/10 19:06:40   1110s] (I)      Initializing Steiner engine. 
[01/10 19:06:40   1110s] (I)      ==================== Layers =====================
[01/10 19:06:40   1110s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:40   1110s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:06:40   1110s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:40   1110s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:06:40   1110s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:06:40   1110s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:40   1110s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:06:40   1110s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:06:40   1110s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:06:40   1110s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:06:40   1110s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:06:40   1110s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:06:40   1110s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:06:40   1110s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:41   1110s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/10 19:06:41   1110s] Original list had 6 cells:
[01/10 19:06:41   1110s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/10 19:06:41   1110s] New trimmed list has 4 cells:
[01/10 19:06:41   1110s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/10 19:06:41   1110s] Original list had 7 cells:
[01/10 19:06:41   1110s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/10 19:06:41   1110s] New trimmed list has 4 cells:
[01/10 19:06:41   1110s] INVX3 INVX2 INVX1 INVXL 
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:41   1110s] Accumulated time to calculate placeable region: 0.01
[01/10 19:06:42   1111s] Clock tree balancer configuration for clock_tree clk:
[01/10 19:06:42   1111s] Non-default CCOpt properties:
[01/10 19:06:42   1111s]   Public non-default CCOpt properties:
[01/10 19:06:42   1111s]     cts_merge_clock_gates: true (default: false)
[01/10 19:06:42   1111s]     cts_merge_clock_logic: true (default: false)
[01/10 19:06:42   1111s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/10 19:06:42   1111s]     route_type (top): default_route_type_nonleaf (default: default)
[01/10 19:06:42   1111s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/10 19:06:42   1111s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/10 19:06:42   1111s]   No private non-default CCOpt properties
[01/10 19:06:42   1111s] For power domain auto-default:
[01/10 19:06:42   1111s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/10 19:06:42   1111s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/10 19:06:42   1111s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/10 19:06:42   1111s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/10 19:06:42   1111s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
[01/10 19:06:42   1111s] Top Routing info:
[01/10 19:06:42   1111s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:06:42   1111s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] Trunk Routing info:
[01/10 19:06:42   1111s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:06:42   1111s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] Leaf Routing info:
[01/10 19:06:42   1111s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:06:42   1111s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/10 19:06:42   1111s]   Slew time target (leaf):    0.200ns
[01/10 19:06:42   1111s]   Slew time target (trunk):   0.200ns
[01/10 19:06:42   1111s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/10 19:06:42   1111s]   Buffer unit delay: 0.142ns
[01/10 19:06:42   1111s]   Buffer max distance: 145.485um
[01/10 19:06:42   1111s] Fastest wire driving cells and distances:
[01/10 19:06:42   1111s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/10 19:06:42   1111s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/10 19:06:42   1111s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/10 19:06:42   1111s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Logic Sizing Table:
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------
[01/10 19:06:42   1111s] Cell    Instance count    Source    Eligible library cells
[01/10 19:06:42   1111s] ----------------------------------------------------------
[01/10 19:06:42   1111s]   (empty table)
[01/10 19:06:42   1111s] ----------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/10 19:06:42   1111s]   Sources:                     pin clk
[01/10 19:06:42   1111s]   Total number of sinks:       1961
[01/10 19:06:42   1111s]   Delay constrained sinks:     1961
[01/10 19:06:42   1111s]   Constrains:                  default
[01/10 19:06:42   1111s]   Non-leaf sinks:              0
[01/10 19:06:42   1111s]   Ignore pins:                 0
[01/10 19:06:42   1111s]  Timing corner default_emulate_delay_corner:both.late:
[01/10 19:06:42   1111s]   Skew target:                 0.200ns
[01/10 19:06:42   1111s] Primary reporting skew groups are:
[01/10 19:06:42   1111s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Clock DAG stats initial state:
[01/10 19:06:42   1111s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/10 19:06:42   1111s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:42   1111s]   misc counts      : r=1, pp=0
[01/10 19:06:42   1111s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/10 19:06:42   1111s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/10 19:06:42   1111s] Clock DAG hash initial state: 10701445953793432729 14257117029644309300
[01/10 19:06:42   1111s] CTS services accumulated run-time stats initial state:
[01/10 19:06:42   1111s]   delay calculator: calls=5007, total_wall_time=0.136s, mean_wall_time=0.027ms
[01/10 19:06:42   1111s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/10 19:06:42   1111s]   steiner router: calls=5008, total_wall_time=0.060s, mean_wall_time=0.012ms
[01/10 19:06:42   1111s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:06:42   1111s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Layer information for route type default_route_type_nonleaf:
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:06:42   1111s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] Metal1     N            H          1.227         0.160         0.196
[01/10 19:06:42   1111s] Metal2     N            V          0.755         0.143         0.108
[01/10 19:06:42   1111s] Metal3     Y            H          0.755         0.151         0.114
[01/10 19:06:42   1111s] Metal4     Y            V          0.755         0.146         0.110
[01/10 19:06:42   1111s] Metal5     N            H          0.755         0.146         0.110
[01/10 19:06:42   1111s] Metal6     N            V          0.755         0.150         0.113
[01/10 19:06:42   1111s] Metal7     N            H          0.755         0.153         0.116
[01/10 19:06:42   1111s] Metal8     N            V          0.268         0.153         0.041
[01/10 19:06:42   1111s] Metal9     N            H          0.268         0.967         0.259
[01/10 19:06:42   1111s] Metal10    N            V          0.097         0.459         0.045
[01/10 19:06:42   1111s] Metal11    N            H          0.095         0.587         0.056
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:06:42   1111s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Layer information for route type l_route_ccopt_autotrimmed:
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:06:42   1111s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] Metal1     N            H          1.227         0.160         0.196
[01/10 19:06:42   1111s] Metal2     N            V          0.755         0.143         0.108
[01/10 19:06:42   1111s] Metal3     N            H          0.755         0.151         0.114
[01/10 19:06:42   1111s] Metal4     N            V          0.755         0.146         0.110
[01/10 19:06:42   1111s] Metal5     Y            H          0.755         0.146         0.110
[01/10 19:06:42   1111s] Metal6     Y            V          0.755         0.150         0.113
[01/10 19:06:42   1111s] Metal7     Y            H          0.755         0.153         0.116
[01/10 19:06:42   1111s] Metal8     N            V          0.268         0.153         0.041
[01/10 19:06:42   1111s] Metal9     N            H          0.268         0.967         0.259
[01/10 19:06:42   1111s] Metal10    N            V          0.097         0.459         0.045
[01/10 19:06:42   1111s] Metal11    N            H          0.095         0.587         0.056
[01/10 19:06:42   1111s] ----------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:06:42   1111s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Layer information for route type t_route_ccopt_autotrimmed:
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------------
[01/10 19:06:42   1111s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/10 19:06:42   1111s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/10 19:06:42   1111s]                                                                           to Layer
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------------
[01/10 19:06:42   1111s] Metal1     N            H          0.818         0.190         0.156         3
[01/10 19:06:42   1111s] Metal2     N            V          0.503         0.182         0.092         3
[01/10 19:06:42   1111s] Metal3     N            H          0.503         0.189         0.095         3
[01/10 19:06:42   1111s] Metal4     N            V          0.503         0.184         0.093         3
[01/10 19:06:42   1111s] Metal5     Y            H          0.503         0.190         0.096         3
[01/10 19:06:42   1111s] Metal6     Y            V          0.503         0.190         0.096         3
[01/10 19:06:42   1111s] Metal7     Y            H          0.503         0.190         0.095         3
[01/10 19:06:42   1111s] Metal8     N            V          0.178         0.192         0.034         3
[01/10 19:06:42   1111s] Metal9     N            H          0.178         1.175         0.210         3
[01/10 19:06:42   1111s] Metal10    N            V          0.065         0.402         0.026         7
[01/10 19:06:42   1111s] Metal11    N            H          0.064         0.477         0.030         7
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Via selection for estimated routes (rule default):
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/10 19:06:42   1111s] Range                                (Ohm)    (fF)     (fs)     Only
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/10 19:06:42   1111s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/10 19:06:42   1111s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/10 19:06:42   1111s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/10 19:06:42   1111s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/10 19:06:42   1111s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/10 19:06:42   1111s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/10 19:06:42   1111s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/10 19:06:42   1111s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/10 19:06:42   1111s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Via selection for estimated routes (rule NDR_13):
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/10 19:06:42   1111s] Range                                (Ohm)    (fF)     (fs)     Only
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/10 19:06:42   1111s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/10 19:06:42   1111s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/10 19:06:42   1111s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/10 19:06:42   1111s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/10 19:06:42   1111s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/10 19:06:42   1111s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/10 19:06:42   1111s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/10 19:06:42   1111s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/10 19:06:42   1111s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/10 19:06:42   1111s] ----------------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] No ideal or dont_touch nets found in the clock tree
[01/10 19:06:42   1111s] No dont_touch hnets found in the clock tree
[01/10 19:06:42   1111s] No dont_touch hpins found in the clock network.
[01/10 19:06:42   1111s] Checking for illegal sizes of clock logic instances...
[01/10 19:06:42   1111s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Filtering reasons for cell type: buffer
[01/10 19:06:42   1111s] =======================================
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] Clock trees    Power domain    Reason                         Library cells
[01/10 19:06:42   1111s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/10 19:06:42   1111s]                                                                 CLKBUFX8 }
[01/10 19:06:42   1111s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/10 19:06:42   1111s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Filtering reasons for cell type: inverter
[01/10 19:06:42   1111s] =========================================
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] Clock trees    Power domain    Reason                         Library cells
[01/10 19:06:42   1111s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/10 19:06:42   1111s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/10 19:06:42   1111s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/10 19:06:42   1111s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:02.1)
[01/10 19:06:42   1111s] CCOpt configuration status: all checks passed.
[01/10 19:06:42   1111s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/10 19:06:42   1111s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/10 19:06:42   1111s]   No exclusion drivers are needed.
[01/10 19:06:42   1111s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/10 19:06:42   1111s] Antenna diode management...
[01/10 19:06:42   1111s]   Found 0 antenna diodes in the clock trees.
[01/10 19:06:42   1111s]   
[01/10 19:06:42   1111s] Antenna diode management done.
[01/10 19:06:42   1111s] Adding driver cells for primary IOs...
[01/10 19:06:42   1111s]   
[01/10 19:06:42   1111s]   ----------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/10 19:06:42   1111s]   ----------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s]     (empty table)
[01/10 19:06:42   1111s]   ----------------------------------------------------------------------------------------------
[01/10 19:06:42   1111s]   
[01/10 19:06:42   1111s]   
[01/10 19:06:42   1111s] Adding driver cells for primary IOs done.
[01/10 19:06:42   1111s] Adding driver cell for primary IO roots...
[01/10 19:06:42   1111s] Adding driver cell for primary IO roots done.
[01/10 19:06:42   1111s] Maximizing clock DAG abstraction...
[01/10 19:06:42   1111s]   Removing clock DAG drivers
[01/10 19:06:42   1111s] Maximizing clock DAG abstraction done.
[01/10 19:06:42   1111s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.2 real=0:00:03.6)
[01/10 19:06:42   1111s] Synthesizing clock trees...
[01/10 19:06:42   1111s]   Preparing To Balance...
[01/10 19:06:42   1111s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:06:42   1111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3017.6M, EPOCH TIME: 1704906402.631719
[01/10 19:06:42   1111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.041, MEM:3017.6M, EPOCH TIME: 1704906402.673013
[01/10 19:06:42   1111s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:42   1111s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:06:42   1111s] OPERPROF: Starting DPlace-Init at level 1, MEM:3008.0M, EPOCH TIME: 1704906402.673458
[01/10 19:06:42   1111s] Processing tracks to init pin-track alignment.
[01/10 19:06:42   1111s] z: 2, totalTracks: 1
[01/10 19:06:42   1111s] z: 4, totalTracks: 1
[01/10 19:06:42   1111s] z: 6, totalTracks: 1
[01/10 19:06:42   1111s] z: 8, totalTracks: 1
[01/10 19:06:42   1111s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:42   1111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3008.0M, EPOCH TIME: 1704906402.682826
[01/10 19:06:42   1111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:42   1111s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:42   1111s] OPERPROF:     Starting CMU at level 3, MEM:3008.0M, EPOCH TIME: 1704906402.725029
[01/10 19:06:42   1111s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3008.0M, EPOCH TIME: 1704906402.726216
[01/10 19:06:42   1111s] 
[01/10 19:06:42   1111s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:42   1111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:3008.0M, EPOCH TIME: 1704906402.727266
[01/10 19:06:42   1111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3008.0M, EPOCH TIME: 1704906402.727324
[01/10 19:06:42   1111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3008.0M, EPOCH TIME: 1704906402.727380
[01/10 19:06:42   1111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3008.0MB).
[01/10 19:06:42   1111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.055, MEM:3008.0M, EPOCH TIME: 1704906402.728824
[01/10 19:06:42   1111s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[01/10 19:06:42   1111s]   Merging duplicate siblings in DAG...
[01/10 19:06:42   1111s]     Clock DAG stats before merging:
[01/10 19:06:42   1111s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/10 19:06:42   1111s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:42   1111s]       misc counts      : r=1, pp=0
[01/10 19:06:42   1111s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/10 19:06:42   1111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/10 19:06:42   1111s]     Clock DAG hash before merging: 10701445953793432729 14257117029644309300
[01/10 19:06:42   1111s]     CTS services accumulated run-time stats before merging:
[01/10 19:06:42   1111s]       delay calculator: calls=5007, total_wall_time=0.136s, mean_wall_time=0.027ms
[01/10 19:06:42   1111s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/10 19:06:42   1111s]       steiner router: calls=5008, total_wall_time=0.060s, mean_wall_time=0.012ms
[01/10 19:06:42   1111s]     Resynthesising clock tree into netlist...
[01/10 19:06:42   1111s]       Reset timing graph...
[01/10 19:06:42   1111s] Ignoring AAE DB Resetting ...
[01/10 19:06:42   1111s]       Reset timing graph done.
[01/10 19:06:42   1111s]     Resynthesising clock tree into netlist done.
[01/10 19:06:42   1111s]     Merging duplicate clock dag driver clones in DAG...
[01/10 19:06:42   1111s]     Merging duplicate clock dag driver clones in DAG done.
[01/10 19:06:42   1111s]     
[01/10 19:06:42   1111s]     Disconnecting clock tree from netlist...
[01/10 19:06:42   1111s]     Disconnecting clock tree from netlist done.
[01/10 19:06:42   1111s]   Merging duplicate siblings in DAG done.
[01/10 19:06:42   1111s]   Applying movement limits...
[01/10 19:06:42   1111s]   Applying movement limits done.
[01/10 19:06:42   1111s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:42   1111s]   CCOpt::Phase::Construction...
[01/10 19:06:42   1111s]   Stage::Clustering...
[01/10 19:06:42   1111s]   Clustering...
[01/10 19:06:42   1111s]     Clock DAG hash before 'Clustering': 10701445953793432729 14257117029644309300
[01/10 19:06:42   1111s]     CTS services accumulated run-time stats before 'Clustering':
[01/10 19:06:42   1111s]       delay calculator: calls=5007, total_wall_time=0.136s, mean_wall_time=0.027ms
[01/10 19:06:42   1111s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/10 19:06:42   1111s]       steiner router: calls=5008, total_wall_time=0.060s, mean_wall_time=0.012ms
[01/10 19:06:42   1111s]     Initialize for clustering...
[01/10 19:06:42   1111s]     Clock DAG stats before clustering:
[01/10 19:06:42   1111s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/10 19:06:42   1111s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:42   1111s]       misc counts      : r=1, pp=0
[01/10 19:06:42   1111s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/10 19:06:42   1111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/10 19:06:42   1111s]     Clock DAG hash before clustering: 10701445953793432729 14257117029644309300
[01/10 19:06:42   1111s]     CTS services accumulated run-time stats before clustering:
[01/10 19:06:42   1111s]       delay calculator: calls=5007, total_wall_time=0.136s, mean_wall_time=0.027ms
[01/10 19:06:42   1111s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/10 19:06:42   1111s]       steiner router: calls=5008, total_wall_time=0.060s, mean_wall_time=0.012ms
[01/10 19:06:42   1111s]     Computing max distances from locked parents...
[01/10 19:06:42   1111s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/10 19:06:42   1111s]     Computing max distances from locked parents done.
[01/10 19:06:42   1111s]     Computing optimal clock node locations...
[01/10 19:06:42   1111s]     : ...20% ...40% ...60% ...80% ...100% 
[01/10 19:06:42   1111s]     Optimal path computation stats:
[01/10 19:06:42   1111s]       Successful          : 5
[01/10 19:06:42   1111s]       Unsuccessful        : 0
[01/10 19:06:42   1111s]       Immovable           : 140647294042113
[01/10 19:06:42   1111s]       lockedParentLocation: 0
[01/10 19:06:42   1111s]       Region hash         : e4d0d11cb7a6f7ec
[01/10 19:06:42   1111s]     Unsuccessful details:
[01/10 19:06:42   1111s]     
[01/10 19:06:42   1111s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:42   1111s] End AAE Lib Interpolated Model. (MEM=3008.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:06:42   1111s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:42   1111s]     Bottom-up phase...
[01/10 19:06:42   1111s]     Clustering bottom-up starting from leaves...
[01/10 19:06:42   1111s]       Clustering clock_tree clk...
[01/10 19:06:44   1113s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:06:44   1113s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:44   1113s]       Clustering clock_tree clk done.
[01/10 19:06:44   1113s]     Clustering bottom-up starting from leaves done.
[01/10 19:06:44   1113s]     Rebuilding the clock tree after clustering...
[01/10 19:06:44   1113s]     Rebuilding the clock tree after clustering done.
[01/10 19:06:44   1113s]     Clock DAG stats after bottom-up phase:
[01/10 19:06:44   1113s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:44   1113s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:44   1113s]       misc counts      : r=1, pp=0
[01/10 19:06:44   1113s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:44   1113s]       hp wire lengths  : top=0.000um, trunk=442.980um, leaf=2452.875um, total=2895.855um
[01/10 19:06:44   1113s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/10 19:06:44   1113s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:44   1113s]     Clock DAG hash after bottom-up phase: 3481777208457692229 12358464505312459517
[01/10 19:06:44   1113s]     CTS services accumulated run-time stats after bottom-up phase:
[01/10 19:06:44   1113s]       delay calculator: calls=5338, total_wall_time=0.159s, mean_wall_time=0.030ms
[01/10 19:06:44   1113s]       legalizer: calls=543, total_wall_time=0.008s, mean_wall_time=0.014ms
[01/10 19:06:44   1113s]       steiner router: calls=5333, total_wall_time=0.228s, mean_wall_time=0.043ms
[01/10 19:06:44   1113s]     Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/10 19:06:44   1113s]     Legalizing clock trees...
[01/10 19:06:44   1113s]     Resynthesising clock tree into netlist...
[01/10 19:06:44   1113s]       Reset timing graph...
[01/10 19:06:44   1113s] Ignoring AAE DB Resetting ...
[01/10 19:06:44   1113s]       Reset timing graph done.
[01/10 19:06:44   1113s]     Resynthesising clock tree into netlist done.
[01/10 19:06:44   1113s]     Commiting net attributes....
[01/10 19:06:44   1113s]     Commiting net attributes. done.
[01/10 19:06:44   1113s]     Leaving CCOpt scope - ClockRefiner...
[01/10 19:06:44   1113s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2992.1M, EPOCH TIME: 1704906404.355151
[01/10 19:06:44   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.037, MEM:2970.1M, EPOCH TIME: 1704906404.392439
[01/10 19:06:44   1113s]     Assigned high priority to 2001 instances.
[01/10 19:06:44   1113s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/10 19:06:44   1113s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/10 19:06:44   1113s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2970.1M, EPOCH TIME: 1704906404.408086
[01/10 19:06:44   1113s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2970.1M, EPOCH TIME: 1704906404.408269
[01/10 19:06:44   1113s] Processing tracks to init pin-track alignment.
[01/10 19:06:44   1113s] z: 2, totalTracks: 1
[01/10 19:06:44   1113s] z: 4, totalTracks: 1
[01/10 19:06:44   1113s] z: 6, totalTracks: 1
[01/10 19:06:44   1113s] z: 8, totalTracks: 1
[01/10 19:06:44   1113s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:44   1113s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2970.1M, EPOCH TIME: 1704906404.416841
[01/10 19:06:44   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:44   1113s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:44   1113s] 
[01/10 19:06:44   1113s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:44   1113s] OPERPROF:       Starting CMU at level 4, MEM:2970.1M, EPOCH TIME: 1704906404.448167
[01/10 19:06:44   1113s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2970.1M, EPOCH TIME: 1704906404.449327
[01/10 19:06:44   1113s] 
[01/10 19:06:44   1113s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:44   1113s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2970.1M, EPOCH TIME: 1704906404.450263
[01/10 19:06:44   1113s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2970.1M, EPOCH TIME: 1704906404.450322
[01/10 19:06:44   1113s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2970.1M, EPOCH TIME: 1704906404.450377
[01/10 19:06:44   1113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2970.1MB).
[01/10 19:06:44   1113s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2970.1M, EPOCH TIME: 1704906404.451777
[01/10 19:06:44   1113s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2970.1M, EPOCH TIME: 1704906404.451820
[01/10 19:06:44   1113s] TDRefine: refinePlace mode is spiral
[01/10 19:06:44   1113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.6
[01/10 19:06:44   1113s] OPERPROF: Starting RefinePlace at level 1, MEM:2970.1M, EPOCH TIME: 1704906404.454023
[01/10 19:06:44   1113s] *** Starting refinePlace (0:18:34 mem=2970.1M) ***
[01/10 19:06:44   1113s] Total net bbox length = 1.723e+05 (8.097e+04 9.129e+04) (ext = 1.305e+04)
[01/10 19:06:44   1113s] 
[01/10 19:06:44   1113s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:44   1113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:06:44   1113s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:44   1113s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:44   1113s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2970.1M, EPOCH TIME: 1704906404.468661
[01/10 19:06:44   1113s] Starting refinePlace ...
[01/10 19:06:44   1113s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:44   1113s] One DDP V2 for no tweak run.
[01/10 19:06:44   1113s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:44   1113s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2975.2M, EPOCH TIME: 1704906404.493519
[01/10 19:06:44   1113s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:06:44   1113s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2975.2M, EPOCH TIME: 1704906404.493649
[01/10 19:06:44   1113s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2975.2M, EPOCH TIME: 1704906404.493806
[01/10 19:06:44   1113s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2975.2M, EPOCH TIME: 1704906404.493855
[01/10 19:06:44   1113s] DDP markSite nrRow 119 nrJob 119
[01/10 19:06:44   1113s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2975.2M, EPOCH TIME: 1704906404.494165
[01/10 19:06:44   1113s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2975.2M, EPOCH TIME: 1704906404.494210
[01/10 19:06:44   1113s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2976.5M, EPOCH TIME: 1704906404.497565
[01/10 19:06:44   1113s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2976.5M, EPOCH TIME: 1704906404.497619
[01/10 19:06:44   1113s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2976.5M, EPOCH TIME: 1704906404.499296
[01/10 19:06:44   1113s] ** Cut row section cpu time 0:00:00.0.
[01/10 19:06:44   1113s]  ** Cut row section real time 0:00:00.0.
[01/10 19:06:44   1113s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2976.5M, EPOCH TIME: 1704906404.499370
[01/10 19:06:44   1113s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 19:06:44   1113s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2976.5MB) @(0:18:34 - 0:18:34).
[01/10 19:06:44   1113s] Move report: preRPlace moves 153 insts, mean move: 0.89 um, max move: 4.51 um 
[01/10 19:06:44   1113s] 	Max move on inst (cpuregs_reg[19][27]): (54.20, 189.43) --> (51.40, 187.72)
[01/10 19:06:44   1113s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/10 19:06:44   1113s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:06:44   1113s] 
[01/10 19:06:44   1113s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:06:44   1114s] Move report: legalization moves 6 insts, mean move: 3.34 um, max move: 6.62 um spiral
[01/10 19:06:44   1114s] 	Max move on inst (FE_OFC356_n_2493): (35.40, 177.46) --> (32.20, 180.88)
[01/10 19:06:44   1114s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:06:44   1114s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:06:44   1114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2992.5MB) @(0:18:34 - 0:18:34).
[01/10 19:06:44   1114s] Move report: Detail placement moves 159 insts, mean move: 0.99 um, max move: 6.62 um 
[01/10 19:06:44   1114s] 	Max move on inst (FE_OFC356_n_2493): (35.40, 177.46) --> (32.20, 180.88)
[01/10 19:06:44   1114s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2992.5MB
[01/10 19:06:44   1114s] Statistics of distance of Instance movement in refine placement:
[01/10 19:06:44   1114s]   maximum (X+Y) =         6.62 um
[01/10 19:06:44   1114s]   inst (FE_OFC356_n_2493) with max move: (35.4, 177.46) -> (32.2, 180.88)
[01/10 19:06:44   1114s]   mean    (X+Y) =         0.99 um
[01/10 19:06:44   1114s] Summary Report:
[01/10 19:06:44   1114s] Instances move: 159 (out of 9535 movable)
[01/10 19:06:44   1114s] Instances flipped: 0
[01/10 19:06:44   1114s] Mean displacement: 0.99 um
[01/10 19:06:44   1114s] Max displacement: 6.62 um (Instance: FE_OFC356_n_2493) (35.4, 177.46) -> (32.2, 180.88)
[01/10 19:06:44   1114s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:06:44   1114s] Total instances moved : 159
[01/10 19:06:44   1114s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.500, REAL:0.484, MEM:2992.5M, EPOCH TIME: 1704906404.952294
[01/10 19:06:44   1114s] Total net bbox length = 1.723e+05 (8.100e+04 9.133e+04) (ext = 1.305e+04)
[01/10 19:06:44   1114s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2992.5MB
[01/10 19:06:44   1114s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2992.5MB) @(0:18:34 - 0:18:34).
[01/10 19:06:44   1114s] *** Finished refinePlace (0:18:34 mem=2992.5M) ***
[01/10 19:06:44   1114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.6
[01/10 19:06:44   1114s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.504, MEM:2992.5M, EPOCH TIME: 1704906404.958167
[01/10 19:06:44   1114s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2992.5M, EPOCH TIME: 1704906404.958262
[01/10 19:06:44   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9535).
[01/10 19:06:44   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.053, MEM:2986.5M, EPOCH TIME: 1704906405.010879
[01/10 19:06:45   1114s]     ClockRefiner summary
[01/10 19:06:45   1114s]     All clock instances: Moved 50, flipped 13 and cell swapped 0 (out of a total of 2001).
[01/10 19:06:45   1114s]     The largest move was 4.51 um for cpuregs_reg[19][27].
[01/10 19:06:45   1114s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 40).
[01/10 19:06:45   1114s]     The largest move was 2 um for CTS_ccl_a_buf_00038.
[01/10 19:06:45   1114s]     Clock sinks: Moved 48, flipped 13 and cell swapped 0 (out of a total of 1961).
[01/10 19:06:45   1114s]     The largest move was 4.51 um for cpuregs_reg[19][27].
[01/10 19:06:45   1114s]     Revert refine place priority changes on 0 instances.
[01/10 19:06:45   1114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2986.5M, EPOCH TIME: 1704906405.034514
[01/10 19:06:45   1114s] Processing tracks to init pin-track alignment.
[01/10 19:06:45   1114s] z: 2, totalTracks: 1
[01/10 19:06:45   1114s] z: 4, totalTracks: 1
[01/10 19:06:45   1114s] z: 6, totalTracks: 1
[01/10 19:06:45   1114s] z: 8, totalTracks: 1
[01/10 19:06:45   1114s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:45   1114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2986.5M, EPOCH TIME: 1704906405.047379
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:45   1114s] 
[01/10 19:06:45   1114s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:45   1114s] OPERPROF:     Starting CMU at level 3, MEM:2986.5M, EPOCH TIME: 1704906405.098800
[01/10 19:06:45   1114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2986.5M, EPOCH TIME: 1704906405.100463
[01/10 19:06:45   1114s] 
[01/10 19:06:45   1114s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:45   1114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:2986.5M, EPOCH TIME: 1704906405.104432
[01/10 19:06:45   1114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2986.5M, EPOCH TIME: 1704906405.104534
[01/10 19:06:45   1114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2986.5M, EPOCH TIME: 1704906405.104617
[01/10 19:06:45   1114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2986.5MB).
[01/10 19:06:45   1114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2986.5M, EPOCH TIME: 1704906405.106898
[01/10 19:06:45   1114s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:06:45   1114s]     Disconnecting clock tree from netlist...
[01/10 19:06:45   1114s]     Disconnecting clock tree from netlist done.
[01/10 19:06:45   1114s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:06:45   1114s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2986.5M, EPOCH TIME: 1704906405.111843
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.046, MEM:2986.5M, EPOCH TIME: 1704906405.157568
[01/10 19:06:45   1114s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:45   1114s]     Leaving CCOpt scope - Initializing placement interface...
[01/10 19:06:45   1114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2986.5M, EPOCH TIME: 1704906405.158437
[01/10 19:06:45   1114s] Processing tracks to init pin-track alignment.
[01/10 19:06:45   1114s] z: 2, totalTracks: 1
[01/10 19:06:45   1114s] z: 4, totalTracks: 1
[01/10 19:06:45   1114s] z: 6, totalTracks: 1
[01/10 19:06:45   1114s] z: 8, totalTracks: 1
[01/10 19:06:45   1114s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:45   1114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2986.5M, EPOCH TIME: 1704906405.170968
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:45   1114s] 
[01/10 19:06:45   1114s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:45   1114s] OPERPROF:     Starting CMU at level 3, MEM:2986.5M, EPOCH TIME: 1704906405.226833
[01/10 19:06:45   1114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2986.5M, EPOCH TIME: 1704906405.228395
[01/10 19:06:45   1114s] 
[01/10 19:06:45   1114s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:45   1114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:2986.5M, EPOCH TIME: 1704906405.230178
[01/10 19:06:45   1114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2986.5M, EPOCH TIME: 1704906405.230269
[01/10 19:06:45   1114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2986.5M, EPOCH TIME: 1704906405.230352
[01/10 19:06:45   1114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2986.5MB).
[01/10 19:06:45   1114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2986.5M, EPOCH TIME: 1704906405.234341
[01/10 19:06:45   1114s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:45   1114s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:06:45   1114s] End AAE Lib Interpolated Model. (MEM=2986.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:06:45   1114s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     Clock tree legalization - Histogram:
[01/10 19:06:45   1114s]     ====================================
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     --------------------------------
[01/10 19:06:45   1114s]     Movement (um)    Number of cells
[01/10 19:06:45   1114s]     --------------------------------
[01/10 19:06:45   1114s]     [0.8,1.4)               1
[01/10 19:06:45   1114s]     [1.4,2)                 1
[01/10 19:06:45   1114s]     --------------------------------
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     Clock tree legalization - Top 10 Movements:
[01/10 19:06:45   1114s]     ===========================================
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]     Movement (um)    Desired              Achieved             Node
[01/10 19:06:45   1114s]                      location             location             
[01/10 19:06:45   1114s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]          2           (132.800,110.770)    (130.800,110.770)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (130.800,110.770), in power domain auto-default
[01/10 19:06:45   1114s]          0.8         (42.600,167.200)     (43.400,167.200)     CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (43.400,167.200), in power domain auto-default
[01/10 19:06:45   1114s]          0           (131.262,111.882)    (131.262,111.882)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (130.800,110.770), in power domain auto-default
[01/10 19:06:45   1114s]          0           (61.462,48.097)      (61.462,48.097)      CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX4) at (61.000,47.500), in power domain auto-default
[01/10 19:06:45   1114s]          0           (59.862,85.718)      (59.862,85.718)      CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX4) at (59.400,85.120), in power domain auto-default
[01/10 19:06:45   1114s]          0           (44.862,75.457)      (44.862,75.457)      CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (44.400,74.860), in power domain auto-default
[01/10 19:06:45   1114s]          0           (54.462,111.882)     (54.462,111.882)     CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (54.000,110.770), in power domain auto-default
[01/10 19:06:45   1114s]          0           (37.863,115.302)     (37.863,115.302)     CTS_ccl_a_buf_00022 (a lib_cell CLKBUFX4) at (37.400,114.190), in power domain auto-default
[01/10 19:06:45   1114s]          0           (32.663,50.322)      (32.663,50.322)      CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX4) at (32.200,49.210), in power domain auto-default
[01/10 19:06:45   1114s]          0           (36.062,111.882)     (36.062,111.882)     CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX4) at (35.600,110.770), in power domain auto-default
[01/10 19:06:45   1114s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]     
[01/10 19:06:45   1114s]     Legalizing clock trees done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:06:45   1114s]     Clock DAG stats after 'Clustering':
[01/10 19:06:45   1114s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:45   1114s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:45   1114s]       misc counts      : r=1, pp=0
[01/10 19:06:45   1114s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:45   1114s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:45   1114s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:45   1114s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.557pF, total=0.621pF
[01/10 19:06:45   1114s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:45   1114s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:45   1114s]     Clock DAG net violations after 'Clustering': none
[01/10 19:06:45   1114s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/10 19:06:45   1114s]       Trunk : target=0.200ns count=4 avg=0.163ns sd=0.023ns min=0.129ns max=0.178ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:45   1114s]       Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.010ns min=0.161ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 14 <= 0.190ns, 8 <= 0.200ns}
[01/10 19:06:45   1114s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/10 19:06:45   1114s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:45   1114s]     Clock DAG hash after 'Clustering': 1715012378041393719 6304690373777687495
[01/10 19:06:45   1114s]     CTS services accumulated run-time stats after 'Clustering':
[01/10 19:06:45   1114s]       delay calculator: calls=5379, total_wall_time=0.164s, mean_wall_time=0.031ms
[01/10 19:06:45   1114s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:45   1114s]       steiner router: calls=5374, total_wall_time=0.267s, mean_wall_time=0.050ms
[01/10 19:06:45   1114s]     Primary reporting skew groups after 'Clustering':
[01/10 19:06:45   1114s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.380, max=0.437, avg=0.416, sd=0.019], skew [0.058 vs 0.200], 100% {0.380, 0.437} (wid=0.005 ws=0.004) (gid=0.433 gs=0.055)
[01/10 19:06:45   1114s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:45   1114s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:45   1114s]     Skew group summary after 'Clustering':
[01/10 19:06:45   1114s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.380, max=0.437, avg=0.416, sd=0.019], skew [0.058 vs 0.200], 100% {0.380, 0.437} (wid=0.005 ws=0.004) (gid=0.433 gs=0.055)
[01/10 19:06:45   1114s]     Legalizer API calls during this step: 663 succeeded with high effort: 663 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:45   1114s]   Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   Post-Clustering Statistics Report
[01/10 19:06:45   1114s]   =================================
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   Fanout Statistics:
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   ---------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/10 19:06:45   1114s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/10 19:06:45   1114s]   ---------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   Trunk         5       8.200       1        14        5.805      {2 <= 3, 2 <= 12, 1 <= 15}
[01/10 19:06:45   1114s]   Leaf         37      53.000      46        62        4.130      {8 <= 49, 14 <= 53, 11 <= 57, 2 <= 61, 2 <= 65}
[01/10 19:06:45   1114s]   ---------------------------------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   Clustering Failure Statistics:
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   ----------------------------------------------
[01/10 19:06:45   1114s]   Net Type    Clusters    Clusters    Transition
[01/10 19:06:45   1114s]               Tried       Failed      Failures
[01/10 19:06:45   1114s]   ----------------------------------------------
[01/10 19:06:45   1114s]   Trunk           6           3            3
[01/10 19:06:45   1114s]   Leaf          456          55           55
[01/10 19:06:45   1114s]   ----------------------------------------------
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   Clustering Partition Statistics:
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   --------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[01/10 19:06:45   1114s]               Fraction    Fraction    Count        Size        Size    Size    Size
[01/10 19:06:45   1114s]   --------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   Trunk        0.000       1.000          1          37.000      37      37      0.000
[01/10 19:06:45   1114s]   Leaf         0.000       1.000          1        1961.000    1961    1961      0.000
[01/10 19:06:45   1114s]   --------------------------------------------------------------------------------------
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   
[01/10 19:06:45   1114s]   Looking for fanout violations...
[01/10 19:06:45   1114s]   Looking for fanout violations done.
[01/10 19:06:45   1114s]   CongRepair After Initial Clustering...
[01/10 19:06:45   1114s]   Reset timing graph...
[01/10 19:06:45   1114s] Ignoring AAE DB Resetting ...
[01/10 19:06:45   1114s]   Reset timing graph done.
[01/10 19:06:45   1114s]   Leaving CCOpt scope - Early Global Route...
[01/10 19:06:45   1114s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3024.6M, EPOCH TIME: 1704906405.575604
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] All LLGs are deleted
[01/10 19:06:45   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:45   1114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3024.6M, EPOCH TIME: 1704906405.626772
[01/10 19:06:45   1114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3024.6M, EPOCH TIME: 1704906405.627276
[01/10 19:06:45   1114s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.050, REAL:0.054, MEM:2986.6M, EPOCH TIME: 1704906405.629311
[01/10 19:06:45   1114s]   Clock implementation routing...
[01/10 19:06:45   1114s] Net route status summary:
[01/10 19:06:45   1114s]   Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:06:45   1114s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:06:45   1114s]     Routing using eGR only...
[01/10 19:06:45   1114s]       Early Global Route - eGR only step...
[01/10 19:06:45   1114s] (ccopt eGR): There are 41 nets to be routed. 0 nets have skip routing designation.
[01/10 19:06:45   1114s] (ccopt eGR): There are 41 nets for routing of which 41 have one or more fixed wires.
[01/10 19:06:45   1114s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:06:45   1114s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:06:45   1115s] (ccopt eGR): Start to route 41 all nets
[01/10 19:06:45   1115s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2986.62 MB )
[01/10 19:06:45   1115s] (I)      ==================== Layers =====================
[01/10 19:06:45   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:45   1115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:06:45   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:45   1115s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:06:45   1115s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:06:45   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:45   1115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:06:45   1115s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:06:45   1115s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:06:45   1115s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:06:45   1115s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:06:45   1115s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:06:45   1115s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:06:45   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:45   1115s] (I)      Started Import and model ( Curr Mem: 2986.62 MB )
[01/10 19:06:45   1115s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:45   1115s] (I)      == Non-default Options ==
[01/10 19:06:45   1115s] (I)      Clean congestion better                            : true
[01/10 19:06:45   1115s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:06:45   1115s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:06:45   1115s] (I)      Layer constraints as soft constraints              : true
[01/10 19:06:45   1115s] (I)      Soft top layer                                     : true
[01/10 19:06:45   1115s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:06:45   1115s] (I)      Better NDR handling                                : true
[01/10 19:06:45   1115s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:06:45   1115s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:06:45   1115s] (I)      Block tracks for preroutes                         : true
[01/10 19:06:45   1115s] (I)      Assign IRoute by net group key                     : true
[01/10 19:06:45   1115s] (I)      Block unroutable channels                          : true
[01/10 19:06:45   1115s] (I)      Block unroutable channels 3D                       : true
[01/10 19:06:45   1115s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:06:45   1115s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:06:45   1115s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:06:45   1115s] (I)      Skip must join for term with via pillar            : true
[01/10 19:06:45   1115s] (I)      Model find APA for IO pin                          : true
[01/10 19:06:45   1115s] (I)      On pin location for off pin term                   : true
[01/10 19:06:45   1115s] (I)      Handle EOL spacing                                 : true
[01/10 19:06:45   1115s] (I)      Merge PG vias by gap                               : true
[01/10 19:06:45   1115s] (I)      Maximum routing layer                              : 11
[01/10 19:06:45   1115s] (I)      Route selected nets only                           : true
[01/10 19:06:45   1115s] (I)      Refine MST                                         : true
[01/10 19:06:45   1115s] (I)      Honor PRL                                          : true
[01/10 19:06:45   1115s] (I)      Strong congestion aware                            : true
[01/10 19:06:45   1115s] (I)      Improved initial location for IRoutes              : true
[01/10 19:06:45   1115s] (I)      Multi panel TA                                     : true
[01/10 19:06:45   1115s] (I)      Penalize wire overlap                              : true
[01/10 19:06:45   1115s] (I)      Expand small instance blockage                     : true
[01/10 19:06:45   1115s] (I)      Reduce via in TA                                   : true
[01/10 19:06:45   1115s] (I)      SS-aware routing                                   : true
[01/10 19:06:45   1115s] (I)      Improve tree edge sharing                          : true
[01/10 19:06:45   1115s] (I)      Improve 2D via estimation                          : true
[01/10 19:06:45   1115s] (I)      Refine Steiner tree                                : true
[01/10 19:06:45   1115s] (I)      Build spine tree                                   : true
[01/10 19:06:45   1115s] (I)      Model pass through capacity                        : true
[01/10 19:06:45   1115s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:06:45   1115s] (I)      Consider pin shapes                                : true
[01/10 19:06:45   1115s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:06:45   1115s] (I)      Consider NR APA                                    : true
[01/10 19:06:45   1115s] (I)      Consider IO pin shape                              : true
[01/10 19:06:45   1115s] (I)      Fix pin connection bug                             : true
[01/10 19:06:45   1115s] (I)      Consider layer RC for local wires                  : true
[01/10 19:06:45   1115s] (I)      Route to clock mesh pin                            : true
[01/10 19:06:45   1115s] (I)      LA-aware pin escape length                         : 2
[01/10 19:06:45   1115s] (I)      Connect multiple ports                             : true
[01/10 19:06:45   1115s] (I)      Split for must join                                : true
[01/10 19:06:45   1115s] (I)      Number of threads                                  : 1
[01/10 19:06:45   1115s] (I)      Routing effort level                               : 10000
[01/10 19:06:45   1115s] (I)      Prefer layer length threshold                      : 8
[01/10 19:06:45   1115s] (I)      Overflow penalty cost                              : 10
[01/10 19:06:45   1115s] (I)      A-star cost                                        : 0.300000
[01/10 19:06:45   1115s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:06:45   1115s] (I)      Threshold for short IRoute                         : 6
[01/10 19:06:45   1115s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:06:45   1115s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:06:45   1115s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:06:45   1115s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:06:45   1115s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:06:45   1115s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:06:45   1115s] (I)      PG-aware similar topology routing                  : true
[01/10 19:06:45   1115s] (I)      Maze routing via cost fix                          : true
[01/10 19:06:45   1115s] (I)      Apply PRL on PG terms                              : true
[01/10 19:06:45   1115s] (I)      Apply PRL on obs objects                           : true
[01/10 19:06:45   1115s] (I)      Handle range-type spacing rules                    : true
[01/10 19:06:45   1115s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:06:45   1115s] (I)      Parallel spacing query fix                         : true
[01/10 19:06:45   1115s] (I)      Force source to root IR                            : true
[01/10 19:06:45   1115s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:06:45   1115s] (I)      Do not relax to DPT layer                          : true
[01/10 19:06:45   1115s] (I)      No DPT in post routing                             : true
[01/10 19:06:45   1115s] (I)      Modeling PG via merging fix                        : true
[01/10 19:06:45   1115s] (I)      Shield aware TA                                    : true
[01/10 19:06:45   1115s] (I)      Strong shield aware TA                             : true
[01/10 19:06:45   1115s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:06:45   1115s] (I)      Post routing fix                                   : true
[01/10 19:06:45   1115s] (I)      Strong post routing                                : true
[01/10 19:06:45   1115s] (I)      Access via pillar from top                         : true
[01/10 19:06:45   1115s] (I)      NDR via pillar fix                                 : true
[01/10 19:06:45   1115s] (I)      Violation on path threshold                        : 1
[01/10 19:06:45   1115s] (I)      Pass through capacity modeling                     : true
[01/10 19:06:45   1115s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:06:45   1115s] (I)      Select term pin box for io pin                     : true
[01/10 19:06:45   1115s] (I)      Penalize NDR sharing                               : true
[01/10 19:06:45   1115s] (I)      Enable special modeling                            : false
[01/10 19:06:45   1115s] (I)      Keep fixed segments                                : true
[01/10 19:06:45   1115s] (I)      Reorder net groups by key                          : true
[01/10 19:06:45   1115s] (I)      Increase net scenic ratio                          : true
[01/10 19:06:45   1115s] (I)      Method to set GCell size                           : row
[01/10 19:06:45   1115s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:06:45   1115s] (I)      Avoid high resistance layers                       : true
[01/10 19:06:45   1115s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:06:45   1115s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:06:45   1115s] (I)      Use track pitch for NDR                            : true
[01/10 19:06:45   1115s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:06:45   1115s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:06:45   1115s] (I)      Top layer relaxation fix                           : true
[01/10 19:06:45   1115s] (I)      Handle non-default track width                     : false
[01/10 19:06:45   1115s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:06:45   1115s] (I)      Use row-based GCell size
[01/10 19:06:45   1115s] (I)      Use row-based GCell align
[01/10 19:06:45   1115s] (I)      layer 0 area = 80000
[01/10 19:06:45   1115s] (I)      layer 1 area = 80000
[01/10 19:06:45   1115s] (I)      layer 2 area = 80000
[01/10 19:06:45   1115s] (I)      layer 3 area = 80000
[01/10 19:06:45   1115s] (I)      layer 4 area = 80000
[01/10 19:06:45   1115s] (I)      layer 5 area = 80000
[01/10 19:06:45   1115s] (I)      layer 6 area = 80000
[01/10 19:06:45   1115s] (I)      layer 7 area = 80000
[01/10 19:06:45   1115s] (I)      layer 8 area = 80000
[01/10 19:06:45   1115s] (I)      layer 9 area = 400000
[01/10 19:06:45   1115s] (I)      layer 10 area = 400000
[01/10 19:06:45   1115s] (I)      GCell unit size   : 3420
[01/10 19:06:45   1115s] (I)      GCell multiplier  : 1
[01/10 19:06:45   1115s] (I)      GCell row height  : 3420
[01/10 19:06:45   1115s] (I)      Actual row height : 3420
[01/10 19:06:45   1115s] (I)      GCell align ref   : 30000 30020
[01/10 19:06:45   1115s] [NR-eGR] Track table information for default rule: 
[01/10 19:06:45   1115s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:06:45   1115s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:06:45   1115s] (I)      ==================== Default via =====================
[01/10 19:06:45   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:45   1115s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 19:06:45   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:45   1115s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 19:06:45   1115s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 19:06:45   1115s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 19:06:45   1115s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 19:06:45   1115s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 19:06:45   1115s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 19:06:45   1115s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 19:06:45   1115s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 19:06:45   1115s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 19:06:45   1115s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 19:06:45   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:45   1115s] [NR-eGR] Read 5962 PG shapes
[01/10 19:06:45   1115s] [NR-eGR] Read 0 clock shapes
[01/10 19:06:45   1115s] [NR-eGR] Read 0 other shapes
[01/10 19:06:45   1115s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:06:45   1115s] [NR-eGR] #Instance Blockages : 0
[01/10 19:06:45   1115s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:06:45   1115s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:06:45   1115s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:06:45   1115s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:06:45   1115s] [NR-eGR] #Other Blockages    : 0
[01/10 19:06:45   1115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:06:45   1115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:06:45   1115s] [NR-eGR] Read 10531 nets ( ignored 10490 )
[01/10 19:06:45   1115s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:06:45   1115s] (I)      early_global_route_priority property id does not exist.
[01/10 19:06:45   1115s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:06:45   1115s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:06:45   1115s] (I)      Moved 1 terms for better access 
[01/10 19:06:45   1115s] (I)      Number of ignored nets                =      0
[01/10 19:06:45   1115s] (I)      Number of connected nets              =      0
[01/10 19:06:45   1115s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of clock nets                  =     41.  Ignored: No
[01/10 19:06:45   1115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:06:45   1115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:06:45   1115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:06:45   1115s] [NR-eGR] There are 41 clock nets ( 4 with NDR ).
[01/10 19:06:45   1115s] (I)      Ndr track 0 does not exist
[01/10 19:06:45   1115s] (I)      Ndr track 0 does not exist
[01/10 19:06:45   1115s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:06:45   1115s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:06:45   1115s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:06:45   1115s] (I)      Site width          :   400  (dbu)
[01/10 19:06:45   1115s] (I)      Row height          :  3420  (dbu)
[01/10 19:06:45   1115s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:06:45   1115s] (I)      GCell width         :  3420  (dbu)
[01/10 19:06:45   1115s] (I)      GCell height        :  3420  (dbu)
[01/10 19:06:45   1115s] (I)      Grid                :   146   136    11
[01/10 19:06:45   1115s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:06:45   1115s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:06:45   1115s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:06:45   1115s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:06:45   1115s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:06:45   1115s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:06:45   1115s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:06:45   1115s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:06:45   1115s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:06:45   1115s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:06:45   1115s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:06:45   1115s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:06:45   1115s] (I)      --------------------------------------------------------
[01/10 19:06:45   1115s] 
[01/10 19:06:45   1115s] [NR-eGR] ============ Routing rule table ============
[01/10 19:06:45   1115s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/10 19:06:45   1115s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:06:45   1115s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:06:45   1115s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:06:45   1115s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:06:45   1115s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:06:45   1115s] [NR-eGR] Rule id: 1  Nets: 37
[01/10 19:06:45   1115s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:06:45   1115s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:06:45   1115s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:06:45   1115s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:06:45   1115s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:06:45   1115s] [NR-eGR] ========================================
[01/10 19:06:45   1115s] [NR-eGR] 
[01/10 19:06:45   1115s] (I)      =============== Blocked Tracks ===============
[01/10 19:06:45   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:45   1115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:06:45   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:45   1115s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:06:45   1115s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:06:45   1115s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:06:45   1115s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:06:45   1115s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:06:45   1115s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:06:45   1115s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:06:45   1115s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:06:45   1115s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:06:45   1115s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:06:45   1115s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:06:45   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:45   1115s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2993.06 MB )
[01/10 19:06:45   1115s] (I)      Reset routing kernel
[01/10 19:06:45   1115s] (I)      Started Global Routing ( Curr Mem: 2993.06 MB )
[01/10 19:06:45   1115s] (I)      totalPins=2042  totalGlobalPin=2040 (99.90%)
[01/10 19:06:45   1115s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:06:45   1115s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.541800e+02um
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.541800e+02um
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:45   1115s] (I)      Usage: 558 = (298 H, 260 V) = (0.08% H, 0.16% V) = (5.096e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:45   1115s] (I)      Usage: 549 = (289 H, 260 V) = (0.08% H, 0.16% V) = (4.942e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      #Nets         : 4
[01/10 19:06:45   1115s] (I)      #Relaxed nets : 0
[01/10 19:06:45   1115s] (I)      Wire length   : 549
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:45   1115s] (I)      Usage: 549 = (289 H, 260 V) = (0.08% H, 0.16% V) = (4.942e+02um H, 4.446e+02um V)
[01/10 19:06:45   1115s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:06:45   1115s] [NR-eGR] Layer group 2: route 37 net(s) in layer range [5, 7]
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.445340e+03um
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.445340e+03um
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4354 = (1998 H, 2356 V) = (0.56% H, 1.43% V) = (3.417e+03um H, 4.029e+03um V)
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4330 = (1997 H, 2333 V) = (0.56% H, 1.41% V) = (3.415e+03um H, 3.989e+03um V)
[01/10 19:06:45   1115s] (I)      #Nets         : 37
[01/10 19:06:45   1115s] (I)      #Relaxed nets : 7
[01/10 19:06:45   1115s] (I)      Wire length   : 3067
[01/10 19:06:45   1115s] [NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[01/10 19:06:45   1115s] (I)      
[01/10 19:06:45   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:45   1115s] (I)      Usage: 4228 = (1956 H, 2272 V) = (0.55% H, 1.38% V) = (3.345e+03um H, 3.885e+03um V)
[01/10 19:06:46   1115s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:06:46   1115s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [5, 9]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.488440e+03um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.488440e+03um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4964 = (2279 H, 2685 V) = (0.43% H, 0.81% V) = (3.897e+03um H, 4.591e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4942 = (2265 H, 2677 V) = (0.42% H, 0.81% V) = (3.873e+03um H, 4.578e+03um V)
[01/10 19:06:46   1115s] (I)      #Nets         : 7
[01/10 19:06:46   1115s] (I)      #Relaxed nets : 7
[01/10 19:06:46   1115s] (I)      Wire length   : 0
[01/10 19:06:46   1115s] [NR-eGR] Create a new net group with 7 nets and layer range [5, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:46   1115s] (I)      Usage: 4833 = (2221 H, 2612 V) = (0.42% H, 0.79% V) = (3.798e+03um H, 4.467e+03um V)
[01/10 19:06:46   1115s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:06:46   1115s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [5, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5569 = (2544 H, 3025 V) = (0.43% H, 0.77% V) = (4.350e+03um H, 5.173e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5547 = (2530 H, 3017 V) = (0.43% H, 0.76% V) = (4.326e+03um H, 5.159e+03um V)
[01/10 19:06:46   1115s] (I)      #Nets         : 7
[01/10 19:06:46   1115s] (I)      #Relaxed nets : 6
[01/10 19:06:46   1115s] (I)      Wire length   : 109
[01/10 19:06:46   1115s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:46   1115s] (I)      Usage: 5546 = (2528 H, 3018 V) = (0.43% H, 0.77% V) = (4.323e+03um H, 5.161e+03um V)
[01/10 19:06:46   1115s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:06:46   1115s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159551e+04um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159551e+04um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6781 = (3079 H, 3702 V) = (0.40% H, 0.66% V) = (5.265e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6778 = (3076 H, 3702 V) = (0.40% H, 0.66% V) = (5.260e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      #Nets         : 6
[01/10 19:06:46   1115s] (I)      #Relaxed nets : 1
[01/10 19:06:46   1115s] (I)      Wire length   : 517
[01/10 19:06:46   1115s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6777 = (3075 H, 3702 V) = (0.40% H, 0.66% V) = (5.258e+03um H, 6.330e+03um V)
[01/10 19:06:46   1115s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:06:46   1115s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1b Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.196145e+04um
[01/10 19:06:46   1115s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:06:46   1115s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1c Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1d Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1e Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.196145e+04um
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1f Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1g Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1h Route ============
[01/10 19:06:46   1115s] (I)      Usage: 6995 = (3197 H, 3798 V) = (0.42% H, 0.52% V) = (5.467e+03um H, 6.495e+03um V)
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:06:46   1115s] [NR-eGR]                        OverCon            
[01/10 19:06:46   1115s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:06:46   1115s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:06:46   1115s] [NR-eGR] ----------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR] ----------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1115s] [NR-eGR] 
[01/10 19:06:46   1115s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2993.06 MB )
[01/10 19:06:46   1115s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:06:46   1115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:06:46   1115s] (I)      ============= Track Assignment ============
[01/10 19:06:46   1115s] (I)      Started Track Assignment (1T) ( Curr Mem: 2993.06 MB )
[01/10 19:06:46   1115s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:06:46   1115s] (I)      Run Multi-thread track assignment
[01/10 19:06:46   1115s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2993.06 MB )
[01/10 19:06:46   1115s] (I)      Started Export ( Curr Mem: 2993.06 MB )
[01/10 19:06:46   1115s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:06:46   1115s] [NR-eGR] ------------------------------------
[01/10 19:06:46   1115s] [NR-eGR]  Metal1   (1H)         14213  39338 
[01/10 19:06:46   1115s] [NR-eGR]  Metal2   (2V)         69906  27217 
[01/10 19:06:46   1115s] [NR-eGR]  Metal3   (3H)         72813   5461 
[01/10 19:06:46   1115s] [NR-eGR]  Metal4   (4V)         30530   2171 
[01/10 19:06:46   1115s] [NR-eGR]  Metal5   (5H)         14232    961 
[01/10 19:06:46   1115s] [NR-eGR]  Metal6   (6V)          3682     39 
[01/10 19:06:46   1115s] [NR-eGR]  Metal7   (7H)           728     27 
[01/10 19:06:46   1115s] [NR-eGR]  Metal8   (8V)           429     10 
[01/10 19:06:46   1115s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:06:46   1115s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:06:46   1115s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:06:46   1115s] [NR-eGR] ------------------------------------
[01/10 19:06:46   1115s] [NR-eGR]           Total       206645  75229 
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR] Total half perimeter of net bounding box: 172332um
[01/10 19:06:46   1115s] [NR-eGR] Total length: 206645um, number of vias: 75229
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR] Total eGR-routed clock nets wire length: 7874um, number of vias: 7355
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR] Report for selected net(s) only.
[01/10 19:06:46   1115s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:06:46   1115s] [NR-eGR] -----------------------------------
[01/10 19:06:46   1115s] [NR-eGR]  Metal1   (1H)             0  2041 
[01/10 19:06:46   1115s] [NR-eGR]  Metal2   (2V)          1956  2547 
[01/10 19:06:46   1115s] [NR-eGR]  Metal3   (3H)          1523  1006 
[01/10 19:06:46   1115s] [NR-eGR]  Metal4   (4V)           432   953 
[01/10 19:06:46   1115s] [NR-eGR]  Metal5   (5H)          2178   808 
[01/10 19:06:46   1115s] [NR-eGR]  Metal6   (6V)          1785     0 
[01/10 19:06:46   1115s] [NR-eGR]  Metal7   (7H)             0     0 
[01/10 19:06:46   1115s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:06:46   1115s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:06:46   1115s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:06:46   1115s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:06:46   1115s] [NR-eGR] -----------------------------------
[01/10 19:06:46   1115s] [NR-eGR]           Total         7874  7355 
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR] Total half perimeter of net bounding box: 3095um
[01/10 19:06:46   1115s] [NR-eGR] Total length: 7874um, number of vias: 7355
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] [NR-eGR] Total routed clock nets wire length: 7874um, number of vias: 7355
[01/10 19:06:46   1115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:46   1115s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2993.06 MB )
[01/10 19:06:46   1115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2988.06 MB )
[01/10 19:06:46   1115s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:06:46   1115s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:06:46   1115s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:06:46   1115s] (I)       Early Global Route kernel               100.00%  5790.21 sec  5790.65 sec  0.44 sec  0.43 sec 
[01/10 19:06:46   1115s] (I)       +-Import and model                       33.45%  5790.21 sec  5790.36 sec  0.15 sec  0.15 sec 
[01/10 19:06:46   1115s] (I)       | +-Create place DB                      12.57%  5790.21 sec  5790.27 sec  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)       | | +-Import place data                  12.52%  5790.21 sec  5790.27 sec  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read instances and placement      3.57%  5790.21 sec  5790.23 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read nets                         8.82%  5790.23 sec  5790.27 sec  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | +-Create route DB                      17.86%  5790.27 sec  5790.35 sec  0.08 sec  0.08 sec 
[01/10 19:06:46   1115s] (I)       | | +-Import route data (1T)             17.41%  5790.27 sec  5790.35 sec  0.08 sec  0.08 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.90%  5790.28 sec  5790.29 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read routing blockages          0.00%  5790.28 sec  5790.28 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read instance blockages         0.64%  5790.28 sec  5790.28 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read PG blockages               0.47%  5790.28 sec  5790.29 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read clock blockages            0.01%  5790.29 sec  5790.29 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read other blockages            0.01%  5790.29 sec  5790.29 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read halo blockages             0.03%  5790.29 sec  5790.29 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Read boundary cut boxes         0.00%  5790.29 sec  5790.29 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read blackboxes                   0.01%  5790.29 sec  5790.29 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read prerouted                    1.55%  5790.29 sec  5790.29 sec  0.01 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read unlegalized nets             0.59%  5790.29 sec  5790.30 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Read nets                         0.09%  5790.30 sec  5790.30 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Set up via pillars                0.00%  5790.30 sec  5790.30 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Initialize 3D grid graph          0.52%  5790.30 sec  5790.30 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Model blockage capacity          10.33%  5790.30 sec  5790.35 sec  0.05 sec  0.05 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Initialize 3D capacity          9.71%  5790.30 sec  5790.34 sec  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Move terms for access (1T)        0.30%  5790.35 sec  5790.35 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Read aux data                         0.00%  5790.35 sec  5790.35 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Others data preparation               0.06%  5790.35 sec  5790.35 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Create route kernel                   2.37%  5790.35 sec  5790.36 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       +-Global Routing                         32.90%  5790.36 sec  5790.51 sec  0.15 sec  0.14 sec 
[01/10 19:06:46   1115s] (I)       | +-Initialization                        0.11%  5790.36 sec  5790.36 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 1                           3.41%  5790.36 sec  5790.38 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   0.09%  5790.36 sec  5790.36 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.21%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.14%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.06%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.12%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.04%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            0.58%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.53%  5790.37 sec  5790.37 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.47%  5790.37 sec  5790.38 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.42%  5790.37 sec  5790.38 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Layer assignment (1T)               0.35%  5790.38 sec  5790.38 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 2                          14.16%  5790.38 sec  5790.44 sec  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   4.04%  5790.38 sec  5790.40 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.48%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.23%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.21%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.21%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.10%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.06%  5790.40 sec  5790.40 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.41 sec  5790.41 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            2.38%  5790.41 sec  5790.42 sec  0.01 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      2.29%  5790.41 sec  5790.42 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.77%  5790.42 sec  5790.42 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.72%  5790.42 sec  5790.42 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Layer assignment (1T)               4.58%  5790.42 sec  5790.44 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 3                           3.15%  5790.44 sec  5790.46 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   0.72%  5790.44 sec  5790.44 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.25%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.16%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.07%  5790.45 sec  5790.45 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.14%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.05%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            0.45%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.40%  5790.45 sec  5790.45 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.10%  5790.45 sec  5790.46 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.05%  5790.46 sec  5790.46 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 4                           3.96%  5790.46 sec  5790.47 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   0.70%  5790.46 sec  5790.46 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.24%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.16%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.07%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.13%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.05%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            0.46%  5790.47 sec  5790.47 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.41%  5790.47 sec  5790.47 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.12%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.07%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Layer assignment (1T)               0.15%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 5                           2.69%  5790.47 sec  5790.49 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   0.00%  5790.47 sec  5790.47 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.20%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.15%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.06%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.13%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.05%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            0.10%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.06%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.09%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.05%  5790.48 sec  5790.48 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Layer assignment (1T)               0.26%  5790.48 sec  5790.49 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Net group 6                           3.88%  5790.49 sec  5790.50 sec  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)       | | +-Generate topology                   0.00%  5790.49 sec  5790.49 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1a                            0.28%  5790.49 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Pattern routing (1T)              0.14%  5790.49 sec  5790.49 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Add via demand to 2D              0.05%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1b                            0.05%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1c                            0.01%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1d                            0.01%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1e                            0.13%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Route legalization                0.05%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1f                            0.01%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1g                            0.10%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.05%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Phase 1h                            0.09%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | | +-Post Routing                      0.04%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Layer assignment (1T)               0.11%  5790.50 sec  5790.50 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       +-Export 3D cong map                      2.35%  5790.51 sec  5790.52 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | +-Export 2D cong map                    0.22%  5790.52 sec  5790.52 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       +-Extract Global 3D Wires                 0.03%  5790.52 sec  5790.52 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       +-Track Assignment (1T)                   7.94%  5790.52 sec  5790.55 sec  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | +-Initialization                        0.01%  5790.52 sec  5790.52 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | +-Track Assignment Kernel               7.77%  5790.52 sec  5790.55 sec  0.03 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | +-Free Memory                           0.00%  5790.55 sec  5790.55 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       +-Export                                 20.92%  5790.55 sec  5790.65 sec  0.09 sec  0.09 sec 
[01/10 19:06:46   1115s] (I)       | +-Export DB wires                       1.27%  5790.55 sec  5790.56 sec  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | | +-Export all nets                     0.98%  5790.56 sec  5790.56 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       | | +-Set wire vias                       0.13%  5790.56 sec  5790.56 sec  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)       | +-Report wirelength                     9.11%  5790.56 sec  5790.60 sec  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | +-Update net boxes                     10.29%  5790.60 sec  5790.65 sec  0.05 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)       | +-Update timing                         0.00%  5790.65 sec  5790.65 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)       +-Postprocess design                      0.24%  5790.65 sec  5790.65 sec  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)      ===================== Summary by functions =====================
[01/10 19:06:46   1115s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:06:46   1115s] (I)      ----------------------------------------------------------------
[01/10 19:06:46   1115s] (I)        0  Early Global Route kernel      100.00%  0.44 sec  0.43 sec 
[01/10 19:06:46   1115s] (I)        1  Import and model                33.45%  0.15 sec  0.15 sec 
[01/10 19:06:46   1115s] (I)        1  Global Routing                  32.90%  0.15 sec  0.14 sec 
[01/10 19:06:46   1115s] (I)        1  Export                          20.92%  0.09 sec  0.09 sec 
[01/10 19:06:46   1115s] (I)        1  Track Assignment (1T)            7.94%  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        1  Export 3D cong map               2.35%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        1  Postprocess design               0.24%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Create route DB                 17.86%  0.08 sec  0.08 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 2                     14.16%  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)        2  Create place DB                 12.57%  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)        2  Update net boxes                10.29%  0.05 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        2  Report wirelength                9.11%  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        2  Track Assignment Kernel          7.77%  0.03 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 4                      3.96%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 6                      3.88%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 1                      3.41%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 3                      3.15%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        2  Net group 5                      2.69%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        2  Create route kernel              2.37%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        2  Export DB wires                  1.27%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        2  Export 2D cong map               0.22%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Import route data (1T)          17.41%  0.08 sec  0.08 sec 
[01/10 19:06:46   1115s] (I)        3  Import place data               12.52%  0.06 sec  0.06 sec 
[01/10 19:06:46   1115s] (I)        3  Generate topology                5.55%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        3  Layer assignment (1T)            5.45%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1g                         4.08%  0.02 sec  0.03 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1a                         1.66%  0.01 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1h                         1.65%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        3  Export all nets                  0.98%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1e                         0.86%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1b                         0.51%  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        3  Set wire vias                    0.13%  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Model blockage capacity         10.33%  0.05 sec  0.05 sec 
[01/10 19:06:46   1115s] (I)        4  Read nets                        8.91%  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        4  Post Routing                     5.09%  0.02 sec  0.03 sec 
[01/10 19:06:46   1115s] (I)        4  Read instances and placement     3.57%  0.02 sec  0.02 sec 
[01/10 19:06:46   1115s] (I)        4  Read blockages ( Layer 2-11 )    1.90%  0.01 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        4  Read prerouted                   1.55%  0.01 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Pattern routing (1T)             0.98%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Read unlegalized nets            0.59%  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        4  Initialize 3D grid graph         0.52%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Route legalization               0.33%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Move terms for access (1T)       0.30%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Initialize 3D capacity           9.71%  0.04 sec  0.04 sec 
[01/10 19:06:46   1115s] (I)        5  Read instance blockages          0.64%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.01 sec 
[01/10 19:06:46   1115s] (I)        5  Legalize Blockage Violations     0.08%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:06:46   1115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:06:46   1115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:06:46   1115s]       Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:06:46   1115s]     Routing using eGR only done.
[01/10 19:06:46   1115s] Net route status summary:
[01/10 19:06:46   1115s]   Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=41, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:06:46   1115s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:06:46   1115s] 
[01/10 19:06:46   1115s] CCOPT: Done with clock implementation routing.
[01/10 19:06:46   1115s] 
[01/10 19:06:46   1115s]   Clock implementation routing done.
[01/10 19:06:46   1115s]   Fixed 41 wires.
[01/10 19:06:46   1115s]   CCOpt: Starting congestion repair using flow wrapper...
[01/10 19:06:46   1115s]     Congestion Repair...
[01/10 19:06:46   1115s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:18:35.5/2:18:41.3 (0.1), mem = 2988.1M
[01/10 19:06:46   1115s] Info: Disable timing driven in postCTS congRepair.
[01/10 19:06:46   1115s] 
[01/10 19:06:46   1115s] Starting congRepair ...
[01/10 19:06:46   1115s] User Input Parameters:
[01/10 19:06:46   1115s] - Congestion Driven    : On
[01/10 19:06:46   1115s] - Timing Driven        : Off
[01/10 19:06:46   1115s] - Area-Violation Based : On
[01/10 19:06:46   1115s] - Start Rollback Level : -5
[01/10 19:06:46   1115s] - Legalized            : On
[01/10 19:06:46   1115s] - Window Based         : Off
[01/10 19:06:46   1115s] - eDen incr mode       : Off
[01/10 19:06:46   1115s] - Small incr mode      : Off
[01/10 19:06:46   1115s] 
[01/10 19:06:46   1115s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2988.1M, EPOCH TIME: 1704906406.325956
[01/10 19:06:46   1115s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:2988.1M, EPOCH TIME: 1704906406.332088
[01/10 19:06:46   1115s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2988.1M, EPOCH TIME: 1704906406.332315
[01/10 19:06:46   1115s] Starting Early Global Route congestion estimation: mem = 2988.1M
[01/10 19:06:46   1115s] (I)      ==================== Layers =====================
[01/10 19:06:46   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:46   1115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:06:46   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:46   1115s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:06:46   1115s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:06:46   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:46   1115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:06:46   1115s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:06:46   1115s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:06:46   1115s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:06:46   1115s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:06:46   1115s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:06:46   1115s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:06:46   1115s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:06:46   1115s] (I)      Started Import and model ( Curr Mem: 2988.06 MB )
[01/10 19:06:46   1115s] (I)      Default pattern map key = picorv32_default.
[01/10 19:06:46   1115s] (I)      == Non-default Options ==
[01/10 19:06:46   1115s] (I)      Maximum routing layer                              : 10
[01/10 19:06:46   1115s] (I)      Minimum routing layer                              : 1
[01/10 19:06:46   1115s] (I)      Number of threads                                  : 1
[01/10 19:06:46   1115s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 19:06:46   1115s] (I)      Method to set GCell size                           : row
[01/10 19:06:46   1115s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:06:46   1115s] (I)      Use row-based GCell size
[01/10 19:06:46   1115s] (I)      Use row-based GCell align
[01/10 19:06:46   1115s] (I)      layer 0 area = 80000
[01/10 19:06:46   1115s] (I)      layer 1 area = 80000
[01/10 19:06:46   1115s] (I)      layer 2 area = 80000
[01/10 19:06:46   1115s] (I)      layer 3 area = 80000
[01/10 19:06:46   1115s] (I)      layer 4 area = 80000
[01/10 19:06:46   1115s] (I)      layer 5 area = 80000
[01/10 19:06:46   1115s] (I)      layer 6 area = 80000
[01/10 19:06:46   1115s] (I)      layer 7 area = 80000
[01/10 19:06:46   1115s] (I)      layer 8 area = 80000
[01/10 19:06:46   1115s] (I)      layer 9 area = 400000
[01/10 19:06:46   1115s] (I)      GCell unit size   : 3420
[01/10 19:06:46   1115s] (I)      GCell multiplier  : 1
[01/10 19:06:46   1115s] (I)      GCell row height  : 3420
[01/10 19:06:46   1115s] (I)      Actual row height : 3420
[01/10 19:06:46   1115s] (I)      GCell align ref   : 30000 30020
[01/10 19:06:46   1115s] [NR-eGR] Track table information for default rule: 
[01/10 19:06:46   1115s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:06:46   1115s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:06:46   1115s] (I)      ==================== Default via =====================
[01/10 19:06:46   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:46   1115s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 19:06:46   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:46   1115s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 19:06:46   1115s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 19:06:46   1115s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 19:06:46   1115s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 19:06:46   1115s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 19:06:46   1115s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 19:06:46   1115s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 19:06:46   1115s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 19:06:46   1115s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 19:06:46   1115s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 19:06:46   1115s] (I)      +----+------------------+----------------------------+
[01/10 19:06:46   1115s] [NR-eGR] Read 4704 PG shapes
[01/10 19:06:46   1115s] [NR-eGR] Read 0 clock shapes
[01/10 19:06:46   1115s] [NR-eGR] Read 0 other shapes
[01/10 19:06:46   1115s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:06:46   1115s] [NR-eGR] #Instance Blockages : 393207
[01/10 19:06:46   1115s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:06:46   1115s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:06:46   1115s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:06:46   1115s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:06:46   1115s] [NR-eGR] #Other Blockages    : 0
[01/10 19:06:46   1115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:06:46   1115s] [NR-eGR] Num Prerouted Nets = 41  Num Prerouted Wires = 9735
[01/10 19:06:46   1115s] [NR-eGR] Read 10531 nets ( ignored 41 )
[01/10 19:06:46   1115s] (I)      early_global_route_priority property id does not exist.
[01/10 19:06:46   1115s] (I)      Read Num Blocks=397911  Num Prerouted Wires=9735  Num CS=0
[01/10 19:06:46   1115s] (I)      Layer 0 (H) : #blockages 393807 : #preroutes 1688
[01/10 19:06:46   1115s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 3244
[01/10 19:06:46   1115s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1799
[01/10 19:06:46   1115s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1436
[01/10 19:06:46   1115s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 1332
[01/10 19:06:46   1115s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 236
[01/10 19:06:46   1115s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:46   1115s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:06:46   1115s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:06:46   1115s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:06:46   1115s] (I)      Number of ignored nets                =     41
[01/10 19:06:46   1115s] (I)      Number of connected nets              =      0
[01/10 19:06:46   1115s] (I)      Number of fixed nets                  =     41.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of clock nets                  =     41.  Ignored: No
[01/10 19:06:46   1115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:06:46   1115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:06:46   1115s] (I)      Ndr track 0 does not exist
[01/10 19:06:46   1115s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:06:46   1115s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:06:46   1115s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:06:46   1115s] (I)      Site width          :   400  (dbu)
[01/10 19:06:46   1115s] (I)      Row height          :  3420  (dbu)
[01/10 19:06:46   1115s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:06:46   1115s] (I)      GCell width         :  3420  (dbu)
[01/10 19:06:46   1115s] (I)      GCell height        :  3420  (dbu)
[01/10 19:06:46   1115s] (I)      Grid                :   146   136    10
[01/10 19:06:46   1115s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:06:46   1115s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:06:46   1115s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:06:46   1115s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:06:46   1115s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:06:46   1115s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:06:46   1115s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:06:46   1115s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:06:46   1115s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:06:46   1115s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:06:46   1115s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:06:46   1115s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:06:46   1115s] (I)      --------------------------------------------------------
[01/10 19:06:46   1115s] 
[01/10 19:06:46   1115s] [NR-eGR] ============ Routing rule table ============
[01/10 19:06:46   1115s] [NR-eGR] Rule id: 1  Nets: 10490
[01/10 19:06:46   1115s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:06:46   1115s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:06:46   1115s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:06:46   1115s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:06:46   1115s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:06:46   1115s] [NR-eGR] ========================================
[01/10 19:06:46   1115s] [NR-eGR] 
[01/10 19:06:46   1115s] (I)      =============== Blocked Tracks ===============
[01/10 19:06:46   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:46   1115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:06:46   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:46   1115s] (I)      |     1 |  179434 |   132232 |        73.69% |
[01/10 19:06:46   1115s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:06:46   1115s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:06:46   1115s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:06:46   1115s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:06:46   1115s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:06:46   1115s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:06:46   1115s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:06:46   1115s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:06:46   1115s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:06:46   1115s] (I)      +-------+---------+----------+---------------+
[01/10 19:06:46   1115s] (I)      Finished Import and model ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3013.00 MB )
[01/10 19:06:46   1115s] (I)      Reset routing kernel
[01/10 19:06:46   1115s] (I)      Started Global Routing ( Curr Mem: 3013.00 MB )
[01/10 19:06:46   1115s] (I)      totalPins=36025  totalGlobalPin=35044 (97.28%)
[01/10 19:06:46   1115s] (I)      total 2D Cap : 1492353 = (759911 H, 732442 V)
[01/10 19:06:46   1115s] [NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[01/10 19:06:46   1115s] (I)      
[01/10 19:06:46   1115s] (I)      ============  Phase 1a Route ============
[01/10 19:06:46   1116s] (I)      Usage: 111555 = (54806 H, 56749 V) = (7.21% H, 7.75% V) = (9.372e+04um H, 9.704e+04um V)
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] (I)      ============  Phase 1b Route ============
[01/10 19:06:46   1116s] (I)      Usage: 111555 = (54806 H, 56749 V) = (7.21% H, 7.75% V) = (9.372e+04um H, 9.704e+04um V)
[01/10 19:06:46   1116s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.907591e+05um
[01/10 19:06:46   1116s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:06:46   1116s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] (I)      ============  Phase 1c Route ============
[01/10 19:06:46   1116s] (I)      Usage: 111555 = (54806 H, 56749 V) = (7.21% H, 7.75% V) = (9.372e+04um H, 9.704e+04um V)
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] (I)      ============  Phase 1d Route ============
[01/10 19:06:46   1116s] (I)      Usage: 111555 = (54806 H, 56749 V) = (7.21% H, 7.75% V) = (9.372e+04um H, 9.704e+04um V)
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] (I)      ============  Phase 1e Route ============
[01/10 19:06:46   1116s] (I)      Usage: 111555 = (54806 H, 56749 V) = (7.21% H, 7.75% V) = (9.372e+04um H, 9.704e+04um V)
[01/10 19:06:46   1116s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.907591e+05um
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] (I)      ============  Phase 1l Route ============
[01/10 19:06:46   1116s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:06:46   1116s] (I)      Layer  1:      47056       154        38      121941       55539    (68.71%) 
[01/10 19:06:46   1116s] (I)      Layer  2:     166142     47662         6           0      168520    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  3:     177067     44044         0           0      177480    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  4:     166142     18072         6           0      168520    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  5:     177067      8506         0           0      177480    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  6:     166142      2084         0           0      168520    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  7:     177067       487         0           0      177480    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  8:     166142       243         2           0      168520    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer  9:     176163        68         0           0      177480    ( 0.00%) 
[01/10 19:06:46   1116s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:06:46   1116s] (I)      Total:       1482049    121320        52      125504     1503383    ( 7.70%) 
[01/10 19:06:46   1116s] (I)      
[01/10 19:06:46   1116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:06:46   1116s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:06:46   1116s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:06:46   1116s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:06:46   1116s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:06:46   1116s] [NR-eGR]  Metal1 ( 1)        36( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:06:46   1116s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:06:46   1116s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:06:46   1116s] [NR-eGR]        Total        48( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:06:46   1116s] [NR-eGR] 
[01/10 19:06:46   1116s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3013.00 MB )
[01/10 19:06:46   1116s] (I)      total 2D Cap : 1493512 = (760466 H, 733046 V)
[01/10 19:06:46   1116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:06:46   1116s] Early Global Route congestion estimation runtime: 0.66 seconds, mem = 3013.0M
[01/10 19:06:46   1116s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.660, REAL:0.660, MEM:3013.0M, EPOCH TIME: 1704906406.992538
[01/10 19:06:46   1116s] OPERPROF: Starting HotSpotCal at level 1, MEM:3013.0M, EPOCH TIME: 1704906406.992620
[01/10 19:06:46   1116s] [hotspot] +------------+---------------+---------------+
[01/10 19:06:46   1116s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 19:06:46   1116s] [hotspot] +------------+---------------+---------------+
[01/10 19:06:46   1116s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 19:06:46   1116s] [hotspot] +------------+---------------+---------------+
[01/10 19:06:46   1116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:06:46   1116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 19:06:46   1116s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:3013.0M, EPOCH TIME: 1704906406.995211
[01/10 19:06:46   1116s] Skipped repairing congestion.
[01/10 19:06:46   1116s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3013.0M, EPOCH TIME: 1704906406.995376
[01/10 19:06:46   1116s] Starting Early Global Route wiring: mem = 3013.0M
[01/10 19:06:47   1116s] (I)      ============= Track Assignment ============
[01/10 19:06:47   1116s] (I)      Started Track Assignment (1T) ( Curr Mem: 3013.00 MB )
[01/10 19:06:47   1116s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:06:47   1116s] (I)      Run Multi-thread track assignment
[01/10 19:06:47   1116s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3013.00 MB )
[01/10 19:06:47   1116s] (I)      Started Export ( Curr Mem: 3013.00 MB )
[01/10 19:06:47   1116s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:06:47   1116s] [NR-eGR] ------------------------------------
[01/10 19:06:47   1116s] [NR-eGR]  Metal1   (1H)         14129  39357 
[01/10 19:06:47   1116s] [NR-eGR]  Metal2   (2V)         70164  27336 
[01/10 19:06:47   1116s] [NR-eGR]  Metal3   (3H)         72575   5443 
[01/10 19:06:47   1116s] [NR-eGR]  Metal4   (4V)         30494   2166 
[01/10 19:06:47   1116s] [NR-eGR]  Metal5   (5H)         14411    958 
[01/10 19:06:47   1116s] [NR-eGR]  Metal6   (6V)          3579     43 
[01/10 19:06:47   1116s] [NR-eGR]  Metal7   (7H)           819     29 
[01/10 19:06:47   1116s] [NR-eGR]  Metal8   (8V)           435     10 
[01/10 19:06:47   1116s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:06:47   1116s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:06:47   1116s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:06:47   1116s] [NR-eGR] ------------------------------------
[01/10 19:06:47   1116s] [NR-eGR]           Total       206718  75347 
[01/10 19:06:47   1116s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:47   1116s] [NR-eGR] Total half perimeter of net bounding box: 172332um
[01/10 19:06:47   1116s] [NR-eGR] Total length: 206718um, number of vias: 75347
[01/10 19:06:47   1116s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:47   1116s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:06:47   1116s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:06:47   1116s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3013.00 MB )
[01/10 19:06:47   1116s] Early Global Route wiring runtime: 0.41 seconds, mem = 2998.0M
[01/10 19:06:47   1116s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.410, REAL:0.410, MEM:2998.0M, EPOCH TIME: 1704906407.405519
[01/10 19:06:47   1116s] Tdgp not successfully inited but do clear! skip clearing
[01/10 19:06:47   1116s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[01/10 19:06:47   1116s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:18:36.6/2:18:42.4 (0.1), mem = 2998.0M
[01/10 19:06:47   1116s] 
[01/10 19:06:47   1116s] =============================================================================================
[01/10 19:06:47   1116s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/10 19:06:47   1116s] =============================================================================================
[01/10 19:06:47   1116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:06:47   1116s] ---------------------------------------------------------------------------------------------
[01/10 19:06:47   1116s] [ MISC                   ]          0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/10 19:06:47   1116s] ---------------------------------------------------------------------------------------------
[01/10 19:06:47   1116s]  IncrReplace #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/10 19:06:47   1116s] ---------------------------------------------------------------------------------------------
[01/10 19:06:47   1116s] 
[01/10 19:06:47   1116s]     Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:06:47   1116s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/10 19:06:47   1116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2998.0M, EPOCH TIME: 1704906407.445502
[01/10 19:06:47   1116s] Processing tracks to init pin-track alignment.
[01/10 19:06:47   1116s] z: 2, totalTracks: 1
[01/10 19:06:47   1116s] z: 4, totalTracks: 1
[01/10 19:06:47   1116s] z: 6, totalTracks: 1
[01/10 19:06:47   1116s] z: 8, totalTracks: 1
[01/10 19:06:47   1116s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:06:47   1116s] All LLGs are deleted
[01/10 19:06:47   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:47   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:47   1116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2998.0M, EPOCH TIME: 1704906407.455050
[01/10 19:06:47   1116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2998.0M, EPOCH TIME: 1704906407.455507
[01/10 19:06:47   1116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2998.0M, EPOCH TIME: 1704906407.458949
[01/10 19:06:47   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:47   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:06:47   1116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2998.0M, EPOCH TIME: 1704906407.461385
[01/10 19:06:47   1116s] Max number of tech site patterns supported in site array is 256.
[01/10 19:06:47   1116s] Core basic site is CoreSite
[01/10 19:06:47   1116s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:06:47   1116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2998.0M, EPOCH TIME: 1704906407.507332
[01/10 19:06:47   1116s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:06:47   1116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:06:47   1116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2998.0M, EPOCH TIME: 1704906407.509557
[01/10 19:06:47   1116s] Fast DP-INIT is on for default
[01/10 19:06:47   1116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:06:47   1116s] Atter site array init, number of instance map data is 0.
[01/10 19:06:47   1116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2998.0M, EPOCH TIME: 1704906407.514553
[01/10 19:06:47   1116s] 
[01/10 19:06:47   1116s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:06:47   1116s] OPERPROF:     Starting CMU at level 3, MEM:2998.0M, EPOCH TIME: 1704906407.523090
[01/10 19:06:47   1116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2998.0M, EPOCH TIME: 1704906407.524884
[01/10 19:06:47   1116s] 
[01/10 19:06:47   1116s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:06:47   1116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.068, MEM:2998.0M, EPOCH TIME: 1704906407.526712
[01/10 19:06:47   1116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2998.0M, EPOCH TIME: 1704906407.526806
[01/10 19:06:47   1116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2998.0M, EPOCH TIME: 1704906407.526890
[01/10 19:06:47   1116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2998.0MB).
[01/10 19:06:47   1116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:2998.0M, EPOCH TIME: 1704906407.528975
[01/10 19:06:47   1116s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:02.0)
[01/10 19:06:47   1116s]   Leaving CCOpt scope - extractRC...
[01/10 19:06:47   1116s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:06:47   1116s] Extraction called for design 'picorv32' of instances=9535 and nets=10722 using extraction engine 'preRoute' .
[01/10 19:06:47   1116s] PreRoute RC Extraction called for design picorv32.
[01/10 19:06:47   1116s] RC Extraction called in multi-corner(1) mode.
[01/10 19:06:47   1116s] RCMode: PreRoute
[01/10 19:06:47   1116s]       RC Corner Indexes            0   
[01/10 19:06:47   1116s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:06:47   1116s] Resistance Scaling Factor    : 1.00000 
[01/10 19:06:47   1116s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:06:47   1116s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:06:47   1116s] Shrink Factor                : 1.00000
[01/10 19:06:47   1116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:06:47   1116s] Using Quantus QRC technology file ...
[01/10 19:06:47   1116s] 
[01/10 19:06:47   1116s] Trim Metal Layers:
[01/10 19:06:47   1116s] LayerId::1 widthSet size::2
[01/10 19:06:47   1116s] LayerId::2 widthSet size::2
[01/10 19:06:47   1116s] LayerId::3 widthSet size::2
[01/10 19:06:47   1116s] LayerId::4 widthSet size::2
[01/10 19:06:47   1116s] LayerId::5 widthSet size::2
[01/10 19:06:47   1116s] LayerId::6 widthSet size::2
[01/10 19:06:47   1116s] LayerId::7 widthSet size::2
[01/10 19:06:47   1116s] LayerId::8 widthSet size::2
[01/10 19:06:47   1116s] LayerId::9 widthSet size::2
[01/10 19:06:47   1116s] LayerId::10 widthSet size::2
[01/10 19:06:47   1116s] LayerId::11 widthSet size::2
[01/10 19:06:47   1116s] Updating RC grid for preRoute extraction ...
[01/10 19:06:47   1116s] eee: pegSigSF::1.070000
[01/10 19:06:47   1116s] Initializing multi-corner resistance tables ...
[01/10 19:06:47   1116s] eee: l::1 avDens::0.140975 usedTrk::2512.176024 availTrk::17820.000000 sigTrk::2512.176024
[01/10 19:06:47   1116s] eee: l::2 avDens::0.281187 usedTrk::4111.099097 availTrk::14620.500000 sigTrk::4111.099097
[01/10 19:06:47   1116s] eee: l::3 avDens::0.272072 usedTrk::4260.653949 availTrk::15660.000000 sigTrk::4260.653949
[01/10 19:06:47   1116s] eee: l::4 avDens::0.123672 usedTrk::1797.572303 availTrk::14535.000000 sigTrk::1797.572303
[01/10 19:06:47   1116s] eee: l::5 avDens::0.057891 usedTrk::859.677397 availTrk::14850.000000 sigTrk::859.677397
[01/10 19:06:47   1116s] eee: l::6 avDens::0.017499 usedTrk::212.450292 availTrk::12141.000000 sigTrk::212.450292
[01/10 19:06:47   1116s] eee: l::7 avDens::0.020031 usedTrk::54.085029 availTrk::2700.000000 sigTrk::54.085029
[01/10 19:06:47   1116s] eee: l::8 avDens::0.015858 usedTrk::27.117076 availTrk::1710.000000 sigTrk::27.117076
[01/10 19:06:47   1116s] eee: l::9 avDens::0.014387 usedTrk::7.768830 availTrk::540.000000 sigTrk::7.768830
[01/10 19:06:47   1116s] eee: l::10 avDens::0.056796 usedTrk::81.581463 availTrk::1436.400000 sigTrk::81.581463
[01/10 19:06:47   1116s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:06:47   1116s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:06:47   1116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254255 uaWl=1.000000 uaWlH=0.228598 aWlH=0.000000 lMod=0 pMax=0.818800 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:06:47   1116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2997.996M)
[01/10 19:06:47   1116s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:06:47   1116s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:47   1117s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:06:47   1117s] End AAE Lib Interpolated Model. (MEM=2998 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:06:47   1117s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:47   1117s]   Clock DAG stats after clustering cong repair call:
[01/10 19:06:47   1117s]     cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:47   1117s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:47   1117s]     misc counts      : r=1, pp=0
[01/10 19:06:47   1117s]     cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:47   1117s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:47   1117s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:47   1117s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:47   1117s]     wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:47   1117s]     hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:47   1117s]   Clock DAG net violations after clustering cong repair call: none
[01/10 19:06:47   1117s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/10 19:06:47   1117s]     Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:47   1117s]     Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:47   1117s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/10 19:06:47   1117s]      Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:47   1117s]   Clock DAG hash after clustering cong repair call: 1715012378041393719 6304690373777687495
[01/10 19:06:47   1117s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/10 19:06:47   1117s]     delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:47   1117s]     legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:47   1117s]     steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:47   1117s]   Primary reporting skew groups after clustering cong repair call:
[01/10 19:06:47   1117s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
[01/10 19:06:47   1117s]         min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:47   1117s]         max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]   Skew group summary after clustering cong repair call:
[01/10 19:06:48   1117s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
[01/10 19:06:48   1117s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/10 19:06:48   1117s]   Stage::Clustering done. (took cpu=0:00:05.3 real=0:00:05.3)
[01/10 19:06:48   1117s]   Stage::DRV Fixing...
[01/10 19:06:48   1117s]   Fixing clock tree slew time and max cap violations...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:06:48   1117s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:48   1117s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:06:48   1117s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441, avg=0.419, sd=0.019], skew [0.058 vs 0.200], 100% {0.383, 0.441} (wid=0.005 ws=0.004) (gid=0.436 gs=0.055)
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:48   1117s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:48   1117s]   Stage::Insertion Delay Reduction...
[01/10 19:06:48   1117s]   Removing unnecessary root buffering...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Removing unnecessary root buffering': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Removing unnecessary root buffering': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Removing unnecessary root buffering':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:48   1117s]   Removing unconstrained drivers...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Removing unconstrained drivers': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Removing unconstrained drivers': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Removing unconstrained drivers':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:48   1117s]   Reducing insertion delay 1...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Reducing insertion delay 1': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       delay calculator: calls=5420, total_wall_time=0.168s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5456, total_wall_time=0.335s, mean_wall_time=0.061ms
[01/10 19:06:48   1117s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Reducing insertion delay 1': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       delay calculator: calls=5444, total_wall_time=0.169s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=667, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5465, total_wall_time=0.336s, mean_wall_time=0.062ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Reducing insertion delay 1':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:48   1117s]   Removing longest path buffering...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Removing longest path buffering': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/10 19:06:48   1117s]       delay calculator: calls=5444, total_wall_time=0.169s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=667, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5465, total_wall_time=0.336s, mean_wall_time=0.062ms
[01/10 19:06:48   1117s]     Clock DAG stats after 'Removing longest path buffering':
[01/10 19:06:48   1117s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:48   1117s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:48   1117s]       misc counts      : r=1, pp=0
[01/10 19:06:48   1117s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:48   1117s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:48   1117s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:48   1117s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:48   1117s]       wire lengths     : top=0.000um, trunk=957.290um, leaf=6855.114um, total=7812.404um
[01/10 19:06:48   1117s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:48   1117s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/10 19:06:48   1117s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/10 19:06:48   1117s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.023ns min=0.131ns max=0.181ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:48   1117s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:48   1117s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/10 19:06:48   1117s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:48   1117s]     Clock DAG hash after 'Removing longest path buffering': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/10 19:06:48   1117s]       delay calculator: calls=5444, total_wall_time=0.169s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=667, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5465, total_wall_time=0.336s, mean_wall_time=0.062ms
[01/10 19:06:48   1117s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:48   1117s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:48   1117s]     Skew group summary after 'Removing longest path buffering':
[01/10 19:06:48   1117s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.441], skew [0.058 vs 0.200]
[01/10 19:06:48   1117s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:48   1117s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:48   1117s]   Reducing insertion delay 2...
[01/10 19:06:48   1117s]     Clock DAG hash before 'Reducing insertion delay 2': 1715012378041393719 6304690373777687495
[01/10 19:06:48   1117s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/10 19:06:48   1117s]       delay calculator: calls=5444, total_wall_time=0.169s, mean_wall_time=0.031ms
[01/10 19:06:48   1117s]       legalizer: calls=667, total_wall_time=0.009s, mean_wall_time=0.013ms
[01/10 19:06:48   1117s]       steiner router: calls=5465, total_wall_time=0.336s, mean_wall_time=0.062ms
[01/10 19:06:49   1118s]     Path optimization required 190 stage delay updates 
[01/10 19:06:49   1118s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/10 19:06:49   1118s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:49   1118s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:49   1118s]       misc counts      : r=1, pp=0
[01/10 19:06:49   1118s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:49   1118s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:49   1118s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:49   1118s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:49   1118s]       wire lengths     : top=0.000um, trunk=953.580um, leaf=6855.114um, total=7808.694um
[01/10 19:06:49   1118s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:49   1118s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/10 19:06:49   1118s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/10 19:06:49   1118s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.025ns min=0.131ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:49   1118s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:49   1118s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/10 19:06:49   1118s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:49   1118s]     Clock DAG hash after 'Reducing insertion delay 2': 9645555430494395001 3004516772888762481
[01/10 19:06:49   1118s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/10 19:06:49   1118s]       delay calculator: calls=6496, total_wall_time=0.243s, mean_wall_time=0.037ms
[01/10 19:06:49   1118s]       legalizer: calls=755, total_wall_time=0.014s, mean_wall_time=0.019ms
[01/10 19:06:49   1118s]       steiner router: calls=5655, total_wall_time=0.416s, mean_wall_time=0.074ms
[01/10 19:06:49   1118s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/10 19:06:49   1118s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439, avg=0.420, sd=0.018], skew [0.053 vs 0.200], 100% {0.385, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.050)
[01/10 19:06:49   1118s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:49   1118s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:49   1118s]     Skew group summary after 'Reducing insertion delay 2':
[01/10 19:06:49   1118s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439, avg=0.420, sd=0.018], skew [0.053 vs 0.200], 100% {0.385, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.050)
[01/10 19:06:49   1118s]     Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:49   1118s]   Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/10 19:06:49   1118s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/10 19:06:49   1118s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.9 real=0:00:06.9)
[01/10 19:06:49   1118s]   CCOpt::Phase::Implementation...
[01/10 19:06:49   1118s]   Stage::Reducing Power...
[01/10 19:06:49   1118s]   Improving clock tree routing...
[01/10 19:06:49   1118s]     Clock DAG hash before 'Improving clock tree routing': 9645555430494395001 3004516772888762481
[01/10 19:06:49   1118s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/10 19:06:49   1118s]       delay calculator: calls=6496, total_wall_time=0.243s, mean_wall_time=0.037ms
[01/10 19:06:49   1118s]       legalizer: calls=755, total_wall_time=0.014s, mean_wall_time=0.019ms
[01/10 19:06:49   1118s]       steiner router: calls=5655, total_wall_time=0.416s, mean_wall_time=0.074ms
[01/10 19:06:49   1118s]     Iteration 1...
[01/10 19:06:49   1118s]     Iteration 1 done.
[01/10 19:06:49   1118s]     Clock DAG stats after 'Improving clock tree routing':
[01/10 19:06:49   1118s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:49   1118s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:49   1118s]       misc counts      : r=1, pp=0
[01/10 19:06:49   1118s]       cell areas       : b=95.418um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.418um^2
[01/10 19:06:49   1118s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:49   1118s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:49   1118s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:49   1118s]       wire lengths     : top=0.000um, trunk=953.580um, leaf=6855.114um, total=7808.694um
[01/10 19:06:49   1118s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:49   1118s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/10 19:06:49   1118s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/10 19:06:49   1118s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.025ns min=0.131ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:49   1118s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:49   1118s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/10 19:06:49   1118s]        Bufs: CLKBUFX4: 39 CLKBUFX3: 1 
[01/10 19:06:49   1118s]     Clock DAG hash after 'Improving clock tree routing': 9645555430494395001 3004516772888762481
[01/10 19:06:49   1118s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/10 19:06:49   1118s]       delay calculator: calls=6542, total_wall_time=0.245s, mean_wall_time=0.037ms
[01/10 19:06:49   1118s]       legalizer: calls=768, total_wall_time=0.015s, mean_wall_time=0.019ms
[01/10 19:06:49   1118s]       steiner router: calls=5667, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:49   1118s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/10 19:06:49   1118s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439], skew [0.053 vs 0.200]
[01/10 19:06:49   1118s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:49   1118s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:49   1118s]     Skew group summary after 'Improving clock tree routing':
[01/10 19:06:49   1118s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.439], skew [0.053 vs 0.200]
[01/10 19:06:49   1118s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:49   1118s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:49   1118s]   Reducing clock tree power 1...
[01/10 19:06:49   1118s]     Clock DAG hash before 'Reducing clock tree power 1': 9645555430494395001 3004516772888762481
[01/10 19:06:49   1118s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/10 19:06:49   1118s]       delay calculator: calls=6542, total_wall_time=0.245s, mean_wall_time=0.037ms
[01/10 19:06:49   1118s]       legalizer: calls=768, total_wall_time=0.015s, mean_wall_time=0.019ms
[01/10 19:06:49   1118s]       steiner router: calls=5667, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:49   1118s]     Resizing gates: 
[01/10 19:06:49   1118s]     Legalizer releasing space for clock trees
[01/10 19:06:49   1118s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:06:49   1119s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:49   1119s]     100% 
[01/10 19:06:49   1119s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/10 19:06:49   1119s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:49   1119s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:49   1119s]       misc counts      : r=1, pp=0
[01/10 19:06:49   1119s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:49   1119s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:49   1119s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:49   1119s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:49   1119s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:49   1119s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:49   1119s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/10 19:06:49   1119s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/10 19:06:49   1119s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:49   1119s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:49   1119s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/10 19:06:49   1119s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:49   1119s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4713682779325695876 7362195667760103572
[01/10 19:06:49   1119s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/10 19:06:49   1119s]       delay calculator: calls=6714, total_wall_time=0.255s, mean_wall_time=0.038ms
[01/10 19:06:49   1119s]       legalizer: calls=849, total_wall_time=0.015s, mean_wall_time=0.018ms
[01/10 19:06:49   1119s]       steiner router: calls=5669, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:49   1119s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/10 19:06:49   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:49   1119s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:49   1119s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:49   1119s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/10 19:06:49   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:49   1119s]     Resizing gates: 
[01/10 19:06:49   1119s]     Legalizer releasing space for clock trees
[01/10 19:06:49   1119s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:06:49   1119s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:49   1119s]     100% 
[01/10 19:06:50   1119s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/10 19:06:50   1119s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]       misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/10 19:06:50   1119s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/10 19:06:50   1119s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/10 19:06:50   1119s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]     Clock DAG hash after 'Reducing clock tree power 1': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/10 19:06:50   1119s]       delay calculator: calls=6872, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5669, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:50   1119s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:50   1119s]     Skew group summary after 'Reducing clock tree power 1':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]     Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:06:50   1119s]   Reducing clock tree power 2...
[01/10 19:06:50   1119s]     Clock DAG hash before 'Reducing clock tree power 2': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       delay calculator: calls=6872, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5669, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Path optimization required 0 stage delay updates 
[01/10 19:06:50   1119s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]       misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/10 19:06:50   1119s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/10 19:06:50   1119s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]     Clock DAG hash after 'Reducing clock tree power 2': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       delay calculator: calls=6872, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5669, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
[01/10 19:06:50   1119s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:50   1119s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:50   1119s]     Skew group summary after 'Reducing clock tree power 2':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
[01/10 19:06:50   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:50   1119s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/10 19:06:50   1119s]   Stage::Balancing...
[01/10 19:06:50   1119s]   Approximately balancing fragments step...
[01/10 19:06:50   1119s]     Clock DAG hash before 'Approximately balancing fragments step': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/10 19:06:50   1119s]       delay calculator: calls=6872, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5669, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Resolve constraints - Approximately balancing fragments...
[01/10 19:06:50   1119s]     Resolving skew group constraints...
[01/10 19:06:50   1119s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:06:50   1119s]     Resolving skew group constraints done.
[01/10 19:06:50   1119s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1119s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/10 19:06:50   1119s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/10 19:06:50   1119s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:50   1119s]     Approximately balancing fragments...
[01/10 19:06:50   1119s]       Moving gates to improve sub-tree skew...
[01/10 19:06:50   1119s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/10 19:06:50   1119s]           delay calculator: calls=6888, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]           steiner router: calls=5685, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]         Tried: 42 Succeeded: 0
[01/10 19:06:50   1119s]         Topology Tried: 0 Succeeded: 0
[01/10 19:06:50   1119s]         0 Succeeded with SS ratio
[01/10 19:06:50   1119s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/10 19:06:50   1119s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/10 19:06:50   1119s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/10 19:06:50   1119s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]           misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]           cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]           wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]           wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]           hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/10 19:06:50   1119s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/10 19:06:50   1119s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]           Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/10 19:06:50   1119s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/10 19:06:50   1119s]           delay calculator: calls=6888, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]           steiner router: calls=5685, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:50   1119s]       Approximately balancing fragments bottom up...
[01/10 19:06:50   1119s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/10 19:06:50   1119s]           delay calculator: calls=6888, total_wall_time=0.264s, mean_wall_time=0.038ms
[01/10 19:06:50   1119s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]           steiner router: calls=5685, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:06:50   1119s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/10 19:06:50   1119s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]           misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]           cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]           wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]           wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]           hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/10 19:06:50   1119s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/10 19:06:50   1119s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]           Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/10 19:06:50   1119s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/10 19:06:50   1119s]           delay calculator: calls=7046, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]           steiner router: calls=5685, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1119s]       Approximately balancing fragments, wire and cell delays...
[01/10 19:06:50   1119s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/10 19:06:50   1119s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:06:50   1119s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]           misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]           cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]           wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]           wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]           hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/10 19:06:50   1119s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:06:50   1119s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]           Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/10 19:06:50   1119s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:06:50   1119s]           delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]           steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/10 19:06:50   1119s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1119s]     Approximately balancing fragments done.
[01/10 19:06:50   1119s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/10 19:06:50   1119s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]       misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/10 19:06:50   1119s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/10 19:06:50   1119s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/10 19:06:50   1119s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]     Clock DAG hash after 'Approximately balancing fragments step': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/10 19:06:50   1119s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:06:50   1119s]   Clock DAG stats after Approximately balancing fragments:
[01/10 19:06:50   1119s]     cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]     misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]     cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]     wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]     hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]   Clock DAG net violations after Approximately balancing fragments: none
[01/10 19:06:50   1119s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/10 19:06:50   1119s]     Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]     Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/10 19:06:50   1119s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]   Clock DAG hash after Approximately balancing fragments: 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/10 19:06:50   1119s]     delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]     legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]     steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]   Primary reporting skew groups after Approximately balancing fragments:
[01/10 19:06:50   1119s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]         min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:50   1119s]         max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:50   1119s]   Skew group summary after Approximately balancing fragments:
[01/10 19:06:50   1119s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]   Improving fragments clock skew...
[01/10 19:06:50   1119s]     Clock DAG hash before 'Improving fragments clock skew': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Clock DAG stats after 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1119s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1119s]       misc counts      : r=1, pp=0
[01/10 19:06:50   1119s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1119s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1119s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1119s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1119s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1119s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1119s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/10 19:06:50   1119s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1119s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1119s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/10 19:06:50   1119s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1119s]     Clock DAG hash after 'Improving fragments clock skew': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:50   1119s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:50   1119s]     Skew group summary after 'Improving fragments clock skew':
[01/10 19:06:50   1119s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1119s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1119s]   Approximately balancing step...
[01/10 19:06:50   1119s]     Clock DAG hash before 'Approximately balancing step': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1119s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/10 19:06:50   1119s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1119s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1119s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1119s]     Resolve constraints - Approximately balancing...
[01/10 19:06:50   1119s]     Resolving skew group constraints...
[01/10 19:06:50   1120s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:06:50   1120s]     Resolving skew group constraints done.
[01/10 19:06:50   1120s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1120s]     Approximately balancing...
[01/10 19:06:50   1120s]       Approximately balancing, wire and cell delays...
[01/10 19:06:50   1120s]       Approximately balancing, wire and cell delays, iteration 1...
[01/10 19:06:50   1120s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:06:50   1120s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1120s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1120s]           misc counts      : r=1, pp=0
[01/10 19:06:50   1120s]           cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1120s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1120s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1120s]           wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1120s]           wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1120s]           hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1120s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/10 19:06:50   1120s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:06:50   1120s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1120s]           Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1120s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/10 19:06:50   1120s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1120s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4713682779325695876 7362195667760103572
[01/10 19:06:50   1120s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:06:50   1120s]           delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1120s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1120s]           steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1120s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/10 19:06:50   1120s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:50   1120s]     Approximately balancing done.
[01/10 19:06:50   1120s]     Clock DAG stats after 'Approximately balancing step':
[01/10 19:06:50   1120s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:50   1120s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:50   1120s]       misc counts      : r=1, pp=0
[01/10 19:06:50   1120s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:50   1120s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:50   1120s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:50   1120s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:50   1120s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:50   1120s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:50   1120s]     Clock DAG net violations after 'Approximately balancing step': none
[01/10 19:06:50   1120s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/10 19:06:50   1120s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:50   1120s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:50   1120s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/10 19:06:50   1120s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:50   1120s]     Clock DAG hash after 'Approximately balancing step': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1120s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/10 19:06:50   1120s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1120s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1120s]     Primary reporting skew groups after 'Approximately balancing step':
[01/10 19:06:50   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1120s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:50   1120s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:50   1120s]     Skew group summary after 'Approximately balancing step':
[01/10 19:06:50   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:50   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:50   1120s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:06:50   1120s]   Fixing clock tree overload...
[01/10 19:06:50   1120s]     Clock DAG hash before 'Fixing clock tree overload': 4713682779325695876 7362195667760103572
[01/10 19:06:50   1120s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/10 19:06:50   1120s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:50   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:50   1120s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:50   1120s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:06:51   1120s]     Clock DAG stats after 'Fixing clock tree overload':
[01/10 19:06:51   1120s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:51   1120s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:51   1120s]       misc counts      : r=1, pp=0
[01/10 19:06:51   1120s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:51   1120s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:51   1120s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:51   1120s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:51   1120s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:51   1120s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:51   1120s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/10 19:06:51   1120s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/10 19:06:51   1120s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:51   1120s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:51   1120s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/10 19:06:51   1120s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:51   1120s]     Clock DAG hash after 'Fixing clock tree overload': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/10 19:06:51   1120s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:51   1120s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:51   1120s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:51   1120s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:51   1120s]     Skew group summary after 'Fixing clock tree overload':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439], skew [0.036 vs 0.200]
[01/10 19:06:51   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:51   1120s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:51   1120s]   Approximately balancing paths...
[01/10 19:06:51   1120s]     Clock DAG hash before 'Approximately balancing paths': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/10 19:06:51   1120s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:51   1120s]     Added 0 buffers.
[01/10 19:06:51   1120s]     Clock DAG stats after 'Approximately balancing paths':
[01/10 19:06:51   1120s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:51   1120s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:51   1120s]       misc counts      : r=1, pp=0
[01/10 19:06:51   1120s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:51   1120s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:51   1120s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:51   1120s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:51   1120s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:51   1120s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:51   1120s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/10 19:06:51   1120s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/10 19:06:51   1120s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:51   1120s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:51   1120s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/10 19:06:51   1120s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:51   1120s]     Clock DAG hash after 'Approximately balancing paths': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/10 19:06:51   1120s]       delay calculator: calls=7048, total_wall_time=0.273s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5687, total_wall_time=0.420s, mean_wall_time=0.074ms
[01/10 19:06:51   1120s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
[01/10 19:06:51   1120s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:51   1120s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:51   1120s]     Skew group summary after 'Approximately balancing paths':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.402, max=0.439, avg=0.425, sd=0.010], skew [0.036 vs 0.200], 100% {0.402, 0.439} (wid=0.005 ws=0.004) (gid=0.434 gs=0.033)
[01/10 19:06:51   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:51   1120s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:51   1120s]   Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:06:51   1120s]   Stage::Polishing...
[01/10 19:06:51   1120s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:06:51   1120s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:51   1120s]   Clock DAG stats before polishing:
[01/10 19:06:51   1120s]     cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:51   1120s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:51   1120s]     misc counts      : r=1, pp=0
[01/10 19:06:51   1120s]     cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:51   1120s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:51   1120s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:51   1120s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:51   1120s]     wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:51   1120s]     hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:51   1120s]   Clock DAG net violations before polishing: none
[01/10 19:06:51   1120s]   Clock DAG primary half-corner transition distribution before polishing:
[01/10 19:06:51   1120s]     Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:51   1120s]     Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:51   1120s]   Clock DAG library cell distribution before polishing {count}:
[01/10 19:06:51   1120s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:51   1120s]   Clock DAG hash before polishing: 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]   CTS services accumulated run-time stats before polishing:
[01/10 19:06:51   1120s]     delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]     legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]     steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]   Primary reporting skew groups before polishing:
[01/10 19:06:51   1120s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
[01/10 19:06:51   1120s]         min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:51   1120s]         max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:51   1120s]   Skew group summary before polishing:
[01/10 19:06:51   1120s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
[01/10 19:06:51   1120s]   Merging balancing drivers for power...
[01/10 19:06:51   1120s]     Clock DAG hash before 'Merging balancing drivers for power': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]     Tried: 42 Succeeded: 0
[01/10 19:06:51   1120s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:51   1120s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:51   1120s]       misc counts      : r=1, pp=0
[01/10 19:06:51   1120s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:51   1120s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:51   1120s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:51   1120s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:51   1120s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:51   1120s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:51   1120s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/10 19:06:51   1120s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:51   1120s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:51   1120s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/10 19:06:51   1120s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:51   1120s]     Clock DAG hash after 'Merging balancing drivers for power': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
[01/10 19:06:51   1120s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:51   1120s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:51   1120s]     Skew group summary after 'Merging balancing drivers for power':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440], skew [0.037 vs 0.200]
[01/10 19:06:51   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:51   1120s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:51   1120s]   Improving clock skew...
[01/10 19:06:51   1120s]     Clock DAG hash before 'Improving clock skew': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/10 19:06:51   1120s]       delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]     Clock DAG stats after 'Improving clock skew':
[01/10 19:06:51   1120s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:51   1120s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:51   1120s]       misc counts      : r=1, pp=0
[01/10 19:06:51   1120s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:51   1120s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:51   1120s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:51   1120s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.563pF, total=0.627pF
[01/10 19:06:51   1120s]       wire lengths     : top=0.000um, trunk=953.195um, leaf=6855.114um, total=7808.309um
[01/10 19:06:51   1120s]       hp wire lengths  : top=0.000um, trunk=443.780um, leaf=2453.730um, total=2897.510um
[01/10 19:06:51   1120s]     Clock DAG net violations after 'Improving clock skew': none
[01/10 19:06:51   1120s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/10 19:06:51   1120s]       Trunk : target=0.200ns count=4 avg=0.175ns sd=0.011ns min=0.162ns max=0.188ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:51   1120s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 13 <= 0.190ns, 9 <= 0.200ns}
[01/10 19:06:51   1120s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/10 19:06:51   1120s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:51   1120s]     Clock DAG hash after 'Improving clock skew': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/10 19:06:51   1120s]       delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]     Primary reporting skew groups after 'Improving clock skew':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440, avg=0.426, sd=0.011], skew [0.037 vs 0.200], 100% {0.403, 0.440} (wid=0.005 ws=0.004) (gid=0.436 gs=0.034)
[01/10 19:06:51   1120s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:51   1120s]           max path sink: cpuregs_reg[26][0]/CK
[01/10 19:06:51   1120s]     Skew group summary after 'Improving clock skew':
[01/10 19:06:51   1120s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.440, avg=0.426, sd=0.011], skew [0.037 vs 0.200], 100% {0.403, 0.440} (wid=0.005 ws=0.004) (gid=0.436 gs=0.034)
[01/10 19:06:51   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:51   1120s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:06:51   1120s]   Moving gates to reduce wire capacitance...
[01/10 19:06:51   1120s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/10 19:06:51   1120s]       delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]       legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]       steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/10 19:06:51   1120s]     Iteration 1...
[01/10 19:06:51   1120s]       Artificially removing short and long paths...
[01/10 19:06:51   1120s]         Clock DAG hash before 'Artificially removing short and long paths': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:06:51   1120s]           delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]           steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]         For skew_group clk/default_emulate_constraint_mode target band (0.403, 0.440)
[01/10 19:06:51   1120s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:51   1120s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:51   1120s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/10 19:06:51   1120s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4713682779325695876 7362195667760103572
[01/10 19:06:51   1120s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/10 19:06:51   1120s]           delay calculator: calls=7089, total_wall_time=0.278s, mean_wall_time=0.039ms
[01/10 19:06:51   1120s]           legalizer: calls=929, total_wall_time=0.016s, mean_wall_time=0.017ms
[01/10 19:06:51   1120s]           steiner router: calls=5728, total_wall_time=0.457s, mean_wall_time=0.080ms
[01/10 19:06:51   1120s]         Legalizer releasing space for clock trees
[01/10 19:06:52   1121s]         Legalizing clock trees...
[01/10 19:06:52   1121s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:52   1121s]         Legalizer API calls during this step: 276 succeeded with high effort: 276 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:52   1121s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:06:52   1121s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/10 19:06:52   1121s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10255547767049692528 14039421136266575064
[01/10 19:06:52   1121s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/10 19:06:52   1121s]           delay calculator: calls=7468, total_wall_time=0.306s, mean_wall_time=0.041ms
[01/10 19:06:52   1121s]           legalizer: calls=1205, total_wall_time=0.020s, mean_wall_time=0.017ms
[01/10 19:06:52   1121s]           steiner router: calls=5910, total_wall_time=0.552s, mean_wall_time=0.093ms
[01/10 19:06:52   1121s]         Moving gates: 
[01/10 19:06:52   1121s]         Legalizer releasing space for clock trees
[01/10 19:06:52   1121s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:06:54   1123s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:54   1123s]         100% 
[01/10 19:06:54   1123s]         Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:54   1123s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/10 19:06:54   1123s]     Iteration 1 done.
[01/10 19:06:54   1123s]     Iteration 2...
[01/10 19:06:54   1123s]       Artificially removing short and long paths...
[01/10 19:06:54   1123s]         Clock DAG hash before 'Artificially removing short and long paths': 3744869526126738652 8399198022954967260
[01/10 19:06:54   1123s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:06:54   1123s]           delay calculator: calls=8772, total_wall_time=0.387s, mean_wall_time=0.044ms
[01/10 19:06:54   1123s]           legalizer: calls=1765, total_wall_time=0.031s, mean_wall_time=0.018ms
[01/10 19:06:54   1123s]           steiner router: calls=6786, total_wall_time=0.877s, mean_wall_time=0.129ms
[01/10 19:06:54   1123s]         For skew_group clk/default_emulate_constraint_mode target band (0.396, 0.418)
[01/10 19:06:54   1123s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:54   1123s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:54   1123s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/10 19:06:54   1124s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 3744869526126738652 8399198022954967260
[01/10 19:06:54   1124s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/10 19:06:54   1124s]           delay calculator: calls=8774, total_wall_time=0.388s, mean_wall_time=0.044ms
[01/10 19:06:54   1124s]           legalizer: calls=1765, total_wall_time=0.031s, mean_wall_time=0.018ms
[01/10 19:06:54   1124s]           steiner router: calls=6788, total_wall_time=0.878s, mean_wall_time=0.129ms
[01/10 19:06:54   1124s]         Legalizer releasing space for clock trees
[01/10 19:06:55   1124s]         Legalizing clock trees...
[01/10 19:06:55   1124s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:55   1124s]         Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:55   1124s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:06:55   1124s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/10 19:06:55   1124s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2945262261950287062 15772460213765471198
[01/10 19:06:55   1124s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/10 19:06:55   1124s]           delay calculator: calls=9008, total_wall_time=0.401s, mean_wall_time=0.044ms
[01/10 19:06:55   1124s]           legalizer: calls=1991, total_wall_time=0.034s, mean_wall_time=0.017ms
[01/10 19:06:55   1124s]           steiner router: calls=7020, total_wall_time=0.961s, mean_wall_time=0.137ms
[01/10 19:06:55   1124s]         Moving gates: 
[01/10 19:06:55   1124s]         Legalizer releasing space for clock trees
[01/10 19:06:55   1124s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:06:58   1127s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]         100% 
[01/10 19:06:58   1127s]         Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/10 19:06:58   1127s]     Iteration 2 done.
[01/10 19:06:58   1127s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/10 19:06:58   1127s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/10 19:06:58   1127s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:58   1127s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:58   1127s]       misc counts      : r=1, pp=0
[01/10 19:06:58   1127s]       cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:06:58   1127s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:58   1127s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:58   1127s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
[01/10 19:06:58   1127s]       wire lengths     : top=0.000um, trunk=782.058um, leaf=6827.886um, total=7609.944um
[01/10 19:06:58   1127s]       hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
[01/10 19:06:58   1127s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/10 19:06:58   1127s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/10 19:06:58   1127s]       Trunk : target=0.200ns count=4 avg=0.154ns sd=0.016ns min=0.141ns max=0.176ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:58   1127s]       Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
[01/10 19:06:58   1127s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/10 19:06:58   1127s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:06:58   1127s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 10366547998793433021 4029020280043423773
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/10 19:06:58   1127s]       delay calculator: calls=10020, total_wall_time=0.477s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2551, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7946, total_wall_time=1.414s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.412, avg=0.403, sd=0.005], skew [0.021 vs 0.200], 100% {0.391, 0.412} (wid=0.006 ws=0.005) (gid=0.409 gs=0.019)
[01/10 19:06:58   1127s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:58   1127s]           max path sink: genblk1.pcpi_mul_rs1_reg[29]/CK
[01/10 19:06:58   1127s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.412, avg=0.403, sd=0.005], skew [0.021 vs 0.200], 100% {0.391, 0.412} (wid=0.006 ws=0.005) (gid=0.409 gs=0.019)
[01/10 19:06:58   1127s]     Legalizer API calls during this step: 1622 succeeded with high effort: 1622 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:06.6 real=0:00:06.6)
[01/10 19:06:58   1127s]   Reducing clock tree power 3...
[01/10 19:06:58   1127s]     Clock DAG hash before 'Reducing clock tree power 3': 10366547998793433021 4029020280043423773
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       delay calculator: calls=10020, total_wall_time=0.477s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2551, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7946, total_wall_time=1.414s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Artificially removing short and long paths...
[01/10 19:06:58   1127s]       Clock DAG hash before 'Artificially removing short and long paths': 10366547998793433021 4029020280043423773
[01/10 19:06:58   1127s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:06:58   1127s]         delay calculator: calls=10020, total_wall_time=0.477s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]         legalizer: calls=2551, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]         steiner router: calls=7946, total_wall_time=1.414s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]       For skew_group clk/default_emulate_constraint_mode target band (0.391, 0.412)
[01/10 19:06:58   1127s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]     Initial gate capacitance is (rise=0.428pF fall=0.379pF).
[01/10 19:06:58   1127s]     Resizing gates: 
[01/10 19:06:58   1127s]     Legalizer releasing space for clock trees
[01/10 19:06:58   1127s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:06:58   1127s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]     100% 
[01/10 19:06:58   1127s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/10 19:06:58   1127s]     Iteration 1: gate capacitance is (rise=0.428pF fall=0.379pF).
[01/10 19:06:58   1127s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:58   1127s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:58   1127s]       misc counts      : r=1, pp=0
[01/10 19:06:58   1127s]       cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:06:58   1127s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:58   1127s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:58   1127s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
[01/10 19:06:58   1127s]       wire lengths     : top=0.000um, trunk=782.268um, leaf=6827.886um, total=7610.154um
[01/10 19:06:58   1127s]       hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
[01/10 19:06:58   1127s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/10 19:06:58   1127s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       Trunk : target=0.200ns count=4 avg=0.172ns sd=0.013ns min=0.153ns max=0.183ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:58   1127s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
[01/10 19:06:58   1127s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/10 19:06:58   1127s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:06:58   1127s]     Clock DAG hash after 'Reducing clock tree power 3': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
[01/10 19:06:58   1127s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:58   1127s]           max path sink: genblk1.pcpi_mul_rd_reg[33]/CK
[01/10 19:06:58   1127s]     Skew group summary after 'Reducing clock tree power 3':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
[01/10 19:06:58   1127s]     Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:06:58   1127s]   Improving insertion delay...
[01/10 19:06:58   1127s]     Clock DAG hash before 'Improving insertion delay': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/10 19:06:58   1127s]       delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Clock DAG stats after 'Improving insertion delay':
[01/10 19:06:58   1127s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:06:58   1127s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:06:58   1127s]       misc counts      : r=1, pp=0
[01/10 19:06:58   1127s]       cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:06:58   1127s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:06:58   1127s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:06:58   1127s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.560pF, total=0.613pF
[01/10 19:06:58   1127s]       wire lengths     : top=0.000um, trunk=782.268um, leaf=6827.886um, total=7610.154um
[01/10 19:06:58   1127s]       hp wire lengths  : top=0.000um, trunk=416.530um, leaf=2501.625um, total=2918.155um
[01/10 19:06:58   1127s]     Clock DAG net violations after 'Improving insertion delay': none
[01/10 19:06:58   1127s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/10 19:06:58   1127s]       Trunk : target=0.200ns count=4 avg=0.172ns sd=0.013ns min=0.153ns max=0.183ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:06:58   1127s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
[01/10 19:06:58   1127s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/10 19:06:58   1127s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:06:58   1127s]     Clock DAG hash after 'Improving insertion delay': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/10 19:06:58   1127s]       delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Primary reporting skew groups after 'Improving insertion delay':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
[01/10 19:06:58   1127s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:06:58   1127s]           max path sink: genblk1.pcpi_mul_rd_reg[33]/CK
[01/10 19:06:58   1127s]     Skew group summary after 'Improving insertion delay':
[01/10 19:06:58   1127s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.434, avg=0.417, sd=0.013], skew [0.043 vs 0.200], 100% {0.390, 0.434} (wid=0.006 ws=0.005) (gid=0.430 gs=0.041)
[01/10 19:06:58   1127s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]   Wire Opt OverFix...
[01/10 19:06:58   1127s]     Clock DAG hash before 'Wire Opt OverFix': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/10 19:06:58   1127s]       delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]       legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]       steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]     Wire Reduction extra effort...
[01/10 19:06:58   1127s]       Clock DAG hash before 'Wire Reduction extra effort': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/10 19:06:58   1127s]         delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]         legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]         steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/10 19:06:58   1127s]       Artificially removing short and long paths...
[01/10 19:06:58   1127s]         Clock DAG hash before 'Artificially removing short and long paths': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:06:58   1127s]           delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]           legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]           steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]         For skew_group clk/default_emulate_constraint_mode target band (0.390, 0.434)
[01/10 19:06:58   1127s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]       Global shorten wires A0...
[01/10 19:06:58   1127s]         Clock DAG hash before 'Global shorten wires A0': 211616687621009828 8818103743148932924
[01/10 19:06:58   1127s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/10 19:06:58   1127s]           delay calculator: calls=10210, total_wall_time=0.488s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]           legalizer: calls=2633, total_wall_time=0.052s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]           steiner router: calls=7950, total_wall_time=1.415s, mean_wall_time=0.178ms
[01/10 19:06:58   1127s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:58   1127s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:58   1127s]       Move For Wirelength - core...
[01/10 19:06:58   1127s]         Clock DAG hash before 'Move For Wirelength - core': 8574228098563991141 423856689250031325
[01/10 19:06:58   1127s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/10 19:06:58   1127s]           delay calculator: calls=10230, total_wall_time=0.489s, mean_wall_time=0.048ms
[01/10 19:06:58   1127s]           legalizer: calls=2650, total_wall_time=0.053s, mean_wall_time=0.020ms
[01/10 19:06:58   1127s]           steiner router: calls=7954, total_wall_time=1.416s, mean_wall_time=0.178ms
[01/10 19:06:58   1128s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=51, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=125, accepted=8
[01/10 19:06:58   1128s]         Max accepted move=44.400um, total accepted move=84.830um, average move=10.604um
[01/10 19:06:59   1128s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=55, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=133, accepted=3
[01/10 19:06:59   1128s]         Max accepted move=27.800um, total accepted move=43.480um, average move=14.493um
[01/10 19:06:59   1128s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=2, computed=38, moveTooSmall=54, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=133, accepted=2
[01/10 19:06:59   1128s]         Max accepted move=10.730um, total accepted move=17.970um, average move=8.985um
[01/10 19:06:59   1128s]         Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:59   1128s]       Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/10 19:06:59   1128s]       Global shorten wires A1...
[01/10 19:06:59   1128s]         Clock DAG hash before 'Global shorten wires A1': 17142069597197904419 1811693009357766251
[01/10 19:06:59   1128s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/10 19:06:59   1128s]           delay calculator: calls=10774, total_wall_time=0.516s, mean_wall_time=0.048ms
[01/10 19:06:59   1128s]           legalizer: calls=3101, total_wall_time=0.062s, mean_wall_time=0.020ms
[01/10 19:06:59   1128s]           steiner router: calls=8952, total_wall_time=1.741s, mean_wall_time=0.194ms
[01/10 19:06:59   1128s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:59   1128s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:06:59   1128s]       Move For Wirelength - core...
[01/10 19:06:59   1128s]         Clock DAG hash before 'Move For Wirelength - core': 17142069597197904419 1811693009357766251
[01/10 19:06:59   1128s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/10 19:06:59   1128s]           delay calculator: calls=10778, total_wall_time=0.516s, mean_wall_time=0.048ms
[01/10 19:06:59   1128s]           legalizer: calls=3119, total_wall_time=0.062s, mean_wall_time=0.020ms
[01/10 19:06:59   1128s]           steiner router: calls=8958, total_wall_time=1.742s, mean_wall_time=0.194ms
[01/10 19:06:59   1128s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=35, computed=5, moveTooSmall=59, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=1
[01/10 19:06:59   1128s]         Max accepted move=3.400um, total accepted move=3.400um, average move=3.400um
[01/10 19:06:59   1129s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=36, computed=4, moveTooSmall=61, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[01/10 19:06:59   1129s]         Max accepted move=0.000um, total accepted move=0.000um
[01/10 19:06:59   1129s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:06:59   1129s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:06:59   1129s]       Global shorten wires B...
[01/10 19:06:59   1129s]         Clock DAG hash before 'Global shorten wires B': 325942581652360519 10227206364112349439
[01/10 19:06:59   1129s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/10 19:06:59   1129s]           delay calculator: calls=10861, total_wall_time=0.521s, mean_wall_time=0.048ms
[01/10 19:06:59   1129s]           legalizer: calls=3134, total_wall_time=0.063s, mean_wall_time=0.020ms
[01/10 19:06:59   1129s]           steiner router: calls=9002, total_wall_time=1.760s, mean_wall_time=0.196ms
[01/10 19:07:00   1129s]         Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:00   1129s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:00   1129s]       Move For Wirelength - branch...
[01/10 19:07:00   1129s]         Clock DAG hash before 'Move For Wirelength - branch': 11136657681099513749 6244723063324304237
[01/10 19:07:00   1129s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/10 19:07:00   1129s]           delay calculator: calls=10946, total_wall_time=0.525s, mean_wall_time=0.048ms
[01/10 19:07:00   1129s]           legalizer: calls=3309, total_wall_time=0.065s, mean_wall_time=0.020ms
[01/10 19:07:00   1129s]           steiner router: calls=9168, total_wall_time=1.817s, mean_wall_time=0.198ms
[01/10 19:07:00   1129s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=0, computed=40, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=46, accepted=0
[01/10 19:07:00   1129s]         Max accepted move=0.000um, total accepted move=0.000um
[01/10 19:07:00   1129s]         Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:00   1129s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:00   1129s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/10 19:07:00   1129s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/10 19:07:00   1129s]         cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:00   1129s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:00   1129s]         misc counts      : r=1, pp=0
[01/10 19:07:00   1129s]         cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:07:00   1129s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:00   1129s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:00   1129s]         wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.560pF, total=0.612pF
[01/10 19:07:00   1129s]         wire lengths     : top=0.000um, trunk=758.943um, leaf=6833.850um, total=7592.793um
[01/10 19:07:00   1129s]         hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:00   1129s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/10 19:07:00   1129s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/10 19:07:00   1129s]         Trunk : target=0.200ns count=4 avg=0.166ns sd=0.017ns min=0.152ns max=0.186ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:00   1129s]         Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
[01/10 19:07:00   1129s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/10 19:07:00   1129s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:07:00   1129s]       Clock DAG hash after 'Wire Reduction extra effort': 11136657681099513749 6244723063324304237
[01/10 19:07:00   1129s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/10 19:07:00   1129s]         delay calculator: calls=10984, total_wall_time=0.528s, mean_wall_time=0.048ms
[01/10 19:07:00   1129s]         legalizer: calls=3355, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:00   1129s]         steiner router: calls=9196, total_wall_time=1.829s, mean_wall_time=0.199ms
[01/10 19:07:00   1129s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/10 19:07:00   1129s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
[01/10 19:07:00   1129s]             min path sink: cpuregs_reg[14][23]/CK
[01/10 19:07:00   1129s]             max path sink: genblk1.pcpi_mul_rd_reg[37]/CK
[01/10 19:07:00   1129s]       Skew group summary after 'Wire Reduction extra effort':
[01/10 19:07:00   1129s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
[01/10 19:07:00   1129s]       Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:00   1129s]     Wire Reduction extra effort done. (took cpu=0:00:01.7 real=0:00:01.7)
[01/10 19:07:00   1129s]     Optimizing orientation...
[01/10 19:07:00   1129s]     FlipOpt...
[01/10 19:07:00   1129s]     Disconnecting clock tree from netlist...
[01/10 19:07:00   1129s]     Disconnecting clock tree from netlist done.
[01/10 19:07:00   1129s]     Performing Single Threaded FlipOpt
[01/10 19:07:00   1129s]     Optimizing orientation on clock cells...
[01/10 19:07:00   1129s]       Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 40 , Other = 0
[01/10 19:07:00   1129s]     Optimizing orientation on clock cells done.
[01/10 19:07:00   1129s]     Resynthesising clock tree into netlist...
[01/10 19:07:00   1129s]       Reset timing graph...
[01/10 19:07:00   1129s] Ignoring AAE DB Resetting ...
[01/10 19:07:00   1129s]       Reset timing graph done.
[01/10 19:07:00   1129s]     Resynthesising clock tree into netlist done.
[01/10 19:07:00   1129s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:00   1129s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:00   1129s] End AAE Lib Interpolated Model. (MEM=3039.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:00   1129s]     Clock DAG stats after 'Wire Opt OverFix':
[01/10 19:07:00   1129s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:00   1129s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:00   1129s]       misc counts      : r=1, pp=0
[01/10 19:07:00   1129s]       cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:07:00   1129s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:00   1129s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:00   1129s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.560pF, total=0.612pF
[01/10 19:07:00   1129s]       wire lengths     : top=0.000um, trunk=758.943um, leaf=6833.850um, total=7592.793um
[01/10 19:07:00   1129s]       hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:00   1129s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/10 19:07:00   1129s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/10 19:07:00   1129s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.017ns min=0.152ns max=0.186ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:00   1129s]       Leaf  : target=0.200ns count=37 avg=0.182ns sd=0.010ns min=0.162ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 15 <= 0.180ns, 15 <= 0.190ns, 7 <= 0.200ns}
[01/10 19:07:00   1129s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/10 19:07:00   1129s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:07:00   1129s]     Clock DAG hash after 'Wire Opt OverFix': 11136657681099513749 6244723063324304237
[01/10 19:07:00   1129s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/10 19:07:00   1129s]       delay calculator: calls=11025, total_wall_time=0.530s, mean_wall_time=0.048ms
[01/10 19:07:00   1129s]       legalizer: calls=3355, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:00   1129s]       steiner router: calls=9237, total_wall_time=1.850s, mean_wall_time=0.200ms
[01/10 19:07:00   1129s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/10 19:07:00   1129s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
[01/10 19:07:00   1129s]           min path sink: cpuregs_reg[14][23]/CK
[01/10 19:07:00   1129s]           max path sink: genblk1.pcpi_mul_rd_reg[37]/CK
[01/10 19:07:00   1129s]     Skew group summary after 'Wire Opt OverFix':
[01/10 19:07:00   1129s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.427, avg=0.409, sd=0.013], skew [0.045 vs 0.200], 100% {0.382, 0.427} (wid=0.006 ws=0.005) (gid=0.423 gs=0.043)
[01/10 19:07:00   1129s]     Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:00   1129s]   Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/10 19:07:00   1129s]   Total capacitance is (rise=1.040pF fall=0.991pF), of which (rise=0.612pF fall=0.612pF) is wire, and (rise=0.428pF fall=0.379pF) is gate.
[01/10 19:07:00   1129s]   Stage::Polishing done. (took cpu=0:00:09.2 real=0:00:09.2)
[01/10 19:07:00   1129s]   Stage::Updating netlist...
[01/10 19:07:00   1129s]   Reset timing graph...
[01/10 19:07:00   1129s] Ignoring AAE DB Resetting ...
[01/10 19:07:00   1129s]   Reset timing graph done.
[01/10 19:07:00   1129s]   Setting non-default rules before calling refine place.
[01/10 19:07:00   1129s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:07:00   1129s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3039.2M, EPOCH TIME: 1704906420.370266
[01/10 19:07:00   1129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:07:00   1129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:2993.2M, EPOCH TIME: 1704906420.402933
[01/10 19:07:00   1129s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:00   1129s]   Leaving CCOpt scope - ClockRefiner...
[01/10 19:07:00   1129s]   Assigned high priority to 40 instances.
[01/10 19:07:00   1129s]   Soft fixed 40 clock instances.
[01/10 19:07:00   1129s]   Performing Clock Only Refine Place.
[01/10 19:07:00   1129s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/10 19:07:00   1129s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2993.2M, EPOCH TIME: 1704906420.417009
[01/10 19:07:00   1129s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2993.2M, EPOCH TIME: 1704906420.417173
[01/10 19:07:00   1129s] Processing tracks to init pin-track alignment.
[01/10 19:07:00   1129s] z: 2, totalTracks: 1
[01/10 19:07:00   1129s] z: 4, totalTracks: 1
[01/10 19:07:00   1129s] z: 6, totalTracks: 1
[01/10 19:07:00   1129s] z: 8, totalTracks: 1
[01/10 19:07:00   1129s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:00   1129s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2993.2M, EPOCH TIME: 1704906420.425390
[01/10 19:07:00   1129s] Info: 40 insts are soft-fixed.
[01/10 19:07:00   1129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:00   1129s] 
[01/10 19:07:00   1129s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:00   1129s] OPERPROF:       Starting CMU at level 4, MEM:2993.2M, EPOCH TIME: 1704906420.455533
[01/10 19:07:00   1129s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2993.2M, EPOCH TIME: 1704906420.456754
[01/10 19:07:00   1129s] 
[01/10 19:07:00   1129s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:00   1129s] Info: 40 insts are soft-fixed.
[01/10 19:07:00   1129s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2993.2M, EPOCH TIME: 1704906420.458001
[01/10 19:07:00   1129s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2993.2M, EPOCH TIME: 1704906420.458062
[01/10 19:07:00   1129s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2993.2M, EPOCH TIME: 1704906420.458111
[01/10 19:07:00   1129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2993.2MB).
[01/10 19:07:00   1129s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.042, MEM:2993.2M, EPOCH TIME: 1704906420.459458
[01/10 19:07:00   1129s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.042, MEM:2993.2M, EPOCH TIME: 1704906420.459501
[01/10 19:07:00   1129s] TDRefine: refinePlace mode is spiral
[01/10 19:07:00   1129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.7
[01/10 19:07:00   1129s] OPERPROF: Starting RefinePlace at level 1, MEM:2993.2M, EPOCH TIME: 1704906420.459575
[01/10 19:07:00   1129s] *** Starting refinePlace (0:18:50 mem=2993.2M) ***
[01/10 19:07:00   1129s] Total net bbox length = 1.723e+05 (8.101e+04 9.134e+04) (ext = 1.305e+04)
[01/10 19:07:00   1129s] 
[01/10 19:07:00   1129s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:00   1129s] Info: 40 insts are soft-fixed.
[01/10 19:07:00   1129s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:00   1129s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:00   1129s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:00   1129s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:00   1129s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:00   1129s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2993.2M, EPOCH TIME: 1704906420.475562
[01/10 19:07:00   1129s] Starting refinePlace ...
[01/10 19:07:00   1129s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:00   1129s] One DDP V2 for no tweak run.
[01/10 19:07:00   1129s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:00   1129s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.2MB
[01/10 19:07:00   1129s] Statistics of distance of Instance movement in refine placement:
[01/10 19:07:00   1129s]   maximum (X+Y) =         0.00 um
[01/10 19:07:00   1129s]   mean    (X+Y) =         0.00 um
[01/10 19:07:00   1129s] Summary Report:
[01/10 19:07:00   1129s] Instances move: 0 (out of 9535 movable)
[01/10 19:07:00   1129s] Instances flipped: 0
[01/10 19:07:00   1129s] Mean displacement: 0.00 um
[01/10 19:07:00   1129s] Max displacement: 0.00 um 
[01/10 19:07:00   1129s] Total instances moved : 0
[01/10 19:07:00   1129s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:2993.2M, EPOCH TIME: 1704906420.480281
[01/10 19:07:00   1129s] Total net bbox length = 1.723e+05 (8.101e+04 9.134e+04) (ext = 1.305e+04)
[01/10 19:07:00   1129s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.2MB
[01/10 19:07:00   1129s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2993.2MB) @(0:18:50 - 0:18:50).
[01/10 19:07:00   1129s] *** Finished refinePlace (0:18:50 mem=2993.2M) ***
[01/10 19:07:00   1129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.7
[01/10 19:07:00   1129s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.025, MEM:2993.2M, EPOCH TIME: 1704906420.484499
[01/10 19:07:00   1129s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2993.2M, EPOCH TIME: 1704906420.484559
[01/10 19:07:00   1129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[01/10 19:07:00   1129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:00   1129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2993.2M, EPOCH TIME: 1704906420.514448
[01/10 19:07:00   1129s]   ClockRefiner summary
[01/10 19:07:00   1129s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2001).
[01/10 19:07:00   1129s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[01/10 19:07:00   1129s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/10 19:07:00   1129s]   Restoring pStatusCts on 40 clock instances.
[01/10 19:07:00   1129s]   Revert refine place priority changes on 0 instances.
[01/10 19:07:00   1129s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:00   1129s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:00   1129s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.9 real=0:00:10.9)
[01/10 19:07:00   1129s]   CCOpt::Phase::eGRPC...
[01/10 19:07:00   1129s]   eGR Post Conditioning loop iteration 0...
[01/10 19:07:00   1129s]     Clock implementation routing...
[01/10 19:07:00   1129s]       Leaving CCOpt scope - Routing Tools...
[01/10 19:07:00   1129s] Net route status summary:
[01/10 19:07:00   1129s]   Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:00   1129s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:00   1129s]       Routing using eGR only...
[01/10 19:07:00   1129s]         Early Global Route - eGR only step...
[01/10 19:07:00   1129s] (ccopt eGR): There are 41 nets to be routed. 0 nets have skip routing designation.
[01/10 19:07:00   1129s] (ccopt eGR): There are 41 nets for routing of which 41 have one or more fixed wires.
[01/10 19:07:00   1129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:07:00   1129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:07:00   1129s] (ccopt eGR): Start to route 41 all nets
[01/10 19:07:00   1129s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2993.21 MB )
[01/10 19:07:00   1129s] (I)      ==================== Layers =====================
[01/10 19:07:00   1129s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:00   1129s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:07:00   1129s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:00   1129s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:07:00   1129s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:07:00   1129s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:00   1129s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:07:00   1129s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:07:00   1129s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:07:00   1129s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:07:00   1129s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:07:00   1129s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:07:00   1129s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:07:00   1129s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:00   1129s] (I)      Started Import and model ( Curr Mem: 2993.21 MB )
[01/10 19:07:00   1129s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:00   1129s] (I)      == Non-default Options ==
[01/10 19:07:00   1129s] (I)      Clean congestion better                            : true
[01/10 19:07:00   1129s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:07:00   1129s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:07:00   1129s] (I)      Layer constraints as soft constraints              : true
[01/10 19:07:00   1129s] (I)      Soft top layer                                     : true
[01/10 19:07:00   1129s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:07:00   1129s] (I)      Better NDR handling                                : true
[01/10 19:07:00   1129s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:07:00   1129s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:07:00   1129s] (I)      Block tracks for preroutes                         : true
[01/10 19:07:00   1129s] (I)      Assign IRoute by net group key                     : true
[01/10 19:07:00   1129s] (I)      Block unroutable channels                          : true
[01/10 19:07:00   1129s] (I)      Block unroutable channels 3D                       : true
[01/10 19:07:00   1129s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:07:00   1129s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:07:00   1129s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:07:00   1129s] (I)      Skip must join for term with via pillar            : true
[01/10 19:07:00   1129s] (I)      Model find APA for IO pin                          : true
[01/10 19:07:00   1129s] (I)      On pin location for off pin term                   : true
[01/10 19:07:00   1129s] (I)      Handle EOL spacing                                 : true
[01/10 19:07:00   1129s] (I)      Merge PG vias by gap                               : true
[01/10 19:07:00   1129s] (I)      Maximum routing layer                              : 11
[01/10 19:07:00   1129s] (I)      Route selected nets only                           : true
[01/10 19:07:00   1129s] (I)      Refine MST                                         : true
[01/10 19:07:00   1129s] (I)      Honor PRL                                          : true
[01/10 19:07:00   1129s] (I)      Strong congestion aware                            : true
[01/10 19:07:00   1129s] (I)      Improved initial location for IRoutes              : true
[01/10 19:07:00   1129s] (I)      Multi panel TA                                     : true
[01/10 19:07:00   1129s] (I)      Penalize wire overlap                              : true
[01/10 19:07:00   1129s] (I)      Expand small instance blockage                     : true
[01/10 19:07:00   1129s] (I)      Reduce via in TA                                   : true
[01/10 19:07:00   1129s] (I)      SS-aware routing                                   : true
[01/10 19:07:00   1129s] (I)      Improve tree edge sharing                          : true
[01/10 19:07:00   1129s] (I)      Improve 2D via estimation                          : true
[01/10 19:07:00   1129s] (I)      Refine Steiner tree                                : true
[01/10 19:07:00   1129s] (I)      Build spine tree                                   : true
[01/10 19:07:00   1129s] (I)      Model pass through capacity                        : true
[01/10 19:07:00   1129s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:07:00   1129s] (I)      Consider pin shapes                                : true
[01/10 19:07:00   1129s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:07:00   1129s] (I)      Consider NR APA                                    : true
[01/10 19:07:00   1129s] (I)      Consider IO pin shape                              : true
[01/10 19:07:00   1129s] (I)      Fix pin connection bug                             : true
[01/10 19:07:00   1129s] (I)      Consider layer RC for local wires                  : true
[01/10 19:07:00   1129s] (I)      Route to clock mesh pin                            : true
[01/10 19:07:00   1129s] (I)      LA-aware pin escape length                         : 2
[01/10 19:07:00   1129s] (I)      Connect multiple ports                             : true
[01/10 19:07:00   1129s] (I)      Split for must join                                : true
[01/10 19:07:00   1129s] (I)      Number of threads                                  : 1
[01/10 19:07:00   1129s] (I)      Routing effort level                               : 10000
[01/10 19:07:00   1129s] (I)      Prefer layer length threshold                      : 8
[01/10 19:07:00   1129s] (I)      Overflow penalty cost                              : 10
[01/10 19:07:00   1129s] (I)      A-star cost                                        : 0.300000
[01/10 19:07:00   1129s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:07:00   1129s] (I)      Threshold for short IRoute                         : 6
[01/10 19:07:00   1129s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:07:00   1129s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:07:00   1129s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:07:00   1129s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:07:00   1129s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:07:00   1129s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:07:00   1129s] (I)      PG-aware similar topology routing                  : true
[01/10 19:07:00   1129s] (I)      Maze routing via cost fix                          : true
[01/10 19:07:00   1129s] (I)      Apply PRL on PG terms                              : true
[01/10 19:07:00   1129s] (I)      Apply PRL on obs objects                           : true
[01/10 19:07:00   1129s] (I)      Handle range-type spacing rules                    : true
[01/10 19:07:00   1129s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:07:00   1129s] (I)      Parallel spacing query fix                         : true
[01/10 19:07:00   1129s] (I)      Force source to root IR                            : true
[01/10 19:07:00   1129s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:07:00   1129s] (I)      Do not relax to DPT layer                          : true
[01/10 19:07:00   1129s] (I)      No DPT in post routing                             : true
[01/10 19:07:00   1129s] (I)      Modeling PG via merging fix                        : true
[01/10 19:07:00   1129s] (I)      Shield aware TA                                    : true
[01/10 19:07:00   1129s] (I)      Strong shield aware TA                             : true
[01/10 19:07:00   1129s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:07:00   1129s] (I)      Post routing fix                                   : true
[01/10 19:07:00   1129s] (I)      Strong post routing                                : true
[01/10 19:07:00   1129s] (I)      Access via pillar from top                         : true
[01/10 19:07:00   1129s] (I)      NDR via pillar fix                                 : true
[01/10 19:07:00   1129s] (I)      Violation on path threshold                        : 1
[01/10 19:07:00   1129s] (I)      Pass through capacity modeling                     : true
[01/10 19:07:00   1129s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:07:00   1129s] (I)      Select term pin box for io pin                     : true
[01/10 19:07:00   1129s] (I)      Penalize NDR sharing                               : true
[01/10 19:07:00   1129s] (I)      Enable special modeling                            : false
[01/10 19:07:00   1129s] (I)      Keep fixed segments                                : true
[01/10 19:07:00   1129s] (I)      Reorder net groups by key                          : true
[01/10 19:07:00   1129s] (I)      Increase net scenic ratio                          : true
[01/10 19:07:00   1129s] (I)      Method to set GCell size                           : row
[01/10 19:07:00   1129s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:07:00   1129s] (I)      Avoid high resistance layers                       : true
[01/10 19:07:00   1129s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:07:00   1129s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:07:00   1129s] (I)      Use track pitch for NDR                            : true
[01/10 19:07:00   1129s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:07:00   1129s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:07:00   1129s] (I)      Top layer relaxation fix                           : true
[01/10 19:07:00   1129s] (I)      Handle non-default track width                     : false
[01/10 19:07:00   1129s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:07:00   1129s] (I)      Use row-based GCell size
[01/10 19:07:00   1129s] (I)      Use row-based GCell align
[01/10 19:07:00   1129s] (I)      layer 0 area = 80000
[01/10 19:07:00   1129s] (I)      layer 1 area = 80000
[01/10 19:07:00   1129s] (I)      layer 2 area = 80000
[01/10 19:07:00   1129s] (I)      layer 3 area = 80000
[01/10 19:07:00   1129s] (I)      layer 4 area = 80000
[01/10 19:07:00   1129s] (I)      layer 5 area = 80000
[01/10 19:07:00   1129s] (I)      layer 6 area = 80000
[01/10 19:07:00   1129s] (I)      layer 7 area = 80000
[01/10 19:07:00   1129s] (I)      layer 8 area = 80000
[01/10 19:07:00   1129s] (I)      layer 9 area = 400000
[01/10 19:07:00   1129s] (I)      layer 10 area = 400000
[01/10 19:07:00   1129s] (I)      GCell unit size   : 3420
[01/10 19:07:00   1129s] (I)      GCell multiplier  : 1
[01/10 19:07:00   1129s] (I)      GCell row height  : 3420
[01/10 19:07:00   1129s] (I)      Actual row height : 3420
[01/10 19:07:00   1129s] (I)      GCell align ref   : 30000 30020
[01/10 19:07:00   1129s] [NR-eGR] Track table information for default rule: 
[01/10 19:07:00   1129s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:07:00   1129s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:07:00   1129s] (I)      ==================== Default via =====================
[01/10 19:07:00   1129s] (I)      +----+------------------+----------------------------+
[01/10 19:07:00   1129s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 19:07:00   1129s] (I)      +----+------------------+----------------------------+
[01/10 19:07:00   1129s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 19:07:00   1129s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 19:07:00   1129s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 19:07:00   1129s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 19:07:00   1129s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 19:07:00   1129s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 19:07:00   1129s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 19:07:00   1129s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 19:07:00   1129s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 19:07:00   1129s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 19:07:00   1129s] (I)      +----+------------------+----------------------------+
[01/10 19:07:00   1129s] [NR-eGR] Read 5962 PG shapes
[01/10 19:07:00   1129s] [NR-eGR] Read 0 clock shapes
[01/10 19:07:00   1129s] [NR-eGR] Read 0 other shapes
[01/10 19:07:00   1129s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:07:00   1129s] [NR-eGR] #Instance Blockages : 0
[01/10 19:07:00   1129s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:07:00   1129s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:07:00   1129s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:07:00   1129s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:07:00   1129s] [NR-eGR] #Other Blockages    : 0
[01/10 19:07:00   1129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:07:00   1129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:07:00   1129s] [NR-eGR] Read 10531 nets ( ignored 10490 )
[01/10 19:07:00   1129s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:07:00   1129s] (I)      early_global_route_priority property id does not exist.
[01/10 19:07:00   1129s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:07:00   1129s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:07:00   1129s] (I)      Moved 1 terms for better access 
[01/10 19:07:00   1129s] (I)      Number of ignored nets                =      0
[01/10 19:07:00   1129s] (I)      Number of connected nets              =      0
[01/10 19:07:00   1129s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of clock nets                  =     41.  Ignored: No
[01/10 19:07:00   1129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:07:00   1129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:07:00   1129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:07:00   1129s] [NR-eGR] There are 41 clock nets ( 4 with NDR ).
[01/10 19:07:00   1129s] (I)      Ndr track 0 does not exist
[01/10 19:07:00   1129s] (I)      Ndr track 0 does not exist
[01/10 19:07:00   1129s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:07:00   1129s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:07:00   1129s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:07:00   1129s] (I)      Site width          :   400  (dbu)
[01/10 19:07:00   1129s] (I)      Row height          :  3420  (dbu)
[01/10 19:07:00   1129s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:07:00   1129s] (I)      GCell width         :  3420  (dbu)
[01/10 19:07:00   1129s] (I)      GCell height        :  3420  (dbu)
[01/10 19:07:00   1129s] (I)      Grid                :   146   136    11
[01/10 19:07:00   1129s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:07:00   1129s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:07:00   1129s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:07:00   1129s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:07:00   1129s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:07:00   1129s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:07:00   1129s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:07:00   1129s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:07:00   1129s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:07:00   1129s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:07:00   1129s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:07:00   1129s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:07:00   1129s] (I)      --------------------------------------------------------
[01/10 19:07:00   1129s] 
[01/10 19:07:00   1129s] [NR-eGR] ============ Routing rule table ============
[01/10 19:07:00   1129s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/10 19:07:00   1129s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:07:00   1129s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:07:00   1129s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:07:00   1129s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:07:00   1129s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:07:00   1129s] [NR-eGR] Rule id: 1  Nets: 37
[01/10 19:07:00   1129s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:07:00   1129s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:07:00   1129s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:07:00   1129s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:07:00   1129s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:07:00   1129s] [NR-eGR] ========================================
[01/10 19:07:00   1129s] [NR-eGR] 
[01/10 19:07:00   1129s] (I)      =============== Blocked Tracks ===============
[01/10 19:07:00   1129s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:00   1129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:07:00   1129s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:00   1129s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:07:00   1129s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:07:00   1129s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:07:00   1129s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:07:00   1129s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:07:00   1129s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:07:00   1129s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:07:00   1129s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:07:00   1129s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:07:00   1129s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:07:00   1129s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:07:00   1129s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:00   1129s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2999.64 MB )
[01/10 19:07:00   1129s] (I)      Reset routing kernel
[01/10 19:07:00   1129s] (I)      Started Global Routing ( Curr Mem: 2999.64 MB )
[01/10 19:07:00   1129s] (I)      totalPins=2042  totalGlobalPin=2038 (99.80%)
[01/10 19:07:00   1129s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:07:00   1129s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.592400e+02um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.592400e+02um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1129s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1129s] (I)      Usage: 443 = (258 H, 185 V) = (0.07% H, 0.11% V) = (4.412e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      #Nets         : 4
[01/10 19:07:00   1129s] (I)      #Relaxed nets : 0
[01/10 19:07:00   1129s] (I)      Wire length   : 443
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1129s] (I)      Usage: 443 = (258 H, 185 V) = (0.07% H, 0.11% V) = (4.412e+02um H, 3.164e+02um V)
[01/10 19:07:00   1129s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:07:00   1129s] [NR-eGR] Layer group 2: route 37 net(s) in layer range [5, 7]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.291440e+03um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.291440e+03um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4264 = (1975 H, 2289 V) = (0.55% H, 1.39% V) = (3.377e+03um H, 3.914e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4195 = (1951 H, 2244 V) = (0.55% H, 1.36% V) = (3.336e+03um H, 3.837e+03um V)
[01/10 19:07:00   1129s] (I)      #Nets         : 37
[01/10 19:07:00   1129s] (I)      #Relaxed nets : 8
[01/10 19:07:00   1129s] (I)      Wire length   : 2997
[01/10 19:07:00   1129s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4092 = (1917 H, 2175 V) = (0.54% H, 1.32% V) = (3.278e+03um H, 3.719e+03um V)
[01/10 19:07:00   1129s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:07:00   1129s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.394390e+03um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.394390e+03um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4909 = (2260 H, 2649 V) = (0.42% H, 0.80% V) = (3.865e+03um H, 4.530e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4847 = (2234 H, 2613 V) = (0.42% H, 0.79% V) = (3.820e+03um H, 4.468e+03um V)
[01/10 19:07:00   1129s] (I)      #Nets         : 8
[01/10 19:07:00   1129s] (I)      #Relaxed nets : 8
[01/10 19:07:00   1129s] (I)      Wire length   : 0
[01/10 19:07:00   1129s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1129s] (I)      Usage: 4738 = (2190 H, 2548 V) = (0.41% H, 0.77% V) = (3.745e+03um H, 4.357e+03um V)
[01/10 19:07:00   1129s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:07:00   1129s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1129s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1129s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1129s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.499050e+03um
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1129s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1129s] (I)      
[01/10 19:07:00   1129s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1130s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1130s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1130s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.499050e+03um
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1130s] (I)      Usage: 5555 = (2533 H, 3022 V) = (0.43% H, 0.77% V) = (4.331e+03um H, 5.168e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1130s] (I)      Usage: 5493 = (2507 H, 2986 V) = (0.42% H, 0.76% V) = (4.287e+03um H, 5.106e+03um V)
[01/10 19:07:00   1130s] (I)      #Nets         : 8
[01/10 19:07:00   1130s] (I)      #Relaxed nets : 7
[01/10 19:07:00   1130s] (I)      Wire length   : 109
[01/10 19:07:00   1130s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1130s] (I)      Usage: 5492 = (2505 H, 2987 V) = (0.42% H, 0.76% V) = (4.284e+03um H, 5.108e+03um V)
[01/10 19:07:00   1130s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:07:00   1130s] [NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.176993e+04um
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.176993e+04um
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6883 = (3092 H, 3791 V) = (0.40% H, 0.68% V) = (5.287e+03um H, 6.483e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6879 = (3089 H, 3790 V) = (0.40% H, 0.68% V) = (5.282e+03um H, 6.481e+03um V)
[01/10 19:07:00   1130s] (I)      #Nets         : 7
[01/10 19:07:00   1130s] (I)      #Relaxed nets : 1
[01/10 19:07:00   1130s] (I)      Wire length   : 604
[01/10 19:07:00   1130s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1130s] (I)      Usage: 6877 = (3085 H, 3792 V) = (0.40% H, 0.68% V) = (5.275e+03um H, 6.484e+03um V)
[01/10 19:07:00   1130s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:07:00   1130s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1a Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1b Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.210167e+04um
[01/10 19:07:00   1130s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:07:00   1130s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1c Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1d Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1e Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.210167e+04um
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1f Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7077 = (3171 H, 3906 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1g Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7076 = (3170 H, 3906 V) = (0.41% H, 0.54% V) = (5.421e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] (I)      ============  Phase 1h Route ============
[01/10 19:07:00   1130s] (I)      Usage: 7076 = (3170 H, 3906 V) = (0.41% H, 0.54% V) = (5.421e+03um H, 6.679e+03um V)
[01/10 19:07:00   1130s] (I)      
[01/10 19:07:00   1130s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:07:00   1130s] [NR-eGR]                        OverCon            
[01/10 19:07:00   1130s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:07:00   1130s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:07:00   1130s] [NR-eGR] ----------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR] ----------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:07:00   1130s] [NR-eGR] 
[01/10 19:07:00   1130s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2999.64 MB )
[01/10 19:07:00   1130s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:07:00   1130s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:07:00   1130s] (I)      ============= Track Assignment ============
[01/10 19:07:00   1130s] (I)      Started Track Assignment (1T) ( Curr Mem: 2999.64 MB )
[01/10 19:07:00   1130s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:07:00   1130s] (I)      Run Multi-thread track assignment
[01/10 19:07:00   1130s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2999.64 MB )
[01/10 19:07:00   1130s] (I)      Started Export ( Curr Mem: 2999.64 MB )
[01/10 19:07:00   1130s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:07:00   1130s] [NR-eGR] ------------------------------------
[01/10 19:07:00   1130s] [NR-eGR]  Metal1   (1H)         14129  39357 
[01/10 19:07:00   1130s] [NR-eGR]  Metal2   (2V)         70245  27350 
[01/10 19:07:00   1130s] [NR-eGR]  Metal3   (3H)         72608   5415 
[01/10 19:07:00   1130s] [NR-eGR]  Metal4   (4V)         30495   2142 
[01/10 19:07:00   1130s] [NR-eGR]  Metal5   (5H)         14323    905 
[01/10 19:07:00   1130s] [NR-eGR]  Metal6   (6V)          3383     45 
[01/10 19:07:00   1130s] [NR-eGR]  Metal7   (7H)           820     29 
[01/10 19:07:00   1130s] [NR-eGR]  Metal8   (8V)           435     10 
[01/10 19:07:00   1130s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:07:00   1130s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:07:00   1130s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:07:00   1130s] [NR-eGR] ------------------------------------
[01/10 19:07:00   1130s] [NR-eGR]           Total       206550  75258 
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR] Total half perimeter of net bounding box: 172347um
[01/10 19:07:00   1130s] [NR-eGR] Total length: 206550um, number of vias: 75258
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR] Total eGR-routed clock nets wire length: 7707um, number of vias: 7266
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR] Report for selected net(s) only.
[01/10 19:07:00   1130s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:07:00   1130s] [NR-eGR] -----------------------------------
[01/10 19:07:00   1130s] [NR-eGR]  Metal1   (1H)             0  2041 
[01/10 19:07:00   1130s] [NR-eGR]  Metal2   (2V)          2038  2561 
[01/10 19:07:00   1130s] [NR-eGR]  Metal3   (3H)          1557   978 
[01/10 19:07:00   1130s] [NR-eGR]  Metal4   (4V)           433   929 
[01/10 19:07:00   1130s] [NR-eGR]  Metal5   (5H)          2089   755 
[01/10 19:07:00   1130s] [NR-eGR]  Metal6   (6V)          1589     2 
[01/10 19:07:00   1130s] [NR-eGR]  Metal7   (7H)             1     0 
[01/10 19:07:00   1130s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:07:00   1130s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:07:00   1130s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:07:00   1130s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:07:00   1130s] [NR-eGR] -----------------------------------
[01/10 19:07:00   1130s] [NR-eGR]           Total         7707  7266 
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR] Total half perimeter of net bounding box: 3111um
[01/10 19:07:00   1130s] [NR-eGR] Total length: 7707um, number of vias: 7266
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] [NR-eGR] Total routed clock nets wire length: 7707um, number of vias: 7266
[01/10 19:07:00   1130s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:00   1130s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2999.64 MB )
[01/10 19:07:00   1130s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2994.64 MB )
[01/10 19:07:00   1130s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:07:00   1130s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:07:00   1130s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:07:00   1130s] (I)       Early Global Route kernel               100.00%  5805.03 sec  5805.39 sec  0.36 sec  0.36 sec 
[01/10 19:07:00   1130s] (I)       +-Import and model                       25.55%  5805.04 sec  5805.13 sec  0.09 sec  0.09 sec 
[01/10 19:07:00   1130s] (I)       | +-Create place DB                       9.75%  5805.04 sec  5805.07 sec  0.04 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)       | | +-Import place data                   9.71%  5805.04 sec  5805.07 sec  0.03 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read instances and placement      2.30%  5805.04 sec  5805.04 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read nets                         7.30%  5805.04 sec  5805.07 sec  0.03 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)       | +-Create route DB                      13.37%  5805.07 sec  5805.12 sec  0.05 sec  0.05 sec 
[01/10 19:07:00   1130s] (I)       | | +-Import route data (1T)             12.39%  5805.07 sec  5805.12 sec  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.03%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read routing blockages          0.00%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read instance blockages         0.43%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read PG blockages               0.33%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read clock blockages            0.01%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read other blockages            0.01%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read halo blockages             0.01%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Read boundary cut boxes         0.00%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read blackboxes                   0.00%  5805.08 sec  5805.08 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read prerouted                    1.47%  5805.08 sec  5805.09 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read unlegalized nets             0.55%  5805.09 sec  5805.09 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Read nets                         0.09%  5805.09 sec  5805.09 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Set up via pillars                0.00%  5805.09 sec  5805.09 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Initialize 3D grid graph          0.30%  5805.09 sec  5805.09 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Model blockage capacity           7.34%  5805.09 sec  5805.12 sec  0.03 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Initialize 3D capacity          6.91%  5805.09 sec  5805.12 sec  0.02 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Move terms for access (1T)        0.25%  5805.12 sec  5805.12 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Read aux data                         0.00%  5805.12 sec  5805.12 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Others data preparation               0.03%  5805.12 sec  5805.12 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Create route kernel                   1.23%  5805.12 sec  5805.12 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       +-Global Routing                         33.96%  5805.13 sec  5805.25 sec  0.12 sec  0.12 sec 
[01/10 19:07:00   1130s] (I)       | +-Initialization                        0.08%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 1                           2.12%  5805.13 sec  5805.14 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   0.06%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.15%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.10%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.03%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.00%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.00%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.08%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.03%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.00%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            0.29%  5805.13 sec  5805.13 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.26%  5805.13 sec  5805.13 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.18%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.14%  5805.13 sec  5805.13 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Layer assignment (1T)               0.30%  5805.13 sec  5805.14 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 2                          10.01%  5805.14 sec  5805.17 sec  0.04 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   2.55%  5805.14 sec  5805.15 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.36%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.18%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.15%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.00%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.00%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.12%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.05%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.02%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.00%  5805.15 sec  5805.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            1.40%  5805.15 sec  5805.16 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      1.34%  5805.15 sec  5805.16 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.53%  5805.16 sec  5805.16 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.49%  5805.16 sec  5805.16 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Layer assignment (1T)               3.27%  5805.16 sec  5805.17 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 3                           4.96%  5805.17 sec  5805.19 sec  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   1.67%  5805.17 sec  5805.18 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.32%  5805.18 sec  5805.18 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.21%  5805.18 sec  5805.18 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.10%  5805.18 sec  5805.18 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.01%  5805.18 sec  5805.18 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.01%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.18%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.06%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.01%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            0.71%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.64%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.13%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.06%  5805.19 sec  5805.19 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 4                           5.43%  5805.19 sec  5805.21 sec  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   1.05%  5805.19 sec  5805.19 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.34%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.22%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.09%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.01%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.01%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.17%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.06%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5805.20 sec  5805.20 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.01%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            0.64%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.57%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.15%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.08%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Layer assignment (1T)               0.21%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 5                           3.67%  5805.21 sec  5805.22 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   0.00%  5805.21 sec  5805.21 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.28%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.20%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.08%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.01%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.01%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.14%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.05%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.01%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            0.15%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.08%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.12%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.06%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Layer assignment (1T)               0.48%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Net group 6                           5.51%  5805.22 sec  5805.24 sec  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)       | | +-Generate topology                   0.00%  5805.22 sec  5805.22 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1a                            0.42%  5805.23 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Pattern routing (1T)              0.19%  5805.23 sec  5805.23 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Add via demand to 2D              0.11%  5805.23 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1b                            0.07%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1c                            0.01%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1d                            0.01%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1e                            0.17%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Route legalization                0.06%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1f                            0.01%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1g                            0.14%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.07%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Phase 1h                            0.12%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | | +-Post Routing                      0.06%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Layer assignment (1T)               0.20%  5805.24 sec  5805.24 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       +-Export 3D cong map                      3.25%  5805.25 sec  5805.26 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | +-Export 2D cong map                    0.29%  5805.26 sec  5805.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       +-Extract Global 3D Wires                 0.04%  5805.26 sec  5805.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       +-Track Assignment (1T)                   9.86%  5805.26 sec  5805.30 sec  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)       | +-Initialization                        0.02%  5805.26 sec  5805.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | +-Track Assignment Kernel               9.61%  5805.26 sec  5805.30 sec  0.03 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)       | +-Free Memory                           0.00%  5805.30 sec  5805.30 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       +-Export                                 25.29%  5805.30 sec  5805.39 sec  0.09 sec  0.09 sec 
[01/10 19:07:00   1130s] (I)       | +-Export DB wires                       1.58%  5805.30 sec  5805.30 sec  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | | +-Export all nets                     1.21%  5805.30 sec  5805.30 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       | | +-Set wire vias                       0.17%  5805.30 sec  5805.30 sec  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)       | +-Report wirelength                    11.71%  5805.30 sec  5805.35 sec  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)       | +-Update net boxes                     11.72%  5805.35 sec  5805.39 sec  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)       | +-Update timing                         0.00%  5805.39 sec  5805.39 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)       +-Postprocess design                      0.41%  5805.39 sec  5805.39 sec  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)      ===================== Summary by functions =====================
[01/10 19:07:00   1130s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:07:00   1130s] (I)      ----------------------------------------------------------------
[01/10 19:07:00   1130s] (I)        0  Early Global Route kernel      100.00%  0.36 sec  0.36 sec 
[01/10 19:07:00   1130s] (I)        1  Global Routing                  33.96%  0.12 sec  0.12 sec 
[01/10 19:07:00   1130s] (I)        1  Import and model                25.55%  0.09 sec  0.09 sec 
[01/10 19:07:00   1130s] (I)        1  Export                          25.29%  0.09 sec  0.09 sec 
[01/10 19:07:00   1130s] (I)        1  Track Assignment (1T)            9.86%  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)        1  Export 3D cong map               3.25%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        1  Postprocess design               0.41%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Create route DB                 13.37%  0.05 sec  0.05 sec 
[01/10 19:07:00   1130s] (I)        2  Update net boxes                11.72%  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)        2  Report wirelength               11.71%  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 2                     10.01%  0.04 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        2  Create place DB                  9.75%  0.04 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        2  Track Assignment Kernel          9.61%  0.03 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 6                      5.51%  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 4                      5.43%  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 3                      4.96%  0.02 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 5                      3.67%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        2  Net group 1                      2.12%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        2  Export DB wires                  1.58%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        2  Create route kernel              1.23%  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        2  Export 2D cong map               0.29%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Import route data (1T)          12.39%  0.04 sec  0.04 sec 
[01/10 19:07:00   1130s] (I)        3  Import place data                9.71%  0.03 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        3  Generate topology                5.33%  0.02 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        3  Layer assignment (1T)            4.45%  0.02 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1g                         3.34%  0.01 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1a                         1.88%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1h                         1.23%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Export all nets                  1.21%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1e                         0.86%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1b                         0.53%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Set wire vias                    0.17%  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Read nets                        7.39%  0.03 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        4  Model blockage capacity          7.34%  0.03 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        4  Post Routing                     3.86%  0.01 sec  0.02 sec 
[01/10 19:07:00   1130s] (I)        4  Read instances and placement     2.30%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        4  Read prerouted                   1.47%  0.01 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        4  Pattern routing (1T)             1.09%  0.00 sec  0.01 sec 
[01/10 19:07:00   1130s] (I)        4  Read blockages ( Layer 2-11 )    1.03%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Read unlegalized nets            0.55%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Route legalization               0.30%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Initialize 3D grid graph         0.30%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Move terms for access (1T)       0.25%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Add via demand to 2D             0.11%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Initialize 3D capacity           6.91%  0.02 sec  0.03 sec 
[01/10 19:07:00   1130s] (I)        5  Read instance blockages          0.43%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read PG blockages                0.33%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:07:00   1130s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:07:01   1130s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:07:01   1130s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:07:01   1130s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:07:01   1130s]       Routing using eGR only done.
[01/10 19:07:01   1130s] Net route status summary:
[01/10 19:07:01   1130s]   Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=41, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:01   1130s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:01   1130s] 
[01/10 19:07:01   1130s] CCOPT: Done with clock implementation routing.
[01/10 19:07:01   1130s] 
[01/10 19:07:01   1130s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:07:01   1130s]     Clock implementation routing done.
[01/10 19:07:01   1130s]     Leaving CCOpt scope - extractRC...
[01/10 19:07:01   1130s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:07:01   1130s] Extraction called for design 'picorv32' of instances=9535 and nets=10722 using extraction engine 'preRoute' .
[01/10 19:07:01   1130s] PreRoute RC Extraction called for design picorv32.
[01/10 19:07:01   1130s] RC Extraction called in multi-corner(1) mode.
[01/10 19:07:01   1130s] RCMode: PreRoute
[01/10 19:07:01   1130s]       RC Corner Indexes            0   
[01/10 19:07:01   1130s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:07:01   1130s] Resistance Scaling Factor    : 1.00000 
[01/10 19:07:01   1130s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:07:01   1130s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:07:01   1130s] Shrink Factor                : 1.00000
[01/10 19:07:01   1130s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:07:01   1130s] Using Quantus QRC technology file ...
[01/10 19:07:01   1130s] 
[01/10 19:07:01   1130s] Trim Metal Layers:
[01/10 19:07:01   1130s] LayerId::1 widthSet size::2
[01/10 19:07:01   1130s] LayerId::2 widthSet size::2
[01/10 19:07:01   1130s] LayerId::3 widthSet size::2
[01/10 19:07:01   1130s] LayerId::4 widthSet size::2
[01/10 19:07:01   1130s] LayerId::5 widthSet size::2
[01/10 19:07:01   1130s] LayerId::6 widthSet size::2
[01/10 19:07:01   1130s] LayerId::7 widthSet size::2
[01/10 19:07:01   1130s] LayerId::8 widthSet size::2
[01/10 19:07:01   1130s] LayerId::9 widthSet size::2
[01/10 19:07:01   1130s] LayerId::10 widthSet size::2
[01/10 19:07:01   1130s] LayerId::11 widthSet size::2
[01/10 19:07:01   1130s] Updating RC grid for preRoute extraction ...
[01/10 19:07:01   1130s] eee: pegSigSF::1.070000
[01/10 19:07:01   1130s] Initializing multi-corner resistance tables ...
[01/10 19:07:01   1130s] eee: l::1 avDens::0.140975 usedTrk::2512.176024 availTrk::17820.000000 sigTrk::2512.176024
[01/10 19:07:01   1130s] eee: l::2 avDens::0.281513 usedTrk::4115.858746 availTrk::14620.500000 sigTrk::4115.858746
[01/10 19:07:01   1130s] eee: l::3 avDens::0.272197 usedTrk::4262.597210 availTrk::15660.000000 sigTrk::4262.597210
[01/10 19:07:01   1130s] eee: l::4 avDens::0.123677 usedTrk::1797.639558 availTrk::14535.000000 sigTrk::1797.639558
[01/10 19:07:01   1130s] eee: l::5 avDens::0.057543 usedTrk::854.511899 availTrk::14850.000000 sigTrk::854.511899
[01/10 19:07:01   1130s] eee: l::6 avDens::0.016910 usedTrk::200.972223 availTrk::11884.500000 sigTrk::200.972223
[01/10 19:07:01   1130s] eee: l::7 avDens::0.019406 usedTrk::54.143509 availTrk::2790.000000 sigTrk::54.143509
[01/10 19:07:01   1130s] eee: l::8 avDens::0.015858 usedTrk::27.117076 availTrk::1710.000000 sigTrk::27.117076
[01/10 19:07:01   1130s] eee: l::9 avDens::0.014387 usedTrk::7.768830 availTrk::540.000000 sigTrk::7.768830
[01/10 19:07:01   1130s] eee: l::10 avDens::0.056796 usedTrk::81.581463 availTrk::1436.400000 sigTrk::81.581463
[01/10 19:07:01   1130s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:07:01   1130s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:01   1130s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254269 uaWl=1.000000 uaWlH=0.228598 aWlH=0.000000 lMod=0 pMax=0.818800 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:07:01   1130s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2994.645M)
[01/10 19:07:01   1130s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:07:01   1130s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:01   1130s]     Leaving CCOpt scope - Initializing placement interface...
[01/10 19:07:01   1130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2994.6M, EPOCH TIME: 1704906421.303730
[01/10 19:07:01   1130s] Processing tracks to init pin-track alignment.
[01/10 19:07:01   1130s] z: 2, totalTracks: 1
[01/10 19:07:01   1130s] z: 4, totalTracks: 1
[01/10 19:07:01   1130s] z: 6, totalTracks: 1
[01/10 19:07:01   1130s] z: 8, totalTracks: 1
[01/10 19:07:01   1130s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:01   1130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2994.6M, EPOCH TIME: 1704906421.315746
[01/10 19:07:01   1130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:01   1130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:01   1130s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:01   1130s] 
[01/10 19:07:01   1130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:01   1130s] OPERPROF:     Starting CMU at level 3, MEM:2994.6M, EPOCH TIME: 1704906421.365950
[01/10 19:07:01   1130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2994.6M, EPOCH TIME: 1704906421.367503
[01/10 19:07:01   1130s] 
[01/10 19:07:01   1130s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:01   1130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2994.6M, EPOCH TIME: 1704906421.369082
[01/10 19:07:01   1130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2994.6M, EPOCH TIME: 1704906421.369171
[01/10 19:07:01   1130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2994.6M, EPOCH TIME: 1704906421.369250
[01/10 19:07:01   1130s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2994.6MB).
[01/10 19:07:01   1130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2994.6M, EPOCH TIME: 1704906421.371430
[01/10 19:07:01   1130s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:01   1130s]     Legalizer reserving space for clock trees
[01/10 19:07:01   1130s]     Calling post conditioning for eGRPC...
[01/10 19:07:01   1130s]       eGRPC...
[01/10 19:07:01   1130s]         eGRPC active optimizations:
[01/10 19:07:01   1130s]          - Move Down
[01/10 19:07:01   1130s]          - Downsizing before DRV sizing
[01/10 19:07:01   1130s]          - DRV fixing with sizing
[01/10 19:07:01   1130s]          - Move to fanout
[01/10 19:07:01   1130s]          - Cloning
[01/10 19:07:01   1130s]         
[01/10 19:07:01   1130s]         Currently running CTS, using active skew data
[01/10 19:07:01   1130s]         Reset bufferability constraints...
[01/10 19:07:01   1130s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/10 19:07:01   1130s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:07:01   1130s] End AAE Lib Interpolated Model. (MEM=2994.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:01   1130s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:01   1130s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:01   1130s]         Clock DAG stats eGRPC initial state:
[01/10 19:07:01   1130s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:01   1130s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:01   1130s]           misc counts      : r=1, pp=0
[01/10 19:07:01   1130s]           cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:07:01   1130s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:01   1130s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:01   1130s]           wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
[01/10 19:07:01   1130s]           wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
[01/10 19:07:01   1130s]           hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:01   1130s]         Clock DAG net violations eGRPC initial state:
[01/10 19:07:01   1130s]           Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
[01/10 19:07:01   1130s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/10 19:07:01   1130s]           Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1130s]           Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1130s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/10 19:07:01   1130s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:07:01   1130s]         Clock DAG hash eGRPC initial state: 11136657681099513749 6244723063324304237
[01/10 19:07:01   1130s]         CTS services accumulated run-time stats eGRPC initial state:
[01/10 19:07:01   1130s]           delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1130s]           legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1130s]           steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1130s]         Primary reporting skew groups eGRPC initial state:
[01/10 19:07:01   1130s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459, avg=0.438, sd=0.016], skew [0.054 vs 0.200], 100% {0.405, 0.459} (wid=0.005 ws=0.003) (gid=0.457 gs=0.053)
[01/10 19:07:01   1130s]               min path sink: cpuregs_reg[10][19]/CK
[01/10 19:07:01   1130s]               max path sink: genblk1.pcpi_mul_rd_reg[19]/CK
[01/10 19:07:01   1130s]         Skew group summary eGRPC initial state:
[01/10 19:07:01   1130s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459, avg=0.438, sd=0.016], skew [0.054 vs 0.200], 100% {0.405, 0.459} (wid=0.005 ws=0.003) (gid=0.457 gs=0.053)
[01/10 19:07:01   1130s]         eGRPC Moving buffers...
[01/10 19:07:01   1130s]           Clock DAG hash before 'eGRPC Moving buffers': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1130s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1130s]             legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1130s]             steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1130s]           Violation analysis...
[01/10 19:07:01   1130s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:01   1130s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:01   1130s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:01   1130s]             misc counts      : r=1, pp=0
[01/10 19:07:01   1130s]             cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:07:01   1130s]             cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:01   1130s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:01   1130s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
[01/10 19:07:01   1130s]             wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
[01/10 19:07:01   1130s]             hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:01   1130s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
[01/10 19:07:01   1130s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1130s]             Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1130s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/10 19:07:01   1130s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:07:01   1130s]           Clock DAG hash after 'eGRPC Moving buffers': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1130s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1130s]             legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1130s]             steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1130s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
[01/10 19:07:01   1130s]                 min path sink: cpuregs_reg[10][19]/CK
[01/10 19:07:01   1130s]                 max path sink: genblk1.pcpi_mul_rd_reg[19]/CK
[01/10 19:07:01   1130s]           Skew group summary after 'eGRPC Moving buffers':
[01/10 19:07:01   1130s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
[01/10 19:07:01   1130s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:01   1130s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:01   1130s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/10 19:07:01   1130s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1130s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1130s]             delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1130s]             legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1130s]             steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1130s]           Artificially removing long paths...
[01/10 19:07:01   1130s]             Clock DAG hash before 'Artificially removing long paths': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1130s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/10 19:07:01   1130s]               delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1130s]               legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1130s]               steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1130s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:01   1130s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:01   1130s]           Modifying slew-target multiplier from 1 to 0.9
[01/10 19:07:01   1130s]           Downsizing prefiltering...
[01/10 19:07:01   1130s]           Downsizing prefiltering done.
[01/10 19:07:01   1130s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:07:01   1130s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 41, numSkippedDueToCloseToSkewTarget = 0
[01/10 19:07:01   1130s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/10 19:07:01   1130s]           Reverting slew-target multiplier from 0.9 to 1
[01/10 19:07:01   1131s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:01   1131s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:01   1131s]             misc counts      : r=1, pp=0
[01/10 19:07:01   1131s]             cell areas       : b=94.392um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.392um^2
[01/10 19:07:01   1131s]             cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:01   1131s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:01   1131s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
[01/10 19:07:01   1131s]             wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
[01/10 19:07:01   1131s]             hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:01   1131s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             Remaining Transition : {count=9, worst=[0.011ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.045ns
[01/10 19:07:01   1131s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             Trunk : target=0.200ns count=4 avg=0.186ns sd=0.017ns min=0.169ns max=0.206ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1131s]             Leaf  : target=0.200ns count=37 avg=0.190ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 7 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1131s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/10 19:07:01   1131s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 4 
[01/10 19:07:01   1131s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1131s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1131s]             legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1131s]             steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1131s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
[01/10 19:07:01   1131s]                 min path sink: cpuregs_reg[10][19]/CK
[01/10 19:07:01   1131s]                 max path sink: genblk1.pcpi_mul_rd_reg[19]/CK
[01/10 19:07:01   1131s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:07:01   1131s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.459], skew [0.054 vs 0.200]
[01/10 19:07:01   1131s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:01   1131s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:01   1131s]         eGRPC Fixing DRVs...
[01/10 19:07:01   1131s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11136657681099513749 6244723063324304237
[01/10 19:07:01   1131s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             delay calculator: calls=11066, total_wall_time=0.534s, mean_wall_time=0.048ms
[01/10 19:07:01   1131s]             legalizer: calls=3395, total_wall_time=0.066s, mean_wall_time=0.020ms
[01/10 19:07:01   1131s]             steiner router: calls=9278, total_wall_time=1.870s, mean_wall_time=0.202ms
[01/10 19:07:01   1131s]           Fixing clock tree DRVs: Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/10 19:07:01   1131s]           Original list had 4 cells:
[01/10 19:07:01   1131s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/10 19:07:01   1131s]           Library trimming was not able to trim any cells:
[01/10 19:07:01   1131s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/10 19:07:01   1131s]           ...20% ...40% ...60% ...80% ...100% 
[01/10 19:07:01   1131s]           CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 9, violation ignored (due to small violation): 2, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 2
[01/10 19:07:01   1131s]           
[01/10 19:07:01   1131s]           Statistics: Fix DRVs (cell sizing):
[01/10 19:07:01   1131s]           ===================================
[01/10 19:07:01   1131s]           
[01/10 19:07:01   1131s]           Cell changes by Net Type:
[01/10 19:07:01   1131s]           
[01/10 19:07:01   1131s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:01   1131s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[01/10 19:07:01   1131s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:01   1131s]           top                0                    0                    0            0                    0                    0
[01/10 19:07:01   1131s]           trunk              1 [14.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[01/10 19:07:01   1131s]           leaf               6 [85.7%]            1 (16.7%)            0            0                    1 (16.7%)            5 (83.3%)
[01/10 19:07:01   1131s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:01   1131s]           Total              7 [100.0%]           2 (28.6%)            0            0                    2 (28.6%)            5 (71.4%)
[01/10 19:07:01   1131s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:01   1131s]           
[01/10 19:07:01   1131s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.684um^2 (0.725%)
[01/10 19:07:01   1131s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/10 19:07:01   1131s]           
[01/10 19:07:01   1131s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/10 19:07:01   1131s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:01   1131s]             misc counts      : r=1, pp=0
[01/10 19:07:01   1131s]             cell areas       : b=95.076um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.076um^2
[01/10 19:07:01   1131s]             cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:01   1131s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:01   1131s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.609pF, total=0.669pF
[01/10 19:07:01   1131s]             wire lengths     : top=0.000um, trunk=766.275um, leaf=6940.315um, total=7706.590um
[01/10 19:07:01   1131s]             hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2514.765um, total=2963.085um
[01/10 19:07:01   1131s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             Remaining Transition : {count=7, worst=[0.011ns, 0.005ns, 0.005ns, 0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.029ns
[01/10 19:07:01   1131s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             Trunk : target=0.200ns count=4 avg=0.176ns sd=0.014ns min=0.164ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:07:01   1131s]             Leaf  : target=0.200ns count=37 avg=0.189ns sd=0.012ns min=0.163ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {6 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:01   1131s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/10 19:07:01   1131s]              Bufs: CLKBUFX4: 38 CLKBUFX3: 2 
[01/10 19:07:01   1131s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14268238784086387849 13730433169178308201
[01/10 19:07:01   1131s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             delay calculator: calls=11182, total_wall_time=0.539s, mean_wall_time=0.048ms
[01/10 19:07:01   1131s]             legalizer: calls=3404, total_wall_time=0.067s, mean_wall_time=0.020ms
[01/10 19:07:01   1131s]             steiner router: calls=9370, total_wall_time=1.871s, mean_wall_time=0.200ms
[01/10 19:07:01   1131s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.449], skew [0.044 vs 0.200]
[01/10 19:07:01   1131s]                 min path sink: cpuregs_reg[10][19]/CK
[01/10 19:07:01   1131s]                 max path sink: cpuregs_reg[31][14]/CK
[01/10 19:07:01   1131s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/10 19:07:01   1131s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.449], skew [0.044 vs 0.200]
[01/10 19:07:01   1131s]           Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:01   1131s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Slew Diagnostics: After DRV fixing
[01/10 19:07:01   1131s]         ==================================
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Global Causes:
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         -------------------------------------
[01/10 19:07:01   1131s]         Cause
[01/10 19:07:01   1131s]         -------------------------------------
[01/10 19:07:01   1131s]         DRV fixing with buffering is disabled
[01/10 19:07:01   1131s]         -------------------------------------
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Top 5 overslews:
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         ----------------------------------------------------------------------------
[01/10 19:07:01   1131s]         Overslew    Causes                                     Driving Pin
[01/10 19:07:01   1131s]         ----------------------------------------------------------------------------
[01/10 19:07:01   1131s]         0.011ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00006/Y
[01/10 19:07:01   1131s]         0.005ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00022/Y
[01/10 19:07:01   1131s]         0.005ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00031/Y
[01/10 19:07:01   1131s]         0.005ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00003/Y
[01/10 19:07:01   1131s]         0.002ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00037/Y
[01/10 19:07:01   1131s]         ----------------------------------------------------------------------------
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Slew diagnostics counts from the 7 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         Cause                                       Occurences
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         Inst already optimally sized                    5
[01/10 19:07:01   1131s]         Violation below threshold for DRV sizing        2
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Violation diagnostics counts from the 7 nodes that have violations:
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         Cause                                       Occurences
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         Inst already optimally sized                    5
[01/10 19:07:01   1131s]         Violation below threshold for DRV sizing        2
[01/10 19:07:01   1131s]         ------------------------------------------------------
[01/10 19:07:01   1131s]         
[01/10 19:07:01   1131s]         Reconnecting optimized routes...
[01/10 19:07:01   1131s]         Reset timing graph...
[01/10 19:07:01   1131s] Ignoring AAE DB Resetting ...
[01/10 19:07:01   1131s]         Reset timing graph done.
[01/10 19:07:01   1131s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:01   1131s]         Violation analysis...
[01/10 19:07:01   1131s] End AAE Lib Interpolated Model. (MEM=3032.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:02   1131s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:02   1131s]         Moving clock insts towards fanout...
[01/10 19:07:02   1132s]         Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=1
[01/10 19:07:02   1132s]         Moving clock insts towards fanout done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:07:02   1132s]         Clock instances to consider for cloning: 1
[01/10 19:07:02   1132s]         Cloning clock nodes to reduce slew violations....
[01/10 19:07:02   1132s]         Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
[01/10 19:07:02   1132s]         Fanout results : attempted = 57 ,succeeded = 57 ,unsuccessful = 0 ,skipped = 0
[01/10 19:07:02   1132s]         Cloning attempts on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[01/10 19:07:02   1132s]         Cloning successes on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[01/10 19:07:02   1132s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:02   1132s]         Reset timing graph...
[01/10 19:07:02   1132s] Ignoring AAE DB Resetting ...
[01/10 19:07:02   1132s]         Reset timing graph done.
[01/10 19:07:02   1132s]         Set dirty flag on 3 instances, 6 nets
[01/10 19:07:02   1132s] End AAE Lib Interpolated Model. (MEM=3035.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:02   1132s]         Clock DAG stats before routing clock trees:
[01/10 19:07:02   1132s]           cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:02   1132s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:02   1132s]           misc counts      : r=1, pp=0
[01/10 19:07:02   1132s]           cell areas       : b=97.470um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.470um^2
[01/10 19:07:02   1132s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:02   1132s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:02   1132s]           wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.606pF, total=0.664pF
[01/10 19:07:02   1132s]           wire lengths     : top=0.000um, trunk=764.185um, leaf=6950.695um, total=7714.880um
[01/10 19:07:02   1132s]           hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.435um, total=3000.755um
[01/10 19:07:02   1132s]         Clock DAG net violations before routing clock trees:
[01/10 19:07:02   1132s]           Remaining Transition : {count=6, worst=[0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.003ns sd=0.002ns sum=0.018ns
[01/10 19:07:02   1132s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/10 19:07:02   1132s]           Trunk : target=0.200ns count=4 avg=0.173ns sd=0.018ns min=0.152ns max=0.195ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:07:02   1132s]           Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.022ns min=0.101ns max=0.205ns {2 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 7 <= 0.190ns, 15 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:02   1132s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/10 19:07:02   1132s]            Bufs: CLKBUFX4: 39 CLKBUFX3: 2 
[01/10 19:07:02   1132s]         Clock DAG hash before routing clock trees: 9696699516627738977 3154579579015778137
[01/10 19:07:02   1132s]         CTS services accumulated run-time stats before routing clock trees:
[01/10 19:07:02   1132s]           delay calculator: calls=11815, total_wall_time=0.583s, mean_wall_time=0.049ms
[01/10 19:07:02   1132s]           legalizer: calls=3440, total_wall_time=0.070s, mean_wall_time=0.020ms
[01/10 19:07:02   1132s]           steiner router: calls=9453, total_wall_time=1.915s, mean_wall_time=0.203ms
[01/10 19:07:02   1132s]         Primary reporting skew groups before routing clock trees:
[01/10 19:07:02   1132s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.372, max=0.449, avg=0.424, sd=0.017], skew [0.077 vs 0.200], 100% {0.372, 0.449} (wid=0.005 ws=0.004) (gid=0.446 gs=0.076)
[01/10 19:07:02   1132s]               min path sink: reg_out_reg[31]/CK
[01/10 19:07:02   1132s]               max path sink: cpuregs_reg[31][14]/CK
[01/10 19:07:02   1132s]         Skew group summary before routing clock trees:
[01/10 19:07:02   1132s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.372, max=0.449, avg=0.424, sd=0.017], skew [0.077 vs 0.200], 100% {0.372, 0.449} (wid=0.005 ws=0.004) (gid=0.446 gs=0.076)
[01/10 19:07:02   1132s]       eGRPC done.
[01/10 19:07:02   1132s]     Calling post conditioning for eGRPC done.
[01/10 19:07:02   1132s]   eGR Post Conditioning loop iteration 0 done.
[01/10 19:07:02   1132s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/10 19:07:02   1132s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:07:02   1132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3045.4M, EPOCH TIME: 1704906422.964438
[01/10 19:07:02   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:02   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:02   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:02   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:02   1132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:3042.4M, EPOCH TIME: 1704906422.994106
[01/10 19:07:02   1132s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:03   1132s]   Leaving CCOpt scope - ClockRefiner...
[01/10 19:07:03   1132s]   Assigned high priority to 1 instances.
[01/10 19:07:03   1132s]   Soft fixed 41 clock instances.
[01/10 19:07:03   1132s]   Performing Single Pass Refine Place.
[01/10 19:07:03   1132s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/10 19:07:03   1132s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3032.9M, EPOCH TIME: 1704906423.006321
[01/10 19:07:03   1132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3032.9M, EPOCH TIME: 1704906423.006431
[01/10 19:07:03   1132s] Processing tracks to init pin-track alignment.
[01/10 19:07:03   1132s] z: 2, totalTracks: 1
[01/10 19:07:03   1132s] z: 4, totalTracks: 1
[01/10 19:07:03   1132s] z: 6, totalTracks: 1
[01/10 19:07:03   1132s] z: 8, totalTracks: 1
[01/10 19:07:03   1132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:03   1132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3032.9M, EPOCH TIME: 1704906423.015737
[01/10 19:07:03   1132s] Info: 41 insts are soft-fixed.
[01/10 19:07:03   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:03   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:03   1132s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:03   1132s] 
[01/10 19:07:03   1132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:03   1132s] OPERPROF:       Starting CMU at level 4, MEM:3032.9M, EPOCH TIME: 1704906423.044919
[01/10 19:07:03   1132s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3032.9M, EPOCH TIME: 1704906423.045855
[01/10 19:07:03   1132s] 
[01/10 19:07:03   1132s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:03   1132s] Info: 41 insts are soft-fixed.
[01/10 19:07:03   1132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:3032.9M, EPOCH TIME: 1704906423.047008
[01/10 19:07:03   1132s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3032.9M, EPOCH TIME: 1704906423.047060
[01/10 19:07:03   1132s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3032.9M, EPOCH TIME: 1704906423.047107
[01/10 19:07:03   1132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3032.9MB).
[01/10 19:07:03   1132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:3032.9M, EPOCH TIME: 1704906423.048334
[01/10 19:07:03   1132s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:3032.9M, EPOCH TIME: 1704906423.048378
[01/10 19:07:03   1132s] TDRefine: refinePlace mode is spiral
[01/10 19:07:03   1132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.8
[01/10 19:07:03   1132s] OPERPROF: Starting RefinePlace at level 1, MEM:3032.9M, EPOCH TIME: 1704906423.048447
[01/10 19:07:03   1132s] *** Starting refinePlace (0:18:52 mem=3032.9M) ***
[01/10 19:07:03   1132s] Total net bbox length = 1.724e+05 (8.102e+04 9.136e+04) (ext = 1.305e+04)
[01/10 19:07:03   1132s] 
[01/10 19:07:03   1132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:03   1132s] Info: 41 insts are soft-fixed.
[01/10 19:07:03   1132s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:03   1132s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:03   1132s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:03   1132s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:03   1132s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:03   1132s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3032.9M, EPOCH TIME: 1704906423.061777
[01/10 19:07:03   1132s] Starting refinePlace ...
[01/10 19:07:03   1132s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:03   1132s] One DDP V2 for no tweak run.
[01/10 19:07:03   1132s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:03   1132s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3032.9M, EPOCH TIME: 1704906423.081239
[01/10 19:07:03   1132s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:07:03   1132s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3032.9M, EPOCH TIME: 1704906423.081338
[01/10 19:07:03   1132s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3032.9M, EPOCH TIME: 1704906423.081497
[01/10 19:07:03   1132s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3032.9M, EPOCH TIME: 1704906423.081542
[01/10 19:07:03   1132s] DDP markSite nrRow 119 nrJob 119
[01/10 19:07:03   1132s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3032.9M, EPOCH TIME: 1704906423.081825
[01/10 19:07:03   1132s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:3032.9M, EPOCH TIME: 1704906423.081870
[01/10 19:07:03   1132s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3032.9M, EPOCH TIME: 1704906423.084732
[01/10 19:07:03   1132s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3032.9M, EPOCH TIME: 1704906423.084783
[01/10 19:07:03   1132s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:3032.9M, EPOCH TIME: 1704906423.086369
[01/10 19:07:03   1132s] ** Cut row section cpu time 0:00:00.0.
[01/10 19:07:03   1132s]  ** Cut row section real time 0:00:00.0.
[01/10 19:07:03   1132s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:3032.9M, EPOCH TIME: 1704906423.086444
[01/10 19:07:03   1132s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 19:07:03   1132s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3032.9MB) @(0:18:52 - 0:18:52).
[01/10 19:07:03   1132s] Move report: preRPlace moves 103 insts, mean move: 0.71 um, max move: 2.20 um 
[01/10 19:07:03   1132s] 	Max move on inst (g186682__4733): (83.60, 196.27) --> (85.80, 196.27)
[01/10 19:07:03   1132s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OR4X1
[01/10 19:07:03   1132s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:07:03   1132s] 
[01/10 19:07:03   1132s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:07:03   1132s] Move report: legalization moves 14 insts, mean move: 2.01 um, max move: 6.62 um spiral
[01/10 19:07:03   1132s] 	Max move on inst (FE_OFC202_n_1449): (209.00, 85.12) --> (212.20, 88.54)
[01/10 19:07:03   1132s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:07:03   1132s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:07:03   1132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3032.9MB) @(0:18:52 - 0:18:53).
[01/10 19:07:03   1132s] Move report: Detail placement moves 117 insts, mean move: 0.87 um, max move: 6.62 um 
[01/10 19:07:03   1132s] 	Max move on inst (FE_OFC202_n_1449): (209.00, 85.12) --> (212.20, 88.54)
[01/10 19:07:03   1132s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3032.9MB
[01/10 19:07:03   1132s] Statistics of distance of Instance movement in refine placement:
[01/10 19:07:03   1132s]   maximum (X+Y) =         6.62 um
[01/10 19:07:03   1132s]   inst (FE_OFC202_n_1449) with max move: (209, 85.12) -> (212.2, 88.54)
[01/10 19:07:03   1132s]   mean    (X+Y) =         0.87 um
[01/10 19:07:03   1132s] Summary Report:
[01/10 19:07:03   1132s] Instances move: 117 (out of 9536 movable)
[01/10 19:07:03   1132s] Instances flipped: 0
[01/10 19:07:03   1132s] Mean displacement: 0.87 um
[01/10 19:07:03   1132s] Max displacement: 6.62 um (Instance: FE_OFC202_n_1449) (209, 85.12) -> (212.2, 88.54)
[01/10 19:07:03   1132s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:07:03   1132s] Total instances moved : 117
[01/10 19:07:03   1132s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.480, REAL:0.461, MEM:3032.9M, EPOCH TIME: 1704906423.522722
[01/10 19:07:03   1132s] Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
[01/10 19:07:03   1132s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3032.9MB
[01/10 19:07:03   1132s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3032.9MB) @(0:18:52 - 0:18:53).
[01/10 19:07:03   1132s] *** Finished refinePlace (0:18:53 mem=3032.9M) ***
[01/10 19:07:03   1132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.8
[01/10 19:07:03   1132s] OPERPROF: Finished RefinePlace at level 1, CPU:0.490, REAL:0.480, MEM:3032.9M, EPOCH TIME: 1704906423.528256
[01/10 19:07:03   1132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3032.9M, EPOCH TIME: 1704906423.528350
[01/10 19:07:03   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:07:03   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:03   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:03   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:03   1132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.055, MEM:2994.9M, EPOCH TIME: 1704906423.583731
[01/10 19:07:03   1132s]   ClockRefiner summary
[01/10 19:07:03   1132s]   All clock instances: Moved 12, flipped 1 and cell swapped 0 (out of a total of 2002).
[01/10 19:07:03   1132s]   The largest move was 1.71 um for cpuregs_reg[3][0].
[01/10 19:07:03   1132s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 41).
[01/10 19:07:03   1132s]   Clock sinks: Moved 12, flipped 1 and cell swapped 0 (out of a total of 1961).
[01/10 19:07:03   1132s]   The largest move was 1.71 um for cpuregs_reg[3][0].
[01/10 19:07:03   1132s]   Restoring pStatusCts on 41 clock instances.
[01/10 19:07:03   1132s]   Revert refine place priority changes on 0 instances.
[01/10 19:07:03   1132s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:07:03   1132s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.1 real=0:00:03.1)
[01/10 19:07:03   1132s]   CCOpt::Phase::Routing...
[01/10 19:07:03   1132s]   Clock implementation routing...
[01/10 19:07:03   1132s]     Leaving CCOpt scope - Routing Tools...
[01/10 19:07:03   1132s] Net route status summary:
[01/10 19:07:03   1132s]   Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:03   1132s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:03   1132s]     Routing using eGR in eGR->NR Step...
[01/10 19:07:03   1132s]       Early Global Route - eGR->Nr High Frequency step...
[01/10 19:07:03   1132s] (ccopt eGR): There are 42 nets to be routed. 0 nets have skip routing designation.
[01/10 19:07:03   1132s] (ccopt eGR): There are 42 nets for routing of which 42 have one or more fixed wires.
[01/10 19:07:03   1132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:07:03   1132s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:07:03   1132s] (ccopt eGR): Start to route 42 all nets
[01/10 19:07:03   1132s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2994.86 MB )
[01/10 19:07:03   1132s] (I)      ==================== Layers =====================
[01/10 19:07:03   1132s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:03   1132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:07:03   1132s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:03   1132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:07:03   1132s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:07:03   1132s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:03   1132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:07:03   1132s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:07:03   1132s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:07:03   1132s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:07:03   1132s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:07:03   1132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:07:03   1132s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:07:03   1132s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:03   1132s] (I)      Started Import and model ( Curr Mem: 2994.86 MB )
[01/10 19:07:03   1132s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:03   1133s] (I)      == Non-default Options ==
[01/10 19:07:03   1133s] (I)      Clean congestion better                            : true
[01/10 19:07:03   1133s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:07:03   1133s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:07:03   1133s] (I)      Layer constraints as soft constraints              : true
[01/10 19:07:03   1133s] (I)      Soft top layer                                     : true
[01/10 19:07:03   1133s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:07:03   1133s] (I)      Better NDR handling                                : true
[01/10 19:07:03   1133s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:07:03   1133s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:07:03   1133s] (I)      Block tracks for preroutes                         : true
[01/10 19:07:03   1133s] (I)      Assign IRoute by net group key                     : true
[01/10 19:07:03   1133s] (I)      Block unroutable channels                          : true
[01/10 19:07:03   1133s] (I)      Block unroutable channels 3D                       : true
[01/10 19:07:03   1133s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:07:03   1133s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:07:03   1133s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:07:03   1133s] (I)      Skip must join for term with via pillar            : true
[01/10 19:07:03   1133s] (I)      Model find APA for IO pin                          : true
[01/10 19:07:03   1133s] (I)      On pin location for off pin term                   : true
[01/10 19:07:03   1133s] (I)      Handle EOL spacing                                 : true
[01/10 19:07:03   1133s] (I)      Merge PG vias by gap                               : true
[01/10 19:07:03   1133s] (I)      Maximum routing layer                              : 11
[01/10 19:07:03   1133s] (I)      Route selected nets only                           : true
[01/10 19:07:03   1133s] (I)      Refine MST                                         : true
[01/10 19:07:03   1133s] (I)      Honor PRL                                          : true
[01/10 19:07:03   1133s] (I)      Strong congestion aware                            : true
[01/10 19:07:03   1133s] (I)      Improved initial location for IRoutes              : true
[01/10 19:07:03   1133s] (I)      Multi panel TA                                     : true
[01/10 19:07:03   1133s] (I)      Penalize wire overlap                              : true
[01/10 19:07:03   1133s] (I)      Expand small instance blockage                     : true
[01/10 19:07:03   1133s] (I)      Reduce via in TA                                   : true
[01/10 19:07:03   1133s] (I)      SS-aware routing                                   : true
[01/10 19:07:03   1133s] (I)      Improve tree edge sharing                          : true
[01/10 19:07:03   1133s] (I)      Improve 2D via estimation                          : true
[01/10 19:07:03   1133s] (I)      Refine Steiner tree                                : true
[01/10 19:07:03   1133s] (I)      Build spine tree                                   : true
[01/10 19:07:03   1133s] (I)      Model pass through capacity                        : true
[01/10 19:07:03   1133s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:07:03   1133s] (I)      Consider pin shapes                                : true
[01/10 19:07:03   1133s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:07:03   1133s] (I)      Consider NR APA                                    : true
[01/10 19:07:03   1133s] (I)      Consider IO pin shape                              : true
[01/10 19:07:03   1133s] (I)      Fix pin connection bug                             : true
[01/10 19:07:03   1133s] (I)      Consider layer RC for local wires                  : true
[01/10 19:07:03   1133s] (I)      Route to clock mesh pin                            : true
[01/10 19:07:03   1133s] (I)      LA-aware pin escape length                         : 2
[01/10 19:07:03   1133s] (I)      Connect multiple ports                             : true
[01/10 19:07:03   1133s] (I)      Split for must join                                : true
[01/10 19:07:03   1133s] (I)      Number of threads                                  : 1
[01/10 19:07:03   1133s] (I)      Routing effort level                               : 10000
[01/10 19:07:03   1133s] (I)      Prefer layer length threshold                      : 8
[01/10 19:07:03   1133s] (I)      Overflow penalty cost                              : 10
[01/10 19:07:03   1133s] (I)      A-star cost                                        : 0.300000
[01/10 19:07:03   1133s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:07:03   1133s] (I)      Threshold for short IRoute                         : 6
[01/10 19:07:03   1133s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:07:03   1133s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:07:03   1133s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:07:03   1133s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:07:03   1133s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:07:03   1133s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:07:03   1133s] (I)      PG-aware similar topology routing                  : true
[01/10 19:07:03   1133s] (I)      Maze routing via cost fix                          : true
[01/10 19:07:03   1133s] (I)      Apply PRL on PG terms                              : true
[01/10 19:07:03   1133s] (I)      Apply PRL on obs objects                           : true
[01/10 19:07:03   1133s] (I)      Handle range-type spacing rules                    : true
[01/10 19:07:03   1133s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:07:03   1133s] (I)      Parallel spacing query fix                         : true
[01/10 19:07:03   1133s] (I)      Force source to root IR                            : true
[01/10 19:07:03   1133s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:07:03   1133s] (I)      Do not relax to DPT layer                          : true
[01/10 19:07:03   1133s] (I)      No DPT in post routing                             : true
[01/10 19:07:03   1133s] (I)      Modeling PG via merging fix                        : true
[01/10 19:07:03   1133s] (I)      Shield aware TA                                    : true
[01/10 19:07:03   1133s] (I)      Strong shield aware TA                             : true
[01/10 19:07:03   1133s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:07:03   1133s] (I)      Post routing fix                                   : true
[01/10 19:07:03   1133s] (I)      Strong post routing                                : true
[01/10 19:07:03   1133s] (I)      Access via pillar from top                         : true
[01/10 19:07:03   1133s] (I)      NDR via pillar fix                                 : true
[01/10 19:07:03   1133s] (I)      Violation on path threshold                        : 1
[01/10 19:07:03   1133s] (I)      Pass through capacity modeling                     : true
[01/10 19:07:03   1133s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:07:03   1133s] (I)      Select term pin box for io pin                     : true
[01/10 19:07:03   1133s] (I)      Penalize NDR sharing                               : true
[01/10 19:07:03   1133s] (I)      Enable special modeling                            : false
[01/10 19:07:03   1133s] (I)      Keep fixed segments                                : true
[01/10 19:07:03   1133s] (I)      Reorder net groups by key                          : true
[01/10 19:07:03   1133s] (I)      Increase net scenic ratio                          : true
[01/10 19:07:03   1133s] (I)      Method to set GCell size                           : row
[01/10 19:07:03   1133s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:07:03   1133s] (I)      Avoid high resistance layers                       : true
[01/10 19:07:03   1133s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:07:03   1133s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:07:03   1133s] (I)      Use track pitch for NDR                            : true
[01/10 19:07:03   1133s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:07:03   1133s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:07:03   1133s] (I)      Top layer relaxation fix                           : true
[01/10 19:07:03   1133s] (I)      Handle non-default track width                     : false
[01/10 19:07:03   1133s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:07:03   1133s] (I)      Use row-based GCell size
[01/10 19:07:03   1133s] (I)      Use row-based GCell align
[01/10 19:07:03   1133s] (I)      layer 0 area = 80000
[01/10 19:07:03   1133s] (I)      layer 1 area = 80000
[01/10 19:07:03   1133s] (I)      layer 2 area = 80000
[01/10 19:07:03   1133s] (I)      layer 3 area = 80000
[01/10 19:07:03   1133s] (I)      layer 4 area = 80000
[01/10 19:07:03   1133s] (I)      layer 5 area = 80000
[01/10 19:07:03   1133s] (I)      layer 6 area = 80000
[01/10 19:07:03   1133s] (I)      layer 7 area = 80000
[01/10 19:07:03   1133s] (I)      layer 8 area = 80000
[01/10 19:07:03   1133s] (I)      layer 9 area = 400000
[01/10 19:07:03   1133s] (I)      layer 10 area = 400000
[01/10 19:07:03   1133s] (I)      GCell unit size   : 3420
[01/10 19:07:03   1133s] (I)      GCell multiplier  : 1
[01/10 19:07:03   1133s] (I)      GCell row height  : 3420
[01/10 19:07:03   1133s] (I)      Actual row height : 3420
[01/10 19:07:03   1133s] (I)      GCell align ref   : 30000 30020
[01/10 19:07:03   1133s] [NR-eGR] Track table information for default rule: 
[01/10 19:07:03   1133s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:07:03   1133s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:07:03   1133s] (I)      ==================== Default via =====================
[01/10 19:07:03   1133s] (I)      +----+------------------+----------------------------+
[01/10 19:07:03   1133s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/10 19:07:03   1133s] (I)      +----+------------------+----------------------------+
[01/10 19:07:03   1133s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/10 19:07:03   1133s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/10 19:07:03   1133s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/10 19:07:03   1133s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/10 19:07:03   1133s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/10 19:07:03   1133s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/10 19:07:03   1133s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/10 19:07:03   1133s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/10 19:07:03   1133s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/10 19:07:03   1133s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/10 19:07:03   1133s] (I)      +----+------------------+----------------------------+
[01/10 19:07:03   1133s] [NR-eGR] Read 5962 PG shapes
[01/10 19:07:03   1133s] [NR-eGR] Read 0 clock shapes
[01/10 19:07:03   1133s] [NR-eGR] Read 0 other shapes
[01/10 19:07:03   1133s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:07:03   1133s] [NR-eGR] #Instance Blockages : 0
[01/10 19:07:03   1133s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:07:03   1133s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:07:03   1133s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:07:03   1133s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:07:03   1133s] [NR-eGR] #Other Blockages    : 0
[01/10 19:07:03   1133s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:07:03   1133s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:07:03   1133s] [NR-eGR] Read 10532 nets ( ignored 10490 )
[01/10 19:07:03   1133s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:07:03   1133s] (I)      early_global_route_priority property id does not exist.
[01/10 19:07:03   1133s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:07:03   1133s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:07:03   1133s] (I)      Moved 1 terms for better access 
[01/10 19:07:03   1133s] (I)      Number of ignored nets                =      0
[01/10 19:07:03   1133s] (I)      Number of connected nets              =      0
[01/10 19:07:03   1133s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of clock nets                  =     42.  Ignored: No
[01/10 19:07:03   1133s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:07:03   1133s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:07:03   1133s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:07:03   1133s] [NR-eGR] There are 42 clock nets ( 4 with NDR ).
[01/10 19:07:03   1133s] (I)      Ndr track 0 does not exist
[01/10 19:07:03   1133s] (I)      Ndr track 0 does not exist
[01/10 19:07:03   1133s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:07:03   1133s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:07:03   1133s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:07:03   1133s] (I)      Site width          :   400  (dbu)
[01/10 19:07:03   1133s] (I)      Row height          :  3420  (dbu)
[01/10 19:07:03   1133s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:07:03   1133s] (I)      GCell width         :  3420  (dbu)
[01/10 19:07:03   1133s] (I)      GCell height        :  3420  (dbu)
[01/10 19:07:03   1133s] (I)      Grid                :   146   136    11
[01/10 19:07:03   1133s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:07:03   1133s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:07:03   1133s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:07:03   1133s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:07:03   1133s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:07:03   1133s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:07:03   1133s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:07:03   1133s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:07:03   1133s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:07:03   1133s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:07:03   1133s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:07:03   1133s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:07:03   1133s] (I)      --------------------------------------------------------
[01/10 19:07:03   1133s] 
[01/10 19:07:03   1133s] [NR-eGR] ============ Routing rule table ============
[01/10 19:07:03   1133s] [NR-eGR] Rule id: 0  Nets: 38
[01/10 19:07:03   1133s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:07:03   1133s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:07:03   1133s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:07:03   1133s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:07:03   1133s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:07:03   1133s] [NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 4
[01/10 19:07:03   1133s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:07:03   1133s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:07:03   1133s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:07:03   1133s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:07:03   1133s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:07:03   1133s] [NR-eGR] ========================================
[01/10 19:07:03   1133s] [NR-eGR] 
[01/10 19:07:03   1133s] (I)      =============== Blocked Tracks ===============
[01/10 19:07:03   1133s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:03   1133s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:07:03   1133s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:03   1133s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:07:03   1133s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:07:03   1133s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:07:03   1133s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:07:03   1133s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:07:03   1133s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:07:03   1133s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:07:03   1133s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:07:03   1133s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:07:03   1133s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:07:03   1133s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:07:03   1133s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:03   1133s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3000.23 MB )
[01/10 19:07:03   1133s] (I)      Reset routing kernel
[01/10 19:07:03   1133s] (I)      Started Global Routing ( Curr Mem: 3000.23 MB )
[01/10 19:07:03   1133s] (I)      totalPins=2044  totalGlobalPin=2041 (99.85%)
[01/10 19:07:03   1133s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:07:03   1133s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.609500e+02um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.609500e+02um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:03   1133s] (I)      Usage: 445 = (260 H, 185 V) = (0.07% H, 0.11% V) = (4.446e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:03   1133s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      #Nets         : 4
[01/10 19:07:03   1133s] (I)      #Relaxed nets : 0
[01/10 19:07:03   1133s] (I)      Wire length   : 444
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:03   1133s] (I)      Usage: 444 = (259 H, 185 V) = (0.07% H, 0.11% V) = (4.429e+02um H, 3.164e+02um V)
[01/10 19:07:03   1133s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:07:03   1133s] [NR-eGR] Layer group 2: route 38 net(s) in layer range [5, 7]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.305120e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.305120e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4272 = (1979 H, 2293 V) = (0.56% H, 1.39% V) = (3.384e+03um H, 3.921e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4203 = (1955 H, 2248 V) = (0.55% H, 1.36% V) = (3.343e+03um H, 3.844e+03um V)
[01/10 19:07:03   1133s] (I)      #Nets         : 38
[01/10 19:07:03   1133s] (I)      #Relaxed nets : 8
[01/10 19:07:03   1133s] (I)      Wire length   : 3004
[01/10 19:07:03   1133s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4099 = (1918 H, 2181 V) = (0.54% H, 1.32% V) = (3.280e+03um H, 3.730e+03um V)
[01/10 19:07:03   1133s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:07:03   1133s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.406360e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.406360e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4916 = (2261 H, 2655 V) = (0.42% H, 0.80% V) = (3.866e+03um H, 4.540e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4854 = (2235 H, 2619 V) = (0.42% H, 0.79% V) = (3.822e+03um H, 4.478e+03um V)
[01/10 19:07:03   1133s] (I)      #Nets         : 8
[01/10 19:07:03   1133s] (I)      #Relaxed nets : 8
[01/10 19:07:03   1133s] (I)      Wire length   : 0
[01/10 19:07:03   1133s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:03   1133s] (I)      Usage: 4745 = (2191 H, 2554 V) = (0.41% H, 0.77% V) = (3.747e+03um H, 4.367e+03um V)
[01/10 19:07:03   1133s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:07:03   1133s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.511020e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.511020e+03um
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:03   1133s] (I)      Usage: 5562 = (2534 H, 3028 V) = (0.43% H, 0.77% V) = (4.333e+03um H, 5.178e+03um V)
[01/10 19:07:03   1133s] (I)      
[01/10 19:07:03   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:04   1133s] (I)      Usage: 5500 = (2508 H, 2992 V) = (0.42% H, 0.76% V) = (4.289e+03um H, 5.116e+03um V)
[01/10 19:07:04   1133s] (I)      #Nets         : 8
[01/10 19:07:04   1133s] (I)      #Relaxed nets : 7
[01/10 19:07:04   1133s] (I)      Wire length   : 109
[01/10 19:07:04   1133s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:04   1133s] (I)      Usage: 5499 = (2506 H, 2993 V) = (0.42% H, 0.76% V) = (4.285e+03um H, 5.118e+03um V)
[01/10 19:07:04   1133s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:07:04   1133s] [NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.178190e+04um
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.178190e+04um
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6890 = (3093 H, 3797 V) = (0.40% H, 0.68% V) = (5.289e+03um H, 6.493e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6886 = (3090 H, 3796 V) = (0.40% H, 0.68% V) = (5.284e+03um H, 6.491e+03um V)
[01/10 19:07:04   1133s] (I)      #Nets         : 7
[01/10 19:07:04   1133s] (I)      #Relaxed nets : 1
[01/10 19:07:04   1133s] (I)      Wire length   : 604
[01/10 19:07:04   1133s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:04   1133s] (I)      Usage: 6884 = (3086 H, 3798 V) = (0.40% H, 0.68% V) = (5.277e+03um H, 6.495e+03um V)
[01/10 19:07:04   1133s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:07:04   1133s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1a Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1b Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.211364e+04um
[01/10 19:07:04   1133s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:07:04   1133s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1c Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1d Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1e Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.211364e+04um
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1f Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7084 = (3172 H, 3912 V) = (0.41% H, 0.54% V) = (5.424e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1g Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7083 = (3171 H, 3912 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] (I)      ============  Phase 1h Route ============
[01/10 19:07:04   1133s] (I)      Usage: 7083 = (3171 H, 3912 V) = (0.41% H, 0.54% V) = (5.422e+03um H, 6.690e+03um V)
[01/10 19:07:04   1133s] (I)      
[01/10 19:07:04   1133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:07:04   1133s] [NR-eGR]                        OverCon            
[01/10 19:07:04   1133s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:07:04   1133s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:07:04   1133s] [NR-eGR] ----------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR] ----------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:07:04   1133s] [NR-eGR] 
[01/10 19:07:04   1133s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 3000.23 MB )
[01/10 19:07:04   1133s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:07:04   1133s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:07:04   1133s] (I)      ============= Track Assignment ============
[01/10 19:07:04   1133s] (I)      Started Track Assignment (1T) ( Curr Mem: 3000.23 MB )
[01/10 19:07:04   1133s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:07:04   1133s] (I)      Run Multi-thread track assignment
[01/10 19:07:04   1133s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3000.23 MB )
[01/10 19:07:04   1133s] (I)      Started Export ( Curr Mem: 3000.23 MB )
[01/10 19:07:04   1133s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:07:04   1133s] [NR-eGR] ------------------------------------
[01/10 19:07:04   1133s] [NR-eGR]  Metal1   (1H)         14129  39359 
[01/10 19:07:04   1133s] [NR-eGR]  Metal2   (2V)         70238  27346 
[01/10 19:07:04   1133s] [NR-eGR]  Metal3   (3H)         72620   5415 
[01/10 19:07:04   1133s] [NR-eGR]  Metal4   (4V)         30499   2142 
[01/10 19:07:04   1133s] [NR-eGR]  Metal5   (5H)         14319    907 
[01/10 19:07:04   1133s] [NR-eGR]  Metal6   (6V)          3391     45 
[01/10 19:07:04   1133s] [NR-eGR]  Metal7   (7H)           820     29 
[01/10 19:07:04   1133s] [NR-eGR]  Metal8   (8V)           435     10 
[01/10 19:07:04   1133s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:07:04   1133s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:07:04   1133s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:07:04   1133s] [NR-eGR] ------------------------------------
[01/10 19:07:04   1133s] [NR-eGR]           Total       206565  75258 
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR] Total half perimeter of net bounding box: 172444um
[01/10 19:07:04   1133s] [NR-eGR] Total length: 206565um, number of vias: 75258
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR] Total eGR-routed clock nets wire length: 7721um, number of vias: 7266
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR] Report for selected net(s) only.
[01/10 19:07:04   1133s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:07:04   1133s] [NR-eGR] -----------------------------------
[01/10 19:07:04   1133s] [NR-eGR]  Metal1   (1H)             0  2043 
[01/10 19:07:04   1133s] [NR-eGR]  Metal2   (2V)          2031  2557 
[01/10 19:07:04   1133s] [NR-eGR]  Metal3   (3H)          1568   978 
[01/10 19:07:04   1133s] [NR-eGR]  Metal4   (4V)           437   929 
[01/10 19:07:04   1133s] [NR-eGR]  Metal5   (5H)          2086   757 
[01/10 19:07:04   1133s] [NR-eGR]  Metal6   (6V)          1598     2 
[01/10 19:07:04   1133s] [NR-eGR]  Metal7   (7H)             1     0 
[01/10 19:07:04   1133s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:07:04   1133s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:07:04   1133s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:07:04   1133s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:07:04   1133s] [NR-eGR] -----------------------------------
[01/10 19:07:04   1133s] [NR-eGR]           Total         7721  7266 
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR] Total half perimeter of net bounding box: 3148um
[01/10 19:07:04   1133s] [NR-eGR] Total length: 7721um, number of vias: 7266
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] [NR-eGR] Total routed clock nets wire length: 7721um, number of vias: 7266
[01/10 19:07:04   1133s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:04   1133s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3000.23 MB )
[01/10 19:07:04   1133s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.45 sec, Curr Mem: 2995.23 MB )
[01/10 19:07:04   1133s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:07:04   1133s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:07:04   1133s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:07:04   1133s] (I)       Early Global Route kernel               100.00%  5808.18 sec  5808.63 sec  0.45 sec  0.43 sec 
[01/10 19:07:04   1133s] (I)       +-Import and model                       31.42%  5808.18 sec  5808.33 sec  0.14 sec  0.14 sec 
[01/10 19:07:04   1133s] (I)       | +-Create place DB                      11.39%  5808.18 sec  5808.24 sec  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | | +-Import place data                  11.34%  5808.18 sec  5808.24 sec  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read instances and placement      3.45%  5808.18 sec  5808.20 sec  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read nets                         7.78%  5808.20 sec  5808.24 sec  0.03 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)       | +-Create route DB                      17.13%  5808.24 sec  5808.31 sec  0.08 sec  0.08 sec 
[01/10 19:07:04   1133s] (I)       | | +-Import route data (1T)             16.69%  5808.24 sec  5808.31 sec  0.07 sec  0.07 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.37%  5808.25 sec  5808.25 sec  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read routing blockages          0.00%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read instance blockages         0.59%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read PG blockages               0.43%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read clock blockages            0.01%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read other blockages            0.01%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read halo blockages             0.02%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Read boundary cut boxes         0.00%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read blackboxes                   0.01%  5808.25 sec  5808.25 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read prerouted                    1.46%  5808.25 sec  5808.26 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read unlegalized nets             0.53%  5808.26 sec  5808.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Read nets                         0.09%  5808.26 sec  5808.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Set up via pillars                0.00%  5808.26 sec  5808.26 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Initialize 3D grid graph          0.37%  5808.26 sec  5808.27 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Model blockage capacity          10.13%  5808.27 sec  5808.31 sec  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Initialize 3D capacity          9.56%  5808.27 sec  5808.31 sec  0.04 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Move terms for access (1T)        0.27%  5808.31 sec  5808.31 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Read aux data                         0.00%  5808.31 sec  5808.31 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Others data preparation               0.05%  5808.31 sec  5808.31 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Create route kernel                   2.28%  5808.31 sec  5808.32 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       +-Global Routing                         31.74%  5808.33 sec  5808.47 sec  0.14 sec  0.15 sec 
[01/10 19:07:04   1133s] (I)       | +-Initialization                        0.11%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 1                           2.82%  5808.33 sec  5808.34 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   0.08%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.21%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.13%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.05%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.13%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.04%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.33 sec  5808.33 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            0.41%  5808.33 sec  5808.34 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.36%  5808.33 sec  5808.34 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.25%  5808.34 sec  5808.34 sec  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.20%  5808.34 sec  5808.34 sec  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Layer assignment (1T)               0.28%  5808.34 sec  5808.34 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 2                          12.46%  5808.34 sec  5808.40 sec  0.06 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   4.09%  5808.34 sec  5808.36 sec  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.49%  5808.36 sec  5808.36 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.25%  5808.36 sec  5808.36 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.19%  5808.36 sec  5808.36 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.36 sec  5808.36 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.36 sec  5808.36 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.15%  5808.36 sec  5808.37 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.07%  5808.37 sec  5808.37 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.03%  5808.37 sec  5808.37 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.37 sec  5808.37 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            2.31%  5808.37 sec  5808.38 sec  0.01 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      2.24%  5808.37 sec  5808.38 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.73%  5808.38 sec  5808.38 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.67%  5808.38 sec  5808.38 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Layer assignment (1T)               3.09%  5808.38 sec  5808.39 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 3                           3.53%  5808.40 sec  5808.41 sec  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   0.79%  5808.40 sec  5808.40 sec  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.24%  5808.40 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.15%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.06%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.13%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.05%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            0.46%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.42%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.09%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.04%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 4                           3.90%  5808.41 sec  5808.43 sec  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   0.79%  5808.41 sec  5808.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.24%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.15%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.06%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.13%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.04%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            0.89%  5808.42 sec  5808.43 sec  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.42%  5808.42 sec  5808.42 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.11%  5808.43 sec  5808.43 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.07%  5808.43 sec  5808.43 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Layer assignment (1T)               0.14%  5808.43 sec  5808.43 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 5                           2.69%  5808.43 sec  5808.44 sec  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   0.00%  5808.43 sec  5808.43 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.19%  5808.43 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.13%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.05%  5808.44 sec  5808.44 sec  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.12%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.04%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            0.10%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.05%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.09%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.05%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Layer assignment (1T)               0.35%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Net group 6                           4.24%  5808.44 sec  5808.46 sec  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)       | | +-Generate topology                   0.00%  5808.44 sec  5808.44 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1a                            0.31%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Pattern routing (1T)              0.14%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Add via demand to 2D              0.08%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1b                            0.04%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1c                            0.01%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1d                            0.01%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1e                            0.59%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Route legalization                0.49%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1f                            0.01%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1g                            0.13%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.06%  5808.45 sec  5808.45 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Phase 1h                            0.10%  5808.45 sec  5808.46 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | | +-Post Routing                      0.05%  5808.46 sec  5808.46 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Layer assignment (1T)               0.16%  5808.46 sec  5808.46 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       +-Export 3D cong map                      4.20%  5808.47 sec  5808.49 sec  0.02 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)       | +-Export 2D cong map                    0.21%  5808.49 sec  5808.49 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       +-Extract Global 3D Wires                 0.03%  5808.49 sec  5808.49 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       +-Track Assignment (1T)                   9.80%  5808.49 sec  5808.53 sec  0.04 sec  0.04 sec 
[01/10 19:07:04   1133s] (I)       | +-Initialization                        0.01%  5808.49 sec  5808.49 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Track Assignment Kernel               9.61%  5808.49 sec  5808.53 sec  0.04 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)       | +-Free Memory                           0.00%  5808.53 sec  5808.53 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       +-Export                                 20.44%  5808.53 sec  5808.62 sec  0.09 sec  0.09 sec 
[01/10 19:07:04   1133s] (I)       | +-Export DB wires                       1.24%  5808.53 sec  5808.54 sec  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Export all nets                     0.95%  5808.53 sec  5808.54 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | | +-Set wire vias                       0.13%  5808.54 sec  5808.54 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       | +-Report wirelength                     8.90%  5808.54 sec  5808.58 sec  0.04 sec  0.04 sec 
[01/10 19:07:04   1133s] (I)       | +-Update net boxes                     10.08%  5808.58 sec  5808.62 sec  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)       | +-Update timing                         0.00%  5808.62 sec  5808.62 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)       +-Postprocess design                      0.33%  5808.62 sec  5808.63 sec  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)      ===================== Summary by functions =====================
[01/10 19:07:04   1133s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:07:04   1133s] (I)      ----------------------------------------------------------------
[01/10 19:07:04   1133s] (I)        0  Early Global Route kernel      100.00%  0.45 sec  0.43 sec 
[01/10 19:07:04   1133s] (I)        1  Global Routing                  31.74%  0.14 sec  0.15 sec 
[01/10 19:07:04   1133s] (I)        1  Import and model                31.42%  0.14 sec  0.14 sec 
[01/10 19:07:04   1133s] (I)        1  Export                          20.44%  0.09 sec  0.09 sec 
[01/10 19:07:04   1133s] (I)        1  Track Assignment (1T)            9.80%  0.04 sec  0.04 sec 
[01/10 19:07:04   1133s] (I)        1  Export 3D cong map               4.20%  0.02 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        1  Postprocess design               0.33%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Create route DB                 17.13%  0.08 sec  0.08 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 2                     12.46%  0.06 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        2  Create place DB                 11.39%  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        2  Update net boxes                10.08%  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        2  Track Assignment Kernel          9.61%  0.04 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)        2  Report wirelength                8.90%  0.04 sec  0.04 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 6                      4.24%  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 4                      3.90%  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 3                      3.53%  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 1                      2.82%  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        2  Net group 5                      2.69%  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        2  Create route kernel              2.28%  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        2  Export DB wires                  1.24%  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Export 2D cong map               0.21%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Initialization                   0.13%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Import route data (1T)          16.69%  0.07 sec  0.07 sec 
[01/10 19:07:04   1133s] (I)        3  Import place data               11.34%  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        3  Generate topology                5.75%  0.03 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1g                         4.30%  0.02 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)        3  Layer assignment (1T)            4.02%  0.02 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1a                         1.68%  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1h                         1.37%  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1e                         1.25%  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Export all nets                  0.95%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1b                         0.45%  0.00 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        3  Set wire vias                    0.13%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Model blockage capacity         10.13%  0.05 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        4  Read nets                        7.87%  0.04 sec  0.03 sec 
[01/10 19:07:04   1133s] (I)        4  Post Routing                     4.61%  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)        4  Read instances and placement     3.45%  0.02 sec  0.02 sec 
[01/10 19:07:04   1133s] (I)        4  Read prerouted                   1.46%  0.01 sec  0.01 sec 
[01/10 19:07:04   1133s] (I)        4  Read blockages ( Layer 2-11 )    1.37%  0.01 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Pattern routing (1T)             0.96%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Route legalization               0.73%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Read unlegalized nets            0.53%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Initialize 3D grid graph         0.37%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Move terms for access (1T)       0.27%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Add via demand to 2D             0.08%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Initialize 3D capacity           9.56%  0.04 sec  0.05 sec 
[01/10 19:07:04   1133s] (I)        5  Read instance blockages          0.59%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read PG blockages                0.43%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:07:04   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:07:04   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:07:04   1133s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
[01/10 19:07:04   1133s]     Routing using eGR in eGR->NR Step done.
[01/10 19:07:04   1133s]     Routing using NR in eGR->NR Step...
[01/10 19:07:04   1133s] 
[01/10 19:07:04   1133s] CCOPT: Preparing to route 42 clock nets with NanoRoute.
[01/10 19:07:04   1133s]   38 nets are default rule and 4 are NDR_13.
[01/10 19:07:04   1133s]   Preferred NanoRoute mode settings: Current
[01/10 19:07:04   1133s] -droutePostRouteSpreadWire auto
[01/10 19:07:04   1133s] -droutePostRouteWidenWireRule ""
[01/10 19:07:04   1133s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/10 19:07:04   1133s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/10 19:07:04   1133s] To increase the message display limit, refer to the product command reference manual.
[01/10 19:07:04   1133s]       Clock detailed routing...
[01/10 19:07:04   1133s]         NanoRoute...
[01/10 19:07:04   1133s] % Begin globalDetailRoute (date=01/10 19:07:04, mem=1995.3M)
[01/10 19:07:04   1133s] 
[01/10 19:07:04   1133s] globalDetailRoute
[01/10 19:07:04   1133s] 
[01/10 19:07:04   1133s] #Start globalDetailRoute on Wed Jan 10 19:07:04 2024
[01/10 19:07:04   1133s] #
[01/10 19:07:04   1133s] ### Time Record (globalDetailRoute) is installed.
[01/10 19:07:04   1133s] ### Time Record (Pre Callback) is installed.
[01/10 19:07:04   1133s] ### Time Record (Pre Callback) is uninstalled.
[01/10 19:07:04   1133s] ### Time Record (DB Import) is installed.
[01/10 19:07:04   1133s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:07:04   1133s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:07:04   1133s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/10 19:07:04   1133s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN A in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN B in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN CI in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN CON in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW ACHCONX2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/10 19:07:04   1133s] ### Net info: total nets: 10723
[01/10 19:07:04   1133s] ### Net info: dirty nets: 0
[01/10 19:07:04   1133s] ### Net info: marked as disconnected nets: 0
[01/10 19:07:04   1133s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=42)
[01/10 19:07:04   1133s] #num needed restored net=0
[01/10 19:07:04   1133s] #need_extraction net=0 (total=10723)
[01/10 19:07:04   1133s] ### Net info: fully routed nets: 42
[01/10 19:07:04   1133s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:07:04   1133s] ### Net info: unrouted nets: 10491
[01/10 19:07:04   1133s] ### Net info: re-extraction nets: 0
[01/10 19:07:04   1133s] ### Net info: selected nets: 42
[01/10 19:07:04   1133s] ### Net info: ignored nets: 0
[01/10 19:07:04   1133s] ### Net info: skip routing nets: 0
[01/10 19:07:04   1133s] ### import design signature (4): route=223217776 fixed_route=1555028068 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1340527650 dirty_area=0 del_dirty_area=0 cell=533321815 placement=110376128 pin_access=1 inst_pattern=1
[01/10 19:07:04   1133s] ### Time Record (DB Import) is uninstalled.
[01/10 19:07:04   1133s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/10 19:07:04   1133s] #
[01/10 19:07:04   1133s] #Wire/Via statistics before line assignment ...
[01/10 19:07:04   1133s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:07:04   1133s] #Total wire length = 7721 um.
[01/10 19:07:04   1133s] #Total half perimeter of net bounding box = 3180 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal1 = 0 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal2 = 2031 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal3 = 1568 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal4 = 437 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal5 = 2086 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal6 = 1598 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal7 = 1 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:07:04   1133s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:07:04   1133s] #Total number of vias = 7266
[01/10 19:07:04   1133s] #Up-Via Summary (total 7266):
[01/10 19:07:04   1133s] #           
[01/10 19:07:04   1133s] #-----------------------
[01/10 19:07:04   1133s] # Metal1           2043
[01/10 19:07:04   1133s] # Metal2           2557
[01/10 19:07:04   1133s] # Metal3            978
[01/10 19:07:04   1133s] # Metal4            929
[01/10 19:07:04   1133s] # Metal5            757
[01/10 19:07:04   1133s] # Metal6              2
[01/10 19:07:04   1133s] #-----------------------
[01/10 19:07:04   1133s] #                  7266 
[01/10 19:07:04   1133s] #
[01/10 19:07:04   1133s] ### Time Record (Data Preparation) is installed.
[01/10 19:07:04   1133s] #Start routing data preparation on Wed Jan 10 19:07:04 2024
[01/10 19:07:04   1133s] #
[01/10 19:07:05   1134s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:07:05   1134s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:07:05   1134s] #Voltage range [0.000 - 0.900] has 10648 nets.
[01/10 19:07:05   1134s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:07:05   1134s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:07:05   1134s] #Build and mark too close pins for the same net.
[01/10 19:07:05   1134s] ### Time Record (Cell Pin Access) is installed.
[01/10 19:07:05   1134s] #Rebuild pin access data for design.
[01/10 19:07:05   1134s] #Initial pin access analysis.
[01/10 19:07:09   1138s] #Detail pin access analysis.
[01/10 19:07:09   1138s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 19:07:09   1139s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:07:09   1139s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:07:09   1139s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:07:09   1139s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:07:10   1139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2005.52 (MB), peak = 2416.78 (MB)
[01/10 19:07:10   1139s] #Regenerating Ggrids automatically.
[01/10 19:07:10   1139s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:07:10   1139s] #Using automatically generated G-grids.
[01/10 19:07:10   1139s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:07:11   1140s] #Done routing data preparation.
[01/10 19:07:11   1140s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2071.72 (MB), peak = 2416.78 (MB)
[01/10 19:07:11   1140s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Connectivity extraction summary:
[01/10 19:07:11   1140s] #42 routed net(s) are imported.
[01/10 19:07:11   1140s] #190 nets are fixed|skipped|trivial (not extracted).
[01/10 19:07:11   1140s] #Total number of nets = 232.
[01/10 19:07:11   1140s] ### Total number of dirty nets = 44.
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Data initialization: cpu:00:00:07, real:00:00:07, mem:2.0 GB, peak:2.4 GB
[01/10 19:07:11   1140s] 
[01/10 19:07:11   1140s] Trim Metal Layers:
[01/10 19:07:11   1140s] LayerId::1 widthSet size::2
[01/10 19:07:11   1140s] LayerId::2 widthSet size::2
[01/10 19:07:11   1140s] LayerId::3 widthSet size::2
[01/10 19:07:11   1140s] LayerId::4 widthSet size::2
[01/10 19:07:11   1140s] LayerId::5 widthSet size::2
[01/10 19:07:11   1140s] LayerId::6 widthSet size::2
[01/10 19:07:11   1140s] LayerId::7 widthSet size::2
[01/10 19:07:11   1140s] LayerId::8 widthSet size::2
[01/10 19:07:11   1140s] LayerId::9 widthSet size::2
[01/10 19:07:11   1140s] LayerId::10 widthSet size::2
[01/10 19:07:11   1140s] LayerId::11 widthSet size::2
[01/10 19:07:11   1140s] Updating RC grid for preRoute extraction ...
[01/10 19:07:11   1140s] eee: pegSigSF::1.070000
[01/10 19:07:11   1140s] Initializing multi-corner resistance tables ...
[01/10 19:07:11   1140s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 19:07:11   1140s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:07:11   1140s] eee: l::10 avDens::0.056755 usedTrk::81.522954 availTrk::1436.400000 sigTrk::81.522954
[01/10 19:07:11   1140s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:07:11   1140s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:11   1140s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.818100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 19:07:11   1140s] #Successfully loaded pre-route RC model
[01/10 19:07:11   1140s] #Enabled timing driven Line Assignment.
[01/10 19:07:11   1140s] ### Time Record (Line Assignment) is installed.
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Begin Line Assignment ...
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Begin build data ...
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Distribution of nets:
[01/10 19:07:11   1140s] #     6494 ( 2         pin),   2494 ( 3         pin),    504 ( 4         pin),
[01/10 19:07:11   1140s] #      275 ( 5         pin),    121 ( 6         pin),    119 ( 7         pin),
[01/10 19:07:11   1140s] #       57 ( 8         pin),     42 ( 9         pin),    148 (10-19      pin),
[01/10 19:07:11   1140s] #       67 (20-29      pin),    165 (30-39      pin),      5 (40-49      pin),
[01/10 19:07:11   1140s] #       29 (50-59      pin),     10 (60-69      pin),      3 (70-79      pin),
[01/10 19:07:11   1140s] #        0 (>=2000     pin).
[01/10 19:07:11   1140s] #Total: 10723 nets, 10533 non-trivial nets, 42 fully global routed, 42 clocks,
[01/10 19:07:11   1140s] #       1 tie-net, 4 nets have nondefault rule, 42 nets have layer range,
[01/10 19:07:11   1140s] #       42 nets have weight, 42 nets have avoid detour, 42 nets have priority.
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #  Rule           #net     #shield    Pref.Layer
[01/10 19:07:11   1140s] #-----------------------------------------------
[01/10 19:07:11   1140s] #  NDR_13            4           0      [ 5,  7]
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #Nets in 1 layer range:
[01/10 19:07:11   1140s] #   (Metal5, Metal7) :       42 ( 0.4%)
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #42 nets selected.
[01/10 19:07:11   1140s] #
[01/10 19:07:11   1140s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB
[01/10 19:07:11   1140s] ### 
[01/10 19:07:11   1140s] ### Net length summary before Line Assignment:
[01/10 19:07:11   1140s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/10 19:07:11   1140s] ### ---------------------------------------------------
[01/10 19:07:11   1140s] ### Metal1        0       0       0(  0%)    2043( 24%)
[01/10 19:07:11   1140s] ### Metal2        0    2003    2003( 26%)    3769( 44%)
[01/10 19:07:11   1140s] ### Metal3     1596       0    1596( 21%)     978( 12%)
[01/10 19:07:11   1140s] ### Metal4        0     437     437(  6%)     929( 11%)
[01/10 19:07:11   1140s] ### Metal5     2085       0    2085( 27%)     757(  9%)
[01/10 19:07:11   1140s] ### Metal6        0    1597    1597( 21%)       2(  0%)
[01/10 19:07:11   1140s] ### Metal7        1       0       1(  0%)       0(  0%)
[01/10 19:07:11   1140s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/10 19:07:11   1140s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/10 19:07:11   1140s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/10 19:07:11   1140s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/10 19:07:11   1140s] ### ---------------------------------------------------
[01/10 19:07:11   1140s] ###            3683    4038    7721          8478      
[01/10 19:07:13   1142s] ### 
[01/10 19:07:13   1142s] ### Top 1 overlap violations ...
[01/10 19:07:13   1142s] ###   Net: CTS_29
[01/10 19:07:13   1142s] ###     Metal3: (42.10050, 111.96500, 42.69950, 112.04500), length: 0.59900, total: 0.59900
[01/10 19:07:13   1142s] ###       CTS_29
[01/10 19:07:13   1142s] ### 
[01/10 19:07:13   1142s] ### Net length and overlap summary after Line Assignment:
[01/10 19:07:13   1142s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/10 19:07:13   1142s] ### ----------------------------------------------------------------------------
[01/10 19:07:13   1142s] ### Metal1       15       0      15(  0%)    2043( 31%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal2        0    2169    2169( 28%)    2436( 37%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal3     1668       0    1668( 21%)     857( 13%)    1(100%)     0(100.0%)
[01/10 19:07:13   1142s] ### Metal4        0     554     554(  7%)     743( 11%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal5     1922       0    1922( 25%)     524(  8%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal6        0    1471    1471( 19%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:07:13   1142s] ### ----------------------------------------------------------------------------
[01/10 19:07:13   1142s] ###            3606    4195    7802          6603          1           0        
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Line Assignment statistics:
[01/10 19:07:13   1142s] #Cpu time = 00:00:01
[01/10 19:07:13   1142s] #Elapsed time = 00:00:01
[01/10 19:07:13   1142s] #Increased memory = 13.08 (MB)
[01/10 19:07:13   1142s] #Total memory = 2094.63 (MB)
[01/10 19:07:13   1142s] #Peak memory = 2416.78 (MB)
[01/10 19:07:13   1142s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.4 GB
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Begin assignment summary ...
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #  Total number of segments             = 4700
[01/10 19:07:13   1142s] #  Total number of overlap segments     =    0 (  0.0%)
[01/10 19:07:13   1142s] #  Total number of assigned segments    = 2774 ( 59.0%)
[01/10 19:07:13   1142s] #  Total number of shifted segments     =  179 (  3.8%)
[01/10 19:07:13   1142s] #  Average movement of shifted segments =    4.82 tracks
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #  Total number of overlaps             =    1
[01/10 19:07:13   1142s] #  Total length of overlaps             =    0 um
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #End assignment summary.
[01/10 19:07:13   1142s] ### Time Record (Line Assignment) is uninstalled.
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Wire/Via statistics after line assignment ...
[01/10 19:07:13   1142s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:07:13   1142s] #Total wire length = 7802 um.
[01/10 19:07:13   1142s] #Total half perimeter of net bounding box = 3180 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal1 = 15 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal2 = 2170 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal3 = 1669 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal4 = 555 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal5 = 1922 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal6 = 1471 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal7 = 0 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:07:13   1142s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:07:13   1142s] #Total number of vias = 6603
[01/10 19:07:13   1142s] #Up-Via Summary (total 6603):
[01/10 19:07:13   1142s] #           
[01/10 19:07:13   1142s] #-----------------------
[01/10 19:07:13   1142s] # Metal1           2043
[01/10 19:07:13   1142s] # Metal2           2436
[01/10 19:07:13   1142s] # Metal3            857
[01/10 19:07:13   1142s] # Metal4            743
[01/10 19:07:13   1142s] # Metal5            524
[01/10 19:07:13   1142s] #-----------------------
[01/10 19:07:13   1142s] #                  6603 
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Routing data preparation, pin analysis, line assignment statistics:
[01/10 19:07:13   1142s] #Cpu time = 00:00:08
[01/10 19:07:13   1142s] #Elapsed time = 00:00:08
[01/10 19:07:13   1142s] #Increased memory = 95.24 (MB)
[01/10 19:07:13   1142s] #Total memory = 2091.70 (MB)
[01/10 19:07:13   1142s] #Peak memory = 2416.78 (MB)
[01/10 19:07:13   1142s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/10 19:07:13   1142s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/10 19:07:13   1142s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/10 19:07:13   1142s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/10 19:07:13   1142s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/10 19:07:13   1142s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/10 19:07:13   1142s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/10 19:07:13   1142s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/10 19:07:13   1142s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/10 19:07:13   1142s] #       95718852efeedfaccebe0065fe63fd
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Skip comparing routing design signature in db-snapshot flow
[01/10 19:07:13   1142s] ### Time Record (Detail Routing) is installed.
[01/10 19:07:13   1142s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:07:13   1142s] #
[01/10 19:07:13   1142s] #Start Detail Routing..
[01/10 19:07:13   1142s] #start initial detail routing ...
[01/10 19:07:13   1142s] ### Design has 44 dirty nets
[01/10 19:07:27   1156s] ### Routing stats: routing = 75.35% drc-check-only = 3.45%
[01/10 19:07:27   1156s] #   number of violations = 1
[01/10 19:07:27   1156s] #
[01/10 19:07:27   1156s] #    By Layer and Type :
[01/10 19:07:27   1156s] #	          Short   Totals
[01/10 19:07:27   1156s] #	Metal1        1        1
[01/10 19:07:27   1156s] #	Totals        1        1
[01/10 19:07:27   1156s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2095.00 (MB), peak = 2416.78 (MB)
[01/10 19:07:27   1156s] #start 1st optimization iteration ...
[01/10 19:07:27   1156s] ### Routing stats: routing = 75.35% drc-check-only = 3.45%
[01/10 19:07:27   1156s] #   number of violations = 0
[01/10 19:07:27   1156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.41 (MB), peak = 2416.78 (MB)
[01/10 19:07:27   1156s] #Complete Detail Routing.
[01/10 19:07:27   1156s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:07:27   1156s] #Total wire length = 8172 um.
[01/10 19:07:27   1156s] #Total half perimeter of net bounding box = 3180 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal1 = 2 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal2 = 2011 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal3 = 1757 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal4 = 739 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal5 = 2082 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal6 = 1581 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal7 = 0 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:07:27   1156s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:07:27   1156s] #Total number of vias = 6106
[01/10 19:07:27   1156s] #Up-Via Summary (total 6106):
[01/10 19:07:27   1156s] #           
[01/10 19:07:27   1156s] #-----------------------
[01/10 19:07:27   1156s] # Metal1           2045
[01/10 19:07:27   1156s] # Metal2           1959
[01/10 19:07:27   1156s] # Metal3            921
[01/10 19:07:27   1156s] # Metal4            707
[01/10 19:07:27   1156s] # Metal5            474
[01/10 19:07:27   1156s] #-----------------------
[01/10 19:07:27   1156s] #                  6106 
[01/10 19:07:27   1156s] #
[01/10 19:07:27   1156s] #Total number of DRC violations = 0
[01/10 19:07:27   1156s] ### Time Record (Detail Routing) is uninstalled.
[01/10 19:07:27   1156s] #Cpu time = 00:00:14
[01/10 19:07:27   1156s] #Elapsed time = 00:00:14
[01/10 19:07:27   1156s] #Increased memory = 3.72 (MB)
[01/10 19:07:27   1156s] #Total memory = 2095.42 (MB)
[01/10 19:07:27   1156s] #Peak memory = 2416.78 (MB)
[01/10 19:07:27   1156s] #Skip updating routing design signature in db-snapshot flow
[01/10 19:07:27   1156s] #detailRoute Statistics:
[01/10 19:07:27   1156s] #Cpu time = 00:00:14
[01/10 19:07:27   1156s] #Elapsed time = 00:00:14
[01/10 19:07:27   1156s] #Increased memory = 3.73 (MB)
[01/10 19:07:27   1156s] #Total memory = 2095.43 (MB)
[01/10 19:07:27   1156s] #Peak memory = 2416.78 (MB)
[01/10 19:07:27   1156s] ### Time Record (DB Export) is installed.
[01/10 19:07:27   1156s] ### export design design signature (11): route=65483797 fixed_route=1555028068 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1686078896 dirty_area=0 del_dirty_area=0 cell=533321815 placement=110376128 pin_access=892469095 inst_pattern=1
[01/10 19:07:27   1156s] #	no debugging net set
[01/10 19:07:27   1156s] ### Time Record (DB Export) is uninstalled.
[01/10 19:07:27   1156s] ### Time Record (Post Callback) is installed.
[01/10 19:07:27   1156s] ### Time Record (Post Callback) is uninstalled.
[01/10 19:07:27   1156s] #
[01/10 19:07:27   1156s] #globalDetailRoute statistics:
[01/10 19:07:27   1156s] #Cpu time = 00:00:23
[01/10 19:07:27   1156s] #Elapsed time = 00:00:23
[01/10 19:07:27   1156s] #Increased memory = 56.38 (MB)
[01/10 19:07:27   1156s] #Total memory = 2051.74 (MB)
[01/10 19:07:27   1156s] #Peak memory = 2416.78 (MB)
[01/10 19:07:27   1156s] #Number of warnings = 6
[01/10 19:07:27   1156s] #Total number of warnings = 12
[01/10 19:07:27   1156s] #Number of fails = 0
[01/10 19:07:27   1156s] #Total number of fails = 0
[01/10 19:07:27   1156s] #Complete globalDetailRoute on Wed Jan 10 19:07:27 2024
[01/10 19:07:27   1156s] #
[01/10 19:07:27   1156s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=892469095 inst_pattern=1
[01/10 19:07:27   1156s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 19:07:27   1156s] ### 
[01/10 19:07:27   1156s] ###   Scalability Statistics
[01/10 19:07:27   1156s] ### 
[01/10 19:07:27   1156s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:07:27   1156s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/10 19:07:27   1156s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:07:27   1156s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 19:07:27   1156s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 19:07:27   1156s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 19:07:27   1156s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:07:27   1156s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:07:27   1156s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/10 19:07:27   1156s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/10 19:07:27   1156s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[01/10 19:07:27   1156s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.1|
[01/10 19:07:27   1156s] ###   Entire Command                |        00:00:23|        00:00:23|             1.0|
[01/10 19:07:27   1156s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:07:27   1156s] ### 
[01/10 19:07:27   1156s] % End globalDetailRoute (date=01/10 19:07:27, total cpu=0:00:23.2, real=0:00:23.0, peak res=2131.1M, current mem=2051.7M)
[01/10 19:07:27   1156s]         NanoRoute done. (took cpu=0:00:23.3 real=0:00:23.3)
[01/10 19:07:27   1156s]       Clock detailed routing done.
[01/10 19:07:27   1156s] Skipping check of guided vs. routed net lengths.
[01/10 19:07:27   1156s] Set FIXED routing status on 42 net(s)
[01/10 19:07:27   1156s] Set FIXED placed status on 41 instance(s)
[01/10 19:07:27   1156s]       Route Remaining Unrouted Nets...
[01/10 19:07:27   1156s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/10 19:07:27   1156s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3055.1M, EPOCH TIME: 1704906447.663396
[01/10 19:07:27   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:27   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:27   1156s] All LLGs are deleted
[01/10 19:07:27   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:27   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:27   1156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3055.1M, EPOCH TIME: 1704906447.663571
[01/10 19:07:27   1156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3055.1M, EPOCH TIME: 1704906447.663704
[01/10 19:07:27   1156s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3055.1M, EPOCH TIME: 1704906447.663942
[01/10 19:07:27   1156s] ### Creating LA Mngr. totSessionCpu=0:19:17 mem=3055.1M
[01/10 19:07:27   1156s] ### Creating LA Mngr, finished. totSessionCpu=0:19:17 mem=3055.1M
[01/10 19:07:27   1156s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3055.12 MB )
[01/10 19:07:27   1156s] (I)      ==================== Layers =====================
[01/10 19:07:27   1156s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:27   1156s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:07:27   1156s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:27   1156s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:07:27   1156s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:07:27   1156s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:27   1156s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:07:27   1156s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:07:27   1156s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:07:27   1156s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:07:27   1156s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:07:27   1156s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:07:27   1156s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:07:27   1156s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:07:27   1156s] (I)      Started Import and model ( Curr Mem: 3055.12 MB )
[01/10 19:07:27   1156s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:27   1156s] (I)      == Non-default Options ==
[01/10 19:07:27   1156s] (I)      Maximum routing layer                              : 10
[01/10 19:07:27   1156s] (I)      Minimum routing layer                              : 1
[01/10 19:07:27   1156s] (I)      Number of threads                                  : 1
[01/10 19:07:27   1156s] (I)      Method to set GCell size                           : row
[01/10 19:07:27   1156s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:07:27   1156s] (I)      Use row-based GCell size
[01/10 19:07:27   1156s] (I)      Use row-based GCell align
[01/10 19:07:27   1156s] (I)      layer 0 area = 80000
[01/10 19:07:27   1156s] (I)      layer 1 area = 80000
[01/10 19:07:27   1156s] (I)      layer 2 area = 80000
[01/10 19:07:27   1156s] (I)      layer 3 area = 80000
[01/10 19:07:27   1156s] (I)      layer 4 area = 80000
[01/10 19:07:27   1156s] (I)      layer 5 area = 80000
[01/10 19:07:27   1156s] (I)      layer 6 area = 80000
[01/10 19:07:27   1156s] (I)      layer 7 area = 80000
[01/10 19:07:27   1156s] (I)      layer 8 area = 80000
[01/10 19:07:27   1156s] (I)      layer 9 area = 400000
[01/10 19:07:27   1156s] (I)      GCell unit size   : 3420
[01/10 19:07:27   1156s] (I)      GCell multiplier  : 1
[01/10 19:07:27   1156s] (I)      GCell row height  : 3420
[01/10 19:07:27   1156s] (I)      Actual row height : 3420
[01/10 19:07:27   1156s] (I)      GCell align ref   : 30000 30020
[01/10 19:07:27   1156s] [NR-eGR] Track table information for default rule: 
[01/10 19:07:27   1156s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:07:27   1156s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:07:27   1156s] (I)      ================== Default via ===================
[01/10 19:07:27   1156s] (I)      +----+------------------+------------------------+
[01/10 19:07:27   1156s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:07:27   1156s] (I)      +----+------------------+------------------------+
[01/10 19:07:27   1156s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:07:27   1156s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:07:27   1156s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:07:27   1156s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:07:27   1156s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:07:27   1156s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:07:27   1156s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:07:27   1156s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:07:27   1156s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:07:27   1156s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:07:27   1156s] (I)      +----+------------------+------------------------+
[01/10 19:07:27   1157s] [NR-eGR] Read 4704 PG shapes
[01/10 19:07:27   1157s] [NR-eGR] Read 0 clock shapes
[01/10 19:07:27   1157s] [NR-eGR] Read 0 other shapes
[01/10 19:07:27   1157s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:07:27   1157s] [NR-eGR] #Instance Blockages : 393234
[01/10 19:07:27   1157s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:07:27   1157s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:07:27   1157s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:07:27   1157s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:07:27   1157s] [NR-eGR] #Other Blockages    : 0
[01/10 19:07:27   1157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:07:27   1157s] [NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9023
[01/10 19:07:27   1157s] [NR-eGR] Read 10532 nets ( ignored 42 )
[01/10 19:07:27   1157s] (I)      early_global_route_priority property id does not exist.
[01/10 19:07:27   1157s] (I)      Read Num Blocks=397938  Num Prerouted Wires=9023  Num CS=0
[01/10 19:07:28   1157s] (I)      Layer 0 (H) : #blockages 393834 : #preroutes 2008
[01/10 19:07:28   1157s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 2954
[01/10 19:07:28   1157s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1966
[01/10 19:07:28   1157s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1120
[01/10 19:07:28   1157s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 846
[01/10 19:07:28   1157s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 129
[01/10 19:07:28   1157s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:07:28   1157s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:07:28   1157s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:07:28   1157s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:07:28   1157s] (I)      Number of ignored nets                =     42
[01/10 19:07:28   1157s] (I)      Number of connected nets              =      0
[01/10 19:07:28   1157s] (I)      Number of fixed nets                  =     42.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of clock nets                  =     42.  Ignored: No
[01/10 19:07:28   1157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:07:28   1157s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:07:28   1157s] (I)      Ndr track 0 does not exist
[01/10 19:07:28   1157s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:07:28   1157s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:07:28   1157s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:07:28   1157s] (I)      Site width          :   400  (dbu)
[01/10 19:07:28   1157s] (I)      Row height          :  3420  (dbu)
[01/10 19:07:28   1157s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:07:28   1157s] (I)      GCell width         :  3420  (dbu)
[01/10 19:07:28   1157s] (I)      GCell height        :  3420  (dbu)
[01/10 19:07:28   1157s] (I)      Grid                :   146   136    10
[01/10 19:07:28   1157s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:07:28   1157s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:07:28   1157s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:07:28   1157s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:07:28   1157s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:07:28   1157s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:07:28   1157s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:07:28   1157s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:07:28   1157s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:07:28   1157s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:07:28   1157s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:07:28   1157s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:07:28   1157s] (I)      --------------------------------------------------------
[01/10 19:07:28   1157s] 
[01/10 19:07:28   1157s] [NR-eGR] ============ Routing rule table ============
[01/10 19:07:28   1157s] [NR-eGR] Rule id: 0  Nets: 10490
[01/10 19:07:28   1157s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:07:28   1157s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:07:28   1157s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:07:28   1157s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:07:28   1157s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:07:28   1157s] [NR-eGR] ========================================
[01/10 19:07:28   1157s] [NR-eGR] 
[01/10 19:07:28   1157s] (I)      =============== Blocked Tracks ===============
[01/10 19:07:28   1157s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:28   1157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:07:28   1157s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:28   1157s] (I)      |     1 |  179434 |   132190 |        73.67% |
[01/10 19:07:28   1157s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:07:28   1157s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:07:28   1157s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:07:28   1157s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:07:28   1157s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:07:28   1157s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:07:28   1157s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:07:28   1157s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:07:28   1157s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:07:28   1157s] (I)      +-------+---------+----------+---------------+
[01/10 19:07:28   1157s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] (I)      Reset routing kernel
[01/10 19:07:28   1157s] (I)      Started Global Routing ( Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] (I)      totalPins=36025  totalGlobalPin=35044 (97.28%)
[01/10 19:07:28   1157s] (I)      total 2D Cap : 1492403 = (759961 H, 732442 V)
[01/10 19:07:28   1157s] [NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1a Route ============
[01/10 19:07:28   1157s] (I)      Usage: 111587 = (54815 H, 56772 V) = (7.21% H, 7.75% V) = (9.373e+04um H, 9.708e+04um V)
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1b Route ============
[01/10 19:07:28   1157s] (I)      Usage: 111587 = (54815 H, 56772 V) = (7.21% H, 7.75% V) = (9.373e+04um H, 9.708e+04um V)
[01/10 19:07:28   1157s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.908138e+05um
[01/10 19:07:28   1157s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:07:28   1157s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1c Route ============
[01/10 19:07:28   1157s] (I)      Usage: 111587 = (54815 H, 56772 V) = (7.21% H, 7.75% V) = (9.373e+04um H, 9.708e+04um V)
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1d Route ============
[01/10 19:07:28   1157s] (I)      Usage: 111587 = (54815 H, 56772 V) = (7.21% H, 7.75% V) = (9.373e+04um H, 9.708e+04um V)
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1e Route ============
[01/10 19:07:28   1157s] (I)      Usage: 111587 = (54815 H, 56772 V) = (7.21% H, 7.75% V) = (9.373e+04um H, 9.708e+04um V)
[01/10 19:07:28   1157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.908138e+05um
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] (I)      ============  Phase 1l Route ============
[01/10 19:07:28   1157s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:07:28   1157s] (I)      Layer  1:      47109       149        37      121806       55674    (68.63%) 
[01/10 19:07:28   1157s] (I)      Layer  2:     166142     47745         4           0      168520    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  3:     177067     43944         0           0      177480    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  4:     166142     18358         6           0      168520    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  5:     177067      8722         0           0      177480    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  6:     166142      1847         0           0      168520    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  7:     177067       485         0           0      177480    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  8:     166142       242         2           0      168520    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer  9:     176163        68         0           0      177480    ( 0.00%) 
[01/10 19:07:28   1157s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:07:28   1157s] (I)      Total:       1482102    121560        49      125369     1503518    ( 7.70%) 
[01/10 19:07:28   1157s] (I)      
[01/10 19:07:28   1157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:07:28   1157s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:07:28   1157s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:07:28   1157s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:07:28   1157s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:07:28   1157s] [NR-eGR]  Metal1 ( 1)        35( 0.57%)         0( 0.00%)   ( 0.57%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal4 ( 4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:07:28   1157s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:07:28   1157s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:07:28   1157s] [NR-eGR]        Total        46( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:07:28   1157s] [NR-eGR] 
[01/10 19:07:28   1157s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] (I)      total 2D Cap : 1493565 = (760519 H, 733046 V)
[01/10 19:07:28   1157s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:07:28   1157s] (I)      ============= Track Assignment ============
[01/10 19:07:28   1157s] (I)      Started Track Assignment (1T) ( Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:07:28   1157s] (I)      Run Multi-thread track assignment
[01/10 19:07:28   1157s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] (I)      Started Export ( Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:07:28   1157s] [NR-eGR] ------------------------------------
[01/10 19:07:28   1157s] [NR-eGR]  Metal1   (1H)         14190  39358 
[01/10 19:07:28   1157s] [NR-eGR]  Metal2   (2V)         70248  26701 
[01/10 19:07:28   1157s] [NR-eGR]  Metal3   (3H)         72320   5383 
[01/10 19:07:28   1157s] [NR-eGR]  Metal4   (4V)         30949   1931 
[01/10 19:07:28   1157s] [NR-eGR]  Metal5   (5H)         14793    620 
[01/10 19:07:28   1157s] [NR-eGR]  Metal6   (6V)          3181     43 
[01/10 19:07:28   1157s] [NR-eGR]  Metal7   (7H)           815     27 
[01/10 19:07:28   1157s] [NR-eGR]  Metal8   (8V)           433     10 
[01/10 19:07:28   1157s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:07:28   1157s] [NR-eGR]  Metal10  (10V)            1      1 
[01/10 19:07:28   1157s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:07:28   1157s] [NR-eGR] ------------------------------------
[01/10 19:07:28   1157s] [NR-eGR]           Total       207043  74078 
[01/10 19:07:28   1157s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:28   1157s] [NR-eGR] Total half perimeter of net bounding box: 172444um
[01/10 19:07:28   1157s] [NR-eGR] Total length: 207043um, number of vias: 74078
[01/10 19:07:28   1157s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:28   1157s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:07:28   1157s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:07:28   1157s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3078.00 MB )
[01/10 19:07:28   1157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.06 sec, Real: 1.06 sec, Curr Mem: 3062.00 MB )
[01/10 19:07:28   1157s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:07:28   1157s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:07:28   1157s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:07:28   1157s] (I)       Early Global Route kernel              100.00%  5832.10 sec  5833.16 sec  1.06 sec  1.06 sec 
[01/10 19:07:28   1157s] (I)       +-Import and model                      37.89%  5832.10 sec  5832.50 sec  0.40 sec  0.40 sec 
[01/10 19:07:28   1157s] (I)       | +-Create place DB                      4.55%  5832.10 sec  5832.15 sec  0.05 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)       | | +-Import place data                  4.53%  5832.11 sec  5832.15 sec  0.05 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read instances and placement     1.30%  5832.11 sec  5832.12 sec  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read nets                        3.19%  5832.12 sec  5832.15 sec  0.03 sec  0.04 sec 
[01/10 19:07:28   1157s] (I)       | +-Create route DB                     31.99%  5832.15 sec  5832.49 sec  0.34 sec  0.34 sec 
[01/10 19:07:28   1157s] (I)       | | +-Import route data (1T)            31.93%  5832.15 sec  5832.49 sec  0.34 sec  0.34 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read blockages ( Layer 1-10 )   22.33%  5832.16 sec  5832.40 sec  0.24 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read routing blockages         0.00%  5832.16 sec  5832.16 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read instance blockages       21.99%  5832.16 sec  5832.40 sec  0.23 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read PG blockages              0.10%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read clock blockages           0.01%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read other blockages           0.01%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read halo blockages            0.02%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Read boundary cut boxes        0.00%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read blackboxes                  0.00%  5832.40 sec  5832.40 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read prerouted                   0.38%  5832.40 sec  5832.40 sec  0.00 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read unlegalized nets            0.18%  5832.40 sec  5832.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Read nets                        0.37%  5832.41 sec  5832.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Set up via pillars               0.01%  5832.41 sec  5832.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Initialize 3D grid graph         0.05%  5832.41 sec  5832.41 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Model blockage capacity          7.32%  5832.41 sec  5832.49 sec  0.08 sec  0.08 sec 
[01/10 19:07:28   1157s] (I)       | | | | +-Initialize 3D capacity         7.11%  5832.41 sec  5832.49 sec  0.08 sec  0.07 sec 
[01/10 19:07:28   1157s] (I)       | +-Read aux data                        0.00%  5832.49 sec  5832.49 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | +-Others data preparation              0.29%  5832.49 sec  5832.50 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | +-Create route kernel                  0.65%  5832.50 sec  5832.50 sec  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       +-Global Routing                        23.57%  5832.51 sec  5832.75 sec  0.25 sec  0.25 sec 
[01/10 19:07:28   1157s] (I)       | +-Initialization                       0.30%  5832.51 sec  5832.51 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | +-Net group 1                         21.76%  5832.51 sec  5832.74 sec  0.23 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)       | | +-Generate topology                  1.74%  5832.51 sec  5832.53 sec  0.02 sec  0.02 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1a                           4.06%  5832.53 sec  5832.58 sec  0.04 sec  0.04 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Pattern routing (1T)             3.35%  5832.53 sec  5832.57 sec  0.04 sec  0.03 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Add via demand to 2D             0.64%  5832.57 sec  5832.58 sec  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1b                           0.02%  5832.58 sec  5832.58 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1c                           0.00%  5832.58 sec  5832.58 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1d                           0.00%  5832.58 sec  5832.58 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1e                           0.04%  5832.58 sec  5832.58 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Route legalization               0.00%  5832.58 sec  5832.58 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | | +-Phase 1l                          15.31%  5832.58 sec  5832.74 sec  0.16 sec  0.16 sec 
[01/10 19:07:28   1157s] (I)       | | | +-Layer assignment (1T)           14.98%  5832.58 sec  5832.74 sec  0.16 sec  0.15 sec 
[01/10 19:07:28   1157s] (I)       | +-Clean cong LA                        0.00%  5832.74 sec  5832.74 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       +-Export 3D cong map                     0.82%  5832.76 sec  5832.76 sec  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       | +-Export 2D cong map                   0.07%  5832.76 sec  5832.76 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       +-Extract Global 3D Wires                0.58%  5832.76 sec  5832.77 sec  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)       +-Track Assignment (1T)                 20.23%  5832.77 sec  5832.99 sec  0.21 sec  0.21 sec 
[01/10 19:07:28   1157s] (I)       | +-Initialization                       0.07%  5832.77 sec  5832.77 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       | +-Track Assignment Kernel             19.84%  5832.77 sec  5832.98 sec  0.21 sec  0.21 sec 
[01/10 19:07:28   1157s] (I)       | +-Free Memory                          0.00%  5832.99 sec  5832.99 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       +-Export                                15.56%  5832.99 sec  5833.15 sec  0.16 sec  0.17 sec 
[01/10 19:07:28   1157s] (I)       | +-Export DB wires                      8.39%  5832.99 sec  5833.07 sec  0.09 sec  0.09 sec 
[01/10 19:07:28   1157s] (I)       | | +-Export all nets                    6.06%  5832.99 sec  5833.06 sec  0.06 sec  0.06 sec 
[01/10 19:07:28   1157s] (I)       | | +-Set wire vias                      1.52%  5833.06 sec  5833.07 sec  0.02 sec  0.02 sec 
[01/10 19:07:28   1157s] (I)       | +-Report wirelength                    3.20%  5833.08 sec  5833.11 sec  0.03 sec  0.03 sec 
[01/10 19:07:28   1157s] (I)       | +-Update net boxes                     3.86%  5833.11 sec  5833.15 sec  0.04 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)       | +-Update timing                        0.00%  5833.15 sec  5833.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)       +-Postprocess design                     0.25%  5833.15 sec  5833.15 sec  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)      ===================== Summary by functions =====================
[01/10 19:07:28   1157s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:07:28   1157s] (I)      ----------------------------------------------------------------
[01/10 19:07:28   1157s] (I)        0  Early Global Route kernel      100.00%  1.06 sec  1.06 sec 
[01/10 19:07:28   1157s] (I)        1  Import and model                37.89%  0.40 sec  0.40 sec 
[01/10 19:07:28   1157s] (I)        1  Global Routing                  23.57%  0.25 sec  0.25 sec 
[01/10 19:07:28   1157s] (I)        1  Track Assignment (1T)           20.23%  0.21 sec  0.21 sec 
[01/10 19:07:28   1157s] (I)        1  Export                          15.56%  0.16 sec  0.17 sec 
[01/10 19:07:28   1157s] (I)        1  Export 3D cong map               0.82%  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        1  Extract Global 3D Wires          0.58%  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        1  Postprocess design               0.25%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Create route DB                 31.99%  0.34 sec  0.34 sec 
[01/10 19:07:28   1157s] (I)        2  Net group 1                     21.76%  0.23 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)        2  Track Assignment Kernel         19.84%  0.21 sec  0.21 sec 
[01/10 19:07:28   1157s] (I)        2  Export DB wires                  8.39%  0.09 sec  0.09 sec 
[01/10 19:07:28   1157s] (I)        2  Create place DB                  4.55%  0.05 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)        2  Update net boxes                 3.86%  0.04 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)        2  Report wirelength                3.20%  0.03 sec  0.03 sec 
[01/10 19:07:28   1157s] (I)        2  Create route kernel              0.65%  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        2  Initialization                   0.37%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        3  Import route data (1T)          31.93%  0.34 sec  0.34 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1l                        15.31%  0.16 sec  0.16 sec 
[01/10 19:07:28   1157s] (I)        3  Export all nets                  6.06%  0.06 sec  0.06 sec 
[01/10 19:07:28   1157s] (I)        3  Import place data                4.53%  0.05 sec  0.05 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1a                         4.06%  0.04 sec  0.04 sec 
[01/10 19:07:28   1157s] (I)        3  Generate topology                1.74%  0.02 sec  0.02 sec 
[01/10 19:07:28   1157s] (I)        3  Set wire vias                    1.52%  0.02 sec  0.02 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        4  Read blockages ( Layer 1-10 )   22.33%  0.24 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)        4  Layer assignment (1T)           14.98%  0.16 sec  0.15 sec 
[01/10 19:07:28   1157s] (I)        4  Model blockage capacity          7.32%  0.08 sec  0.08 sec 
[01/10 19:07:28   1157s] (I)        4  Read nets                        3.56%  0.04 sec  0.04 sec 
[01/10 19:07:28   1157s] (I)        4  Pattern routing (1T)             3.35%  0.04 sec  0.03 sec 
[01/10 19:07:28   1157s] (I)        4  Read instances and placement     1.30%  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        4  Add via demand to 2D             0.64%  0.01 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        4  Read prerouted                   0.38%  0.00 sec  0.01 sec 
[01/10 19:07:28   1157s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read instance blockages         21.99%  0.23 sec  0.23 sec 
[01/10 19:07:28   1157s] (I)        5  Initialize 3D capacity           7.11%  0.08 sec  0.07 sec 
[01/10 19:07:28   1157s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:07:28   1157s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:07:28   1157s]     Routing using NR in eGR->NR Step done.
[01/10 19:07:28   1157s] Net route status summary:
[01/10 19:07:28   1157s]   Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:28   1157s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:28   1157s] 
[01/10 19:07:28   1157s] CCOPT: Done with clock implementation routing.
[01/10 19:07:28   1157s] 
[01/10 19:07:28   1157s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.1 real=0:00:25.1)
[01/10 19:07:28   1157s]   Clock implementation routing done.
[01/10 19:07:28   1157s]   Leaving CCOpt scope - extractRC...
[01/10 19:07:28   1157s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:07:28   1157s] Extraction called for design 'picorv32' of instances=9536 and nets=10723 using extraction engine 'preRoute' .
[01/10 19:07:28   1157s] PreRoute RC Extraction called for design picorv32.
[01/10 19:07:28   1157s] RC Extraction called in multi-corner(1) mode.
[01/10 19:07:28   1157s] RCMode: PreRoute
[01/10 19:07:28   1157s]       RC Corner Indexes            0   
[01/10 19:07:28   1157s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:07:28   1157s] Resistance Scaling Factor    : 1.00000 
[01/10 19:07:28   1157s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:07:28   1157s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:07:28   1157s] Shrink Factor                : 1.00000
[01/10 19:07:28   1157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:07:28   1157s] Using Quantus QRC technology file ...
[01/10 19:07:28   1157s] 
[01/10 19:07:28   1157s] Trim Metal Layers:
[01/10 19:07:28   1157s] LayerId::1 widthSet size::2
[01/10 19:07:28   1157s] LayerId::2 widthSet size::2
[01/10 19:07:28   1157s] LayerId::3 widthSet size::2
[01/10 19:07:28   1157s] LayerId::4 widthSet size::2
[01/10 19:07:28   1157s] LayerId::5 widthSet size::2
[01/10 19:07:28   1157s] LayerId::6 widthSet size::2
[01/10 19:07:28   1157s] LayerId::7 widthSet size::2
[01/10 19:07:28   1157s] LayerId::8 widthSet size::2
[01/10 19:07:28   1157s] LayerId::9 widthSet size::2
[01/10 19:07:28   1157s] LayerId::10 widthSet size::2
[01/10 19:07:28   1157s] LayerId::11 widthSet size::2
[01/10 19:07:28   1157s] Updating RC grid for preRoute extraction ...
[01/10 19:07:28   1157s] eee: pegSigSF::1.070000
[01/10 19:07:28   1157s] Initializing multi-corner resistance tables ...
[01/10 19:07:28   1158s] eee: l::1 avDens::0.141174 usedTrk::2515.722505 availTrk::17820.000000 sigTrk::2515.722505
[01/10 19:07:28   1158s] eee: l::2 avDens::0.281525 usedTrk::4116.035052 availTrk::14620.500000 sigTrk::4116.035052
[01/10 19:07:28   1158s] eee: l::3 avDens::0.271159 usedTrk::4246.351235 availTrk::15660.000000 sigTrk::4246.351235
[01/10 19:07:28   1158s] eee: l::4 avDens::0.124741 usedTrk::1823.771483 availTrk::14620.500000 sigTrk::1823.771483
[01/10 19:07:28   1158s] eee: l::5 avDens::0.059728 usedTrk::881.583741 availTrk::14760.000000 sigTrk::881.583741
[01/10 19:07:28   1158s] eee: l::6 avDens::0.017315 usedTrk::189.500644 availTrk::10944.000000 sigTrk::189.500644
[01/10 19:07:28   1158s] eee: l::7 avDens::0.020627 usedTrk::53.836491 availTrk::2610.000000 sigTrk::53.836491
[01/10 19:07:28   1158s] eee: l::8 avDens::0.015774 usedTrk::26.972953 availTrk::1710.000000 sigTrk::26.972953
[01/10 19:07:28   1158s] eee: l::9 avDens::0.014387 usedTrk::7.768830 availTrk::540.000000 sigTrk::7.768830
[01/10 19:07:28   1158s] eee: l::10 avDens::0.056796 usedTrk::81.581463 availTrk::1436.400000 sigTrk::81.581463
[01/10 19:07:28   1158s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:07:28   1158s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:28   1158s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253936 uaWl=1.000000 uaWlH=0.230717 aWlH=0.000000 lMod=0 pMax=0.819100 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:07:28   1158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3056.996M)
[01/10 19:07:28   1158s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:07:28   1158s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:28   1158s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:07:28   1158s] End AAE Lib Interpolated Model. (MEM=3057 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:29   1158s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:29   1158s]   Clock DAG stats after routing clock trees:
[01/10 19:07:29   1158s]     cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:29   1158s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:29   1158s]     misc counts      : r=1, pp=0
[01/10 19:07:29   1158s]     cell areas       : b=97.470um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.470um^2
[01/10 19:07:29   1158s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:29   1158s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:29   1158s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:29   1158s]     wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:29   1158s]     hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:29   1158s]   Clock DAG net violations after routing clock trees:
[01/10 19:07:29   1158s]     Remaining Transition : {count=7, worst=[0.007ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.027ns
[01/10 19:07:29   1158s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/10 19:07:29   1158s]     Trunk : target=0.200ns count=4 avg=0.184ns sd=0.014ns min=0.174ns max=0.204ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:29   1158s]     Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:29   1158s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/10 19:07:29   1158s]      Bufs: CLKBUFX4: 39 CLKBUFX3: 2 
[01/10 19:07:29   1158s]   Clock DAG hash after routing clock trees: 3296765528742806279 15763313828275019951
[01/10 19:07:29   1158s]   CTS services accumulated run-time stats after routing clock trees:
[01/10 19:07:29   1158s]     delay calculator: calls=11857, total_wall_time=0.589s, mean_wall_time=0.050ms
[01/10 19:07:29   1158s]     legalizer: calls=3440, total_wall_time=0.070s, mean_wall_time=0.020ms
[01/10 19:07:29   1158s]     steiner router: calls=9495, total_wall_time=1.950s, mean_wall_time=0.205ms
[01/10 19:07:29   1158s]   Primary reporting skew groups after routing clock trees:
[01/10 19:07:29   1158s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.459, avg=0.436, sd=0.014], skew [0.062 vs 0.200], 100% {0.396, 0.459} (wid=0.004 ws=0.003) (gid=0.455 gs=0.060)
[01/10 19:07:29   1158s]         min path sink: reg_out_reg[15]/CK
[01/10 19:07:29   1158s]         max path sink: cpuregs_reg[26][0]/CK
[01/10 19:07:29   1158s]   Skew group summary after routing clock trees:
[01/10 19:07:29   1158s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.459, avg=0.436, sd=0.014], skew [0.062 vs 0.200], 100% {0.396, 0.459} (wid=0.004 ws=0.003) (gid=0.455 gs=0.060)
[01/10 19:07:29   1158s]   CCOpt::Phase::Routing done. (took cpu=0:00:25.6 real=0:00:25.6)
[01/10 19:07:29   1158s]   CCOpt::Phase::PostConditioning...
[01/10 19:07:29   1158s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:07:29   1158s] OPERPROF: Starting DPlace-Init at level 1, MEM:3104.7M, EPOCH TIME: 1704906449.259193
[01/10 19:07:29   1158s] Processing tracks to init pin-track alignment.
[01/10 19:07:29   1158s] z: 2, totalTracks: 1
[01/10 19:07:29   1158s] z: 4, totalTracks: 1
[01/10 19:07:29   1158s] z: 6, totalTracks: 1
[01/10 19:07:29   1158s] z: 8, totalTracks: 1
[01/10 19:07:29   1158s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:29   1158s] All LLGs are deleted
[01/10 19:07:29   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:29   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:29   1158s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3104.7M, EPOCH TIME: 1704906449.270310
[01/10 19:07:29   1158s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3104.7M, EPOCH TIME: 1704906449.270725
[01/10 19:07:29   1158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3104.7M, EPOCH TIME: 1704906449.274022
[01/10 19:07:29   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:29   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:29   1158s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3104.7M, EPOCH TIME: 1704906449.276305
[01/10 19:07:29   1158s] Max number of tech site patterns supported in site array is 256.
[01/10 19:07:29   1158s] Core basic site is CoreSite
[01/10 19:07:29   1158s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:29   1158s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3104.7M, EPOCH TIME: 1704906449.321207
[01/10 19:07:29   1158s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:07:29   1158s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:07:29   1158s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3104.7M, EPOCH TIME: 1704906449.323178
[01/10 19:07:29   1158s] Fast DP-INIT is on for default
[01/10 19:07:29   1158s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:07:29   1158s] Atter site array init, number of instance map data is 0.
[01/10 19:07:29   1158s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.052, MEM:3104.7M, EPOCH TIME: 1704906449.327861
[01/10 19:07:29   1158s] 
[01/10 19:07:29   1158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:29   1158s] OPERPROF:     Starting CMU at level 3, MEM:3104.7M, EPOCH TIME: 1704906449.334030
[01/10 19:07:29   1158s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3104.7M, EPOCH TIME: 1704906449.335424
[01/10 19:07:29   1158s] 
[01/10 19:07:29   1158s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:29   1158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:3104.7M, EPOCH TIME: 1704906449.337138
[01/10 19:07:29   1158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3104.7M, EPOCH TIME: 1704906449.337227
[01/10 19:07:29   1158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3104.7M, EPOCH TIME: 1704906449.337308
[01/10 19:07:29   1158s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3104.7MB).
[01/10 19:07:29   1158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:3104.7M, EPOCH TIME: 1704906449.339269
[01/10 19:07:29   1158s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:29   1158s]   Removing CTS place status from clock tree and sinks.
[01/10 19:07:29   1158s]   Removed CTS place status from 41 clock cells (out of 43 ) and 0 clock sinks (out of 0 ).
[01/10 19:07:29   1158s]   Legalizer reserving space for clock trees
[01/10 19:07:29   1158s]   PostConditioning...
[01/10 19:07:29   1158s]     PostConditioning active optimizations:
[01/10 19:07:29   1158s]      - DRV fixing with initial upsizing, sizing and buffering
[01/10 19:07:29   1158s]      - Skew fixing with sizing
[01/10 19:07:29   1158s]     
[01/10 19:07:29   1158s]     Currently running CTS, using active skew data
[01/10 19:07:29   1158s]     Reset bufferability constraints...
[01/10 19:07:29   1158s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/10 19:07:29   1158s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:29   1158s]     PostConditioning Upsizing To Fix DRVs...
[01/10 19:07:29   1158s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3296765528742806279 15763313828275019951
[01/10 19:07:29   1158s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         delay calculator: calls=11857, total_wall_time=0.589s, mean_wall_time=0.050ms
[01/10 19:07:29   1158s]         legalizer: calls=3481, total_wall_time=0.070s, mean_wall_time=0.020ms
[01/10 19:07:29   1158s]         steiner router: calls=9495, total_wall_time=1.950s, mean_wall_time=0.205ms
[01/10 19:07:29   1158s]       Fixing clock tree DRVs with upsizing: .End AAE Lib Interpolated Model. (MEM=3095.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:29   1158s] ..20% ...40% ...60% ...80% ...100% 
[01/10 19:07:29   1158s]       CCOpt-PostConditioning: considered: 42, tested: 42, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 1
[01/10 19:07:29   1158s]       
[01/10 19:07:29   1158s]       Statistics: Fix DRVs (initial upsizing):
[01/10 19:07:29   1158s]       ========================================
[01/10 19:07:29   1158s]       
[01/10 19:07:29   1158s]       Cell changes by Net Type:
[01/10 19:07:29   1158s]       
[01/10 19:07:29   1158s]       ------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1158s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[01/10 19:07:29   1158s]       ------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1158s]       top                0                    0                    0            0                    0                    0
[01/10 19:07:29   1158s]       trunk              1 [14.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[01/10 19:07:29   1158s]       leaf               6 [85.7%]            0                    0            0                    0 (0.0%)             6 (100.0%)
[01/10 19:07:29   1158s]       ------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1158s]       Total              7 [100.0%]           1 (14.3%)            0            0                    1 (14.3%)            6 (85.7%)
[01/10 19:07:29   1158s]       ------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1158s]       
[01/10 19:07:29   1158s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.342um^2 (0.351%)
[01/10 19:07:29   1158s]       Max. move: 0.200um (CTS_ccl_a_buf_00040), Min. move: 0.000um, Avg. move: 0.029um
[01/10 19:07:29   1158s]       
[01/10 19:07:29   1158s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:29   1158s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:29   1158s]         misc counts      : r=1, pp=0
[01/10 19:07:29   1158s]         cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:29   1158s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:29   1158s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:29   1158s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:29   1158s]         wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:29   1158s]         hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:29   1158s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:29   1158s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:29   1158s]         Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:29   1158s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/10 19:07:29   1158s]          Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:29   1158s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8862768655948972792 4041552710439993512
[01/10 19:07:29   1158s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         delay calculator: calls=11904, total_wall_time=0.592s, mean_wall_time=0.050ms
[01/10 19:07:29   1158s]         legalizer: calls=3489, total_wall_time=0.070s, mean_wall_time=0.020ms
[01/10 19:07:29   1158s]         steiner router: calls=9519, total_wall_time=1.950s, mean_wall_time=0.205ms
[01/10 19:07:29   1158s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
[01/10 19:07:29   1158s]             min path sink: reg_out_reg[15]/CK
[01/10 19:07:29   1158s]             max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:29   1158s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:07:29   1158s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
[01/10 19:07:29   1158s]       Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:29   1158s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:29   1158s]     Recomputing CTS skew targets...
[01/10 19:07:29   1158s]     Resolving skew group constraints...
[01/10 19:07:29   1158s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:07:29   1158s]     Resolving skew group constraints done.
[01/10 19:07:29   1158s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:29   1158s]     PostConditioning Fixing DRVs...
[01/10 19:07:29   1158s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 8862768655948972792 4041552710439993512
[01/10 19:07:29   1158s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1158s]         delay calculator: calls=11904, total_wall_time=0.592s, mean_wall_time=0.050ms
[01/10 19:07:29   1158s]         legalizer: calls=3489, total_wall_time=0.070s, mean_wall_time=0.020ms
[01/10 19:07:29   1158s]         steiner router: calls=9519, total_wall_time=1.950s, mean_wall_time=0.205ms
[01/10 19:07:29   1158s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:07:29   1159s]       CCOpt-PostConditioning: considered: 42, tested: 42, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
[01/10 19:07:29   1159s]       
[01/10 19:07:29   1159s]       Statistics: Fix DRVs (cell sizing):
[01/10 19:07:29   1159s]       ===================================
[01/10 19:07:29   1159s]       
[01/10 19:07:29   1159s]       Cell changes by Net Type:
[01/10 19:07:29   1159s]       
[01/10 19:07:29   1159s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1159s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/10 19:07:29   1159s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1159s]       top                0                    0           0            0                    0                  0
[01/10 19:07:29   1159s]       trunk              0                    0           0            0                    0                  0
[01/10 19:07:29   1159s]       leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
[01/10 19:07:29   1159s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1159s]       Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
[01/10 19:07:29   1159s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:07:29   1159s]       
[01/10 19:07:29   1159s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
[01/10 19:07:29   1159s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/10 19:07:29   1159s]       
[01/10 19:07:29   1159s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:29   1159s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:29   1159s]         misc counts      : r=1, pp=0
[01/10 19:07:29   1159s]         cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:29   1159s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:29   1159s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:29   1159s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:29   1159s]         wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:29   1159s]         hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:29   1159s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:29   1159s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:29   1159s]         Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:29   1159s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/10 19:07:29   1159s]          Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:29   1159s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8862768655948972792 4041552710439993512
[01/10 19:07:29   1159s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         delay calculator: calls=12053, total_wall_time=0.603s, mean_wall_time=0.050ms
[01/10 19:07:29   1159s]         legalizer: calls=3507, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/10 19:07:29   1159s]         steiner router: calls=9519, total_wall_time=1.950s, mean_wall_time=0.205ms
[01/10 19:07:29   1159s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
[01/10 19:07:29   1159s]             min path sink: reg_out_reg[15]/CK
[01/10 19:07:29   1159s]             max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:29   1159s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/10 19:07:29   1159s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.040 vs 0.200]
[01/10 19:07:29   1159s]       Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:29   1159s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:07:29   1159s]     Buffering to fix DRVs...
[01/10 19:07:29   1159s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/10 19:07:29   1159s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:07:30   1159s]     Inserted 0 buffers and inverters.
[01/10 19:07:30   1159s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/10 19:07:30   1159s]     CCOpt-PostConditioning: nets considered: 42, nets tested: 42, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
[01/10 19:07:30   1159s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:30   1159s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:30   1159s]       misc counts      : r=1, pp=0
[01/10 19:07:30   1159s]       cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:30   1159s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:30   1159s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:30   1159s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:30   1159s]       wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:30   1159s]       hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:30   1159s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:30   1159s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:30   1159s]       Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:30   1159s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/10 19:07:30   1159s]        Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:30   1159s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 8862768655948972792 4041552710439993512
[01/10 19:07:30   1159s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       delay calculator: calls=12785, total_wall_time=0.624s, mean_wall_time=0.049ms
[01/10 19:07:30   1159s]       legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:30   1159s]       steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:30   1159s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:30   1159s]           min path sink: reg_out_reg[15]/CK
[01/10 19:07:30   1159s]           max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:30   1159s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/10 19:07:30   1159s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:30   1159s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     Slew Diagnostics: After DRV fixing
[01/10 19:07:30   1159s]     ==================================
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     Global Causes:
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     -----
[01/10 19:07:30   1159s]     Cause
[01/10 19:07:30   1159s]     -----
[01/10 19:07:30   1159s]       (empty table)
[01/10 19:07:30   1159s]     -----
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     Top 5 overslews:
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     -------------------------------------------------------------------------------
[01/10 19:07:30   1159s]     Overslew    Causes                                        Driving Pin
[01/10 19:07:30   1159s]     -------------------------------------------------------------------------------
[01/10 19:07:30   1159s]     0.007ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00037/Y
[01/10 19:07:30   1159s]        -        2. Skew would be damaged                                -
[01/10 19:07:30   1159s]     0.006ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00031/Y
[01/10 19:07:30   1159s]        -        2. Skew would be damaged                                -
[01/10 19:07:30   1159s]     0.003ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00022/Y
[01/10 19:07:30   1159s]        -        2. Skew would be damaged                                -
[01/10 19:07:30   1159s]     0.003ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00033/Y
[01/10 19:07:30   1159s]        -        2. Skew would be damaged                                -
[01/10 19:07:30   1159s]     0.001ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00003/Y
[01/10 19:07:30   1159s]        -        2. Skew would be damaged                                -
[01/10 19:07:30   1159s]     -------------------------------------------------------------------------------
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     Slew diagnostics counts from the 6 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     Cause                           Occurences
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     Inst already optimally sized        6
[01/10 19:07:30   1159s]     Skew would be damaged               6
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     Violation diagnostics counts from the 6 nodes that have violations:
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     Cause                           Occurences
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     Inst already optimally sized        6
[01/10 19:07:30   1159s]     Skew would be damaged               6
[01/10 19:07:30   1159s]     ------------------------------------------
[01/10 19:07:30   1159s]     
[01/10 19:07:30   1159s]     PostConditioning Fixing Skew by cell sizing...
[01/10 19:07:30   1159s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 8862768655948972792 4041552710439993512
[01/10 19:07:30   1159s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         delay calculator: calls=12785, total_wall_time=0.624s, mean_wall_time=0.049ms
[01/10 19:07:30   1159s]         legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:30   1159s]         steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:30   1159s]       Path optimization required 0 stage delay updates 
[01/10 19:07:30   1159s]       Resized 0 clock insts to decrease delay.
[01/10 19:07:30   1159s]       Fixing short paths with downsize only
[01/10 19:07:30   1159s]       Path optimization required 0 stage delay updates 
[01/10 19:07:30   1159s]       Resized 0 clock insts to increase delay.
[01/10 19:07:30   1159s]       
[01/10 19:07:30   1159s]       Statistics: Fix Skew (cell sizing):
[01/10 19:07:30   1159s]       ===================================
[01/10 19:07:30   1159s]       
[01/10 19:07:30   1159s]       Cell changes by Net Type:
[01/10 19:07:30   1159s]       
[01/10 19:07:30   1159s]       -------------------------------------------------------------------------------------------------
[01/10 19:07:30   1159s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/10 19:07:30   1159s]       -------------------------------------------------------------------------------------------------
[01/10 19:07:30   1159s]       top                0            0           0            0                    0                0
[01/10 19:07:30   1159s]       trunk              0            0           0            0                    0                0
[01/10 19:07:30   1159s]       leaf               0            0           0            0                    0                0
[01/10 19:07:30   1159s]       -------------------------------------------------------------------------------------------------
[01/10 19:07:30   1159s]       Total              0            0           0            0                    0                0
[01/10 19:07:30   1159s]       -------------------------------------------------------------------------------------------------
[01/10 19:07:30   1159s]       
[01/10 19:07:30   1159s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/10 19:07:30   1159s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/10 19:07:30   1159s]       
[01/10 19:07:30   1159s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:30   1159s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:30   1159s]         misc counts      : r=1, pp=0
[01/10 19:07:30   1159s]         cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:30   1159s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:30   1159s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:30   1159s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:30   1159s]         wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:30   1159s]         hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:30   1159s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:30   1159s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:30   1159s]         Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:30   1159s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/10 19:07:30   1159s]          Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:30   1159s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 8862768655948972792 4041552710439993512
[01/10 19:07:30   1159s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         delay calculator: calls=12785, total_wall_time=0.624s, mean_wall_time=0.049ms
[01/10 19:07:30   1159s]         legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:30   1159s]         steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:30   1159s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:30   1159s]             min path sink: reg_out_reg[15]/CK
[01/10 19:07:30   1159s]             max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:30   1159s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:07:30   1159s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:30   1159s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:07:30   1159s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:30   1159s]     Reconnecting optimized routes...
[01/10 19:07:30   1159s]     Reset timing graph...
[01/10 19:07:30   1159s] Ignoring AAE DB Resetting ...
[01/10 19:07:30   1159s]     Reset timing graph done.
[01/10 19:07:30   1159s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:30   1159s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:07:30   1159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3098.2M, EPOCH TIME: 1704906450.444880
[01/10 19:07:30   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:07:30   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:3057.2M, EPOCH TIME: 1704906450.475178
[01/10 19:07:30   1159s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:30   1159s]     Leaving CCOpt scope - ClockRefiner...
[01/10 19:07:30   1159s]     Assigned high priority to 0 instances.
[01/10 19:07:30   1159s]     Soft fixed 41 clock instances.
[01/10 19:07:30   1159s]     Performing Single Pass Refine Place.
[01/10 19:07:30   1159s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/10 19:07:30   1159s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3057.2M, EPOCH TIME: 1704906450.489121
[01/10 19:07:30   1159s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3057.2M, EPOCH TIME: 1704906450.489233
[01/10 19:07:30   1159s] Processing tracks to init pin-track alignment.
[01/10 19:07:30   1159s] z: 2, totalTracks: 1
[01/10 19:07:30   1159s] z: 4, totalTracks: 1
[01/10 19:07:30   1159s] z: 6, totalTracks: 1
[01/10 19:07:30   1159s] z: 8, totalTracks: 1
[01/10 19:07:30   1159s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:30   1159s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3057.2M, EPOCH TIME: 1704906450.496675
[01/10 19:07:30   1159s] Info: 41 insts are soft-fixed.
[01/10 19:07:30   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1159s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:30   1159s] 
[01/10 19:07:30   1159s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:30   1159s] OPERPROF:       Starting CMU at level 4, MEM:3057.2M, EPOCH TIME: 1704906450.526130
[01/10 19:07:30   1159s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3057.2M, EPOCH TIME: 1704906450.527055
[01/10 19:07:30   1159s] 
[01/10 19:07:30   1159s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:30   1159s] Info: 41 insts are soft-fixed.
[01/10 19:07:30   1159s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:3057.2M, EPOCH TIME: 1704906450.528191
[01/10 19:07:30   1159s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3057.2M, EPOCH TIME: 1704906450.528241
[01/10 19:07:30   1159s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3057.2M, EPOCH TIME: 1704906450.528287
[01/10 19:07:30   1159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3057.2MB).
[01/10 19:07:30   1159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:3057.2M, EPOCH TIME: 1704906450.529512
[01/10 19:07:30   1159s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:3057.2M, EPOCH TIME: 1704906450.529555
[01/10 19:07:30   1159s] TDRefine: refinePlace mode is spiral
[01/10 19:07:30   1159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.9
[01/10 19:07:30   1159s] OPERPROF: Starting RefinePlace at level 1, MEM:3057.2M, EPOCH TIME: 1704906450.529623
[01/10 19:07:30   1159s] *** Starting refinePlace (0:19:20 mem=3057.2M) ***
[01/10 19:07:30   1159s] Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
[01/10 19:07:30   1159s] 
[01/10 19:07:30   1159s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:30   1159s] Info: 41 insts are soft-fixed.
[01/10 19:07:30   1159s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:30   1159s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:30   1159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:30   1159s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:30   1159s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:30   1159s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3057.2M, EPOCH TIME: 1704906450.545174
[01/10 19:07:30   1159s] Starting refinePlace ...
[01/10 19:07:30   1159s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:30   1159s] One DDP V2 for no tweak run.
[01/10 19:07:30   1159s] (I)      Default pattern map key = picorv32_default.
[01/10 19:07:30   1159s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3057.2M, EPOCH TIME: 1704906450.564135
[01/10 19:07:30   1159s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:07:30   1159s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3057.2M, EPOCH TIME: 1704906450.564212
[01/10 19:07:30   1159s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3057.2M, EPOCH TIME: 1704906450.564377
[01/10 19:07:30   1159s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3057.2M, EPOCH TIME: 1704906450.564421
[01/10 19:07:30   1159s] DDP markSite nrRow 119 nrJob 119
[01/10 19:07:30   1159s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3057.2M, EPOCH TIME: 1704906450.564702
[01/10 19:07:30   1159s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:3057.2M, EPOCH TIME: 1704906450.564748
[01/10 19:07:30   1159s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 19:07:30   1159s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3057.2MB) @(0:19:20 - 0:19:20).
[01/10 19:07:30   1159s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:30   1159s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:07:30   1159s] 
[01/10 19:07:30   1159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:07:30   1160s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 19:07:30   1160s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:07:30   1160s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:07:30   1160s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3057.2MB) @(0:19:20 - 0:19:20).
[01/10 19:07:30   1160s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:07:30   1160s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3057.2MB
[01/10 19:07:30   1160s] Statistics of distance of Instance movement in refine placement:
[01/10 19:07:30   1160s]   maximum (X+Y) =         0.00 um
[01/10 19:07:30   1160s]   mean    (X+Y) =         0.00 um
[01/10 19:07:30   1160s] Summary Report:
[01/10 19:07:30   1160s] Instances move: 0 (out of 9536 movable)
[01/10 19:07:30   1160s] Instances flipped: 0
[01/10 19:07:30   1160s] Mean displacement: 0.00 um
[01/10 19:07:30   1160s] Max displacement: 0.00 um 
[01/10 19:07:30   1160s] Total instances moved : 0
[01/10 19:07:30   1160s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.353, MEM:3057.2M, EPOCH TIME: 1704906450.898600
[01/10 19:07:30   1160s] Total net bbox length = 1.724e+05 (8.105e+04 9.139e+04) (ext = 1.305e+04)
[01/10 19:07:30   1160s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3057.2MB
[01/10 19:07:30   1160s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3057.2MB) @(0:19:20 - 0:19:20).
[01/10 19:07:30   1160s] *** Finished refinePlace (0:19:20 mem=3057.2M) ***
[01/10 19:07:30   1160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.9
[01/10 19:07:30   1160s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.376, MEM:3057.2M, EPOCH TIME: 1704906450.905964
[01/10 19:07:30   1160s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3057.2M, EPOCH TIME: 1704906450.906058
[01/10 19:07:30   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:07:30   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:30   1160s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.051, MEM:3057.2M, EPOCH TIME: 1704906450.957253
[01/10 19:07:30   1160s]     ClockRefiner summary
[01/10 19:07:30   1160s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2002).
[01/10 19:07:30   1160s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 41).
[01/10 19:07:30   1160s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/10 19:07:30   1160s]     Restoring pStatusCts on 41 clock instances.
[01/10 19:07:30   1160s]     Revert refine place priority changes on 0 instances.
[01/10 19:07:30   1160s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:07:30   1160s]     Set dirty flag on 1 instances, 2 nets
[01/10 19:07:30   1160s]   PostConditioning done.
[01/10 19:07:30   1160s] Net route status summary:
[01/10 19:07:30   1160s]   Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:30   1160s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:07:30   1160s]   Update timing and DAG stats after post-conditioning...
[01/10 19:07:30   1160s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:07:30   1160s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:07:30   1160s] End AAE Lib Interpolated Model. (MEM=3057.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:31   1160s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:31   1160s]   Clock DAG stats after post-conditioning:
[01/10 19:07:31   1160s]     cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:31   1160s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:31   1160s]     misc counts      : r=1, pp=0
[01/10 19:07:31   1160s]     cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:31   1160s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:31   1160s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:31   1160s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:31   1160s]     wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:31   1160s]     hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:31   1160s]   Clock DAG net violations after post-conditioning:
[01/10 19:07:31   1160s]     Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:31   1160s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/10 19:07:31   1160s]     Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:31   1160s]     Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:31   1160s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/10 19:07:31   1160s]      Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:31   1160s]   Clock DAG hash after post-conditioning: 8862768655948972792 4041552710439993512
[01/10 19:07:31   1160s]   CTS services accumulated run-time stats after post-conditioning:
[01/10 19:07:31   1160s]     delay calculator: calls=12827, total_wall_time=0.629s, mean_wall_time=0.049ms
[01/10 19:07:31   1160s]     legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:31   1160s]     steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:31   1160s]   Primary reporting skew groups after post-conditioning:
[01/10 19:07:31   1160s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:31   1160s]         min path sink: reg_out_reg[15]/CK
[01/10 19:07:31   1160s]         max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:31   1160s]   Skew group summary after post-conditioning:
[01/10 19:07:31   1160s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:31   1160s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.0 real=0:00:02.0)
[01/10 19:07:31   1160s]   Setting CTS place status to fixed for clock tree and sinks.
[01/10 19:07:31   1160s]   numClockCells = 43, numClockCellsFixed = 43, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/10 19:07:31   1160s]   Post-balance tidy up or trial balance steps...
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG stats at end of CTS:
[01/10 19:07:31   1160s]   ==============================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   --------------------------------------------------------
[01/10 19:07:31   1160s]   Cell type                 Count    Area      Capacitance
[01/10 19:07:31   1160s]   --------------------------------------------------------
[01/10 19:07:31   1160s]   Buffers                    41      97.812       0.016
[01/10 19:07:31   1160s]   Inverters                   0       0.000       0.000
[01/10 19:07:31   1160s]   Integrated Clock Gates      0       0.000       0.000
[01/10 19:07:31   1160s]   Discrete Clock Gates        0       0.000       0.000
[01/10 19:07:31   1160s]   Clock Logic                 0       0.000       0.000
[01/10 19:07:31   1160s]   All                        41      97.812       0.016
[01/10 19:07:31   1160s]   --------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG sink counts at end of CTS:
[01/10 19:07:31   1160s]   ====================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -------------------------
[01/10 19:07:31   1160s]   Sink type           Count
[01/10 19:07:31   1160s]   -------------------------
[01/10 19:07:31   1160s]   Regular             1961
[01/10 19:07:31   1160s]   Enable Latch           0
[01/10 19:07:31   1160s]   Load Capacitance       0
[01/10 19:07:31   1160s]   Antenna Diode          0
[01/10 19:07:31   1160s]   Node Sink              0
[01/10 19:07:31   1160s]   Total               1961
[01/10 19:07:31   1160s]   -------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG wire lengths at end of CTS:
[01/10 19:07:31   1160s]   =====================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   --------------------
[01/10 19:07:31   1160s]   Type     Wire Length
[01/10 19:07:31   1160s]   --------------------
[01/10 19:07:31   1160s]   Top          0.000
[01/10 19:07:31   1160s]   Trunk      768.925
[01/10 19:07:31   1160s]   Leaf      7403.400
[01/10 19:07:31   1160s]   Total     8172.325
[01/10 19:07:31   1160s]   --------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG hp wire lengths at end of CTS:
[01/10 19:07:31   1160s]   ========================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -----------------------
[01/10 19:07:31   1160s]   Type     hp Wire Length
[01/10 19:07:31   1160s]   -----------------------
[01/10 19:07:31   1160s]   Top            0.000
[01/10 19:07:31   1160s]   Trunk        448.320
[01/10 19:07:31   1160s]   Leaf        2552.835
[01/10 19:07:31   1160s]   Total       3001.155
[01/10 19:07:31   1160s]   -----------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG capacitances at end of CTS:
[01/10 19:07:31   1160s]   =====================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   --------------------------------
[01/10 19:07:31   1160s]   Type     Gate     Wire     Total
[01/10 19:07:31   1160s]   --------------------------------
[01/10 19:07:31   1160s]   Top      0.000    0.000    0.000
[01/10 19:07:31   1160s]   Trunk    0.016    0.064    0.080
[01/10 19:07:31   1160s]   Leaf     0.413    0.607    1.020
[01/10 19:07:31   1160s]   Total    0.429    0.671    1.100
[01/10 19:07:31   1160s]   --------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG sink capacitances at end of CTS:
[01/10 19:07:31   1160s]   ==========================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -----------------------------------------------
[01/10 19:07:31   1160s]   Total    Average    Std. Dev.    Min      Max
[01/10 19:07:31   1160s]   -----------------------------------------------
[01/10 19:07:31   1160s]   0.413     0.000       0.000      0.000    0.000
[01/10 19:07:31   1160s]   -----------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG net violations at end of CTS:
[01/10 19:07:31   1160s]   =======================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   ---------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/10 19:07:31   1160s]   ---------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Remaining Transition    ns         6       0.003       0.003      0.021    [0.007, 0.006, 0.003, 0.003, 0.001, 0.001]
[01/10 19:07:31   1160s]   ---------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/10 19:07:31   1160s]   ====================================================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/10 19:07:31   1160s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Trunk       0.200       4       0.173       0.007      0.163    0.179    {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
[01/10 19:07:31   1160s]   Leaf        0.200      38       0.184       0.020      0.115    0.207    {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns}    {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:31   1160s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG library cell distribution at end of CTS:
[01/10 19:07:31   1160s]   ==================================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -----------------------------------------
[01/10 19:07:31   1160s]   Name        Type      Inst     Inst Area 
[01/10 19:07:31   1160s]                         Count    (um^2)
[01/10 19:07:31   1160s]   -----------------------------------------
[01/10 19:07:31   1160s]   CLKBUFX4    buffer     40        95.760
[01/10 19:07:31   1160s]   CLKBUFX3    buffer      1         2.052
[01/10 19:07:31   1160s]   -----------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Clock DAG hash at end of CTS: 8862768655948972792 4041552710439993512
[01/10 19:07:31   1160s]   CTS services accumulated run-time stats at end of CTS:
[01/10 19:07:31   1160s]     delay calculator: calls=12827, total_wall_time=0.629s, mean_wall_time=0.049ms
[01/10 19:07:31   1160s]     legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:31   1160s]     steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Primary reporting skew groups summary at end of CTS:
[01/10 19:07:31   1160s]   ====================================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.396     0.437     0.040       0.200         0.003           0.002           0.425        0.008     100% {0.396, 0.437}
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Skew group summary at end of CTS:
[01/10 19:07:31   1160s]   =================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.396     0.437     0.040       0.200         0.003           0.002           0.425        0.008     100% {0.396, 0.437}
[01/10 19:07:31   1160s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Found a total of 362 clock tree pins with a slew violation.
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/10 19:07:31   1160s]   ======================================================================
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Target and measured clock slews (in ns):
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   ------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/10 19:07:31   1160s]                                           amount     target  achieved  touch  net?   source    
[01/10 19:07:31   1160s]                                                                        net?                    
[01/10 19:07:31   1160s]   ------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[24][1]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[24][3]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][0]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][1]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][2]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][3]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[25][4]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[26][0]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  cpuregs_reg[26][1]/CK
[01/10 19:07:31   1160s]   default_emulate_delay_corner:both.late    0.007    0.200    0.207    N      N      explicit  CTS_ccl_a_buf_00037/Y
[01/10 19:07:31   1160s]   ------------------------------------------------------------------------------------------------------------------
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Target sources:
[01/10 19:07:31   1160s]   auto extracted - target was extracted from SDC.
[01/10 19:07:31   1160s]   auto computed - target was computed when balancing trees.
[01/10 19:07:31   1160s]   explicit - target is explicitly set via target_max_trans property.
[01/10 19:07:31   1160s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/10 19:07:31   1160s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/10 19:07:31   1160s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/10 19:07:31   1160s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/10 19:07:31   1160s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   
[01/10 19:07:31   1160s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:07:31   1160s] Synthesizing clock trees done.
[01/10 19:07:31   1160s] Tidy Up And Update Timing...
[01/10 19:07:31   1160s] External - Set all clocks to propagated mode...
[01/10 19:07:31   1160s] Innovus updating I/O latencies
[01/10 19:07:32   1161s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:07:32   1161s] #################################################################################
[01/10 19:07:32   1161s] # Design Stage: PreRoute
[01/10 19:07:32   1161s] # Design Name: picorv32
[01/10 19:07:32   1161s] # Design Mode: 45nm
[01/10 19:07:32   1161s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:07:32   1161s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:07:32   1161s] # Signoff Settings: SI Off 
[01/10 19:07:32   1161s] #################################################################################
[01/10 19:07:32   1161s] Calculate delays in Single mode...
[01/10 19:07:32   1161s] Topological Sorting (REAL = 0:00:00.0, MEM = 3111.9M, InitMEM = 3111.9M)
[01/10 19:07:32   1161s] Start delay calculation (fullDC) (1 T). (MEM=3111.94)
[01/10 19:07:32   1161s] End AAE Lib Interpolated Model. (MEM=3123.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:33   1162s] Total number of fetched objects 10550
[01/10 19:07:33   1162s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:07:33   1162s] End delay calculation. (MEM=3145.14 CPU=0:00:00.3 REAL=0:00:00.0)
[01/10 19:07:33   1162s] End delay calculation (fullDC). (MEM=3145.14 CPU=0:00:00.9 REAL=0:00:01.0)
[01/10 19:07:33   1162s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3145.1M) ***
[01/10 19:07:33   1162s] Setting all clocks to propagated mode.
[01/10 19:07:33   1162s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/10 19:07:33   1162s] Clock DAG stats after update timingGraph:
[01/10 19:07:33   1162s]   cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:07:33   1162s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:07:33   1162s]   misc counts      : r=1, pp=0
[01/10 19:07:33   1162s]   cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:07:33   1162s]   cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/10 19:07:33   1162s]   sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:07:33   1162s]   wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.607pF, total=0.671pF
[01/10 19:07:33   1162s]   wire lengths     : top=0.000um, trunk=768.925um, leaf=7403.400um, total=8172.325um
[01/10 19:07:33   1162s]   hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:07:33   1162s] Clock DAG net violations after update timingGraph:
[01/10 19:07:33   1162s]   Remaining Transition : {count=6, worst=[0.007ns, 0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.021ns
[01/10 19:07:33   1162s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/10 19:07:33   1162s]   Trunk : target=0.200ns count=4 avg=0.173ns sd=0.007ns min=0.163ns max=0.179ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:07:33   1162s]   Leaf  : target=0.200ns count=38 avg=0.184ns sd=0.020ns min=0.115ns max=0.207ns {1 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:07:33   1162s] Clock DAG library cell distribution after update timingGraph {count}:
[01/10 19:07:33   1162s]    Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:07:33   1162s] Clock DAG hash after update timingGraph: 8862768655948972792 4041552710439993512
[01/10 19:07:33   1162s] CTS services accumulated run-time stats after update timingGraph:
[01/10 19:07:33   1162s]   delay calculator: calls=12827, total_wall_time=0.629s, mean_wall_time=0.049ms
[01/10 19:07:33   1162s]   legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:07:33   1162s]   steiner router: calls=9949, total_wall_time=1.956s, mean_wall_time=0.197ms
[01/10 19:07:33   1162s] Primary reporting skew groups after update timingGraph:
[01/10 19:07:33   1162s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:33   1162s]       min path sink: reg_out_reg[15]/CK
[01/10 19:07:33   1162s]       max path sink: genblk1.pcpi_mul_rd_reg[39]/CK
[01/10 19:07:33   1162s] Skew group summary after update timingGraph:
[01/10 19:07:33   1162s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.425, sd=0.008], skew [0.040 vs 0.200], 100% {0.396, 0.437} (wid=0.004 ws=0.003) (gid=0.434 gs=0.039)
[01/10 19:07:33   1162s] Logging CTS constraint violations...
[01/10 19:07:33   1162s]   Clock tree clk has 6 slew violations.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX4) at (32.200,49.210), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00037/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (58.400,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00031/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00022 (a lib_cell CLKBUFX4) at (39.000,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00022/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX4) at (59.800,85.120), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00033/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (174.000,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00003/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (55.200,64.600), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00026/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:07:33   1162s] Logging CTS constraint violations done.
[01/10 19:07:33   1162s] Tidy Up And Update Timing done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/10 19:07:33   1162s] Runtime done. (took cpu=0:00:55.8 real=0:00:56.1)
[01/10 19:07:33   1162s] Runtime Report Coverage % = 97.9
[01/10 19:07:33   1162s] Runtime Summary
[01/10 19:07:33   1162s] ===============
[01/10 19:07:33   1162s] Clock Runtime:  (39%) Core CTS          21.76 (Init 2.48, Construction 3.92, Implementation 10.80, eGRPC 1.80, PostConditioning 1.50, Other 1.25)
[01/10 19:07:33   1162s] Clock Runtime:  (49%) CTS services      27.20 (RefinePlace 1.91, EarlyGlobalClock 1.29, NanoRoute 23.28, ExtractRC 0.71, TimingAnalysis 0.00)
[01/10 19:07:33   1162s] Clock Runtime:  (10%) Other CTS          5.96 (Init 1.40, CongRepair/EGR-DP 2.20, TimingUpdate 2.37, Other 0.00)
[01/10 19:07:33   1162s] Clock Runtime: (100%) Total             54.92
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] Runtime Summary:
[01/10 19:07:33   1162s] ================
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1162s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:33   1162s] wall   % time  children  called  name
[01/10 19:07:33   1162s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:33   1162s] 56.12  100.00   56.12      0       
[01/10 19:07:33   1162s] 56.12  100.00   54.92      1     Runtime
[01/10 19:07:33   1162s]  0.20    0.36    0.20      1     CCOpt::Phase::Initialization
[01/10 19:07:33   1162s]  0.20    0.36    0.20      1       Check Prerequisites
[01/10 19:07:33   1162s]  0.20    0.36    0.00      1         Leaving CCOpt scope - CheckPlace
[01/10 19:07:33   1162s]  3.57    6.36    3.55      1     CCOpt::Phase::PreparingToBalance
[01/10 19:07:33   1162s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/10 19:07:33   1162s]  1.19    2.12    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/10 19:07:33   1162s]  0.27    0.47    0.22      1       Legalization setup
[01/10 19:07:33   1162s]  0.16    0.29    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/10 19:07:33   1162s]  0.05    0.10    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  2.08    3.71    0.00      1       Validating CTS configuration
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1         Checking module port directions
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/10 19:07:33   1162s]  0.11    0.20    0.10      1     Preparing To Balance
[01/10 19:07:33   1162s]  0.04    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  0.06    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:07:33   1162s]  6.87   12.24    6.87      1     CCOpt::Phase::Construction
[01/10 19:07:33   1162s]  5.28    9.40    5.26      1       Stage::Clustering
[01/10 19:07:33   1162s]  2.78    4.95    2.66      1         Clustering
[01/10 19:07:33   1162s]  0.01    0.02    0.00      1           Initialize for clustering
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/10 19:07:33   1162s]  1.56    2.78    0.07      1           Bottom-up phase
[01/10 19:07:33   1162s]  0.07    0.13    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  1.08    1.93    1.02      1           Legalizing clock trees
[01/10 19:07:33   1162s]  0.75    1.34    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  0.08    0.14    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/10 19:07:33   1162s]  0.14    0.25    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  2.48    4.42    2.32      1         CongRepair After Initial Clustering
[01/10 19:07:33   1162s]  1.95    3.48    1.67      1           Leaving CCOpt scope - Early Global Route
[01/10 19:07:33   1162s]  0.56    1.00    0.00      1             Early Global Route - eGR only step
[01/10 19:07:33   1162s]  1.11    1.98    0.00      1             Congestion Repair
[01/10 19:07:33   1162s]  0.24    0.43    0.00      1           Leaving CCOpt scope - extractRC
[01/10 19:07:33   1162s]  0.13    0.23    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  0.16    0.29    0.16      1       Stage::DRV Fixing
[01/10 19:07:33   1162s]  0.07    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[01/10 19:07:33   1162s]  0.09    0.16    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/10 19:07:33   1162s]  1.43    2.55    1.42      1       Stage::Insertion Delay Reduction
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1         Removing unnecessary root buffering
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1         Removing unconstrained drivers
[01/10 19:07:33   1162s]  0.06    0.11    0.00      1         Reducing insertion delay 1
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1         Removing longest path buffering
[01/10 19:07:33   1162s]  1.22    2.18    0.00      1         Reducing insertion delay 2
[01/10 19:07:33   1162s] 10.91   19.43   10.90      1     CCOpt::Phase::Implementation
[01/10 19:07:33   1162s]  0.45    0.80    0.44      1       Stage::Reducing Power
[01/10 19:07:33   1162s]  0.07    0.13    0.00      1         Improving clock tree routing
[01/10 19:07:33   1162s]  0.32    0.58    0.00      1         Reducing clock tree power 1
[01/10 19:07:33   1162s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/10 19:07:33   1162s]  0.04    0.08    0.00      1         Reducing clock tree power 2
[01/10 19:07:33   1162s]  1.06    1.89    0.98      1       Stage::Balancing
[01/10 19:07:33   1162s]  0.48    0.86    0.43      1         Approximately balancing fragments step
[01/10 19:07:33   1162s]  0.14    0.26    0.00      1           Resolve constraints - Approximately balancing fragments
[01/10 19:07:33   1162s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/10 19:07:33   1162s]  0.04    0.07    0.00      1           Moving gates to improve sub-tree skew
[01/10 19:07:33   1162s]  0.14    0.24    0.00      1           Approximately balancing fragments bottom up
[01/10 19:07:33   1162s]  0.06    0.11    0.00      1           Approximately balancing fragments, wire and cell delays
[01/10 19:07:33   1162s]  0.10    0.19    0.00      1         Improving fragments clock skew
[01/10 19:07:33   1162s]  0.25    0.45    0.20      1         Approximately balancing step
[01/10 19:07:33   1162s]  0.13    0.23    0.00      1           Resolve constraints - Approximately balancing
[01/10 19:07:33   1162s]  0.07    0.12    0.00      1           Approximately balancing, wire and cell delays
[01/10 19:07:33   1162s]  0.06    0.10    0.00      1         Fixing clock tree overload
[01/10 19:07:33   1162s]  0.08    0.15    0.00      1         Approximately balancing paths
[01/10 19:07:33   1162s]  9.23   16.45    9.14      1       Stage::Polishing
[01/10 19:07:33   1162s]  0.13    0.23    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1         Merging balancing drivers for power
[01/10 19:07:33   1162s]  0.10    0.17    0.00      1         Improving clock skew
[01/10 19:07:33   1162s]  6.63   11.82    6.51      1         Moving gates to reduce wire capacitance
[01/10 19:07:33   1162s]  0.05    0.10    0.00      2           Artificially removing short and long paths
[01/10 19:07:33   1162s]  0.84    1.49    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/10 19:07:33   1162s]  0.02    0.03    0.00      1             Legalizing clock trees
[01/10 19:07:33   1162s]  2.37    4.22    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/10 19:07:33   1162s]  0.46    0.82    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/10 19:07:33   1162s]  0.01    0.02    0.00      1             Legalizing clock trees
[01/10 19:07:33   1162s]  2.78    4.96    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/10 19:07:33   1162s]  0.26    0.46    0.02      1         Reducing clock tree power 3
[01/10 19:07:33   1162s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/10 19:07:33   1162s]  0.05    0.08    0.00      1         Improving insertion delay
[01/10 19:07:33   1162s]  1.93    3.45    1.79      1         Wire Opt OverFix
[01/10 19:07:33   1162s]  1.75    3.11    1.69      1           Wire Reduction extra effort
[01/10 19:07:33   1162s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[01/10 19:07:33   1162s]  0.03    0.06    0.00      1             Global shorten wires A0
[01/10 19:07:33   1162s]  1.32    2.35    0.00      2             Move For Wirelength - core
[01/10 19:07:33   1162s]  0.01    0.02    0.00      1             Global shorten wires A1
[01/10 19:07:33   1162s]  0.21    0.37    0.00      1             Global shorten wires B
[01/10 19:07:33   1162s]  0.10    0.18    0.00      1             Move For Wirelength - branch
[01/10 19:07:33   1162s]  0.04    0.07    0.04      1           Optimizing orientation
[01/10 19:07:33   1162s]  0.04    0.07    0.00      1             FlipOpt
[01/10 19:07:33   1162s]  0.16    0.28    0.13      1       Stage::Updating netlist
[01/10 19:07:33   1162s]  0.03    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  0.10    0.18    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/10 19:07:33   1162s]  3.07    5.47    2.82      1     CCOpt::Phase::eGRPC
[01/10 19:07:33   1162s]  0.52    0.92    0.45      1       Leaving CCOpt scope - Routing Tools
[01/10 19:07:33   1162s]  0.45    0.81    0.00      1         Early Global Route - eGR only step
[01/10 19:07:33   1162s]  0.24    0.42    0.00      1       Leaving CCOpt scope - extractRC
[01/10 19:07:33   1162s]  0.07    0.12    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:07:33   1162s]  0.13    0.22    0.13      1       Reset bufferability constraints
[01/10 19:07:33   1162s]  0.13    0.22    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  0.08    0.14    0.03      1       eGRPC Moving buffers
[01/10 19:07:33   1162s]  0.03    0.06    0.00      1         Violation analysis
[01/10 19:07:33   1162s]  0.10    0.19    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/10 19:07:33   1162s]  0.02    0.03    0.00      1         Artificially removing long paths
[01/10 19:07:33   1162s]  0.17    0.31    0.00      1       eGRPC Fixing DRVs
[01/10 19:07:33   1162s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[01/10 19:07:33   1162s]  0.04    0.07    0.00      1       Violation analysis
[01/10 19:07:33   1162s]  0.84    1.49    0.00      1       Moving clock insts towards fanout
[01/10 19:07:33   1162s]  0.01    0.01    0.00      1       Cloning clock nodes to reduce slew violations.
[01/10 19:07:33   1162s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  0.58    1.04    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/10 19:07:33   1162s] 25.65   45.70   25.51      1     CCOpt::Phase::Routing
[01/10 19:07:33   1162s] 25.14   44.80   24.93      1       Leaving CCOpt scope - Routing Tools
[01/10 19:07:33   1162s]  0.56    1.00    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/10 19:07:33   1162s] 23.28   41.48    0.00      1         NanoRoute
[01/10 19:07:33   1162s]  1.09    1.94    0.00      1         Route Remaining Unrouted Nets
[01/10 19:07:33   1162s]  0.24    0.42    0.00      1       Leaving CCOpt scope - extractRC
[01/10 19:07:33   1162s]  0.13    0.23    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  1.97    3.51    1.80      1     CCOpt::Phase::PostConditioning
[01/10 19:07:33   1162s]  0.08    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/10 19:07:33   1162s]  0.16    0.29    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/10 19:07:33   1162s]  0.17    0.31    0.00      1       Recomputing CTS skew targets
[01/10 19:07:33   1162s]  0.24    0.43    0.00      1       PostConditioning Fixing DRVs
[01/10 19:07:33   1162s]  0.46    0.82    0.00      1       Buffering to fix DRVs
[01/10 19:07:33   1162s]  0.04    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/10 19:07:33   1162s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[01/10 19:07:33   1162s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:07:33   1162s]  0.47    0.84    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/10 19:07:33   1162s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/10 19:07:33   1162s]  0.12    0.22    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:07:33   1162s]  0.11    0.19    0.00      1     Post-balance tidy up or trial balance steps
[01/10 19:07:33   1162s]  2.46    4.39    2.37      1     Tidy Up And Update Timing
[01/10 19:07:33   1162s]  2.37    4.22    0.00      1       External - Set all clocks to propagated mode
[01/10 19:07:33   1162s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:07:33   1162s] 
[01/10 19:07:33   1163s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 19:07:33   1163s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:54.4/0:00:54.7 (1.0), totSession cpu/real = 0:19:23.0/2:19:28.8 (0.1), mem = 3126.1M
[01/10 19:07:33   1163s] 
[01/10 19:07:33   1163s] =============================================================================================
[01/10 19:07:33   1163s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/10 19:07:33   1163s] =============================================================================================
[01/10 19:07:33   1163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:33   1163s] ---------------------------------------------------------------------------------------------
[01/10 19:07:33   1163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:33   1163s] [ IncrReplace            ]      1   0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/10 19:07:33   1163s] [ EarlyGlobalRoute       ]      5   0:00:03.5  (   6.4 % )     0:00:03.5 /  0:00:03.5    1.0
[01/10 19:07:33   1163s] [ DetailRoute            ]      1   0:00:14.1  (  25.8 % )     0:00:14.1 /  0:00:14.2    1.0
[01/10 19:07:33   1163s] [ ExtractRC              ]      3   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:07:33   1163s] [ FullDelayCalc          ]      1   0:00:01.3  (   2.4 % )     0:00:01.3 /  0:00:01.3    1.0
[01/10 19:07:33   1163s] [ MISC                   ]          0:00:34.0  (  62.1 % )     0:00:34.0 /  0:00:33.6    1.0
[01/10 19:07:33   1163s] ---------------------------------------------------------------------------------------------
[01/10 19:07:33   1163s]  CTS #1 TOTAL                       0:00:54.7  ( 100.0 % )     0:00:54.7 /  0:00:54.4    1.0
[01/10 19:07:33   1163s] ---------------------------------------------------------------------------------------------
[01/10 19:07:33   1163s] 
[01/10 19:07:33   1163s] Synthesizing clock trees with CCOpt done.
[01/10 19:07:33   1163s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 19:07:33   1163s] Type 'man IMPSP-9025' for more detail.
[01/10 19:07:33   1163s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2062.4M, totSessionCpu=0:19:23 **
[01/10 19:07:33   1163s] GigaOpt running with 1 threads.
[01/10 19:07:33   1163s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:23.0/2:19:28.8 (0.1), mem = 3042.1M
[01/10 19:07:33   1163s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 19:07:33   1163s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 19:07:33   1163s] OPERPROF: Starting DPlace-Init at level 1, MEM:3042.1M, EPOCH TIME: 1704906453.858387
[01/10 19:07:33   1163s] Processing tracks to init pin-track alignment.
[01/10 19:07:33   1163s] z: 2, totalTracks: 1
[01/10 19:07:33   1163s] z: 4, totalTracks: 1
[01/10 19:07:33   1163s] z: 6, totalTracks: 1
[01/10 19:07:33   1163s] z: 8, totalTracks: 1
[01/10 19:07:33   1163s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:33   1163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3042.1M, EPOCH TIME: 1704906453.873406
[01/10 19:07:33   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:33   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:33   1163s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:33   1163s] 
[01/10 19:07:33   1163s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:33   1163s] OPERPROF:     Starting CMU at level 3, MEM:3042.1M, EPOCH TIME: 1704906453.926785
[01/10 19:07:33   1163s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3042.1M, EPOCH TIME: 1704906453.929630
[01/10 19:07:33   1163s] 
[01/10 19:07:33   1163s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:07:33   1163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:3042.1M, EPOCH TIME: 1704906453.931244
[01/10 19:07:33   1163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3042.1M, EPOCH TIME: 1704906453.931332
[01/10 19:07:33   1163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3042.1M, EPOCH TIME: 1704906453.931412
[01/10 19:07:33   1163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3042.1MB).
[01/10 19:07:33   1163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:3042.1M, EPOCH TIME: 1704906453.933570
[01/10 19:07:33   1163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3042.1M, EPOCH TIME: 1704906453.933685
[01/10 19:07:33   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:33   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:33   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:33   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:33   1163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:3042.1M, EPOCH TIME: 1704906453.986095
[01/10 19:07:33   1163s] 
[01/10 19:07:33   1163s] Creating Lib Analyzer ...
[01/10 19:07:34   1163s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 19:07:34   1163s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 19:07:34   1163s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:07:34   1163s] 
[01/10 19:07:34   1163s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:34   1164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:24 mem=3068.1M
[01/10 19:07:34   1164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:24 mem=3068.1M
[01/10 19:07:34   1164s] Creating Lib Analyzer, finished. 
[01/10 19:07:34   1164s] Effort level <high> specified for reg2reg path_group
[01/10 19:07:35   1164s] Processing average sequential pin duty cycle 
[01/10 19:07:35   1164s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2072.9M, totSessionCpu=0:19:25 **
[01/10 19:07:35   1164s] *** optDesign -postCTS ***
[01/10 19:07:35   1164s] DRC Margin: user margin 0.0; extra margin 0.2
[01/10 19:07:35   1164s] Hold Target Slack: user slack 0
[01/10 19:07:35   1164s] Setup Target Slack: user slack 0; extra slack 0.0
[01/10 19:07:35   1164s] setUsefulSkewMode -ecoRoute false
[01/10 19:07:35   1164s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/10 19:07:35   1164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3070.1M, EPOCH TIME: 1704906455.421176
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:35   1164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:3070.1M, EPOCH TIME: 1704906455.451177
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] Multi-VT timing optimization disabled based on library information.
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:07:35   1164s] Deleting Lib Analyzer.
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Deleting Cell Server End ...
[01/10 19:07:35   1164s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:07:35   1164s] Summary for sequential cells identification: 
[01/10 19:07:35   1164s]   Identified SBFF number: 104
[01/10 19:07:35   1164s]   Identified MBFF number: 0
[01/10 19:07:35   1164s]   Identified SB Latch number: 0
[01/10 19:07:35   1164s]   Identified MB Latch number: 0
[01/10 19:07:35   1164s]   Not identified SBFF number: 16
[01/10 19:07:35   1164s]   Not identified MBFF number: 0
[01/10 19:07:35   1164s]   Not identified SB Latch number: 0
[01/10 19:07:35   1164s]   Not identified MB Latch number: 0
[01/10 19:07:35   1164s]   Number of sequential cells which are not FFs: 32
[01/10 19:07:35   1164s]  Visiting view : default_emulate_view
[01/10 19:07:35   1164s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:07:35   1164s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:07:35   1164s]  Visiting view : default_emulate_view
[01/10 19:07:35   1164s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:07:35   1164s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:07:35   1164s] TLC MultiMap info (StdDelay):
[01/10 19:07:35   1164s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:07:35   1164s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:07:35   1164s]  Setting StdDelay to: 38ps
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s] TimeStamp Deleting Cell Server End ...
[01/10 19:07:35   1164s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3070.1M, EPOCH TIME: 1704906455.533949
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] All LLGs are deleted
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3070.1M, EPOCH TIME: 1704906455.534054
[01/10 19:07:35   1164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3070.1M, EPOCH TIME: 1704906455.534112
[01/10 19:07:35   1164s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3060.1M, EPOCH TIME: 1704906455.535029
[01/10 19:07:35   1164s] Start to check current routing status for nets...
[01/10 19:07:35   1164s] All nets are already routed correctly.
[01/10 19:07:35   1164s] End to check current routing status for nets (mem=3060.1M)
[01/10 19:07:35   1164s] All LLGs are deleted
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3060.1M, EPOCH TIME: 1704906455.607181
[01/10 19:07:35   1164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3060.1M, EPOCH TIME: 1704906455.607674
[01/10 19:07:35   1164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3060.1M, EPOCH TIME: 1704906455.613401
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3060.1M, EPOCH TIME: 1704906455.615850
[01/10 19:07:35   1164s] Max number of tech site patterns supported in site array is 256.
[01/10 19:07:35   1164s] Core basic site is CoreSite
[01/10 19:07:35   1164s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3060.1M, EPOCH TIME: 1704906455.664252
[01/10 19:07:35   1164s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:07:35   1164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:07:35   1164s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:3060.1M, EPOCH TIME: 1704906455.667189
[01/10 19:07:35   1164s] Fast DP-INIT is on for default
[01/10 19:07:35   1164s] Atter site array init, number of instance map data is 0.
[01/10 19:07:35   1164s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:3060.1M, EPOCH TIME: 1704906455.672590
[01/10 19:07:35   1164s] 
[01/10 19:07:35   1164s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:35   1164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:3060.1M, EPOCH TIME: 1704906455.676101
[01/10 19:07:35   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:35   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:35   1164s] Starting delay calculation for Setup views
[01/10 19:07:35   1165s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:07:35   1165s] #################################################################################
[01/10 19:07:35   1165s] # Design Stage: PreRoute
[01/10 19:07:35   1165s] # Design Name: picorv32
[01/10 19:07:35   1165s] # Design Mode: 45nm
[01/10 19:07:35   1165s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:07:35   1165s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:07:35   1165s] # Signoff Settings: SI Off 
[01/10 19:07:35   1165s] #################################################################################
[01/10 19:07:36   1165s] Calculate delays in Single mode...
[01/10 19:07:36   1165s] Topological Sorting (REAL = 0:00:00.0, MEM = 3058.1M, InitMEM = 3058.1M)
[01/10 19:07:36   1165s] Start delay calculation (fullDC) (1 T). (MEM=3058.12)
[01/10 19:07:36   1165s] End AAE Lib Interpolated Model. (MEM=3069.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:07:38   1168s] Total number of fetched objects 10550
[01/10 19:07:39   1168s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/10 19:07:39   1168s] End delay calculation. (MEM=3101.33 CPU=0:00:02.2 REAL=0:00:03.0)
[01/10 19:07:39   1168s] End delay calculation (fullDC). (MEM=3101.33 CPU=0:00:02.9 REAL=0:00:03.0)
[01/10 19:07:39   1168s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 3101.3M) ***
[01/10 19:07:39   1168s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:19:29 mem=3101.3M)
[01/10 19:07:39   1168s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.008  |  2.396  |  2.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3116.6M, EPOCH TIME: 1704906459.775782
[01/10 19:07:39   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] 
[01/10 19:07:39   1169s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:39   1169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:3116.6M, EPOCH TIME: 1704906459.810215
[01/10 19:07:39   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:39   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] Density: 71.524%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2081.5M, totSessionCpu=0:19:29 **
[01/10 19:07:39   1169s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:19:29.0/2:19:34.8 (0.1), mem = 3071.6M
[01/10 19:07:39   1169s] 
[01/10 19:07:39   1169s] =============================================================================================
[01/10 19:07:39   1169s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/10 19:07:39   1169s] =============================================================================================
[01/10 19:07:39   1169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:39   1169s] ---------------------------------------------------------------------------------------------
[01/10 19:07:39   1169s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:39   1169s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:04.2 /  0:00:04.2    1.0
[01/10 19:07:39   1169s] [ DrvReport              ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:07:39   1169s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:39   1169s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  14.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:07:39   1169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:39   1169s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:39   1169s] [ TimingUpdate           ]      1   0:00:00.5  (   8.0 % )     0:00:03.7 /  0:00:03.7    1.0
[01/10 19:07:39   1169s] [ FullDelayCalc          ]      1   0:00:03.2  (  53.0 % )     0:00:03.2 /  0:00:03.2    1.0
[01/10 19:07:39   1169s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:07:39   1169s] [ MISC                   ]          0:00:00.9  (  14.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:07:39   1169s] ---------------------------------------------------------------------------------------------
[01/10 19:07:39   1169s]  InitOpt #1 TOTAL                   0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[01/10 19:07:39   1169s] ---------------------------------------------------------------------------------------------
[01/10 19:07:39   1169s] 
[01/10 19:07:39   1169s] ** INFO : this run is activating low effort ccoptDesign flow
[01/10 19:07:39   1169s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:07:39   1169s] ### Creating PhyDesignMc. totSessionCpu=0:19:29 mem=3071.6M
[01/10 19:07:39   1169s] OPERPROF: Starting DPlace-Init at level 1, MEM:3071.6M, EPOCH TIME: 1704906459.822504
[01/10 19:07:39   1169s] Processing tracks to init pin-track alignment.
[01/10 19:07:39   1169s] z: 2, totalTracks: 1
[01/10 19:07:39   1169s] z: 4, totalTracks: 1
[01/10 19:07:39   1169s] z: 6, totalTracks: 1
[01/10 19:07:39   1169s] z: 8, totalTracks: 1
[01/10 19:07:39   1169s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:39   1169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3071.6M, EPOCH TIME: 1704906459.831371
[01/10 19:07:39   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:39   1169s] 
[01/10 19:07:39   1169s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:39   1169s] 
[01/10 19:07:39   1169s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:07:39   1169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:3071.6M, EPOCH TIME: 1704906459.865352
[01/10 19:07:39   1169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3071.6M, EPOCH TIME: 1704906459.865488
[01/10 19:07:39   1169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3071.6M, EPOCH TIME: 1704906459.865545
[01/10 19:07:39   1169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3071.6MB).
[01/10 19:07:39   1169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:3071.6M, EPOCH TIME: 1704906459.866956
[01/10 19:07:39   1169s] InstCnt mismatch: prevInstCnt = 9495, ttlInstCnt = 9536
[01/10 19:07:39   1169s] TotalInstCnt at PhyDesignMc Initialization: 9536
[01/10 19:07:39   1169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:29 mem=3071.6M
[01/10 19:07:39   1169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3071.6M, EPOCH TIME: 1704906459.882813
[01/10 19:07:39   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:39   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:39   1169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:3071.6M, EPOCH TIME: 1704906459.922175
[01/10 19:07:39   1169s] TotalInstCnt at PhyDesignMc Destruction: 9536
[01/10 19:07:39   1169s] OPTC: m1 20.0 20.0
[01/10 19:07:40   1169s] #optDebug: fT-E <X 2 0 0 1>
[01/10 19:07:40   1169s] -congRepairInPostCTS false                 # bool, default=false, private
[01/10 19:07:40   1169s] 
[01/10 19:07:40   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:07:40   1169s] Summary for sequential cells identification: 
[01/10 19:07:40   1169s]   Identified SBFF number: 104
[01/10 19:07:40   1169s]   Identified MBFF number: 0
[01/10 19:07:40   1169s]   Identified SB Latch number: 0
[01/10 19:07:40   1169s]   Identified MB Latch number: 0
[01/10 19:07:40   1169s]   Not identified SBFF number: 16
[01/10 19:07:40   1169s]   Not identified MBFF number: 0
[01/10 19:07:40   1169s]   Not identified SB Latch number: 0
[01/10 19:07:40   1169s]   Not identified MB Latch number: 0
[01/10 19:07:40   1169s]   Number of sequential cells which are not FFs: 32
[01/10 19:07:40   1169s]  Visiting view : default_emulate_view
[01/10 19:07:40   1169s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:07:40   1169s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:07:40   1169s]  Visiting view : default_emulate_view
[01/10 19:07:40   1169s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:07:40   1169s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:07:40   1169s] TLC MultiMap info (StdDelay):
[01/10 19:07:40   1169s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:07:40   1169s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/10 19:07:40   1169s]  Setting StdDelay to: 41.7ps
[01/10 19:07:40   1169s] 
[01/10 19:07:40   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:07:40   1169s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/10 19:07:40   1169s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 19:07:40   1169s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:29.7/2:19:35.5 (0.1), mem = 3075.6M
[01/10 19:07:40   1169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.11
[01/10 19:07:40   1169s] ### Creating RouteCongInterface, started
[01/10 19:07:40   1169s] 
[01/10 19:07:40   1169s] Creating Lib Analyzer ...
[01/10 19:07:40   1169s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:07:40   1169s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:07:40   1169s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:07:40   1169s] 
[01/10 19:07:40   1169s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:40   1170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:30 mem=3099.6M
[01/10 19:07:40   1170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:30 mem=3099.6M
[01/10 19:07:40   1170s] Creating Lib Analyzer, finished. 
[01/10 19:07:40   1170s] #optDebug: Start CG creation (mem=3099.6M)
[01/10 19:07:40   1170s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/10 19:07:41   1170s] (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgPrt (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgEgp (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgPbk (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgNrb(cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgObs (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgCon (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s]  ...processing cgPdm (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3209.7M)
[01/10 19:07:41   1170s] {MMLU 42 42 10550}
[01/10 19:07:41   1170s] ### Creating LA Mngr. totSessionCpu=0:19:30 mem=3209.7M
[01/10 19:07:41   1170s] ### Creating LA Mngr, finished. totSessionCpu=0:19:30 mem=3209.7M
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] #optDebug: {0, 1.000}
[01/10 19:07:41   1170s] ### Creating RouteCongInterface, finished
[01/10 19:07:41   1170s] Updated routing constraints on 0 nets.
[01/10 19:07:41   1170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.11
[01/10 19:07:41   1170s] Bottom Preferred Layer:
[01/10 19:07:41   1170s] +---------------+------------+----------+
[01/10 19:07:41   1170s] |     Layer     |    CLK     |   Rule   |
[01/10 19:07:41   1170s] +---------------+------------+----------+
[01/10 19:07:41   1170s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:07:41   1170s] +---------------+------------+----------+
[01/10 19:07:41   1170s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:07:41   1170s] +---------------+------------+----------+
[01/10 19:07:41   1170s] Via Pillar Rule:
[01/10 19:07:41   1170s]     None
[01/10 19:07:41   1170s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:30.4/2:19:36.2 (0.1), mem = 3209.7M
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] =============================================================================================
[01/10 19:07:41   1170s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/10 19:07:41   1170s] =============================================================================================
[01/10 19:07:41   1170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:41   1170s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1170s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  75.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:07:41   1170s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  22.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:07:41   1170s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:41   1170s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1170s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:07:41   1170s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] End: GigaOpt Route Type Constraints Refinement
[01/10 19:07:41   1170s] *** Starting optimizing excluded clock nets MEM= 3209.7M) ***
[01/10 19:07:41   1170s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3209.7M) ***
[01/10 19:07:41   1170s] *** Starting optimizing excluded clock nets MEM= 3209.7M) ***
[01/10 19:07:41   1170s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3209.7M) ***
[01/10 19:07:41   1170s] Info: Done creating the CCOpt slew target map.
[01/10 19:07:41   1170s] Begin: GigaOpt high fanout net optimization
[01/10 19:07:41   1170s] GigaOpt HFN: use maxLocalDensity 1.2
[01/10 19:07:41   1170s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/10 19:07:41   1170s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:30.4/2:19:36.2 (0.1), mem = 3209.7M
[01/10 19:07:41   1170s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:41   1170s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:07:41   1170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.12
[01/10 19:07:41   1170s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:07:41   1170s] ### Creating PhyDesignMc. totSessionCpu=0:19:30 mem=3209.7M
[01/10 19:07:41   1170s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 19:07:41   1170s] OPERPROF: Starting DPlace-Init at level 1, MEM:3209.7M, EPOCH TIME: 1704906461.235786
[01/10 19:07:41   1170s] Processing tracks to init pin-track alignment.
[01/10 19:07:41   1170s] z: 2, totalTracks: 1
[01/10 19:07:41   1170s] z: 4, totalTracks: 1
[01/10 19:07:41   1170s] z: 6, totalTracks: 1
[01/10 19:07:41   1170s] z: 8, totalTracks: 1
[01/10 19:07:41   1170s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:41   1170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3209.7M, EPOCH TIME: 1704906461.244415
[01/10 19:07:41   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:41   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:41   1170s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:07:41   1170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:3209.7M, EPOCH TIME: 1704906461.279598
[01/10 19:07:41   1170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3209.7M, EPOCH TIME: 1704906461.279757
[01/10 19:07:41   1170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3209.7M, EPOCH TIME: 1704906461.279812
[01/10 19:07:41   1170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3209.7MB).
[01/10 19:07:41   1170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:3209.7M, EPOCH TIME: 1704906461.281191
[01/10 19:07:41   1170s] TotalInstCnt at PhyDesignMc Initialization: 9536
[01/10 19:07:41   1170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:31 mem=3209.7M
[01/10 19:07:41   1170s] ### Creating RouteCongInterface, started
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[01/10 19:07:41   1170s] 
[01/10 19:07:41   1170s] #optDebug: {0, 1.000}
[01/10 19:07:41   1170s] ### Creating RouteCongInterface, finished
[01/10 19:07:41   1170s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:07:41   1170s] ### Creating LA Mngr. totSessionCpu=0:19:31 mem=3209.7M
[01/10 19:07:41   1170s] ### Creating LA Mngr, finished. totSessionCpu=0:19:31 mem=3209.7M
[01/10 19:07:41   1171s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:07:41   1171s] Total-nets :: 10532, Stn-nets :: 2, ratio :: 0.0189897 %, Total-len 207043, Stn-len 353.705
[01/10 19:07:41   1171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3247.9M, EPOCH TIME: 1704906461.812142
[01/10 19:07:41   1171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:41   1171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:41   1171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:41   1171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:41   1171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:3192.9M, EPOCH TIME: 1704906461.860811
[01/10 19:07:41   1171s] TotalInstCnt at PhyDesignMc Destruction: 9536
[01/10 19:07:41   1171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.12
[01/10 19:07:41   1171s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:31.1/2:19:36.9 (0.1), mem = 3192.9M
[01/10 19:07:41   1171s] 
[01/10 19:07:41   1171s] =============================================================================================
[01/10 19:07:41   1171s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/10 19:07:41   1171s] =============================================================================================
[01/10 19:07:41   1171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:41   1171s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:41   1171s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 19:07:41   1171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:07:41   1171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:41   1171s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:41   1171s] [ MISC                   ]          0:00:00.5  (  78.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:07:41   1171s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1171s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:07:41   1171s] ---------------------------------------------------------------------------------------------
[01/10 19:07:41   1171s] 
[01/10 19:07:41   1171s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/10 19:07:41   1171s] End: GigaOpt high fanout net optimization
[01/10 19:07:42   1171s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:07:42   1171s] Deleting Lib Analyzer.
[01/10 19:07:42   1171s] Begin: GigaOpt Global Optimization
[01/10 19:07:42   1171s] *info: use new DP (enabled)
[01/10 19:07:42   1171s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/10 19:07:42   1171s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:42   1171s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:07:42   1171s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:31.5/2:19:37.3 (0.1), mem = 3192.9M
[01/10 19:07:42   1171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.13
[01/10 19:07:42   1171s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:07:42   1171s] ### Creating PhyDesignMc. totSessionCpu=0:19:32 mem=3192.9M
[01/10 19:07:42   1171s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 19:07:42   1171s] OPERPROF: Starting DPlace-Init at level 1, MEM:3192.9M, EPOCH TIME: 1704906462.324736
[01/10 19:07:42   1171s] Processing tracks to init pin-track alignment.
[01/10 19:07:42   1171s] z: 2, totalTracks: 1
[01/10 19:07:42   1171s] z: 4, totalTracks: 1
[01/10 19:07:42   1171s] z: 6, totalTracks: 1
[01/10 19:07:42   1171s] z: 8, totalTracks: 1
[01/10 19:07:42   1171s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:42   1171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3192.9M, EPOCH TIME: 1704906462.337457
[01/10 19:07:42   1171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:42   1171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:42   1171s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:42   1171s] 
[01/10 19:07:42   1171s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:42   1171s] 
[01/10 19:07:42   1171s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:07:42   1171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:3192.9M, EPOCH TIME: 1704906462.395814
[01/10 19:07:42   1171s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3192.9M, EPOCH TIME: 1704906462.396006
[01/10 19:07:42   1171s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3192.9M, EPOCH TIME: 1704906462.396103
[01/10 19:07:42   1171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3192.9MB).
[01/10 19:07:42   1171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:3192.9M, EPOCH TIME: 1704906462.398701
[01/10 19:07:42   1171s] TotalInstCnt at PhyDesignMc Initialization: 9536
[01/10 19:07:42   1171s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:32 mem=3192.9M
[01/10 19:07:42   1171s] ### Creating RouteCongInterface, started
[01/10 19:07:42   1171s] 
[01/10 19:07:42   1171s] Creating Lib Analyzer ...
[01/10 19:07:42   1171s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:07:42   1171s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:07:42   1171s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:07:42   1171s] 
[01/10 19:07:42   1171s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:43   1172s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:33 mem=3192.9M
[01/10 19:07:43   1172s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:33 mem=3192.9M
[01/10 19:07:43   1172s] Creating Lib Analyzer, finished. 
[01/10 19:07:43   1172s] 
[01/10 19:07:43   1172s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:07:43   1172s] 
[01/10 19:07:43   1172s] #optDebug: {0, 1.000}
[01/10 19:07:43   1172s] ### Creating RouteCongInterface, finished
[01/10 19:07:43   1172s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:07:43   1172s] ### Creating LA Mngr. totSessionCpu=0:19:33 mem=3192.9M
[01/10 19:07:43   1172s] ### Creating LA Mngr, finished. totSessionCpu=0:19:33 mem=3192.9M
[01/10 19:07:43   1172s] *info: 42 clock nets excluded
[01/10 19:07:43   1172s] *info: 66 no-driver nets excluded.
[01/10 19:07:43   1173s] *info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:43   1173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3250.1M, EPOCH TIME: 1704906463.996354
[01/10 19:07:43   1173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3250.1M, EPOCH TIME: 1704906463.996766
[01/10 19:07:44   1173s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/10 19:07:44   1173s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:07:44   1173s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/10 19:07:44   1173s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:07:44   1173s] |   0.000|   0.000|   71.52%|   0:00:00.0| 3250.1M|default_emulate_view|       NA| NA                                          |
[01/10 19:07:44   1173s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:07:44   1173s] 
[01/10 19:07:44   1173s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.1M) ***
[01/10 19:07:44   1173s] 
[01/10 19:07:44   1173s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.1M) ***
[01/10 19:07:44   1173s] Bottom Preferred Layer:
[01/10 19:07:44   1173s] +---------------+------------+----------+
[01/10 19:07:44   1173s] |     Layer     |    CLK     |   Rule   |
[01/10 19:07:44   1173s] +---------------+------------+----------+
[01/10 19:07:44   1173s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:07:44   1173s] +---------------+------------+----------+
[01/10 19:07:44   1173s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:07:44   1173s] +---------------+------------+----------+
[01/10 19:07:44   1173s] Via Pillar Rule:
[01/10 19:07:44   1173s]     None
[01/10 19:07:44   1173s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/10 19:07:44   1173s] Total-nets :: 10532, Stn-nets :: 2, ratio :: 0.0189897 %, Total-len 207043, Stn-len 353.705
[01/10 19:07:44   1173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3231.1M, EPOCH TIME: 1704906464.390495
[01/10 19:07:44   1173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:07:44   1173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:44   1173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:44   1173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:44   1173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.057, MEM:3191.1M, EPOCH TIME: 1704906464.447970
[01/10 19:07:44   1173s] TotalInstCnt at PhyDesignMc Destruction: 9536
[01/10 19:07:44   1173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.13
[01/10 19:07:44   1173s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.1 (1.0), totSession cpu/real = 0:19:33.7/2:19:39.5 (0.1), mem = 3191.1M
[01/10 19:07:44   1173s] 
[01/10 19:07:44   1173s] =============================================================================================
[01/10 19:07:44   1173s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/10 19:07:44   1173s] =============================================================================================
[01/10 19:07:44   1173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:44   1173s] ---------------------------------------------------------------------------------------------
[01/10 19:07:44   1173s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:07:44   1173s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  43.3 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:07:44   1173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:44   1173s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:07:44   1173s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:07:44   1173s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:07:44   1173s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:44   1173s] [ TransformInit          ]      1   0:00:00.5  (  22.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:07:44   1173s] [ MISC                   ]          0:00:00.3  (  15.8 % )     0:00:00.3 /  0:00:00.4    1.1
[01/10 19:07:44   1173s] ---------------------------------------------------------------------------------------------
[01/10 19:07:44   1173s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.2    1.0
[01/10 19:07:44   1173s] ---------------------------------------------------------------------------------------------
[01/10 19:07:44   1173s] 
[01/10 19:07:44   1173s] End: GigaOpt Global Optimization
[01/10 19:07:44   1173s] *** Timing Is met
[01/10 19:07:44   1173s] *** Check timing (0:00:00.0)
[01/10 19:07:44   1173s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:07:44   1173s] Deleting Lib Analyzer.
[01/10 19:07:44   1173s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/10 19:07:44   1173s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:44   1173s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:07:44   1173s] ### Creating LA Mngr. totSessionCpu=0:19:34 mem=3191.1M
[01/10 19:07:44   1173s] ### Creating LA Mngr, finished. totSessionCpu=0:19:34 mem=3191.1M
[01/10 19:07:44   1173s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 19:07:44   1173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3191.1M, EPOCH TIME: 1704906464.519047
[01/10 19:07:44   1173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:44   1173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:44   1173s] 
[01/10 19:07:44   1173s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:44   1173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:3191.1M, EPOCH TIME: 1704906464.579866
[01/10 19:07:44   1173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:07:44   1173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:45   1174s] **INFO: Flow update: Design timing is met.
[01/10 19:07:45   1174s] **INFO: Flow update: Design timing is met.
[01/10 19:07:45   1174s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/10 19:07:45   1174s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:45   1174s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:07:45   1174s] ### Creating LA Mngr. totSessionCpu=0:19:34 mem=3185.1M
[01/10 19:07:45   1174s] ### Creating LA Mngr, finished. totSessionCpu=0:19:34 mem=3185.1M
[01/10 19:07:45   1174s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:07:45   1174s] ### Creating PhyDesignMc. totSessionCpu=0:19:34 mem=3242.3M
[01/10 19:07:45   1174s] OPERPROF: Starting DPlace-Init at level 1, MEM:3242.3M, EPOCH TIME: 1704906465.231389
[01/10 19:07:45   1174s] Processing tracks to init pin-track alignment.
[01/10 19:07:45   1174s] z: 2, totalTracks: 1
[01/10 19:07:45   1174s] z: 4, totalTracks: 1
[01/10 19:07:45   1174s] z: 6, totalTracks: 1
[01/10 19:07:45   1174s] z: 8, totalTracks: 1
[01/10 19:07:45   1174s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:45   1174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3242.3M, EPOCH TIME: 1704906465.244227
[01/10 19:07:45   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:45   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:45   1174s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:45   1174s] 
[01/10 19:07:45   1174s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:45   1174s] 
[01/10 19:07:45   1174s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:07:45   1174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:3242.3M, EPOCH TIME: 1704906465.298030
[01/10 19:07:45   1174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3242.3M, EPOCH TIME: 1704906465.298227
[01/10 19:07:45   1174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3242.3M, EPOCH TIME: 1704906465.298318
[01/10 19:07:45   1174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3242.3MB).
[01/10 19:07:45   1174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:3242.3M, EPOCH TIME: 1704906465.300812
[01/10 19:07:45   1174s] TotalInstCnt at PhyDesignMc Initialization: 9536
[01/10 19:07:45   1174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:35 mem=3242.3M
[01/10 19:07:45   1174s] Begin: Area Reclaim Optimization
[01/10 19:07:45   1174s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:34.6/2:19:40.4 (0.1), mem = 3242.3M
[01/10 19:07:45   1174s] 
[01/10 19:07:45   1174s] Creating Lib Analyzer ...
[01/10 19:07:45   1174s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:07:45   1174s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:07:45   1174s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:07:45   1174s] 
[01/10 19:07:45   1174s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:07:46   1175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:36 mem=3250.3M
[01/10 19:07:46   1175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:36 mem=3250.3M
[01/10 19:07:46   1175s] Creating Lib Analyzer, finished. 
[01/10 19:07:46   1175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.14
[01/10 19:07:46   1175s] ### Creating RouteCongInterface, started
[01/10 19:07:46   1175s] 
[01/10 19:07:46   1175s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.8500} {9, 0.043, 0.8500} {10, 0.043, 0.8500} 
[01/10 19:07:46   1175s] 
[01/10 19:07:46   1175s] #optDebug: {0, 1.000}
[01/10 19:07:46   1175s] ### Creating RouteCongInterface, finished
[01/10 19:07:46   1175s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:07:46   1175s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=3250.3M
[01/10 19:07:46   1175s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=3250.3M
[01/10 19:07:46   1175s] Usable buffer cells for single buffer setup transform:
[01/10 19:07:46   1175s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/10 19:07:46   1175s] Number of usable buffer cells above: 10
[01/10 19:07:46   1175s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3250.3M, EPOCH TIME: 1704906466.614092
[01/10 19:07:46   1175s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3250.3M, EPOCH TIME: 1704906466.614300
[01/10 19:07:46   1176s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.52
[01/10 19:07:46   1176s] +---------+---------+--------+--------+------------+--------+
[01/10 19:07:46   1176s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 19:07:46   1176s] +---------+---------+--------+--------+------------+--------+
[01/10 19:07:46   1176s] |   71.52%|        -|   0.000|   0.000|   0:00:00.0| 3250.3M|
[01/10 19:07:46   1176s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:07:56   1185s] |   71.47%|       30|   0.000|   0.000|   0:00:10.0| 3358.3M|
[01/10 19:07:56   1185s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:07:56   1185s] +---------+---------+--------+--------+------------+--------+
[01/10 19:07:56   1185s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.47
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 19:07:56   1185s] --------------------------------------------------------------
[01/10 19:07:56   1185s] |                                   | Total     | Sequential |
[01/10 19:07:56   1185s] --------------------------------------------------------------
[01/10 19:07:56   1185s] | Num insts resized                 |       0  |       0    |
[01/10 19:07:56   1185s] | Num insts undone                  |       0  |       0    |
[01/10 19:07:56   1185s] | Num insts Downsized               |       0  |       0    |
[01/10 19:07:56   1185s] | Num insts Samesized               |       0  |       0    |
[01/10 19:07:56   1185s] | Num insts Upsized                 |       0  |       0    |
[01/10 19:07:56   1185s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 19:07:56   1185s] --------------------------------------------------------------
[01/10 19:07:56   1185s] Bottom Preferred Layer:
[01/10 19:07:56   1185s] +---------------+------------+----------+
[01/10 19:07:56   1185s] |     Layer     |    CLK     |   Rule   |
[01/10 19:07:56   1185s] +---------------+------------+----------+
[01/10 19:07:56   1185s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:07:56   1185s] +---------------+------------+----------+
[01/10 19:07:56   1185s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:07:56   1185s] +---------------+------------+----------+
[01/10 19:07:56   1185s] Via Pillar Rule:
[01/10 19:07:56   1185s]     None
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 19:07:56   1185s] End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
[01/10 19:07:56   1185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.14
[01/10 19:07:56   1185s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:19:45.5/2:19:51.3 (0.1), mem = 3358.3M
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] =============================================================================================
[01/10 19:07:56   1185s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/10 19:07:56   1185s] =============================================================================================
[01/10 19:07:56   1185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:07:56   1185s] ---------------------------------------------------------------------------------------------
[01/10 19:07:56   1185s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:07:56   1185s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   8.5 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:07:56   1185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:56   1185s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 19:07:56   1185s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:07:56   1185s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:56   1185s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:09.5 /  0:00:09.5    1.0
[01/10 19:07:56   1185s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:09.4 /  0:00:09.4    1.0
[01/10 19:07:56   1185s] [ OptGetWeight           ]     49   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:07:56   1185s] [ OptEval                ]     49   0:00:08.0  (  73.6 % )     0:00:08.0 /  0:00:08.0    1.0
[01/10 19:07:56   1185s] [ OptCommit              ]     49   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[01/10 19:07:56   1185s] [ PostCommitDelayUpdate  ]     49   0:00:00.1  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:07:56   1185s] [ IncrDelayCalc          ]     81   0:00:00.7  (   6.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:07:56   1185s] [ IncrTimingUpdate       ]     16   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:07:56   1185s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.3    1.0
[01/10 19:07:56   1185s] ---------------------------------------------------------------------------------------------
[01/10 19:07:56   1185s]  AreaOpt #1 TOTAL                   0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[01/10 19:07:56   1185s] ---------------------------------------------------------------------------------------------
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3339.2M, EPOCH TIME: 1704906476.284265
[01/10 19:07:56   1185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9521).
[01/10 19:07:56   1185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:56   1185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:56   1185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:56   1185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:3206.2M, EPOCH TIME: 1704906476.341907
[01/10 19:07:56   1185s] TotalInstCnt at PhyDesignMc Destruction: 9521
[01/10 19:07:56   1185s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=3206.19M, totSessionCpu=0:19:46).
[01/10 19:07:56   1185s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/10 19:07:56   1185s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:07:56   1185s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:07:56   1185s] ### Creating LA Mngr. totSessionCpu=0:19:46 mem=3206.2M
[01/10 19:07:56   1185s] ### Creating LA Mngr, finished. totSessionCpu=0:19:46 mem=3206.2M
[01/10 19:07:56   1185s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:07:56   1185s] ### Creating PhyDesignMc. totSessionCpu=0:19:46 mem=3263.4M
[01/10 19:07:56   1185s] OPERPROF: Starting DPlace-Init at level 1, MEM:3263.4M, EPOCH TIME: 1704906476.388956
[01/10 19:07:56   1185s] Processing tracks to init pin-track alignment.
[01/10 19:07:56   1185s] z: 2, totalTracks: 1
[01/10 19:07:56   1185s] z: 4, totalTracks: 1
[01/10 19:07:56   1185s] z: 6, totalTracks: 1
[01/10 19:07:56   1185s] z: 8, totalTracks: 1
[01/10 19:07:56   1185s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:07:56   1185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3263.4M, EPOCH TIME: 1704906476.397077
[01/10 19:07:56   1185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:56   1185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:07:56   1185s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:07:56   1185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:3263.4M, EPOCH TIME: 1704906476.428146
[01/10 19:07:56   1185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3263.4M, EPOCH TIME: 1704906476.428275
[01/10 19:07:56   1185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3263.4M, EPOCH TIME: 1704906476.428327
[01/10 19:07:56   1185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3263.4MB).
[01/10 19:07:56   1185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:3263.4M, EPOCH TIME: 1704906476.431837
[01/10 19:07:56   1185s] TotalInstCnt at PhyDesignMc Initialization: 9521
[01/10 19:07:56   1185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:46 mem=3263.4M
[01/10 19:07:56   1185s] Begin: Area Reclaim Optimization
[01/10 19:07:56   1185s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:45.7/2:19:51.5 (0.1), mem = 3263.4M
[01/10 19:07:56   1185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.15
[01/10 19:07:56   1185s] ### Creating RouteCongInterface, started
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:07:56   1185s] 
[01/10 19:07:56   1185s] #optDebug: {0, 1.000}
[01/10 19:07:56   1185s] ### Creating RouteCongInterface, finished
[01/10 19:07:56   1185s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:07:56   1185s] ### Creating LA Mngr. totSessionCpu=0:19:46 mem=3263.4M
[01/10 19:07:56   1185s] ### Creating LA Mngr, finished. totSessionCpu=0:19:46 mem=3263.4M
[01/10 19:07:56   1185s] Usable buffer cells for single buffer setup transform:
[01/10 19:07:56   1185s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/10 19:07:56   1185s] Number of usable buffer cells above: 10
[01/10 19:07:56   1185s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3263.4M, EPOCH TIME: 1704906476.658217
[01/10 19:07:56   1185s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3263.4M, EPOCH TIME: 1704906476.658382
[01/10 19:07:56   1186s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.47
[01/10 19:07:56   1186s] +---------+---------+--------+--------+------------+--------+
[01/10 19:07:56   1186s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 19:07:56   1186s] +---------+---------+--------+--------+------------+--------+
[01/10 19:07:56   1186s] |   71.47%|        -|   0.083|   0.000|   0:00:00.0| 3263.4M|
[01/10 19:07:57   1186s] |   71.47%|        0|   0.083|   0.000|   0:00:01.0| 3263.4M|
[01/10 19:07:57   1186s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:07:57   1186s] |   71.47%|        0|   0.083|   0.000|   0:00:00.0| 3263.4M|
[01/10 19:07:58   1187s] |   71.45%|        5|   0.083|   0.000|   0:00:01.0| 3282.5M|
[01/10 19:07:59   1189s] |   71.43%|       20|   0.083|   0.000|   0:00:01.0| 3290.5M|
[01/10 19:08:00   1189s] |   71.42%|        3|   0.083|   0.000|   0:00:01.0| 3290.5M|
[01/10 19:08:00   1189s] |   71.42%|        0|   0.083|   0.000|   0:00:00.0| 3290.5M|
[01/10 19:08:00   1189s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:08:00   1189s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/10 19:08:00   1189s] |   71.42%|        0|   0.083|   0.000|   0:00:00.0| 3290.5M|
[01/10 19:08:00   1189s] +---------+---------+--------+--------+------------+--------+
[01/10 19:08:00   1189s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.42
[01/10 19:08:00   1189s] 
[01/10 19:08:00   1189s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 1 Resize = 22 **
[01/10 19:08:00   1189s] --------------------------------------------------------------
[01/10 19:08:00   1189s] |                                   | Total     | Sequential |
[01/10 19:08:00   1189s] --------------------------------------------------------------
[01/10 19:08:00   1189s] | Num insts resized                 |      19  |       1    |
[01/10 19:08:00   1189s] | Num insts undone                  |       1  |       0    |
[01/10 19:08:00   1189s] | Num insts Downsized               |      19  |       1    |
[01/10 19:08:00   1189s] | Num insts Samesized               |       0  |       0    |
[01/10 19:08:00   1189s] | Num insts Upsized                 |       0  |       0    |
[01/10 19:08:00   1189s] | Num multiple commits+uncommits    |       3  |       -    |
[01/10 19:08:00   1189s] --------------------------------------------------------------
[01/10 19:08:00   1189s] Bottom Preferred Layer:
[01/10 19:08:00   1189s] +---------------+------------+----------+
[01/10 19:08:00   1189s] |     Layer     |    CLK     |   Rule   |
[01/10 19:08:00   1189s] +---------------+------------+----------+
[01/10 19:08:00   1189s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:08:00   1189s] +---------------+------------+----------+
[01/10 19:08:00   1189s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:08:00   1189s] +---------------+------------+----------+
[01/10 19:08:00   1189s] Via Pillar Rule:
[01/10 19:08:00   1189s]     None
[01/10 19:08:00   1189s] 
[01/10 19:08:00   1189s] Number of times islegalLocAvaiable called = 24 skipped = 0, called in commitmove = 23, skipped in commitmove = 0
[01/10 19:08:00   1189s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[01/10 19:08:00   1189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3290.5M, EPOCH TIME: 1704906480.361138
[01/10 19:08:00   1189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9516).
[01/10 19:08:00   1189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:00   1189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:00   1189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:00   1189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:3290.5M, EPOCH TIME: 1704906480.414882
[01/10 19:08:00   1189s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3290.5M, EPOCH TIME: 1704906480.421941
[01/10 19:08:00   1189s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3290.5M, EPOCH TIME: 1704906480.422176
[01/10 19:08:00   1189s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3290.5M, EPOCH TIME: 1704906480.436077
[01/10 19:08:00   1189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:00   1189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:00   1189s] 
[01/10 19:08:00   1189s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:00   1189s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:3290.5M, EPOCH TIME: 1704906480.487618
[01/10 19:08:00   1189s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3290.5M, EPOCH TIME: 1704906480.487782
[01/10 19:08:00   1189s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3290.5M, EPOCH TIME: 1704906480.487868
[01/10 19:08:00   1189s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3290.5M, EPOCH TIME: 1704906480.489927
[01/10 19:08:00   1189s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3290.5M, EPOCH TIME: 1704906480.490158
[01/10 19:08:00   1189s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:3290.5M, EPOCH TIME: 1704906480.490303
[01/10 19:08:00   1189s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:3290.5M, EPOCH TIME: 1704906480.490375
[01/10 19:08:00   1189s] TDRefine: refinePlace mode is spiral
[01/10 19:08:00   1189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.10
[01/10 19:08:00   1189s] OPERPROF: Starting RefinePlace at level 1, MEM:3290.5M, EPOCH TIME: 1704906480.490487
[01/10 19:08:00   1189s] *** Starting refinePlace (0:19:50 mem=3290.5M) ***
[01/10 19:08:00   1189s] Total net bbox length = 1.722e+05 (8.088e+04 9.136e+04) (ext = 1.305e+04)
[01/10 19:08:00   1189s] 
[01/10 19:08:00   1189s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:00   1189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:08:00   1189s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:00   1189s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:00   1189s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3290.5M, EPOCH TIME: 1704906480.511435
[01/10 19:08:00   1189s] Starting refinePlace ...
[01/10 19:08:00   1189s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:00   1189s] One DDP V2 for no tweak run.
[01/10 19:08:00   1189s] 
[01/10 19:08:00   1189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:08:00   1190s] Move report: legalization moves 23 insts, mean move: 1.56 um, max move: 6.82 um spiral
[01/10 19:08:00   1190s] 	Max move on inst (FE_OFC633_pcpi_rs2_23): (108.80, 129.58) --> (112.20, 133.00)
[01/10 19:08:00   1190s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:08:00   1190s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:08:00   1190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3294.6MB) @(0:19:50 - 0:19:50).
[01/10 19:08:00   1190s] Move report: Detail placement moves 23 insts, mean move: 1.56 um, max move: 6.82 um 
[01/10 19:08:00   1190s] 	Max move on inst (FE_OFC633_pcpi_rs2_23): (108.80, 129.58) --> (112.20, 133.00)
[01/10 19:08:00   1190s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3294.6MB
[01/10 19:08:00   1190s] Statistics of distance of Instance movement in refine placement:
[01/10 19:08:00   1190s]   maximum (X+Y) =         6.82 um
[01/10 19:08:00   1190s]   inst (FE_OFC633_pcpi_rs2_23) with max move: (108.8, 129.58) -> (112.2, 133)
[01/10 19:08:00   1190s]   mean    (X+Y) =         1.56 um
[01/10 19:08:00   1190s] Summary Report:
[01/10 19:08:00   1190s] Instances move: 23 (out of 9475 movable)
[01/10 19:08:00   1190s] Instances flipped: 0
[01/10 19:08:00   1190s] Mean displacement: 1.56 um
[01/10 19:08:00   1190s] Max displacement: 6.82 um (Instance: FE_OFC633_pcpi_rs2_23) (108.8, 129.58) -> (112.2, 133)
[01/10 19:08:00   1190s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:08:00   1190s] Total instances moved : 23
[01/10 19:08:00   1190s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.380, MEM:3294.6M, EPOCH TIME: 1704906480.891842
[01/10 19:08:00   1190s] Total net bbox length = 1.723e+05 (8.089e+04 9.136e+04) (ext = 1.304e+04)
[01/10 19:08:00   1190s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3294.6MB
[01/10 19:08:00   1190s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3294.6MB) @(0:19:50 - 0:19:50).
[01/10 19:08:00   1190s] *** Finished refinePlace (0:19:50 mem=3294.6M) ***
[01/10 19:08:00   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.10
[01/10 19:08:00   1190s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.407, MEM:3294.6M, EPOCH TIME: 1704906480.897460
[01/10 19:08:00   1190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3294.6M, EPOCH TIME: 1704906480.981619
[01/10 19:08:00   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9516).
[01/10 19:08:00   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:3291.6M, EPOCH TIME: 1704906481.032727
[01/10 19:08:01   1190s] *** maximum move = 6.82 um ***
[01/10 19:08:01   1190s] *** Finished re-routing un-routed nets (3291.6M) ***
[01/10 19:08:01   1190s] OPERPROF: Starting DPlace-Init at level 1, MEM:3291.6M, EPOCH TIME: 1704906481.061153
[01/10 19:08:01   1190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3291.6M, EPOCH TIME: 1704906481.074011
[01/10 19:08:01   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:01   1190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:3291.6M, EPOCH TIME: 1704906481.127148
[01/10 19:08:01   1190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3291.6M, EPOCH TIME: 1704906481.127331
[01/10 19:08:01   1190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3291.6M, EPOCH TIME: 1704906481.127416
[01/10 19:08:01   1190s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3291.6M, EPOCH TIME: 1704906481.129486
[01/10 19:08:01   1190s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3291.6M, EPOCH TIME: 1704906481.129740
[01/10 19:08:01   1190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:3291.6M, EPOCH TIME: 1704906481.129901
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3291.6M) ***
[01/10 19:08:01   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.15
[01/10 19:08:01   1190s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:19:50.5/2:19:56.2 (0.1), mem = 3291.6M
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s] =============================================================================================
[01/10 19:08:01   1190s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/10 19:08:01   1190s] =============================================================================================
[01/10 19:08:01   1190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:08:01   1190s] ---------------------------------------------------------------------------------------------
[01/10 19:08:01   1190s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:08:01   1190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:01   1190s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 19:08:01   1190s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:08:01   1190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:01   1190s] [ OptimizationStep       ]      1   0:00:00.4  (   8.1 % )     0:00:03.6 /  0:00:03.6    1.0
[01/10 19:08:01   1190s] [ OptSingleIteration     ]      7   0:00:00.2  (   3.5 % )     0:00:03.2 /  0:00:03.2    1.0
[01/10 19:08:01   1190s] [ OptGetWeight           ]    247   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:01   1190s] [ OptEval                ]    247   0:00:02.1  (  44.6 % )     0:00:02.1 /  0:00:02.1    1.0
[01/10 19:08:01   1190s] [ OptCommit              ]    247   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:08:01   1190s] [ PostCommitDelayUpdate  ]    248   0:00:00.1  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:08:01   1190s] [ IncrDelayCalc          ]     65   0:00:00.6  (  12.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:08:01   1190s] [ RefinePlace            ]      1   0:00:00.8  (  17.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:08:01   1190s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 19:08:01   1190s] [ IncrTimingUpdate       ]     17   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.1
[01/10 19:08:01   1190s] [ MISC                   ]          0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:01   1190s] ---------------------------------------------------------------------------------------------
[01/10 19:08:01   1190s]  AreaOpt #2 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[01/10 19:08:01   1190s] ---------------------------------------------------------------------------------------------
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3272.5M, EPOCH TIME: 1704906481.229026
[01/10 19:08:01   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:08:01   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:3215.5M, EPOCH TIME: 1704906481.278445
[01/10 19:08:01   1190s] TotalInstCnt at PhyDesignMc Destruction: 9516
[01/10 19:08:01   1190s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3215.48M, totSessionCpu=0:19:51).
[01/10 19:08:01   1190s] postCtsLateCongRepair #1 0
[01/10 19:08:01   1190s] postCtsLateCongRepair #1 0
[01/10 19:08:01   1190s] postCtsLateCongRepair #1 0
[01/10 19:08:01   1190s] postCtsLateCongRepair #1 0
[01/10 19:08:01   1190s] Starting local wire reclaim
[01/10 19:08:01   1190s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3215.5M, EPOCH TIME: 1704906481.338790
[01/10 19:08:01   1190s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3215.5M, EPOCH TIME: 1704906481.340900
[01/10 19:08:01   1190s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3215.5M, EPOCH TIME: 1704906481.341042
[01/10 19:08:01   1190s] Processing tracks to init pin-track alignment.
[01/10 19:08:01   1190s] z: 2, totalTracks: 1
[01/10 19:08:01   1190s] z: 4, totalTracks: 1
[01/10 19:08:01   1190s] z: 6, totalTracks: 1
[01/10 19:08:01   1190s] z: 8, totalTracks: 1
[01/10 19:08:01   1190s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:08:01   1190s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3215.5M, EPOCH TIME: 1704906481.353304
[01/10 19:08:01   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:01   1190s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:08:01   1190s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.052, MEM:3215.5M, EPOCH TIME: 1704906481.405299
[01/10 19:08:01   1190s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3215.5M, EPOCH TIME: 1704906481.405482
[01/10 19:08:01   1190s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3215.5M, EPOCH TIME: 1704906481.405570
[01/10 19:08:01   1190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3215.5MB).
[01/10 19:08:01   1190s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.067, MEM:3215.5M, EPOCH TIME: 1704906481.407718
[01/10 19:08:01   1190s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.067, MEM:3215.5M, EPOCH TIME: 1704906481.407803
[01/10 19:08:01   1190s] TDRefine: refinePlace mode is spiral
[01/10 19:08:01   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.11
[01/10 19:08:01   1190s] OPERPROF:   Starting RefinePlace at level 2, MEM:3215.5M, EPOCH TIME: 1704906481.407912
[01/10 19:08:01   1190s] *** Starting refinePlace (0:19:51 mem=3215.5M) ***
[01/10 19:08:01   1190s] Total net bbox length = 1.723e+05 (8.089e+04 9.136e+04) (ext = 1.304e+04)
[01/10 19:08:01   1190s] 
[01/10 19:08:01   1190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:01   1190s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:01   1190s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:01   1190s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3215.5M, EPOCH TIME: 1704906481.429520
[01/10 19:08:01   1190s] Starting refinePlace ...
[01/10 19:08:01   1190s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:01   1190s] One DDP V2 for no tweak run.
[01/10 19:08:01   1190s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3215.5M, EPOCH TIME: 1704906481.435027
[01/10 19:08:01   1190s] OPERPROF:         Starting spMPad at level 5, MEM:3221.6M, EPOCH TIME: 1704906481.462322
[01/10 19:08:01   1190s] OPERPROF:           Starting spContextMPad at level 6, MEM:3221.6M, EPOCH TIME: 1704906481.463422
[01/10 19:08:01   1190s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3221.6M, EPOCH TIME: 1704906481.463510
[01/10 19:08:01   1190s] MP Top (9475): mp=1.050. U=0.714.
[01/10 19:08:01   1190s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.006, MEM:3221.6M, EPOCH TIME: 1704906481.468755
[01/10 19:08:01   1190s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3221.6M, EPOCH TIME: 1704906481.473123
[01/10 19:08:01   1190s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3221.6M, EPOCH TIME: 1704906481.473218
[01/10 19:08:01   1190s] OPERPROF:             Starting InitSKP at level 7, MEM:3221.6M, EPOCH TIME: 1704906481.473668
[01/10 19:08:01   1190s] no activity file in design. spp won't run.
[01/10 19:08:01   1190s] no activity file in design. spp won't run.
[01/10 19:08:02   1191s] *** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
[01/10 19:08:02   1191s] OPERPROF:             Finished InitSKP at level 7, CPU:0.760, REAL:0.765, MEM:3237.1M, EPOCH TIME: 1704906482.238989
[01/10 19:08:02   1191s] Timing cost in AAE based: 902.6571991009459452
[01/10 19:08:02   1191s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.910, REAL:0.915, MEM:3244.2M, EPOCH TIME: 1704906482.387871
[01/10 19:08:02   1191s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.920, REAL:0.917, MEM:3244.2M, EPOCH TIME: 1704906482.389752
[01/10 19:08:02   1191s] SKP cleared!
[01/10 19:08:02   1191s] AAE Timing clean up.
[01/10 19:08:02   1191s] Tweakage: fix icg 1, fix clk 0.
[01/10 19:08:02   1191s] Tweakage: density cost 1, scale 0.4.
[01/10 19:08:02   1191s] Tweakage: activity cost 0, scale 1.0.
[01/10 19:08:02   1191s] Tweakage: timing cost on, scale 1.0.
[01/10 19:08:02   1191s] OPERPROF:         Starting CoreOperation at level 5, MEM:3244.2M, EPOCH TIME: 1704906482.394186
[01/10 19:08:02   1191s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3244.2M, EPOCH TIME: 1704906482.404211
[01/10 19:08:03   1192s] Tweakage swap 858 pairs.
[01/10 19:08:04   1193s] Tweakage swap 144 pairs.
[01/10 19:08:04   1193s] Tweakage swap 36 pairs.
[01/10 19:08:04   1194s] Tweakage swap 2 pairs.
[01/10 19:08:05   1194s] Tweakage swap 45 pairs.
[01/10 19:08:05   1195s] Tweakage swap 8 pairs.
[01/10 19:08:06   1195s] Tweakage swap 0 pairs.
[01/10 19:08:06   1195s] Tweakage swap 0 pairs.
[01/10 19:08:07   1196s] Tweakage swap 7 pairs.
[01/10 19:08:08   1197s] Tweakage swap 1 pairs.
[01/10 19:08:08   1198s] Tweakage swap 0 pairs.
[01/10 19:08:09   1198s] Tweakage swap 0 pairs.
[01/10 19:08:09   1198s] Tweakage swap 386 pairs.
[01/10 19:08:09   1199s] Tweakage swap 59 pairs.
[01/10 19:08:10   1199s] Tweakage swap 22 pairs.
[01/10 19:08:10   1199s] Tweakage swap 0 pairs.
[01/10 19:08:10   1200s] Tweakage swap 60 pairs.
[01/10 19:08:11   1200s] Tweakage swap 9 pairs.
[01/10 19:08:11   1200s] Tweakage swap 8 pairs.
[01/10 19:08:11   1200s] Tweakage swap 0 pairs.
[01/10 19:08:11   1201s] Tweakage swap 13 pairs.
[01/10 19:08:12   1201s] Tweakage swap 0 pairs.
[01/10 19:08:12   1201s] Tweakage swap 4 pairs.
[01/10 19:08:12   1201s] Tweakage swap 0 pairs.
[01/10 19:08:12   1201s] Tweakage move 268 insts.
[01/10 19:08:12   1201s] Tweakage move 43 insts.
[01/10 19:08:12   1202s] Tweakage move 3 insts.
[01/10 19:08:12   1202s] Tweakage move 0 insts.
[01/10 19:08:12   1202s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:10.390, REAL:10.390, MEM:3244.2M, EPOCH TIME: 1704906492.793841
[01/10 19:08:12   1202s] OPERPROF:         Finished CoreOperation at level 5, CPU:10.400, REAL:10.401, MEM:3244.2M, EPOCH TIME: 1704906492.794743
[01/10 19:08:12   1202s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:11.360, REAL:11.362, MEM:3244.2M, EPOCH TIME: 1704906492.796931
[01/10 19:08:12   1202s] Move report: Congestion aware Tweak moves 2078 insts, mean move: 2.89 um, max move: 33.71 um 
[01/10 19:08:12   1202s] 	Max move on inst (FE_OFC596_genblk1_pcpi_mul_rs1_12): (190.80, 167.20) --> (222.80, 165.49)
[01/10 19:08:12   1202s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:11.4, real=0:00:11.0, mem=3244.2mb) @(0:19:51 - 0:20:02).
[01/10 19:08:12   1202s] 
[01/10 19:08:12   1202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:08:13   1202s] Move report: legalization moves 150 insts, mean move: 2.54 um, max move: 10.60 um spiral
[01/10 19:08:13   1202s] 	Max move on inst (FE_OFC138_genblk1_pcpi_mul_rs1_8): (189.60, 163.78) --> (200.20, 163.78)
[01/10 19:08:13   1202s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/10 19:08:13   1202s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:08:13   1202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3244.2MB) @(0:20:02 - 0:20:02).
[01/10 19:08:13   1202s] Move report: Detail placement moves 2105 insts, mean move: 2.90 um, max move: 33.71 um 
[01/10 19:08:13   1202s] 	Max move on inst (FE_OFC596_genblk1_pcpi_mul_rs1_12): (190.80, 167.20) --> (222.80, 165.49)
[01/10 19:08:13   1202s] 	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 3244.2MB
[01/10 19:08:13   1202s] Statistics of distance of Instance movement in refine placement:
[01/10 19:08:13   1202s]   maximum (X+Y) =        33.71 um
[01/10 19:08:13   1202s]   inst (FE_OFC596_genblk1_pcpi_mul_rs1_12) with max move: (190.8, 167.2) -> (222.8, 165.49)
[01/10 19:08:13   1202s]   mean    (X+Y) =         2.90 um
[01/10 19:08:13   1202s] Summary Report:
[01/10 19:08:13   1202s] Instances move: 2105 (out of 9475 movable)
[01/10 19:08:13   1202s] Instances flipped: 0
[01/10 19:08:13   1202s] Mean displacement: 2.90 um
[01/10 19:08:13   1202s] Max displacement: 33.71 um (Instance: FE_OFC596_genblk1_pcpi_mul_rs1_12) (190.8, 167.2) -> (222.8, 165.49)
[01/10 19:08:13   1202s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/10 19:08:13   1202s] Total instances moved : 2105
[01/10 19:08:13   1202s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:11.780, REAL:11.771, MEM:3244.2M, EPOCH TIME: 1704906493.200916
[01/10 19:08:13   1202s] Total net bbox length = 1.717e+05 (8.037e+04 9.135e+04) (ext = 1.298e+04)
[01/10 19:08:13   1202s] Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 3244.2MB
[01/10 19:08:13   1202s] [CPU] RefinePlace/total (cpu=0:00:11.8, real=0:00:12.0, mem=3244.2MB) @(0:19:51 - 0:20:02).
[01/10 19:08:13   1202s] *** Finished refinePlace (0:20:02 mem=3244.2M) ***
[01/10 19:08:13   1202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.11
[01/10 19:08:13   1202s] OPERPROF:   Finished RefinePlace at level 2, CPU:11.820, REAL:11.798, MEM:3244.2M, EPOCH TIME: 1704906493.206381
[01/10 19:08:13   1202s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3244.2M, EPOCH TIME: 1704906493.206472
[01/10 19:08:13   1202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9516).
[01/10 19:08:13   1202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:13   1202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:13   1202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:13   1202s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.058, MEM:3218.2M, EPOCH TIME: 1704906493.264042
[01/10 19:08:13   1202s] OPERPROF: Finished RefinePlace2 at level 1, CPU:11.940, REAL:11.925, MEM:3218.2M, EPOCH TIME: 1704906493.264277
[01/10 19:08:13   1202s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:08:13   1202s] #################################################################################
[01/10 19:08:13   1202s] # Design Stage: PreRoute
[01/10 19:08:13   1202s] # Design Name: picorv32
[01/10 19:08:13   1202s] # Design Mode: 45nm
[01/10 19:08:13   1202s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:08:13   1202s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:08:13   1202s] # Signoff Settings: SI Off 
[01/10 19:08:13   1202s] #################################################################################
[01/10 19:08:14   1203s] Calculate delays in Single mode...
[01/10 19:08:14   1203s] Topological Sorting (REAL = 0:00:00.0, MEM = 3198.7M, InitMEM = 3198.7M)
[01/10 19:08:14   1203s] Start delay calculation (fullDC) (1 T). (MEM=3198.69)
[01/10 19:08:14   1203s] End AAE Lib Interpolated Model. (MEM=3210.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:08:16   1206s] Total number of fetched objects 10530
[01/10 19:08:16   1206s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:08:16   1206s] End delay calculation. (MEM=3226.63 CPU=0:00:02.2 REAL=0:00:02.0)
[01/10 19:08:16   1206s] End delay calculation (fullDC). (MEM=3226.63 CPU=0:00:02.8 REAL=0:00:02.0)
[01/10 19:08:16   1206s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 3226.6M) ***
[01/10 19:08:18   1207s] eGR doReRoute: optGuide
[01/10 19:08:18   1207s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3226.6M, EPOCH TIME: 1704906498.010108
[01/10 19:08:18   1207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:18   1207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:18   1207s] All LLGs are deleted
[01/10 19:08:18   1207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:18   1207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:18   1207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3226.6M, EPOCH TIME: 1704906498.010304
[01/10 19:08:18   1207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3226.6M, EPOCH TIME: 1704906498.010432
[01/10 19:08:18   1207s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3179.6M, EPOCH TIME: 1704906498.011559
[01/10 19:08:18   1207s] {MMLU 0 42 10530}
[01/10 19:08:18   1207s] ### Creating LA Mngr. totSessionCpu=0:20:07 mem=3179.6M
[01/10 19:08:18   1207s] ### Creating LA Mngr, finished. totSessionCpu=0:20:07 mem=3179.6M
[01/10 19:08:18   1207s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3179.63 MB )
[01/10 19:08:18   1207s] (I)      ==================== Layers =====================
[01/10 19:08:18   1207s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:08:18   1207s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:08:18   1207s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:08:18   1207s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:08:18   1207s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:08:18   1207s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:08:18   1207s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:08:18   1207s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:08:18   1207s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:08:18   1207s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:08:18   1207s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:08:18   1207s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:08:18   1207s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:08:18   1207s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:08:18   1207s] (I)      Started Import and model ( Curr Mem: 3179.63 MB )
[01/10 19:08:18   1207s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:18   1207s] (I)      == Non-default Options ==
[01/10 19:08:18   1207s] (I)      Maximum routing layer                              : 10
[01/10 19:08:18   1207s] (I)      Minimum routing layer                              : 1
[01/10 19:08:18   1207s] (I)      Number of threads                                  : 1
[01/10 19:08:18   1207s] (I)      Method to set GCell size                           : row
[01/10 19:08:18   1207s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:08:18   1207s] (I)      Use row-based GCell size
[01/10 19:08:18   1207s] (I)      Use row-based GCell align
[01/10 19:08:18   1207s] (I)      layer 0 area = 80000
[01/10 19:08:18   1207s] (I)      layer 1 area = 80000
[01/10 19:08:18   1207s] (I)      layer 2 area = 80000
[01/10 19:08:18   1207s] (I)      layer 3 area = 80000
[01/10 19:08:18   1207s] (I)      layer 4 area = 80000
[01/10 19:08:18   1207s] (I)      layer 5 area = 80000
[01/10 19:08:18   1207s] (I)      layer 6 area = 80000
[01/10 19:08:18   1207s] (I)      layer 7 area = 80000
[01/10 19:08:18   1207s] (I)      layer 8 area = 80000
[01/10 19:08:18   1207s] (I)      layer 9 area = 400000
[01/10 19:08:18   1207s] (I)      GCell unit size   : 3420
[01/10 19:08:18   1207s] (I)      GCell multiplier  : 1
[01/10 19:08:18   1207s] (I)      GCell row height  : 3420
[01/10 19:08:18   1207s] (I)      Actual row height : 3420
[01/10 19:08:18   1207s] (I)      GCell align ref   : 30000 30020
[01/10 19:08:18   1207s] [NR-eGR] Track table information for default rule: 
[01/10 19:08:18   1207s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:08:18   1207s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:08:18   1207s] (I)      ================== Default via ===================
[01/10 19:08:18   1207s] (I)      +----+------------------+------------------------+
[01/10 19:08:18   1207s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:08:18   1207s] (I)      +----+------------------+------------------------+
[01/10 19:08:18   1207s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:08:18   1207s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:08:18   1207s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:08:18   1207s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:08:18   1207s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:08:18   1207s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:08:18   1207s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:08:18   1207s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:08:18   1207s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:08:18   1207s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:08:18   1207s] (I)      +----+------------------+------------------------+
[01/10 19:08:18   1207s] [NR-eGR] Read 4704 PG shapes
[01/10 19:08:18   1207s] [NR-eGR] Read 0 clock shapes
[01/10 19:08:18   1207s] [NR-eGR] Read 0 other shapes
[01/10 19:08:18   1207s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:08:18   1207s] [NR-eGR] #Instance Blockages : 392740
[01/10 19:08:18   1207s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:08:18   1207s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:08:18   1207s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:08:18   1207s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:08:18   1207s] [NR-eGR] #Other Blockages    : 0
[01/10 19:08:18   1207s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:08:18   1207s] [NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9033
[01/10 19:08:18   1207s] [NR-eGR] Read 10512 nets ( ignored 42 )
[01/10 19:08:18   1207s] (I)      early_global_route_priority property id does not exist.
[01/10 19:08:18   1207s] (I)      Read Num Blocks=397444  Num Prerouted Wires=9033  Num CS=0
[01/10 19:08:18   1207s] (I)      Layer 0 (H) : #blockages 393340 : #preroutes 2009
[01/10 19:08:18   1207s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 2954
[01/10 19:08:18   1207s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1967
[01/10 19:08:18   1207s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1121
[01/10 19:08:18   1207s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 853
[01/10 19:08:18   1207s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 129
[01/10 19:08:18   1207s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:08:18   1207s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:08:18   1207s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:08:18   1207s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:08:18   1207s] (I)      Number of ignored nets                =     42
[01/10 19:08:18   1207s] (I)      Number of connected nets              =      0
[01/10 19:08:18   1207s] (I)      Number of fixed nets                  =     42.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of clock nets                  =     42.  Ignored: No
[01/10 19:08:18   1207s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:08:18   1207s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:08:18   1207s] (I)      Ndr track 0 does not exist
[01/10 19:08:18   1207s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:08:18   1207s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:08:18   1207s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:08:18   1207s] (I)      Site width          :   400  (dbu)
[01/10 19:08:18   1207s] (I)      Row height          :  3420  (dbu)
[01/10 19:08:18   1207s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:08:18   1207s] (I)      GCell width         :  3420  (dbu)
[01/10 19:08:18   1207s] (I)      GCell height        :  3420  (dbu)
[01/10 19:08:18   1207s] (I)      Grid                :   146   136    10
[01/10 19:08:18   1207s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:08:18   1207s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:08:18   1207s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:08:18   1207s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:08:18   1207s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:08:18   1207s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:08:18   1207s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:08:18   1207s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:08:18   1207s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:08:18   1207s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:08:18   1207s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:08:18   1207s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:08:18   1207s] (I)      --------------------------------------------------------
[01/10 19:08:18   1207s] 
[01/10 19:08:18   1207s] [NR-eGR] ============ Routing rule table ============
[01/10 19:08:18   1207s] [NR-eGR] Rule id: 0  Nets: 10470
[01/10 19:08:18   1207s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:08:18   1207s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:08:18   1207s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:08:18   1207s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:08:18   1207s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:08:18   1207s] [NR-eGR] ========================================
[01/10 19:08:18   1207s] [NR-eGR] 
[01/10 19:08:18   1207s] (I)      =============== Blocked Tracks ===============
[01/10 19:08:18   1207s] (I)      +-------+---------+----------+---------------+
[01/10 19:08:18   1207s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:08:18   1207s] (I)      +-------+---------+----------+---------------+
[01/10 19:08:18   1207s] (I)      |     1 |  179434 |   132124 |        73.63% |
[01/10 19:08:18   1207s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:08:18   1207s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:08:18   1207s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:08:18   1207s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:08:18   1207s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:08:18   1207s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:08:18   1207s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:08:18   1207s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:08:18   1207s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:08:18   1207s] (I)      +-------+---------+----------+---------------+
[01/10 19:08:18   1207s] (I)      Finished Import and model ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 3204.82 MB )
[01/10 19:08:18   1207s] (I)      Reset routing kernel
[01/10 19:08:18   1207s] (I)      Started Global Routing ( Curr Mem: 3204.82 MB )
[01/10 19:08:18   1207s] (I)      totalPins=35985  totalGlobalPin=34915 (97.03%)
[01/10 19:08:18   1207s] (I)      total 2D Cap : 1492532 = (760090 H, 732442 V)
[01/10 19:08:18   1207s] [NR-eGR] Layer group 1: route 10470 net(s) in layer range [1, 10]
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1a Route ============
[01/10 19:08:18   1207s] (I)      Usage: 111301 = (54558 H, 56743 V) = (7.18% H, 7.75% V) = (9.329e+04um H, 9.703e+04um V)
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1b Route ============
[01/10 19:08:18   1207s] (I)      Usage: 111301 = (54558 H, 56743 V) = (7.18% H, 7.75% V) = (9.329e+04um H, 9.703e+04um V)
[01/10 19:08:18   1207s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.903247e+05um
[01/10 19:08:18   1207s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:08:18   1207s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1c Route ============
[01/10 19:08:18   1207s] (I)      Usage: 111301 = (54558 H, 56743 V) = (7.18% H, 7.75% V) = (9.329e+04um H, 9.703e+04um V)
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1d Route ============
[01/10 19:08:18   1207s] (I)      Usage: 111301 = (54558 H, 56743 V) = (7.18% H, 7.75% V) = (9.329e+04um H, 9.703e+04um V)
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1e Route ============
[01/10 19:08:18   1207s] (I)      Usage: 111301 = (54558 H, 56743 V) = (7.18% H, 7.75% V) = (9.329e+04um H, 9.703e+04um V)
[01/10 19:08:18   1207s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.903247e+05um
[01/10 19:08:18   1207s] (I)      
[01/10 19:08:18   1207s] (I)      ============  Phase 1l Route ============
[01/10 19:08:18   1208s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:08:18   1208s] (I)      Layer  1:      47260       159        31      121401       56079    (68.40%) 
[01/10 19:08:18   1208s] (I)      Layer  2:     166142     47721         2           0      168520    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  3:     177067     43668         0           0      177480    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  4:     166142     18279         4           0      168520    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  5:     177067      8865         0           0      177480    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  6:     166142      1871         0           0      168520    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  7:     177067       436         0           0      177480    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  8:     166142       243         2           0      168520    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer  9:     176163        68         0           0      177480    ( 0.00%) 
[01/10 19:08:18   1208s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:08:18   1208s] (I)      Total:       1482253    121310        39      124964     1503923    ( 7.67%) 
[01/10 19:08:18   1208s] (I)      
[01/10 19:08:18   1208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:08:18   1208s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:08:18   1208s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:08:18   1208s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:08:18   1208s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:08:18   1208s] [NR-eGR]  Metal1 ( 1)        29( 0.47%)         0( 0.00%)   ( 0.47%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:08:18   1208s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:08:18   1208s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:08:18   1208s] [NR-eGR]        Total        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:08:18   1208s] [NR-eGR] 
[01/10 19:08:18   1208s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 3212.82 MB )
[01/10 19:08:18   1208s] (I)      total 2D Cap : 1493712 = (760666 H, 733046 V)
[01/10 19:08:18   1208s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:08:18   1208s] (I)      ============= Track Assignment ============
[01/10 19:08:18   1208s] (I)      Started Track Assignment (1T) ( Curr Mem: 3212.82 MB )
[01/10 19:08:18   1208s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:08:18   1208s] (I)      Run Multi-thread track assignment
[01/10 19:08:18   1208s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3212.82 MB )
[01/10 19:08:18   1208s] (I)      Started Export ( Curr Mem: 3212.82 MB )
[01/10 19:08:19   1208s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:08:19   1208s] [NR-eGR] ------------------------------------
[01/10 19:08:19   1208s] [NR-eGR]  Metal1   (1H)         14003  39258 
[01/10 19:08:19   1208s] [NR-eGR]  Metal2   (2V)         70249  26413 
[01/10 19:08:19   1208s] [NR-eGR]  Metal3   (3H)         71841   5422 
[01/10 19:08:19   1208s] [NR-eGR]  Metal4   (4V)         30800   1927 
[01/10 19:08:19   1208s] [NR-eGR]  Metal5   (5H)         15070    632 
[01/10 19:08:19   1208s] [NR-eGR]  Metal6   (6V)          3224     45 
[01/10 19:08:19   1208s] [NR-eGR]  Metal7   (7H)           727     27 
[01/10 19:08:19   1208s] [NR-eGR]  Metal8   (8V)           435     10 
[01/10 19:08:19   1208s] [NR-eGR]  Metal9   (9H)           111      4 
[01/10 19:08:19   1208s] [NR-eGR]  Metal10  (10V)            2      1 
[01/10 19:08:19   1208s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:08:19   1208s] [NR-eGR] ------------------------------------
[01/10 19:08:19   1208s] [NR-eGR]           Total       206462  73739 
[01/10 19:08:19   1208s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:08:19   1208s] [NR-eGR] Total half perimeter of net bounding box: 171713um
[01/10 19:08:19   1208s] [NR-eGR] Total length: 206462um, number of vias: 73739
[01/10 19:08:19   1208s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:08:19   1208s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:08:19   1208s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:08:19   1208s] (I)      Finished Export ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3203.31 MB )
[01/10 19:08:19   1208s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.25 sec, Curr Mem: 3178.31 MB )
[01/10 19:08:19   1208s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:08:19   1208s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:08:19   1208s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:08:19   1208s] (I)       Early Global Route kernel              100.00%  5882.44 sec  5883.69 sec  1.25 sec  1.24 sec 
[01/10 19:08:19   1208s] (I)       +-Import and model                      34.35%  5882.45 sec  5882.88 sec  0.43 sec  0.43 sec 
[01/10 19:08:19   1208s] (I)       | +-Create place DB                      5.12%  5882.45 sec  5882.51 sec  0.06 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)       | | +-Import place data                  5.10%  5882.45 sec  5882.51 sec  0.06 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read instances and placement     1.20%  5882.45 sec  5882.46 sec  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read nets                        3.86%  5882.46 sec  5882.51 sec  0.05 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)       | +-Create route DB                     28.37%  5882.51 sec  5882.87 sec  0.35 sec  0.36 sec 
[01/10 19:08:19   1208s] (I)       | | +-Import route data (1T)            28.31%  5882.51 sec  5882.87 sec  0.35 sec  0.36 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read blockages ( Layer 1-10 )   18.96%  5882.52 sec  5882.76 sec  0.24 sec  0.24 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read routing blockages         0.00%  5882.52 sec  5882.52 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read instance blockages       18.69%  5882.52 sec  5882.75 sec  0.23 sec  0.23 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read PG blockages              0.10%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read clock blockages           0.01%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read other blockages           0.01%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read halo blockages            0.02%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Read boundary cut boxes        0.00%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read blackboxes                  0.00%  5882.76 sec  5882.76 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read prerouted                   1.24%  5882.76 sec  5882.77 sec  0.02 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read unlegalized nets            0.32%  5882.77 sec  5882.78 sec  0.00 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Read nets                        0.36%  5882.78 sec  5882.78 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Set up via pillars               0.01%  5882.78 sec  5882.78 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Initialize 3D grid graph         0.04%  5882.79 sec  5882.79 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Model blockage capacity          6.14%  5882.79 sec  5882.86 sec  0.08 sec  0.07 sec 
[01/10 19:08:19   1208s] (I)       | | | | +-Initialize 3D capacity         5.94%  5882.79 sec  5882.86 sec  0.07 sec  0.07 sec 
[01/10 19:08:19   1208s] (I)       | +-Read aux data                        0.00%  5882.87 sec  5882.87 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | +-Others data preparation              0.09%  5882.87 sec  5882.87 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | +-Create route kernel                  0.56%  5882.87 sec  5882.88 sec  0.01 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       +-Global Routing                        21.61%  5882.88 sec  5883.15 sec  0.27 sec  0.26 sec 
[01/10 19:08:19   1208s] (I)       | +-Initialization                       0.26%  5882.88 sec  5882.88 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | +-Net group 1                         20.25%  5882.88 sec  5883.13 sec  0.25 sec  0.25 sec 
[01/10 19:08:19   1208s] (I)       | | +-Generate topology                  1.54%  5882.88 sec  5882.90 sec  0.02 sec  0.02 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1a                           4.25%  5882.91 sec  5882.96 sec  0.05 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Pattern routing (1T)             3.72%  5882.91 sec  5882.95 sec  0.05 sec  0.04 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Add via demand to 2D             0.45%  5882.95 sec  5882.96 sec  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1b                           0.02%  5882.96 sec  5882.96 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1c                           0.00%  5882.96 sec  5882.96 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1d                           0.00%  5882.96 sec  5882.96 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1e                           0.03%  5882.96 sec  5882.96 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Route legalization               0.00%  5882.96 sec  5882.96 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | | +-Phase 1l                          13.84%  5882.96 sec  5883.13 sec  0.17 sec  0.17 sec 
[01/10 19:08:19   1208s] (I)       | | | +-Layer assignment (1T)           13.57%  5882.96 sec  5883.13 sec  0.17 sec  0.17 sec 
[01/10 19:08:19   1208s] (I)       | +-Clean cong LA                        0.00%  5883.13 sec  5883.13 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       +-Export 3D cong map                     0.83%  5883.15 sec  5883.16 sec  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       | +-Export 2D cong map                   0.07%  5883.16 sec  5883.16 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       +-Extract Global 3D Wires                0.42%  5883.18 sec  5883.19 sec  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)       +-Track Assignment (1T)                 17.45%  5883.19 sec  5883.40 sec  0.22 sec  0.21 sec 
[01/10 19:08:19   1208s] (I)       | +-Initialization                       0.07%  5883.19 sec  5883.19 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       | +-Track Assignment Kernel             17.09%  5883.19 sec  5883.40 sec  0.21 sec  0.21 sec 
[01/10 19:08:19   1208s] (I)       | +-Free Memory                          0.00%  5883.40 sec  5883.40 sec  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)       +-Export                                22.30%  5883.40 sec  5883.68 sec  0.28 sec  0.28 sec 
[01/10 19:08:19   1208s] (I)       | +-Export DB wires                      7.12%  5883.40 sec  5883.49 sec  0.09 sec  0.09 sec 
[01/10 19:08:19   1208s] (I)       | | +-Export all nets                    5.32%  5883.41 sec  5883.48 sec  0.07 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)       | | +-Set wire vias                      1.28%  5883.48 sec  5883.49 sec  0.02 sec  0.02 sec 
[01/10 19:08:19   1208s] (I)       | +-Report wirelength                    2.80%  5883.49 sec  5883.53 sec  0.03 sec  0.03 sec 
[01/10 19:08:19   1208s] (I)       | +-Update net boxes                     3.23%  5883.53 sec  5883.57 sec  0.04 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)       | +-Update timing                        9.06%  5883.57 sec  5883.68 sec  0.11 sec  0.11 sec 
[01/10 19:08:19   1208s] (I)       +-Postprocess design                     0.42%  5883.68 sec  5883.69 sec  0.01 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)      ===================== Summary by functions =====================
[01/10 19:08:19   1208s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:08:19   1208s] (I)      ----------------------------------------------------------------
[01/10 19:08:19   1208s] (I)        0  Early Global Route kernel      100.00%  1.25 sec  1.24 sec 
[01/10 19:08:19   1208s] (I)        1  Import and model                34.35%  0.43 sec  0.43 sec 
[01/10 19:08:19   1208s] (I)        1  Export                          22.30%  0.28 sec  0.28 sec 
[01/10 19:08:19   1208s] (I)        1  Global Routing                  21.61%  0.27 sec  0.26 sec 
[01/10 19:08:19   1208s] (I)        1  Track Assignment (1T)           17.45%  0.22 sec  0.21 sec 
[01/10 19:08:19   1208s] (I)        1  Export 3D cong map               0.83%  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        1  Postprocess design               0.42%  0.01 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        1  Extract Global 3D Wires          0.42%  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        2  Create route DB                 28.37%  0.35 sec  0.36 sec 
[01/10 19:08:19   1208s] (I)        2  Net group 1                     20.25%  0.25 sec  0.25 sec 
[01/10 19:08:19   1208s] (I)        2  Track Assignment Kernel         17.09%  0.21 sec  0.21 sec 
[01/10 19:08:19   1208s] (I)        2  Update timing                    9.06%  0.11 sec  0.11 sec 
[01/10 19:08:19   1208s] (I)        2  Export DB wires                  7.12%  0.09 sec  0.09 sec 
[01/10 19:08:19   1208s] (I)        2  Create place DB                  5.12%  0.06 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)        2  Update net boxes                 3.23%  0.04 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)        2  Report wirelength                2.80%  0.03 sec  0.03 sec 
[01/10 19:08:19   1208s] (I)        2  Create route kernel              0.56%  0.01 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Initialization                   0.32%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        3  Import route data (1T)          28.31%  0.35 sec  0.36 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1l                        13.84%  0.17 sec  0.17 sec 
[01/10 19:08:19   1208s] (I)        3  Export all nets                  5.32%  0.07 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)        3  Import place data                5.10%  0.06 sec  0.06 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1a                         4.25%  0.05 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)        3  Generate topology                1.54%  0.02 sec  0.02 sec 
[01/10 19:08:19   1208s] (I)        3  Set wire vias                    1.28%  0.02 sec  0.02 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        4  Read blockages ( Layer 1-10 )   18.96%  0.24 sec  0.24 sec 
[01/10 19:08:19   1208s] (I)        4  Layer assignment (1T)           13.57%  0.17 sec  0.17 sec 
[01/10 19:08:19   1208s] (I)        4  Model blockage capacity          6.14%  0.08 sec  0.07 sec 
[01/10 19:08:19   1208s] (I)        4  Read nets                        4.22%  0.05 sec  0.05 sec 
[01/10 19:08:19   1208s] (I)        4  Pattern routing (1T)             3.72%  0.05 sec  0.04 sec 
[01/10 19:08:19   1208s] (I)        4  Read prerouted                   1.24%  0.02 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        4  Read instances and placement     1.20%  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        4  Add via demand to 2D             0.45%  0.01 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        4  Read unlegalized nets            0.32%  0.00 sec  0.01 sec 
[01/10 19:08:19   1208s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read instance blockages         18.69%  0.23 sec  0.23 sec 
[01/10 19:08:19   1208s] (I)        5  Initialize 3D capacity           5.94%  0.07 sec  0.07 sec 
[01/10 19:08:19   1208s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:08:19   1208s] Extraction called for design 'picorv32' of instances=9516 and nets=10703 using extraction engine 'preRoute' .
[01/10 19:08:19   1208s] PreRoute RC Extraction called for design picorv32.
[01/10 19:08:19   1208s] RC Extraction called in multi-corner(1) mode.
[01/10 19:08:19   1208s] RCMode: PreRoute
[01/10 19:08:19   1208s]       RC Corner Indexes            0   
[01/10 19:08:19   1208s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:08:19   1208s] Resistance Scaling Factor    : 1.00000 
[01/10 19:08:19   1208s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:08:19   1208s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:08:19   1208s] Shrink Factor                : 1.00000
[01/10 19:08:19   1208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:08:19   1208s] Using Quantus QRC technology file ...
[01/10 19:08:19   1208s] 
[01/10 19:08:19   1208s] Trim Metal Layers:
[01/10 19:08:19   1208s] LayerId::1 widthSet size::2
[01/10 19:08:19   1208s] LayerId::2 widthSet size::2
[01/10 19:08:19   1208s] LayerId::3 widthSet size::2
[01/10 19:08:19   1208s] LayerId::4 widthSet size::2
[01/10 19:08:19   1208s] LayerId::5 widthSet size::2
[01/10 19:08:19   1208s] LayerId::6 widthSet size::2
[01/10 19:08:19   1208s] LayerId::7 widthSet size::2
[01/10 19:08:19   1208s] LayerId::8 widthSet size::2
[01/10 19:08:19   1208s] LayerId::9 widthSet size::2
[01/10 19:08:19   1208s] LayerId::10 widthSet size::2
[01/10 19:08:19   1208s] LayerId::11 widthSet size::2
[01/10 19:08:19   1208s] Updating RC grid for preRoute extraction ...
[01/10 19:08:19   1208s] eee: pegSigSF::1.070000
[01/10 19:08:19   1208s] Initializing multi-corner resistance tables ...
[01/10 19:08:19   1208s] eee: l::1 avDens::0.140555 usedTrk::2504.682393 availTrk::17820.000000 sigTrk::2504.682393
[01/10 19:08:19   1208s] eee: l::2 avDens::0.281558 usedTrk::4116.511656 availTrk::14620.500000 sigTrk::4116.511656
[01/10 19:08:19   1208s] eee: l::3 avDens::0.270822 usedTrk::4216.703810 availTrk::15570.000000 sigTrk::4216.703810
[01/10 19:08:19   1208s] eee: l::4 avDens::0.124030 usedTrk::1813.376109 availTrk::14620.500000 sigTrk::1813.376109
[01/10 19:08:19   1208s] eee: l::5 avDens::0.060606 usedTrk::899.996080 availTrk::14850.000000 sigTrk::899.996080
[01/10 19:08:19   1208s] eee: l::6 avDens::0.017123 usedTrk::193.253656 availTrk::11286.000000 sigTrk::193.253656
[01/10 19:08:19   1208s] eee: l::7 avDens::0.019238 usedTrk::48.480731 availTrk::2520.000000 sigTrk::48.480731
[01/10 19:08:19   1208s] eee: l::8 avDens::0.015757 usedTrk::26.944942 availTrk::1710.000000 sigTrk::26.944942
[01/10 19:08:19   1208s] eee: l::9 avDens::0.014368 usedTrk::7.758830 availTrk::540.000000 sigTrk::7.758830
[01/10 19:08:19   1208s] eee: l::10 avDens::0.055547 usedTrk::81.687018 availTrk::1470.600000 sigTrk::81.687018
[01/10 19:08:19   1208s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:08:19   1208s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:08:19   1208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248531 uaWl=1.000000 uaWlH=0.231819 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:08:19   1208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3172.309M)
[01/10 19:08:20   1209s] Compute RC Scale Done ...
[01/10 19:08:20   1209s] OPERPROF: Starting HotSpotCal at level 1, MEM:3191.4M, EPOCH TIME: 1704906500.075354
[01/10 19:08:20   1209s] [hotspot] +------------+---------------+---------------+
[01/10 19:08:20   1209s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 19:08:20   1209s] [hotspot] +------------+---------------+---------------+
[01/10 19:08:20   1209s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 19:08:20   1209s] [hotspot] +------------+---------------+---------------+
[01/10 19:08:20   1209s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:08:20   1209s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 19:08:20   1209s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:3191.4M, EPOCH TIME: 1704906500.080047
[01/10 19:08:20   1209s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/10 19:08:20   1209s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 19:08:20   1209s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:09.4/2:20:15.1 (0.1), mem = 3191.4M
[01/10 19:08:20   1209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.16
[01/10 19:08:20   1209s] ### Creating RouteCongInterface, started
[01/10 19:08:20   1209s] 
[01/10 19:08:20   1209s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:08:20   1209s] 
[01/10 19:08:20   1209s] #optDebug: {0, 1.000}
[01/10 19:08:20   1209s] ### Creating RouteCongInterface, finished
[01/10 19:08:20   1209s] Updated routing constraints on 0 nets.
[01/10 19:08:20   1209s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.16
[01/10 19:08:20   1209s] Bottom Preferred Layer:
[01/10 19:08:20   1209s] +---------------+------------+----------+
[01/10 19:08:20   1209s] |     Layer     |    CLK     |   Rule   |
[01/10 19:08:20   1209s] +---------------+------------+----------+
[01/10 19:08:20   1209s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:08:20   1209s] +---------------+------------+----------+
[01/10 19:08:20   1209s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:08:20   1209s] +---------------+------------+----------+
[01/10 19:08:20   1209s] Via Pillar Rule:
[01/10 19:08:20   1209s]     None
[01/10 19:08:20   1209s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:09.4/2:20:15.2 (0.1), mem = 3191.4M
[01/10 19:08:20   1209s] 
[01/10 19:08:20   1209s] =============================================================================================
[01/10 19:08:20   1209s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/10 19:08:20   1209s] =============================================================================================
[01/10 19:08:20   1209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:08:20   1209s] ---------------------------------------------------------------------------------------------
[01/10 19:08:20   1209s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  78.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 19:08:20   1209s] [ MISC                   ]          0:00:00.0  (  21.9 % )     0:00:00.0 /  0:00:00.0    0.6
[01/10 19:08:20   1209s] ---------------------------------------------------------------------------------------------
[01/10 19:08:20   1209s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:08:20   1209s] ---------------------------------------------------------------------------------------------
[01/10 19:08:20   1209s] 
[01/10 19:08:20   1209s] End: GigaOpt Route Type Constraints Refinement
[01/10 19:08:20   1209s] skip EGR on cluster skew clock nets.
[01/10 19:08:20   1209s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:08:20   1209s] #################################################################################
[01/10 19:08:20   1209s] # Design Stage: PreRoute
[01/10 19:08:20   1209s] # Design Name: picorv32
[01/10 19:08:20   1209s] # Design Mode: 45nm
[01/10 19:08:20   1209s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:08:20   1209s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:08:20   1209s] # Signoff Settings: SI Off 
[01/10 19:08:20   1209s] #################################################################################
[01/10 19:08:20   1210s] Calculate delays in Single mode...
[01/10 19:08:21   1210s] Topological Sorting (REAL = 0:00:01.0, MEM = 3189.4M, InitMEM = 3189.4M)
[01/10 19:08:21   1210s] Start delay calculation (fullDC) (1 T). (MEM=3189.39)
[01/10 19:08:21   1210s] End AAE Lib Interpolated Model. (MEM=3200.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:08:23   1213s] Total number of fetched objects 10530
[01/10 19:08:23   1213s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:08:23   1213s] End delay calculation. (MEM=3231.05 CPU=0:00:02.1 REAL=0:00:02.0)
[01/10 19:08:23   1213s] End delay calculation (fullDC). (MEM=3231.05 CPU=0:00:02.8 REAL=0:00:02.0)
[01/10 19:08:23   1213s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 3231.1M) ***
[01/10 19:08:24   1213s] Begin: GigaOpt postEco DRV Optimization
[01/10 19:08:24   1213s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/10 19:08:24   1213s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:13.6/2:20:19.3 (0.1), mem = 3231.1M
[01/10 19:08:24   1213s] Info: 42 nets with fixed/cover wires excluded.
[01/10 19:08:24   1213s] Info: 42 clock nets excluded from IPO operation.
[01/10 19:08:24   1213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.17
[01/10 19:08:24   1213s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:08:24   1213s] ### Creating PhyDesignMc. totSessionCpu=0:20:14 mem=3231.1M
[01/10 19:08:24   1213s] OPERPROF: Starting DPlace-Init at level 1, MEM:3231.1M, EPOCH TIME: 1704906504.350414
[01/10 19:08:24   1213s] Processing tracks to init pin-track alignment.
[01/10 19:08:24   1213s] z: 2, totalTracks: 1
[01/10 19:08:24   1213s] z: 4, totalTracks: 1
[01/10 19:08:24   1213s] z: 6, totalTracks: 1
[01/10 19:08:24   1213s] z: 8, totalTracks: 1
[01/10 19:08:24   1213s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:08:24   1213s] All LLGs are deleted
[01/10 19:08:24   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:24   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:24   1213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3231.1M, EPOCH TIME: 1704906504.359865
[01/10 19:08:24   1213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3231.1M, EPOCH TIME: 1704906504.360201
[01/10 19:08:24   1213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3231.1M, EPOCH TIME: 1704906504.365261
[01/10 19:08:24   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:24   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:24   1213s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3231.1M, EPOCH TIME: 1704906504.367588
[01/10 19:08:24   1213s] Max number of tech site patterns supported in site array is 256.
[01/10 19:08:24   1213s] Core basic site is CoreSite
[01/10 19:08:24   1213s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:08:24   1213s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3231.1M, EPOCH TIME: 1704906504.412643
[01/10 19:08:24   1213s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:08:24   1213s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:08:24   1213s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:3231.1M, EPOCH TIME: 1704906504.416966
[01/10 19:08:24   1213s] Fast DP-INIT is on for default
[01/10 19:08:24   1213s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:08:24   1213s] Atter site array init, number of instance map data is 0.
[01/10 19:08:24   1213s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:3231.1M, EPOCH TIME: 1704906504.422063
[01/10 19:08:24   1213s] 
[01/10 19:08:24   1213s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:24   1213s] 
[01/10 19:08:24   1213s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:08:24   1213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:3231.1M, EPOCH TIME: 1704906504.425603
[01/10 19:08:24   1213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3231.1M, EPOCH TIME: 1704906504.425711
[01/10 19:08:24   1213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3231.1M, EPOCH TIME: 1704906504.425795
[01/10 19:08:24   1213s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3231.1MB).
[01/10 19:08:24   1213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:3231.1M, EPOCH TIME: 1704906504.427920
[01/10 19:08:24   1213s] TotalInstCnt at PhyDesignMc Initialization: 9516
[01/10 19:08:24   1213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:14 mem=3231.1M
[01/10 19:08:24   1213s] ### Creating RouteCongInterface, started
[01/10 19:08:24   1213s] 
[01/10 19:08:24   1213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[01/10 19:08:24   1213s] 
[01/10 19:08:24   1213s] #optDebug: {0, 1.000}
[01/10 19:08:24   1213s] ### Creating RouteCongInterface, finished
[01/10 19:08:24   1213s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:08:24   1213s] ### Creating LA Mngr. totSessionCpu=0:20:14 mem=3231.1M
[01/10 19:08:24   1213s] ### Creating LA Mngr, finished. totSessionCpu=0:20:14 mem=3231.1M
[01/10 19:08:25   1214s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 19:08:25   1214s] [GPS-DRV] maxDensity (design): 0.95
[01/10 19:08:25   1214s] [GPS-DRV] maxLocalDensity: 0.98
[01/10 19:08:25   1214s] [GPS-DRV] All active and enabled setup views
[01/10 19:08:25   1214s] [GPS-DRV]     default_emulate_view
[01/10 19:08:25   1214s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:08:25   1214s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:08:25   1214s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 19:08:25   1214s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 19:08:25   1214s] [GPS-DRV] timing-driven DRV settings
[01/10 19:08:25   1214s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 19:08:25   1214s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3265.4M, EPOCH TIME: 1704906505.238708
[01/10 19:08:25   1214s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3265.4M, EPOCH TIME: 1704906505.238972
[01/10 19:08:25   1215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:08:25   1215s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 19:08:25   1215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:08:25   1215s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 19:08:25   1215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:08:25   1215s] Info: violation cost 6.414733 (cap = 0.000000, tran = 6.414733, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:08:25   1215s] |    25|   130|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0| 71.42%|          |         |
[01/10 19:08:26   1215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:08:26   1215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|      20|       0|       9| 71.51%| 0:00:01.0|  3319.6M|
[01/10 19:08:26   1215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:08:26   1215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0| 71.51%| 0:00:00.0|  3319.6M|
[01/10 19:08:26   1215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:08:26   1215s] Bottom Preferred Layer:
[01/10 19:08:26   1215s] +---------------+------------+----------+
[01/10 19:08:26   1215s] |     Layer     |    CLK     |   Rule   |
[01/10 19:08:26   1215s] +---------------+------------+----------+
[01/10 19:08:26   1215s] | Metal5 (z=5)  |         38 | default  |
[01/10 19:08:26   1215s] +---------------+------------+----------+
[01/10 19:08:26   1215s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:08:26   1215s] +---------------+------------+----------+
[01/10 19:08:26   1215s] Via Pillar Rule:
[01/10 19:08:26   1215s]     None
[01/10 19:08:26   1215s] 
[01/10 19:08:26   1215s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3319.6M) ***
[01/10 19:08:26   1215s] 
[01/10 19:08:26   1215s] Total-nets :: 10532, Stn-nets :: 2, ratio :: 0.0189897 %, Total-len 206464, Stn-len 353.705
[01/10 19:08:26   1215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3300.5M, EPOCH TIME: 1704906506.552956
[01/10 19:08:26   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:08:26   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:26   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:26   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:26   1215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:3216.5M, EPOCH TIME: 1704906506.612969
[01/10 19:08:26   1215s] TotalInstCnt at PhyDesignMc Destruction: 9536
[01/10 19:08:26   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.17
[01/10 19:08:26   1215s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:20:15.9/2:20:21.6 (0.1), mem = 3216.5M
[01/10 19:08:26   1215s] 
[01/10 19:08:26   1215s] =============================================================================================
[01/10 19:08:26   1215s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/10 19:08:26   1215s] =============================================================================================
[01/10 19:08:26   1215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:08:26   1215s] ---------------------------------------------------------------------------------------------
[01/10 19:08:26   1215s] [ SlackTraversorInit     ]      1   0:00:00.4  (  17.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:08:26   1215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:26   1215s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:26   1215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:08:26   1215s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:08:26   1215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:26   1215s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:08:26   1215s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:08:26   1215s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:26   1215s] [ OptEval                ]      2   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:08:26   1215s] [ OptCommit              ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:08:26   1215s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:26   1215s] [ IncrDelayCalc          ]      9   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.2    1.1
[01/10 19:08:26   1215s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 19:08:26   1215s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.2
[01/10 19:08:26   1215s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:26   1215s] [ MISC                   ]          0:00:00.8  (  33.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:08:26   1215s] ---------------------------------------------------------------------------------------------
[01/10 19:08:26   1215s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/10 19:08:26   1215s] ---------------------------------------------------------------------------------------------
[01/10 19:08:26   1215s] 
[01/10 19:08:26   1215s] End: GigaOpt postEco DRV Optimization
[01/10 19:08:26   1215s] **INFO: Flow update: Design timing is met.
[01/10 19:08:26   1215s] Running refinePlace -preserveRouting true -hardFence false
[01/10 19:08:26   1215s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3216.5M, EPOCH TIME: 1704906506.625685
[01/10 19:08:26   1215s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3216.5M, EPOCH TIME: 1704906506.625798
[01/10 19:08:26   1215s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3216.5M, EPOCH TIME: 1704906506.625927
[01/10 19:08:26   1215s] Processing tracks to init pin-track alignment.
[01/10 19:08:26   1215s] z: 2, totalTracks: 1
[01/10 19:08:26   1215s] z: 4, totalTracks: 1
[01/10 19:08:26   1215s] z: 6, totalTracks: 1
[01/10 19:08:26   1215s] z: 8, totalTracks: 1
[01/10 19:08:26   1215s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:08:26   1215s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3216.5M, EPOCH TIME: 1704906506.638539
[01/10 19:08:26   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:26   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:26   1215s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:08:26   1216s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.054, MEM:3216.5M, EPOCH TIME: 1704906506.692292
[01/10 19:08:26   1216s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3216.5M, EPOCH TIME: 1704906506.692477
[01/10 19:08:26   1216s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3216.5M, EPOCH TIME: 1704906506.692559
[01/10 19:08:26   1216s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3216.5MB).
[01/10 19:08:26   1216s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.069, MEM:3216.5M, EPOCH TIME: 1704906506.694714
[01/10 19:08:26   1216s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.069, MEM:3216.5M, EPOCH TIME: 1704906506.694786
[01/10 19:08:26   1216s] TDRefine: refinePlace mode is spiral
[01/10 19:08:26   1216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.12
[01/10 19:08:26   1216s] OPERPROF:   Starting RefinePlace at level 2, MEM:3216.5M, EPOCH TIME: 1704906506.694886
[01/10 19:08:26   1216s] *** Starting refinePlace (0:20:16 mem=3216.5M) ***
[01/10 19:08:26   1216s] Total net bbox length = 1.718e+05 (8.043e+04 9.139e+04) (ext = 1.298e+04)
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:26   1216s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:26   1216s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s] Starting Small incrNP...
[01/10 19:08:26   1216s] User Input Parameters:
[01/10 19:08:26   1216s] - Congestion Driven    : Off
[01/10 19:08:26   1216s] - Timing Driven        : Off
[01/10 19:08:26   1216s] - Area-Violation Based : Off
[01/10 19:08:26   1216s] - Start Rollback Level : -5
[01/10 19:08:26   1216s] - Legalized            : On
[01/10 19:08:26   1216s] - Window Based         : Off
[01/10 19:08:26   1216s] - eDen incr mode       : Off
[01/10 19:08:26   1216s] - Small incr mode      : On
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3216.5M, EPOCH TIME: 1704906506.718589
[01/10 19:08:26   1216s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3216.5M, EPOCH TIME: 1704906506.721139
[01/10 19:08:26   1216s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.004, MEM:3216.5M, EPOCH TIME: 1704906506.725368
[01/10 19:08:26   1216s] default core: bins with density > 0.750 = 58.33 % ( 91 / 156 )
[01/10 19:08:26   1216s] Density distribution unevenness ratio = 7.951%
[01/10 19:08:26   1216s] Density distribution unevenness ratio (U70) = 7.951%
[01/10 19:08:26   1216s] Density distribution unevenness ratio (U80) = 1.340%
[01/10 19:08:26   1216s] Density distribution unevenness ratio (U90) = 0.000%
[01/10 19:08:26   1216s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.007, MEM:3216.5M, EPOCH TIME: 1704906506.725572
[01/10 19:08:26   1216s] cost 0.874419, thresh 1.000000
[01/10 19:08:26   1216s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3216.5M)
[01/10 19:08:26   1216s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:08:26   1216s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3216.5M, EPOCH TIME: 1704906506.726273
[01/10 19:08:26   1216s] Starting refinePlace ...
[01/10 19:08:26   1216s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:26   1216s] One DDP V2 for no tweak run.
[01/10 19:08:26   1216s] (I)      Default pattern map key = picorv32_default.
[01/10 19:08:26   1216s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3216.5M, EPOCH TIME: 1704906506.759892
[01/10 19:08:26   1216s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:08:26   1216s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3216.5M, EPOCH TIME: 1704906506.760016
[01/10 19:08:26   1216s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3216.5M, EPOCH TIME: 1704906506.760290
[01/10 19:08:26   1216s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3216.5M, EPOCH TIME: 1704906506.760364
[01/10 19:08:26   1216s] DDP markSite nrRow 119 nrJob 119
[01/10 19:08:26   1216s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3216.5M, EPOCH TIME: 1704906506.760847
[01/10 19:08:26   1216s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:3216.5M, EPOCH TIME: 1704906506.760924
[01/10 19:08:26   1216s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 19:08:26   1216s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3217.8MB) @(0:20:16 - 0:20:16).
[01/10 19:08:26   1216s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:08:26   1216s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:08:26   1216s] 
[01/10 19:08:26   1216s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:08:27   1216s] Move report: legalization moves 37 insts, mean move: 2.30 um, max move: 9.84 um spiral
[01/10 19:08:27   1216s] 	Max move on inst (FE_OFC645_FE_OFN78_pcpi_rs2_12): (74.60, 105.64) --> (77.60, 112.48)
[01/10 19:08:27   1216s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:08:27   1216s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:08:27   1216s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3220.8MB) @(0:20:16 - 0:20:16).
[01/10 19:08:27   1216s] Move report: Detail placement moves 37 insts, mean move: 2.30 um, max move: 9.84 um 
[01/10 19:08:27   1216s] 	Max move on inst (FE_OFC645_FE_OFN78_pcpi_rs2_12): (74.60, 105.64) --> (77.60, 112.48)
[01/10 19:08:27   1216s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3220.8MB
[01/10 19:08:27   1216s] Statistics of distance of Instance movement in refine placement:
[01/10 19:08:27   1216s]   maximum (X+Y) =         9.84 um
[01/10 19:08:27   1216s]   inst (FE_OFC645_FE_OFN78_pcpi_rs2_12) with max move: (74.6, 105.64) -> (77.6, 112.48)
[01/10 19:08:27   1216s]   mean    (X+Y) =         2.30 um
[01/10 19:08:27   1216s] Summary Report:
[01/10 19:08:27   1216s] Instances move: 37 (out of 9495 movable)
[01/10 19:08:27   1216s] Instances flipped: 0
[01/10 19:08:27   1216s] Mean displacement: 2.30 um
[01/10 19:08:27   1216s] Max displacement: 9.84 um (Instance: FE_OFC645_FE_OFN78_pcpi_rs2_12) (74.6, 105.64) -> (77.6, 112.48)
[01/10 19:08:27   1216s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:08:27   1216s] Total instances moved : 37
[01/10 19:08:27   1216s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.420, REAL:0.409, MEM:3220.8M, EPOCH TIME: 1704906507.135167
[01/10 19:08:27   1216s] Total net bbox length = 1.719e+05 (8.047e+04 9.142e+04) (ext = 1.298e+04)
[01/10 19:08:27   1216s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3220.8MB
[01/10 19:08:27   1216s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3220.8MB) @(0:20:16 - 0:20:16).
[01/10 19:08:27   1216s] *** Finished refinePlace (0:20:16 mem=3220.8M) ***
[01/10 19:08:27   1216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.12
[01/10 19:08:27   1216s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.460, REAL:0.448, MEM:3220.8M, EPOCH TIME: 1704906507.143061
[01/10 19:08:27   1216s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3220.8M, EPOCH TIME: 1704906507.143151
[01/10 19:08:27   1216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:08:27   1216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:27   1216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:27   1216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:27   1216s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.054, MEM:3217.8M, EPOCH TIME: 1704906507.197454
[01/10 19:08:27   1216s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.580, REAL:0.572, MEM:3217.8M, EPOCH TIME: 1704906507.197709
[01/10 19:08:27   1216s] **INFO: Flow update: Design timing is met.
[01/10 19:08:27   1216s] **INFO: Flow update: Design timing is met.
[01/10 19:08:27   1216s] **INFO: Flow update: Design timing is met.
[01/10 19:08:27   1216s] #optDebug: fT-D <X 1 0 0 0>
[01/10 19:08:27   1216s] Register exp ratio and priority group on 0 nets on 10550 nets : 
[01/10 19:08:27   1216s] 
[01/10 19:08:27   1216s] Active setup views:
[01/10 19:08:27   1216s]  default_emulate_view
[01/10 19:08:27   1216s]   Dominating endpoints: 0
[01/10 19:08:27   1216s]   Dominating TNS: -0.000
[01/10 19:08:27   1216s] 
[01/10 19:08:27   1216s] Extraction called for design 'picorv32' of instances=9536 and nets=10723 using extraction engine 'preRoute' .
[01/10 19:08:27   1216s] PreRoute RC Extraction called for design picorv32.
[01/10 19:08:27   1216s] RC Extraction called in multi-corner(1) mode.
[01/10 19:08:27   1216s] RCMode: PreRoute
[01/10 19:08:27   1216s]       RC Corner Indexes            0   
[01/10 19:08:27   1216s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:08:27   1216s] Resistance Scaling Factor    : 1.00000 
[01/10 19:08:27   1216s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:08:27   1216s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:08:27   1216s] Shrink Factor                : 1.00000
[01/10 19:08:27   1216s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:08:27   1216s] Using Quantus QRC technology file ...
[01/10 19:08:27   1216s] 
[01/10 19:08:27   1216s] Trim Metal Layers:
[01/10 19:08:27   1216s] LayerId::1 widthSet size::2
[01/10 19:08:27   1216s] LayerId::2 widthSet size::2
[01/10 19:08:27   1216s] LayerId::3 widthSet size::2
[01/10 19:08:27   1216s] LayerId::4 widthSet size::2
[01/10 19:08:27   1216s] LayerId::5 widthSet size::2
[01/10 19:08:27   1216s] LayerId::6 widthSet size::2
[01/10 19:08:27   1216s] LayerId::7 widthSet size::2
[01/10 19:08:27   1216s] LayerId::8 widthSet size::2
[01/10 19:08:27   1216s] LayerId::9 widthSet size::2
[01/10 19:08:27   1216s] LayerId::10 widthSet size::2
[01/10 19:08:27   1216s] LayerId::11 widthSet size::2
[01/10 19:08:27   1216s] Updating RC grid for preRoute extraction ...
[01/10 19:08:27   1216s] eee: pegSigSF::1.070000
[01/10 19:08:27   1216s] Initializing multi-corner resistance tables ...
[01/10 19:08:27   1216s] eee: l::1 avDens::0.140555 usedTrk::2504.682509 availTrk::17820.000000 sigTrk::2504.682509
[01/10 19:08:27   1216s] eee: l::2 avDens::0.281564 usedTrk::4116.603470 availTrk::14620.500000 sigTrk::4116.603470
[01/10 19:08:27   1216s] eee: l::3 avDens::0.270822 usedTrk::4216.703810 availTrk::15570.000000 sigTrk::4216.703810
[01/10 19:08:27   1216s] eee: l::4 avDens::0.124030 usedTrk::1813.387220 availTrk::14620.500000 sigTrk::1813.387220
[01/10 19:08:27   1216s] eee: l::5 avDens::0.060606 usedTrk::899.996080 availTrk::14850.000000 sigTrk::899.996080
[01/10 19:08:27   1216s] eee: l::6 avDens::0.017123 usedTrk::193.253656 availTrk::11286.000000 sigTrk::193.253656
[01/10 19:08:27   1216s] eee: l::7 avDens::0.019238 usedTrk::48.480731 availTrk::2520.000000 sigTrk::48.480731
[01/10 19:08:27   1216s] eee: l::8 avDens::0.015757 usedTrk::26.944942 availTrk::1710.000000 sigTrk::26.944942
[01/10 19:08:27   1216s] eee: l::9 avDens::0.014368 usedTrk::7.758830 availTrk::540.000000 sigTrk::7.758830
[01/10 19:08:27   1216s] eee: l::10 avDens::0.055547 usedTrk::81.687018 availTrk::1470.600000 sigTrk::81.687018
[01/10 19:08:27   1216s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:08:27   1216s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:08:27   1217s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248531 uaWl=1.000000 uaWlH=0.231818 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:08:27   1217s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3201.480M)
[01/10 19:08:27   1217s] Starting delay calculation for Setup views
[01/10 19:08:27   1217s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:08:27   1217s] #################################################################################
[01/10 19:08:27   1217s] # Design Stage: PreRoute
[01/10 19:08:27   1217s] # Design Name: picorv32
[01/10 19:08:27   1217s] # Design Mode: 45nm
[01/10 19:08:27   1217s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:08:27   1217s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:08:27   1217s] # Signoff Settings: SI Off 
[01/10 19:08:27   1217s] #################################################################################
[01/10 19:08:28   1217s] Calculate delays in Single mode...
[01/10 19:08:28   1217s] Topological Sorting (REAL = 0:00:00.0, MEM = 3203.3M, InitMEM = 3203.3M)
[01/10 19:08:28   1217s] Start delay calculation (fullDC) (1 T). (MEM=3203.25)
[01/10 19:08:28   1217s] End AAE Lib Interpolated Model. (MEM=3214.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:08:31   1220s] Total number of fetched objects 10550
[01/10 19:08:31   1220s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:08:31   1220s] End delay calculation. (MEM=3231.2 CPU=0:00:02.4 REAL=0:00:03.0)
[01/10 19:08:31   1220s] End delay calculation (fullDC). (MEM=3231.2 CPU=0:00:03.0 REAL=0:00:03.0)
[01/10 19:08:31   1220s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 3231.2M) ***
[01/10 19:08:31   1221s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:20:21 mem=3231.2M)
[01/10 19:08:31   1221s] Reported timing to dir ./timingReports
[01/10 19:08:31   1221s] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 2186.7M, totSessionCpu=0:20:21 **
[01/10 19:08:31   1221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3184.2M, EPOCH TIME: 1704906511.866349
[01/10 19:08:31   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:31   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:31   1221s] 
[01/10 19:08:31   1221s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:31   1221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:3184.2M, EPOCH TIME: 1704906511.900950
[01/10 19:08:31   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:08:31   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  2.374  |  1.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3199.6M, EPOCH TIME: 1704906515.777563
[01/10 19:08:35   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] 
[01/10 19:08:35   1222s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:35   1222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:3199.6M, EPOCH TIME: 1704906515.830627
[01/10 19:08:35   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:08:35   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] Density: 71.507%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3199.6M, EPOCH TIME: 1704906515.852185
[01/10 19:08:35   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] 
[01/10 19:08:35   1222s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:08:35   1222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:3199.6M, EPOCH TIME: 1704906515.905616
[01/10 19:08:35   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41).
[01/10 19:08:35   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:35   1222s] **optDesign ... cpu = 0:01:00, real = 0:01:02, mem = 2184.4M, totSessionCpu=0:20:23 **
[01/10 19:08:35   1222s] 
[01/10 19:08:35   1222s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:08:35   1222s] Deleting Lib Analyzer.
[01/10 19:08:35   1222s] 
[01/10 19:08:35   1222s] TimeStamp Deleting Cell Server End ...
[01/10 19:08:35   1222s] *** Finished optDesign ***
[01/10 19:08:35   1222s] 
[01/10 19:08:35   1222s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=  0:01:09)
[01/10 19:08:35   1222s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/10 19:08:35   1222s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.0 real=0:00:05.1)
[01/10 19:08:35   1222s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:07.1 real=0:00:07.1)
[01/10 19:08:35   1222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:08:35   1222s] Info: Destroy the CCOpt slew target map.
[01/10 19:08:35   1222s] clean pInstBBox. size 0
[01/10 19:08:36   1222s] Set place::cacheFPlanSiteMark to 0
[01/10 19:08:36   1222s] All LLGs are deleted
[01/10 19:08:36   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:36   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:08:36   1222s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3199.6M, EPOCH TIME: 1704906516.015065
[01/10 19:08:36   1222s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3199.6M, EPOCH TIME: 1704906516.015254
[01/10 19:08:36   1222s] Info: pop threads available for lower-level modules during optimization.
[01/10 19:08:36   1222s] 
[01/10 19:08:36   1222s] *** Summary of all messages that are not suppressed in this session:
[01/10 19:08:36   1222s] Severity  ID               Count  Summary                                  
[01/10 19:08:36   1222s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/10 19:08:36   1222s] WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
[01/10 19:08:36   1222s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/10 19:08:36   1222s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/10 19:08:36   1222s] *** Message Summary: 21 warning(s), 0 error(s)
[01/10 19:08:36   1222s] 
[01/10 19:08:36   1222s] *** ccopt_design #1 [finish] : cpu/real = 0:01:55.6/0:01:58.4 (1.0), totSession cpu/real = 0:20:22.8/2:20:31.0 (0.1), mem = 3199.6M
[01/10 19:08:36   1222s] 
[01/10 19:08:36   1222s] =============================================================================================
[01/10 19:08:36   1222s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/10 19:08:36   1222s] =============================================================================================
[01/10 19:08:36   1222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:08:36   1222s] ---------------------------------------------------------------------------------------------
[01/10 19:08:36   1222s] [ InitOpt                ]      1   0:00:01.8  (   1.5 % )     0:00:06.0 /  0:00:06.0    1.0
[01/10 19:08:36   1222s] [ GlobalOpt              ]      1   0:00:02.1  (   1.8 % )     0:00:02.1 /  0:00:02.2    1.0
[01/10 19:08:36   1222s] [ DrvOpt                 ]      2   0:00:03.0  (   2.5 % )     0:00:03.0 /  0:00:03.0    1.0
[01/10 19:08:36   1222s] [ AreaOpt                ]      2   0:00:14.8  (  12.5 % )     0:00:15.6 /  0:00:15.6    1.0
[01/10 19:08:36   1222s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:36   1222s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.3 % )     0:00:08.3 /  0:00:05.8    0.7
[01/10 19:08:36   1222s] [ DrvReport              ]      2   0:00:03.4  (   2.9 % )     0:00:03.4 /  0:00:00.9    0.3
[01/10 19:08:36   1222s] [ CongRefineRouteType    ]      2   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.8    1.0
[01/10 19:08:36   1222s] [ SlackTraversorInit     ]      4   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:08:36   1222s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 19:08:36   1222s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[01/10 19:08:36   1222s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:08:36   1222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:08:36   1222s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:08:36   1222s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:08:36   1222s] [ IncrReplace            ]      1   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[01/10 19:08:36   1222s] [ RefinePlace            ]      2   0:00:01.4  (   1.2 % )     0:00:01.4 /  0:00:01.5    1.0
[01/10 19:08:36   1222s] [ CTS                    ]      1   0:00:48.1  (  40.6 % )     0:00:54.7 /  0:00:54.4    1.0
[01/10 19:08:36   1222s] [ EarlyGlobalRoute       ]      6   0:00:04.8  (   4.0 % )     0:00:04.8 /  0:00:04.7    1.0
[01/10 19:08:36   1222s] [ ExtractRC              ]      5   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/10 19:08:36   1222s] [ TimingUpdate           ]     23   0:00:02.4  (   2.0 % )     0:00:09.0 /  0:00:09.1    1.0
[01/10 19:08:36   1222s] [ FullDelayCalc          ]      5   0:00:14.8  (  12.5 % )     0:00:14.8 /  0:00:15.0    1.0
[01/10 19:08:36   1222s] [ TimingReport           ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:08:36   1222s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:08:36   1222s] [ MISC                   ]          0:00:15.9  (  13.4 % )     0:00:15.9 /  0:00:15.8    1.0
[01/10 19:08:36   1222s] ---------------------------------------------------------------------------------------------
[01/10 19:08:36   1222s]  ccopt_design #1 TOTAL              0:01:58.4  ( 100.0 % )     0:01:58.4 /  0:01:55.6    1.0
[01/10 19:08:36   1222s] ---------------------------------------------------------------------------------------------
[01/10 19:08:36   1222s] 
[01/10 19:08:36   1222s] #% End ccopt_design (date=01/10 19:08:36, total cpu=0:01:56, real=0:01:59, peak res=2184.8M, current mem=2078.0M)
[01/10 19:09:23   1227s] <CMD> ccopt_design
[01/10 19:09:23   1228s] #% Begin ccopt_design (date=01/10 19:09:23, mem=2078.2M)
[01/10 19:09:23   1228s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:20:28.0/2:21:18.1 (0.1), mem = 3107.6M
[01/10 19:09:23   1228s] Runtime...
[01/10 19:09:23   1228s] **INFO: User's settings:
[01/10 19:09:23   1228s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/10 19:09:23   1228s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/10 19:09:23   1228s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/10 19:09:23   1228s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/10 19:09:23   1228s] setNanoRouteMode -timingEngine                      {}
[01/10 19:09:23   1228s] setDesignMode -process                              45
[01/10 19:09:23   1228s] setExtractRCMode -coupling_c_th                     0.1
[01/10 19:09:23   1228s] setExtractRCMode -engine                            preRoute
[01/10 19:09:23   1228s] setExtractRCMode -relative_c_th                     1
[01/10 19:09:23   1228s] setExtractRCMode -total_c_th                        0
[01/10 19:09:23   1228s] setDelayCalMode -enable_high_fanout                 true
[01/10 19:09:23   1228s] setDelayCalMode -engine                             aae
[01/10 19:09:23   1228s] setDelayCalMode -ignoreNetLoad                      false
[01/10 19:09:23   1228s] setDelayCalMode -socv_accuracy_mode                 low
[01/10 19:09:23   1228s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/10 19:09:23   1228s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/10 19:09:23   1228s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/10 19:09:23   1228s] setOptMode -drcMargin                               0
[01/10 19:09:23   1228s] setOptMode -fixDrc                                  true
[01/10 19:09:23   1228s] setOptMode -optimizeFF                              true
[01/10 19:09:23   1228s] setOptMode -preserveAllSequential                   true
[01/10 19:09:23   1228s] setOptMode -setupTargetSlack                        0
[01/10 19:09:23   1228s] setPlaceMode -place_detail_check_route              false
[01/10 19:09:23   1228s] setPlaceMode -place_detail_preserve_routing         true
[01/10 19:09:23   1228s] setPlaceMode -place_detail_remove_affected_routing  false
[01/10 19:09:23   1228s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/10 19:09:23   1228s] setPlaceMode -place_global_clock_gate_aware         true
[01/10 19:09:23   1228s] setPlaceMode -place_global_cong_effort              high
[01/10 19:09:23   1228s] setPlaceMode -place_global_ignore_scan              true
[01/10 19:09:23   1228s] setPlaceMode -place_global_ignore_spare             false
[01/10 19:09:23   1228s] setPlaceMode -place_global_module_aware_spare       false
[01/10 19:09:23   1228s] setPlaceMode -place_global_place_io_pins            true
[01/10 19:09:23   1228s] setPlaceMode -place_global_reorder_scan             true
[01/10 19:09:23   1228s] setPlaceMode -powerDriven                           false
[01/10 19:09:23   1228s] setPlaceMode -timingDriven                          true
[01/10 19:09:23   1228s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/10 19:09:23   1228s] setRouteMode -earlyGlobalMaxRouteLayer              10
[01/10 19:09:23   1228s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/10 19:09:23   1228s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[01/10 19:09:23   1228s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[01/10 19:09:23   1228s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[01/10 19:09:23   1228s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/10 19:09:23   1228s] Set place::cacheFPlanSiteMark to 1
[01/10 19:09:23   1228s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/10 19:09:23   1228s] Using CCOpt effort standard.
[01/10 19:09:23   1228s] CCOpt::Phase::Initialization...
[01/10 19:09:23   1228s] Check Prerequisites...
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_23' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_24' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_25' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5046' for more detail.
[01/10 19:09:23   1228s] **WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
[01/10 19:09:23   1228s] To increase the message display limit, refer to the product command reference manual.
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-5047):	Found 42 clock net(s) with existing routing that will be removed by CCOpt.
[01/10 19:09:23   1228s] Type 'man IMPCCOPT-5047' for more detail.
[01/10 19:09:23   1228s] Leaving CCOpt scope - CheckPlace...
[01/10 19:09:23   1228s] OPERPROF: Starting checkPlace at level 1, MEM:3107.6M, EPOCH TIME: 1704906563.077776
[01/10 19:09:23   1228s] Processing tracks to init pin-track alignment.
[01/10 19:09:23   1228s] z: 2, totalTracks: 1
[01/10 19:09:23   1228s] z: 4, totalTracks: 1
[01/10 19:09:23   1228s] z: 6, totalTracks: 1
[01/10 19:09:23   1228s] z: 8, totalTracks: 1
[01/10 19:09:23   1228s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:23   1228s] All LLGs are deleted
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3107.6M, EPOCH TIME: 1704906563.086305
[01/10 19:09:23   1228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3107.6M, EPOCH TIME: 1704906563.086815
[01/10 19:09:23   1228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3107.6M, EPOCH TIME: 1704906563.087263
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3107.6M, EPOCH TIME: 1704906563.089489
[01/10 19:09:23   1228s] Max number of tech site patterns supported in site array is 256.
[01/10 19:09:23   1228s] Core basic site is CoreSite
[01/10 19:09:23   1228s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3107.6M, EPOCH TIME: 1704906563.090051
[01/10 19:09:23   1228s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:09:23   1228s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:09:23   1228s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3107.6M, EPOCH TIME: 1704906563.091999
[01/10 19:09:23   1228s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:09:23   1228s] SiteArray: use 761,856 bytes
[01/10 19:09:23   1228s] SiteArray: current memory after site array memory allocation 3107.6M
[01/10 19:09:23   1228s] SiteArray: FP blocked sites are writable
[01/10 19:09:23   1228s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:09:23   1228s] Atter site array init, number of instance map data is 0.
[01/10 19:09:23   1228s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:3107.6M, EPOCH TIME: 1704906563.097869
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:23   1228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3107.6M, EPOCH TIME: 1704906563.098930
[01/10 19:09:23   1228s] Begin checking placement ... (start mem=3107.6M, init mem=3107.6M)
[01/10 19:09:23   1228s] Begin checking exclusive groups violation ...
[01/10 19:09:23   1228s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:09:23   1228s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] ...checkPlace normal is done!
[01/10 19:09:23   1228s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3107.6M, EPOCH TIME: 1704906563.254522
[01/10 19:09:23   1228s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.013, MEM:3107.6M, EPOCH TIME: 1704906563.268020
[01/10 19:09:23   1228s] *info: Placed = 9536           (Fixed = 41)
[01/10 19:09:23   1228s] *info: Unplaced = 0           
[01/10 19:09:23   1228s] Placement Density:71.51%(31925/44646)
[01/10 19:09:23   1228s] Placement Density (including fixed std cells):71.51%(31925/44646)
[01/10 19:09:23   1228s] All LLGs are deleted
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9536).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3107.6M, EPOCH TIME: 1704906563.273631
[01/10 19:09:23   1228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3107.6M, EPOCH TIME: 1704906563.274077
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3107.6M)
[01/10 19:09:23   1228s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.198, MEM:3107.6M, EPOCH TIME: 1704906563.275892
[01/10 19:09:23   1228s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:23   1228s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[01/10 19:09:23   1228s]  * There are 1 clocks in propagated mode.
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:23   1228s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:23   1228s] Info: 1 threads available for lower-level modules during optimization.
[01/10 19:09:23   1228s] Executing ccopt post-processing.
[01/10 19:09:23   1228s] Synthesizing clock trees with CCOpt...
[01/10 19:09:23   1228s] *** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:20:28.2/2:21:18.3 (0.1), mem = 3107.6M
[01/10 19:09:23   1228s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 19:09:23   1228s] CCOpt::Phase::PreparingToBalance...
[01/10 19:09:23   1228s] Leaving CCOpt scope - Initializing power interface...
[01/10 19:09:23   1228s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Positive (advancing) pin insertion delays
[01/10 19:09:23   1228s] =========================================
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Negative (delaying) pin insertion delays
[01/10 19:09:23   1228s] ========================================
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/10 19:09:23   1228s] Notify start of optimization...
[01/10 19:09:23   1228s] Notify start of optimization done.
[01/10 19:09:23   1228s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/10 19:09:23   1228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3107.6M, EPOCH TIME: 1704906563.321419
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] All LLGs are deleted
[01/10 19:09:23   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:23   1228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3107.6M, EPOCH TIME: 1704906563.321725
[01/10 19:09:23   1228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3107.6M, EPOCH TIME: 1704906563.321820
[01/10 19:09:23   1228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3107.6M, EPOCH TIME: 1704906563.322088
[01/10 19:09:23   1228s] ### Creating LA Mngr. totSessionCpu=0:20:28 mem=3107.6M
[01/10 19:09:23   1228s] ### Creating LA Mngr, finished. totSessionCpu=0:20:28 mem=3107.6M
[01/10 19:09:23   1228s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3107.61 MB )
[01/10 19:09:23   1228s] (I)      ==================== Layers =====================
[01/10 19:09:23   1228s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:23   1228s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:23   1228s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:23   1228s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:23   1228s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:23   1228s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:23   1228s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:23   1228s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:23   1228s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:23   1228s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:23   1228s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:23   1228s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:23   1228s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:23   1228s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:23   1228s] (I)      Started Import and model ( Curr Mem: 3107.61 MB )
[01/10 19:09:23   1228s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:23   1228s] (I)      == Non-default Options ==
[01/10 19:09:23   1228s] (I)      Maximum routing layer                              : 10
[01/10 19:09:23   1228s] (I)      Minimum routing layer                              : 1
[01/10 19:09:23   1228s] (I)      Number of threads                                  : 1
[01/10 19:09:23   1228s] (I)      Method to set GCell size                           : row
[01/10 19:09:23   1228s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:09:23   1228s] (I)      Use row-based GCell size
[01/10 19:09:23   1228s] (I)      Use row-based GCell align
[01/10 19:09:23   1228s] (I)      layer 0 area = 80000
[01/10 19:09:23   1228s] (I)      layer 1 area = 80000
[01/10 19:09:23   1228s] (I)      layer 2 area = 80000
[01/10 19:09:23   1228s] (I)      layer 3 area = 80000
[01/10 19:09:23   1228s] (I)      layer 4 area = 80000
[01/10 19:09:23   1228s] (I)      layer 5 area = 80000
[01/10 19:09:23   1228s] (I)      layer 6 area = 80000
[01/10 19:09:23   1228s] (I)      layer 7 area = 80000
[01/10 19:09:23   1228s] (I)      layer 8 area = 80000
[01/10 19:09:23   1228s] (I)      layer 9 area = 400000
[01/10 19:09:23   1228s] (I)      GCell unit size   : 3420
[01/10 19:09:23   1228s] (I)      GCell multiplier  : 1
[01/10 19:09:23   1228s] (I)      GCell row height  : 3420
[01/10 19:09:23   1228s] (I)      Actual row height : 3420
[01/10 19:09:23   1228s] (I)      GCell align ref   : 30000 30020
[01/10 19:09:23   1228s] [NR-eGR] Track table information for default rule: 
[01/10 19:09:23   1228s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:09:23   1228s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:09:23   1228s] (I)      ================== Default via ===================
[01/10 19:09:23   1228s] (I)      +----+------------------+------------------------+
[01/10 19:09:23   1228s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:09:23   1228s] (I)      +----+------------------+------------------------+
[01/10 19:09:23   1228s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:09:23   1228s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:09:23   1228s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:09:23   1228s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:09:23   1228s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:09:23   1228s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:09:23   1228s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:09:23   1228s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:09:23   1228s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:09:23   1228s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:09:23   1228s] (I)      +----+------------------+------------------------+
[01/10 19:09:23   1228s] [NR-eGR] Read 4704 PG shapes
[01/10 19:09:23   1228s] [NR-eGR] Read 0 clock shapes
[01/10 19:09:23   1228s] [NR-eGR] Read 0 other shapes
[01/10 19:09:23   1228s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:09:23   1228s] [NR-eGR] #Instance Blockages : 393142
[01/10 19:09:23   1228s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:09:23   1228s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:09:23   1228s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:09:23   1228s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:09:23   1228s] [NR-eGR] #Other Blockages    : 0
[01/10 19:09:23   1228s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:09:23   1228s] [NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 9033
[01/10 19:09:23   1228s] [NR-eGR] Read 10532 nets ( ignored 42 )
[01/10 19:09:23   1228s] (I)      early_global_route_priority property id does not exist.
[01/10 19:09:23   1228s] (I)      Read Num Blocks=397846  Num Prerouted Wires=9033  Num CS=0
[01/10 19:09:23   1228s] (I)      Layer 0 (H) : #blockages 393742 : #preroutes 2009
[01/10 19:09:23   1228s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 2954
[01/10 19:09:23   1228s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1967
[01/10 19:09:23   1228s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1121
[01/10 19:09:23   1228s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 853
[01/10 19:09:23   1228s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 129
[01/10 19:09:23   1228s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:09:23   1228s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:09:23   1228s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:09:23   1228s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:09:23   1228s] (I)      Number of ignored nets                =     42
[01/10 19:09:23   1228s] (I)      Number of connected nets              =      0
[01/10 19:09:23   1228s] (I)      Number of fixed nets                  =     42.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of clock nets                  =     42.  Ignored: No
[01/10 19:09:23   1228s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:09:23   1228s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:09:23   1228s] (I)      Ndr track 0 does not exist
[01/10 19:09:23   1228s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:09:23   1228s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:09:23   1228s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:09:23   1228s] (I)      Site width          :   400  (dbu)
[01/10 19:09:23   1228s] (I)      Row height          :  3420  (dbu)
[01/10 19:09:23   1228s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:09:23   1228s] (I)      GCell width         :  3420  (dbu)
[01/10 19:09:23   1228s] (I)      GCell height        :  3420  (dbu)
[01/10 19:09:23   1228s] (I)      Grid                :   146   136    10
[01/10 19:09:23   1228s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:09:23   1228s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:09:23   1228s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:09:23   1228s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:09:23   1228s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:09:23   1228s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:09:23   1228s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:09:23   1228s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:09:23   1228s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:09:23   1228s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:09:23   1228s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:09:23   1228s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:09:23   1228s] (I)      --------------------------------------------------------
[01/10 19:09:23   1228s] 
[01/10 19:09:23   1228s] [NR-eGR] ============ Routing rule table ============
[01/10 19:09:23   1228s] [NR-eGR] Rule id: 0  Nets: 10490
[01/10 19:09:23   1228s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:09:23   1228s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:09:23   1228s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:09:23   1228s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:09:23   1228s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:09:23   1228s] [NR-eGR] ========================================
[01/10 19:09:23   1228s] [NR-eGR] 
[01/10 19:09:23   1228s] (I)      =============== Blocked Tracks ===============
[01/10 19:09:23   1228s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:23   1228s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:09:23   1228s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:23   1228s] (I)      |     1 |  179434 |   132138 |        73.64% |
[01/10 19:09:23   1228s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:09:23   1228s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:09:23   1228s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:09:23   1228s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:09:23   1228s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:09:23   1228s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:09:23   1228s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:09:23   1228s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:09:23   1228s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:09:23   1228s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:23   1228s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3129.23 MB )
[01/10 19:09:23   1228s] (I)      Reset routing kernel
[01/10 19:09:23   1228s] (I)      Started Global Routing ( Curr Mem: 3129.23 MB )
[01/10 19:09:23   1228s] (I)      totalPins=36025  totalGlobalPin=34951 (97.02%)
[01/10 19:09:23   1228s] (I)      total 2D Cap : 1492519 = (760077 H, 732442 V)
[01/10 19:09:23   1228s] [NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1a Route ============
[01/10 19:09:23   1228s] (I)      Usage: 111364 = (54606 H, 56758 V) = (7.18% H, 7.75% V) = (9.338e+04um H, 9.706e+04um V)
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1b Route ============
[01/10 19:09:23   1228s] (I)      Usage: 111364 = (54606 H, 56758 V) = (7.18% H, 7.75% V) = (9.338e+04um H, 9.706e+04um V)
[01/10 19:09:23   1228s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.904324e+05um
[01/10 19:09:23   1228s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[01/10 19:09:23   1228s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1c Route ============
[01/10 19:09:23   1228s] (I)      Usage: 111364 = (54606 H, 56758 V) = (7.18% H, 7.75% V) = (9.338e+04um H, 9.706e+04um V)
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1d Route ============
[01/10 19:09:23   1228s] (I)      Usage: 111364 = (54606 H, 56758 V) = (7.18% H, 7.75% V) = (9.338e+04um H, 9.706e+04um V)
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1e Route ============
[01/10 19:09:23   1228s] (I)      Usage: 111364 = (54606 H, 56758 V) = (7.18% H, 7.75% V) = (9.338e+04um H, 9.706e+04um V)
[01/10 19:09:23   1228s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.904324e+05um
[01/10 19:09:23   1228s] (I)      
[01/10 19:09:23   1228s] (I)      ============  Phase 1l Route ============
[01/10 19:09:24   1229s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:09:24   1229s] (I)      Layer  1:      47248       159        31      121437       56043    (68.42%) 
[01/10 19:09:24   1229s] (I)      Layer  2:     166142     47663         2           0      168520    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  3:     177067     43728         0           0      177480    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  4:     166142     18248         5           0      168520    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  5:     177067      8838         0           0      177480    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  6:     166142      1966         0           0      168520    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  7:     177067       436         0           0      177480    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  8:     166142       242         2           0      168520    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer  9:     176163        69         0           0      177480    ( 0.00%) 
[01/10 19:09:24   1229s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:09:24   1229s] (I)      Total:       1482241    121349        40      125000     1503887    ( 7.67%) 
[01/10 19:09:24   1229s] (I)      
[01/10 19:09:24   1229s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:09:24   1229s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:09:24   1229s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:09:24   1229s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:09:24   1229s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:09:24   1229s] [NR-eGR]  Metal1 ( 1)        29( 0.47%)         0( 0.00%)   ( 0.47%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:09:24   1229s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:24   1229s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:09:24   1229s] [NR-eGR]        Total        38( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:09:24   1229s] [NR-eGR] 
[01/10 19:09:24   1229s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.28 sec, Curr Mem: 3129.23 MB )
[01/10 19:09:24   1229s] (I)      total 2D Cap : 1493700 = (760654 H, 733046 V)
[01/10 19:09:24   1229s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:09:24   1229s] (I)      ============= Track Assignment ============
[01/10 19:09:24   1229s] (I)      Started Track Assignment (1T) ( Curr Mem: 3129.23 MB )
[01/10 19:09:24   1229s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:09:24   1229s] (I)      Run Multi-thread track assignment
[01/10 19:09:24   1229s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3129.23 MB )
[01/10 19:09:24   1229s] (I)      Started Export ( Curr Mem: 3129.23 MB )
[01/10 19:09:24   1229s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:09:24   1229s] [NR-eGR] ------------------------------------
[01/10 19:09:24   1229s] [NR-eGR]  Metal1   (1H)         14039  39304 
[01/10 19:09:24   1229s] [NR-eGR]  Metal2   (2V)         70163  26366 
[01/10 19:09:24   1229s] [NR-eGR]  Metal3   (3H)         71921   5429 
[01/10 19:09:24   1229s] [NR-eGR]  Metal4   (4V)         30761   1932 
[01/10 19:09:24   1229s] [NR-eGR]  Metal5   (5H)         15015    633 
[01/10 19:09:24   1229s] [NR-eGR]  Metal6   (6V)          3387     47 
[01/10 19:09:24   1229s] [NR-eGR]  Metal7   (7H)           727     27 
[01/10 19:09:24   1229s] [NR-eGR]  Metal8   (8V)           432     10 
[01/10 19:09:24   1229s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:09:24   1229s] [NR-eGR]  Metal10  (10V)            2      1 
[01/10 19:09:24   1229s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:09:24   1229s] [NR-eGR] ------------------------------------
[01/10 19:09:24   1229s] [NR-eGR]           Total       206561  73751 
[01/10 19:09:24   1229s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:24   1229s] [NR-eGR] Total half perimeter of net bounding box: 171888um
[01/10 19:09:24   1229s] [NR-eGR] Total length: 206561um, number of vias: 73751
[01/10 19:09:24   1229s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:24   1229s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:09:24   1229s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:24   1229s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 3119.72 MB )
[01/10 19:09:24   1229s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.21 sec, Curr Mem: 3092.72 MB )
[01/10 19:09:24   1229s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:09:24   1229s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:09:24   1229s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:09:24   1229s] (I)       Early Global Route kernel              100.00%  5947.81 sec  5949.02 sec  1.21 sec  1.20 sec 
[01/10 19:09:24   1229s] (I)       +-Import and model                      33.14%  5947.82 sec  5948.22 sec  0.40 sec  0.40 sec 
[01/10 19:09:24   1229s] (I)       | +-Create place DB                      4.26%  5947.82 sec  5947.87 sec  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)       | | +-Import place data                  4.24%  5947.82 sec  5947.87 sec  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read instances and placement     1.12%  5947.82 sec  5947.83 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read nets                        3.08%  5947.83 sec  5947.87 sec  0.04 sec  0.04 sec 
[01/10 19:09:24   1229s] (I)       | +-Create route DB                     27.97%  5947.87 sec  5948.21 sec  0.34 sec  0.34 sec 
[01/10 19:09:24   1229s] (I)       | | +-Import route data (1T)            27.92%  5947.87 sec  5948.21 sec  0.34 sec  0.34 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read blockages ( Layer 1-10 )   19.56%  5947.88 sec  5948.11 sec  0.24 sec  0.23 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read routing blockages         0.00%  5947.88 sec  5947.88 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read instance blockages       19.29%  5947.88 sec  5948.11 sec  0.23 sec  0.23 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read PG blockages              0.09%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read clock blockages           0.01%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read other blockages           0.01%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read halo blockages            0.01%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Read boundary cut boxes        0.00%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read blackboxes                  0.00%  5948.11 sec  5948.11 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read prerouted                   0.31%  5948.11 sec  5948.12 sec  0.00 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read unlegalized nets            0.15%  5948.12 sec  5948.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Read nets                        0.51%  5948.12 sec  5948.13 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Set up via pillars               0.01%  5948.13 sec  5948.13 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Initialize 3D grid graph         0.04%  5948.13 sec  5948.13 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Model blockage capacity          6.41%  5948.13 sec  5948.21 sec  0.08 sec  0.08 sec 
[01/10 19:09:24   1229s] (I)       | | | | +-Initialize 3D capacity         6.20%  5948.13 sec  5948.20 sec  0.07 sec  0.08 sec 
[01/10 19:09:24   1229s] (I)       | +-Read aux data                        0.00%  5948.21 sec  5948.21 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | +-Others data preparation              0.09%  5948.21 sec  5948.21 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | +-Create route kernel                  0.60%  5948.21 sec  5948.22 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       +-Global Routing                        22.81%  5948.22 sec  5948.50 sec  0.28 sec  0.26 sec 
[01/10 19:09:24   1229s] (I)       | +-Initialization                       0.30%  5948.22 sec  5948.22 sec  0.00 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       | +-Net group 1                         21.27%  5948.22 sec  5948.48 sec  0.26 sec  0.24 sec 
[01/10 19:09:24   1229s] (I)       | | +-Generate topology                  1.61%  5948.22 sec  5948.24 sec  0.02 sec  0.02 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1a                           4.07%  5948.25 sec  5948.30 sec  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Pattern routing (1T)             3.59%  5948.25 sec  5948.29 sec  0.04 sec  0.04 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Add via demand to 2D             0.40%  5948.29 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1b                           0.02%  5948.30 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1c                           0.00%  5948.30 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1d                           0.00%  5948.30 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1e                           0.04%  5948.30 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Route legalization               0.00%  5948.30 sec  5948.30 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | | +-Phase 1l                          14.96%  5948.30 sec  5948.48 sec  0.18 sec  0.17 sec 
[01/10 19:09:24   1229s] (I)       | | | +-Layer assignment (1T)           14.67%  5948.30 sec  5948.48 sec  0.18 sec  0.16 sec 
[01/10 19:09:24   1229s] (I)       | +-Clean cong LA                        0.00%  5948.48 sec  5948.48 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       +-Export 3D cong map                     0.71%  5948.50 sec  5948.50 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       | +-Export 2D cong map                   0.06%  5948.50 sec  5948.50 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       +-Extract Global 3D Wires                0.44%  5948.51 sec  5948.51 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)       +-Track Assignment (1T)                 18.52%  5948.51 sec  5948.73 sec  0.22 sec  0.22 sec 
[01/10 19:09:24   1229s] (I)       | +-Initialization                       0.07%  5948.51 sec  5948.51 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       | +-Track Assignment Kernel             17.95%  5948.51 sec  5948.73 sec  0.22 sec  0.21 sec 
[01/10 19:09:24   1229s] (I)       | +-Free Memory                          0.00%  5948.73 sec  5948.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)       +-Export                                22.79%  5948.74 sec  5949.01 sec  0.28 sec  0.27 sec 
[01/10 19:09:24   1229s] (I)       | +-Export DB wires                      7.58%  5948.74 sec  5948.83 sec  0.09 sec  0.09 sec 
[01/10 19:09:24   1229s] (I)       | | +-Export all nets                    5.66%  5948.74 sec  5948.81 sec  0.07 sec  0.07 sec 
[01/10 19:09:24   1229s] (I)       | | +-Set wire vias                      1.39%  5948.81 sec  5948.83 sec  0.02 sec  0.02 sec 
[01/10 19:09:24   1229s] (I)       | +-Report wirelength                    2.81%  5948.83 sec  5948.86 sec  0.03 sec  0.03 sec 
[01/10 19:09:24   1229s] (I)       | +-Update net boxes                     3.10%  5948.86 sec  5948.90 sec  0.04 sec  0.04 sec 
[01/10 19:09:24   1229s] (I)       | +-Update timing                        9.21%  5948.90 sec  5949.01 sec  0.11 sec  0.11 sec 
[01/10 19:09:24   1229s] (I)       +-Postprocess design                     0.55%  5949.01 sec  5949.02 sec  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)      ===================== Summary by functions =====================
[01/10 19:09:24   1229s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:09:24   1229s] (I)      ----------------------------------------------------------------
[01/10 19:09:24   1229s] (I)        0  Early Global Route kernel      100.00%  1.21 sec  1.20 sec 
[01/10 19:09:24   1229s] (I)        1  Import and model                33.14%  0.40 sec  0.40 sec 
[01/10 19:09:24   1229s] (I)        1  Global Routing                  22.81%  0.28 sec  0.26 sec 
[01/10 19:09:24   1229s] (I)        1  Export                          22.79%  0.28 sec  0.27 sec 
[01/10 19:09:24   1229s] (I)        1  Track Assignment (1T)           18.52%  0.22 sec  0.22 sec 
[01/10 19:09:24   1229s] (I)        1  Export 3D cong map               0.71%  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        1  Postprocess design               0.55%  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        1  Extract Global 3D Wires          0.44%  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        2  Create route DB                 27.97%  0.34 sec  0.34 sec 
[01/10 19:09:24   1229s] (I)        2  Net group 1                     21.27%  0.26 sec  0.24 sec 
[01/10 19:09:24   1229s] (I)        2  Track Assignment Kernel         17.95%  0.22 sec  0.21 sec 
[01/10 19:09:24   1229s] (I)        2  Update timing                    9.21%  0.11 sec  0.11 sec 
[01/10 19:09:24   1229s] (I)        2  Export DB wires                  7.58%  0.09 sec  0.09 sec 
[01/10 19:09:24   1229s] (I)        2  Create place DB                  4.26%  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)        2  Update net boxes                 3.10%  0.04 sec  0.04 sec 
[01/10 19:09:24   1229s] (I)        2  Report wirelength                2.81%  0.03 sec  0.03 sec 
[01/10 19:09:24   1229s] (I)        2  Create route kernel              0.60%  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        2  Initialization                   0.38%  0.00 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        3  Import route data (1T)          27.92%  0.34 sec  0.34 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1l                        14.96%  0.18 sec  0.17 sec 
[01/10 19:09:24   1229s] (I)        3  Export all nets                  5.66%  0.07 sec  0.07 sec 
[01/10 19:09:24   1229s] (I)        3  Import place data                4.24%  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1a                         4.07%  0.05 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)        3  Generate topology                1.61%  0.02 sec  0.02 sec 
[01/10 19:09:24   1229s] (I)        3  Set wire vias                    1.39%  0.02 sec  0.02 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Read blockages ( Layer 1-10 )   19.56%  0.24 sec  0.23 sec 
[01/10 19:09:24   1229s] (I)        4  Layer assignment (1T)           14.67%  0.18 sec  0.16 sec 
[01/10 19:09:24   1229s] (I)        4  Model blockage capacity          6.41%  0.08 sec  0.08 sec 
[01/10 19:09:24   1229s] (I)        4  Pattern routing (1T)             3.59%  0.04 sec  0.04 sec 
[01/10 19:09:24   1229s] (I)        4  Read nets                        3.58%  0.04 sec  0.05 sec 
[01/10 19:09:24   1229s] (I)        4  Read instances and placement     1.12%  0.01 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        4  Add via demand to 2D             0.40%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Read prerouted                   0.31%  0.00 sec  0.01 sec 
[01/10 19:09:24   1229s] (I)        4  Read unlegalized nets            0.15%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read instance blockages         19.29%  0.23 sec  0.23 sec 
[01/10 19:09:24   1229s] (I)        5  Initialize 3D capacity           6.20%  0.07 sec  0.08 sec 
[01/10 19:09:24   1229s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:09:24   1229s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/10 19:09:24   1229s] Legalization setup...
[01/10 19:09:24   1229s] Using cell based legalization.
[01/10 19:09:24   1229s] Leaving CCOpt scope - Initializing placement interface...
[01/10 19:09:24   1229s] OPERPROF: Starting DPlace-Init at level 1, MEM:3087.7M, EPOCH TIME: 1704906564.642274
[01/10 19:09:24   1229s] Processing tracks to init pin-track alignment.
[01/10 19:09:24   1229s] z: 2, totalTracks: 1
[01/10 19:09:24   1229s] z: 4, totalTracks: 1
[01/10 19:09:24   1229s] z: 6, totalTracks: 1
[01/10 19:09:24   1229s] z: 8, totalTracks: 1
[01/10 19:09:24   1229s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:24   1229s] All LLGs are deleted
[01/10 19:09:24   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:24   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:24   1229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3087.7M, EPOCH TIME: 1704906564.652996
[01/10 19:09:24   1229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1704906564.653366
[01/10 19:09:24   1229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3087.7M, EPOCH TIME: 1704906564.656715
[01/10 19:09:24   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:24   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:24   1229s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3087.7M, EPOCH TIME: 1704906564.660972
[01/10 19:09:24   1229s] Max number of tech site patterns supported in site array is 256.
[01/10 19:09:24   1229s] Core basic site is CoreSite
[01/10 19:09:24   1229s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:24   1229s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3087.7M, EPOCH TIME: 1704906564.704857
[01/10 19:09:24   1229s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:09:24   1229s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:09:24   1229s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:3087.7M, EPOCH TIME: 1704906564.707359
[01/10 19:09:24   1229s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:09:24   1229s] SiteArray: use 761,856 bytes
[01/10 19:09:24   1229s] SiteArray: current memory after site array memory allocation 3087.7M
[01/10 19:09:24   1229s] SiteArray: FP blocked sites are writable
[01/10 19:09:24   1229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:09:24   1229s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3087.7M, EPOCH TIME: 1704906564.713715
[01/10 19:09:24   1229s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1704906564.713900
[01/10 19:09:24   1229s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:09:24   1229s] Atter site array init, number of instance map data is 0.
[01/10 19:09:24   1229s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.056, MEM:3087.7M, EPOCH TIME: 1704906564.716523
[01/10 19:09:24   1229s] 
[01/10 19:09:24   1229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:24   1229s] OPERPROF:     Starting CMU at level 3, MEM:3087.7M, EPOCH TIME: 1704906564.718137
[01/10 19:09:24   1229s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3087.7M, EPOCH TIME: 1704906564.719656
[01/10 19:09:24   1229s] 
[01/10 19:09:24   1229s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:24   1229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:3087.7M, EPOCH TIME: 1704906564.721221
[01/10 19:09:24   1229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3087.7M, EPOCH TIME: 1704906564.721310
[01/10 19:09:24   1229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1704906564.721388
[01/10 19:09:24   1229s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3087.7MB).
[01/10 19:09:24   1229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:3087.7M, EPOCH TIME: 1704906564.723558
[01/10 19:09:24   1229s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:24   1229s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:24   1229s] (I)      Load db... (mem=3087.7M)
[01/10 19:09:24   1229s] (I)      Read data from FE... (mem=3087.7M)
[01/10 19:09:24   1229s] (I)      Number of ignored instance 0
[01/10 19:09:24   1229s] (I)      Number of inbound cells 0
[01/10 19:09:24   1229s] (I)      Number of opened ILM blockages 0
[01/10 19:09:24   1229s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/10 19:09:24   1229s] (I)      numMoveCells=9536, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/10 19:09:24   1229s] (I)      cell height: 3420, count: 9536
[01/10 19:09:24   1229s] (I)      Read rows... (mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Reading non-standard rows with height 6840
[01/10 19:09:24   1229s] (I)      Done Read rows (cpu=0.000s, mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Done Read data from FE (cpu=0.020s, mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Done Load db (cpu=0.020s, mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Constructing placeable region... (mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Constructing bin map
[01/10 19:09:24   1229s] (I)      Initialize bin information with width=34200 height=34200
[01/10 19:09:24   1229s] (I)      Done constructing bin map
[01/10 19:09:24   1229s] (I)      Compute region effective width... (mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Done Compute region effective width (cpu=0.000s, mem=3089.8M)
[01/10 19:09:24   1229s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3089.8M)
[01/10 19:09:24   1229s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:24   1229s] Validating CTS configuration...
[01/10 19:09:24   1229s] Checking module port directions...
[01/10 19:09:24   1229s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:24   1229s] Non-default CCOpt properties:
[01/10 19:09:24   1229s]   Public non-default CCOpt properties:
[01/10 19:09:24   1229s]     cts_merge_clock_gates is set for at least one object
[01/10 19:09:24   1229s]     cts_merge_clock_logic is set for at least one object
[01/10 19:09:24   1229s]     original_names is set for at least one object
[01/10 19:09:24   1229s]     route_type is set for at least one object
[01/10 19:09:24   1229s]     source_driver is set for at least one object
[01/10 19:09:24   1229s]     target_insertion_delay is set for at least one object
[01/10 19:09:24   1229s]     target_max_trans is set for at least one object
[01/10 19:09:24   1229s]     target_max_trans_sdc is set for at least one object
[01/10 19:09:24   1229s]     target_skew is set for at least one object
[01/10 19:09:24   1229s]     target_skew_wire is set for at least one object
[01/10 19:09:24   1229s]   Private non-default CCOpt properties:
[01/10 19:09:24   1229s]     clock_nets_detailed_routed: 1 (default: false)
[01/10 19:09:24   1229s]     exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/10 19:09:24   1229s] 
[01/10 19:09:24   1229s] Trim Metal Layers:
[01/10 19:09:24   1229s] LayerId::1 widthSet size::2
[01/10 19:09:24   1229s] LayerId::2 widthSet size::2
[01/10 19:09:24   1229s] LayerId::3 widthSet size::2
[01/10 19:09:24   1229s] LayerId::4 widthSet size::2
[01/10 19:09:24   1229s] LayerId::5 widthSet size::2
[01/10 19:09:24   1229s] LayerId::6 widthSet size::2
[01/10 19:09:24   1229s] LayerId::7 widthSet size::2
[01/10 19:09:24   1229s] LayerId::8 widthSet size::2
[01/10 19:09:24   1229s] LayerId::9 widthSet size::2
[01/10 19:09:24   1229s] LayerId::10 widthSet size::2
[01/10 19:09:24   1229s] LayerId::11 widthSet size::2
[01/10 19:09:24   1229s] Updating RC grid for preRoute extraction ...
[01/10 19:09:24   1229s] eee: pegSigSF::1.070000
[01/10 19:09:24   1229s] Initializing multi-corner resistance tables ...
[01/10 19:09:24   1229s] eee: l::1 avDens::0.140674 usedTrk::2506.815439 availTrk::17820.000000 sigTrk::2506.815439
[01/10 19:09:24   1229s] eee: l::2 avDens::0.281237 usedTrk::4111.828311 availTrk::14620.500000 sigTrk::4111.828311
[01/10 19:09:24   1229s] eee: l::3 avDens::0.271173 usedTrk::4222.168352 availTrk::15570.000000 sigTrk::4222.168352
[01/10 19:09:24   1229s] eee: l::4 avDens::0.123851 usedTrk::1810.760877 availTrk::14620.500000 sigTrk::1810.760877
[01/10 19:09:24   1229s] eee: l::5 avDens::0.060336 usedTrk::895.987309 availTrk::14850.000000 sigTrk::895.987309
[01/10 19:09:24   1229s] eee: l::6 avDens::0.017806 usedTrk::202.484884 availTrk::11371.500000 sigTrk::202.484884
[01/10 19:09:24   1229s] eee: l::7 avDens::0.018575 usedTrk::48.480088 availTrk::2610.000000 sigTrk::48.480088
[01/10 19:09:24   1229s] eee: l::8 avDens::0.015679 usedTrk::26.811608 availTrk::1710.000000 sigTrk::26.811608
[01/10 19:09:24   1229s] eee: l::9 avDens::0.012491 usedTrk::7.869181 availTrk::630.000000 sigTrk::7.869181
[01/10 19:09:24   1229s] eee: l::10 avDens::0.055534 usedTrk::81.668013 availTrk::1470.600000 sigTrk::81.668013
[01/10 19:09:24   1229s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:09:24   1229s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:09:24   1229s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.246114 uaWl=1.000000 uaWlH=0.232051 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:09:24   1229s] Route type trimming info:
[01/10 19:09:24   1229s]   No route type modifications were made.
[01/10 19:09:25   1229s] End AAE Lib Interpolated Model. (MEM=3089.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1229s] (I)      Initializing Steiner engine. 
[01/10 19:09:25   1229s] (I)      ==================== Layers =====================
[01/10 19:09:25   1229s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:25   1229s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:25   1229s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:25   1229s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:25   1229s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:25   1229s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:25   1229s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:25   1229s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:25   1229s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:25   1229s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:25   1229s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:25   1229s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:25   1229s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:25   1229s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:25   1230s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/10 19:09:25   1230s] Original list had 6 cells:
[01/10 19:09:25   1230s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/10 19:09:25   1230s] New trimmed list has 4 cells:
[01/10 19:09:25   1230s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/10 19:09:25   1230s] Original list had 7 cells:
[01/10 19:09:25   1230s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/10 19:09:25   1230s] New trimmed list has 4 cells:
[01/10 19:09:25   1230s] INVX3 INVX2 INVX1 INVXL 
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:25   1230s] Accumulated time to calculate placeable region: 0.01
[01/10 19:09:26   1231s] Clock tree balancer configuration for clock_tree clk:
[01/10 19:09:26   1231s] Non-default CCOpt properties:
[01/10 19:09:26   1231s]   Public non-default CCOpt properties:
[01/10 19:09:26   1231s]     cts_merge_clock_gates: true (default: false)
[01/10 19:09:26   1231s]     cts_merge_clock_logic: true (default: false)
[01/10 19:09:26   1231s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/10 19:09:26   1231s]     route_type (top): default_route_type_nonleaf (default: default)
[01/10 19:09:26   1231s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/10 19:09:26   1231s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/10 19:09:26   1231s]   No private non-default CCOpt properties
[01/10 19:09:26   1231s] For power domain auto-default:
[01/10 19:09:26   1231s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/10 19:09:26   1231s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/10 19:09:26   1231s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/10 19:09:26   1231s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/10 19:09:26   1231s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
[01/10 19:09:26   1231s] Top Routing info:
[01/10 19:09:26   1231s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:09:26   1231s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] Trunk Routing info:
[01/10 19:09:26   1231s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:09:26   1231s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] Leaf Routing info:
[01/10 19:09:26   1231s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:09:26   1231s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/10 19:09:26   1231s]   Slew time target (leaf):    0.200ns
[01/10 19:09:26   1231s]   Slew time target (trunk):   0.200ns
[01/10 19:09:26   1231s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/10 19:09:26   1231s]   Buffer unit delay: 0.142ns
[01/10 19:09:26   1231s]   Buffer max distance: 145.485um
[01/10 19:09:26   1231s] Fastest wire driving cells and distances:
[01/10 19:09:26   1231s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/10 19:09:26   1231s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/10 19:09:26   1231s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/10 19:09:26   1231s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Logic Sizing Table:
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ----------------------------------------------------------
[01/10 19:09:26   1231s] Cell    Instance count    Source    Eligible library cells
[01/10 19:09:26   1231s] ----------------------------------------------------------
[01/10 19:09:26   1231s]   (empty table)
[01/10 19:09:26   1231s] ----------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/10 19:09:26   1231s]   Sources:                     pin clk
[01/10 19:09:26   1231s]   Total number of sinks:       1961
[01/10 19:09:26   1231s]   Delay constrained sinks:     1961
[01/10 19:09:26   1231s]   Constrains:                  default
[01/10 19:09:26   1231s]   Non-leaf sinks:              0
[01/10 19:09:26   1231s]   Ignore pins:                 0
[01/10 19:09:26   1231s]  Timing corner default_emulate_delay_corner:both.late:
[01/10 19:09:26   1231s]   Skew target:                 0.200ns
[01/10 19:09:26   1231s] Primary reporting skew groups are:
[01/10 19:09:26   1231s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Clock DAG stats initial state:
[01/10 19:09:26   1231s]   cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/10 19:09:26   1231s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:26   1231s]   misc counts      : r=1, pp=0
[01/10 19:09:26   1231s]   cell areas       : b=97.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=97.812um^2
[01/10 19:09:26   1231s]   hp wire lengths  : top=0.000um, trunk=448.320um, leaf=2552.835um, total=3001.155um
[01/10 19:09:26   1231s] Clock DAG library cell distribution initial state {count}:
[01/10 19:09:26   1231s]    Bufs: CLKBUFX4: 40 CLKBUFX3: 1 
[01/10 19:09:26   1231s] Clock DAG hash initial state: 1650513687084122571 17389111218241581419
[01/10 19:09:26   1231s] CTS services accumulated run-time stats initial state:
[01/10 19:09:26   1231s]   delay calculator: calls=17822, total_wall_time=0.792s, mean_wall_time=0.044ms
[01/10 19:09:26   1231s]   legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:09:26   1231s]   steiner router: calls=14945, total_wall_time=2.021s, mean_wall_time=0.135ms
[01/10 19:09:26   1231s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:09:26   1231s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Layer information for route type default_route_type_nonleaf:
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:09:26   1231s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] Metal1     N            H          1.227         0.160         0.196
[01/10 19:09:26   1231s] Metal2     N            V          0.755         0.143         0.108
[01/10 19:09:26   1231s] Metal3     Y            H          0.755         0.151         0.114
[01/10 19:09:26   1231s] Metal4     Y            V          0.755         0.146         0.110
[01/10 19:09:26   1231s] Metal5     N            H          0.755         0.146         0.110
[01/10 19:09:26   1231s] Metal6     N            V          0.755         0.150         0.113
[01/10 19:09:26   1231s] Metal7     N            H          0.755         0.153         0.116
[01/10 19:09:26   1231s] Metal8     N            V          0.268         0.153         0.041
[01/10 19:09:26   1231s] Metal9     N            H          0.268         0.967         0.259
[01/10 19:09:26   1231s] Metal10    N            V          0.097         0.459         0.045
[01/10 19:09:26   1231s] Metal11    N            H          0.095         0.587         0.056
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:09:26   1231s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Layer information for route type l_route_ccopt_autotrimmed:
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:09:26   1231s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] Metal1     N            H          1.227         0.160         0.196
[01/10 19:09:26   1231s] Metal2     N            V          0.755         0.143         0.108
[01/10 19:09:26   1231s] Metal3     N            H          0.755         0.151         0.114
[01/10 19:09:26   1231s] Metal4     N            V          0.755         0.146         0.110
[01/10 19:09:26   1231s] Metal5     Y            H          0.755         0.146         0.110
[01/10 19:09:26   1231s] Metal6     Y            V          0.755         0.150         0.113
[01/10 19:09:26   1231s] Metal7     Y            H          0.755         0.153         0.116
[01/10 19:09:26   1231s] Metal8     N            V          0.268         0.153         0.041
[01/10 19:09:26   1231s] Metal9     N            H          0.268         0.967         0.259
[01/10 19:09:26   1231s] Metal10    N            V          0.097         0.459         0.045
[01/10 19:09:26   1231s] Metal11    N            H          0.095         0.587         0.056
[01/10 19:09:26   1231s] ----------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:09:26   1231s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Layer information for route type t_route_ccopt_autotrimmed:
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ----------------------------------------------------------------------------------
[01/10 19:09:26   1231s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/10 19:09:26   1231s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/10 19:09:26   1231s]                                                                           to Layer
[01/10 19:09:26   1231s] ----------------------------------------------------------------------------------
[01/10 19:09:26   1231s] Metal1     N            H          0.818         0.190         0.156         3
[01/10 19:09:26   1231s] Metal2     N            V          0.503         0.182         0.092         3
[01/10 19:09:26   1231s] Metal3     N            H          0.503         0.189         0.095         3
[01/10 19:09:26   1231s] Metal4     N            V          0.503         0.184         0.093         3
[01/10 19:09:26   1231s] Metal5     Y            H          0.503         0.190         0.096         3
[01/10 19:09:26   1231s] Metal6     Y            V          0.503         0.190         0.096         3
[01/10 19:09:26   1231s] Metal7     Y            H          0.503         0.190         0.095         3
[01/10 19:09:26   1231s] Metal8     N            V          0.178         0.192         0.034         3
[01/10 19:09:26   1231s] Metal9     N            H          0.178         1.175         0.210         3
[01/10 19:09:26   1231s] Metal10    N            V          0.065         0.402         0.026         7
[01/10 19:09:26   1231s] Metal11    N            H          0.064         0.477         0.030         7
[01/10 19:09:26   1231s] ----------------------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Via selection for estimated routes (rule default):
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/10 19:09:26   1231s] Range                            (Ohm)    (fF)     (fs)     Only
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/10 19:09:26   1231s] Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/10 19:09:26   1231s] Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/10 19:09:26   1231s] Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/10 19:09:26   1231s] Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/10 19:09:26   1231s] Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/10 19:09:26   1231s] Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Via selection for estimated routes (rule NDR_13):
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/10 19:09:26   1231s] Range                            (Ohm)    (fF)     (fs)     Only
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/10 19:09:26   1231s] Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/10 19:09:26   1231s] Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/10 19:09:26   1231s] Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/10 19:09:26   1231s] Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/10 19:09:26   1231s] Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/10 19:09:26   1231s] Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/10 19:09:26   1231s] Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/10 19:09:26   1231s] ------------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] No ideal or dont_touch nets found in the clock tree
[01/10 19:09:26   1231s] No dont_touch hnets found in the clock tree
[01/10 19:09:26   1231s] No dont_touch hpins found in the clock network.
[01/10 19:09:26   1231s] Checking for illegal sizes of clock logic instances...
[01/10 19:09:26   1231s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Filtering reasons for cell type: buffer
[01/10 19:09:26   1231s] =======================================
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] Clock trees    Power domain    Reason                         Library cells
[01/10 19:09:26   1231s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/10 19:09:26   1231s]                                                                 CLKBUFX8 }
[01/10 19:09:26   1231s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/10 19:09:26   1231s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Filtering reasons for cell type: inverter
[01/10 19:09:26   1231s] =========================================
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] Clock trees    Power domain    Reason                         Library cells
[01/10 19:09:26   1231s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/10 19:09:26   1231s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/10 19:09:26   1231s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/10 19:09:26   1231s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/10 19:09:26   1231s] CCOpt configuration status: all checks passed.
[01/10 19:09:26   1231s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/10 19:09:26   1231s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/10 19:09:26   1231s]   No exclusion drivers are needed.
[01/10 19:09:26   1231s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/10 19:09:26   1231s] Antenna diode management...
[01/10 19:09:26   1231s]   Found 0 antenna diodes in the clock trees.
[01/10 19:09:26   1231s]   
[01/10 19:09:26   1231s] Antenna diode management done.
[01/10 19:09:26   1231s] Adding driver cells for primary IOs...
[01/10 19:09:26   1231s]   
[01/10 19:09:26   1231s]   ----------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/10 19:09:26   1231s]   ----------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s]     (empty table)
[01/10 19:09:26   1231s]   ----------------------------------------------------------------------------------------------
[01/10 19:09:26   1231s]   
[01/10 19:09:26   1231s]   
[01/10 19:09:26   1231s] Adding driver cells for primary IOs done.
[01/10 19:09:26   1231s] Adding driver cell for primary IO roots...
[01/10 19:09:26   1231s] Adding driver cell for primary IO roots done.
[01/10 19:09:26   1231s] Maximizing clock DAG abstraction...
[01/10 19:09:26   1231s]   Removing clock DAG drivers
[01/10 19:09:26   1231s] Maximizing clock DAG abstraction done.
[01/10 19:09:26   1231s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.3 real=0:00:03.4)
[01/10 19:09:26   1231s] Synthesizing clock trees...
[01/10 19:09:26   1231s]   Preparing To Balance...
[01/10 19:09:26   1231s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:09:26   1231s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3157.2M, EPOCH TIME: 1704906566.674361
[01/10 19:09:26   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.049, MEM:3138.2M, EPOCH TIME: 1704906566.723218
[01/10 19:09:26   1231s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:26   1231s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:09:26   1231s] OPERPROF: Starting DPlace-Init at level 1, MEM:3128.6M, EPOCH TIME: 1704906566.723938
[01/10 19:09:26   1231s] Processing tracks to init pin-track alignment.
[01/10 19:09:26   1231s] z: 2, totalTracks: 1
[01/10 19:09:26   1231s] z: 4, totalTracks: 1
[01/10 19:09:26   1231s] z: 6, totalTracks: 1
[01/10 19:09:26   1231s] z: 8, totalTracks: 1
[01/10 19:09:26   1231s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:26   1231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.6M, EPOCH TIME: 1704906566.736230
[01/10 19:09:26   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:26   1231s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:26   1231s] OPERPROF:     Starting CMU at level 3, MEM:3128.6M, EPOCH TIME: 1704906566.786538
[01/10 19:09:26   1231s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3128.6M, EPOCH TIME: 1704906566.788078
[01/10 19:09:26   1231s] 
[01/10 19:09:26   1231s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:26   1231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:3128.6M, EPOCH TIME: 1704906566.789686
[01/10 19:09:26   1231s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3128.6M, EPOCH TIME: 1704906566.789775
[01/10 19:09:26   1231s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3128.6M, EPOCH TIME: 1704906566.789855
[01/10 19:09:26   1231s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3128.6MB).
[01/10 19:09:26   1231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:3128.6M, EPOCH TIME: 1704906566.793919
[01/10 19:09:26   1231s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:26   1231s]   Merging duplicate siblings in DAG...
[01/10 19:09:26   1231s]     Clock DAG stats before merging:
[01/10 19:09:26   1231s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/10 19:09:26   1231s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:26   1231s]       misc counts      : r=1, pp=0
[01/10 19:09:26   1231s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/10 19:09:26   1231s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/10 19:09:26   1231s]     Clock DAG hash before merging: 18075905010027300253 11577350550187562272
[01/10 19:09:26   1231s]     CTS services accumulated run-time stats before merging:
[01/10 19:09:26   1231s]       delay calculator: calls=17822, total_wall_time=0.792s, mean_wall_time=0.044ms
[01/10 19:09:26   1231s]       legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:09:26   1231s]       steiner router: calls=14945, total_wall_time=2.021s, mean_wall_time=0.135ms
[01/10 19:09:26   1231s]     Resynthesising clock tree into netlist...
[01/10 19:09:26   1231s]       Reset timing graph...
[01/10 19:09:26   1231s] Ignoring AAE DB Resetting ...
[01/10 19:09:26   1231s]       Reset timing graph done.
[01/10 19:09:26   1231s]     Resynthesising clock tree into netlist done.
[01/10 19:09:26   1231s]     Merging duplicate clock dag driver clones in DAG...
[01/10 19:09:26   1231s]     Merging duplicate clock dag driver clones in DAG done.
[01/10 19:09:26   1231s]     
[01/10 19:09:26   1231s]     Disconnecting clock tree from netlist...
[01/10 19:09:26   1231s]     Disconnecting clock tree from netlist done.
[01/10 19:09:26   1231s]   Merging duplicate siblings in DAG done.
[01/10 19:09:26   1231s]   Applying movement limits...
[01/10 19:09:26   1231s]   Applying movement limits done.
[01/10 19:09:26   1231s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:26   1231s]   CCOpt::Phase::Construction...
[01/10 19:09:26   1231s]   Stage::Clustering...
[01/10 19:09:26   1231s]   Clustering...
[01/10 19:09:26   1231s]     Clock DAG hash before 'Clustering': 18075905010027300253 11577350550187562272
[01/10 19:09:26   1231s]     CTS services accumulated run-time stats before 'Clustering':
[01/10 19:09:26   1231s]       delay calculator: calls=17822, total_wall_time=0.792s, mean_wall_time=0.044ms
[01/10 19:09:26   1231s]       legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:09:26   1231s]       steiner router: calls=14945, total_wall_time=2.021s, mean_wall_time=0.135ms
[01/10 19:09:26   1231s]     Initialize for clustering...
[01/10 19:09:26   1231s]     Clock DAG stats before clustering:
[01/10 19:09:26   1231s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/10 19:09:26   1231s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:26   1231s]       misc counts      : r=1, pp=0
[01/10 19:09:26   1231s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/10 19:09:26   1231s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/10 19:09:26   1231s]     Clock DAG hash before clustering: 18075905010027300253 11577350550187562272
[01/10 19:09:26   1231s]     CTS services accumulated run-time stats before clustering:
[01/10 19:09:26   1231s]       delay calculator: calls=17822, total_wall_time=0.792s, mean_wall_time=0.044ms
[01/10 19:09:26   1231s]       legalizer: calls=3566, total_wall_time=0.075s, mean_wall_time=0.021ms
[01/10 19:09:26   1231s]       steiner router: calls=14945, total_wall_time=2.021s, mean_wall_time=0.135ms
[01/10 19:09:26   1231s]     Computing max distances from locked parents...
[01/10 19:09:26   1231s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/10 19:09:26   1231s]     Computing max distances from locked parents done.
[01/10 19:09:26   1231s]     Computing optimal clock node locations...
[01/10 19:09:26   1231s]     : ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:26   1231s]     Optimal path computation stats:
[01/10 19:09:26   1231s]       Successful          : 6
[01/10 19:09:26   1231s]       Unsuccessful        : 0
[01/10 19:09:26   1231s]       Immovable           : 1
[01/10 19:09:26   1231s]       lockedParentLocation: 0
[01/10 19:09:26   1231s]       Region hash         : e4d0d11cb7a6f7ec
[01/10 19:09:26   1231s]     Unsuccessful details:
[01/10 19:09:26   1231s]     
[01/10 19:09:26   1231s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:26   1231s] End AAE Lib Interpolated Model. (MEM=3128.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:26   1231s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:26   1231s]     Bottom-up phase...
[01/10 19:09:26   1231s]     Clustering bottom-up starting from leaves...
[01/10 19:09:26   1231s]       Clustering clock_tree clk...
[01/10 19:09:29   1234s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:09:29   1234s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:29   1234s]       Clustering clock_tree clk done.
[01/10 19:09:29   1234s]     Clustering bottom-up starting from leaves done.
[01/10 19:09:29   1234s]     Rebuilding the clock tree after clustering...
[01/10 19:09:29   1234s]     Rebuilding the clock tree after clustering done.
[01/10 19:09:29   1234s]     Clock DAG stats after bottom-up phase:
[01/10 19:09:29   1234s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:29   1234s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:29   1234s]       misc counts      : r=1, pp=0
[01/10 19:09:29   1234s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:29   1234s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2378.165um, total=2795.125um
[01/10 19:09:29   1234s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/10 19:09:29   1234s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:29   1234s]     Clock DAG hash after bottom-up phase: 18036419889189246806 5706898974799456836
[01/10 19:09:29   1234s]     CTS services accumulated run-time stats after bottom-up phase:
[01/10 19:09:29   1234s]       delay calculator: calls=18190, total_wall_time=0.822s, mean_wall_time=0.045ms
[01/10 19:09:29   1234s]       legalizer: calls=4134, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:29   1234s]       steiner router: calls=15307, total_wall_time=2.241s, mean_wall_time=0.146ms
[01/10 19:09:29   1234s]     Bottom-up phase done. (took cpu=0:00:03.1 real=0:00:03.1)
[01/10 19:09:29   1234s]     Legalizing clock trees...
[01/10 19:09:29   1234s]     Resynthesising clock tree into netlist...
[01/10 19:09:29   1234s]       Reset timing graph...
[01/10 19:09:29   1234s] Ignoring AAE DB Resetting ...
[01/10 19:09:29   1234s]       Reset timing graph done.
[01/10 19:09:29   1234s]     Resynthesising clock tree into netlist done.
[01/10 19:09:29   1234s]     Commiting net attributes....
[01/10 19:09:29   1234s]     Commiting net attributes. done.
[01/10 19:09:29   1234s]     Leaving CCOpt scope - ClockRefiner...
[01/10 19:09:29   1234s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3131.8M, EPOCH TIME: 1704906569.975249
[01/10 19:09:29   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:29   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1234s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:3090.8M, EPOCH TIME: 1704906570.006691
[01/10 19:09:30   1234s]     Assigned high priority to 38 instances.
[01/10 19:09:30   1234s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/10 19:09:30   1234s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/10 19:09:30   1234s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3090.8M, EPOCH TIME: 1704906570.020218
[01/10 19:09:30   1234s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3090.8M, EPOCH TIME: 1704906570.020324
[01/10 19:09:30   1234s] Processing tracks to init pin-track alignment.
[01/10 19:09:30   1234s] z: 2, totalTracks: 1
[01/10 19:09:30   1234s] z: 4, totalTracks: 1
[01/10 19:09:30   1234s] z: 6, totalTracks: 1
[01/10 19:09:30   1234s] z: 8, totalTracks: 1
[01/10 19:09:30   1234s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:30   1234s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3090.8M, EPOCH TIME: 1704906570.028053
[01/10 19:09:30   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1234s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:30   1234s] 
[01/10 19:09:30   1234s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:30   1234s] OPERPROF:       Starting CMU at level 4, MEM:3090.8M, EPOCH TIME: 1704906570.056722
[01/10 19:09:30   1235s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:3090.8M, EPOCH TIME: 1704906570.057605
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:30   1235s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:3090.8M, EPOCH TIME: 1704906570.058514
[01/10 19:09:30   1235s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3090.8M, EPOCH TIME: 1704906570.058562
[01/10 19:09:30   1235s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3090.8M, EPOCH TIME: 1704906570.058608
[01/10 19:09:30   1235s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3090.8MB).
[01/10 19:09:30   1235s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:3090.8M, EPOCH TIME: 1704906570.059839
[01/10 19:09:30   1235s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:3090.8M, EPOCH TIME: 1704906570.059881
[01/10 19:09:30   1235s] TDRefine: refinePlace mode is spiral
[01/10 19:09:30   1235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.13
[01/10 19:09:30   1235s] OPERPROF: Starting RefinePlace at level 1, MEM:3090.8M, EPOCH TIME: 1704906570.059947
[01/10 19:09:30   1235s] *** Starting refinePlace (0:20:35 mem=3090.8M) ***
[01/10 19:09:30   1235s] Total net bbox length = 1.717e+05 (8.040e+04 9.132e+04) (ext = 1.300e+04)
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:30   1235s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:30   1235s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:30   1235s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:30   1235s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3090.8M, EPOCH TIME: 1704906570.073026
[01/10 19:09:30   1235s] Starting refinePlace ...
[01/10 19:09:30   1235s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:30   1235s] One DDP V2 for no tweak run.
[01/10 19:09:30   1235s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:30   1235s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3093.8M, EPOCH TIME: 1704906570.097013
[01/10 19:09:30   1235s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:09:30   1235s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3093.8M, EPOCH TIME: 1704906570.097107
[01/10 19:09:30   1235s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:3093.8M, EPOCH TIME: 1704906570.097261
[01/10 19:09:30   1235s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3093.8M, EPOCH TIME: 1704906570.097305
[01/10 19:09:30   1235s] DDP markSite nrRow 119 nrJob 119
[01/10 19:09:30   1235s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3093.8M, EPOCH TIME: 1704906570.097573
[01/10 19:09:30   1235s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:3093.8M, EPOCH TIME: 1704906570.097622
[01/10 19:09:30   1235s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3093.8M, EPOCH TIME: 1704906570.100335
[01/10 19:09:30   1235s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3093.8M, EPOCH TIME: 1704906570.100385
[01/10 19:09:30   1235s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:3093.8M, EPOCH TIME: 1704906570.101979
[01/10 19:09:30   1235s] ** Cut row section cpu time 0:00:00.0.
[01/10 19:09:30   1235s]  ** Cut row section real time 0:00:00.0.
[01/10 19:09:30   1235s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:3093.8M, EPOCH TIME: 1704906570.102053
[01/10 19:09:30   1235s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 19:09:30   1235s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3093.8MB) @(0:20:35 - 0:20:35).
[01/10 19:09:30   1235s] Move report: preRPlace moves 161 insts, mean move: 0.94 um, max move: 2.91 um 
[01/10 19:09:30   1235s] 	Max move on inst (cpuregs_reg[15][27]): (56.40, 187.72) --> (55.20, 189.43)
[01/10 19:09:30   1235s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/10 19:09:30   1235s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:09:30   1235s] Move report: legalization moves 7 insts, mean move: 1.73 um, max move: 3.60 um spiral
[01/10 19:09:30   1235s] 	Max move on inst (FE_OFC425_n_2583): (139.80, 47.50) --> (143.40, 47.50)
[01/10 19:09:30   1235s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:09:30   1235s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:09:30   1235s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3109.8MB) @(0:20:35 - 0:20:35).
[01/10 19:09:30   1235s] Move report: Detail placement moves 167 insts, mean move: 0.98 um, max move: 3.60 um 
[01/10 19:09:30   1235s] 	Max move on inst (FE_OFC425_n_2583): (139.80, 47.50) --> (143.40, 47.50)
[01/10 19:09:30   1235s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3109.8MB
[01/10 19:09:30   1235s] Statistics of distance of Instance movement in refine placement:
[01/10 19:09:30   1235s]   maximum (X+Y) =         3.60 um
[01/10 19:09:30   1235s]   inst (FE_OFC425_n_2583) with max move: (139.8, 47.5) -> (143.4, 47.5)
[01/10 19:09:30   1235s]   mean    (X+Y) =         0.98 um
[01/10 19:09:30   1235s] Summary Report:
[01/10 19:09:30   1235s] Instances move: 167 (out of 9533 movable)
[01/10 19:09:30   1235s] Instances flipped: 0
[01/10 19:09:30   1235s] Mean displacement: 0.98 um
[01/10 19:09:30   1235s] Max displacement: 3.60 um (Instance: FE_OFC425_n_2583) (139.8, 47.5) -> (143.4, 47.5)
[01/10 19:09:30   1235s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:09:30   1235s] Total instances moved : 167
[01/10 19:09:30   1235s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.438, MEM:3109.8M, EPOCH TIME: 1704906570.510844
[01/10 19:09:30   1235s] Total net bbox length = 1.718e+05 (8.044e+04 9.134e+04) (ext = 1.300e+04)
[01/10 19:09:30   1235s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3109.8MB
[01/10 19:09:30   1235s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3109.8MB) @(0:20:35 - 0:20:35).
[01/10 19:09:30   1235s] *** Finished refinePlace (0:20:35 mem=3109.8M) ***
[01/10 19:09:30   1235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.13
[01/10 19:09:30   1235s] OPERPROF: Finished RefinePlace at level 1, CPU:0.460, REAL:0.454, MEM:3109.8M, EPOCH TIME: 1704906570.514166
[01/10 19:09:30   1235s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3109.8M, EPOCH TIME: 1704906570.514223
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9533).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.033, MEM:3106.8M, EPOCH TIME: 1704906570.546993
[01/10 19:09:30   1235s]     ClockRefiner summary
[01/10 19:09:30   1235s]     All clock instances: Moved 63, flipped 20 and cell swapped 0 (out of a total of 1999).
[01/10 19:09:30   1235s]     The largest move was 2.91 um for cpuregs_reg[15][27].
[01/10 19:09:30   1235s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 38).
[01/10 19:09:30   1235s]     The largest move was 2 um for CTS_ccl_a_buf_00107.
[01/10 19:09:30   1235s]     Clock sinks: Moved 61, flipped 20 and cell swapped 0 (out of a total of 1961).
[01/10 19:09:30   1235s]     The largest move was 2.91 um for cpuregs_reg[15][27].
[01/10 19:09:30   1235s]     Revert refine place priority changes on 0 instances.
[01/10 19:09:30   1235s] OPERPROF: Starting DPlace-Init at level 1, MEM:3106.8M, EPOCH TIME: 1704906570.561552
[01/10 19:09:30   1235s] Processing tracks to init pin-track alignment.
[01/10 19:09:30   1235s] z: 2, totalTracks: 1
[01/10 19:09:30   1235s] z: 4, totalTracks: 1
[01/10 19:09:30   1235s] z: 6, totalTracks: 1
[01/10 19:09:30   1235s] z: 8, totalTracks: 1
[01/10 19:09:30   1235s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:30   1235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3106.8M, EPOCH TIME: 1704906570.569329
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:30   1235s] OPERPROF:     Starting CMU at level 3, MEM:3106.8M, EPOCH TIME: 1704906570.598348
[01/10 19:09:30   1235s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3106.8M, EPOCH TIME: 1704906570.599255
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:30   1235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:3106.8M, EPOCH TIME: 1704906570.600184
[01/10 19:09:30   1235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3106.8M, EPOCH TIME: 1704906570.600266
[01/10 19:09:30   1235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3106.8M, EPOCH TIME: 1704906570.600319
[01/10 19:09:30   1235s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.8MB).
[01/10 19:09:30   1235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:3106.8M, EPOCH TIME: 1704906570.601531
[01/10 19:09:30   1235s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:09:30   1235s]     Disconnecting clock tree from netlist...
[01/10 19:09:30   1235s]     Disconnecting clock tree from netlist done.
[01/10 19:09:30   1235s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:09:30   1235s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3106.8M, EPOCH TIME: 1704906570.604727
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.029, MEM:3106.8M, EPOCH TIME: 1704906570.633393
[01/10 19:09:30   1235s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:30   1235s]     Leaving CCOpt scope - Initializing placement interface...
[01/10 19:09:30   1235s] OPERPROF: Starting DPlace-Init at level 1, MEM:3106.8M, EPOCH TIME: 1704906570.634020
[01/10 19:09:30   1235s] Processing tracks to init pin-track alignment.
[01/10 19:09:30   1235s] z: 2, totalTracks: 1
[01/10 19:09:30   1235s] z: 4, totalTracks: 1
[01/10 19:09:30   1235s] z: 6, totalTracks: 1
[01/10 19:09:30   1235s] z: 8, totalTracks: 1
[01/10 19:09:30   1235s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:30   1235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3106.8M, EPOCH TIME: 1704906570.643790
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:30   1235s] OPERPROF:     Starting CMU at level 3, MEM:3106.8M, EPOCH TIME: 1704906570.675596
[01/10 19:09:30   1235s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3106.8M, EPOCH TIME: 1704906570.676460
[01/10 19:09:30   1235s] 
[01/10 19:09:30   1235s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:30   1235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:3106.8M, EPOCH TIME: 1704906570.677467
[01/10 19:09:30   1235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3106.8M, EPOCH TIME: 1704906570.677517
[01/10 19:09:30   1235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3106.8M, EPOCH TIME: 1704906570.677565
[01/10 19:09:30   1235s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3106.8MB).
[01/10 19:09:30   1235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:3106.8M, EPOCH TIME: 1704906570.678703
[01/10 19:09:30   1235s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:30   1235s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:09:30   1235s] End AAE Lib Interpolated Model. (MEM=3106.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:30   1235s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     Clock tree legalization - Histogram:
[01/10 19:09:30   1235s]     ====================================
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     --------------------------------
[01/10 19:09:30   1235s]     Movement (um)    Number of cells
[01/10 19:09:30   1235s]     --------------------------------
[01/10 19:09:30   1235s]     [1.8,1.9)               1
[01/10 19:09:30   1235s]     [1.9,2)                 1
[01/10 19:09:30   1235s]     --------------------------------
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     Clock tree legalization - Top 10 Movements:
[01/10 19:09:30   1235s]     ===========================================
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]     Movement (um)    Desired              Achieved             Node
[01/10 19:09:30   1235s]                      location             location             
[01/10 19:09:30   1235s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]          2           (49.200,110.770)     (47.200,110.770)     CTS_ccl_a_buf_00107 (a lib_cell CLKBUFX4) at (47.200,110.770), in power domain auto-default
[01/10 19:09:30   1235s]          1.8         (140.200,100.510)    (142.000,100.510)    CTS_ccl_a_buf_00081 (a lib_cell CLKBUFX4) at (142.000,100.510), in power domain auto-default
[01/10 19:09:30   1235s]          0           (59.263,187.123)     (59.263,187.123)     CTS_ccl_a_buf_00105 (a lib_cell CLKBUFX4) at (58.800,186.010), in power domain auto-default
[01/10 19:09:30   1235s]          0           (48.062,137.018)     (48.062,137.018)     CTS_ccl_a_buf_00090 (a lib_cell CLKBUFX4) at (47.600,136.420), in power domain auto-default
[01/10 19:09:30   1235s]          0           (87.263,191.738)     (87.263,191.738)     CTS_ccl_a_buf_00082 (a lib_cell CLKBUFX4) at (86.800,191.140), in power domain auto-default
[01/10 19:09:30   1235s]          0           (123.062,200.803)    (123.062,200.803)    CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (122.600,199.690), in power domain auto-default
[01/10 19:09:30   1235s]          0           (71.263,132.403)     (71.263,132.403)     CTS_ccl_a_buf_00101 (a lib_cell CLKBUFX4) at (70.800,131.290), in power domain auto-default
[01/10 19:09:30   1235s]          0           (52.462,187.123)     (52.462,187.123)     CTS_ccl_a_buf_00095 (a lib_cell CLKBUFX4) at (52.000,186.010), in power domain auto-default
[01/10 19:09:30   1235s]          0           (51.263,163.183)     (51.263,163.183)     CTS_ccl_a_buf_00094 (a lib_cell CLKBUFX4) at (50.800,162.070), in power domain auto-default
[01/10 19:09:30   1235s]          0           (52.462,132.403)     (52.462,132.403)     CTS_ccl_a_buf_00108 (a lib_cell CLKBUFX4) at (52.000,131.290), in power domain auto-default
[01/10 19:09:30   1235s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]     
[01/10 19:09:30   1235s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:09:30   1235s]     Clock DAG stats after 'Clustering':
[01/10 19:09:30   1235s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:30   1235s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:30   1235s]       misc counts      : r=1, pp=0
[01/10 19:09:30   1235s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:30   1235s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:30   1235s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:30   1235s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.521pF, total=0.579pF
[01/10 19:09:30   1235s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:30   1235s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:30   1235s]     Clock DAG net violations after 'Clustering': none
[01/10 19:09:30   1235s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/10 19:09:30   1235s]       Trunk : target=0.200ns count=4 avg=0.151ns sd=0.021ns min=0.128ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:30   1235s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 10 <= 0.190ns, 13 <= 0.200ns}
[01/10 19:09:30   1235s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/10 19:09:30   1235s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:30   1235s]     Clock DAG hash after 'Clustering': 12239993233743977827 5342974246681093521
[01/10 19:09:30   1235s]     CTS services accumulated run-time stats after 'Clustering':
[01/10 19:09:30   1235s]       delay calculator: calls=18229, total_wall_time=0.825s, mean_wall_time=0.045ms
[01/10 19:09:30   1235s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:30   1235s]       steiner router: calls=15346, total_wall_time=2.261s, mean_wall_time=0.147ms
[01/10 19:09:30   1235s]     Primary reporting skew groups after 'Clustering':
[01/10 19:09:30   1235s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.428, avg=0.403, sd=0.017], skew [0.053 vs 0.200], 100% {0.375, 0.428} (wid=0.005 ws=0.004) (gid=0.425 gs=0.052)
[01/10 19:09:30   1235s]           min path sink: instr_lui_reg/CK
[01/10 19:09:30   1235s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:30   1235s]     Skew group summary after 'Clustering':
[01/10 19:09:30   1235s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.428, avg=0.403, sd=0.017], skew [0.053 vs 0.200], 100% {0.375, 0.428} (wid=0.005 ws=0.004) (gid=0.425 gs=0.052)
[01/10 19:09:30   1235s]     Legalizer API calls during this step: 682 succeeded with high effort: 682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:30   1235s]   Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   Post-Clustering Statistics Report
[01/10 19:09:30   1235s]   =================================
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   Fanout Statistics:
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/10 19:09:30   1235s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   Trunk         5       7.800       1        13        5.404      {2 <= 3, 2 <= 12, 1 <= 15}
[01/10 19:09:30   1235s]   Leaf         35      56.029      46        64        4.706      {3 <= 49, 8 <= 53, 8 <= 57, 11 <= 61, 5 <= 65}
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   Clustering Failure Statistics:
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   ----------------------------------------------
[01/10 19:09:30   1235s]   Net Type    Clusters    Clusters    Transition
[01/10 19:09:30   1235s]               Tried       Failed      Failures
[01/10 19:09:30   1235s]   ----------------------------------------------
[01/10 19:09:30   1235s]   Trunk           6           3            3
[01/10 19:09:30   1235s]   Leaf          597          75           75
[01/10 19:09:30   1235s]   ----------------------------------------------
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   Clustering Partition Statistics:
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[01/10 19:09:30   1235s]               Fraction    Fraction    Count        Size        Size    Size    Size
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   Trunk        0.000       1.000          1          35.000      35      35      0.000
[01/10 19:09:30   1235s]   Leaf         0.000       1.000          1        1961.000    1961    1961      0.000
[01/10 19:09:30   1235s]   --------------------------------------------------------------------------------------
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   
[01/10 19:09:30   1235s]   Looking for fanout violations...
[01/10 19:09:30   1235s]   Looking for fanout violations done.
[01/10 19:09:30   1235s]   CongRepair After Initial Clustering...
[01/10 19:09:30   1235s]   Reset timing graph...
[01/10 19:09:30   1235s] Ignoring AAE DB Resetting ...
[01/10 19:09:30   1235s]   Reset timing graph done.
[01/10 19:09:30   1235s]   Leaving CCOpt scope - Early Global Route...
[01/10 19:09:30   1235s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3145.0M, EPOCH TIME: 1704906570.855539
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] All LLGs are deleted
[01/10 19:09:30   1235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:30   1235s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3145.0M, EPOCH TIME: 1704906570.883851
[01/10 19:09:30   1235s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3145.0M, EPOCH TIME: 1704906570.884187
[01/10 19:09:30   1235s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.030, MEM:3107.0M, EPOCH TIME: 1704906570.885816
[01/10 19:09:30   1235s]   Clock implementation routing...
[01/10 19:09:30   1235s] Net route status summary:
[01/10 19:09:30   1235s]   Clock:        39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:30   1235s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:30   1235s]     Routing using eGR only...
[01/10 19:09:30   1235s]       Early Global Route - eGR only step...
[01/10 19:09:30   1235s] (ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
[01/10 19:09:30   1235s] (ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
[01/10 19:09:30   1235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:30   1235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:30   1235s] (ccopt eGR): Start to route 39 all nets
[01/10 19:09:30   1235s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3106.97 MB )
[01/10 19:09:30   1235s] (I)      ==================== Layers =====================
[01/10 19:09:30   1235s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:30   1235s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:30   1235s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:30   1235s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:30   1235s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:30   1235s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:30   1235s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:30   1235s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:30   1235s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:30   1235s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:30   1235s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:30   1235s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:30   1235s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:30   1235s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:30   1235s] (I)      Started Import and model ( Curr Mem: 3106.97 MB )
[01/10 19:09:30   1235s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:31   1236s] (I)      == Non-default Options ==
[01/10 19:09:31   1236s] (I)      Clean congestion better                            : true
[01/10 19:09:31   1236s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:09:31   1236s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:09:31   1236s] (I)      Layer constraints as soft constraints              : true
[01/10 19:09:31   1236s] (I)      Soft top layer                                     : true
[01/10 19:09:31   1236s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:09:31   1236s] (I)      Better NDR handling                                : true
[01/10 19:09:31   1236s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:09:31   1236s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:09:31   1236s] (I)      Block tracks for preroutes                         : true
[01/10 19:09:31   1236s] (I)      Assign IRoute by net group key                     : true
[01/10 19:09:31   1236s] (I)      Block unroutable channels                          : true
[01/10 19:09:31   1236s] (I)      Block unroutable channels 3D                       : true
[01/10 19:09:31   1236s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:09:31   1236s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:09:31   1236s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:09:31   1236s] (I)      Skip must join for term with via pillar            : true
[01/10 19:09:31   1236s] (I)      Model find APA for IO pin                          : true
[01/10 19:09:31   1236s] (I)      On pin location for off pin term                   : true
[01/10 19:09:31   1236s] (I)      Handle EOL spacing                                 : true
[01/10 19:09:31   1236s] (I)      Merge PG vias by gap                               : true
[01/10 19:09:31   1236s] (I)      Maximum routing layer                              : 11
[01/10 19:09:31   1236s] (I)      Route selected nets only                           : true
[01/10 19:09:31   1236s] (I)      Refine MST                                         : true
[01/10 19:09:31   1236s] (I)      Honor PRL                                          : true
[01/10 19:09:31   1236s] (I)      Strong congestion aware                            : true
[01/10 19:09:31   1236s] (I)      Improved initial location for IRoutes              : true
[01/10 19:09:31   1236s] (I)      Multi panel TA                                     : true
[01/10 19:09:31   1236s] (I)      Penalize wire overlap                              : true
[01/10 19:09:31   1236s] (I)      Expand small instance blockage                     : true
[01/10 19:09:31   1236s] (I)      Reduce via in TA                                   : true
[01/10 19:09:31   1236s] (I)      SS-aware routing                                   : true
[01/10 19:09:31   1236s] (I)      Improve tree edge sharing                          : true
[01/10 19:09:31   1236s] (I)      Improve 2D via estimation                          : true
[01/10 19:09:31   1236s] (I)      Refine Steiner tree                                : true
[01/10 19:09:31   1236s] (I)      Build spine tree                                   : true
[01/10 19:09:31   1236s] (I)      Model pass through capacity                        : true
[01/10 19:09:31   1236s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:09:31   1236s] (I)      Consider pin shapes                                : true
[01/10 19:09:31   1236s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:09:31   1236s] (I)      Consider NR APA                                    : true
[01/10 19:09:31   1236s] (I)      Consider IO pin shape                              : true
[01/10 19:09:31   1236s] (I)      Fix pin connection bug                             : true
[01/10 19:09:31   1236s] (I)      Consider layer RC for local wires                  : true
[01/10 19:09:31   1236s] (I)      Route to clock mesh pin                            : true
[01/10 19:09:31   1236s] (I)      LA-aware pin escape length                         : 2
[01/10 19:09:31   1236s] (I)      Connect multiple ports                             : true
[01/10 19:09:31   1236s] (I)      Split for must join                                : true
[01/10 19:09:31   1236s] (I)      Number of threads                                  : 1
[01/10 19:09:31   1236s] (I)      Routing effort level                               : 10000
[01/10 19:09:31   1236s] (I)      Prefer layer length threshold                      : 8
[01/10 19:09:31   1236s] (I)      Overflow penalty cost                              : 10
[01/10 19:09:31   1236s] (I)      A-star cost                                        : 0.300000
[01/10 19:09:31   1236s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:09:31   1236s] (I)      Threshold for short IRoute                         : 6
[01/10 19:09:31   1236s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:09:31   1236s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:09:31   1236s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:09:31   1236s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:09:31   1236s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:09:31   1236s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:09:31   1236s] (I)      PG-aware similar topology routing                  : true
[01/10 19:09:31   1236s] (I)      Maze routing via cost fix                          : true
[01/10 19:09:31   1236s] (I)      Apply PRL on PG terms                              : true
[01/10 19:09:31   1236s] (I)      Apply PRL on obs objects                           : true
[01/10 19:09:31   1236s] (I)      Handle range-type spacing rules                    : true
[01/10 19:09:31   1236s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:09:31   1236s] (I)      Parallel spacing query fix                         : true
[01/10 19:09:31   1236s] (I)      Force source to root IR                            : true
[01/10 19:09:31   1236s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:09:31   1236s] (I)      Do not relax to DPT layer                          : true
[01/10 19:09:31   1236s] (I)      No DPT in post routing                             : true
[01/10 19:09:31   1236s] (I)      Modeling PG via merging fix                        : true
[01/10 19:09:31   1236s] (I)      Shield aware TA                                    : true
[01/10 19:09:31   1236s] (I)      Strong shield aware TA                             : true
[01/10 19:09:31   1236s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:09:31   1236s] (I)      Post routing fix                                   : true
[01/10 19:09:31   1236s] (I)      Strong post routing                                : true
[01/10 19:09:31   1236s] (I)      Access via pillar from top                         : true
[01/10 19:09:31   1236s] (I)      NDR via pillar fix                                 : true
[01/10 19:09:31   1236s] (I)      Violation on path threshold                        : 1
[01/10 19:09:31   1236s] (I)      Pass through capacity modeling                     : true
[01/10 19:09:31   1236s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:09:31   1236s] (I)      Select term pin box for io pin                     : true
[01/10 19:09:31   1236s] (I)      Penalize NDR sharing                               : true
[01/10 19:09:31   1236s] (I)      Enable special modeling                            : false
[01/10 19:09:31   1236s] (I)      Keep fixed segments                                : true
[01/10 19:09:31   1236s] (I)      Reorder net groups by key                          : true
[01/10 19:09:31   1236s] (I)      Increase net scenic ratio                          : true
[01/10 19:09:31   1236s] (I)      Method to set GCell size                           : row
[01/10 19:09:31   1236s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:09:31   1236s] (I)      Avoid high resistance layers                       : true
[01/10 19:09:31   1236s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:09:31   1236s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:09:31   1236s] (I)      Use track pitch for NDR                            : true
[01/10 19:09:31   1236s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:09:31   1236s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:09:31   1236s] (I)      Top layer relaxation fix                           : true
[01/10 19:09:31   1236s] (I)      Handle non-default track width                     : false
[01/10 19:09:31   1236s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:09:31   1236s] (I)      Use row-based GCell size
[01/10 19:09:31   1236s] (I)      Use row-based GCell align
[01/10 19:09:31   1236s] (I)      layer 0 area = 80000
[01/10 19:09:31   1236s] (I)      layer 1 area = 80000
[01/10 19:09:31   1236s] (I)      layer 2 area = 80000
[01/10 19:09:31   1236s] (I)      layer 3 area = 80000
[01/10 19:09:31   1236s] (I)      layer 4 area = 80000
[01/10 19:09:31   1236s] (I)      layer 5 area = 80000
[01/10 19:09:31   1236s] (I)      layer 6 area = 80000
[01/10 19:09:31   1236s] (I)      layer 7 area = 80000
[01/10 19:09:31   1236s] (I)      layer 8 area = 80000
[01/10 19:09:31   1236s] (I)      layer 9 area = 400000
[01/10 19:09:31   1236s] (I)      layer 10 area = 400000
[01/10 19:09:31   1236s] (I)      GCell unit size   : 3420
[01/10 19:09:31   1236s] (I)      GCell multiplier  : 1
[01/10 19:09:31   1236s] (I)      GCell row height  : 3420
[01/10 19:09:31   1236s] (I)      Actual row height : 3420
[01/10 19:09:31   1236s] (I)      GCell align ref   : 30000 30020
[01/10 19:09:31   1236s] [NR-eGR] Track table information for default rule: 
[01/10 19:09:31   1236s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:09:31   1236s] (I)      ================== Default via ===================
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:09:31   1236s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:09:31   1236s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] [NR-eGR] Read 5962 PG shapes
[01/10 19:09:31   1236s] [NR-eGR] Read 0 clock shapes
[01/10 19:09:31   1236s] [NR-eGR] Read 0 other shapes
[01/10 19:09:31   1236s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:09:31   1236s] [NR-eGR] #Instance Blockages : 0
[01/10 19:09:31   1236s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:09:31   1236s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:09:31   1236s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:09:31   1236s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:09:31   1236s] [NR-eGR] #Other Blockages    : 0
[01/10 19:09:31   1236s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:09:31   1236s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:09:31   1236s] [NR-eGR] Read 10529 nets ( ignored 10490 )
[01/10 19:09:31   1236s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:09:31   1236s] (I)      early_global_route_priority property id does not exist.
[01/10 19:09:31   1236s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:09:31   1236s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Moved 1 terms for better access 
[01/10 19:09:31   1236s] (I)      Number of ignored nets                =      0
[01/10 19:09:31   1236s] (I)      Number of connected nets              =      0
[01/10 19:09:31   1236s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:09:31   1236s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:09:31   1236s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:09:31   1236s] [NR-eGR] There are 39 clock nets ( 4 with NDR ).
[01/10 19:09:31   1236s] (I)      Ndr track 0 does not exist
[01/10 19:09:31   1236s] (I)      Ndr track 0 does not exist
[01/10 19:09:31   1236s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:09:31   1236s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:09:31   1236s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:09:31   1236s] (I)      Site width          :   400  (dbu)
[01/10 19:09:31   1236s] (I)      Row height          :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell width         :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell height        :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      Grid                :   146   136    11
[01/10 19:09:31   1236s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:09:31   1236s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:09:31   1236s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:09:31   1236s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:09:31   1236s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:09:31   1236s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:09:31   1236s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:09:31   1236s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:09:31   1236s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:09:31   1236s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:09:31   1236s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:09:31   1236s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:09:31   1236s] (I)      --------------------------------------------------------
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s] [NR-eGR] ============ Routing rule table ============
[01/10 19:09:31   1236s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/10 19:09:31   1236s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:09:31   1236s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:09:31   1236s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:09:31   1236s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:31   1236s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:31   1236s] [NR-eGR] Rule id: 1  Nets: 35
[01/10 19:09:31   1236s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:09:31   1236s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:09:31   1236s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:09:31   1236s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:31   1236s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:31   1236s] [NR-eGR] ========================================
[01/10 19:09:31   1236s] [NR-eGR] 
[01/10 19:09:31   1236s] (I)      =============== Blocked Tracks ===============
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:09:31   1236s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:09:31   1236s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:09:31   1236s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] (I)      Reset routing kernel
[01/10 19:09:31   1236s] (I)      Started Global Routing ( Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] (I)      totalPins=2038  totalGlobalPin=2035 (99.85%)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 508 = (306 H, 202 V) = (0.09% H, 0.12% V) = (5.233e+02um H, 3.454e+02um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 456 = (280 H, 176 V) = (0.08% H, 0.11% V) = (4.788e+02um H, 3.010e+02um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 4
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 1
[01/10 19:09:31   1236s] (I)      Wire length   : 374
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 456 = (280 H, 176 V) = (0.08% H, 0.11% V) = (4.788e+02um H, 3.010e+02um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.349580e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.349580e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4298 = (2022 H, 2276 V) = (0.57% H, 1.38% V) = (3.458e+03um H, 3.892e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4235 = (2006 H, 2229 V) = (0.56% H, 1.35% V) = (3.430e+03um H, 3.812e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 35
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 11
[01/10 19:09:31   1236s] (I)      Wire length   : 2621
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 11 nets and layer range [5, 9]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4236 = (2008 H, 2228 V) = (0.56% H, 1.35% V) = (3.434e+03um H, 3.810e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.472700e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.472700e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4370 = (2070 H, 2300 V) = (0.39% H, 0.69% V) = (3.540e+03um H, 3.933e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4318 = (2044 H, 2274 V) = (0.38% H, 0.69% V) = (3.495e+03um H, 3.889e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 1
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 1
[01/10 19:09:31   1236s] (I)      Wire length   : 0
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 4318 = (2044 H, 2274 V) = (0.38% H, 0.69% V) = (3.495e+03um H, 3.889e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 4: route 11 net(s) in layer range [5, 9]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.458010e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.458010e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5531 = (2594 H, 2937 V) = (0.49% H, 0.89% V) = (4.436e+03um H, 5.022e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5476 = (2566 H, 2910 V) = (0.48% H, 0.88% V) = (4.388e+03um H, 4.976e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 11
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 11
[01/10 19:09:31   1236s] (I)      Wire length   : 0
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 11 nets and layer range [5, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5476 = (2566 H, 2910 V) = (0.48% H, 0.88% V) = (4.388e+03um H, 4.976e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 985960 = (591667 H, 394293 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.593100e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.593100e+03um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5610 = (2628 H, 2982 V) = (0.44% H, 0.76% V) = (4.494e+03um H, 5.099e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5558 = (2602 H, 2956 V) = (0.44% H, 0.75% V) = (4.449e+03um H, 5.055e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 1
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 1
[01/10 19:09:31   1236s] (I)      Wire length   : 0
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 5558 = (2602 H, 2956 V) = (0.44% H, 0.75% V) = (4.449e+03um H, 5.055e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 6: route 11 net(s) in layer range [5, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.157841e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.157841e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6771 = (3152 H, 3619 V) = (0.53% H, 0.92% V) = (5.390e+03um H, 6.188e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6716 = (3124 H, 3592 V) = (0.53% H, 0.91% V) = (5.342e+03um H, 6.142e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 11
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 11
[01/10 19:09:31   1236s] (I)      Wire length   : 0
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6716 = (3124 H, 3592 V) = (0.53% H, 0.91% V) = (5.342e+03um H, 6.142e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 1329823 = (769898 H, 559925 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.188621e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.188621e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 1
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 0
[01/10 19:09:31   1236s] (I)      Wire length   : 132
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 6951 = (3231 H, 3720 V) = (0.42% H, 0.66% V) = (5.525e+03um H, 6.361e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 8: route 11 net(s) in layer range [3, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.598679e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.598679e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9349 = (4325 H, 5024 V) = (0.56% H, 0.90% V) = (7.396e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9346 = (4322 H, 5024 V) = (0.56% H, 0.90% V) = (7.391e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      #Nets         : 11
[01/10 19:09:31   1236s] (I)      #Relaxed nets : 1
[01/10 19:09:31   1236s] (I)      Wire length   : 1092
[01/10 19:09:31   1236s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9344 = (4320 H, 5024 V) = (0.56% H, 0.90% V) = (7.387e+03um H, 8.591e+03um V)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.637838e+04um
[01/10 19:09:31   1236s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:09:31   1236s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.637838e+04um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1f Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1g Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1h Route ============
[01/10 19:09:31   1236s] (I)      Usage: 9578 = (4444 H, 5134 V) = (0.58% H, 0.71% V) = (7.599e+03um H, 8.779e+03um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:09:31   1236s] [NR-eGR]                        OverCon            
[01/10 19:09:31   1236s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:09:31   1236s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:09:31   1236s] [NR-eGR] ----------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR] ----------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:09:31   1236s] [NR-eGR] 
[01/10 19:09:31   1236s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:09:31   1236s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:09:31   1236s] (I)      ============= Track Assignment ============
[01/10 19:09:31   1236s] (I)      Started Track Assignment (1T) ( Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:09:31   1236s] (I)      Run Multi-thread track assignment
[01/10 19:09:31   1236s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] (I)      Started Export ( Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:09:31   1236s] [NR-eGR] ------------------------------------
[01/10 19:09:31   1236s] [NR-eGR]  Metal1   (1H)         14037  39296 
[01/10 19:09:31   1236s] [NR-eGR]  Metal2   (2V)         70062  26885 
[01/10 19:09:31   1236s] [NR-eGR]  Metal3   (3H)         71748   5532 
[01/10 19:09:31   1236s] [NR-eGR]  Metal4   (4V)         30534   2177 
[01/10 19:09:31   1236s] [NR-eGR]  Metal5   (5H)         15127    924 
[01/10 19:09:31   1236s] [NR-eGR]  Metal6   (6V)          3429     47 
[01/10 19:09:31   1236s] [NR-eGR]  Metal7   (7H)           727     27 
[01/10 19:09:31   1236s] [NR-eGR]  Metal8   (8V)           432     10 
[01/10 19:09:31   1236s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:09:31   1236s] [NR-eGR]  Metal10  (10V)            2      1 
[01/10 19:09:31   1236s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:09:31   1236s] [NR-eGR] ------------------------------------
[01/10 19:09:31   1236s] [NR-eGR]           Total       206210  74901 
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR] Total half perimeter of net bounding box: 171782um
[01/10 19:09:31   1236s] [NR-eGR] Total length: 206210um, number of vias: 74901
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR] Total eGR-routed clock nets wire length: 7822um, number of vias: 7256
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR] Report for selected net(s) only.
[01/10 19:09:31   1236s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:09:31   1236s] [NR-eGR] -----------------------------------
[01/10 19:09:31   1236s] [NR-eGR]  Metal1   (1H)             0  2037 
[01/10 19:09:31   1236s] [NR-eGR]  Metal2   (2V)          1910  2478 
[01/10 19:09:31   1236s] [NR-eGR]  Metal3   (3H)          1584  1024 
[01/10 19:09:31   1236s] [NR-eGR]  Metal4   (4V)           512   952 
[01/10 19:09:31   1236s] [NR-eGR]  Metal5   (5H)          2194   765 
[01/10 19:09:31   1236s] [NR-eGR]  Metal6   (6V)          1622     0 
[01/10 19:09:31   1236s] [NR-eGR]  Metal7   (7H)             0     0 
[01/10 19:09:31   1236s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:09:31   1236s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:09:31   1236s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:09:31   1236s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:09:31   1236s] [NR-eGR] -----------------------------------
[01/10 19:09:31   1236s] [NR-eGR]           Total         7822  7256 
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR] Total half perimeter of net bounding box: 2980um
[01/10 19:09:31   1236s] [NR-eGR] Total length: 7822um, number of vias: 7256
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] [NR-eGR] Total routed clock nets wire length: 7822um, number of vias: 7256
[01/10 19:09:31   1236s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:31   1236s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3111.10 MB )
[01/10 19:09:31   1236s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 3107.10 MB )
[01/10 19:09:31   1236s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:09:31   1236s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:09:31   1236s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:09:31   1236s] (I)       Early Global Route kernel               100.00%  5955.41 sec  5955.88 sec  0.47 sec  0.46 sec 
[01/10 19:09:31   1236s] (I)       +-Import and model                       30.72%  5955.42 sec  5955.56 sec  0.14 sec  0.15 sec 
[01/10 19:09:31   1236s] (I)       | +-Create place DB                      11.17%  5955.42 sec  5955.47 sec  0.05 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)       | | +-Import place data                  11.13%  5955.42 sec  5955.47 sec  0.05 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read instances and placement      3.40%  5955.42 sec  5955.44 sec  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read nets                         7.62%  5955.44 sec  5955.47 sec  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)       | +-Create route DB                      16.65%  5955.47 sec  5955.55 sec  0.08 sec  0.07 sec 
[01/10 19:09:31   1236s] (I)       | | +-Import route data (1T)             16.24%  5955.47 sec  5955.55 sec  0.08 sec  0.07 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.42%  5955.48 sec  5955.49 sec  0.01 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read routing blockages          0.00%  5955.48 sec  5955.48 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read instance blockages         0.54%  5955.48 sec  5955.48 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read PG blockages               0.44%  5955.48 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read clock blockages            0.02%  5955.49 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read other blockages            0.02%  5955.49 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read halo blockages             0.02%  5955.49 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Read boundary cut boxes         0.00%  5955.49 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read blackboxes                   0.01%  5955.49 sec  5955.49 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read prerouted                    1.60%  5955.49 sec  5955.50 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read unlegalized nets             0.42%  5955.50 sec  5955.50 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Read nets                         0.09%  5955.50 sec  5955.50 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Set up via pillars                0.00%  5955.50 sec  5955.50 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Initialize 3D grid graph          0.93%  5955.50 sec  5955.50 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Model blockage capacity           9.41%  5955.50 sec  5955.55 sec  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Initialize 3D capacity          8.87%  5955.50 sec  5955.55 sec  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Move terms for access (1T)        0.19%  5955.55 sec  5955.55 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Read aux data                         0.00%  5955.55 sec  5955.55 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Others data preparation               0.04%  5955.55 sec  5955.55 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Create route kernel                   2.25%  5955.55 sec  5955.56 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       +-Global Routing                         39.39%  5955.56 sec  5955.75 sec  0.18 sec  0.18 sec 
[01/10 19:09:31   1236s] (I)       | +-Initialization                        0.09%  5955.56 sec  5955.56 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 1                           3.06%  5955.56 sec  5955.58 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.07%  5955.56 sec  5955.56 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.20%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.14%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.04%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.12%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.04%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.57 sec  5955.57 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.67%  5955.57 sec  5955.57 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.62%  5955.57 sec  5955.57 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.32%  5955.57 sec  5955.58 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.27%  5955.57 sec  5955.58 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Layer assignment (1T)               0.25%  5955.58 sec  5955.58 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 2                          11.85%  5955.58 sec  5955.63 sec  0.06 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   3.85%  5955.58 sec  5955.60 sec  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.46%  5955.60 sec  5955.60 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.24%  5955.60 sec  5955.60 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.16%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.15%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.07%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.03%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.60 sec  5955.60 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            2.16%  5955.60 sec  5955.61 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      2.11%  5955.60 sec  5955.61 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.66%  5955.62 sec  5955.62 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.61%  5955.62 sec  5955.62 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Layer assignment (1T)               3.13%  5955.62 sec  5955.63 sec  0.01 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 3                           2.39%  5955.63 sec  5955.64 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.02%  5955.63 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.17%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.12%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.03%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.12%  5955.64 sec  5955.64 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.04%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.29%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.25%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.09%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.04%  5955.64 sec  5955.64 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 4                           3.92%  5955.65 sec  5955.66 sec  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   1.05%  5955.65 sec  5955.65 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.24%  5955.65 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.15%  5955.65 sec  5955.65 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.07%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.13%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.05%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.64%  5955.66 sec  5955.66 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.59%  5955.66 sec  5955.66 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.08%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.04%  5955.66 sec  5955.66 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 5                           2.78%  5955.66 sec  5955.68 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.02%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.17%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.13%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.03%  5955.67 sec  5955.67 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.12%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.04%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.29%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.25%  5955.67 sec  5955.67 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.08%  5955.67 sec  5955.68 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.04%  5955.67 sec  5955.68 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 6                           4.05%  5955.68 sec  5955.70 sec  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   1.04%  5955.68 sec  5955.68 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.25%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.15%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.07%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.14%  5955.69 sec  5955.69 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.05%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.63%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.58%  5955.69 sec  5955.69 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.08%  5955.70 sec  5955.70 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.04%  5955.70 sec  5955.70 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 7                           4.39%  5955.70 sec  5955.72 sec  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.00%  5955.70 sec  5955.70 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.25%  5955.70 sec  5955.70 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.17%  5955.70 sec  5955.70 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.04%  5955.70 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.01%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.01%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.15%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.04%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.01%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.15%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.09%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.66%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.60%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Layer assignment (1T)               0.17%  5955.71 sec  5955.71 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 8                           2.30%  5955.72 sec  5955.73 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.00%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.14%  5955.72 sec  5955.72 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.10%  5955.72 sec  5955.72 sec  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.06%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.00%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.00%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.09%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.03%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.00%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.08%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.04%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.07%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.03%  5955.72 sec  5955.72 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Layer assignment (1T)               0.55%  5955.72 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Net group 9                           2.86%  5955.73 sec  5955.74 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | | +-Generate topology                   0.00%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1a                            0.22%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Pattern routing (1T)              0.10%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Add via demand to 2D              0.07%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1b                            0.03%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1c                            0.00%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1d                            0.00%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1e                            0.09%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Route legalization                0.03%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1f                            0.00%  5955.73 sec  5955.73 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1g                            0.06%  5955.74 sec  5955.74 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.03%  5955.74 sec  5955.74 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Phase 1h                            0.06%  5955.74 sec  5955.74 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | | +-Post Routing                      0.03%  5955.74 sec  5955.74 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Layer assignment (1T)               0.11%  5955.74 sec  5955.74 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       +-Export 3D cong map                      1.37%  5955.75 sec  5955.75 sec  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)       | +-Export 2D cong map                    0.13%  5955.75 sec  5955.75 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       +-Extract Global 3D Wires                 0.03%  5955.75 sec  5955.75 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       +-Track Assignment (1T)                   8.37%  5955.75 sec  5955.79 sec  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)       | +-Initialization                        0.01%  5955.75 sec  5955.75 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Track Assignment Kernel               8.20%  5955.75 sec  5955.79 sec  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)       | +-Free Memory                           0.00%  5955.79 sec  5955.79 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       +-Export                                 17.75%  5955.79 sec  5955.88 sec  0.08 sec  0.08 sec 
[01/10 19:09:31   1236s] (I)       | +-Export DB wires                       1.13%  5955.79 sec  5955.80 sec  0.01 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Export all nets                     0.87%  5955.79 sec  5955.80 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | | +-Set wire vias                       0.10%  5955.80 sec  5955.80 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       | +-Report wirelength                     9.13%  5955.80 sec  5955.84 sec  0.04 sec  0.05 sec 
[01/10 19:09:31   1236s] (I)       | +-Update net boxes                      7.31%  5955.84 sec  5955.88 sec  0.03 sec  0.03 sec 
[01/10 19:09:31   1236s] (I)       | +-Update timing                         0.00%  5955.88 sec  5955.88 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)       +-Postprocess design                      0.40%  5955.88 sec  5955.88 sec  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)      ===================== Summary by functions =====================
[01/10 19:09:31   1236s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:09:31   1236s] (I)      ----------------------------------------------------------------
[01/10 19:09:31   1236s] (I)        0  Early Global Route kernel      100.00%  0.47 sec  0.46 sec 
[01/10 19:09:31   1236s] (I)        1  Global Routing                  39.39%  0.18 sec  0.18 sec 
[01/10 19:09:31   1236s] (I)        1  Import and model                30.72%  0.14 sec  0.15 sec 
[01/10 19:09:31   1236s] (I)        1  Export                          17.75%  0.08 sec  0.08 sec 
[01/10 19:09:31   1236s] (I)        1  Track Assignment (1T)            8.37%  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)        1  Export 3D cong map               1.37%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        1  Postprocess design               0.40%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Create route DB                 16.65%  0.08 sec  0.07 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 2                     11.85%  0.06 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)        2  Create place DB                 11.17%  0.05 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)        2  Report wirelength                9.13%  0.04 sec  0.05 sec 
[01/10 19:09:31   1236s] (I)        2  Track Assignment Kernel          8.20%  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)        2  Update net boxes                 7.31%  0.03 sec  0.03 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 7                      4.39%  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 6                      4.05%  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 4                      3.92%  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 1                      3.06%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 9                      2.86%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 5                      2.78%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 3                      2.39%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Net group 8                      2.30%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Create route kernel              2.25%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        2  Export DB wires                  1.13%  0.01 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Export 2D cong map               0.13%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Import route data (1T)          16.24%  0.08 sec  0.07 sec 
[01/10 19:09:31   1236s] (I)        3  Import place data               11.13%  0.05 sec  0.06 sec 
[01/10 19:09:31   1236s] (I)        3  Generate topology                6.07%  0.03 sec  0.03 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1g                         4.96%  0.02 sec  0.03 sec 
[01/10 19:09:31   1236s] (I)        3  Layer assignment (1T)            4.22%  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1a                         2.11%  0.01 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1h                         2.08%  0.01 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1e                         1.12%  0.01 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        3  Export all nets                  0.87%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1b                         0.54%  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        3  Set wire vias                    0.10%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Model blockage capacity          9.41%  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)        4  Read nets                        7.71%  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)        4  Post Routing                     6.26%  0.03 sec  0.03 sec 
[01/10 19:09:31   1236s] (I)        4  Read instances and placement     3.40%  0.02 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        4  Read prerouted                   1.60%  0.01 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        4  Read blockages ( Layer 2-11 )    1.42%  0.01 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Pattern routing (1T)             1.29%  0.01 sec  0.02 sec 
[01/10 19:09:31   1236s] (I)        4  Initialize 3D grid graph         0.93%  0.00 sec  0.01 sec 
[01/10 19:09:31   1236s] (I)        4  Read unlegalized nets            0.42%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Route legalization               0.37%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Move terms for access (1T)       0.19%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Initialize 3D capacity           8.87%  0.04 sec  0.04 sec 
[01/10 19:09:31   1236s] (I)        5  Read instance blockages          0.54%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read PG blockages                0.44%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:09:31   1236s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:31   1236s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:31   1236s]       Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:09:31   1236s]     Routing using eGR only done.
[01/10 19:09:31   1236s] Net route status summary:
[01/10 19:09:31   1236s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:31   1236s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s] CCOPT: Done with clock implementation routing.
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s]   Clock implementation routing done.
[01/10 19:09:31   1236s]   Fixed 39 wires.
[01/10 19:09:31   1236s]   CCOpt: Starting congestion repair using flow wrapper...
[01/10 19:09:31   1236s]     Congestion Repair...
[01/10 19:09:31   1236s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:20:36.5/2:21:26.5 (0.1), mem = 3107.1M
[01/10 19:09:31   1236s] Info: Disable timing driven in postCTS congRepair.
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s] Starting congRepair ...
[01/10 19:09:31   1236s] User Input Parameters:
[01/10 19:09:31   1236s] - Congestion Driven    : On
[01/10 19:09:31   1236s] - Timing Driven        : Off
[01/10 19:09:31   1236s] - Area-Violation Based : On
[01/10 19:09:31   1236s] - Start Rollback Level : -5
[01/10 19:09:31   1236s] - Legalized            : On
[01/10 19:09:31   1236s] - Window Based         : Off
[01/10 19:09:31   1236s] - eDen incr mode       : Off
[01/10 19:09:31   1236s] - Small incr mode      : Off
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3107.1M, EPOCH TIME: 1704906571.540818
[01/10 19:09:31   1236s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:3107.1M, EPOCH TIME: 1704906571.547938
[01/10 19:09:31   1236s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3107.1M, EPOCH TIME: 1704906571.548041
[01/10 19:09:31   1236s] Starting Early Global Route congestion estimation: mem = 3107.1M
[01/10 19:09:31   1236s] (I)      ==================== Layers =====================
[01/10 19:09:31   1236s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:31   1236s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:31   1236s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:31   1236s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:31   1236s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:31   1236s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:31   1236s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:31   1236s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:31   1236s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:31   1236s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:31   1236s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:31   1236s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:31   1236s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:31   1236s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:31   1236s] (I)      Started Import and model ( Curr Mem: 3107.10 MB )
[01/10 19:09:31   1236s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:31   1236s] (I)      == Non-default Options ==
[01/10 19:09:31   1236s] (I)      Maximum routing layer                              : 10
[01/10 19:09:31   1236s] (I)      Minimum routing layer                              : 1
[01/10 19:09:31   1236s] (I)      Number of threads                                  : 1
[01/10 19:09:31   1236s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 19:09:31   1236s] (I)      Method to set GCell size                           : row
[01/10 19:09:31   1236s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:09:31   1236s] (I)      Use row-based GCell size
[01/10 19:09:31   1236s] (I)      Use row-based GCell align
[01/10 19:09:31   1236s] (I)      layer 0 area = 80000
[01/10 19:09:31   1236s] (I)      layer 1 area = 80000
[01/10 19:09:31   1236s] (I)      layer 2 area = 80000
[01/10 19:09:31   1236s] (I)      layer 3 area = 80000
[01/10 19:09:31   1236s] (I)      layer 4 area = 80000
[01/10 19:09:31   1236s] (I)      layer 5 area = 80000
[01/10 19:09:31   1236s] (I)      layer 6 area = 80000
[01/10 19:09:31   1236s] (I)      layer 7 area = 80000
[01/10 19:09:31   1236s] (I)      layer 8 area = 80000
[01/10 19:09:31   1236s] (I)      layer 9 area = 400000
[01/10 19:09:31   1236s] (I)      GCell unit size   : 3420
[01/10 19:09:31   1236s] (I)      GCell multiplier  : 1
[01/10 19:09:31   1236s] (I)      GCell row height  : 3420
[01/10 19:09:31   1236s] (I)      Actual row height : 3420
[01/10 19:09:31   1236s] (I)      GCell align ref   : 30000 30020
[01/10 19:09:31   1236s] [NR-eGR] Track table information for default rule: 
[01/10 19:09:31   1236s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:09:31   1236s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:09:31   1236s] (I)      ================== Default via ===================
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:09:31   1236s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:09:31   1236s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:09:31   1236s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:09:31   1236s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:09:31   1236s] (I)      +----+------------------+------------------------+
[01/10 19:09:31   1236s] [NR-eGR] Read 4704 PG shapes
[01/10 19:09:31   1236s] [NR-eGR] Read 0 clock shapes
[01/10 19:09:31   1236s] [NR-eGR] Read 0 other shapes
[01/10 19:09:31   1236s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:09:31   1236s] [NR-eGR] #Instance Blockages : 393061
[01/10 19:09:31   1236s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:09:31   1236s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:09:31   1236s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:09:31   1236s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:09:31   1236s] [NR-eGR] #Other Blockages    : 0
[01/10 19:09:31   1236s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:09:31   1236s] [NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9665
[01/10 19:09:31   1236s] [NR-eGR] Read 10529 nets ( ignored 39 )
[01/10 19:09:31   1236s] (I)      early_global_route_priority property id does not exist.
[01/10 19:09:31   1236s] (I)      Read Num Blocks=397765  Num Prerouted Wires=9665  Num CS=0
[01/10 19:09:31   1236s] (I)      Layer 0 (H) : #blockages 393661 : #preroutes 1664
[01/10 19:09:31   1236s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 3231
[01/10 19:09:31   1236s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1801
[01/10 19:09:31   1236s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1470
[01/10 19:09:31   1236s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 1276
[01/10 19:09:31   1236s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 223
[01/10 19:09:31   1236s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:09:31   1236s] (I)      Number of ignored nets                =     39
[01/10 19:09:31   1236s] (I)      Number of connected nets              =      0
[01/10 19:09:31   1236s] (I)      Number of fixed nets                  =     39.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:09:31   1236s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:09:31   1236s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:09:31   1236s] (I)      Ndr track 0 does not exist
[01/10 19:09:31   1236s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:09:31   1236s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:09:31   1236s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:09:31   1236s] (I)      Site width          :   400  (dbu)
[01/10 19:09:31   1236s] (I)      Row height          :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell width         :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      GCell height        :  3420  (dbu)
[01/10 19:09:31   1236s] (I)      Grid                :   146   136    10
[01/10 19:09:31   1236s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:09:31   1236s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:09:31   1236s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:09:31   1236s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:09:31   1236s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:09:31   1236s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:09:31   1236s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:09:31   1236s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:09:31   1236s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:09:31   1236s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:09:31   1236s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:09:31   1236s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:09:31   1236s] (I)      --------------------------------------------------------
[01/10 19:09:31   1236s] 
[01/10 19:09:31   1236s] [NR-eGR] ============ Routing rule table ============
[01/10 19:09:31   1236s] [NR-eGR] Rule id: 1  Nets: 10490
[01/10 19:09:31   1236s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:09:31   1236s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:09:31   1236s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:09:31   1236s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:09:31   1236s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:09:31   1236s] [NR-eGR] ========================================
[01/10 19:09:31   1236s] [NR-eGR] 
[01/10 19:09:31   1236s] (I)      =============== Blocked Tracks ===============
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      |     1 |  179434 |   132110 |        73.63% |
[01/10 19:09:31   1236s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:09:31   1236s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:09:31   1236s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:09:31   1236s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:09:31   1236s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:31   1236s] (I)      Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3128.72 MB )
[01/10 19:09:31   1236s] (I)      Reset routing kernel
[01/10 19:09:31   1236s] (I)      Started Global Routing ( Curr Mem: 3128.72 MB )
[01/10 19:09:31   1236s] (I)      totalPins=36025  totalGlobalPin=34947 (97.01%)
[01/10 19:09:31   1236s] (I)      total 2D Cap : 1492570 = (760128 H, 732442 V)
[01/10 19:09:31   1236s] [NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1a Route ============
[01/10 19:09:31   1236s] (I)      Usage: 111413 = (54651 H, 56762 V) = (7.19% H, 7.75% V) = (9.345e+04um H, 9.706e+04um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1b Route ============
[01/10 19:09:31   1236s] (I)      Usage: 111413 = (54651 H, 56762 V) = (7.19% H, 7.75% V) = (9.345e+04um H, 9.706e+04um V)
[01/10 19:09:31   1236s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905162e+05um
[01/10 19:09:31   1236s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:09:31   1236s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1c Route ============
[01/10 19:09:31   1236s] (I)      Usage: 111413 = (54651 H, 56762 V) = (7.19% H, 7.75% V) = (9.345e+04um H, 9.706e+04um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1d Route ============
[01/10 19:09:31   1236s] (I)      Usage: 111413 = (54651 H, 56762 V) = (7.19% H, 7.75% V) = (9.345e+04um H, 9.706e+04um V)
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1e Route ============
[01/10 19:09:31   1236s] (I)      Usage: 111413 = (54651 H, 56762 V) = (7.19% H, 7.75% V) = (9.345e+04um H, 9.706e+04um V)
[01/10 19:09:31   1236s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905162e+05um
[01/10 19:09:31   1236s] (I)      
[01/10 19:09:31   1236s] (I)      ============  Phase 1l Route ============
[01/10 19:09:32   1237s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:09:32   1237s] (I)      Layer  1:      47303       165        32      121284       56196    (68.34%) 
[01/10 19:09:32   1237s] (I)      Layer  2:     166142     47759         4           0      168520    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  3:     177067     43546         1           0      177480    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  4:     166142     18028         4           0      168520    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  5:     177067      8987         0           0      177480    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  6:     166142      1946         0           0      168520    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  7:     177067       482         0           0      177480    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  8:     166142       239         2           0      168520    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer  9:     176163        69         0           0      177480    ( 0.00%) 
[01/10 19:09:32   1237s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:09:32   1237s] (I)      Total:       1482296    121221        43      124847     1504040    ( 7.66%) 
[01/10 19:09:32   1237s] (I)      
[01/10 19:09:32   1237s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:09:32   1237s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:09:32   1237s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:09:32   1237s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:09:32   1237s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:09:32   1237s] [NR-eGR]  Metal1 ( 1)        30( 0.48%)         0( 0.00%)   ( 0.48%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:09:32   1237s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:32   1237s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:32   1237s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:09:32   1237s] [NR-eGR]        Total        41( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:09:32   1237s] [NR-eGR] 
[01/10 19:09:32   1237s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3128.72 MB )
[01/10 19:09:32   1237s] (I)      total 2D Cap : 1493752 = (760706 H, 733046 V)
[01/10 19:09:32   1237s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:09:32   1237s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 3128.7M
[01/10 19:09:32   1237s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.560, REAL:0.560, MEM:3128.7M, EPOCH TIME: 1704906572.108316
[01/10 19:09:32   1237s] OPERPROF: Starting HotSpotCal at level 1, MEM:3128.7M, EPOCH TIME: 1704906572.108391
[01/10 19:09:32   1237s] [hotspot] +------------+---------------+---------------+
[01/10 19:09:32   1237s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 19:09:32   1237s] [hotspot] +------------+---------------+---------------+
[01/10 19:09:32   1237s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 19:09:32   1237s] [hotspot] +------------+---------------+---------------+
[01/10 19:09:32   1237s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:09:32   1237s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 19:09:32   1237s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:3128.7M, EPOCH TIME: 1704906572.110709
[01/10 19:09:32   1237s] Skipped repairing congestion.
[01/10 19:09:32   1237s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3128.7M, EPOCH TIME: 1704906572.110848
[01/10 19:09:32   1237s] Starting Early Global Route wiring: mem = 3128.7M
[01/10 19:09:32   1237s] (I)      ============= Track Assignment ============
[01/10 19:09:32   1237s] (I)      Started Track Assignment (1T) ( Curr Mem: 3128.72 MB )
[01/10 19:09:32   1237s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:09:32   1237s] (I)      Run Multi-thread track assignment
[01/10 19:09:32   1237s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3128.72 MB )
[01/10 19:09:32   1237s] (I)      Started Export ( Curr Mem: 3128.72 MB )
[01/10 19:09:32   1237s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:09:32   1237s] [NR-eGR] ------------------------------------
[01/10 19:09:32   1237s] [NR-eGR]  Metal1   (1H)         14039  39282 
[01/10 19:09:32   1237s] [NR-eGR]  Metal2   (2V)         70378  26931 
[01/10 19:09:32   1237s] [NR-eGR]  Metal3   (3H)         71670   5497 
[01/10 19:09:32   1237s] [NR-eGR]  Metal4   (4V)         30328   2171 
[01/10 19:09:32   1237s] [NR-eGR]  Metal5   (5H)         15215    925 
[01/10 19:09:32   1237s] [NR-eGR]  Metal6   (6V)          3342     43 
[01/10 19:09:32   1237s] [NR-eGR]  Metal7   (7H)           809     27 
[01/10 19:09:32   1237s] [NR-eGR]  Metal8   (8V)           425     10 
[01/10 19:09:32   1237s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:09:32   1237s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 19:09:32   1237s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:09:32   1237s] [NR-eGR] ------------------------------------
[01/10 19:09:32   1237s] [NR-eGR]           Total       206320  74889 
[01/10 19:09:32   1237s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:32   1237s] [NR-eGR] Total half perimeter of net bounding box: 171782um
[01/10 19:09:32   1237s] [NR-eGR] Total length: 206320um, number of vias: 74889
[01/10 19:09:32   1237s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:32   1237s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:09:32   1237s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:32   1237s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3128.72 MB )
[01/10 19:09:32   1237s] Early Global Route wiring runtime: 0.40 seconds, mem = 3111.7M
[01/10 19:09:32   1237s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.400, REAL:0.405, MEM:3111.7M, EPOCH TIME: 1704906572.515424
[01/10 19:09:32   1237s] Tdgp not successfully inited but do clear! skip clearing
[01/10 19:09:32   1237s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[01/10 19:09:32   1237s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:37.5/2:21:27.5 (0.1), mem = 3111.7M
[01/10 19:09:32   1237s] 
[01/10 19:09:32   1237s] =============================================================================================
[01/10 19:09:32   1237s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #2                    21.35-s114_1
[01/10 19:09:32   1237s] =============================================================================================
[01/10 19:09:32   1237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:09:32   1237s] ---------------------------------------------------------------------------------------------
[01/10 19:09:32   1237s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:09:32   1237s] ---------------------------------------------------------------------------------------------
[01/10 19:09:32   1237s]  IncrReplace #1 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:09:32   1237s] ---------------------------------------------------------------------------------------------
[01/10 19:09:32   1237s] 
[01/10 19:09:32   1237s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
[01/10 19:09:32   1237s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/10 19:09:32   1237s] OPERPROF: Starting DPlace-Init at level 1, MEM:3111.7M, EPOCH TIME: 1704906572.555825
[01/10 19:09:32   1237s] Processing tracks to init pin-track alignment.
[01/10 19:09:32   1237s] z: 2, totalTracks: 1
[01/10 19:09:32   1237s] z: 4, totalTracks: 1
[01/10 19:09:32   1237s] z: 6, totalTracks: 1
[01/10 19:09:32   1237s] z: 8, totalTracks: 1
[01/10 19:09:32   1237s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:32   1237s] All LLGs are deleted
[01/10 19:09:32   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:32   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:32   1237s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3111.7M, EPOCH TIME: 1704906572.567552
[01/10 19:09:32   1237s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3111.7M, EPOCH TIME: 1704906572.567969
[01/10 19:09:32   1237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3111.7M, EPOCH TIME: 1704906572.571260
[01/10 19:09:32   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:32   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:32   1237s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3111.7M, EPOCH TIME: 1704906572.573517
[01/10 19:09:32   1237s] Max number of tech site patterns supported in site array is 256.
[01/10 19:09:32   1237s] Core basic site is CoreSite
[01/10 19:09:32   1237s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:32   1237s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3111.7M, EPOCH TIME: 1704906572.618365
[01/10 19:09:32   1237s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:09:32   1237s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:09:32   1237s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:3111.7M, EPOCH TIME: 1704906572.620176
[01/10 19:09:32   1237s] Fast DP-INIT is on for default
[01/10 19:09:32   1237s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:09:32   1237s] Atter site array init, number of instance map data is 0.
[01/10 19:09:32   1237s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:3111.7M, EPOCH TIME: 1704906572.624844
[01/10 19:09:32   1237s] 
[01/10 19:09:32   1237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:32   1237s] OPERPROF:     Starting CMU at level 3, MEM:3111.7M, EPOCH TIME: 1704906572.631166
[01/10 19:09:32   1237s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3111.7M, EPOCH TIME: 1704906572.632535
[01/10 19:09:32   1237s] 
[01/10 19:09:32   1237s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:32   1237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:3111.7M, EPOCH TIME: 1704906572.634251
[01/10 19:09:32   1237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3111.7M, EPOCH TIME: 1704906572.634337
[01/10 19:09:32   1237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3111.7M, EPOCH TIME: 1704906572.634415
[01/10 19:09:32   1237s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3111.7MB).
[01/10 19:09:32   1237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:3111.7M, EPOCH TIME: 1704906572.636386
[01/10 19:09:32   1237s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.8)
[01/10 19:09:32   1237s]   Leaving CCOpt scope - extractRC...
[01/10 19:09:32   1237s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:09:32   1237s] Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
[01/10 19:09:32   1237s] PreRoute RC Extraction called for design picorv32.
[01/10 19:09:32   1237s] RC Extraction called in multi-corner(1) mode.
[01/10 19:09:32   1237s] RCMode: PreRoute
[01/10 19:09:32   1237s]       RC Corner Indexes            0   
[01/10 19:09:32   1237s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:09:32   1237s] Resistance Scaling Factor    : 1.00000 
[01/10 19:09:32   1237s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:09:32   1237s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:09:32   1237s] Shrink Factor                : 1.00000
[01/10 19:09:32   1237s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:09:32   1237s] Using Quantus QRC technology file ...
[01/10 19:09:32   1237s] 
[01/10 19:09:32   1237s] Trim Metal Layers:
[01/10 19:09:32   1237s] LayerId::1 widthSet size::2
[01/10 19:09:32   1237s] LayerId::2 widthSet size::2
[01/10 19:09:32   1237s] LayerId::3 widthSet size::2
[01/10 19:09:32   1237s] LayerId::4 widthSet size::2
[01/10 19:09:32   1237s] LayerId::5 widthSet size::2
[01/10 19:09:32   1237s] LayerId::6 widthSet size::2
[01/10 19:09:32   1237s] LayerId::7 widthSet size::2
[01/10 19:09:32   1237s] LayerId::8 widthSet size::2
[01/10 19:09:32   1237s] LayerId::9 widthSet size::2
[01/10 19:09:32   1237s] LayerId::10 widthSet size::2
[01/10 19:09:32   1237s] LayerId::11 widthSet size::2
[01/10 19:09:32   1237s] Updating RC grid for preRoute extraction ...
[01/10 19:09:32   1237s] eee: pegSigSF::1.070000
[01/10 19:09:32   1237s] Initializing multi-corner resistance tables ...
[01/10 19:09:32   1237s] eee: l::1 avDens::0.140675 usedTrk::2506.834148 availTrk::17820.000000 sigTrk::2506.834148
[01/10 19:09:32   1237s] eee: l::2 avDens::0.282105 usedTrk::4124.516811 availTrk::14620.500000 sigTrk::4124.516811
[01/10 19:09:32   1237s] eee: l::3 avDens::0.270207 usedTrk::4207.122738 availTrk::15570.000000 sigTrk::4207.122738
[01/10 19:09:32   1237s] eee: l::4 avDens::0.122881 usedTrk::1786.079942 availTrk::14535.000000 sigTrk::1786.079942
[01/10 19:09:32   1237s] eee: l::5 avDens::0.061876 usedTrk::907.714241 availTrk::14670.000000 sigTrk::907.714241
[01/10 19:09:32   1237s] eee: l::6 avDens::0.016432 usedTrk::199.506871 availTrk::12141.000000 sigTrk::199.506871
[01/10 19:09:32   1237s] eee: l::7 avDens::0.019893 usedTrk::53.711637 availTrk::2700.000000 sigTrk::53.711637
[01/10 19:09:32   1237s] eee: l::8 avDens::0.015434 usedTrk::26.391725 availTrk::1710.000000 sigTrk::26.391725
[01/10 19:09:32   1237s] eee: l::9 avDens::0.012507 usedTrk::7.879181 availTrk::630.000000 sigTrk::7.879181
[01/10 19:09:32   1237s] eee: l::10 avDens::0.056783 usedTrk::81.562457 availTrk::1436.400000 sigTrk::81.562457
[01/10 19:09:32   1237s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:09:32   1237s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:09:32   1237s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248039 uaWl=1.000000 uaWlH=0.231262 aWlH=0.000000 lMod=0 pMax=0.819100 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:09:32   1237s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3111.723M)
[01/10 19:09:32   1237s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:09:32   1237s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:32   1237s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:09:32   1237s] End AAE Lib Interpolated Model. (MEM=3111.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:33   1237s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:33   1237s]   Clock DAG stats after clustering cong repair call:
[01/10 19:09:33   1237s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1237s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1237s]     misc counts      : r=1, pp=0
[01/10 19:09:33   1237s]     cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1237s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1237s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1237s]     wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1237s]     wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1237s]     hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1237s]   Clock DAG net violations after clustering cong repair call: none
[01/10 19:09:33   1237s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/10 19:09:33   1237s]     Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1237s]     Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1237s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/10 19:09:33   1237s]      Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1237s]   Clock DAG hash after clustering cong repair call: 12239993233743977827 5342974246681093521
[01/10 19:09:33   1237s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/10 19:09:33   1237s]     delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1237s]     legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1237s]     steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]   Primary reporting skew groups after clustering cong repair call:
[01/10 19:09:33   1238s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
[01/10 19:09:33   1238s]         min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]         max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]   Skew group summary after clustering cong repair call:
[01/10 19:09:33   1238s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
[01/10 19:09:33   1238s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/10 19:09:33   1238s]   Stage::Clustering done. (took cpu=0:00:06.3 real=0:00:06.3)
[01/10 19:09:33   1238s]   Stage::DRV Fixing...
[01/10 19:09:33   1238s]   Fixing clock tree slew time and max cap violations...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:33   1238s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:33   1238s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:33   1238s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429, avg=0.403, sd=0.017], skew [0.054 vs 0.200], 100% {0.375, 0.429} (wid=0.005 ws=0.004) (gid=0.425 gs=0.053)
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:33   1238s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:33   1238s]   Stage::Insertion Delay Reduction...
[01/10 19:09:33   1238s]   Removing unnecessary root buffering...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Removing unnecessary root buffering': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Removing unnecessary root buffering': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Removing unnecessary root buffering':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:33   1238s]   Removing unconstrained drivers...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Removing unconstrained drivers': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Removing unconstrained drivers': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Removing unconstrained drivers':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:33   1238s]   Reducing insertion delay 1...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Reducing insertion delay 1': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       delay calculator: calls=18268, total_wall_time=0.830s, mean_wall_time=0.045ms
[01/10 19:09:33   1238s]       legalizer: calls=4248, total_wall_time=0.085s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15424, total_wall_time=2.314s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Reducing insertion delay 1': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       delay calculator: calls=18311, total_wall_time=0.834s, mean_wall_time=0.046ms
[01/10 19:09:33   1238s]       legalizer: calls=4252, total_wall_time=0.086s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15433, total_wall_time=2.315s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Reducing insertion delay 1':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:33   1238s]   Removing longest path buffering...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Removing longest path buffering': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/10 19:09:33   1238s]       delay calculator: calls=18311, total_wall_time=0.834s, mean_wall_time=0.046ms
[01/10 19:09:33   1238s]       legalizer: calls=4252, total_wall_time=0.086s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15433, total_wall_time=2.315s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Clock DAG stats after 'Removing longest path buffering':
[01/10 19:09:33   1238s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:33   1238s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:33   1238s]       misc counts      : r=1, pp=0
[01/10 19:09:33   1238s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:33   1238s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:33   1238s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:33   1238s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.522pF, total=0.579pF
[01/10 19:09:33   1238s]       wire lengths     : top=0.000um, trunk=868.594um, leaf=6897.043um, total=7765.637um
[01/10 19:09:33   1238s]       hp wire lengths  : top=0.000um, trunk=420.380um, leaf=2381.120um, total=2801.500um
[01/10 19:09:33   1238s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/10 19:09:33   1238s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/10 19:09:33   1238s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.021ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:33   1238s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.010ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:33   1238s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/10 19:09:33   1238s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:33   1238s]     Clock DAG hash after 'Removing longest path buffering': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/10 19:09:33   1238s]       delay calculator: calls=18311, total_wall_time=0.834s, mean_wall_time=0.046ms
[01/10 19:09:33   1238s]       legalizer: calls=4252, total_wall_time=0.086s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15433, total_wall_time=2.315s, mean_wall_time=0.150ms
[01/10 19:09:33   1238s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:33   1238s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:33   1238s]     Skew group summary after 'Removing longest path buffering':
[01/10 19:09:33   1238s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.429], skew [0.054 vs 0.200]
[01/10 19:09:33   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:33   1238s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:33   1238s]   Reducing insertion delay 2...
[01/10 19:09:33   1238s]     Clock DAG hash before 'Reducing insertion delay 2': 12239993233743977827 5342974246681093521
[01/10 19:09:33   1238s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/10 19:09:33   1238s]       delay calculator: calls=18311, total_wall_time=0.834s, mean_wall_time=0.046ms
[01/10 19:09:33   1238s]       legalizer: calls=4252, total_wall_time=0.086s, mean_wall_time=0.020ms
[01/10 19:09:33   1238s]       steiner router: calls=15433, total_wall_time=2.315s, mean_wall_time=0.150ms
[01/10 19:09:35   1240s]     Path optimization required 300 stage delay updates 
[01/10 19:09:35   1240s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/10 19:09:35   1240s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:35   1240s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:35   1240s]       misc counts      : r=1, pp=0
[01/10 19:09:35   1240s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:35   1240s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:35   1240s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:35   1240s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:35   1240s]       wire lengths     : top=0.000um, trunk=857.854um, leaf=6887.159um, total=7745.013um
[01/10 19:09:35   1240s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:35   1240s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/10 19:09:35   1240s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/10 19:09:35   1240s]       Trunk : target=0.200ns count=4 avg=0.151ns sd=0.020ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:35   1240s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.161ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:35   1240s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/10 19:09:35   1240s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:35   1240s]     Clock DAG hash after 'Reducing insertion delay 2': 5679704499216085317 465379463641602239
[01/10 19:09:35   1240s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/10 19:09:35   1240s]       delay calculator: calls=19566, total_wall_time=0.975s, mean_wall_time=0.050ms
[01/10 19:09:35   1240s]       legalizer: calls=4392, total_wall_time=0.091s, mean_wall_time=0.021ms
[01/10 19:09:35   1240s]       steiner router: calls=15733, total_wall_time=2.473s, mean_wall_time=0.157ms
[01/10 19:09:35   1240s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/10 19:09:35   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423, avg=0.401, sd=0.015], skew [0.048 vs 0.200], 100% {0.375, 0.423} (wid=0.006 ws=0.004) (gid=0.419 gs=0.047)
[01/10 19:09:35   1240s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:35   1240s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:35   1240s]     Skew group summary after 'Reducing insertion delay 2':
[01/10 19:09:35   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423, avg=0.401, sd=0.015], skew [0.048 vs 0.200], 100% {0.375, 0.423} (wid=0.006 ws=0.004) (gid=0.419 gs=0.047)
[01/10 19:09:35   1240s]     Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:35   1240s]   Reducing insertion delay 2 done. (took cpu=0:00:02.1 real=0:00:02.1)
[01/10 19:09:35   1240s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/10 19:09:35   1240s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.8 real=0:00:08.8)
[01/10 19:09:35   1240s]   CCOpt::Phase::Implementation...
[01/10 19:09:35   1240s]   Stage::Reducing Power...
[01/10 19:09:35   1240s]   Improving clock tree routing...
[01/10 19:09:35   1240s]     Clock DAG hash before 'Improving clock tree routing': 5679704499216085317 465379463641602239
[01/10 19:09:35   1240s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/10 19:09:35   1240s]       delay calculator: calls=19566, total_wall_time=0.975s, mean_wall_time=0.050ms
[01/10 19:09:35   1240s]       legalizer: calls=4392, total_wall_time=0.091s, mean_wall_time=0.021ms
[01/10 19:09:35   1240s]       steiner router: calls=15733, total_wall_time=2.473s, mean_wall_time=0.157ms
[01/10 19:09:35   1240s]     Iteration 1...
[01/10 19:09:35   1240s]     Iteration 1 done.
[01/10 19:09:35   1240s]     Clock DAG stats after 'Improving clock tree routing':
[01/10 19:09:35   1240s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:35   1240s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:35   1240s]       misc counts      : r=1, pp=0
[01/10 19:09:35   1240s]       cell areas       : b=90.630um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.630um^2
[01/10 19:09:35   1240s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:35   1240s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:35   1240s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:35   1240s]       wire lengths     : top=0.000um, trunk=857.854um, leaf=6887.159um, total=7745.013um
[01/10 19:09:35   1240s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:35   1240s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/10 19:09:35   1240s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/10 19:09:35   1240s]       Trunk : target=0.200ns count=4 avg=0.151ns sd=0.020ns min=0.128ns max=0.171ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:35   1240s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.161ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 11 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:35   1240s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/10 19:09:35   1240s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 1 
[01/10 19:09:35   1240s]     Clock DAG hash after 'Improving clock tree routing': 5679704499216085317 465379463641602239
[01/10 19:09:35   1240s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/10 19:09:35   1240s]       delay calculator: calls=19572, total_wall_time=0.975s, mean_wall_time=0.050ms
[01/10 19:09:35   1240s]       legalizer: calls=4407, total_wall_time=0.091s, mean_wall_time=0.021ms
[01/10 19:09:35   1240s]       steiner router: calls=15739, total_wall_time=2.475s, mean_wall_time=0.157ms
[01/10 19:09:35   1240s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/10 19:09:35   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423], skew [0.048 vs 0.200]
[01/10 19:09:35   1240s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:35   1240s]           max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:35   1240s]     Skew group summary after 'Improving clock tree routing':
[01/10 19:09:35   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.423], skew [0.048 vs 0.200]
[01/10 19:09:35   1240s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:35   1240s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:35   1240s]   Reducing clock tree power 1...
[01/10 19:09:35   1240s]     Clock DAG hash before 'Reducing clock tree power 1': 5679704499216085317 465379463641602239
[01/10 19:09:35   1240s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/10 19:09:35   1240s]       delay calculator: calls=19572, total_wall_time=0.975s, mean_wall_time=0.050ms
[01/10 19:09:35   1240s]       legalizer: calls=4407, total_wall_time=0.091s, mean_wall_time=0.021ms
[01/10 19:09:35   1240s]       steiner router: calls=15739, total_wall_time=2.475s, mean_wall_time=0.157ms
[01/10 19:09:35   1240s]     Resizing gates: 
[01/10 19:09:35   1240s]     Legalizer releasing space for clock trees
[01/10 19:09:35   1240s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:09:35   1240s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:35   1240s]     100% 
[01/10 19:09:36   1240s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/10 19:09:36   1240s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:36   1240s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:36   1240s]       misc counts      : r=1, pp=0
[01/10 19:09:36   1240s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:36   1240s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:36   1240s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:36   1240s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:36   1240s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:36   1240s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:36   1240s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/10 19:09:36   1240s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/10 19:09:36   1240s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:36   1240s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:36   1240s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/10 19:09:36   1240s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:36   1240s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16583311429801769761 2157070510594032235
[01/10 19:09:36   1240s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/10 19:09:36   1240s]       delay calculator: calls=19749, total_wall_time=0.998s, mean_wall_time=0.051ms
[01/10 19:09:36   1240s]       legalizer: calls=4485, total_wall_time=0.092s, mean_wall_time=0.021ms
[01/10 19:09:36   1240s]       steiner router: calls=15743, total_wall_time=2.476s, mean_wall_time=0.157ms
[01/10 19:09:36   1240s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/10 19:09:36   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:36   1240s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:36   1240s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:36   1240s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/10 19:09:36   1240s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:36   1240s]     Resizing gates: 
[01/10 19:09:36   1240s]     Legalizer releasing space for clock trees
[01/10 19:09:36   1240s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:09:36   1241s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:36   1241s]     100% 
[01/10 19:09:36   1241s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/10 19:09:36   1241s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:36   1241s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:36   1241s]       misc counts      : r=1, pp=0
[01/10 19:09:36   1241s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:36   1241s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:36   1241s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:36   1241s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:36   1241s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:36   1241s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:36   1241s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/10 19:09:36   1241s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/10 19:09:36   1241s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:36   1241s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:36   1241s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/10 19:09:36   1241s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:36   1241s]     Clock DAG hash after 'Reducing clock tree power 1': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/10 19:09:36   1241s]       delay calculator: calls=19898, total_wall_time=1.016s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]       steiner router: calls=15743, total_wall_time=2.476s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/10 19:09:36   1241s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:36   1241s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:36   1241s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:36   1241s]     Skew group summary after 'Reducing clock tree power 1':
[01/10 19:09:36   1241s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:36   1241s]     Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:36   1241s]   Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:09:36   1241s]   Reducing clock tree power 2...
[01/10 19:09:36   1241s]     Clock DAG hash before 'Reducing clock tree power 2': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       delay calculator: calls=19898, total_wall_time=1.016s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]       steiner router: calls=15743, total_wall_time=2.476s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]     Path optimization required 0 stage delay updates 
[01/10 19:09:36   1241s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:36   1241s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:36   1241s]       misc counts      : r=1, pp=0
[01/10 19:09:36   1241s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:36   1241s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:36   1241s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:36   1241s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:36   1241s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:36   1241s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:36   1241s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/10 19:09:36   1241s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:36   1241s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:36   1241s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/10 19:09:36   1241s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:36   1241s]     Clock DAG hash after 'Reducing clock tree power 2': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       delay calculator: calls=19898, total_wall_time=1.016s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]       steiner router: calls=15743, total_wall_time=2.476s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
[01/10 19:09:36   1241s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:36   1241s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:36   1241s]     Skew group summary after 'Reducing clock tree power 2':
[01/10 19:09:36   1241s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
[01/10 19:09:36   1241s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:36   1241s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:36   1241s]   Stage::Reducing Power done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/10 19:09:36   1241s]   Stage::Balancing...
[01/10 19:09:36   1241s]   Approximately balancing fragments step...
[01/10 19:09:36   1241s]     Clock DAG hash before 'Approximately balancing fragments step': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/10 19:09:36   1241s]       delay calculator: calls=19898, total_wall_time=1.016s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]       steiner router: calls=15743, total_wall_time=2.476s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]     Resolve constraints - Approximately balancing fragments...
[01/10 19:09:36   1241s]     Resolving skew group constraints...
[01/10 19:09:36   1241s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:09:36   1241s]     Resolving skew group constraints done.
[01/10 19:09:36   1241s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:36   1241s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/10 19:09:36   1241s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/10 19:09:36   1241s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:36   1241s]     Approximately balancing fragments...
[01/10 19:09:36   1241s]       Moving gates to improve sub-tree skew...
[01/10 19:09:36   1241s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/10 19:09:36   1241s]           delay calculator: calls=19914, total_wall_time=1.017s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]           steiner router: calls=15759, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]         Tried: 40 Succeeded: 0
[01/10 19:09:36   1241s]         Topology Tried: 0 Succeeded: 0
[01/10 19:09:36   1241s]         0 Succeeded with SS ratio
[01/10 19:09:36   1241s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/10 19:09:36   1241s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/10 19:09:36   1241s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/10 19:09:36   1241s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:36   1241s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:36   1241s]           misc counts      : r=1, pp=0
[01/10 19:09:36   1241s]           cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:36   1241s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:36   1241s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:36   1241s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:36   1241s]           wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:36   1241s]           hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:36   1241s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/10 19:09:36   1241s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/10 19:09:36   1241s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:36   1241s]           Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:36   1241s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/10 19:09:36   1241s]            Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:36   1241s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/10 19:09:36   1241s]           delay calculator: calls=19914, total_wall_time=1.017s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]           steiner router: calls=15759, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:36   1241s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:36   1241s]       Approximately balancing fragments bottom up...
[01/10 19:09:36   1241s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/10 19:09:36   1241s]           delay calculator: calls=19914, total_wall_time=1.017s, mean_wall_time=0.051ms
[01/10 19:09:36   1241s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]           steiner router: calls=15759, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:36   1241s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/10 19:09:36   1241s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:36   1241s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:36   1241s]           misc counts      : r=1, pp=0
[01/10 19:09:36   1241s]           cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:36   1241s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:36   1241s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:36   1241s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:36   1241s]           wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:36   1241s]           hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:36   1241s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/10 19:09:36   1241s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/10 19:09:36   1241s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:36   1241s]           Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:36   1241s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/10 19:09:36   1241s]            Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:36   1241s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 16583311429801769761 2157070510594032235
[01/10 19:09:36   1241s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/10 19:09:36   1241s]           delay calculator: calls=20063, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:36   1241s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:36   1241s]           steiner router: calls=15759, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:36   1241s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:36   1241s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:36   1241s]       Approximately balancing fragments, wire and cell delays...
[01/10 19:09:36   1241s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/10 19:09:37   1241s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:09:37   1241s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1241s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1241s]           misc counts      : r=1, pp=0
[01/10 19:09:37   1241s]           cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1241s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1241s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1241s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1241s]           wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1241s]           hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1241s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/10 19:09:37   1241s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:09:37   1241s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1241s]           Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1241s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/10 19:09:37   1241s]            Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1241s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 16583311429801769761 2157070510594032235
[01/10 19:09:37   1241s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/10 19:09:37   1241s]           delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1241s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1241s]           steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1241s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/10 19:09:37   1241s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1241s]     Approximately balancing fragments done.
[01/10 19:09:37   1242s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Approximately balancing fragments step': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Approximately balancing fragments step done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/10 19:09:37   1242s]   Clock DAG stats after Approximately balancing fragments:
[01/10 19:09:37   1242s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]     misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]     cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]     wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]     hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]   Clock DAG net violations after Approximately balancing fragments: none
[01/10 19:09:37   1242s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/10 19:09:37   1242s]     Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]     Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/10 19:09:37   1242s]      Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]   Clock DAG hash after Approximately balancing fragments: 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/10 19:09:37   1242s]     delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]     legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]     steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]   Primary reporting skew groups after Approximately balancing fragments:
[01/10 19:09:37   1242s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]         min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:37   1242s]         max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:37   1242s]   Skew group summary after Approximately balancing fragments:
[01/10 19:09:37   1242s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]   Improving fragments clock skew...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Improving fragments clock skew': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Clock DAG stats after 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Improving fragments clock skew': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Improving fragments clock skew':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]   Approximately balancing step...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Approximately balancing step': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Resolve constraints - Approximately balancing...
[01/10 19:09:37   1242s]     Resolving skew group constraints...
[01/10 19:09:37   1242s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:09:37   1242s]     Resolving skew group constraints done.
[01/10 19:09:37   1242s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]     Approximately balancing...
[01/10 19:09:37   1242s]       Approximately balancing, wire and cell delays...
[01/10 19:09:37   1242s]       Approximately balancing, wire and cell delays, iteration 1...
[01/10 19:09:37   1242s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:09:37   1242s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]           misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]           cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]           wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]           hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/10 19:09:37   1242s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:09:37   1242s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]           Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/10 19:09:37   1242s]            Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/10 19:09:37   1242s]           delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]           steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/10 19:09:37   1242s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]     Approximately balancing done.
[01/10 19:09:37   1242s]     Clock DAG stats after 'Approximately balancing step':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Approximately balancing step': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Approximately balancing step': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Approximately balancing step':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Approximately balancing step':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:37   1242s]   Fixing clock tree overload...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Fixing clock tree overload': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:37   1242s]     Clock DAG stats after 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Fixing clock tree overload': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Fixing clock tree overload':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:37   1242s]   Approximately balancing paths...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Approximately balancing paths': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Added 0 buffers.
[01/10 19:09:37   1242s]     Clock DAG stats after 'Approximately balancing paths':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Approximately balancing paths': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/10 19:09:37   1242s]       delay calculator: calls=20065, total_wall_time=1.035s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15761, total_wall_time=2.477s, mean_wall_time=0.157ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
[01/10 19:09:37   1242s]           min path sink: decoded_rs2_reg[2]/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[22][31]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Approximately balancing paths':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.423, avg=0.413, sd=0.009], skew [0.031 vs 0.200], 100% {0.392, 0.423} (wid=0.006 ws=0.004) (gid=0.420 gs=0.031)
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]   Stage::Balancing done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/10 19:09:37   1242s]   Stage::Polishing...
[01/10 19:09:37   1242s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:09:37   1242s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]   Clock DAG stats before polishing:
[01/10 19:09:37   1242s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]     misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]     cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]     wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]     hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]   Clock DAG net violations before polishing: none
[01/10 19:09:37   1242s]   Clock DAG primary half-corner transition distribution before polishing:
[01/10 19:09:37   1242s]     Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]     Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]   Clock DAG library cell distribution before polishing {count}:
[01/10 19:09:37   1242s]      Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]   Clock DAG hash before polishing: 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]   CTS services accumulated run-time stats before polishing:
[01/10 19:09:37   1242s]     delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]     legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]     steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]   Primary reporting skew groups before polishing:
[01/10 19:09:37   1242s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]         min path sink: instr_lui_reg/CK
[01/10 19:09:37   1242s]         max path sink: cpuregs_reg[17][10]/CK
[01/10 19:09:37   1242s]   Skew group summary before polishing:
[01/10 19:09:37   1242s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]   Merging balancing drivers for power...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Merging balancing drivers for power': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]     Tried: 40 Succeeded: 0
[01/10 19:09:37   1242s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Merging balancing drivers for power': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]           min path sink: instr_lui_reg/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[17][10]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Merging balancing drivers for power':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425], skew [0.031 vs 0.200]
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:37   1242s]   Improving clock skew...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Improving clock skew': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/10 19:09:37   1242s]       delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]     Clock DAG stats after 'Improving clock skew':
[01/10 19:09:37   1242s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:37   1242s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:37   1242s]       misc counts      : r=1, pp=0
[01/10 19:09:37   1242s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:37   1242s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:37   1242s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:37   1242s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.521pF, total=0.578pF
[01/10 19:09:37   1242s]       wire lengths     : top=0.000um, trunk=859.033um, leaf=6887.159um, total=7746.193um
[01/10 19:09:37   1242s]       hp wire lengths  : top=0.000um, trunk=416.960um, leaf=2381.120um, total=2798.080um
[01/10 19:09:37   1242s]     Clock DAG net violations after 'Improving clock skew': none
[01/10 19:09:37   1242s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/10 19:09:37   1242s]       Trunk : target=0.200ns count=4 avg=0.167ns sd=0.008ns min=0.158ns max=0.176ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:37   1242s]       Leaf  : target=0.200ns count=35 avg=0.184ns sd=0.009ns min=0.162ns max=0.197ns {0 <= 0.120ns, 0 <= 0.160ns, 11 <= 0.180ns, 12 <= 0.190ns, 12 <= 0.200ns}
[01/10 19:09:37   1242s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/10 19:09:37   1242s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:37   1242s]     Clock DAG hash after 'Improving clock skew': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/10 19:09:37   1242s]       delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]     Primary reporting skew groups after 'Improving clock skew':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425, avg=0.415, sd=0.009], skew [0.031 vs 0.200], 100% {0.394, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.030)
[01/10 19:09:37   1242s]           min path sink: instr_lui_reg/CK
[01/10 19:09:37   1242s]           max path sink: cpuregs_reg[17][10]/CK
[01/10 19:09:37   1242s]     Skew group summary after 'Improving clock skew':
[01/10 19:09:37   1242s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.394, max=0.425, avg=0.415, sd=0.009], skew [0.031 vs 0.200], 100% {0.394, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.030)
[01/10 19:09:37   1242s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:37   1242s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:37   1242s]   Moving gates to reduce wire capacitance...
[01/10 19:09:37   1242s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/10 19:09:37   1242s]       delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]       legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]       steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/10 19:09:37   1242s]     Iteration 1...
[01/10 19:09:37   1242s]       Artificially removing short and long paths...
[01/10 19:09:37   1242s]         Clock DAG hash before 'Artificially removing short and long paths': 16583311429801769761 2157070510594032235
[01/10 19:09:37   1242s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:09:37   1242s]           delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:37   1242s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:37   1242s]           steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:37   1242s]         For skew_group clk/default_emulate_constraint_mode target band (0.394, 0.425)
[01/10 19:09:38   1242s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:38   1242s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:38   1242s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/10 19:09:38   1242s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 16583311429801769761 2157070510594032235
[01/10 19:09:38   1242s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/10 19:09:38   1242s]           delay calculator: calls=20104, total_wall_time=1.042s, mean_wall_time=0.052ms
[01/10 19:09:38   1242s]           legalizer: calls=4561, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/10 19:09:38   1242s]           steiner router: calls=15800, total_wall_time=2.512s, mean_wall_time=0.159ms
[01/10 19:09:38   1242s]         Legalizer releasing space for clock trees
[01/10 19:09:38   1243s]         Legalizing clock trees...
[01/10 19:09:38   1243s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:38   1243s]         Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:38   1243s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/10 19:09:38   1243s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/10 19:09:38   1243s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16549031675927486482 5005135142248973400
[01/10 19:09:38   1243s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/10 19:09:38   1243s]           delay calculator: calls=20354, total_wall_time=1.072s, mean_wall_time=0.053ms
[01/10 19:09:38   1243s]           legalizer: calls=4839, total_wall_time=0.098s, mean_wall_time=0.020ms
[01/10 19:09:38   1243s]           steiner router: calls=15908, total_wall_time=2.578s, mean_wall_time=0.162ms
[01/10 19:09:38   1243s]         Moving gates: 
[01/10 19:09:38   1243s]         Legalizer releasing space for clock trees
[01/10 19:09:38   1243s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:09:41   1246s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:41   1246s]         100% 
[01/10 19:09:41   1246s]         Legalizer API calls during this step: 532 succeeded with high effort: 532 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:41   1246s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/10 19:09:41   1246s]     Iteration 1 done.
[01/10 19:09:41   1246s]     Iteration 2...
[01/10 19:09:41   1246s]       Artificially removing short and long paths...
[01/10 19:09:41   1246s]         Clock DAG hash before 'Artificially removing short and long paths': 16103044779212689179 7839316292459728569
[01/10 19:09:41   1246s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:09:41   1246s]           delay calculator: calls=21785, total_wall_time=1.167s, mean_wall_time=0.054ms
[01/10 19:09:41   1246s]           legalizer: calls=5371, total_wall_time=0.107s, mean_wall_time=0.020ms
[01/10 19:09:41   1246s]           steiner router: calls=16733, total_wall_time=2.885s, mean_wall_time=0.172ms
[01/10 19:09:41   1246s]         For skew_group clk/default_emulate_constraint_mode target band (0.381, 0.406)
[01/10 19:09:41   1246s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:41   1246s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:41   1246s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/10 19:09:41   1246s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 16103044779212689179 7839316292459728569
[01/10 19:09:41   1246s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/10 19:09:41   1246s]           delay calculator: calls=21789, total_wall_time=1.167s, mean_wall_time=0.054ms
[01/10 19:09:41   1246s]           legalizer: calls=5371, total_wall_time=0.107s, mean_wall_time=0.020ms
[01/10 19:09:41   1246s]           steiner router: calls=16737, total_wall_time=2.886s, mean_wall_time=0.172ms
[01/10 19:09:41   1246s]         Legalizer releasing space for clock trees
[01/10 19:09:41   1246s]         Legalizing clock trees...
[01/10 19:09:41   1246s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:41   1246s]         Legalizer API calls during this step: 222 succeeded with high effort: 222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:41   1246s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:09:41   1246s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/10 19:09:41   1246s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2680175476245615023 12586538047188455453
[01/10 19:09:41   1246s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/10 19:09:41   1246s]           delay calculator: calls=21903, total_wall_time=1.172s, mean_wall_time=0.054ms
[01/10 19:09:41   1246s]           legalizer: calls=5593, total_wall_time=0.110s, mean_wall_time=0.020ms
[01/10 19:09:41   1246s]           steiner router: calls=16937, total_wall_time=2.956s, mean_wall_time=0.175ms
[01/10 19:09:41   1246s]         Moving gates: 
[01/10 19:09:41   1246s]         Legalizer releasing space for clock trees
[01/10 19:09:41   1246s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:09:43   1248s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:43   1248s]         100% 
[01/10 19:09:43   1248s]         Legalizer API calls during this step: 532 succeeded with high effort: 532 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:43   1248s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
[01/10 19:09:43   1248s]     Iteration 2 done.
[01/10 19:09:43   1248s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/10 19:09:43   1248s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/10 19:09:43   1248s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:43   1248s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:43   1248s]       misc counts      : r=1, pp=0
[01/10 19:09:43   1248s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.946um^2
[01/10 19:09:43   1248s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:43   1248s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:43   1248s]       wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
[01/10 19:09:43   1248s]       wire lengths     : top=0.000um, trunk=731.206um, leaf=6835.610um, total=7566.816um
[01/10 19:09:43   1248s]       hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
[01/10 19:09:43   1248s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/10 19:09:43   1248s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/10 19:09:43   1248s]       Trunk : target=0.200ns count=4 avg=0.151ns sd=0.007ns min=0.140ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:43   1248s]       Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 12 <= 0.190ns, 10 <= 0.200ns}
[01/10 19:09:43   1248s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/10 19:09:43   1248s]        Bufs: CLKBUFX4: 35 CLKBUFX3: 3 
[01/10 19:09:43   1248s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4626416419542749205 5675668316123167255
[01/10 19:09:43   1248s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/10 19:09:43   1248s]       delay calculator: calls=22722, total_wall_time=1.220s, mean_wall_time=0.054ms
[01/10 19:09:43   1248s]       legalizer: calls=6125, total_wall_time=0.121s, mean_wall_time=0.020ms
[01/10 19:09:43   1248s]       steiner router: calls=17745, total_wall_time=3.235s, mean_wall_time=0.182ms
[01/10 19:09:43   1248s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/10 19:09:43   1248s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.401, avg=0.392, sd=0.005], skew [0.020 vs 0.200], 100% {0.381, 0.401} (wid=0.006 ws=0.004) (gid=0.398 gs=0.019)
[01/10 19:09:43   1248s]           min path sink: instr_lui_reg/CK
[01/10 19:09:43   1248s]           max path sink: cpuregs_reg[17][10]/CK
[01/10 19:09:43   1248s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/10 19:09:43   1248s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.401, avg=0.392, sd=0.005], skew [0.020 vs 0.200], 100% {0.381, 0.401} (wid=0.006 ws=0.004) (gid=0.398 gs=0.019)
[01/10 19:09:43   1248s]     Legalizer API calls during this step: 1564 succeeded with high effort: 1564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:43   1248s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.7 real=0:00:05.6)
[01/10 19:09:43   1248s]   Reducing clock tree power 3...
[01/10 19:09:43   1248s]     Clock DAG hash before 'Reducing clock tree power 3': 4626416419542749205 5675668316123167255
[01/10 19:09:43   1248s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       delay calculator: calls=22722, total_wall_time=1.220s, mean_wall_time=0.054ms
[01/10 19:09:43   1248s]       legalizer: calls=6125, total_wall_time=0.121s, mean_wall_time=0.020ms
[01/10 19:09:43   1248s]       steiner router: calls=17745, total_wall_time=3.235s, mean_wall_time=0.182ms
[01/10 19:09:43   1248s]     Artificially removing short and long paths...
[01/10 19:09:43   1248s]       Clock DAG hash before 'Artificially removing short and long paths': 4626416419542749205 5675668316123167255
[01/10 19:09:43   1248s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:09:43   1248s]         delay calculator: calls=22722, total_wall_time=1.220s, mean_wall_time=0.054ms
[01/10 19:09:43   1248s]         legalizer: calls=6125, total_wall_time=0.121s, mean_wall_time=0.020ms
[01/10 19:09:43   1248s]         steiner router: calls=17745, total_wall_time=3.235s, mean_wall_time=0.182ms
[01/10 19:09:43   1248s]       For skew_group clk/default_emulate_constraint_mode target band (0.381, 0.401)
[01/10 19:09:43   1248s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:43   1248s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:43   1248s]     Initial gate capacitance is (rise=0.427pF fall=0.378pF).
[01/10 19:09:43   1248s]     Resizing gates: 
[01/10 19:09:43   1248s]     Legalizer releasing space for clock trees
[01/10 19:09:43   1248s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/10 19:09:43   1248s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:43   1248s]     100% 
[01/10 19:09:43   1248s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/10 19:09:43   1248s]     Iteration 1: gate capacitance is (rise=0.427pF fall=0.378pF).
[01/10 19:09:43   1248s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:43   1248s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:43   1248s]       misc counts      : r=1, pp=0
[01/10 19:09:43   1248s]       cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:43   1248s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:43   1248s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:43   1248s]       wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
[01/10 19:09:43   1248s]       wire lengths     : top=0.000um, trunk=732.301um, leaf=6835.610um, total=7567.911um
[01/10 19:09:43   1248s]       hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
[01/10 19:09:43   1248s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/10 19:09:43   1248s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:43   1248s]       Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 11 <= 0.190ns, 11 <= 0.200ns}
[01/10 19:09:43   1248s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/10 19:09:43   1248s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:43   1248s]     Clock DAG hash after 'Reducing clock tree power 3': 15218914850224923002 14355850579640199760
[01/10 19:09:43   1248s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:43   1248s]       legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:43   1248s]       steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:43   1248s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
[01/10 19:09:43   1248s]           min path sink: instr_lui_reg/CK
[01/10 19:09:43   1248s]           max path sink: cpuregs_reg[3][15]/CK
[01/10 19:09:43   1248s]     Skew group summary after 'Reducing clock tree power 3':
[01/10 19:09:43   1248s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
[01/10 19:09:43   1248s]     Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:43   1248s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/10 19:09:43   1248s]   Improving insertion delay...
[01/10 19:09:43   1248s]     Clock DAG hash before 'Improving insertion delay': 15218914850224923002 14355850579640199760
[01/10 19:09:43   1248s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/10 19:09:43   1248s]       delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:43   1248s]       legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:43   1248s]       steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1248s]     Clock DAG stats after 'Improving insertion delay':
[01/10 19:09:44   1248s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:44   1248s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:44   1248s]       misc counts      : r=1, pp=0
[01/10 19:09:44   1248s]       cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:44   1248s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:44   1248s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:44   1248s]       wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.518pF, total=0.567pF
[01/10 19:09:44   1248s]       wire lengths     : top=0.000um, trunk=732.301um, leaf=6835.610um, total=7567.911um
[01/10 19:09:44   1248s]       hp wire lengths  : top=0.000um, trunk=394.890um, leaf=2426.090um, total=2820.980um
[01/10 19:09:44   1248s]     Clock DAG net violations after 'Improving insertion delay': none
[01/10 19:09:44   1248s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/10 19:09:44   1248s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:44   1248s]       Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.161ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 13 <= 0.180ns, 11 <= 0.190ns, 11 <= 0.200ns}
[01/10 19:09:44   1248s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/10 19:09:44   1248s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:44   1248s]     Clock DAG hash after 'Improving insertion delay': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1248s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/10 19:09:44   1248s]       delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1248s]       legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:44   1248s]       steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]     Primary reporting skew groups after 'Improving insertion delay':
[01/10 19:09:44   1249s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
[01/10 19:09:44   1249s]           min path sink: instr_lui_reg/CK
[01/10 19:09:44   1249s]           max path sink: cpuregs_reg[3][15]/CK
[01/10 19:09:44   1249s]     Skew group summary after 'Improving insertion delay':
[01/10 19:09:44   1249s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.417, avg=0.401, sd=0.010], skew [0.036 vs 0.200], 100% {0.381, 0.417} (wid=0.006 ws=0.004) (gid=0.414 gs=0.035)
[01/10 19:09:44   1249s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:44   1249s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:44   1249s]   Wire Opt OverFix...
[01/10 19:09:44   1249s]     Clock DAG hash before 'Wire Opt OverFix': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1249s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/10 19:09:44   1249s]       delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1249s]       legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:44   1249s]       steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]     Wire Reduction extra effort...
[01/10 19:09:44   1249s]       Clock DAG hash before 'Wire Reduction extra effort': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1249s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/10 19:09:44   1249s]         delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1249s]         legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:44   1249s]         steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/10 19:09:44   1249s]       Artificially removing short and long paths...
[01/10 19:09:44   1249s]         Clock DAG hash before 'Artificially removing short and long paths': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1249s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/10 19:09:44   1249s]           delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1249s]           legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:44   1249s]           steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]         For skew_group clk/default_emulate_constraint_mode target band (0.381, 0.417)
[01/10 19:09:44   1249s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:44   1249s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:44   1249s]       Global shorten wires A0...
[01/10 19:09:44   1249s]         Clock DAG hash before 'Global shorten wires A0': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1249s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/10 19:09:44   1249s]           delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1249s]           legalizer: calls=6202, total_wall_time=0.122s, mean_wall_time=0.020ms
[01/10 19:09:44   1249s]           steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:44   1249s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:44   1249s]       Move For Wirelength - core...
[01/10 19:09:44   1249s]         Clock DAG hash before 'Move For Wirelength - core': 15218914850224923002 14355850579640199760
[01/10 19:09:44   1249s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/10 19:09:44   1249s]           delay calculator: calls=22886, total_wall_time=1.237s, mean_wall_time=0.054ms
[01/10 19:09:44   1249s]           legalizer: calls=6220, total_wall_time=0.123s, mean_wall_time=0.020ms
[01/10 19:09:44   1249s]           steiner router: calls=17747, total_wall_time=3.238s, mean_wall_time=0.182ms
[01/10 19:09:44   1249s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=46, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=118, accepted=7
[01/10 19:09:44   1249s]         Max accepted move=34.200um, total accepted move=73.260um, average move=10.466um
[01/10 19:09:45   1250s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=49, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=127, accepted=1
[01/10 19:09:45   1250s]         Max accepted move=8.840um, total accepted move=8.840um, average move=8.840um
[01/10 19:09:45   1250s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=4, computed=34, moveTooSmall=50, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=124, accepted=1
[01/10 19:09:45   1250s]         Max accepted move=10.750um, total accepted move=10.750um, average move=10.750um
[01/10 19:09:45   1250s]         Legalizer API calls during this step: 411 succeeded with high effort: 411 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:45   1250s]       Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:01.6)
[01/10 19:09:45   1250s]       Global shorten wires A1...
[01/10 19:09:45   1250s]         Clock DAG hash before 'Global shorten wires A1': 16903210629577585324 3048900172835887886
[01/10 19:09:45   1250s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/10 19:09:45   1250s]           delay calculator: calls=23318, total_wall_time=1.277s, mean_wall_time=0.055ms
[01/10 19:09:45   1250s]           legalizer: calls=6631, total_wall_time=0.139s, mean_wall_time=0.021ms
[01/10 19:09:45   1250s]           steiner router: calls=18687, total_wall_time=3.748s, mean_wall_time=0.201ms
[01/10 19:09:45   1250s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:45   1250s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:45   1250s]       Move For Wirelength - core...
[01/10 19:09:45   1250s]         Clock DAG hash before 'Move For Wirelength - core': 16903210629577585324 3048900172835887886
[01/10 19:09:45   1250s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/10 19:09:45   1250s]           delay calculator: calls=23320, total_wall_time=1.278s, mean_wall_time=0.055ms
[01/10 19:09:45   1250s]           legalizer: calls=6644, total_wall_time=0.139s, mean_wall_time=0.021ms
[01/10 19:09:45   1250s]           steiner router: calls=18699, total_wall_time=3.750s, mean_wall_time=0.201ms
[01/10 19:09:45   1250s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=36, computed=2, moveTooSmall=68, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=0
[01/10 19:09:45   1250s]         Max accepted move=0.000um, total accepted move=0.000um
[01/10 19:09:45   1250s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:45   1250s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:45   1250s]       Global shorten wires B...
[01/10 19:09:45   1250s]         Clock DAG hash before 'Global shorten wires B': 16903210629577585324 3048900172835887886
[01/10 19:09:45   1250s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/10 19:09:45   1250s]           delay calculator: calls=23324, total_wall_time=1.278s, mean_wall_time=0.055ms
[01/10 19:09:45   1250s]           legalizer: calls=6647, total_wall_time=0.139s, mean_wall_time=0.021ms
[01/10 19:09:45   1250s]           steiner router: calls=18707, total_wall_time=3.753s, mean_wall_time=0.201ms
[01/10 19:09:46   1251s]         Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:46   1251s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:46   1251s]       Move For Wirelength - branch...
[01/10 19:09:46   1251s]         Clock DAG hash before 'Move For Wirelength - branch': 13779542987117988814 13520400800779607708
[01/10 19:09:46   1251s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/10 19:09:46   1251s]           delay calculator: calls=23420, total_wall_time=1.283s, mean_wall_time=0.055ms
[01/10 19:09:46   1251s]           legalizer: calls=6820, total_wall_time=0.143s, mean_wall_time=0.021ms
[01/10 19:09:46   1251s]           steiner router: calls=18839, total_wall_time=3.799s, mean_wall_time=0.202ms
[01/10 19:09:46   1251s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=0, computed=38, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=38, accepted=1
[01/10 19:09:46   1251s]         Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
[01/10 19:09:46   1251s]         Move for wirelength. considered=39, filtered=39, permitted=38, cannotCompute=37, computed=1, moveTooSmall=0, resolved=0, predictFail=71, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[01/10 19:09:46   1251s]         Max accepted move=0.000um, total accepted move=0.000um
[01/10 19:09:46   1251s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:46   1251s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:46   1251s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/10 19:09:46   1251s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/10 19:09:46   1251s]         cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:46   1251s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:46   1251s]         misc counts      : r=1, pp=0
[01/10 19:09:46   1251s]         cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:46   1251s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:46   1251s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:46   1251s]         wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.518pF, total=0.566pF
[01/10 19:09:46   1251s]         wire lengths     : top=0.000um, trunk=717.690um, leaf=6836.223um, total=7553.913um
[01/10 19:09:46   1251s]         hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:46   1251s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/10 19:09:46   1251s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/10 19:09:46   1251s]         Trunk : target=0.200ns count=4 avg=0.155ns sd=0.024ns min=0.120ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:46   1251s]         Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.162ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 12 <= 0.190ns, 11 <= 0.200ns}
[01/10 19:09:46   1251s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/10 19:09:46   1251s]          Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:46   1251s]       Clock DAG hash after 'Wire Reduction extra effort': 1012268993167937017 16286847129121764387
[01/10 19:09:46   1251s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/10 19:09:46   1251s]         delay calculator: calls=23430, total_wall_time=1.283s, mean_wall_time=0.055ms
[01/10 19:09:46   1251s]         legalizer: calls=6860, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:46   1251s]         steiner router: calls=18859, total_wall_time=3.809s, mean_wall_time=0.202ms
[01/10 19:09:46   1251s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/10 19:09:46   1251s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
[01/10 19:09:46   1251s]             min path sink: cpuregs_reg[9][11]/CK
[01/10 19:09:46   1251s]             max path sink: genblk2.pcpi_div_quotient_msk_reg[24]/CK
[01/10 19:09:46   1251s]       Skew group summary after 'Wire Reduction extra effort':
[01/10 19:09:46   1251s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
[01/10 19:09:46   1251s]       Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:46   1251s]     Wire Reduction extra effort done. (took cpu=0:00:02.2 real=0:00:02.1)
[01/10 19:09:46   1251s]     Optimizing orientation...
[01/10 19:09:46   1251s]     FlipOpt...
[01/10 19:09:46   1251s]     Disconnecting clock tree from netlist...
[01/10 19:09:46   1251s]     Disconnecting clock tree from netlist done.
[01/10 19:09:46   1251s]     Performing Single Threaded FlipOpt
[01/10 19:09:46   1251s]     Optimizing orientation on clock cells...
[01/10 19:09:46   1251s]       Orientation Wirelength Optimization: Attempted = 40 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 38 , Other = 0
[01/10 19:09:46   1251s]     Optimizing orientation on clock cells done.
[01/10 19:09:46   1251s]     Resynthesising clock tree into netlist...
[01/10 19:09:46   1251s]       Reset timing graph...
[01/10 19:09:46   1251s] Ignoring AAE DB Resetting ...
[01/10 19:09:46   1251s]       Reset timing graph done.
[01/10 19:09:46   1251s]     Resynthesising clock tree into netlist done.
[01/10 19:09:46   1251s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:46   1251s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:46   1251s] End AAE Lib Interpolated Model. (MEM=3149.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:46   1251s]     Clock DAG stats after 'Wire Opt OverFix':
[01/10 19:09:46   1251s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:46   1251s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:46   1251s]       misc counts      : r=1, pp=0
[01/10 19:09:46   1251s]       cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:46   1251s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:46   1251s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:46   1251s]       wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.518pF, total=0.566pF
[01/10 19:09:46   1251s]       wire lengths     : top=0.000um, trunk=717.690um, leaf=6836.223um, total=7553.913um
[01/10 19:09:46   1251s]       hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:46   1251s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/10 19:09:46   1251s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/10 19:09:46   1251s]       Trunk : target=0.200ns count=4 avg=0.155ns sd=0.024ns min=0.120ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:09:46   1251s]       Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.009ns min=0.162ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 12 <= 0.180ns, 12 <= 0.190ns, 11 <= 0.200ns}
[01/10 19:09:46   1251s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/10 19:09:46   1251s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:46   1251s]     Clock DAG hash after 'Wire Opt OverFix': 1012268993167937017 16286847129121764387
[01/10 19:09:46   1251s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/10 19:09:46   1251s]       delay calculator: calls=23469, total_wall_time=1.286s, mean_wall_time=0.055ms
[01/10 19:09:46   1251s]       legalizer: calls=6860, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:46   1251s]       steiner router: calls=18898, total_wall_time=3.827s, mean_wall_time=0.203ms
[01/10 19:09:46   1251s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/10 19:09:46   1251s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
[01/10 19:09:46   1251s]           min path sink: cpuregs_reg[9][11]/CK
[01/10 19:09:46   1251s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[24]/CK
[01/10 19:09:46   1251s]     Skew group summary after 'Wire Opt OverFix':
[01/10 19:09:46   1251s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.404, avg=0.392, sd=0.008], skew [0.026 vs 0.200], 100% {0.378, 0.404} (wid=0.005 ws=0.004) (gid=0.401 gs=0.026)
[01/10 19:09:46   1251s]     Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:46   1251s]   Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/10 19:09:46   1251s]   Total capacitance is (rise=0.994pF fall=0.944pF), of which (rise=0.566pF fall=0.566pF) is wire, and (rise=0.427pF fall=0.378pF) is gate.
[01/10 19:09:46   1251s]   Stage::Polishing done. (took cpu=0:00:08.8 real=0:00:08.7)
[01/10 19:09:46   1251s]   Stage::Updating netlist...
[01/10 19:09:46   1251s]   Reset timing graph...
[01/10 19:09:46   1251s] Ignoring AAE DB Resetting ...
[01/10 19:09:46   1251s]   Reset timing graph done.
[01/10 19:09:46   1251s]   Setting non-default rules before calling refine place.
[01/10 19:09:46   1251s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:09:46   1251s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3149.9M, EPOCH TIME: 1704906586.372206
[01/10 19:09:46   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:09:46   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:3106.9M, EPOCH TIME: 1704906586.406000
[01/10 19:09:46   1251s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:46   1251s]   Leaving CCOpt scope - ClockRefiner...
[01/10 19:09:46   1251s]   Assigned high priority to 38 instances.
[01/10 19:09:46   1251s]   Soft fixed 38 clock instances.
[01/10 19:09:46   1251s]   Performing Clock Only Refine Place.
[01/10 19:09:46   1251s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/10 19:09:46   1251s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3106.9M, EPOCH TIME: 1704906586.420705
[01/10 19:09:46   1251s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3106.9M, EPOCH TIME: 1704906586.420876
[01/10 19:09:46   1251s] Processing tracks to init pin-track alignment.
[01/10 19:09:46   1251s] z: 2, totalTracks: 1
[01/10 19:09:46   1251s] z: 4, totalTracks: 1
[01/10 19:09:46   1251s] z: 6, totalTracks: 1
[01/10 19:09:46   1251s] z: 8, totalTracks: 1
[01/10 19:09:46   1251s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:46   1251s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3106.9M, EPOCH TIME: 1704906586.428733
[01/10 19:09:46   1251s] Info: 38 insts are soft-fixed.
[01/10 19:09:46   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:46   1251s] 
[01/10 19:09:46   1251s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:46   1251s] OPERPROF:       Starting CMU at level 4, MEM:3106.9M, EPOCH TIME: 1704906586.459187
[01/10 19:09:46   1251s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3106.9M, EPOCH TIME: 1704906586.460277
[01/10 19:09:46   1251s] 
[01/10 19:09:46   1251s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:46   1251s] Info: 38 insts are soft-fixed.
[01/10 19:09:46   1251s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:3106.9M, EPOCH TIME: 1704906586.461392
[01/10 19:09:46   1251s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3106.9M, EPOCH TIME: 1704906586.461445
[01/10 19:09:46   1251s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3106.9M, EPOCH TIME: 1704906586.461494
[01/10 19:09:46   1251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.9MB).
[01/10 19:09:46   1251s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:3106.9M, EPOCH TIME: 1704906586.462742
[01/10 19:09:46   1251s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:3106.9M, EPOCH TIME: 1704906586.462784
[01/10 19:09:46   1251s] TDRefine: refinePlace mode is spiral
[01/10 19:09:46   1251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.14
[01/10 19:09:46   1251s] OPERPROF: Starting RefinePlace at level 1, MEM:3106.9M, EPOCH TIME: 1704906586.462857
[01/10 19:09:46   1251s] *** Starting refinePlace (0:20:51 mem=3106.9M) ***
[01/10 19:09:46   1251s] Total net bbox length = 1.718e+05 (8.045e+04 9.134e+04) (ext = 1.301e+04)
[01/10 19:09:46   1251s] 
[01/10 19:09:46   1251s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:46   1251s] Info: 38 insts are soft-fixed.
[01/10 19:09:46   1251s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:46   1251s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:46   1251s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:46   1251s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:46   1251s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:46   1251s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3106.9M, EPOCH TIME: 1704906586.482559
[01/10 19:09:46   1251s] Starting refinePlace ...
[01/10 19:09:46   1251s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:46   1251s] One DDP V2 for no tweak run.
[01/10 19:09:46   1251s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:46   1251s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3106.9MB
[01/10 19:09:46   1251s] Statistics of distance of Instance movement in refine placement:
[01/10 19:09:46   1251s]   maximum (X+Y) =         0.00 um
[01/10 19:09:46   1251s]   mean    (X+Y) =         0.00 um
[01/10 19:09:46   1251s] Summary Report:
[01/10 19:09:46   1251s] Instances move: 0 (out of 9533 movable)
[01/10 19:09:46   1251s] Instances flipped: 0
[01/10 19:09:46   1251s] Mean displacement: 0.00 um
[01/10 19:09:46   1251s] Max displacement: 0.00 um 
[01/10 19:09:46   1251s] Total instances moved : 0
[01/10 19:09:46   1251s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:3106.9M, EPOCH TIME: 1704906586.487180
[01/10 19:09:46   1251s] Total net bbox length = 1.718e+05 (8.045e+04 9.134e+04) (ext = 1.301e+04)
[01/10 19:09:46   1251s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3106.9MB
[01/10 19:09:46   1251s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3106.9MB) @(0:20:51 - 0:20:51).
[01/10 19:09:46   1251s] *** Finished refinePlace (0:20:51 mem=3106.9M) ***
[01/10 19:09:46   1251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.14
[01/10 19:09:46   1251s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.033, MEM:3106.9M, EPOCH TIME: 1704906586.495628
[01/10 19:09:46   1251s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3106.9M, EPOCH TIME: 1704906586.495701
[01/10 19:09:46   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:09:46   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:46   1251s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.039, MEM:3106.9M, EPOCH TIME: 1704906586.534986
[01/10 19:09:46   1251s]   ClockRefiner summary
[01/10 19:09:46   1251s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1999).
[01/10 19:09:46   1251s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 38).
[01/10 19:09:46   1251s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/10 19:09:46   1251s]   Restoring pStatusCts on 38 clock instances.
[01/10 19:09:46   1251s]   Revert refine place priority changes on 0 instances.
[01/10 19:09:46   1251s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:46   1251s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:46   1251s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.9 real=0:00:10.9)
[01/10 19:09:46   1251s]   CCOpt::Phase::eGRPC...
[01/10 19:09:46   1251s]   eGR Post Conditioning loop iteration 0...
[01/10 19:09:46   1251s]     Clock implementation routing...
[01/10 19:09:46   1251s]       Leaving CCOpt scope - Routing Tools...
[01/10 19:09:46   1251s] Net route status summary:
[01/10 19:09:46   1251s]   Clock:        39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:46   1251s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:46   1251s]       Routing using eGR only...
[01/10 19:09:46   1251s]         Early Global Route - eGR only step...
[01/10 19:09:46   1251s] (ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
[01/10 19:09:46   1251s] (ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
[01/10 19:09:46   1251s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:46   1251s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:46   1251s] (ccopt eGR): Start to route 39 all nets
[01/10 19:09:46   1251s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3106.88 MB )
[01/10 19:09:46   1251s] (I)      ==================== Layers =====================
[01/10 19:09:46   1251s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:46   1251s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:46   1251s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:46   1251s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:46   1251s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:46   1251s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:46   1251s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:46   1251s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:46   1251s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:46   1251s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:46   1251s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:46   1251s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:46   1251s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:46   1251s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:46   1251s] (I)      Started Import and model ( Curr Mem: 3106.88 MB )
[01/10 19:09:46   1251s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:46   1251s] (I)      == Non-default Options ==
[01/10 19:09:46   1251s] (I)      Clean congestion better                            : true
[01/10 19:09:46   1251s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:09:46   1251s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:09:46   1251s] (I)      Layer constraints as soft constraints              : true
[01/10 19:09:46   1251s] (I)      Soft top layer                                     : true
[01/10 19:09:46   1251s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:09:46   1251s] (I)      Better NDR handling                                : true
[01/10 19:09:46   1251s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:09:46   1251s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:09:46   1251s] (I)      Block tracks for preroutes                         : true
[01/10 19:09:46   1251s] (I)      Assign IRoute by net group key                     : true
[01/10 19:09:46   1251s] (I)      Block unroutable channels                          : true
[01/10 19:09:46   1251s] (I)      Block unroutable channels 3D                       : true
[01/10 19:09:46   1251s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:09:46   1251s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:09:46   1251s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:09:46   1251s] (I)      Skip must join for term with via pillar            : true
[01/10 19:09:46   1251s] (I)      Model find APA for IO pin                          : true
[01/10 19:09:46   1251s] (I)      On pin location for off pin term                   : true
[01/10 19:09:46   1251s] (I)      Handle EOL spacing                                 : true
[01/10 19:09:46   1251s] (I)      Merge PG vias by gap                               : true
[01/10 19:09:46   1251s] (I)      Maximum routing layer                              : 11
[01/10 19:09:46   1251s] (I)      Route selected nets only                           : true
[01/10 19:09:46   1251s] (I)      Refine MST                                         : true
[01/10 19:09:46   1251s] (I)      Honor PRL                                          : true
[01/10 19:09:46   1251s] (I)      Strong congestion aware                            : true
[01/10 19:09:46   1251s] (I)      Improved initial location for IRoutes              : true
[01/10 19:09:46   1251s] (I)      Multi panel TA                                     : true
[01/10 19:09:46   1251s] (I)      Penalize wire overlap                              : true
[01/10 19:09:46   1251s] (I)      Expand small instance blockage                     : true
[01/10 19:09:46   1251s] (I)      Reduce via in TA                                   : true
[01/10 19:09:46   1251s] (I)      SS-aware routing                                   : true
[01/10 19:09:46   1251s] (I)      Improve tree edge sharing                          : true
[01/10 19:09:46   1251s] (I)      Improve 2D via estimation                          : true
[01/10 19:09:46   1251s] (I)      Refine Steiner tree                                : true
[01/10 19:09:46   1251s] (I)      Build spine tree                                   : true
[01/10 19:09:46   1251s] (I)      Model pass through capacity                        : true
[01/10 19:09:46   1251s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:09:46   1251s] (I)      Consider pin shapes                                : true
[01/10 19:09:46   1251s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:09:46   1251s] (I)      Consider NR APA                                    : true
[01/10 19:09:46   1251s] (I)      Consider IO pin shape                              : true
[01/10 19:09:46   1251s] (I)      Fix pin connection bug                             : true
[01/10 19:09:46   1251s] (I)      Consider layer RC for local wires                  : true
[01/10 19:09:46   1251s] (I)      Route to clock mesh pin                            : true
[01/10 19:09:46   1251s] (I)      LA-aware pin escape length                         : 2
[01/10 19:09:46   1251s] (I)      Connect multiple ports                             : true
[01/10 19:09:46   1251s] (I)      Split for must join                                : true
[01/10 19:09:46   1251s] (I)      Number of threads                                  : 1
[01/10 19:09:46   1251s] (I)      Routing effort level                               : 10000
[01/10 19:09:46   1251s] (I)      Prefer layer length threshold                      : 8
[01/10 19:09:46   1251s] (I)      Overflow penalty cost                              : 10
[01/10 19:09:46   1251s] (I)      A-star cost                                        : 0.300000
[01/10 19:09:46   1251s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:09:46   1251s] (I)      Threshold for short IRoute                         : 6
[01/10 19:09:46   1251s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:09:46   1251s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:09:46   1251s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:09:46   1251s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:09:46   1251s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:09:46   1251s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:09:46   1251s] (I)      PG-aware similar topology routing                  : true
[01/10 19:09:46   1251s] (I)      Maze routing via cost fix                          : true
[01/10 19:09:46   1251s] (I)      Apply PRL on PG terms                              : true
[01/10 19:09:46   1251s] (I)      Apply PRL on obs objects                           : true
[01/10 19:09:46   1251s] (I)      Handle range-type spacing rules                    : true
[01/10 19:09:46   1251s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:09:46   1251s] (I)      Parallel spacing query fix                         : true
[01/10 19:09:46   1251s] (I)      Force source to root IR                            : true
[01/10 19:09:46   1251s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:09:46   1251s] (I)      Do not relax to DPT layer                          : true
[01/10 19:09:46   1251s] (I)      No DPT in post routing                             : true
[01/10 19:09:46   1251s] (I)      Modeling PG via merging fix                        : true
[01/10 19:09:46   1251s] (I)      Shield aware TA                                    : true
[01/10 19:09:46   1251s] (I)      Strong shield aware TA                             : true
[01/10 19:09:46   1251s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:09:46   1251s] (I)      Post routing fix                                   : true
[01/10 19:09:46   1251s] (I)      Strong post routing                                : true
[01/10 19:09:46   1251s] (I)      Access via pillar from top                         : true
[01/10 19:09:46   1251s] (I)      NDR via pillar fix                                 : true
[01/10 19:09:46   1251s] (I)      Violation on path threshold                        : 1
[01/10 19:09:46   1251s] (I)      Pass through capacity modeling                     : true
[01/10 19:09:46   1251s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:09:46   1251s] (I)      Select term pin box for io pin                     : true
[01/10 19:09:46   1251s] (I)      Penalize NDR sharing                               : true
[01/10 19:09:46   1251s] (I)      Enable special modeling                            : false
[01/10 19:09:46   1251s] (I)      Keep fixed segments                                : true
[01/10 19:09:46   1251s] (I)      Reorder net groups by key                          : true
[01/10 19:09:46   1251s] (I)      Increase net scenic ratio                          : true
[01/10 19:09:46   1251s] (I)      Method to set GCell size                           : row
[01/10 19:09:46   1251s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:09:46   1251s] (I)      Avoid high resistance layers                       : true
[01/10 19:09:46   1251s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:09:46   1251s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:09:46   1251s] (I)      Use track pitch for NDR                            : true
[01/10 19:09:46   1251s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:09:46   1251s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:09:46   1251s] (I)      Top layer relaxation fix                           : true
[01/10 19:09:46   1251s] (I)      Handle non-default track width                     : false
[01/10 19:09:46   1251s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:09:46   1251s] (I)      Use row-based GCell size
[01/10 19:09:46   1251s] (I)      Use row-based GCell align
[01/10 19:09:46   1251s] (I)      layer 0 area = 80000
[01/10 19:09:46   1251s] (I)      layer 1 area = 80000
[01/10 19:09:46   1251s] (I)      layer 2 area = 80000
[01/10 19:09:46   1251s] (I)      layer 3 area = 80000
[01/10 19:09:46   1251s] (I)      layer 4 area = 80000
[01/10 19:09:46   1251s] (I)      layer 5 area = 80000
[01/10 19:09:46   1251s] (I)      layer 6 area = 80000
[01/10 19:09:46   1251s] (I)      layer 7 area = 80000
[01/10 19:09:46   1251s] (I)      layer 8 area = 80000
[01/10 19:09:46   1251s] (I)      layer 9 area = 400000
[01/10 19:09:46   1251s] (I)      layer 10 area = 400000
[01/10 19:09:46   1251s] (I)      GCell unit size   : 3420
[01/10 19:09:46   1251s] (I)      GCell multiplier  : 1
[01/10 19:09:46   1251s] (I)      GCell row height  : 3420
[01/10 19:09:46   1251s] (I)      Actual row height : 3420
[01/10 19:09:46   1251s] (I)      GCell align ref   : 30000 30020
[01/10 19:09:46   1251s] [NR-eGR] Track table information for default rule: 
[01/10 19:09:46   1251s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:09:46   1251s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:09:46   1251s] (I)      ================== Default via ===================
[01/10 19:09:46   1251s] (I)      +----+------------------+------------------------+
[01/10 19:09:46   1251s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:09:46   1251s] (I)      +----+------------------+------------------------+
[01/10 19:09:46   1251s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:09:46   1251s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:09:46   1251s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:09:46   1251s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:09:46   1251s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:09:46   1251s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:09:46   1251s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:09:46   1251s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:09:46   1251s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:09:46   1251s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:09:46   1251s] (I)      +----+------------------+------------------------+
[01/10 19:09:46   1251s] [NR-eGR] Read 5962 PG shapes
[01/10 19:09:46   1251s] [NR-eGR] Read 0 clock shapes
[01/10 19:09:46   1251s] [NR-eGR] Read 0 other shapes
[01/10 19:09:46   1251s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:09:46   1251s] [NR-eGR] #Instance Blockages : 0
[01/10 19:09:46   1251s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:09:46   1251s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:09:46   1251s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:09:46   1251s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:09:46   1251s] [NR-eGR] #Other Blockages    : 0
[01/10 19:09:46   1251s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:09:46   1251s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:09:46   1251s] [NR-eGR] Read 10529 nets ( ignored 10490 )
[01/10 19:09:46   1251s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:09:46   1251s] (I)      early_global_route_priority property id does not exist.
[01/10 19:09:46   1251s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:09:46   1251s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:09:46   1251s] (I)      Moved 1 terms for better access 
[01/10 19:09:46   1251s] (I)      Number of ignored nets                =      0
[01/10 19:09:46   1251s] (I)      Number of connected nets              =      0
[01/10 19:09:46   1251s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:09:46   1251s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:09:46   1251s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:09:46   1251s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:09:46   1251s] [NR-eGR] There are 39 clock nets ( 4 with NDR ).
[01/10 19:09:46   1251s] (I)      Ndr track 0 does not exist
[01/10 19:09:46   1251s] (I)      Ndr track 0 does not exist
[01/10 19:09:46   1251s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:09:46   1251s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:09:46   1251s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:09:46   1251s] (I)      Site width          :   400  (dbu)
[01/10 19:09:46   1251s] (I)      Row height          :  3420  (dbu)
[01/10 19:09:46   1251s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:09:46   1251s] (I)      GCell width         :  3420  (dbu)
[01/10 19:09:46   1251s] (I)      GCell height        :  3420  (dbu)
[01/10 19:09:46   1251s] (I)      Grid                :   146   136    11
[01/10 19:09:46   1251s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:09:46   1251s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:09:46   1251s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:09:46   1251s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:09:46   1251s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:09:46   1251s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:09:46   1251s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:09:46   1251s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:09:46   1251s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:09:46   1251s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:09:46   1251s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:09:46   1251s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:09:46   1251s] (I)      --------------------------------------------------------
[01/10 19:09:46   1251s] 
[01/10 19:09:46   1251s] [NR-eGR] ============ Routing rule table ============
[01/10 19:09:46   1251s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/10 19:09:46   1251s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:09:46   1251s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:09:46   1251s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:09:46   1251s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:46   1251s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:46   1251s] [NR-eGR] Rule id: 1  Nets: 35
[01/10 19:09:46   1251s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:09:46   1251s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:09:46   1251s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:09:46   1251s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:46   1251s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:46   1251s] [NR-eGR] ========================================
[01/10 19:09:46   1251s] [NR-eGR] 
[01/10 19:09:46   1251s] (I)      =============== Blocked Tracks ===============
[01/10 19:09:46   1251s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:46   1251s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:09:46   1251s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:46   1251s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:09:46   1251s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:09:46   1251s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:09:46   1251s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:09:46   1251s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:09:46   1251s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:09:46   1251s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:09:46   1251s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:09:46   1251s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:09:46   1251s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:09:46   1251s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:09:46   1251s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:46   1251s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3111.00 MB )
[01/10 19:09:46   1251s] (I)      Reset routing kernel
[01/10 19:09:46   1251s] (I)      Started Global Routing ( Curr Mem: 3111.00 MB )
[01/10 19:09:46   1251s] (I)      totalPins=2038  totalGlobalPin=2035 (99.85%)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.199100e+02um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.199100e+02um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      #Nets         : 4
[01/10 19:09:46   1251s] (I)      #Relaxed nets : 0
[01/10 19:09:46   1251s] (I)      Wire length   : 421
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 421 = (254 H, 167 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.856e+02um V)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.281180e+03um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.281180e+03um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4258 = (2011 H, 2247 V) = (0.56% H, 1.36% V) = (3.439e+03um H, 3.842e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4209 = (2005 H, 2204 V) = (0.56% H, 1.33% V) = (3.429e+03um H, 3.769e+03um V)
[01/10 19:09:46   1251s] (I)      #Nets         : 35
[01/10 19:09:46   1251s] (I)      #Relaxed nets : 8
[01/10 19:09:46   1251s] (I)      Wire length   : 2944
[01/10 19:09:46   1251s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 4210 = (2010 H, 2200 V) = (0.56% H, 1.33% V) = (3.437e+03um H, 3.762e+03um V)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [5, 9]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.714160e+03um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.714160e+03um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5096 = (2431 H, 2665 V) = (0.46% H, 0.80% V) = (4.157e+03um H, 4.557e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5054 = (2415 H, 2639 V) = (0.45% H, 0.80% V) = (4.130e+03um H, 4.513e+03um V)
[01/10 19:09:46   1251s] (I)      #Nets         : 8
[01/10 19:09:46   1251s] (I)      #Relaxed nets : 8
[01/10 19:09:46   1251s] (I)      Wire length   : 0
[01/10 19:09:46   1251s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5054 = (2415 H, 2639 V) = (0.45% H, 0.80% V) = (4.130e+03um H, 4.513e+03um V)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.015740e+04um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.015740e+04um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5940 = (2836 H, 3104 V) = (0.48% H, 0.79% V) = (4.850e+03um H, 5.308e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5898 = (2820 H, 3078 V) = (0.48% H, 0.78% V) = (4.822e+03um H, 5.263e+03um V)
[01/10 19:09:46   1251s] (I)      #Nets         : 8
[01/10 19:09:46   1251s] (I)      #Relaxed nets : 8
[01/10 19:09:46   1251s] (I)      Wire length   : 0
[01/10 19:09:46   1251s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 5898 = (2820 H, 3078 V) = (0.48% H, 0.78% V) = (4.822e+03um H, 5.263e+03um V)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.307637e+04um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.307637e+04um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7647 = (3661 H, 3986 V) = (0.48% H, 0.71% V) = (6.260e+03um H, 6.816e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7635 = (3657 H, 3978 V) = (0.47% H, 0.71% V) = (6.253e+03um H, 6.802e+03um V)
[01/10 19:09:46   1251s] (I)      #Nets         : 8
[01/10 19:09:46   1251s] (I)      #Relaxed nets : 2
[01/10 19:09:46   1251s] (I)      Wire length   : 659
[01/10 19:09:46   1251s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 7634 = (3659 H, 3975 V) = (0.48% H, 0.71% V) = (6.257e+03um H, 6.797e+03um V)
[01/10 19:09:46   1251s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:09:46   1251s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1a Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1b Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.381680e+04um
[01/10 19:09:46   1251s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:09:46   1251s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1c Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1d Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1e Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.381680e+04um
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1f Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8080 = (3878 H, 4202 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.185e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1g Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8079 = (3878 H, 4201 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.184e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] (I)      ============  Phase 1h Route ============
[01/10 19:09:46   1251s] (I)      Usage: 8079 = (3878 H, 4201 V) = (0.50% H, 0.58% V) = (6.631e+03um H, 7.184e+03um V)
[01/10 19:09:46   1251s] (I)      
[01/10 19:09:46   1251s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:09:46   1251s] [NR-eGR]                        OverCon            
[01/10 19:09:46   1251s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:09:46   1251s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:09:46   1251s] [NR-eGR] ----------------------------------------------
[01/10 19:09:46   1251s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR] ----------------------------------------------
[01/10 19:09:46   1251s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:09:46   1251s] [NR-eGR] 
[01/10 19:09:46   1251s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3111.00 MB )
[01/10 19:09:46   1251s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:09:46   1251s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:09:46   1251s] (I)      ============= Track Assignment ============
[01/10 19:09:46   1251s] (I)      Started Track Assignment (1T) ( Curr Mem: 3111.00 MB )
[01/10 19:09:46   1251s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:09:46   1251s] (I)      Run Multi-thread track assignment
[01/10 19:09:47   1252s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3111.00 MB )
[01/10 19:09:47   1252s] (I)      Started Export ( Curr Mem: 3111.00 MB )
[01/10 19:09:47   1252s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:09:47   1252s] [NR-eGR] ------------------------------------
[01/10 19:09:47   1252s] [NR-eGR]  Metal1   (1H)         14039  39282 
[01/10 19:09:47   1252s] [NR-eGR]  Metal2   (2V)         70449  26971 
[01/10 19:09:47   1252s] [NR-eGR]  Metal3   (3H)         71722   5451 
[01/10 19:09:47   1252s] [NR-eGR]  Metal4   (4V)         30239   2140 
[01/10 19:09:47   1252s] [NR-eGR]  Metal5   (5H)         15110    899 
[01/10 19:09:47   1252s] [NR-eGR]  Metal6   (6V)          3253     43 
[01/10 19:09:47   1252s] [NR-eGR]  Metal7   (7H)           809     27 
[01/10 19:09:47   1252s] [NR-eGR]  Metal8   (8V)           425     10 
[01/10 19:09:47   1252s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:09:47   1252s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 19:09:47   1252s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:09:47   1252s] [NR-eGR] ------------------------------------
[01/10 19:09:47   1252s] [NR-eGR]           Total       206159  74826 
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] [NR-eGR] Total half perimeter of net bounding box: 171784um
[01/10 19:09:47   1252s] [NR-eGR] Total length: 206159um, number of vias: 74826
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] [NR-eGR] Total eGR-routed clock nets wire length: 7660um, number of vias: 7193
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] [NR-eGR] Report for selected net(s) only.
[01/10 19:09:47   1252s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:09:47   1252s] [NR-eGR] -----------------------------------
[01/10 19:09:47   1252s] [NR-eGR]  Metal1   (1H)             0  2037 
[01/10 19:09:47   1252s] [NR-eGR]  Metal2   (2V)          1981  2518 
[01/10 19:09:47   1252s] [NR-eGR]  Metal3   (3H)          1636   978 
[01/10 19:09:47   1252s] [NR-eGR]  Metal4   (4V)           422   921 
[01/10 19:09:47   1252s] [NR-eGR]  Metal5   (5H)          2088   739 
[01/10 19:09:47   1252s] [NR-eGR]  Metal6   (6V)          1533     0 
[01/10 19:09:47   1252s] [NR-eGR]  Metal7   (7H)             0     0 
[01/10 19:09:47   1252s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:09:47   1252s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:09:47   1252s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:09:47   1252s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:09:47   1252s] [NR-eGR] -----------------------------------
[01/10 19:09:47   1252s] [NR-eGR]           Total         7660  7193 
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] [NR-eGR] Total half perimeter of net bounding box: 2982um
[01/10 19:09:47   1252s] [NR-eGR] Total length: 7660um, number of vias: 7193
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] [NR-eGR] Total routed clock nets wire length: 7660um, number of vias: 7193
[01/10 19:09:47   1252s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:47   1252s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3111.00 MB )
[01/10 19:09:47   1252s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 3107.00 MB )
[01/10 19:09:47   1252s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:09:47   1252s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:09:47   1252s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:09:47   1252s] (I)       Early Global Route kernel               100.00%  5971.08 sec  5971.56 sec  0.48 sec  0.47 sec 
[01/10 19:09:47   1252s] (I)       +-Import and model                       34.13%  5971.09 sec  5971.25 sec  0.16 sec  0.16 sec 
[01/10 19:09:47   1252s] (I)       | +-Create place DB                      13.66%  5971.09 sec  5971.15 sec  0.07 sec  0.07 sec 
[01/10 19:09:47   1252s] (I)       | | +-Import place data                  13.61%  5971.09 sec  5971.15 sec  0.07 sec  0.07 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read instances and placement      3.44%  5971.09 sec  5971.10 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read nets                        10.05%  5971.10 sec  5971.15 sec  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)       | +-Create route DB                      18.04%  5971.15 sec  5971.24 sec  0.09 sec  0.08 sec 
[01/10 19:09:47   1252s] (I)       | | +-Import route data (1T)             17.62%  5971.15 sec  5971.24 sec  0.08 sec  0.08 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.46%  5971.16 sec  5971.17 sec  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read routing blockages          0.00%  5971.16 sec  5971.16 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read instance blockages         0.61%  5971.16 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read PG blockages               0.44%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read clock blockages            0.02%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read other blockages            0.01%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read halo blockages             0.02%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Read boundary cut boxes         0.00%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read blackboxes                   0.01%  5971.17 sec  5971.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read prerouted                    2.53%  5971.17 sec  5971.18 sec  0.01 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read unlegalized nets             0.59%  5971.18 sec  5971.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Read nets                         0.09%  5971.19 sec  5971.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Set up via pillars                0.00%  5971.19 sec  5971.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Initialize 3D grid graph          0.38%  5971.19 sec  5971.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Model blockage capacity          10.03%  5971.19 sec  5971.24 sec  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Initialize 3D capacity          9.49%  5971.19 sec  5971.23 sec  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Move terms for access (1T)        0.32%  5971.24 sec  5971.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Read aux data                         0.00%  5971.24 sec  5971.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Others data preparation               0.05%  5971.24 sec  5971.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Create route kernel                   1.73%  5971.24 sec  5971.25 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       +-Global Routing                         32.13%  5971.25 sec  5971.40 sec  0.15 sec  0.15 sec 
[01/10 19:09:47   1252s] (I)       | +-Initialization                        0.10%  5971.25 sec  5971.25 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 1                           3.45%  5971.25 sec  5971.27 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   0.07%  5971.25 sec  5971.25 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.21%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.14%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.05%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.12%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.04%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.26 sec  5971.26 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            0.51%  5971.26 sec  5971.26 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.46%  5971.26 sec  5971.26 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            0.38%  5971.26 sec  5971.27 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.33%  5971.26 sec  5971.27 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Layer assignment (1T)               0.27%  5971.27 sec  5971.27 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 2                          11.44%  5971.27 sec  5971.32 sec  0.05 sec  0.06 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   3.68%  5971.27 sec  5971.29 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.49%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.24%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.17%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.15%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.07%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.03%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.29 sec  5971.29 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            1.79%  5971.29 sec  5971.30 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      1.74%  5971.29 sec  5971.30 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            1.12%  5971.30 sec  5971.31 sec  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      1.06%  5971.30 sec  5971.31 sec  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Layer assignment (1T)               2.77%  5971.31 sec  5971.32 sec  0.01 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 3                           3.48%  5971.32 sec  5971.34 sec  0.02 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   0.81%  5971.32 sec  5971.33 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.26%  5971.33 sec  5971.33 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.16%  5971.33 sec  5971.33 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.07%  5971.33 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.12%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.04%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            0.50%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.45%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            0.08%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.04%  5971.34 sec  5971.34 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 4                           3.23%  5971.34 sec  5971.36 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   0.78%  5971.34 sec  5971.34 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.23%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.15%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.06%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.12%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.04%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.35 sec  5971.35 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            0.50%  5971.35 sec  5971.35 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.46%  5971.35 sec  5971.35 sec  0.00 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            0.08%  5971.36 sec  5971.36 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.04%  5971.36 sec  5971.36 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 5                           3.35%  5971.36 sec  5971.37 sec  0.02 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   0.00%  5971.36 sec  5971.36 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.21%  5971.36 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.14%  5971.36 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.06%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.13%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.04%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            0.11%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.07%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            0.09%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.05%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Layer assignment (1T)               0.45%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Net group 6                           5.91%  5971.37 sec  5971.40 sec  0.03 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | | +-Generate topology                   0.00%  5971.37 sec  5971.37 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1a                            0.32%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Pattern routing (1T)              0.14%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Add via demand to 2D              0.09%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1b                            0.05%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1c                            0.01%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1d                            0.01%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1e                            0.52%  5971.38 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Route legalization                0.43%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5971.38 sec  5971.38 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1f                            0.01%  5971.39 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1g                            0.09%  5971.39 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.04%  5971.39 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Phase 1h                            0.09%  5971.39 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | | +-Post Routing                      0.05%  5971.39 sec  5971.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | | +-Layer assignment (1T)               2.05%  5971.39 sec  5971.40 sec  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       +-Export 3D cong map                      1.54%  5971.40 sec  5971.41 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | +-Export 2D cong map                    0.10%  5971.41 sec  5971.41 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       +-Extract Global 3D Wires                 0.05%  5971.41 sec  5971.41 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       +-Track Assignment (1T)                   4.35%  5971.41 sec  5971.43 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | +-Initialization                        0.01%  5971.41 sec  5971.41 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Track Assignment Kernel               4.23%  5971.41 sec  5971.43 sec  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)       | +-Free Memory                           0.00%  5971.43 sec  5971.43 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       +-Export                                 25.24%  5971.43 sec  5971.55 sec  0.12 sec  0.12 sec 
[01/10 19:09:47   1252s] (I)       | +-Export DB wires                       1.94%  5971.43 sec  5971.44 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Export all nets                     1.65%  5971.43 sec  5971.44 sec  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)       | | +-Set wire vias                       0.14%  5971.44 sec  5971.44 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       | +-Report wirelength                    11.59%  5971.44 sec  5971.50 sec  0.06 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)       | +-Update net boxes                     11.51%  5971.50 sec  5971.55 sec  0.06 sec  0.06 sec 
[01/10 19:09:47   1252s] (I)       | +-Update timing                         0.00%  5971.55 sec  5971.55 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)       +-Postprocess design                      0.52%  5971.55 sec  5971.56 sec  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)      ===================== Summary by functions =====================
[01/10 19:09:47   1252s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:09:47   1252s] (I)      ----------------------------------------------------------------
[01/10 19:09:47   1252s] (I)        0  Early Global Route kernel      100.00%  0.48 sec  0.47 sec 
[01/10 19:09:47   1252s] (I)        1  Import and model                34.13%  0.16 sec  0.16 sec 
[01/10 19:09:47   1252s] (I)        1  Global Routing                  32.13%  0.15 sec  0.15 sec 
[01/10 19:09:47   1252s] (I)        1  Export                          25.24%  0.12 sec  0.12 sec 
[01/10 19:09:47   1252s] (I)        1  Track Assignment (1T)            4.35%  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        1  Export 3D cong map               1.54%  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        1  Postprocess design               0.52%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Create route DB                 18.04%  0.09 sec  0.08 sec 
[01/10 19:09:47   1252s] (I)        2  Create place DB                 13.66%  0.07 sec  0.07 sec 
[01/10 19:09:47   1252s] (I)        2  Report wirelength               11.59%  0.06 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)        2  Update net boxes                11.51%  0.06 sec  0.06 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 2                     11.44%  0.05 sec  0.06 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 6                      5.91%  0.03 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        2  Track Assignment Kernel          4.23%  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 3                      3.48%  0.02 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 1                      3.45%  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 5                      3.35%  0.02 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        2  Net group 4                      3.23%  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        2  Export DB wires                  1.94%  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        2  Create route kernel              1.73%  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Import route data (1T)          17.62%  0.08 sec  0.08 sec 
[01/10 19:09:47   1252s] (I)        3  Import place data               13.61%  0.07 sec  0.07 sec 
[01/10 19:09:47   1252s] (I)        3  Layer assignment (1T)            5.54%  0.03 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        3  Generate topology                5.34%  0.03 sec  0.04 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1g                         3.50%  0.02 sec  0.03 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1h                         1.84%  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1a                         1.72%  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Export all nets                  1.65%  0.01 sec  0.01 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1e                         1.16%  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1b                         0.46%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Set wire vias                    0.14%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Read nets                       10.14%  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)        4  Model blockage capacity         10.03%  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)        4  Post Routing                     4.78%  0.02 sec  0.03 sec 
[01/10 19:09:47   1252s] (I)        4  Read instances and placement     3.44%  0.02 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        4  Read prerouted                   2.53%  0.01 sec  0.02 sec 
[01/10 19:09:47   1252s] (I)        4  Read blockages ( Layer 2-11 )    1.46%  0.01 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Pattern routing (1T)             0.97%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Route legalization               0.67%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Read unlegalized nets            0.59%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Initialize 3D grid graph         0.38%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Move terms for access (1T)       0.32%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Add via demand to 2D             0.09%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Initialize 3D capacity           9.49%  0.05 sec  0.05 sec 
[01/10 19:09:47   1252s] (I)        5  Read instance blockages          0.61%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read PG blockages                0.44%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:09:47   1252s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:47   1252s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:47   1252s]         Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:09:47   1252s]       Routing using eGR only done.
[01/10 19:09:47   1252s] Net route status summary:
[01/10 19:09:47   1252s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:47   1252s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:47   1252s] 
[01/10 19:09:47   1252s] CCOPT: Done with clock implementation routing.
[01/10 19:09:47   1252s] 
[01/10 19:09:47   1252s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/10 19:09:47   1252s]     Clock implementation routing done.
[01/10 19:09:47   1252s]     Leaving CCOpt scope - extractRC...
[01/10 19:09:47   1252s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:09:47   1252s] Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
[01/10 19:09:47   1252s] PreRoute RC Extraction called for design picorv32.
[01/10 19:09:47   1252s] RC Extraction called in multi-corner(1) mode.
[01/10 19:09:47   1252s] RCMode: PreRoute
[01/10 19:09:47   1252s]       RC Corner Indexes            0   
[01/10 19:09:47   1252s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:09:47   1252s] Resistance Scaling Factor    : 1.00000 
[01/10 19:09:47   1252s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:09:47   1252s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:09:47   1252s] Shrink Factor                : 1.00000
[01/10 19:09:47   1252s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:09:47   1252s] Using Quantus QRC technology file ...
[01/10 19:09:47   1252s] 
[01/10 19:09:47   1252s] Trim Metal Layers:
[01/10 19:09:47   1252s] LayerId::1 widthSet size::2
[01/10 19:09:47   1252s] LayerId::2 widthSet size::2
[01/10 19:09:47   1252s] LayerId::3 widthSet size::2
[01/10 19:09:47   1252s] LayerId::4 widthSet size::2
[01/10 19:09:47   1252s] LayerId::5 widthSet size::2
[01/10 19:09:47   1252s] LayerId::6 widthSet size::2
[01/10 19:09:47   1252s] LayerId::7 widthSet size::2
[01/10 19:09:47   1252s] LayerId::8 widthSet size::2
[01/10 19:09:47   1252s] LayerId::9 widthSet size::2
[01/10 19:09:47   1252s] LayerId::10 widthSet size::2
[01/10 19:09:47   1252s] LayerId::11 widthSet size::2
[01/10 19:09:47   1252s] Updating RC grid for preRoute extraction ...
[01/10 19:09:47   1252s] eee: pegSigSF::1.070000
[01/10 19:09:47   1252s] Initializing multi-corner resistance tables ...
[01/10 19:09:47   1252s] eee: l::1 avDens::0.140675 usedTrk::2506.834148 availTrk::17820.000000 sigTrk::2506.834148
[01/10 19:09:47   1252s] eee: l::2 avDens::0.282389 usedTrk::4128.669731 availTrk::14620.500000 sigTrk::4128.669731
[01/10 19:09:47   1252s] eee: l::3 avDens::0.270402 usedTrk::4210.157226 availTrk::15570.000000 sigTrk::4210.157226
[01/10 19:09:47   1252s] eee: l::4 avDens::0.123247 usedTrk::1780.861222 availTrk::14449.500000 sigTrk::1780.861222
[01/10 19:09:47   1252s] eee: l::5 avDens::0.061080 usedTrk::901.539390 availTrk::14760.000000 sigTrk::901.539390
[01/10 19:09:47   1252s] eee: l::6 avDens::0.016114 usedTrk::194.263304 availTrk::12055.500000 sigTrk::194.263304
[01/10 19:09:47   1252s] eee: l::7 avDens::0.019893 usedTrk::53.711637 availTrk::2700.000000 sigTrk::53.711637
[01/10 19:09:47   1252s] eee: l::8 avDens::0.015434 usedTrk::26.391725 availTrk::1710.000000 sigTrk::26.391725
[01/10 19:09:47   1252s] eee: l::9 avDens::0.012507 usedTrk::7.879181 availTrk::630.000000 sigTrk::7.879181
[01/10 19:09:47   1252s] eee: l::10 avDens::0.056783 usedTrk::81.562457 availTrk::1436.400000 sigTrk::81.562457
[01/10 19:09:47   1252s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:09:47   1252s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:09:47   1252s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.246266 uaWl=1.000000 uaWlH=0.231262 aWlH=0.000000 lMod=0 pMax=0.819100 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:09:47   1252s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3107.004M)
[01/10 19:09:47   1252s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:09:47   1252s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/10 19:09:47   1252s]     Leaving CCOpt scope - Initializing placement interface...
[01/10 19:09:47   1252s] OPERPROF: Starting DPlace-Init at level 1, MEM:3107.0M, EPOCH TIME: 1704906587.527621
[01/10 19:09:47   1252s] Processing tracks to init pin-track alignment.
[01/10 19:09:47   1252s] z: 2, totalTracks: 1
[01/10 19:09:47   1252s] z: 4, totalTracks: 1
[01/10 19:09:47   1252s] z: 6, totalTracks: 1
[01/10 19:09:47   1252s] z: 8, totalTracks: 1
[01/10 19:09:47   1252s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:47   1252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3107.0M, EPOCH TIME: 1704906587.542481
[01/10 19:09:47   1252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:47   1252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:47   1252s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:47   1252s] 
[01/10 19:09:47   1252s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:47   1252s] OPERPROF:     Starting CMU at level 3, MEM:3107.0M, EPOCH TIME: 1704906587.594895
[01/10 19:09:47   1252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3107.0M, EPOCH TIME: 1704906587.596577
[01/10 19:09:47   1252s] 
[01/10 19:09:47   1252s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:47   1252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:3107.0M, EPOCH TIME: 1704906587.598163
[01/10 19:09:47   1252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3107.0M, EPOCH TIME: 1704906587.598250
[01/10 19:09:47   1252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3107.0M, EPOCH TIME: 1704906587.598328
[01/10 19:09:47   1252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3107.0MB).
[01/10 19:09:47   1252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:3107.0M, EPOCH TIME: 1704906587.600471
[01/10 19:09:47   1252s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:47   1252s]     Legalizer reserving space for clock trees
[01/10 19:09:47   1252s]     Calling post conditioning for eGRPC...
[01/10 19:09:47   1252s]       eGRPC...
[01/10 19:09:47   1252s]         eGRPC active optimizations:
[01/10 19:09:47   1252s]          - Move Down
[01/10 19:09:47   1252s]          - Downsizing before DRV sizing
[01/10 19:09:47   1252s]          - DRV fixing with sizing
[01/10 19:09:47   1252s]          - Move to fanout
[01/10 19:09:47   1252s]          - Cloning
[01/10 19:09:47   1252s]         
[01/10 19:09:47   1252s]         Currently running CTS, using active skew data
[01/10 19:09:47   1252s]         Reset bufferability constraints...
[01/10 19:09:47   1252s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/10 19:09:47   1252s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:09:47   1252s] End AAE Lib Interpolated Model. (MEM=3107 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:47   1252s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:47   1252s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:47   1252s]         Clock DAG stats eGRPC initial state:
[01/10 19:09:47   1252s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:47   1252s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:47   1252s]           misc counts      : r=1, pp=0
[01/10 19:09:47   1252s]           cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:47   1252s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:47   1252s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:47   1252s]           wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
[01/10 19:09:47   1252s]           wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
[01/10 19:09:47   1252s]           hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:47   1252s]         Clock DAG net violations eGRPC initial state:
[01/10 19:09:47   1252s]           Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
[01/10 19:09:47   1252s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/10 19:09:47   1252s]           Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:47   1252s]           Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:47   1252s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/10 19:09:47   1252s]            Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:47   1252s]         Clock DAG hash eGRPC initial state: 1012268993167937017 16286847129121764387
[01/10 19:09:47   1252s]         CTS services accumulated run-time stats eGRPC initial state:
[01/10 19:09:47   1252s]           delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:47   1252s]           legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:47   1252s]           steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:47   1252s]         Primary reporting skew groups eGRPC initial state:
[01/10 19:09:47   1252s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443, avg=0.431, sd=0.007], skew [0.026 vs 0.200], 100% {0.417, 0.443} (wid=0.005 ws=0.004) (gid=0.439 gs=0.024)
[01/10 19:09:47   1252s]               min path sink: cpuregs_reg[9][14]/CK
[01/10 19:09:47   1252s]               max path sink: alu_out_q_reg[6]/CK
[01/10 19:09:47   1252s]         Skew group summary eGRPC initial state:
[01/10 19:09:47   1252s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443, avg=0.431, sd=0.007], skew [0.026 vs 0.200], 100% {0.417, 0.443} (wid=0.005 ws=0.004) (gid=0.439 gs=0.024)
[01/10 19:09:47   1252s]         eGRPC Moving buffers...
[01/10 19:09:47   1252s]           Clock DAG hash before 'eGRPC Moving buffers': 1012268993167937017 16286847129121764387
[01/10 19:09:47   1252s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:47   1252s]             legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:47   1252s]             steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:47   1252s]           Violation analysis...
[01/10 19:09:47   1252s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:47   1252s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:47   1252s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:47   1252s]             misc counts      : r=1, pp=0
[01/10 19:09:47   1252s]             cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:47   1252s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:47   1252s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:47   1252s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
[01/10 19:09:47   1252s]             wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
[01/10 19:09:47   1252s]             hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:47   1252s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
[01/10 19:09:47   1252s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:47   1252s]             Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:47   1252s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/10 19:09:47   1252s]              Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:47   1252s]           Clock DAG hash after 'eGRPC Moving buffers': 1012268993167937017 16286847129121764387
[01/10 19:09:47   1252s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:47   1252s]             legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:47   1252s]             steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:47   1252s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
[01/10 19:09:47   1252s]                 min path sink: cpuregs_reg[9][14]/CK
[01/10 19:09:47   1252s]                 max path sink: alu_out_q_reg[6]/CK
[01/10 19:09:47   1252s]           Skew group summary after 'eGRPC Moving buffers':
[01/10 19:09:47   1252s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
[01/10 19:09:47   1252s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:47   1252s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:47   1252s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/10 19:09:47   1252s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1012268993167937017 16286847129121764387
[01/10 19:09:47   1252s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:47   1252s]             delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:47   1252s]             legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:47   1252s]             steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:47   1252s]           Artificially removing long paths...
[01/10 19:09:47   1252s]             Clock DAG hash before 'Artificially removing long paths': 1012268993167937017 16286847129121764387
[01/10 19:09:47   1252s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/10 19:09:47   1252s]               delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:47   1252s]               legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:47   1252s]               steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:47   1252s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:47   1252s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:47   1252s]           Modifying slew-target multiplier from 1 to 0.9
[01/10 19:09:47   1252s]           Downsizing prefiltering...
[01/10 19:09:48   1253s]           Downsizing prefiltering done.
[01/10 19:09:48   1253s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:09:48   1253s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 38, numSkippedDueToCloseToSkewTarget = 1
[01/10 19:09:48   1253s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/10 19:09:48   1253s]           Reverting slew-target multiplier from 0.9 to 1
[01/10 19:09:48   1253s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:48   1253s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:48   1253s]             misc counts      : r=1, pp=0
[01/10 19:09:48   1253s]             cell areas       : b=89.604um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=89.604um^2
[01/10 19:09:48   1253s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:48   1253s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:48   1253s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
[01/10 19:09:48   1253s]             wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
[01/10 19:09:48   1253s]             hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:48   1253s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             Remaining Transition : {count=17, worst=[0.011ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.065ns
[01/10 19:09:48   1253s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             Trunk : target=0.200ns count=4 avg=0.182ns sd=0.026ns min=0.145ns max=0.206ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:48   1253s]             Leaf  : target=0.200ns count=35 avg=0.197ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {15 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:48   1253s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/10 19:09:48   1253s]              Bufs: CLKBUFX4: 34 CLKBUFX3: 4 
[01/10 19:09:48   1253s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1012268993167937017 16286847129121764387
[01/10 19:09:48   1253s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:48   1253s]             legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:48   1253s]             steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:48   1253s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
[01/10 19:09:48   1253s]                 min path sink: cpuregs_reg[9][14]/CK
[01/10 19:09:48   1253s]                 max path sink: alu_out_q_reg[6]/CK
[01/10 19:09:48   1253s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/10 19:09:48   1253s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.417, max=0.443], skew [0.026 vs 0.200]
[01/10 19:09:48   1253s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:48   1253s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:09:48   1253s]         eGRPC Fixing DRVs...
[01/10 19:09:48   1253s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1012268993167937017 16286847129121764387
[01/10 19:09:48   1253s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             delay calculator: calls=23508, total_wall_time=1.290s, mean_wall_time=0.055ms
[01/10 19:09:48   1253s]             legalizer: calls=6898, total_wall_time=0.144s, mean_wall_time=0.021ms
[01/10 19:09:48   1253s]             steiner router: calls=18937, total_wall_time=3.848s, mean_wall_time=0.203ms
[01/10 19:09:48   1253s]           Fixing clock tree DRVs: .Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/10 19:09:48   1253s]           Original list had 4 cells:
[01/10 19:09:48   1253s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/10 19:09:48   1253s]           Library trimming was not able to trim any cells:
[01/10 19:09:48   1253s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/10 19:09:48   1253s]           ..20% ...40% ...60% ...80% ...100% 
[01/10 19:09:48   1253s]           CCOpt-eGRPC: considered: 39, tested: 39, violation detected: 16, violation ignored (due to small violation): 5, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 2
[01/10 19:09:48   1253s]           
[01/10 19:09:48   1253s]           Statistics: Fix DRVs (cell sizing):
[01/10 19:09:48   1253s]           ===================================
[01/10 19:09:48   1253s]           
[01/10 19:09:48   1253s]           Cell changes by Net Type:
[01/10 19:09:48   1253s]           
[01/10 19:09:48   1253s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:48   1253s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[01/10 19:09:48   1253s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:48   1253s]           top                0                    0                    0            0                    0                    0
[01/10 19:09:48   1253s]           trunk              1 [9.1%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[01/10 19:09:48   1253s]           leaf              10 [90.9%]            1 (10.0%)            0            0                    1 (10.0%)            9 (90.0%)
[01/10 19:09:48   1253s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:48   1253s]           Total             11 [100.0%]           2 (18.2%)            0            0                    2 (18.2%)            9 (81.8%)
[01/10 19:09:48   1253s]           -----------------------------------------------------------------------------------------------------------------------------
[01/10 19:09:48   1253s]           
[01/10 19:09:48   1253s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.684um^2 (0.763%)
[01/10 19:09:48   1253s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/10 19:09:48   1253s]           
[01/10 19:09:48   1253s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:48   1253s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:48   1253s]             misc counts      : r=1, pp=0
[01/10 19:09:48   1253s]             cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:09:48   1253s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:48   1253s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:48   1253s]             wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
[01/10 19:09:48   1253s]             wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
[01/10 19:09:48   1253s]             hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2436.590um, total=2873.070um
[01/10 19:09:48   1253s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             Remaining Transition : {count=14, worst=[0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
[01/10 19:09:48   1253s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             Trunk : target=0.200ns count=4 avg=0.172ns sd=0.022ns min=0.145ns max=0.194ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:09:48   1253s]             Leaf  : target=0.200ns count=35 avg=0.195ns sd=0.010ns min=0.168ns max=0.207ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 5 <= 0.190ns, 12 <= 0.200ns} {14 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:48   1253s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/10 19:09:48   1253s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:09:48   1253s]           Clock DAG hash after 'eGRPC Fixing DRVs': 10517374431647609180 17459143006557851374
[01/10 19:09:48   1253s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             delay calculator: calls=23655, total_wall_time=1.297s, mean_wall_time=0.055ms
[01/10 19:09:48   1253s]             legalizer: calls=6911, total_wall_time=0.145s, mean_wall_time=0.021ms
[01/10 19:09:48   1253s]             steiner router: calls=19057, total_wall_time=3.849s, mean_wall_time=0.202ms
[01/10 19:09:48   1253s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436], skew [0.035 vs 0.200]
[01/10 19:09:48   1253s]                 min path sink: cpu_state_reg[1]/CK
[01/10 19:09:48   1253s]                 max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:48   1253s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/10 19:09:48   1253s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436], skew [0.035 vs 0.200]
[01/10 19:09:48   1253s]           Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:09:48   1253s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Slew Diagnostics: After DRV fixing
[01/10 19:09:48   1253s]         ==================================
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Global Causes:
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         -------------------------------------
[01/10 19:09:48   1253s]         Cause
[01/10 19:09:48   1253s]         -------------------------------------
[01/10 19:09:48   1253s]         DRV fixing with buffering is disabled
[01/10 19:09:48   1253s]         -------------------------------------
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Top 5 overslews:
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         ----------------------------------------------------------------------------
[01/10 19:09:48   1253s]         Overslew    Causes                                     Driving Pin
[01/10 19:09:48   1253s]         ----------------------------------------------------------------------------
[01/10 19:09:48   1253s]         0.007ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00101/Y
[01/10 19:09:48   1253s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00088/Y
[01/10 19:09:48   1253s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00094/Y
[01/10 19:09:48   1253s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00099/Y
[01/10 19:09:48   1253s]         0.005ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00087/Y
[01/10 19:09:48   1253s]         ----------------------------------------------------------------------------
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Slew diagnostics counts from the 14 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         Cause                                       Occurences
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         Inst already optimally sized                    9
[01/10 19:09:48   1253s]         Violation below threshold for DRV sizing        5
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Violation diagnostics counts from the 14 nodes that have violations:
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         Cause                                       Occurences
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         Inst already optimally sized                    9
[01/10 19:09:48   1253s]         Violation below threshold for DRV sizing        5
[01/10 19:09:48   1253s]         ------------------------------------------------------
[01/10 19:09:48   1253s]         
[01/10 19:09:48   1253s]         Reconnecting optimized routes...
[01/10 19:09:48   1253s]         Reset timing graph...
[01/10 19:09:48   1253s] Ignoring AAE DB Resetting ...
[01/10 19:09:48   1253s]         Reset timing graph done.
[01/10 19:09:48   1253s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:48   1253s]         Violation analysis...
[01/10 19:09:48   1253s] End AAE Lib Interpolated Model. (MEM=3145.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:48   1253s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:48   1253s]         Moving clock insts towards fanout...
[01/10 19:09:49   1254s]         Move to sink centre: considered=14, unsuccessful=0, alreadyClose=0, noImprovementFound=13, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[01/10 19:09:49   1254s]         Moving clock insts towards fanout done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/10 19:09:49   1254s]         Clock instances to consider for cloning: 0
[01/10 19:09:49   1254s]         Reset timing graph...
[01/10 19:09:49   1254s] Ignoring AAE DB Resetting ...
[01/10 19:09:49   1254s]         Reset timing graph done.
[01/10 19:09:49   1254s]         Set dirty flag on 3 instances, 6 nets
[01/10 19:09:49   1254s] End AAE Lib Interpolated Model. (MEM=3145.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:09:49   1254s]         Clock DAG stats before routing clock trees:
[01/10 19:09:49   1254s]           cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:09:49   1254s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:09:49   1254s]           misc counts      : r=1, pp=0
[01/10 19:09:49   1254s]           cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:09:49   1254s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:09:49   1254s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:09:49   1254s]           wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.590pF, total=0.650pF
[01/10 19:09:49   1254s]           wire lengths     : top=0.000um, trunk=724.180um, leaf=6936.115um, total=7660.295um
[01/10 19:09:49   1254s]           hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:09:49   1254s]         Clock DAG net violations before routing clock trees:
[01/10 19:09:49   1254s]           Remaining Transition : {count=14, worst=[0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
[01/10 19:09:49   1254s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/10 19:09:49   1254s]           Trunk : target=0.200ns count=4 avg=0.172ns sd=0.022ns min=0.145ns max=0.194ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:09:49   1254s]           Leaf  : target=0.200ns count=35 avg=0.195ns sd=0.010ns min=0.168ns max=0.207ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 5 <= 0.190ns, 12 <= 0.200ns} {14 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:09:49   1254s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/10 19:09:49   1254s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:09:49   1254s]         Clock DAG hash before routing clock trees: 733362524172865061 5689946297560380487
[01/10 19:09:49   1254s]         CTS services accumulated run-time stats before routing clock trees:
[01/10 19:09:49   1254s]           delay calculator: calls=24836, total_wall_time=1.363s, mean_wall_time=0.055ms
[01/10 19:09:49   1254s]           legalizer: calls=6980, total_wall_time=0.147s, mean_wall_time=0.021ms
[01/10 19:09:49   1254s]           steiner router: calls=19223, total_wall_time=3.919s, mean_wall_time=0.204ms
[01/10 19:09:49   1254s]         Primary reporting skew groups before routing clock trees:
[01/10 19:09:49   1254s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436, avg=0.422, sd=0.010], skew [0.035 vs 0.200], 100% {0.401, 0.436} (wid=0.005 ws=0.004) (gid=0.434 gs=0.035)
[01/10 19:09:49   1254s]               min path sink: cpu_state_reg[1]/CK
[01/10 19:09:49   1254s]               max path sink: cpuregs_reg[22][28]/CK
[01/10 19:09:49   1254s]         Skew group summary before routing clock trees:
[01/10 19:09:49   1254s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.436, avg=0.422, sd=0.010], skew [0.035 vs 0.200], 100% {0.401, 0.436} (wid=0.005 ws=0.004) (gid=0.434 gs=0.035)
[01/10 19:09:49   1254s]       eGRPC done.
[01/10 19:09:49   1254s]     Calling post conditioning for eGRPC done.
[01/10 19:09:49   1254s]   eGR Post Conditioning loop iteration 0 done.
[01/10 19:09:49   1254s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/10 19:09:49   1254s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:09:49   1254s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3154.7M, EPOCH TIME: 1704906589.774335
[01/10 19:09:49   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.043, MEM:3154.7M, EPOCH TIME: 1704906589.817063
[01/10 19:09:49   1254s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:09:49   1254s]   Leaving CCOpt scope - ClockRefiner...
[01/10 19:09:49   1254s]   Assigned high priority to 0 instances.
[01/10 19:09:49   1254s]   Soft fixed 38 clock instances.
[01/10 19:09:49   1254s]   Performing Single Pass Refine Place.
[01/10 19:09:49   1254s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/10 19:09:49   1254s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3145.2M, EPOCH TIME: 1704906589.832453
[01/10 19:09:49   1254s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3145.2M, EPOCH TIME: 1704906589.832632
[01/10 19:09:49   1254s] Processing tracks to init pin-track alignment.
[01/10 19:09:49   1254s] z: 2, totalTracks: 1
[01/10 19:09:49   1254s] z: 4, totalTracks: 1
[01/10 19:09:49   1254s] z: 6, totalTracks: 1
[01/10 19:09:49   1254s] z: 8, totalTracks: 1
[01/10 19:09:49   1254s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:09:49   1254s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3145.2M, EPOCH TIME: 1704906589.840838
[01/10 19:09:49   1254s] Info: 38 insts are soft-fixed.
[01/10 19:09:49   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:49   1254s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:09:49   1254s] 
[01/10 19:09:49   1254s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:49   1254s] OPERPROF:       Starting CMU at level 4, MEM:3145.2M, EPOCH TIME: 1704906589.875756
[01/10 19:09:49   1254s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3145.2M, EPOCH TIME: 1704906589.876994
[01/10 19:09:49   1254s] 
[01/10 19:09:49   1254s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:09:49   1254s] Info: 38 insts are soft-fixed.
[01/10 19:09:49   1254s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:3145.2M, EPOCH TIME: 1704906589.878134
[01/10 19:09:49   1254s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3145.2M, EPOCH TIME: 1704906589.878184
[01/10 19:09:49   1254s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3145.2M, EPOCH TIME: 1704906589.878235
[01/10 19:09:49   1254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3145.2MB).
[01/10 19:09:49   1254s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:3145.2M, EPOCH TIME: 1704906589.879489
[01/10 19:09:49   1254s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:3145.2M, EPOCH TIME: 1704906589.879531
[01/10 19:09:49   1254s] TDRefine: refinePlace mode is spiral
[01/10 19:09:49   1254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.15
[01/10 19:09:49   1254s] OPERPROF: Starting RefinePlace at level 1, MEM:3145.2M, EPOCH TIME: 1704906589.879604
[01/10 19:09:49   1254s] *** Starting refinePlace (0:20:55 mem=3145.2M) ***
[01/10 19:09:49   1254s] Total net bbox length = 1.718e+05 (8.045e+04 9.133e+04) (ext = 1.301e+04)
[01/10 19:09:49   1254s] 
[01/10 19:09:49   1254s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:09:49   1254s] Info: 38 insts are soft-fixed.
[01/10 19:09:49   1254s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:49   1254s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:49   1254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:49   1254s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:49   1254s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:49   1254s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3145.2M, EPOCH TIME: 1704906589.895892
[01/10 19:09:49   1254s] Starting refinePlace ...
[01/10 19:09:49   1254s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:49   1254s] One DDP V2 for no tweak run.
[01/10 19:09:49   1254s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:49   1254s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3145.2M, EPOCH TIME: 1704906589.916308
[01/10 19:09:49   1254s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:09:49   1254s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3145.2M, EPOCH TIME: 1704906589.916487
[01/10 19:09:49   1254s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3145.2M, EPOCH TIME: 1704906589.916684
[01/10 19:09:49   1254s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3145.2M, EPOCH TIME: 1704906589.916731
[01/10 19:09:49   1254s] DDP markSite nrRow 119 nrJob 119
[01/10 19:09:49   1254s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.000, MEM:3145.2M, EPOCH TIME: 1704906589.917170
[01/10 19:09:49   1254s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:3145.2M, EPOCH TIME: 1704906589.917214
[01/10 19:09:49   1254s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 19:09:49   1254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3145.2MB) @(0:20:55 - 0:20:55).
[01/10 19:09:49   1254s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:09:49   1254s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:09:49   1254s] 
[01/10 19:09:49   1254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:09:50   1255s] Move report: legalization moves 56 insts, mean move: 1.32 um, max move: 5.22 um spiral
[01/10 19:09:50   1255s] 	Max move on inst (FE_OFC500_n_2533): (52.60, 61.18) --> (54.40, 57.76)
[01/10 19:09:50   1255s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/10 19:09:50   1255s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:09:50   1255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=3145.2MB) @(0:20:55 - 0:20:55).
[01/10 19:09:50   1255s] Move report: Detail placement moves 56 insts, mean move: 1.32 um, max move: 5.22 um 
[01/10 19:09:50   1255s] 	Max move on inst (FE_OFC500_n_2533): (52.60, 61.18) --> (54.40, 57.76)
[01/10 19:09:50   1255s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3145.2MB
[01/10 19:09:50   1255s] Statistics of distance of Instance movement in refine placement:
[01/10 19:09:50   1255s]   maximum (X+Y) =         5.22 um
[01/10 19:09:50   1255s]   inst (FE_OFC500_n_2533) with max move: (52.6, 61.18) -> (54.4, 57.76)
[01/10 19:09:50   1255s]   mean    (X+Y) =         1.32 um
[01/10 19:09:50   1255s] Summary Report:
[01/10 19:09:50   1255s] Instances move: 56 (out of 9533 movable)
[01/10 19:09:50   1255s] Instances flipped: 0
[01/10 19:09:50   1255s] Mean displacement: 1.32 um
[01/10 19:09:50   1255s] Max displacement: 5.22 um (Instance: FE_OFC500_n_2533) (52.6, 61.18) -> (54.4, 57.76)
[01/10 19:09:50   1255s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:09:50   1255s] 	Violation at original loc: Placement Blockage Violation
[01/10 19:09:50   1255s] Total instances moved : 56
[01/10 19:09:50   1255s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.370, REAL:0.381, MEM:3145.2M, EPOCH TIME: 1704906590.276982
[01/10 19:09:50   1255s] Total net bbox length = 1.718e+05 (8.048e+04 9.136e+04) (ext = 1.301e+04)
[01/10 19:09:50   1255s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3145.2MB
[01/10 19:09:50   1255s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3145.2MB) @(0:20:55 - 0:20:55).
[01/10 19:09:50   1255s] *** Finished refinePlace (0:20:55 mem=3145.2M) ***
[01/10 19:09:50   1255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.15
[01/10 19:09:50   1255s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.401, MEM:3145.2M, EPOCH TIME: 1704906590.280344
[01/10 19:09:50   1255s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3145.2M, EPOCH TIME: 1704906590.280402
[01/10 19:09:50   1255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9533).
[01/10 19:09:50   1255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:50   1255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:50   1255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:09:50   1255s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.046, MEM:3107.2M, EPOCH TIME: 1704906590.326669
[01/10 19:09:50   1255s]   ClockRefiner summary
[01/10 19:09:50   1255s]   All clock instances: Moved 4, flipped 2 and cell swapped 0 (out of a total of 1999).
[01/10 19:09:50   1255s]   The largest move was 2.91 um for count_instr_reg[56].
[01/10 19:09:50   1255s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 38).
[01/10 19:09:50   1255s]   Clock sinks: Moved 4, flipped 2 and cell swapped 0 (out of a total of 1961).
[01/10 19:09:50   1255s]   The largest move was 2.91 um for count_instr_reg[56].
[01/10 19:09:50   1255s]   Restoring pStatusCts on 38 clock instances.
[01/10 19:09:50   1255s]   Revert refine place priority changes on 0 instances.
[01/10 19:09:50   1255s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/10 19:09:50   1255s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:03.8)
[01/10 19:09:50   1255s]   CCOpt::Phase::Routing...
[01/10 19:09:50   1255s]   Clock implementation routing...
[01/10 19:09:50   1255s]     Leaving CCOpt scope - Routing Tools...
[01/10 19:09:50   1255s] Net route status summary:
[01/10 19:09:50   1255s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:50   1255s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:09:50   1255s]     Routing using eGR in eGR->NR Step...
[01/10 19:09:50   1255s]       Early Global Route - eGR->Nr High Frequency step...
[01/10 19:09:50   1255s] (ccopt eGR): There are 39 nets to be routed. 0 nets have skip routing designation.
[01/10 19:09:50   1255s] (ccopt eGR): There are 39 nets for routing of which 39 have one or more fixed wires.
[01/10 19:09:50   1255s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:50   1255s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:50   1255s] (ccopt eGR): Start to route 39 all nets
[01/10 19:09:50   1255s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3107.16 MB )
[01/10 19:09:50   1255s] (I)      ==================== Layers =====================
[01/10 19:09:50   1255s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:50   1255s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:09:50   1255s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:50   1255s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:09:50   1255s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:09:50   1255s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:50   1255s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:09:50   1255s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:09:50   1255s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:09:50   1255s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:09:50   1255s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:09:50   1255s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:09:50   1255s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:09:50   1255s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:09:50   1255s] (I)      Started Import and model ( Curr Mem: 3107.16 MB )
[01/10 19:09:50   1255s] (I)      Default pattern map key = picorv32_default.
[01/10 19:09:50   1255s] (I)      == Non-default Options ==
[01/10 19:09:50   1255s] (I)      Clean congestion better                            : true
[01/10 19:09:50   1255s] (I)      Estimate vias on DPT layer                         : true
[01/10 19:09:50   1255s] (I)      Clean congestion layer assignment rounds           : 3
[01/10 19:09:50   1255s] (I)      Layer constraints as soft constraints              : true
[01/10 19:09:50   1255s] (I)      Soft top layer                                     : true
[01/10 19:09:50   1255s] (I)      Skip prospective layer relax nets                  : true
[01/10 19:09:50   1255s] (I)      Better NDR handling                                : true
[01/10 19:09:50   1255s] (I)      Improved NDR modeling in LA                        : true
[01/10 19:09:50   1255s] (I)      Routing cost fix for NDR handling                  : true
[01/10 19:09:50   1255s] (I)      Block tracks for preroutes                         : true
[01/10 19:09:50   1255s] (I)      Assign IRoute by net group key                     : true
[01/10 19:09:50   1255s] (I)      Block unroutable channels                          : true
[01/10 19:09:50   1255s] (I)      Block unroutable channels 3D                       : true
[01/10 19:09:50   1255s] (I)      Bound layer relaxed segment wl                     : true
[01/10 19:09:50   1255s] (I)      Blocked pin reach length threshold                 : 2
[01/10 19:09:50   1255s] (I)      Check blockage within NDR space in TA              : true
[01/10 19:09:50   1255s] (I)      Skip must join for term with via pillar            : true
[01/10 19:09:50   1255s] (I)      Model find APA for IO pin                          : true
[01/10 19:09:50   1255s] (I)      On pin location for off pin term                   : true
[01/10 19:09:50   1255s] (I)      Handle EOL spacing                                 : true
[01/10 19:09:50   1255s] (I)      Merge PG vias by gap                               : true
[01/10 19:09:50   1255s] (I)      Maximum routing layer                              : 11
[01/10 19:09:50   1255s] (I)      Route selected nets only                           : true
[01/10 19:09:50   1255s] (I)      Refine MST                                         : true
[01/10 19:09:50   1255s] (I)      Honor PRL                                          : true
[01/10 19:09:50   1255s] (I)      Strong congestion aware                            : true
[01/10 19:09:50   1255s] (I)      Improved initial location for IRoutes              : true
[01/10 19:09:50   1255s] (I)      Multi panel TA                                     : true
[01/10 19:09:50   1255s] (I)      Penalize wire overlap                              : true
[01/10 19:09:50   1255s] (I)      Expand small instance blockage                     : true
[01/10 19:09:50   1255s] (I)      Reduce via in TA                                   : true
[01/10 19:09:50   1255s] (I)      SS-aware routing                                   : true
[01/10 19:09:50   1255s] (I)      Improve tree edge sharing                          : true
[01/10 19:09:50   1255s] (I)      Improve 2D via estimation                          : true
[01/10 19:09:50   1255s] (I)      Refine Steiner tree                                : true
[01/10 19:09:50   1255s] (I)      Build spine tree                                   : true
[01/10 19:09:50   1255s] (I)      Model pass through capacity                        : true
[01/10 19:09:50   1255s] (I)      Extend blockages by a half GCell                   : true
[01/10 19:09:50   1255s] (I)      Consider pin shapes                                : true
[01/10 19:09:50   1255s] (I)      Consider pin shapes for all nodes                  : true
[01/10 19:09:50   1255s] (I)      Consider NR APA                                    : true
[01/10 19:09:50   1255s] (I)      Consider IO pin shape                              : true
[01/10 19:09:50   1255s] (I)      Fix pin connection bug                             : true
[01/10 19:09:50   1255s] (I)      Consider layer RC for local wires                  : true
[01/10 19:09:50   1255s] (I)      Route to clock mesh pin                            : true
[01/10 19:09:50   1255s] (I)      LA-aware pin escape length                         : 2
[01/10 19:09:50   1255s] (I)      Connect multiple ports                             : true
[01/10 19:09:50   1255s] (I)      Split for must join                                : true
[01/10 19:09:50   1255s] (I)      Number of threads                                  : 1
[01/10 19:09:50   1255s] (I)      Routing effort level                               : 10000
[01/10 19:09:50   1255s] (I)      Prefer layer length threshold                      : 8
[01/10 19:09:50   1255s] (I)      Overflow penalty cost                              : 10
[01/10 19:09:50   1255s] (I)      A-star cost                                        : 0.300000
[01/10 19:09:50   1255s] (I)      Misalignment cost                                  : 10.000000
[01/10 19:09:50   1255s] (I)      Threshold for short IRoute                         : 6
[01/10 19:09:50   1255s] (I)      Via cost during post routing                       : 1.000000
[01/10 19:09:50   1255s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/10 19:09:50   1255s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 19:09:50   1255s] (I)      Scenic ratio bound                                 : 3.000000
[01/10 19:09:50   1255s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/10 19:09:50   1255s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/10 19:09:50   1255s] (I)      PG-aware similar topology routing                  : true
[01/10 19:09:50   1255s] (I)      Maze routing via cost fix                          : true
[01/10 19:09:50   1255s] (I)      Apply PRL on PG terms                              : true
[01/10 19:09:50   1255s] (I)      Apply PRL on obs objects                           : true
[01/10 19:09:50   1255s] (I)      Handle range-type spacing rules                    : true
[01/10 19:09:50   1255s] (I)      PG gap threshold multiplier                        : 10.000000
[01/10 19:09:50   1255s] (I)      Parallel spacing query fix                         : true
[01/10 19:09:50   1255s] (I)      Force source to root IR                            : true
[01/10 19:09:50   1255s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/10 19:09:50   1255s] (I)      Do not relax to DPT layer                          : true
[01/10 19:09:50   1255s] (I)      No DPT in post routing                             : true
[01/10 19:09:50   1255s] (I)      Modeling PG via merging fix                        : true
[01/10 19:09:50   1255s] (I)      Shield aware TA                                    : true
[01/10 19:09:50   1255s] (I)      Strong shield aware TA                             : true
[01/10 19:09:50   1255s] (I)      Overflow calculation fix in LA                     : true
[01/10 19:09:50   1255s] (I)      Post routing fix                                   : true
[01/10 19:09:50   1255s] (I)      Strong post routing                                : true
[01/10 19:09:50   1255s] (I)      Access via pillar from top                         : true
[01/10 19:09:50   1255s] (I)      NDR via pillar fix                                 : true
[01/10 19:09:50   1255s] (I)      Violation on path threshold                        : 1
[01/10 19:09:50   1255s] (I)      Pass through capacity modeling                     : true
[01/10 19:09:50   1255s] (I)      Select the non-relaxed segments in post routing stage : true
[01/10 19:09:50   1255s] (I)      Select term pin box for io pin                     : true
[01/10 19:09:50   1255s] (I)      Penalize NDR sharing                               : true
[01/10 19:09:50   1255s] (I)      Enable special modeling                            : false
[01/10 19:09:50   1255s] (I)      Keep fixed segments                                : true
[01/10 19:09:50   1255s] (I)      Reorder net groups by key                          : true
[01/10 19:09:50   1255s] (I)      Increase net scenic ratio                          : true
[01/10 19:09:50   1255s] (I)      Method to set GCell size                           : row
[01/10 19:09:50   1255s] (I)      Connect multiple ports and must join fix           : true
[01/10 19:09:50   1255s] (I)      Avoid high resistance layers                       : true
[01/10 19:09:50   1255s] (I)      Model find APA for IO pin fix                      : true
[01/10 19:09:50   1255s] (I)      Avoid connecting non-metal layers                  : true
[01/10 19:09:50   1255s] (I)      Use track pitch for NDR                            : true
[01/10 19:09:50   1255s] (I)      Enable layer relax to lower layer                  : true
[01/10 19:09:50   1255s] (I)      Enable layer relax to upper layer                  : true
[01/10 19:09:50   1255s] (I)      Top layer relaxation fix                           : true
[01/10 19:09:50   1255s] (I)      Handle non-default track width                     : false
[01/10 19:09:50   1255s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:09:50   1255s] (I)      Use row-based GCell size
[01/10 19:09:50   1255s] (I)      Use row-based GCell align
[01/10 19:09:50   1255s] (I)      layer 0 area = 80000
[01/10 19:09:50   1255s] (I)      layer 1 area = 80000
[01/10 19:09:50   1255s] (I)      layer 2 area = 80000
[01/10 19:09:50   1255s] (I)      layer 3 area = 80000
[01/10 19:09:50   1255s] (I)      layer 4 area = 80000
[01/10 19:09:50   1255s] (I)      layer 5 area = 80000
[01/10 19:09:50   1255s] (I)      layer 6 area = 80000
[01/10 19:09:50   1255s] (I)      layer 7 area = 80000
[01/10 19:09:50   1255s] (I)      layer 8 area = 80000
[01/10 19:09:50   1255s] (I)      layer 9 area = 400000
[01/10 19:09:50   1255s] (I)      layer 10 area = 400000
[01/10 19:09:50   1255s] (I)      GCell unit size   : 3420
[01/10 19:09:50   1255s] (I)      GCell multiplier  : 1
[01/10 19:09:50   1255s] (I)      GCell row height  : 3420
[01/10 19:09:50   1255s] (I)      Actual row height : 3420
[01/10 19:09:50   1255s] (I)      GCell align ref   : 30000 30020
[01/10 19:09:50   1255s] [NR-eGR] Track table information for default rule: 
[01/10 19:09:50   1255s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:09:50   1255s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:09:50   1255s] (I)      ================== Default via ===================
[01/10 19:09:50   1255s] (I)      +----+------------------+------------------------+
[01/10 19:09:50   1255s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:09:50   1255s] (I)      +----+------------------+------------------------+
[01/10 19:09:50   1255s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:09:50   1255s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:09:50   1255s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:09:50   1255s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:09:50   1255s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:09:50   1255s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:09:50   1255s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:09:50   1255s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:09:50   1255s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:09:50   1255s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:09:50   1255s] (I)      +----+------------------+------------------------+
[01/10 19:09:50   1255s] [NR-eGR] Read 5962 PG shapes
[01/10 19:09:50   1255s] [NR-eGR] Read 0 clock shapes
[01/10 19:09:50   1255s] [NR-eGR] Read 0 other shapes
[01/10 19:09:50   1255s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:09:50   1255s] [NR-eGR] #Instance Blockages : 0
[01/10 19:09:50   1255s] [NR-eGR] #PG Blockages       : 5962
[01/10 19:09:50   1255s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:09:50   1255s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:09:50   1255s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:09:50   1255s] [NR-eGR] #Other Blockages    : 0
[01/10 19:09:50   1255s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:09:50   1255s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 19:09:50   1255s] [NR-eGR] Read 10529 nets ( ignored 10490 )
[01/10 19:09:50   1255s] [NR-eGR] Connected 0 must-join pins/ports
[01/10 19:09:50   1255s] (I)      early_global_route_priority property id does not exist.
[01/10 19:09:50   1255s] (I)      Read Num Blocks=8150  Num Prerouted Wires=0  Num CS=0
[01/10 19:09:50   1255s] (I)      Layer 1 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 2 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 3 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 4 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 5 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 6 (H) : #blockages 1200 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 7 (V) : #blockages 240 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 8 (H) : #blockages 1440 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 9 (V) : #blockages 620 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Layer 10 (H) : #blockages 1530 : #preroutes 0
[01/10 19:09:50   1255s] (I)      Moved 1 terms for better access 
[01/10 19:09:50   1255s] (I)      Number of ignored nets                =      0
[01/10 19:09:50   1255s] (I)      Number of connected nets              =      0
[01/10 19:09:50   1255s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:09:50   1255s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:09:50   1255s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:09:50   1255s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:09:50   1255s] [NR-eGR] There are 39 clock nets ( 4 with NDR ).
[01/10 19:09:50   1255s] (I)      Ndr track 0 does not exist
[01/10 19:09:50   1255s] (I)      Ndr track 0 does not exist
[01/10 19:09:50   1255s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:09:50   1255s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:09:50   1255s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:09:50   1255s] (I)      Site width          :   400  (dbu)
[01/10 19:09:50   1255s] (I)      Row height          :  3420  (dbu)
[01/10 19:09:50   1255s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:09:50   1255s] (I)      GCell width         :  3420  (dbu)
[01/10 19:09:50   1255s] (I)      GCell height        :  3420  (dbu)
[01/10 19:09:50   1255s] (I)      Grid                :   146   136    11
[01/10 19:09:50   1255s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/10 19:09:50   1255s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:09:50   1255s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:09:50   1255s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/10 19:09:50   1255s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/10 19:09:50   1255s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/10 19:09:50   1255s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/10 19:09:50   1255s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/10 19:09:50   1255s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/10 19:09:50   1255s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498   491
[01/10 19:09:50   1255s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/10 19:09:50   1255s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/10 19:09:50   1255s] (I)      --------------------------------------------------------
[01/10 19:09:50   1255s] 
[01/10 19:09:50   1255s] [NR-eGR] ============ Routing rule table ============
[01/10 19:09:50   1255s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/10 19:09:50   1255s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/10 19:09:50   1255s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/10 19:09:50   1255s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/10 19:09:50   1255s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:50   1255s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/10 19:09:50   1255s] [NR-eGR] Rule id: 1  Nets: 35
[01/10 19:09:50   1255s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:09:50   1255s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/10 19:09:50   1255s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/10 19:09:50   1255s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:50   1255s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/10 19:09:50   1255s] [NR-eGR] ========================================
[01/10 19:09:50   1255s] [NR-eGR] 
[01/10 19:09:50   1255s] (I)      =============== Blocked Tracks ===============
[01/10 19:09:50   1255s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:50   1255s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:09:50   1255s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:50   1255s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 19:09:50   1255s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:09:50   1255s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:09:50   1255s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:09:50   1255s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:09:50   1255s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:09:50   1255s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:09:50   1255s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:09:50   1255s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:09:50   1255s] (I)      |    10 |   67728 |     4591 |         6.78% |
[01/10 19:09:50   1255s] (I)      |    11 |   71686 |    13166 |        18.37% |
[01/10 19:09:50   1255s] (I)      +-------+---------+----------+---------------+
[01/10 19:09:50   1255s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] (I)      Reset routing kernel
[01/10 19:09:50   1255s] (I)      Started Global Routing ( Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] (I)      totalPins=2038  totalGlobalPin=2035 (99.85%)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.284600e+02um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.284600e+02um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      #Nets         : 4
[01/10 19:09:50   1255s] (I)      #Relaxed nets : 0
[01/10 19:09:50   1255s] (I)      Wire length   : 426
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 426 = (254 H, 172 V) = (0.07% H, 0.10% V) = (4.343e+02um H, 2.941e+02um V)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 521560 = (356348 H, 165212 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 2: route 35 net(s) in layer range [5, 7]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4257 = (1996 H, 2261 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.866e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4205 = (1988 H, 2217 V) = (0.56% H, 1.34% V) = (3.399e+03um H, 3.791e+03um V)
[01/10 19:09:50   1255s] (I)      #Nets         : 35
[01/10 19:09:50   1255s] (I)      #Relaxed nets : 9
[01/10 19:09:50   1255s] (I)      Wire length   : 2824
[01/10 19:09:50   1255s] [NR-eGR] Create a new net group with 9 nets and layer range [5, 9]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 4206 = (1993 H, 2213 V) = (0.56% H, 1.34% V) = (3.408e+03um H, 3.784e+03um V)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 864646 = (533382 H, 331264 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 9]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.902260e+03um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.902260e+03um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5206 = (2466 H, 2740 V) = (0.46% H, 0.83% V) = (4.217e+03um H, 4.685e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5161 = (2448 H, 2713 V) = (0.46% H, 0.82% V) = (4.186e+03um H, 4.639e+03um V)
[01/10 19:09:50   1255s] (I)      #Nets         : 9
[01/10 19:09:50   1255s] (I)      #Relaxed nets : 9
[01/10 19:09:50   1255s] (I)      Wire length   : 0
[01/10 19:09:50   1255s] [NR-eGR] Create a new net group with 9 nets and layer range [5, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 5161 = (2448 H, 2713 V) = (0.46% H, 0.82% V) = (4.186e+03um H, 4.639e+03um V)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 986358 = (591939 H, 394419 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 4: route 9 net(s) in layer range [5, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.053531e+04um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.053531e+04um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6161 = (2921 H, 3240 V) = (0.49% H, 0.82% V) = (4.995e+03um H, 5.540e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6116 = (2903 H, 3213 V) = (0.49% H, 0.81% V) = (4.964e+03um H, 5.494e+03um V)
[01/10 19:09:50   1255s] (I)      #Nets         : 9
[01/10 19:09:50   1255s] (I)      #Relaxed nets : 9
[01/10 19:09:50   1255s] (I)      Wire length   : 0
[01/10 19:09:50   1255s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 6116 = (2903 H, 3213 V) = (0.49% H, 0.81% V) = (4.964e+03um H, 5.494e+03um V)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 1330221 = (770170 H, 560051 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.383561e+04um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.383561e+04um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8091 = (3848 H, 4243 V) = (0.50% H, 0.76% V) = (6.580e+03um H, 7.256e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8079 = (3844 H, 4235 V) = (0.50% H, 0.76% V) = (6.573e+03um H, 7.242e+03um V)
[01/10 19:09:50   1255s] (I)      #Nets         : 9
[01/10 19:09:50   1255s] (I)      #Relaxed nets : 2
[01/10 19:09:50   1255s] (I)      Wire length   : 772
[01/10 19:09:50   1255s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8078 = (3846 H, 4232 V) = (0.50% H, 0.76% V) = (6.577e+03um H, 7.237e+03um V)
[01/10 19:09:50   1255s] (I)      total 2D Cap : 1496153 = (770170 H, 725983 V)
[01/10 19:09:50   1255s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1a Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1b Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.457604e+04um
[01/10 19:09:50   1255s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/10 19:09:50   1255s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1c Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1d Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1e Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.457604e+04um
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1f Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8524 = (4065 H, 4459 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.625e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1g Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8523 = (4065 H, 4458 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.623e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] (I)      ============  Phase 1h Route ============
[01/10 19:09:50   1255s] (I)      Usage: 8523 = (4065 H, 4458 V) = (0.53% H, 0.61% V) = (6.951e+03um H, 7.623e+03um V)
[01/10 19:09:50   1255s] (I)      
[01/10 19:09:50   1255s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:09:50   1255s] [NR-eGR]                        OverCon            
[01/10 19:09:50   1255s] [NR-eGR]                         #Gcell     %Gcell
[01/10 19:09:50   1255s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 19:09:50   1255s] [NR-eGR] ----------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR] ----------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 19:09:50   1255s] [NR-eGR] 
[01/10 19:09:50   1255s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] (I)      total 2D Cap : 1503294 = (770647 H, 732647 V)
[01/10 19:09:50   1255s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:09:50   1255s] (I)      ============= Track Assignment ============
[01/10 19:09:50   1255s] (I)      Started Track Assignment (1T) ( Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:09:50   1255s] (I)      Run Multi-thread track assignment
[01/10 19:09:50   1255s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] (I)      Started Export ( Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:09:50   1255s] [NR-eGR] ------------------------------------
[01/10 19:09:50   1255s] [NR-eGR]  Metal1   (1H)         14039  39282 
[01/10 19:09:50   1255s] [NR-eGR]  Metal2   (2V)         70454  26966 
[01/10 19:09:50   1255s] [NR-eGR]  Metal3   (3H)         71716   5451 
[01/10 19:09:50   1255s] [NR-eGR]  Metal4   (4V)         30250   2138 
[01/10 19:09:50   1255s] [NR-eGR]  Metal5   (5H)         15089    904 
[01/10 19:09:50   1255s] [NR-eGR]  Metal6   (6V)          3258     43 
[01/10 19:09:50   1255s] [NR-eGR]  Metal7   (7H)           809     27 
[01/10 19:09:50   1255s] [NR-eGR]  Metal8   (8V)           425     10 
[01/10 19:09:50   1255s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:09:50   1255s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 19:09:50   1255s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:09:50   1255s] [NR-eGR] ------------------------------------
[01/10 19:09:50   1255s] [NR-eGR]           Total       206154  74824 
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR] Total half perimeter of net bounding box: 171845um
[01/10 19:09:50   1255s] [NR-eGR] Total length: 206154um, number of vias: 74824
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR] Total eGR-routed clock nets wire length: 7656um, number of vias: 7191
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR] Report for selected net(s) only.
[01/10 19:09:50   1255s] [NR-eGR]                  Length (um)  Vias 
[01/10 19:09:50   1255s] [NR-eGR] -----------------------------------
[01/10 19:09:50   1255s] [NR-eGR]  Metal1   (1H)             0  2037 
[01/10 19:09:50   1255s] [NR-eGR]  Metal2   (2V)          1987  2513 
[01/10 19:09:50   1255s] [NR-eGR]  Metal3   (3H)          1630   978 
[01/10 19:09:50   1255s] [NR-eGR]  Metal4   (4V)           434   919 
[01/10 19:09:50   1255s] [NR-eGR]  Metal5   (5H)          2068   744 
[01/10 19:09:50   1255s] [NR-eGR]  Metal6   (6V)          1538     0 
[01/10 19:09:50   1255s] [NR-eGR]  Metal7   (7H)             0     0 
[01/10 19:09:50   1255s] [NR-eGR]  Metal8   (8V)             0     0 
[01/10 19:09:50   1255s] [NR-eGR]  Metal9   (9H)             0     0 
[01/10 19:09:50   1255s] [NR-eGR]  Metal10  (10V)            0     0 
[01/10 19:09:50   1255s] [NR-eGR]  Metal11  (11H)            0     0 
[01/10 19:09:50   1255s] [NR-eGR] -----------------------------------
[01/10 19:09:50   1255s] [NR-eGR]           Total         7656  7191 
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR] Total half perimeter of net bounding box: 2980um
[01/10 19:09:50   1255s] [NR-eGR] Total length: 7656um, number of vias: 7191
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] [NR-eGR] Total routed clock nets wire length: 7656um, number of vias: 7191
[01/10 19:09:50   1255s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:09:50   1255s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3111.29 MB )
[01/10 19:09:50   1255s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 3107.29 MB )
[01/10 19:09:50   1255s] (I)      ======================================= Runtime Summary =======================================
[01/10 19:09:50   1255s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/10 19:09:50   1255s] (I)      -----------------------------------------------------------------------------------------------
[01/10 19:09:50   1255s] (I)       Early Global Route kernel               100.00%  5974.92 sec  5975.40 sec  0.47 sec  0.46 sec 
[01/10 19:09:50   1255s] (I)       +-Import and model                       31.61%  5974.93 sec  5975.08 sec  0.15 sec  0.15 sec 
[01/10 19:09:50   1255s] (I)       | +-Create place DB                      12.32%  5974.93 sec  5974.99 sec  0.06 sec  0.05 sec 
[01/10 19:09:50   1255s] (I)       | | +-Import place data                  12.27%  5974.93 sec  5974.99 sec  0.06 sec  0.05 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read instances and placement      3.47%  5974.93 sec  5974.95 sec  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read nets                         8.66%  5974.95 sec  5974.99 sec  0.04 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)       | +-Create route DB                      16.52%  5974.99 sec  5975.07 sec  0.08 sec  0.08 sec 
[01/10 19:09:50   1255s] (I)       | | +-Import route data (1T)             16.08%  5974.99 sec  5975.07 sec  0.08 sec  0.07 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.30%  5975.00 sec  5975.01 sec  0.01 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read routing blockages          0.00%  5975.00 sec  5975.00 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read instance blockages         0.56%  5975.00 sec  5975.00 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read PG blockages               0.41%  5975.00 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read clock blockages            0.01%  5975.01 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read other blockages            0.01%  5975.01 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read halo blockages             0.02%  5975.01 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Read boundary cut boxes         0.00%  5975.01 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read blackboxes                   0.01%  5975.01 sec  5975.01 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read prerouted                    1.57%  5975.01 sec  5975.02 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read unlegalized nets             0.48%  5975.02 sec  5975.02 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Read nets                         0.08%  5975.02 sec  5975.02 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Set up via pillars                0.00%  5975.02 sec  5975.02 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Initialize 3D grid graph          0.39%  5975.02 sec  5975.02 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Model blockage capacity           9.64%  5975.02 sec  5975.07 sec  0.05 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Initialize 3D capacity          9.09%  5975.02 sec  5975.06 sec  0.04 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Move terms for access (1T)        0.26%  5975.07 sec  5975.07 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Read aux data                         0.00%  5975.07 sec  5975.07 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Others data preparation               0.04%  5975.07 sec  5975.07 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Create route kernel                   2.14%  5975.07 sec  5975.08 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       +-Global Routing                         31.41%  5975.08 sec  5975.23 sec  0.15 sec  0.14 sec 
[01/10 19:09:50   1255s] (I)       | +-Initialization                        0.10%  5975.08 sec  5975.08 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 1                           3.26%  5975.08 sec  5975.10 sec  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   0.07%  5975.08 sec  5975.08 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.20%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.14%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.05%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.14%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.04%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            0.52%  5975.09 sec  5975.09 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.48%  5975.09 sec  5975.09 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.41%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.35%  5975.09 sec  5975.09 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Layer assignment (1T)               0.39%  5975.10 sec  5975.10 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 2                          12.35%  5975.10 sec  5975.16 sec  0.06 sec  0.06 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   3.96%  5975.10 sec  5975.12 sec  0.02 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.48%  5975.12 sec  5975.12 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.22%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.19%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.15%  5975.12 sec  5975.13 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.07%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.03%  5975.12 sec  5975.12 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.13 sec  5975.13 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            2.28%  5975.13 sec  5975.14 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      2.21%  5975.13 sec  5975.14 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.77%  5975.14 sec  5975.14 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.70%  5975.14 sec  5975.14 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Layer assignment (1T)               3.13%  5975.14 sec  5975.16 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 3                           3.29%  5975.16 sec  5975.17 sec  0.02 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   0.90%  5975.16 sec  5975.16 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.26%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.17%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.08%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.13%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.05%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            0.60%  5975.17 sec  5975.17 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.54%  5975.17 sec  5975.17 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.08%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.04%  5975.17 sec  5975.17 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 4                           3.85%  5975.17 sec  5975.19 sec  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   0.90%  5975.17 sec  5975.18 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.24%  5975.18 sec  5975.18 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.15%  5975.18 sec  5975.18 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.07%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.14%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.05%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.01%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            0.55%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.50%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.08%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.03%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 5                           2.69%  5975.19 sec  5975.20 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   0.00%  5975.19 sec  5975.19 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.19%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.13%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.07%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.11%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.04%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            0.10%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.06%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.09%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.04%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Layer assignment (1T)               0.42%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Net group 6                           3.99%  5975.20 sec  5975.22 sec  0.02 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)       | | +-Generate topology                   0.00%  5975.20 sec  5975.20 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1a                            0.27%  5975.21 sec  5975.21 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Pattern routing (1T)              0.13%  5975.21 sec  5975.21 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Add via demand to 2D              0.05%  5975.21 sec  5975.21 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1b                            0.05%  5975.21 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1c                            0.01%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1d                            0.01%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1e                            0.13%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Route legalization                0.04%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | | +-Legalize Blockage Violations    0.00%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1f                            0.01%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1g                            0.09%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.04%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Phase 1h                            0.10%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | | +-Post Routing                      0.05%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Layer assignment (1T)               0.18%  5975.22 sec  5975.22 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       +-Export 3D cong map                      2.49%  5975.23 sec  5975.24 sec  0.01 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)       | +-Export 2D cong map                    0.19%  5975.24 sec  5975.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       +-Extract Global 3D Wires                 0.03%  5975.24 sec  5975.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       +-Track Assignment (1T)                   8.09%  5975.24 sec  5975.28 sec  0.04 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)       | +-Initialization                        0.01%  5975.24 sec  5975.24 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | +-Track Assignment Kernel               7.91%  5975.24 sec  5975.28 sec  0.04 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)       | +-Free Memory                           0.00%  5975.28 sec  5975.28 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       +-Export                                 23.81%  5975.28 sec  5975.39 sec  0.11 sec  0.11 sec 
[01/10 19:09:50   1255s] (I)       | +-Export DB wires                       1.60%  5975.28 sec  5975.29 sec  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | | +-Export all nets                     1.32%  5975.28 sec  5975.29 sec  0.01 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       | | +-Set wire vias                       0.12%  5975.29 sec  5975.29 sec  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)       | +-Report wirelength                    11.25%  5975.29 sec  5975.34 sec  0.05 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)       | +-Update net boxes                     10.74%  5975.34 sec  5975.39 sec  0.05 sec  0.06 sec 
[01/10 19:09:50   1255s] (I)       | +-Update timing                         0.00%  5975.39 sec  5975.39 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)       +-Postprocess design                      0.54%  5975.39 sec  5975.40 sec  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)      ===================== Summary by functions =====================
[01/10 19:09:50   1255s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:09:50   1255s] (I)      ----------------------------------------------------------------
[01/10 19:09:50   1255s] (I)        0  Early Global Route kernel      100.00%  0.47 sec  0.46 sec 
[01/10 19:09:50   1255s] (I)        1  Import and model                31.61%  0.15 sec  0.15 sec 
[01/10 19:09:50   1255s] (I)        1  Global Routing                  31.41%  0.15 sec  0.14 sec 
[01/10 19:09:50   1255s] (I)        1  Export                          23.81%  0.11 sec  0.11 sec 
[01/10 19:09:50   1255s] (I)        1  Track Assignment (1T)            8.09%  0.04 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)        1  Export 3D cong map               2.49%  0.01 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)        1  Postprocess design               0.54%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Create route DB                 16.52%  0.08 sec  0.08 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 2                     12.35%  0.06 sec  0.06 sec 
[01/10 19:09:50   1255s] (I)        2  Create place DB                 12.32%  0.06 sec  0.05 sec 
[01/10 19:09:50   1255s] (I)        2  Report wirelength               11.25%  0.05 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)        2  Update net boxes                10.74%  0.05 sec  0.06 sec 
[01/10 19:09:50   1255s] (I)        2  Track Assignment Kernel          7.91%  0.04 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 6                      3.99%  0.02 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 4                      3.85%  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 3                      3.29%  0.02 sec  0.02 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 1                      3.26%  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        2  Net group 5                      2.69%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        2  Create route kernel              2.14%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        2  Export DB wires                  1.60%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        2  Export 2D cong map               0.19%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Initialization                   0.11%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Import route data (1T)          16.08%  0.08 sec  0.07 sec 
[01/10 19:09:50   1255s] (I)        3  Import place data               12.27%  0.06 sec  0.05 sec 
[01/10 19:09:50   1255s] (I)        3  Generate topology                5.82%  0.03 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1g                         4.13%  0.02 sec  0.03 sec 
[01/10 19:09:50   1255s] (I)        3  Layer assignment (1T)            4.13%  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1a                         1.64%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1h                         1.53%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        3  Export all nets                  1.32%  0.01 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1e                         0.80%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1b                         0.50%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Set wire vias                    0.12%  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Model blockage capacity          9.64%  0.05 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)        4  Read nets                        8.74%  0.04 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)        4  Post Routing                     5.04%  0.02 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)        4  Read instances and placement     3.47%  0.02 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        4  Read prerouted                   1.57%  0.01 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        4  Read blockages ( Layer 2-11 )    1.30%  0.01 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Pattern routing (1T)             0.94%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Read unlegalized nets            0.48%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Initialize 3D grid graph         0.39%  0.00 sec  0.01 sec 
[01/10 19:09:50   1255s] (I)        4  Route legalization               0.29%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Move terms for access (1T)       0.26%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Initialize 3D capacity           9.09%  0.04 sec  0.04 sec 
[01/10 19:09:50   1255s] (I)        5  Read instance blockages          0.56%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read PG blockages                0.41%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:09:50   1255s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:09:51   1256s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/10 19:09:51   1256s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/10 19:09:51   1256s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:09:51   1256s]     Routing using eGR in eGR->NR Step done.
[01/10 19:09:51   1256s]     Routing using NR in eGR->NR Step...
[01/10 19:09:51   1256s] 
[01/10 19:09:51   1256s] CCOPT: Preparing to route 39 clock nets with NanoRoute.
[01/10 19:09:51   1256s]   35 nets are default rule and 4 are NDR_13.
[01/10 19:09:51   1256s]   Preferred NanoRoute mode settings: Current
[01/10 19:09:51   1256s] -droutePostRouteSpreadWire auto
[01/10 19:09:51   1256s] -droutePostRouteWidenWireRule ""
[01/10 19:09:51   1256s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/10 19:09:51   1256s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/10 19:09:51   1256s] To increase the message display limit, refer to the product command reference manual.
[01/10 19:09:51   1256s]       Clock detailed routing...
[01/10 19:09:51   1256s]         NanoRoute...
[01/10 19:09:51   1256s] % Begin globalDetailRoute (date=01/10 19:09:51, mem=2058.7M)
[01/10 19:09:51   1256s] 
[01/10 19:09:51   1256s] globalDetailRoute
[01/10 19:09:51   1256s] 
[01/10 19:09:51   1256s] #Start globalDetailRoute on Wed Jan 10 19:09:51 2024
[01/10 19:09:51   1256s] #
[01/10 19:09:51   1256s] ### Time Record (globalDetailRoute) is installed.
[01/10 19:09:51   1256s] ### Time Record (Pre Callback) is installed.
[01/10 19:09:51   1256s] ### Time Record (Pre Callback) is uninstalled.
[01/10 19:09:51   1256s] ### Time Record (DB Import) is installed.
[01/10 19:09:51   1256s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:09:51   1256s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:09:51   1256s] ### Net info: total nets: 10720
[01/10 19:09:51   1256s] ### Net info: dirty nets: 0
[01/10 19:09:51   1256s] ### Net info: marked as disconnected nets: 0
[01/10 19:09:51   1256s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=39)
[01/10 19:09:51   1256s] #num needed restored net=0
[01/10 19:09:51   1256s] #need_extraction net=0 (total=10720)
[01/10 19:09:51   1256s] ### Net info: fully routed nets: 39
[01/10 19:09:51   1256s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:09:51   1256s] ### Net info: unrouted nets: 10491
[01/10 19:09:51   1256s] ### Net info: re-extraction nets: 0
[01/10 19:09:51   1256s] ### Net info: selected nets: 39
[01/10 19:09:51   1256s] ### Net info: ignored nets: 0
[01/10 19:09:51   1256s] ### Net info: skip routing nets: 0
[01/10 19:09:51   1256s] ### import design signature (13): route=1745164139 fixed_route=1080137525 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=840061055 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=15789811 pin_access=892469095 inst_pattern=1
[01/10 19:09:51   1256s] ### Time Record (DB Import) is uninstalled.
[01/10 19:09:51   1256s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/10 19:09:51   1256s] #
[01/10 19:09:51   1256s] #Wire/Via statistics before line assignment ...
[01/10 19:09:51   1256s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:09:51   1256s] #Total wire length = 7656 um.
[01/10 19:09:51   1256s] #Total half perimeter of net bounding box = 3007 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal1 = 0 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal2 = 1987 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal3 = 1630 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal4 = 434 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal5 = 2068 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal6 = 1538 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal7 = 0 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:09:51   1256s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:09:51   1256s] #Total number of vias = 7191
[01/10 19:09:51   1256s] #Up-Via Summary (total 7191):
[01/10 19:09:51   1256s] #           
[01/10 19:09:51   1256s] #-----------------------
[01/10 19:09:51   1256s] # Metal1           2037
[01/10 19:09:51   1256s] # Metal2           2513
[01/10 19:09:51   1256s] # Metal3            978
[01/10 19:09:51   1256s] # Metal4            919
[01/10 19:09:51   1256s] # Metal5            744
[01/10 19:09:51   1256s] #-----------------------
[01/10 19:09:51   1256s] #                  7191 
[01/10 19:09:51   1256s] #
[01/10 19:09:51   1256s] ### Time Record (Data Preparation) is installed.
[01/10 19:09:51   1256s] #Start routing data preparation on Wed Jan 10 19:09:51 2024
[01/10 19:09:51   1256s] #
[01/10 19:09:51   1256s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:09:51   1256s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:09:51   1256s] #Voltage range [0.000 - 0.900] has 10645 nets.
[01/10 19:09:51   1256s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:09:51   1256s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:09:51   1256s] #Build and mark too close pins for the same net.
[01/10 19:09:51   1256s] ### Time Record (Cell Pin Access) is installed.
[01/10 19:09:51   1256s] #Initial pin access analysis.
[01/10 19:09:52   1257s] #Detail pin access analysis.
[01/10 19:09:52   1257s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 19:09:52   1257s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:09:52   1257s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:09:52   1257s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:09:52   1257s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:09:52   1257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2063.56 (MB), peak = 2416.78 (MB)
[01/10 19:09:52   1257s] #Regenerating Ggrids automatically.
[01/10 19:09:52   1257s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:09:52   1257s] #Using automatically generated G-grids.
[01/10 19:09:52   1257s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:09:54   1259s] #Done routing data preparation.
[01/10 19:09:54   1259s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2104.61 (MB), peak = 2416.78 (MB)
[01/10 19:09:54   1259s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Connectivity extraction summary:
[01/10 19:09:54   1259s] #39 routed net(s) are imported.
[01/10 19:09:54   1259s] #190 nets are fixed|skipped|trivial (not extracted).
[01/10 19:09:54   1259s] #Total number of nets = 229.
[01/10 19:09:54   1259s] ### Total number of dirty nets = 41.
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Data initialization: cpu:00:00:03, real:00:00:03, mem:2.1 GB, peak:2.4 GB
[01/10 19:09:54   1259s] 
[01/10 19:09:54   1259s] Trim Metal Layers:
[01/10 19:09:54   1259s] LayerId::1 widthSet size::2
[01/10 19:09:54   1259s] LayerId::2 widthSet size::2
[01/10 19:09:54   1259s] LayerId::3 widthSet size::2
[01/10 19:09:54   1259s] LayerId::4 widthSet size::2
[01/10 19:09:54   1259s] LayerId::5 widthSet size::2
[01/10 19:09:54   1259s] LayerId::6 widthSet size::2
[01/10 19:09:54   1259s] LayerId::7 widthSet size::2
[01/10 19:09:54   1259s] LayerId::8 widthSet size::2
[01/10 19:09:54   1259s] LayerId::9 widthSet size::2
[01/10 19:09:54   1259s] LayerId::10 widthSet size::2
[01/10 19:09:54   1259s] LayerId::11 widthSet size::2
[01/10 19:09:54   1259s] Updating RC grid for preRoute extraction ...
[01/10 19:09:54   1259s] eee: pegSigSF::1.070000
[01/10 19:09:54   1259s] Initializing multi-corner resistance tables ...
[01/10 19:09:54   1259s] eee: l::1 avDens::0.096043 usedTrk::1685.562574 availTrk::17550.000000 sigTrk::1685.562574
[01/10 19:09:54   1259s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 19:09:54   1259s] eee: l::10 avDens::0.056755 usedTrk::81.522954 availTrk::1436.400000 sigTrk::81.522954
[01/10 19:09:54   1259s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:09:54   1259s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:09:54   1259s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.818400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 19:09:54   1259s] #Successfully loaded pre-route RC model
[01/10 19:09:54   1259s] #Enabled timing driven Line Assignment.
[01/10 19:09:54   1259s] ### Time Record (Line Assignment) is installed.
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Begin Line Assignment ...
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Begin build data ...
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Distribution of nets:
[01/10 19:09:54   1259s] #     6492 ( 2         pin),   2498 ( 3         pin),    507 ( 4         pin),
[01/10 19:09:54   1259s] #      275 ( 5         pin),    121 ( 6         pin),    116 ( 7         pin),
[01/10 19:09:54   1259s] #       55 ( 8         pin),     43 ( 9         pin),    146 (10-19      pin),
[01/10 19:09:54   1259s] #       66 (20-29      pin),    165 (30-39      pin),      2 (40-49      pin),
[01/10 19:09:54   1259s] #       24 (50-59      pin),     17 (60-69      pin),      3 (70-79      pin),
[01/10 19:09:54   1259s] #        0 (>=2000     pin).
[01/10 19:09:54   1259s] #Total: 10720 nets, 10530 non-trivial nets, 39 fully global routed, 39 clocks,
[01/10 19:09:54   1259s] #       1 tie-net, 4 nets have nondefault rule, 39 nets have layer range,
[01/10 19:09:54   1259s] #       39 nets have weight, 39 nets have avoid detour, 39 nets have priority.
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #  Rule           #net     #shield    Pref.Layer
[01/10 19:09:54   1259s] #-----------------------------------------------
[01/10 19:09:54   1259s] #  NDR_13            4           0      [ 5,  7]
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #Nets in 1 layer range:
[01/10 19:09:54   1259s] #   (Metal5, Metal7) :       39 ( 0.4%)
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #39 nets selected.
[01/10 19:09:54   1259s] #
[01/10 19:09:54   1259s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB
[01/10 19:09:54   1259s] ### 
[01/10 19:09:54   1259s] ### Net length summary before Line Assignment:
[01/10 19:09:54   1259s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/10 19:09:54   1259s] ### ---------------------------------------------------
[01/10 19:09:54   1259s] ### Metal1        0       0       0(  0%)    2037( 24%)
[01/10 19:09:54   1259s] ### Metal2        0    1959    1959( 26%)    3745( 44%)
[01/10 19:09:54   1259s] ### Metal3     1657       0    1657( 22%)     978( 12%)
[01/10 19:09:54   1259s] ### Metal4        0     433     433(  6%)     919( 11%)
[01/10 19:09:54   1259s] ### Metal5     2068       0    2068( 27%)     744(  9%)
[01/10 19:09:54   1259s] ### Metal6        0    1537    1537( 20%)       0(  0%)
[01/10 19:09:54   1259s] ### Metal7        0       0       0(  0%)       0(  0%)
[01/10 19:09:54   1259s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/10 19:09:54   1259s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/10 19:09:54   1259s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/10 19:09:54   1259s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/10 19:09:54   1259s] ### ---------------------------------------------------
[01/10 19:09:54   1259s] ###            3725    3930    7655          8423      
[01/10 19:09:56   1261s] ### 
[01/10 19:09:56   1261s] ### Net length and overlap summary after Line Assignment:
[01/10 19:09:56   1261s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/10 19:09:56   1261s] ### ----------------------------------------------------------------------------
[01/10 19:09:56   1261s] ### Metal1        7       0       7(  0%)    2037( 31%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal2        0    2106    2106( 27%)    2417( 37%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal3     1749       0    1749( 22%)     850( 13%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal4        0     562     562(  7%)     728( 11%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal5     1939       0    1939( 25%)     520(  8%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal6        0    1419    1419( 18%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/10 19:09:56   1261s] ### ----------------------------------------------------------------------------
[01/10 19:09:56   1261s] ###            3696    4088    7784          6552          0           0        
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Line Assignment statistics:
[01/10 19:09:56   1261s] #Cpu time = 00:00:01
[01/10 19:09:56   1261s] #Elapsed time = 00:00:01
[01/10 19:09:56   1261s] #Increased memory = 13.89 (MB)
[01/10 19:09:56   1261s] #Total memory = 2123.39 (MB)
[01/10 19:09:56   1261s] #Peak memory = 2416.78 (MB)
[01/10 19:09:56   1261s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.4 GB
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Begin assignment summary ...
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #  Total number of segments             = 4632
[01/10 19:09:56   1261s] #  Total number of overlap segments     =    0 (  0.0%)
[01/10 19:09:56   1261s] #  Total number of assigned segments    = 2695 ( 58.2%)
[01/10 19:09:56   1261s] #  Total number of shifted segments     =  147 (  3.2%)
[01/10 19:09:56   1261s] #  Average movement of shifted segments =    5.14 tracks
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #  Total number of overlaps             =    0
[01/10 19:09:56   1261s] #  Total length of overlaps             =    0 um
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #End assignment summary.
[01/10 19:09:56   1261s] ### Time Record (Line Assignment) is uninstalled.
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Wire/Via statistics after line assignment ...
[01/10 19:09:56   1261s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:09:56   1261s] #Total wire length = 7785 um.
[01/10 19:09:56   1261s] #Total half perimeter of net bounding box = 3007 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal1 = 7 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal2 = 2107 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal3 = 1749 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal4 = 563 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal5 = 1939 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal6 = 1419 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal7 = 0 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:09:56   1261s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:09:56   1261s] #Total number of vias = 6552
[01/10 19:09:56   1261s] #Up-Via Summary (total 6552):
[01/10 19:09:56   1261s] #           
[01/10 19:09:56   1261s] #-----------------------
[01/10 19:09:56   1261s] # Metal1           2037
[01/10 19:09:56   1261s] # Metal2           2417
[01/10 19:09:56   1261s] # Metal3            850
[01/10 19:09:56   1261s] # Metal4            728
[01/10 19:09:56   1261s] # Metal5            520
[01/10 19:09:56   1261s] #-----------------------
[01/10 19:09:56   1261s] #                  6552 
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Routing data preparation, pin analysis, line assignment statistics:
[01/10 19:09:56   1261s] #Cpu time = 00:00:05
[01/10 19:09:56   1261s] #Elapsed time = 00:00:05
[01/10 19:09:56   1261s] #Increased memory = 59.35 (MB)
[01/10 19:09:56   1261s] #Total memory = 2118.88 (MB)
[01/10 19:09:56   1261s] #Peak memory = 2416.78 (MB)
[01/10 19:09:56   1261s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/10 19:09:56   1261s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/10 19:09:56   1261s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/10 19:09:56   1261s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/10 19:09:56   1261s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/10 19:09:56   1261s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/10 19:09:56   1261s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/10 19:09:56   1261s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/10 19:09:56   1261s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/10 19:09:56   1261s] #       95718852efeedfaccebe0065fe63fd
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Skip comparing routing design signature in db-snapshot flow
[01/10 19:09:56   1261s] ### Time Record (Detail Routing) is installed.
[01/10 19:09:56   1261s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:09:56   1261s] #
[01/10 19:09:56   1261s] #Start Detail Routing..
[01/10 19:09:56   1261s] #start initial detail routing ...
[01/10 19:09:56   1261s] ### Design has 41 dirty nets
[01/10 19:10:09   1275s] ### Routing stats: routing = 74.93% drc-check-only = 3.87%
[01/10 19:10:09   1275s] #   number of violations = 0
[01/10 19:10:09   1275s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2119.35 (MB), peak = 2416.78 (MB)
[01/10 19:10:09   1275s] #Complete Detail Routing.
[01/10 19:10:09   1275s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:10:09   1275s] #Total wire length = 8114 um.
[01/10 19:10:09   1275s] #Total half perimeter of net bounding box = 3007 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal1 = 1 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal2 = 1942 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal3 = 1797 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal4 = 719 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal5 = 2103 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal6 = 1554 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal7 = 0 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal8 = 0 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal9 = 0 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal10 = 0 um.
[01/10 19:10:09   1275s] #Total wire length on LAYER Metal11 = 0 um.
[01/10 19:10:09   1275s] #Total number of vias = 6120
[01/10 19:10:09   1275s] #Up-Via Summary (total 6120):
[01/10 19:10:09   1275s] #           
[01/10 19:10:09   1275s] #-----------------------
[01/10 19:10:10   1275s] # Metal1           2038
[01/10 19:10:10   1275s] # Metal2           1943
[01/10 19:10:10   1275s] # Metal3            928
[01/10 19:10:10   1275s] # Metal4            709
[01/10 19:10:10   1275s] # Metal5            502
[01/10 19:10:10   1275s] #-----------------------
[01/10 19:10:10   1275s] #                  6120 
[01/10 19:10:10   1275s] #
[01/10 19:10:10   1275s] #Total number of DRC violations = 0
[01/10 19:10:10   1275s] ### Time Record (Detail Routing) is uninstalled.
[01/10 19:10:10   1275s] #Cpu time = 00:00:14
[01/10 19:10:10   1275s] #Elapsed time = 00:00:14
[01/10 19:10:10   1275s] #Increased memory = 0.47 (MB)
[01/10 19:10:10   1275s] #Total memory = 2119.35 (MB)
[01/10 19:10:10   1275s] #Peak memory = 2416.78 (MB)
[01/10 19:10:10   1275s] #Skip updating routing design signature in db-snapshot flow
[01/10 19:10:10   1275s] #detailRoute Statistics:
[01/10 19:10:10   1275s] #Cpu time = 00:00:14
[01/10 19:10:10   1275s] #Elapsed time = 00:00:14
[01/10 19:10:10   1275s] #Increased memory = 0.47 (MB)
[01/10 19:10:10   1275s] #Total memory = 2119.35 (MB)
[01/10 19:10:10   1275s] #Peak memory = 2416.78 (MB)
[01/10 19:10:10   1275s] ### Time Record (DB Export) is installed.
[01/10 19:10:10   1275s] ### export design design signature (18): route=307895147 fixed_route=1080137525 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1033801691 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=15789811 pin_access=1078897261 inst_pattern=1
[01/10 19:10:10   1275s] #	no debugging net set
[01/10 19:10:10   1275s] ### Time Record (DB Export) is uninstalled.
[01/10 19:10:10   1275s] ### Time Record (Post Callback) is installed.
[01/10 19:10:10   1275s] ### Time Record (Post Callback) is uninstalled.
[01/10 19:10:10   1275s] #
[01/10 19:10:10   1275s] #globalDetailRoute statistics:
[01/10 19:10:10   1275s] #Cpu time = 00:00:19
[01/10 19:10:10   1275s] #Elapsed time = 00:00:19
[01/10 19:10:10   1275s] #Increased memory = 15.26 (MB)
[01/10 19:10:10   1275s] #Total memory = 2074.00 (MB)
[01/10 19:10:10   1275s] #Peak memory = 2416.78 (MB)
[01/10 19:10:10   1275s] #Number of warnings = 0
[01/10 19:10:10   1275s] #Total number of warnings = 12
[01/10 19:10:10   1275s] #Number of fails = 0
[01/10 19:10:10   1275s] #Total number of fails = 0
[01/10 19:10:10   1275s] #Complete globalDetailRoute on Wed Jan 10 19:10:10 2024
[01/10 19:10:10   1275s] #
[01/10 19:10:10   1275s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1078897261 inst_pattern=1
[01/10 19:10:10   1275s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 19:10:10   1275s] ### 
[01/10 19:10:10   1275s] ###   Scalability Statistics
[01/10 19:10:10   1275s] ### 
[01/10 19:10:10   1275s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:10:10   1275s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/10 19:10:10   1275s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:10:10   1275s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 19:10:10   1275s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 19:10:10   1275s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 19:10:10   1275s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:10:10   1275s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:10:10   1275s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[01/10 19:10:10   1275s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/10 19:10:10   1275s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[01/10 19:10:10   1275s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.1|
[01/10 19:10:10   1275s] ###   Entire Command                |        00:00:19|        00:00:19|             1.0|
[01/10 19:10:10   1275s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:10:10   1275s] ### 
[01/10 19:10:10   1275s] % End globalDetailRoute (date=01/10 19:10:10, total cpu=0:00:19.3, real=0:00:19.0, peak res=2074.1M, current mem=2074.1M)
[01/10 19:10:10   1275s]         NanoRoute done. (took cpu=0:00:19.3 real=0:00:19.2)
[01/10 19:10:10   1275s]       Clock detailed routing done.
[01/10 19:10:10   1275s] Skipping check of guided vs. routed net lengths.
[01/10 19:10:10   1275s] Set FIXED routing status on 39 net(s)
[01/10 19:10:10   1275s] Set FIXED placed status on 38 instance(s)
[01/10 19:10:10   1275s]       Route Remaining Unrouted Nets...
[01/10 19:10:10   1275s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/10 19:10:10   1275s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3115.5M, EPOCH TIME: 1704906610.360457
[01/10 19:10:10   1275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:10   1275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:10   1275s] All LLGs are deleted
[01/10 19:10:10   1275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:10   1275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:10   1275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3115.5M, EPOCH TIME: 1704906610.360746
[01/10 19:10:10   1275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3115.5M, EPOCH TIME: 1704906610.360849
[01/10 19:10:10   1275s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3115.5M, EPOCH TIME: 1704906610.361128
[01/10 19:10:10   1275s] ### Creating LA Mngr. totSessionCpu=0:21:15 mem=3115.5M
[01/10 19:10:10   1275s] ### Creating LA Mngr, finished. totSessionCpu=0:21:15 mem=3115.5M
[01/10 19:10:10   1275s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3115.50 MB )
[01/10 19:10:10   1275s] (I)      ==================== Layers =====================
[01/10 19:10:10   1275s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:10   1275s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:10:10   1275s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:10   1275s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:10:10   1275s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:10:10   1275s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:10   1275s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:10:10   1275s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:10:10   1275s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:10:10   1275s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:10:10   1275s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:10:10   1275s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:10:10   1275s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:10:10   1275s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:10   1275s] (I)      Started Import and model ( Curr Mem: 3115.50 MB )
[01/10 19:10:10   1275s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:10   1275s] (I)      == Non-default Options ==
[01/10 19:10:10   1275s] (I)      Maximum routing layer                              : 10
[01/10 19:10:10   1275s] (I)      Minimum routing layer                              : 1
[01/10 19:10:10   1275s] (I)      Number of threads                                  : 1
[01/10 19:10:10   1275s] (I)      Method to set GCell size                           : row
[01/10 19:10:10   1275s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:10:10   1275s] (I)      Use row-based GCell size
[01/10 19:10:10   1275s] (I)      Use row-based GCell align
[01/10 19:10:10   1275s] (I)      layer 0 area = 80000
[01/10 19:10:10   1275s] (I)      layer 1 area = 80000
[01/10 19:10:10   1275s] (I)      layer 2 area = 80000
[01/10 19:10:10   1275s] (I)      layer 3 area = 80000
[01/10 19:10:10   1275s] (I)      layer 4 area = 80000
[01/10 19:10:10   1275s] (I)      layer 5 area = 80000
[01/10 19:10:10   1275s] (I)      layer 6 area = 80000
[01/10 19:10:10   1275s] (I)      layer 7 area = 80000
[01/10 19:10:10   1275s] (I)      layer 8 area = 80000
[01/10 19:10:10   1275s] (I)      layer 9 area = 400000
[01/10 19:10:10   1275s] (I)      GCell unit size   : 3420
[01/10 19:10:10   1275s] (I)      GCell multiplier  : 1
[01/10 19:10:10   1275s] (I)      GCell row height  : 3420
[01/10 19:10:10   1275s] (I)      Actual row height : 3420
[01/10 19:10:10   1275s] (I)      GCell align ref   : 30000 30020
[01/10 19:10:10   1275s] [NR-eGR] Track table information for default rule: 
[01/10 19:10:10   1275s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:10:10   1275s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:10:10   1275s] (I)      ================== Default via ===================
[01/10 19:10:10   1275s] (I)      +----+------------------+------------------------+
[01/10 19:10:10   1275s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:10:10   1275s] (I)      +----+------------------+------------------------+
[01/10 19:10:10   1275s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:10:10   1275s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:10:10   1275s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:10:10   1275s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:10:10   1275s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:10:10   1275s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:10:10   1275s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:10:10   1275s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:10:10   1275s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:10:10   1275s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:10:10   1275s] (I)      +----+------------------+------------------------+
[01/10 19:10:10   1275s] [NR-eGR] Read 4704 PG shapes
[01/10 19:10:10   1275s] [NR-eGR] Read 0 clock shapes
[01/10 19:10:10   1275s] [NR-eGR] Read 0 other shapes
[01/10 19:10:10   1275s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:10:10   1275s] [NR-eGR] #Instance Blockages : 393061
[01/10 19:10:10   1275s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:10:10   1275s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:10:10   1275s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:10:10   1275s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:10:10   1275s] [NR-eGR] #Other Blockages    : 0
[01/10 19:10:10   1275s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:10:10   1275s] [NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9106
[01/10 19:10:10   1275s] [NR-eGR] Read 10529 nets ( ignored 39 )
[01/10 19:10:10   1275s] (I)      early_global_route_priority property id does not exist.
[01/10 19:10:10   1275s] (I)      Read Num Blocks=397765  Num Prerouted Wires=9106  Num CS=0
[01/10 19:10:10   1275s] (I)      Layer 0 (H) : #blockages 393661 : #preroutes 2002
[01/10 19:10:10   1275s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 2984
[01/10 19:10:10   1275s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1948
[01/10 19:10:10   1275s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1118
[01/10 19:10:10   1275s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 922
[01/10 19:10:10   1275s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 132
[01/10 19:10:10   1275s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:10:10   1275s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:10:10   1275s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:10:10   1275s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:10:10   1275s] (I)      Number of ignored nets                =     39
[01/10 19:10:10   1275s] (I)      Number of connected nets              =      0
[01/10 19:10:10   1275s] (I)      Number of fixed nets                  =     39.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:10:10   1275s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:10:10   1275s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:10:10   1275s] (I)      Ndr track 0 does not exist
[01/10 19:10:10   1275s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:10:10   1275s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:10:10   1275s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:10:10   1275s] (I)      Site width          :   400  (dbu)
[01/10 19:10:10   1275s] (I)      Row height          :  3420  (dbu)
[01/10 19:10:10   1275s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:10:10   1275s] (I)      GCell width         :  3420  (dbu)
[01/10 19:10:10   1275s] (I)      GCell height        :  3420  (dbu)
[01/10 19:10:10   1275s] (I)      Grid                :   146   136    10
[01/10 19:10:10   1275s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:10:10   1275s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:10:10   1275s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:10:10   1275s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:10:10   1275s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:10:10   1275s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:10:10   1275s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:10:10   1275s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:10:10   1275s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:10:10   1275s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:10:10   1275s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:10:10   1275s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:10:10   1275s] (I)      --------------------------------------------------------
[01/10 19:10:10   1275s] 
[01/10 19:10:10   1275s] [NR-eGR] ============ Routing rule table ============
[01/10 19:10:10   1275s] [NR-eGR] Rule id: 1  Nets: 10490
[01/10 19:10:10   1275s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:10:10   1275s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:10:10   1275s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:10:10   1275s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:10:10   1275s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:10:10   1275s] [NR-eGR] ========================================
[01/10 19:10:10   1275s] [NR-eGR] 
[01/10 19:10:10   1275s] (I)      =============== Blocked Tracks ===============
[01/10 19:10:10   1275s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:10   1275s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:10:10   1275s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:10   1275s] (I)      |     1 |  179434 |   132068 |        73.60% |
[01/10 19:10:10   1275s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:10:10   1275s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:10:10   1275s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:10:10   1275s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:10:10   1275s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:10:10   1275s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:10:10   1275s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:10:10   1275s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:10:10   1275s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:10:10   1275s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:10   1275s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 3137.12 MB )
[01/10 19:10:10   1275s] (I)      Reset routing kernel
[01/10 19:10:10   1275s] (I)      Started Global Routing ( Curr Mem: 3137.12 MB )
[01/10 19:10:10   1275s] (I)      totalPins=36025  totalGlobalPin=34949 (97.01%)
[01/10 19:10:10   1275s] (I)      total 2D Cap : 1492600 = (760158 H, 732442 V)
[01/10 19:10:10   1275s] [NR-eGR] Layer group 1: route 10490 net(s) in layer range [1, 10]
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1a Route ============
[01/10 19:10:10   1275s] (I)      Usage: 111448 = (54673 H, 56775 V) = (7.19% H, 7.75% V) = (9.349e+04um H, 9.709e+04um V)
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1b Route ============
[01/10 19:10:10   1275s] (I)      Usage: 111448 = (54673 H, 56775 V) = (7.19% H, 7.75% V) = (9.349e+04um H, 9.709e+04um V)
[01/10 19:10:10   1275s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905761e+05um
[01/10 19:10:10   1275s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[01/10 19:10:10   1275s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1c Route ============
[01/10 19:10:10   1275s] (I)      Usage: 111448 = (54673 H, 56775 V) = (7.19% H, 7.75% V) = (9.349e+04um H, 9.709e+04um V)
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1d Route ============
[01/10 19:10:10   1275s] (I)      Usage: 111448 = (54673 H, 56775 V) = (7.19% H, 7.75% V) = (9.349e+04um H, 9.709e+04um V)
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1e Route ============
[01/10 19:10:10   1275s] (I)      Usage: 111448 = (54673 H, 56775 V) = (7.19% H, 7.75% V) = (9.349e+04um H, 9.709e+04um V)
[01/10 19:10:10   1275s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.905761e+05um
[01/10 19:10:10   1275s] (I)      
[01/10 19:10:10   1275s] (I)      ============  Phase 1l Route ============
[01/10 19:10:11   1276s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:10:11   1276s] (I)      Layer  1:      47334       159        28      121203       56277    (68.29%) 
[01/10 19:10:11   1276s] (I)      Layer  2:     166142     47790         4           0      168520    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  3:     177067     43751         0           0      177480    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  4:     166142     18129         4           0      168520    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  5:     177067      8964         0           0      177480    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  6:     166142      1933         1           0      168520    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  7:     177067       390         0           0      177480    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  8:     166142       236         1           0      168520    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer  9:     176163        69         0           0      177480    ( 0.00%) 
[01/10 19:10:11   1276s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:10:11   1276s] (I)      Total:       1482327    121421        38      124766     1504121    ( 7.66%) 
[01/10 19:10:11   1276s] (I)      
[01/10 19:10:11   1276s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:10:11   1276s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:10:11   1276s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:10:11   1276s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:10:11   1276s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:10:11   1276s] [NR-eGR]  Metal1 ( 1)        27( 0.43%)         0( 0.00%)   ( 0.43%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal4 ( 4)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal8 ( 8)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:10:11   1276s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:11   1276s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:11   1276s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:10:11   1276s] [NR-eGR]        Total        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:10:11   1276s] [NR-eGR] 
[01/10 19:10:11   1276s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3137.12 MB )
[01/10 19:10:11   1276s] (I)      total 2D Cap : 1493784 = (760738 H, 733046 V)
[01/10 19:10:11   1276s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 19:10:11   1276s] (I)      ============= Track Assignment ============
[01/10 19:10:11   1276s] (I)      Started Track Assignment (1T) ( Curr Mem: 3137.12 MB )
[01/10 19:10:11   1276s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:10:11   1276s] (I)      Run Multi-thread track assignment
[01/10 19:10:11   1276s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3137.12 MB )
[01/10 19:10:11   1276s] (I)      Started Export ( Curr Mem: 3137.12 MB )
[01/10 19:10:11   1276s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:10:11   1276s] [NR-eGR] ------------------------------------
[01/10 19:10:11   1276s] [NR-eGR]  Metal1   (1H)         14014  39295 
[01/10 19:10:11   1276s] [NR-eGR]  Metal2   (2V)         70393  26446 
[01/10 19:10:11   1276s] [NR-eGR]  Metal3   (3H)         71997   5419 
[01/10 19:10:11   1276s] [NR-eGR]  Metal4   (4V)         30523   1957 
[01/10 19:10:11   1276s] [NR-eGR]  Metal5   (5H)         15212    673 
[01/10 19:10:11   1276s] [NR-eGR]  Metal6   (6V)          3328     41 
[01/10 19:10:11   1276s] [NR-eGR]  Metal7   (7H)           649     25 
[01/10 19:10:11   1276s] [NR-eGR]  Metal8   (8V)           419     10 
[01/10 19:10:11   1276s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:10:11   1276s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 19:10:11   1276s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:10:11   1276s] [NR-eGR] ------------------------------------
[01/10 19:10:11   1276s] [NR-eGR]           Total       206648  73869 
[01/10 19:10:11   1276s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:11   1276s] [NR-eGR] Total half perimeter of net bounding box: 171845um
[01/10 19:10:11   1276s] [NR-eGR] Total length: 206648um, number of vias: 73869
[01/10 19:10:11   1276s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:11   1276s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:10:11   1276s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:11   1276s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 3137.12 MB )
[01/10 19:10:11   1276s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.07 sec, Curr Mem: 3121.12 MB )
[01/10 19:10:11   1276s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:10:11   1276s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:10:11   1276s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:10:11   1276s] (I)       Early Global Route kernel              100.00%  5994.79 sec  5995.86 sec  1.07 sec  1.07 sec 
[01/10 19:10:11   1276s] (I)       +-Import and model                      38.30%  5994.80 sec  5995.21 sec  0.41 sec  0.41 sec 
[01/10 19:10:11   1276s] (I)       | +-Create place DB                      5.50%  5994.80 sec  5994.86 sec  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)       | | +-Import place data                  5.48%  5994.80 sec  5994.86 sec  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read instances and placement     1.48%  5994.80 sec  5994.82 sec  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read nets                        3.94%  5994.82 sec  5994.86 sec  0.04 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)       | +-Create route DB                     31.62%  5994.86 sec  5995.20 sec  0.34 sec  0.34 sec 
[01/10 19:10:11   1276s] (I)       | | +-Import route data (1T)            31.56%  5994.86 sec  5995.20 sec  0.34 sec  0.34 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read blockages ( Layer 1-10 )   22.04%  5994.87 sec  5995.10 sec  0.24 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read routing blockages         0.00%  5994.87 sec  5994.87 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read instance blockages       21.72%  5994.87 sec  5995.10 sec  0.23 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read PG blockages              0.10%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read clock blockages           0.01%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read other blockages           0.01%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read halo blockages            0.02%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Read boundary cut boxes        0.00%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read blackboxes                  0.00%  5995.10 sec  5995.10 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read prerouted                   0.40%  5995.10 sec  5995.11 sec  0.00 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read unlegalized nets            0.18%  5995.11 sec  5995.11 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Read nets                        0.41%  5995.11 sec  5995.11 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Set up via pillars               0.01%  5995.12 sec  5995.12 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Initialize 3D grid graph         0.05%  5995.12 sec  5995.12 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Model blockage capacity          7.24%  5995.12 sec  5995.20 sec  0.08 sec  0.07 sec 
[01/10 19:10:11   1276s] (I)       | | | | +-Initialize 3D capacity         7.00%  5995.12 sec  5995.19 sec  0.07 sec  0.07 sec 
[01/10 19:10:11   1276s] (I)       | +-Read aux data                        0.00%  5995.20 sec  5995.20 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | +-Others data preparation              0.10%  5995.20 sec  5995.20 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | +-Create route kernel                  0.81%  5995.20 sec  5995.21 sec  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)       +-Global Routing                        23.66%  5995.21 sec  5995.46 sec  0.25 sec  0.25 sec 
[01/10 19:10:11   1276s] (I)       | +-Initialization                       0.33%  5995.21 sec  5995.21 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | +-Net group 1                         21.99%  5995.21 sec  5995.45 sec  0.24 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)       | | +-Generate topology                  1.73%  5995.21 sec  5995.23 sec  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1a                           4.41%  5995.24 sec  5995.29 sec  0.05 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Pattern routing (1T)             3.84%  5995.24 sec  5995.28 sec  0.04 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Add via demand to 2D             0.48%  5995.28 sec  5995.29 sec  0.01 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1b                           0.02%  5995.29 sec  5995.29 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1c                           0.00%  5995.29 sec  5995.29 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1d                           0.00%  5995.29 sec  5995.29 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1e                           0.04%  5995.29 sec  5995.29 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Route legalization               0.00%  5995.29 sec  5995.29 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | | +-Phase 1l                          15.19%  5995.29 sec  5995.45 sec  0.16 sec  0.17 sec 
[01/10 19:10:11   1276s] (I)       | | | +-Layer assignment (1T)           14.86%  5995.29 sec  5995.45 sec  0.16 sec  0.16 sec 
[01/10 19:10:11   1276s] (I)       | +-Clean cong LA                        0.00%  5995.45 sec  5995.45 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       +-Export 3D cong map                     0.81%  5995.46 sec  5995.47 sec  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)       | +-Export 2D cong map                   0.07%  5995.47 sec  5995.47 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       +-Extract Global 3D Wires                0.61%  5995.47 sec  5995.48 sec  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)       +-Track Assignment (1T)                 19.84%  5995.48 sec  5995.69 sec  0.21 sec  0.21 sec 
[01/10 19:10:11   1276s] (I)       | +-Initialization                       0.07%  5995.48 sec  5995.48 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       | +-Track Assignment Kernel             19.48%  5995.48 sec  5995.69 sec  0.21 sec  0.21 sec 
[01/10 19:10:11   1276s] (I)       | +-Free Memory                          0.00%  5995.69 sec  5995.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       +-Export                                15.41%  5995.69 sec  5995.86 sec  0.16 sec  0.17 sec 
[01/10 19:10:11   1276s] (I)       | +-Export DB wires                      8.13%  5995.69 sec  5995.78 sec  0.09 sec  0.09 sec 
[01/10 19:10:11   1276s] (I)       | | +-Export all nets                    6.00%  5995.70 sec  5995.76 sec  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)       | | +-Set wire vias                      1.57%  5995.76 sec  5995.78 sec  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)       | +-Report wirelength                    3.17%  5995.78 sec  5995.81 sec  0.03 sec  0.03 sec 
[01/10 19:10:11   1276s] (I)       | +-Update net boxes                     4.02%  5995.81 sec  5995.86 sec  0.04 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)       | +-Update timing                        0.00%  5995.86 sec  5995.86 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)       +-Postprocess design                     0.28%  5995.86 sec  5995.86 sec  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)      ===================== Summary by functions =====================
[01/10 19:10:11   1276s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:10:11   1276s] (I)      ----------------------------------------------------------------
[01/10 19:10:11   1276s] (I)        0  Early Global Route kernel      100.00%  1.07 sec  1.07 sec 
[01/10 19:10:11   1276s] (I)        1  Import and model                38.30%  0.41 sec  0.41 sec 
[01/10 19:10:11   1276s] (I)        1  Global Routing                  23.66%  0.25 sec  0.25 sec 
[01/10 19:10:11   1276s] (I)        1  Track Assignment (1T)           19.84%  0.21 sec  0.21 sec 
[01/10 19:10:11   1276s] (I)        1  Export                          15.41%  0.16 sec  0.17 sec 
[01/10 19:10:11   1276s] (I)        1  Export 3D cong map               0.81%  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)        1  Extract Global 3D Wires          0.61%  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)        1  Postprocess design               0.28%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Create route DB                 31.62%  0.34 sec  0.34 sec 
[01/10 19:10:11   1276s] (I)        2  Net group 1                     21.99%  0.24 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)        2  Track Assignment Kernel         19.48%  0.21 sec  0.21 sec 
[01/10 19:10:11   1276s] (I)        2  Export DB wires                  8.13%  0.09 sec  0.09 sec 
[01/10 19:10:11   1276s] (I)        2  Create place DB                  5.50%  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)        2  Update net boxes                 4.02%  0.04 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)        2  Report wirelength                3.17%  0.03 sec  0.03 sec 
[01/10 19:10:11   1276s] (I)        2  Create route kernel              0.81%  0.01 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)        2  Initialization                   0.40%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        3  Import route data (1T)          31.56%  0.34 sec  0.34 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1l                        15.19%  0.16 sec  0.17 sec 
[01/10 19:10:11   1276s] (I)        3  Export all nets                  6.00%  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)        3  Import place data                5.48%  0.06 sec  0.06 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1a                         4.41%  0.05 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)        3  Generate topology                1.73%  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)        3  Set wire vias                    1.57%  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Read blockages ( Layer 1-10 )   22.04%  0.24 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)        4  Layer assignment (1T)           14.86%  0.16 sec  0.16 sec 
[01/10 19:10:11   1276s] (I)        4  Model blockage capacity          7.24%  0.08 sec  0.07 sec 
[01/10 19:10:11   1276s] (I)        4  Read nets                        4.35%  0.05 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)        4  Pattern routing (1T)             3.84%  0.04 sec  0.04 sec 
[01/10 19:10:11   1276s] (I)        4  Read instances and placement     1.48%  0.02 sec  0.02 sec 
[01/10 19:10:11   1276s] (I)        4  Add via demand to 2D             0.48%  0.01 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Read prerouted                   0.40%  0.00 sec  0.01 sec 
[01/10 19:10:11   1276s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read instance blockages         21.72%  0.23 sec  0.24 sec 
[01/10 19:10:11   1276s] (I)        5  Initialize 3D capacity           7.00%  0.07 sec  0.07 sec 
[01/10 19:10:11   1276s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:10:11   1276s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:10:11   1276s]     Routing using NR in eGR->NR Step done.
[01/10 19:10:11   1276s] Net route status summary:
[01/10 19:10:11   1276s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=39, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:10:11   1276s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:10:11   1276s] 
[01/10 19:10:11   1276s] CCOPT: Done with clock implementation routing.
[01/10 19:10:11   1276s] 
[01/10 19:10:11   1276s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.2 real=0:00:21.1)
[01/10 19:10:11   1276s]   Clock implementation routing done.
[01/10 19:10:11   1276s]   Leaving CCOpt scope - extractRC...
[01/10 19:10:11   1276s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/10 19:10:11   1276s] Extraction called for design 'picorv32' of instances=9533 and nets=10720 using extraction engine 'preRoute' .
[01/10 19:10:11   1276s] PreRoute RC Extraction called for design picorv32.
[01/10 19:10:11   1276s] RC Extraction called in multi-corner(1) mode.
[01/10 19:10:11   1276s] RCMode: PreRoute
[01/10 19:10:11   1276s]       RC Corner Indexes            0   
[01/10 19:10:11   1276s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:10:11   1276s] Resistance Scaling Factor    : 1.00000 
[01/10 19:10:11   1276s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:10:11   1276s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:10:11   1276s] Shrink Factor                : 1.00000
[01/10 19:10:11   1276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:10:11   1276s] Using Quantus QRC technology file ...
[01/10 19:10:11   1276s] 
[01/10 19:10:11   1276s] Trim Metal Layers:
[01/10 19:10:11   1276s] LayerId::1 widthSet size::2
[01/10 19:10:11   1276s] LayerId::2 widthSet size::2
[01/10 19:10:11   1276s] LayerId::3 widthSet size::2
[01/10 19:10:11   1276s] LayerId::4 widthSet size::2
[01/10 19:10:11   1276s] LayerId::5 widthSet size::2
[01/10 19:10:11   1276s] LayerId::6 widthSet size::2
[01/10 19:10:11   1276s] LayerId::7 widthSet size::2
[01/10 19:10:11   1276s] LayerId::8 widthSet size::2
[01/10 19:10:11   1276s] LayerId::9 widthSet size::2
[01/10 19:10:11   1276s] LayerId::10 widthSet size::2
[01/10 19:10:11   1276s] LayerId::11 widthSet size::2
[01/10 19:10:11   1276s] Updating RC grid for preRoute extraction ...
[01/10 19:10:11   1276s] eee: pegSigSF::1.070000
[01/10 19:10:11   1276s] Initializing multi-corner resistance tables ...
[01/10 19:10:11   1276s] eee: l::1 avDens::0.140591 usedTrk::2505.325384 availTrk::17820.000000 sigTrk::2505.325384
[01/10 19:10:11   1276s] eee: l::2 avDens::0.280531 usedTrk::4125.483808 availTrk::14706.000000 sigTrk::4125.483808
[01/10 19:10:11   1276s] eee: l::3 avDens::0.269900 usedTrk::4226.634183 availTrk::15660.000000 sigTrk::4226.634183
[01/10 19:10:11   1276s] eee: l::4 avDens::0.123687 usedTrk::1797.793984 availTrk::14535.000000 sigTrk::1797.793984
[01/10 19:10:11   1276s] eee: l::5 avDens::0.061137 usedTrk::907.882863 availTrk::14850.000000 sigTrk::907.882863
[01/10 19:10:11   1276s] eee: l::6 avDens::0.017470 usedTrk::198.656872 availTrk::11371.500000 sigTrk::198.656872
[01/10 19:10:11   1276s] eee: l::7 avDens::0.016674 usedTrk::43.518685 availTrk::2610.000000 sigTrk::43.518685
[01/10 19:10:11   1276s] eee: l::8 avDens::0.015890 usedTrk::25.813860 availTrk::1624.500000 sigTrk::25.813860
[01/10 19:10:11   1276s] eee: l::9 avDens::0.012491 usedTrk::7.869181 availTrk::630.000000 sigTrk::7.869181
[01/10 19:10:11   1276s] eee: l::10 avDens::0.056783 usedTrk::81.562457 availTrk::1436.400000 sigTrk::81.562457
[01/10 19:10:11   1276s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:10:11   1276s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:11   1276s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248228 uaWl=1.000000 uaWlH=0.231038 aWlH=0.000000 lMod=0 pMax=0.819100 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:10:11   1276s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3116.121M)
[01/10 19:10:11   1276s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/10 19:10:11   1276s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:10:11   1276s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:10:11   1276s] End AAE Lib Interpolated Model. (MEM=3116.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:10:11   1276s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:11   1276s]   Clock DAG stats after routing clock trees:
[01/10 19:10:11   1276s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:11   1276s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:11   1276s]     misc counts      : r=1, pp=0
[01/10 19:10:11   1276s]     cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:11   1276s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:11   1276s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:11   1276s]     wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:11   1276s]     wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:11   1276s]     hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:11   1276s]   Clock DAG net violations after routing clock trees:
[01/10 19:10:11   1276s]     Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:11   1276s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/10 19:10:11   1276s]     Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:11   1276s]     Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:11   1276s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/10 19:10:11   1276s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:11   1276s]   Clock DAG hash after routing clock trees: 18200942733924267003 6661962335376295937
[01/10 19:10:11   1276s]   CTS services accumulated run-time stats after routing clock trees:
[01/10 19:10:11   1276s]     delay calculator: calls=24875, total_wall_time=1.366s, mean_wall_time=0.055ms
[01/10 19:10:11   1276s]     legalizer: calls=6980, total_wall_time=0.147s, mean_wall_time=0.021ms
[01/10 19:10:11   1276s]     steiner router: calls=19262, total_wall_time=3.954s, mean_wall_time=0.205ms
[01/10 19:10:11   1277s]   Primary reporting skew groups after routing clock trees:
[01/10 19:10:11   1277s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:11   1277s]         min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:11   1277s]         max path sink: reg_op2_reg[17]/CK
[01/10 19:10:11   1277s]   Skew group summary after routing clock trees:
[01/10 19:10:11   1277s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:11   1277s]   CCOpt::Phase::Routing done. (took cpu=0:00:21.7 real=0:00:21.6)
[01/10 19:10:11   1277s]   CCOpt::Phase::PostConditioning...
[01/10 19:10:11   1277s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:10:11   1277s] OPERPROF: Starting DPlace-Init at level 1, MEM:3163.8M, EPOCH TIME: 1704906611.986443
[01/10 19:10:11   1277s] Processing tracks to init pin-track alignment.
[01/10 19:10:11   1277s] z: 2, totalTracks: 1
[01/10 19:10:11   1277s] z: 4, totalTracks: 1
[01/10 19:10:11   1277s] z: 6, totalTracks: 1
[01/10 19:10:11   1277s] z: 8, totalTracks: 1
[01/10 19:10:11   1277s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:11   1277s] All LLGs are deleted
[01/10 19:10:11   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:11   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:11   1277s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3163.8M, EPOCH TIME: 1704906611.997979
[01/10 19:10:11   1277s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3163.8M, EPOCH TIME: 1704906611.998434
[01/10 19:10:12   1277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3163.8M, EPOCH TIME: 1704906612.001745
[01/10 19:10:12   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:12   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:12   1277s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3163.8M, EPOCH TIME: 1704906612.004041
[01/10 19:10:12   1277s] Max number of tech site patterns supported in site array is 256.
[01/10 19:10:12   1277s] Core basic site is CoreSite
[01/10 19:10:12   1277s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:12   1277s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3163.8M, EPOCH TIME: 1704906612.050536
[01/10 19:10:12   1277s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:10:12   1277s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:10:12   1277s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3163.8M, EPOCH TIME: 1704906612.052684
[01/10 19:10:12   1277s] Fast DP-INIT is on for default
[01/10 19:10:12   1277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:10:12   1277s] Atter site array init, number of instance map data is 0.
[01/10 19:10:12   1277s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:3163.8M, EPOCH TIME: 1704906612.057669
[01/10 19:10:12   1277s] 
[01/10 19:10:12   1277s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:12   1277s] OPERPROF:     Starting CMU at level 3, MEM:3163.8M, EPOCH TIME: 1704906612.064143
[01/10 19:10:12   1277s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3163.8M, EPOCH TIME: 1704906612.065797
[01/10 19:10:12   1277s] 
[01/10 19:10:12   1277s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:10:12   1277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:3163.8M, EPOCH TIME: 1704906612.069349
[01/10 19:10:12   1277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3163.8M, EPOCH TIME: 1704906612.069448
[01/10 19:10:12   1277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3163.8M, EPOCH TIME: 1704906612.069536
[01/10 19:10:12   1277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3163.8MB).
[01/10 19:10:12   1277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:3163.8M, EPOCH TIME: 1704906612.071603
[01/10 19:10:12   1277s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:12   1277s]   Removing CTS place status from clock tree and sinks.
[01/10 19:10:12   1277s]   Removed CTS place status from 38 clock cells (out of 40 ) and 0 clock sinks (out of 0 ).
[01/10 19:10:12   1277s]   Legalizer reserving space for clock trees
[01/10 19:10:12   1277s]   PostConditioning...
[01/10 19:10:12   1277s]     PostConditioning active optimizations:
[01/10 19:10:12   1277s]      - DRV fixing with initial upsizing, sizing and buffering
[01/10 19:10:12   1277s]      - Skew fixing with sizing
[01/10 19:10:12   1277s]     
[01/10 19:10:12   1277s]     Currently running CTS, using active skew data
[01/10 19:10:12   1277s]     Reset bufferability constraints...
[01/10 19:10:12   1277s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/10 19:10:12   1277s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:10:12   1277s]     PostConditioning Upsizing To Fix DRVs...
[01/10 19:10:12   1277s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 18200942733924267003 6661962335376295937
[01/10 19:10:12   1277s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         delay calculator: calls=24875, total_wall_time=1.366s, mean_wall_time=0.055ms
[01/10 19:10:12   1277s]         legalizer: calls=7018, total_wall_time=0.148s, mean_wall_time=0.021ms
[01/10 19:10:12   1277s]         steiner router: calls=19262, total_wall_time=3.954s, mean_wall_time=0.205ms
[01/10 19:10:12   1277s]       Fixing clock tree DRVs with upsizing: ...20% ..End AAE Lib Interpolated Model. (MEM=3154.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:10:12   1277s] .40% ...60% ...80% ...100% 
[01/10 19:10:12   1277s]       CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
[01/10 19:10:12   1277s]       
[01/10 19:10:12   1277s]       Statistics: Fix DRVs (initial upsizing):
[01/10 19:10:12   1277s]       ========================================
[01/10 19:10:12   1277s]       
[01/10 19:10:12   1277s]       Cell changes by Net Type:
[01/10 19:10:12   1277s]       
[01/10 19:10:12   1277s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:12   1277s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/10 19:10:12   1277s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:12   1277s]       top                0                    0           0            0                    0                  0
[01/10 19:10:12   1277s]       trunk              0                    0           0            0                    0                  0
[01/10 19:10:12   1277s]       leaf              18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[01/10 19:10:12   1277s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:12   1277s]       Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[01/10 19:10:12   1277s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:12   1277s]       
[01/10 19:10:12   1277s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
[01/10 19:10:12   1277s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/10 19:10:12   1277s]       
[01/10 19:10:12   1277s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:12   1277s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:12   1277s]         misc counts      : r=1, pp=0
[01/10 19:10:12   1277s]         cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:12   1277s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:12   1277s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:12   1277s]         wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:12   1277s]         wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:12   1277s]         hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:12   1277s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:12   1277s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:12   1277s]         Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:12   1277s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/10 19:10:12   1277s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:12   1277s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 18200942733924267003 6661962335376295937
[01/10 19:10:12   1277s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         delay calculator: calls=24965, total_wall_time=1.371s, mean_wall_time=0.055ms
[01/10 19:10:12   1277s]         legalizer: calls=7036, total_wall_time=0.148s, mean_wall_time=0.021ms
[01/10 19:10:12   1277s]         steiner router: calls=19334, total_wall_time=3.955s, mean_wall_time=0.205ms
[01/10 19:10:12   1277s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
[01/10 19:10:12   1277s]             min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:12   1277s]             max path sink: reg_op2_reg[17]/CK
[01/10 19:10:12   1277s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/10 19:10:12   1277s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
[01/10 19:10:12   1277s]       Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:10:12   1277s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:10:12   1277s]     Recomputing CTS skew targets...
[01/10 19:10:12   1277s]     Resolving skew group constraints...
[01/10 19:10:12   1277s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:10:12   1277s]     Resolving skew group constraints done.
[01/10 19:10:12   1277s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:10:12   1277s]     PostConditioning Fixing DRVs...
[01/10 19:10:12   1277s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 18200942733924267003 6661962335376295937
[01/10 19:10:12   1277s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/10 19:10:12   1277s]         delay calculator: calls=24965, total_wall_time=1.371s, mean_wall_time=0.055ms
[01/10 19:10:12   1277s]         legalizer: calls=7036, total_wall_time=0.148s, mean_wall_time=0.021ms
[01/10 19:10:12   1277s]         steiner router: calls=19334, total_wall_time=3.955s, mean_wall_time=0.205ms
[01/10 19:10:12   1277s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:10:13   1278s]       CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
[01/10 19:10:13   1278s]       
[01/10 19:10:13   1278s]       Statistics: Fix DRVs (cell sizing):
[01/10 19:10:13   1278s]       ===================================
[01/10 19:10:13   1278s]       
[01/10 19:10:13   1278s]       Cell changes by Net Type:
[01/10 19:10:13   1278s]       
[01/10 19:10:13   1278s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:13   1278s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/10 19:10:13   1278s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:13   1278s]       top                0                    0           0            0                    0                  0
[01/10 19:10:13   1278s]       trunk              0                    0           0            0                    0                  0
[01/10 19:10:13   1278s]       leaf              18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[01/10 19:10:13   1278s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:13   1278s]       Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[01/10 19:10:13   1278s]       -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:13   1278s]       
[01/10 19:10:13   1278s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
[01/10 19:10:13   1278s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/10 19:10:13   1278s]       
[01/10 19:10:13   1278s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:13   1278s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:13   1278s]         misc counts      : r=1, pp=0
[01/10 19:10:13   1278s]         cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:13   1278s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:13   1278s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:13   1278s]         wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:13   1278s]         wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:13   1278s]         hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:13   1278s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:13   1278s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:13   1278s]         Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:13   1278s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/10 19:10:13   1278s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:13   1278s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 18200942733924267003 6661962335376295937
[01/10 19:10:13   1278s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         delay calculator: calls=25416, total_wall_time=1.411s, mean_wall_time=0.056ms
[01/10 19:10:13   1278s]         legalizer: calls=7096, total_wall_time=0.156s, mean_wall_time=0.022ms
[01/10 19:10:13   1278s]         steiner router: calls=19334, total_wall_time=3.955s, mean_wall_time=0.205ms
[01/10 19:10:13   1278s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
[01/10 19:10:13   1278s]             min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:13   1278s]             max path sink: reg_op2_reg[17]/CK
[01/10 19:10:13   1278s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/10 19:10:13   1278s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436], skew [0.030 vs 0.200]
[01/10 19:10:13   1278s]       Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:10:13   1278s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:10:13   1278s]     Buffering to fix DRVs...
[01/10 19:10:13   1278s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/10 19:10:13   1278s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:10:14   1279s]     Inserted 0 buffers and inverters.
[01/10 19:10:14   1279s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/10 19:10:14   1279s]     CCOpt-PostConditioning: nets considered: 39, nets tested: 39, nets violation detected: 18, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 18, nets unsuccessful: 18, buffered: 0
[01/10 19:10:14   1279s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:14   1279s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:14   1279s]       misc counts      : r=1, pp=0
[01/10 19:10:14   1279s]       cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:14   1279s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:14   1279s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:14   1279s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:14   1279s]       wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:14   1279s]       hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:14   1279s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:14   1279s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:14   1279s]       Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:14   1279s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/10 19:10:14   1279s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:14   1279s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 18200942733924267003 6661962335376295937
[01/10 19:10:14   1279s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       delay calculator: calls=27033, total_wall_time=1.474s, mean_wall_time=0.055ms
[01/10 19:10:14   1279s]       legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:14   1279s]       steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:14   1279s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]           min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:14   1279s]           max path sink: reg_op2_reg[17]/CK
[01/10 19:10:14   1279s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/10 19:10:14   1279s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]     Buffering to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     Slew Diagnostics: After DRV fixing
[01/10 19:10:14   1279s]     ==================================
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     Global Causes:
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     -----
[01/10 19:10:14   1279s]     Cause
[01/10 19:10:14   1279s]     -----
[01/10 19:10:14   1279s]       (empty table)
[01/10 19:10:14   1279s]     -----
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     Top 5 overslews:
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     -------------------------------------------------------------------------------
[01/10 19:10:14   1279s]     Overslew    Causes                                        Driving Pin
[01/10 19:10:14   1279s]     -------------------------------------------------------------------------------
[01/10 19:10:14   1279s]     0.010ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00101/Y
[01/10 19:10:14   1279s]        -        2. Skew would be damaged                                -
[01/10 19:10:14   1279s]     0.009ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00099/Y
[01/10 19:10:14   1279s]        -        2. Skew would be damaged                                -
[01/10 19:10:14   1279s]     0.009ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00087/Y
[01/10 19:10:14   1279s]        -        2. Skew would be damaged                                -
[01/10 19:10:14   1279s]     0.009ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00091/Y
[01/10 19:10:14   1279s]        -        2. Skew would be damaged                                -
[01/10 19:10:14   1279s]     0.008ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00094/Y
[01/10 19:10:14   1279s]        -        2. Skew would be damaged                                -
[01/10 19:10:14   1279s]     -------------------------------------------------------------------------------
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     Slew diagnostics counts from the 18 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     Cause                           Occurences
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     Inst already optimally sized        18
[01/10 19:10:14   1279s]     Skew would be damaged               18
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     Violation diagnostics counts from the 18 nodes that have violations:
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     Cause                           Occurences
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     Inst already optimally sized        18
[01/10 19:10:14   1279s]     Skew would be damaged               18
[01/10 19:10:14   1279s]     ------------------------------------------
[01/10 19:10:14   1279s]     
[01/10 19:10:14   1279s]     PostConditioning Fixing Skew by cell sizing...
[01/10 19:10:14   1279s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 18200942733924267003 6661962335376295937
[01/10 19:10:14   1279s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         delay calculator: calls=27033, total_wall_time=1.474s, mean_wall_time=0.055ms
[01/10 19:10:14   1279s]         legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:14   1279s]         steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:14   1279s]       Path optimization required 0 stage delay updates 
[01/10 19:10:14   1279s]       Resized 0 clock insts to decrease delay.
[01/10 19:10:14   1279s]       Fixing short paths with downsize only
[01/10 19:10:14   1279s]       Path optimization required 0 stage delay updates 
[01/10 19:10:14   1279s]       Resized 0 clock insts to increase delay.
[01/10 19:10:14   1279s]       
[01/10 19:10:14   1279s]       Statistics: Fix Skew (cell sizing):
[01/10 19:10:14   1279s]       ===================================
[01/10 19:10:14   1279s]       
[01/10 19:10:14   1279s]       Cell changes by Net Type:
[01/10 19:10:14   1279s]       
[01/10 19:10:14   1279s]       -------------------------------------------------------------------------------------------------
[01/10 19:10:14   1279s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/10 19:10:14   1279s]       -------------------------------------------------------------------------------------------------
[01/10 19:10:14   1279s]       top                0            0           0            0                    0                0
[01/10 19:10:14   1279s]       trunk              0            0           0            0                    0                0
[01/10 19:10:14   1279s]       leaf               0            0           0            0                    0                0
[01/10 19:10:14   1279s]       -------------------------------------------------------------------------------------------------
[01/10 19:10:14   1279s]       Total              0            0           0            0                    0                0
[01/10 19:10:14   1279s]       -------------------------------------------------------------------------------------------------
[01/10 19:10:14   1279s]       
[01/10 19:10:14   1279s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/10 19:10:14   1279s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/10 19:10:14   1279s]       
[01/10 19:10:14   1279s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:14   1279s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:14   1279s]         misc counts      : r=1, pp=0
[01/10 19:10:14   1279s]         cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:14   1279s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:14   1279s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:14   1279s]         wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:14   1279s]         wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:14   1279s]         hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:14   1279s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:14   1279s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:14   1279s]         Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:14   1279s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/10 19:10:14   1279s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:14   1279s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 18200942733924267003 6661962335376295937
[01/10 19:10:14   1279s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         delay calculator: calls=27033, total_wall_time=1.474s, mean_wall_time=0.055ms
[01/10 19:10:14   1279s]         legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:14   1279s]         steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:14   1279s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]             min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:14   1279s]             max path sink: reg_op2_reg[17]/CK
[01/10 19:10:14   1279s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/10 19:10:14   1279s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:10:14   1279s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:14   1279s]     Reconnecting optimized routes...
[01/10 19:10:14   1279s]     Reset timing graph...
[01/10 19:10:14   1279s] Ignoring AAE DB Resetting ...
[01/10 19:10:14   1279s]     Reset timing graph done.
[01/10 19:10:14   1279s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:10:14   1279s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/10 19:10:14   1279s]     Set dirty flag on 0 instances, 0 nets
[01/10 19:10:14   1279s]   PostConditioning done.
[01/10 19:10:14   1279s] Net route status summary:
[01/10 19:10:14   1279s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=39, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:10:14   1279s]   Non-clock: 10681 (unrouted=191, trialRouted=10490, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:10:14   1279s]   Update timing and DAG stats after post-conditioning...
[01/10 19:10:14   1279s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:10:14   1279s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:10:14   1279s] End AAE Lib Interpolated Model. (MEM=3157.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:10:14   1279s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:14   1279s]   Clock DAG stats after post-conditioning:
[01/10 19:10:14   1279s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:14   1279s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:14   1279s]     misc counts      : r=1, pp=0
[01/10 19:10:14   1279s]     cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:14   1279s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:14   1279s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:14   1279s]     wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:14   1279s]     wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:14   1279s]     hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:14   1279s]   Clock DAG net violations after post-conditioning:
[01/10 19:10:14   1279s]     Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:14   1279s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/10 19:10:14   1279s]     Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:14   1279s]     Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:14   1279s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/10 19:10:14   1279s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:14   1279s]   Clock DAG hash after post-conditioning: 18200942733924267003 6661962335376295937
[01/10 19:10:14   1279s]   CTS services accumulated run-time stats after post-conditioning:
[01/10 19:10:14   1279s]     delay calculator: calls=27072, total_wall_time=1.480s, mean_wall_time=0.055ms
[01/10 19:10:14   1279s]     legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:14   1279s]     steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:14   1279s]   Primary reporting skew groups after post-conditioning:
[01/10 19:10:14   1279s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]         min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:14   1279s]         max path sink: reg_op2_reg[17]/CK
[01/10 19:10:14   1279s]   Skew group summary after post-conditioning:
[01/10 19:10:14   1279s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:14   1279s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.9 real=0:00:02.9)
[01/10 19:10:14   1279s]   Setting CTS place status to fixed for clock tree and sinks.
[01/10 19:10:14   1279s]   numClockCells = 40, numClockCellsFixed = 40, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/10 19:10:14   1279s]   Post-balance tidy up or trial balance steps...
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG stats at end of CTS:
[01/10 19:10:14   1280s]   ==============================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   --------------------------------------------------------
[01/10 19:10:14   1280s]   Cell type                 Count    Area      Capacitance
[01/10 19:10:14   1280s]   --------------------------------------------------------
[01/10 19:10:14   1280s]   Buffers                    38      90.288       0.015
[01/10 19:10:14   1280s]   Inverters                   0       0.000       0.000
[01/10 19:10:14   1280s]   Integrated Clock Gates      0       0.000       0.000
[01/10 19:10:14   1280s]   Discrete Clock Gates        0       0.000       0.000
[01/10 19:10:14   1280s]   Clock Logic                 0       0.000       0.000
[01/10 19:10:14   1280s]   All                        38      90.288       0.015
[01/10 19:10:14   1280s]   --------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG sink counts at end of CTS:
[01/10 19:10:14   1280s]   ====================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -------------------------
[01/10 19:10:14   1280s]   Sink type           Count
[01/10 19:10:14   1280s]   -------------------------
[01/10 19:10:14   1280s]   Regular             1961
[01/10 19:10:14   1280s]   Enable Latch           0
[01/10 19:10:14   1280s]   Load Capacitance       0
[01/10 19:10:14   1280s]   Antenna Diode          0
[01/10 19:10:14   1280s]   Node Sink              0
[01/10 19:10:14   1280s]   Total               1961
[01/10 19:10:14   1280s]   -------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG wire lengths at end of CTS:
[01/10 19:10:14   1280s]   =====================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   --------------------
[01/10 19:10:14   1280s]   Type     Wire Length
[01/10 19:10:14   1280s]   --------------------
[01/10 19:10:14   1280s]   Top          0.000
[01/10 19:10:14   1280s]   Trunk      733.765
[01/10 19:10:14   1280s]   Leaf      7380.540
[01/10 19:10:14   1280s]   Total     8114.305
[01/10 19:10:14   1280s]   --------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG hp wire lengths at end of CTS:
[01/10 19:10:14   1280s]   ========================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -----------------------
[01/10 19:10:14   1280s]   Type     hp Wire Length
[01/10 19:10:14   1280s]   -----------------------
[01/10 19:10:14   1280s]   Top            0.000
[01/10 19:10:14   1280s]   Trunk        436.480
[01/10 19:10:14   1280s]   Leaf        2434.305
[01/10 19:10:14   1280s]   Total       2870.785
[01/10 19:10:14   1280s]   -----------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG capacitances at end of CTS:
[01/10 19:10:14   1280s]   =====================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   --------------------------------
[01/10 19:10:14   1280s]   Type     Gate     Wire     Total
[01/10 19:10:14   1280s]   --------------------------------
[01/10 19:10:14   1280s]   Top      0.000    0.000    0.000
[01/10 19:10:14   1280s]   Trunk    0.015    0.061    0.076
[01/10 19:10:14   1280s]   Leaf     0.413    0.605    1.018
[01/10 19:10:14   1280s]   Total    0.427    0.666    1.094
[01/10 19:10:14   1280s]   --------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG sink capacitances at end of CTS:
[01/10 19:10:14   1280s]   ==========================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -----------------------------------------------
[01/10 19:10:14   1280s]   Total    Average    Std. Dev.    Min      Max
[01/10 19:10:14   1280s]   -----------------------------------------------
[01/10 19:10:14   1280s]   0.413     0.000       0.000      0.000    0.000
[01/10 19:10:14   1280s]   -----------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG net violations at end of CTS:
[01/10 19:10:14   1280s]   =======================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/10 19:10:14   1280s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Remaining Transition    ns        18       0.006       0.003      0.103    [0.010, 0.009, 0.009, 0.009, 0.008, 0.007, 0.007, 0.007, 0.006, 0.006, ...]
[01/10 19:10:14   1280s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/10 19:10:14   1280s]   ====================================================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/10 19:10:14   1280s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Trunk       0.200       4       0.174       0.019      0.149    0.192    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
[01/10 19:10:14   1280s]   Leaf        0.200      35       0.198       0.011      0.164    0.210    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:14   1280s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG library cell distribution at end of CTS:
[01/10 19:10:14   1280s]   ==================================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -----------------------------------------
[01/10 19:10:14   1280s]   Name        Type      Inst     Inst Area 
[01/10 19:10:14   1280s]                         Count    (um^2)
[01/10 19:10:14   1280s]   -----------------------------------------
[01/10 19:10:14   1280s]   CLKBUFX4    buffer     36        86.184
[01/10 19:10:14   1280s]   CLKBUFX3    buffer      2         4.104
[01/10 19:10:14   1280s]   -----------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Clock DAG hash at end of CTS: 18200942733924267003 6661962335376295937
[01/10 19:10:14   1280s]   CTS services accumulated run-time stats at end of CTS:
[01/10 19:10:14   1280s]     delay calculator: calls=27072, total_wall_time=1.480s, mean_wall_time=0.055ms
[01/10 19:10:14   1280s]     legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:14   1280s]     steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Primary reporting skew groups summary at end of CTS:
[01/10 19:10:14   1280s]   ====================================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.406     0.436     0.030       0.200         0.003           0.002           0.425        0.008     100% {0.406, 0.436}
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Skew group summary at end of CTS:
[01/10 19:10:14   1280s]   =================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.406     0.436     0.030       0.200         0.003           0.002           0.425        0.008     100% {0.406, 0.436}
[01/10 19:10:14   1280s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Found a total of 1076 clock tree pins with a slew violation.
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/10 19:10:14   1280s]   ======================================================================
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Target and measured clock slews (in ns):
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/10 19:10:14   1280s]                                           amount     target  achieved  touch  net?   source    
[01/10 19:10:14   1280s]                                                                        net?                    
[01/10 19:10:14   1280s]   -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[30][16]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[30][17]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][15]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][16]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  cpuregs_reg[31][17]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[15]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[16]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[17]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  reg_op2_reg[26]/CK
[01/10 19:10:14   1280s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  CTS_ccl_a_buf_00101/Y
[01/10 19:10:14   1280s]   -------------------------------------------------------------------------------------------------------------------
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Target sources:
[01/10 19:10:14   1280s]   auto extracted - target was extracted from SDC.
[01/10 19:10:14   1280s]   auto computed - target was computed when balancing trees.
[01/10 19:10:14   1280s]   explicit - target is explicitly set via target_max_trans property.
[01/10 19:10:14   1280s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/10 19:10:14   1280s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/10 19:10:14   1280s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/10 19:10:14   1280s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/10 19:10:14   1280s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   
[01/10 19:10:14   1280s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:14   1280s] Synthesizing clock trees done.
[01/10 19:10:14   1280s] Tidy Up And Update Timing...
[01/10 19:10:14   1280s] External - Set all clocks to propagated mode...
[01/10 19:10:14   1280s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[01/10 19:10:14   1280s]  * The following are in propagated mode:
[01/10 19:10:14   1280s]    - Root pin clk of SDC clock clk in view default_emulate_view
[01/10 19:10:14   1280s] 
[01/10 19:10:14   1280s] Setting all clocks to propagated mode.
[01/10 19:10:15   1280s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/10 19:10:15   1280s] Clock DAG stats after update timingGraph:
[01/10 19:10:15   1280s]   cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:10:15   1280s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:10:15   1280s]   misc counts      : r=1, pp=0
[01/10 19:10:15   1280s]   cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:10:15   1280s]   cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:10:15   1280s]   sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:10:15   1280s]   wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.605pF, total=0.666pF
[01/10 19:10:15   1280s]   wire lengths     : top=0.000um, trunk=733.765um, leaf=7380.540um, total=8114.305um
[01/10 19:10:15   1280s]   hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:10:15   1280s] Clock DAG net violations after update timingGraph:
[01/10 19:10:15   1280s]   Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.006ns sd=0.003ns sum=0.103ns
[01/10 19:10:15   1280s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/10 19:10:15   1280s]   Trunk : target=0.200ns count=4 avg=0.174ns sd=0.019ns min=0.149ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/10 19:10:15   1280s]   Leaf  : target=0.200ns count=35 avg=0.198ns sd=0.011ns min=0.164ns max=0.210ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns} {18 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:10:15   1280s] Clock DAG library cell distribution after update timingGraph {count}:
[01/10 19:10:15   1280s]    Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:10:15   1280s] Clock DAG hash after update timingGraph: 18200942733924267003 6661962335376295937
[01/10 19:10:15   1280s] CTS services accumulated run-time stats after update timingGraph:
[01/10 19:10:15   1280s]   delay calculator: calls=27072, total_wall_time=1.480s, mean_wall_time=0.055ms
[01/10 19:10:15   1280s]   legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:10:15   1280s]   steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:10:15   1280s] Primary reporting skew groups after update timingGraph:
[01/10 19:10:15   1280s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:15   1280s]       min path sink: genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:10:15   1280s]       max path sink: reg_op2_reg[17]/CK
[01/10 19:10:15   1280s] Skew group summary after update timingGraph:
[01/10 19:10:15   1280s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.406, max=0.436, avg=0.425, sd=0.008], skew [0.030 vs 0.200], 100% {0.406, 0.436} (wid=0.004 ws=0.003) (gid=0.434 gs=0.030)
[01/10 19:10:15   1280s] Logging CTS constraint violations...
[01/10 19:10:15   1280s]   Clock tree clk has 18 slew violations.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00101 (a lib_cell CLKBUFX4) at (61.400,138.130), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00101/Y with a slew time target of 0.200ns. Achieved a slew time of 0.210ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00099 (a lib_cell CLKBUFX4) at (57.600,110.770), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00099/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell CTS_ccl_a_buf_00087 (a lib_cell CLKBUFX4) at (174.000,81.700), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00087/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 65 slew violations below cell CTS_ccl_a_buf_00091 (a lib_cell CLKBUFX4) at (50.400,105.640), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00091/Y with a slew time target of 0.200ns. Achieved a slew time of 0.209ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00094 (a lib_cell CLKBUFX4) at (51.200,174.040), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00094/Y with a slew time target of 0.200ns. Achieved a slew time of 0.208ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00102 (a lib_cell CLKBUFX4) at (53.600,81.700), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00102/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00088 (a lib_cell CLKBUFX4) at (151.600,93.670), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00088/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00100 (a lib_cell CLKBUFX4) at (61.000,144.970), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00100/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00096 (a lib_cell CLKBUFX4) at (78.800,141.550), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00096/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 62 slew violations below cell CTS_ccl_a_buf_00090 (a lib_cell CLKBUFX4) at (48.000,143.260), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00090/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00082 (a lib_cell CLKBUFX4) at (100.200,192.850), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00082/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00105 (a lib_cell CLKBUFX4) at (57.600,186.010), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00105/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00103 (a lib_cell CLKBUFX4) at (68.600,57.760), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00103/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00104 (a lib_cell CLKBUFX4) at (53.200,32.110), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00104/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (114.000,196.270), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00078/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00098 (a lib_cell CLKBUFX4) at (196.400,90.250), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00098/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell CTS_ccl_a_buf_00093 (a lib_cell CLKBUFX4) at (52.600,61.180), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00093/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell CTS_ccl_a_buf_00083 (a lib_cell CLKBUFX4) at (87.600,88.540), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00083/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Type 'man IMPCCOPT-1007' for more detail.
[01/10 19:10:15   1280s] Logging CTS constraint violations done.
[01/10 19:10:15   1280s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/10 19:10:15   1280s] Runtime done. (took cpu=0:00:52.8 real=0:00:52.6)
[01/10 19:10:15   1280s] Runtime Report Coverage % = 99.9
[01/10 19:10:15   1280s] Runtime Summary
[01/10 19:10:15   1280s] ===============
[01/10 19:10:15   1280s] Clock Runtime:  (49%) Core CTS          25.82 (Init 2.23, Construction 6.18, Implementation 10.76, eGRPC 2.42, PostConditioning 2.89, Other 1.33)
[01/10 19:10:15   1280s] Clock Runtime:  (42%) CTS services      22.58 (RefinePlace 1.24, EarlyGlobalClock 1.38, NanoRoute 19.20, ExtractRC 0.76, TimingAnalysis 0.00)
[01/10 19:10:15   1280s] Clock Runtime:   (7%) Other CTS          4.18 (Init 1.50, CongRepair/EGR-DP 2.10, TimingUpdate 0.58, Other 0.00)
[01/10 19:10:15   1280s] Clock Runtime: (100%) Total             52.58
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Runtime Summary:
[01/10 19:10:15   1280s] ================
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s] wall   % time  children  called  name
[01/10 19:10:15   1280s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s] 52.62  100.00   52.62      0       
[01/10 19:10:15   1280s] 52.62  100.00   52.58      1     Runtime
[01/10 19:10:15   1280s]  0.21    0.40    0.21      1     CCOpt::Phase::Initialization
[01/10 19:10:15   1280s]  0.21    0.40    0.20      1       Check Prerequisites
[01/10 19:10:15   1280s]  0.20    0.38    0.00      1         Leaving CCOpt scope - CheckPlace
[01/10 19:10:15   1280s]  3.37    6.40    3.33      1     CCOpt::Phase::PreparingToBalance
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/10 19:10:15   1280s]  1.30    2.47    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/10 19:10:15   1280s]  0.13    0.25    0.08      1       Legalization setup
[01/10 19:10:15   1280s]  0.08    0.15    0.00      1         Leaving CCOpt scope - Initializing placement interface
[01/10 19:10:15   1280s]  1.90    3.60    0.00      1       Validating CTS configuration
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1         Checking module port directions
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/10 19:10:15   1280s]  0.16    0.31    0.12      1     Preparing To Balance
[01/10 19:10:15   1280s]  0.05    0.09    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:10:15   1280s]  0.07    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:10:15   1280s]  8.83   16.77    8.83      1     CCOpt::Phase::Construction
[01/10 19:10:15   1280s]  6.28   11.94    6.27      1       Stage::Clustering
[01/10 19:10:15   1280s]  3.99    7.59    3.93      1         Clustering
[01/10 19:10:15   1280s]  0.02    0.04    0.00      1           Initialize for clustering
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/10 19:10:15   1280s]  3.09    5.87    0.07      1           Bottom-up phase
[01/10 19:10:15   1280s]  0.07    0.13    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  0.82    1.56    0.77      1           Legalizing clock trees
[01/10 19:10:15   1280s]  0.63    1.19    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/10 19:10:15   1280s]  0.03    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:10:15   1280s]  0.04    0.09    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/10 19:10:15   1280s]  0.07    0.14    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  2.28    4.33    2.14      1         CongRepair After Initial Clustering
[01/10 19:10:15   1280s]  1.78    3.39    1.57      1           Leaving CCOpt scope - Early Global Route
[01/10 19:10:15   1280s]  0.57    1.08    0.00      1             Early Global Route - eGR only step
[01/10 19:10:15   1280s]  1.00    1.90    0.00      1             Congestion Repair
[01/10 19:10:15   1280s]  0.24    0.45    0.00      1           Leaving CCOpt scope - extractRC
[01/10 19:10:15   1280s]  0.12    0.23    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  0.16    0.31    0.16      1       Stage::DRV Fixing
[01/10 19:10:15   1280s]  0.07    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[01/10 19:10:15   1280s]  0.09    0.17    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/10 19:10:15   1280s]  2.38    4.53    2.37      1       Stage::Insertion Delay Reduction
[01/10 19:10:15   1280s]  0.05    0.09    0.00      1         Removing unnecessary root buffering
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1         Removing unconstrained drivers
[01/10 19:10:15   1280s]  0.10    0.19    0.00      1         Reducing insertion delay 1
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1         Removing longest path buffering
[01/10 19:10:15   1280s]  2.14    4.07    0.00      1         Reducing insertion delay 2
[01/10 19:10:15   1280s] 10.88   20.67   10.88      1     CCOpt::Phase::Implementation
[01/10 19:10:15   1280s]  0.70    1.34    0.69      1       Stage::Reducing Power
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1         Improving clock tree routing
[01/10 19:10:15   1280s]  0.58    1.10    0.00      1         Reducing clock tree power 1
[01/10 19:10:15   1280s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/10 19:10:15   1280s]  0.07    0.14    0.00      1         Reducing clock tree power 2
[01/10 19:10:15   1280s]  1.26    2.39    1.18      1       Stage::Balancing
[01/10 19:10:15   1280s]  0.72    1.38    0.68      1         Approximately balancing fragments step
[01/10 19:10:15   1280s]  0.24    0.45    0.00      1           Resolve constraints - Approximately balancing fragments
[01/10 19:10:15   1280s]  0.08    0.15    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/10 19:10:15   1280s]  0.07    0.13    0.00      1           Moving gates to improve sub-tree skew
[01/10 19:10:15   1280s]  0.23    0.44    0.00      1           Approximately balancing fragments bottom up
[01/10 19:10:15   1280s]  0.06    0.11    0.00      1           Approximately balancing fragments, wire and cell delays
[01/10 19:10:15   1280s]  0.10    0.18    0.00      1         Improving fragments clock skew
[01/10 19:10:15   1280s]  0.23    0.44    0.18      1         Approximately balancing step
[01/10 19:10:15   1280s]  0.12    0.23    0.00      1           Resolve constraints - Approximately balancing
[01/10 19:10:15   1280s]  0.06    0.12    0.00      1           Approximately balancing, wire and cell delays
[01/10 19:10:15   1280s]  0.05    0.09    0.00      1         Fixing clock tree overload
[01/10 19:10:15   1280s]  0.08    0.14    0.00      1         Approximately balancing paths
[01/10 19:10:15   1280s]  8.74   16.61    8.66      1       Stage::Polishing
[01/10 19:10:15   1280s]  0.12    0.22    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1         Merging balancing drivers for power
[01/10 19:10:15   1280s]  0.09    0.17    0.00      1         Improving clock skew
[01/10 19:10:15   1280s]  5.65   10.73    5.53      1         Moving gates to reduce wire capacitance
[01/10 19:10:15   1280s]  0.05    0.10    0.00      2           Artificially removing short and long paths
[01/10 19:10:15   1280s]  0.72    1.36    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/10 19:10:15   1280s]  2.76    5.24    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/10 19:10:15   1280s]  0.32    0.60    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/10 19:10:15   1280s]  0.00    0.01    0.00      1             Legalizing clock trees
[01/10 19:10:15   1280s]  1.69    3.21    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/10 19:10:15   1280s]  0.39    0.74    0.02      1         Reducing clock tree power 3
[01/10 19:10:15   1280s]  0.02    0.04    0.00      1           Artificially removing short and long paths
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/10 19:10:15   1280s]  0.08    0.15    0.00      1         Improving insertion delay
[01/10 19:10:15   1280s]  2.29    4.36    2.15      1         Wire Opt OverFix
[01/10 19:10:15   1280s]  2.11    4.02    2.05      1           Wire Reduction extra effort
[01/10 19:10:15   1280s]  0.03    0.06    0.00      1             Artificially removing short and long paths
[01/10 19:10:15   1280s]  0.02    0.04    0.00      1             Global shorten wires A0
[01/10 19:10:15   1280s]  1.68    3.19    0.00      2             Move For Wirelength - core
[01/10 19:10:15   1280s]  0.01    0.02    0.00      1             Global shorten wires A1
[01/10 19:10:15   1280s]  0.21    0.39    0.00      1             Global shorten wires B
[01/10 19:10:15   1280s]  0.10    0.19    0.00      1             Move For Wirelength - branch
[01/10 19:10:15   1280s]  0.03    0.07    0.03      1           Optimizing orientation
[01/10 19:10:15   1280s]  0.03    0.07    0.00      1             FlipOpt
[01/10 19:10:15   1280s]  0.18    0.33    0.15      1       Stage::Updating netlist
[01/10 19:10:15   1280s]  0.03    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:10:15   1280s]  0.12    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/10 19:10:15   1280s]  3.79    7.21    3.52      1     CCOpt::Phase::eGRPC
[01/10 19:10:15   1280s]  0.68    1.29    0.60      1       Leaving CCOpt scope - Routing Tools
[01/10 19:10:15   1280s]  0.60    1.14    0.00      1         Early Global Route - eGR only step
[01/10 19:10:15   1280s]  0.27    0.52    0.00      1       Leaving CCOpt scope - extractRC
[01/10 19:10:15   1280s]  0.07    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:10:15   1280s]  0.13    0.25    0.13      1       Reset bufferability constraints
[01/10 19:10:15   1280s]  0.13    0.25    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  0.09    0.17    0.04      1       eGRPC Moving buffers
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1         Violation analysis
[01/10 19:10:15   1280s]  0.10    0.20    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/10 19:10:15   1280s]  0.02    0.04    0.00      1         Artificially removing long paths
[01/10 19:10:15   1280s]  0.18    0.35    0.00      1       eGRPC Fixing DRVs
[01/10 19:10:15   1280s]  0.03    0.05    0.00      1       Reconnecting optimized routes
[01/10 19:10:15   1280s]  0.04    0.07    0.00      1       Violation analysis
[01/10 19:10:15   1280s]  1.38    2.63    0.00      1       Moving clock insts towards fanout
[01/10 19:10:15   1280s]  0.04    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/10 19:10:15   1280s]  0.50    0.95    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/10 19:10:15   1280s] 21.64   41.12   21.50      1     CCOpt::Phase::Routing
[01/10 19:10:15   1280s] 21.12   40.13   20.89      1       Leaving CCOpt scope - Routing Tools
[01/10 19:10:15   1280s]  0.59    1.12    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/10 19:10:15   1280s] 19.20   36.49    0.00      1         NanoRoute
[01/10 19:10:15   1280s]  1.10    2.09    0.00      1         Route Remaining Unrouted Nets
[01/10 19:10:15   1280s]  0.24    0.46    0.00      1       Leaving CCOpt scope - extractRC
[01/10 19:10:15   1280s]  0.14    0.26    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  2.89    5.49    2.72      1     CCOpt::Phase::PostConditioning
[01/10 19:10:15   1280s]  0.09    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/10 19:10:15   1280s]  0.20    0.38    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/10 19:10:15   1280s]  0.19    0.37    0.00      1       Recomputing CTS skew targets
[01/10 19:10:15   1280s]  0.75    1.43    0.00      1       PostConditioning Fixing DRVs
[01/10 19:10:15   1280s]  1.27    2.41    0.00      1       Buffering to fix DRVs
[01/10 19:10:15   1280s]  0.06    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/10 19:10:15   1280s]  0.03    0.06    0.00      1       Reconnecting optimized routes
[01/10 19:10:15   1280s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/10 19:10:15   1280s]  0.12    0.24    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/10 19:10:15   1280s]  0.13    0.24    0.00      1     Post-balance tidy up or trial balance steps
[01/10 19:10:15   1280s]  0.69    1.31    0.58      1     Tidy Up And Update Timing
[01/10 19:10:15   1280s]  0.58    1.11    0.00      1       External - Set all clocks to propagated mode
[01/10 19:10:15   1280s] --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/10 19:10:15   1280s] Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:10:15   1280s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3165.4M, EPOCH TIME: 1704906615.698875
[01/10 19:10:15   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:10:15   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1280s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.063, MEM:3124.4M, EPOCH TIME: 1704906615.762331
[01/10 19:10:15   1280s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:10:15   1280s] *** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:52.7/0:00:52.5 (1.0), totSession cpu/real = 0:21:20.9/2:22:10.8 (0.2), mem = 3124.4M
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] =============================================================================================
[01/10 19:10:15   1280s]  Step TAT Report : CTS #1 / ccopt_design #2                                     21.35-s114_1
[01/10 19:10:15   1280s] =============================================================================================
[01/10 19:10:15   1280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:15   1280s] ---------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:15   1280s] [ IncrReplace            ]      1   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:10:15   1280s] [ EarlyGlobalRoute       ]      5   0:00:03.8  (   7.3 % )     0:00:03.8 /  0:00:03.8    1.0
[01/10 19:10:15   1280s] [ DetailRoute            ]      1   0:00:13.7  (  26.2 % )     0:00:13.7 /  0:00:13.7    1.0
[01/10 19:10:15   1280s] [ ExtractRC              ]      3   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:10:15   1280s] [ MISC                   ]          0:00:33.2  (  63.3 % )     0:00:33.2 /  0:00:33.5    1.0
[01/10 19:10:15   1280s] ---------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s]  CTS #1 TOTAL                       0:00:52.5  ( 100.0 % )     0:00:52.5 /  0:00:52.7    1.0
[01/10 19:10:15   1280s] ---------------------------------------------------------------------------------------------
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] Synthesizing clock trees with CCOpt done.
[01/10 19:10:15   1280s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 19:10:15   1280s] Type 'man IMPSP-9025' for more detail.
[01/10 19:10:15   1280s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2085.8M, totSessionCpu=0:21:21 **
[01/10 19:10:15   1280s] GigaOpt running with 1 threads.
[01/10 19:10:15   1280s] *** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:20.9/2:22:10.8 (0.2), mem = 3122.4M
[01/10 19:10:15   1280s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:10:15   1280s] Summary for sequential cells identification: 
[01/10 19:10:15   1280s]   Identified SBFF number: 104
[01/10 19:10:15   1280s]   Identified MBFF number: 0
[01/10 19:10:15   1280s]   Identified SB Latch number: 0
[01/10 19:10:15   1280s]   Identified MB Latch number: 0
[01/10 19:10:15   1280s]   Not identified SBFF number: 16
[01/10 19:10:15   1280s]   Not identified MBFF number: 0
[01/10 19:10:15   1280s]   Not identified SB Latch number: 0
[01/10 19:10:15   1280s]   Not identified MB Latch number: 0
[01/10 19:10:15   1280s]   Number of sequential cells which are not FFs: 32
[01/10 19:10:15   1280s]  Visiting view : default_emulate_view
[01/10 19:10:15   1280s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:10:15   1280s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:15   1280s]  Visiting view : default_emulate_view
[01/10 19:10:15   1280s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:10:15   1280s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:15   1280s] TLC MultiMap info (StdDelay):
[01/10 19:10:15   1280s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:10:15   1280s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:10:15   1280s]  Setting StdDelay to: 38ps
[01/10 19:10:15   1280s] 
[01/10 19:10:15   1280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:10:15   1280s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 19:10:15   1280s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.4M, EPOCH TIME: 1704906615.863547
[01/10 19:10:15   1280s] Processing tracks to init pin-track alignment.
[01/10 19:10:15   1280s] z: 2, totalTracks: 1
[01/10 19:10:15   1280s] z: 4, totalTracks: 1
[01/10 19:10:15   1280s] z: 6, totalTracks: 1
[01/10 19:10:15   1280s] z: 8, totalTracks: 1
[01/10 19:10:15   1280s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:15   1281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3126.4M, EPOCH TIME: 1704906615.878319
[01/10 19:10:15   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1281s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:15   1281s] 
[01/10 19:10:15   1281s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:15   1281s] OPERPROF:     Starting CMU at level 3, MEM:3126.4M, EPOCH TIME: 1704906615.929841
[01/10 19:10:15   1281s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3126.4M, EPOCH TIME: 1704906615.931507
[01/10 19:10:15   1281s] 
[01/10 19:10:15   1281s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:10:15   1281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:3126.4M, EPOCH TIME: 1704906615.933021
[01/10 19:10:15   1281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3126.4M, EPOCH TIME: 1704906615.933102
[01/10 19:10:15   1281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1704906615.933180
[01/10 19:10:15   1281s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3126.4MB).
[01/10 19:10:15   1281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:3126.4M, EPOCH TIME: 1704906615.935183
[01/10 19:10:15   1281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3126.4M, EPOCH TIME: 1704906615.935283
[01/10 19:10:15   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:15   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:15   1281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:3122.4M, EPOCH TIME: 1704906615.993058
[01/10 19:10:15   1281s] 
[01/10 19:10:15   1281s] Creating Lib Analyzer ...
[01/10 19:10:16   1281s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 19:10:16   1281s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 19:10:16   1281s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:10:16   1281s] 
[01/10 19:10:16   1281s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:16   1281s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:22 mem=3132.4M
[01/10 19:10:16   1281s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:22 mem=3132.4M
[01/10 19:10:16   1281s] Creating Lib Analyzer, finished. 
[01/10 19:10:16   1281s] Effort level <high> specified for reg2reg path_group
[01/10 19:10:16   1282s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2094.9M, totSessionCpu=0:21:22 **
[01/10 19:10:16   1282s] *** optDesign -postCTS ***
[01/10 19:10:16   1282s] DRC Margin: user margin 0.0; extra margin 0.2
[01/10 19:10:16   1282s] Hold Target Slack: user slack 0
[01/10 19:10:17   1282s] Setup Target Slack: user slack 0; extra slack 0.0
[01/10 19:10:17   1282s] setUsefulSkewMode -ecoRoute false
[01/10 19:10:17   1282s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3134.4M, EPOCH TIME: 1704906617.011611
[01/10 19:10:17   1282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:17   1282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:3134.4M, EPOCH TIME: 1704906617.044711
[01/10 19:10:17   1282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:17   1282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] Multi-VT timing optimization disabled based on library information.
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:10:17   1282s] Deleting Lib Analyzer.
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Deleting Cell Server End ...
[01/10 19:10:17   1282s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:10:17   1282s] Summary for sequential cells identification: 
[01/10 19:10:17   1282s]   Identified SBFF number: 104
[01/10 19:10:17   1282s]   Identified MBFF number: 0
[01/10 19:10:17   1282s]   Identified SB Latch number: 0
[01/10 19:10:17   1282s]   Identified MB Latch number: 0
[01/10 19:10:17   1282s]   Not identified SBFF number: 16
[01/10 19:10:17   1282s]   Not identified MBFF number: 0
[01/10 19:10:17   1282s]   Not identified SB Latch number: 0
[01/10 19:10:17   1282s]   Not identified MB Latch number: 0
[01/10 19:10:17   1282s]   Number of sequential cells which are not FFs: 32
[01/10 19:10:17   1282s]  Visiting view : default_emulate_view
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:17   1282s]  Visiting view : default_emulate_view
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:17   1282s] TLC MultiMap info (StdDelay):
[01/10 19:10:17   1282s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:10:17   1282s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:10:17   1282s]  Setting StdDelay to: 38ps
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Deleting Cell Server End ...
[01/10 19:10:17   1282s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3134.4M, EPOCH TIME: 1704906617.131867
[01/10 19:10:17   1282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] All LLGs are deleted
[01/10 19:10:17   1282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:17   1282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3134.4M, EPOCH TIME: 1704906617.132062
[01/10 19:10:17   1282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3134.4M, EPOCH TIME: 1704906617.132125
[01/10 19:10:17   1282s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3124.4M, EPOCH TIME: 1704906617.133296
[01/10 19:10:17   1282s] Start to check current routing status for nets...
[01/10 19:10:17   1282s] All nets are already routed correctly.
[01/10 19:10:17   1282s] End to check current routing status for nets (mem=3124.4M)
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] Creating Lib Analyzer ...
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:10:17   1282s] Summary for sequential cells identification: 
[01/10 19:10:17   1282s]   Identified SBFF number: 104
[01/10 19:10:17   1282s]   Identified MBFF number: 0
[01/10 19:10:17   1282s]   Identified SB Latch number: 0
[01/10 19:10:17   1282s]   Identified MB Latch number: 0
[01/10 19:10:17   1282s]   Not identified SBFF number: 16
[01/10 19:10:17   1282s]   Not identified MBFF number: 0
[01/10 19:10:17   1282s]   Not identified SB Latch number: 0
[01/10 19:10:17   1282s]   Not identified MB Latch number: 0
[01/10 19:10:17   1282s]   Number of sequential cells which are not FFs: 32
[01/10 19:10:17   1282s]  Visiting view : default_emulate_view
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:17   1282s]  Visiting view : default_emulate_view
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:10:17   1282s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:10:17   1282s] TLC MultiMap info (StdDelay):
[01/10 19:10:17   1282s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:10:17   1282s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/10 19:10:17   1282s]  Setting StdDelay to: 41.7ps
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:10:17   1282s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:10:17   1282s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:10:17   1282s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:10:17   1282s] 
[01/10 19:10:17   1282s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:17   1282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:23 mem=3136.4M
[01/10 19:10:17   1282s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:23 mem=3136.4M
[01/10 19:10:17   1282s] Creating Lib Analyzer, finished. 
[01/10 19:10:17   1282s] #optDebug: Start CG creation (mem=3165.1M)
[01/10 19:10:17   1282s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/10 19:10:17   1282s] (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgPrt (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgEgp (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgPbk (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgNrb(cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgObs (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgCon (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s]  ...processing cgPdm (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:17   1282s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3343.2M)
[01/10 19:10:18   1283s] Compute RC Scale Done ...
[01/10 19:10:18   1283s] All LLGs are deleted
[01/10 19:10:18   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:18   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:18   1283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3333.6M, EPOCH TIME: 1704906618.165414
[01/10 19:10:18   1283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3333.6M, EPOCH TIME: 1704906618.165672
[01/10 19:10:18   1283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3333.6M, EPOCH TIME: 1704906618.167624
[01/10 19:10:18   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:18   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:18   1283s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3333.6M, EPOCH TIME: 1704906618.169055
[01/10 19:10:18   1283s] Max number of tech site patterns supported in site array is 256.
[01/10 19:10:18   1283s] Core basic site is CoreSite
[01/10 19:10:18   1283s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3333.6M, EPOCH TIME: 1704906618.196857
[01/10 19:10:18   1283s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:10:18   1283s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:10:18   1283s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:3333.6M, EPOCH TIME: 1704906618.199184
[01/10 19:10:18   1283s] Fast DP-INIT is on for default
[01/10 19:10:18   1283s] Atter site array init, number of instance map data is 0.
[01/10 19:10:18   1283s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:3333.6M, EPOCH TIME: 1704906618.202403
[01/10 19:10:18   1283s] 
[01/10 19:10:18   1283s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:18   1283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:3333.6M, EPOCH TIME: 1704906618.206435
[01/10 19:10:18   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:18   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:18   1283s] Starting delay calculation for Setup views
[01/10 19:10:18   1283s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:10:18   1283s] #################################################################################
[01/10 19:10:18   1283s] # Design Stage: PreRoute
[01/10 19:10:18   1283s] # Design Name: picorv32
[01/10 19:10:18   1283s] # Design Mode: 45nm
[01/10 19:10:18   1283s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:10:18   1283s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:10:18   1283s] # Signoff Settings: SI Off 
[01/10 19:10:18   1283s] #################################################################################
[01/10 19:10:18   1283s] Calculate delays in Single mode...
[01/10 19:10:18   1283s] Topological Sorting (REAL = 0:00:00.0, MEM = 3331.6M, InitMEM = 3331.6M)
[01/10 19:10:18   1283s] Start delay calculation (fullDC) (1 T). (MEM=3331.64)
[01/10 19:10:18   1283s] End AAE Lib Interpolated Model. (MEM=3343.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:10:21   1286s] Total number of fetched objects 10547
[01/10 19:10:21   1286s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:10:21   1286s] End delay calculation. (MEM=3311.88 CPU=0:00:02.2 REAL=0:00:02.0)
[01/10 19:10:21   1286s] End delay calculation (fullDC). (MEM=3311.88 CPU=0:00:02.8 REAL=0:00:03.0)
[01/10 19:10:21   1286s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 3311.9M) ***
[01/10 19:10:21   1286s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:21:27 mem=3311.9M)
[01/10 19:10:22   1287s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.958  |  2.367  |  1.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3327.1M, EPOCH TIME: 1704906622.408356
[01/10 19:10:22   1287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] 
[01/10 19:10:22   1287s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:22   1287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:3327.1M, EPOCH TIME: 1704906622.462987
[01/10 19:10:22   1287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:22   1287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] Density: 71.490%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2207.1M, totSessionCpu=0:21:28 **
[01/10 19:10:22   1287s] *** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:21:27.6/2:22:17.5 (0.2), mem = 3224.1M
[01/10 19:10:22   1287s] 
[01/10 19:10:22   1287s] =============================================================================================
[01/10 19:10:22   1287s]  Step TAT Report : InitOpt #1 / ccopt_design #2                                 21.35-s114_1
[01/10 19:10:22   1287s] =============================================================================================
[01/10 19:10:22   1287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:22   1287s] ---------------------------------------------------------------------------------------------
[01/10 19:10:22   1287s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:22   1287s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:04.3 /  0:00:04.3    1.0
[01/10 19:10:22   1287s] [ DrvReport              ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:10:22   1287s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 19:10:22   1287s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  18.7 % )     0:00:01.3 /  0:00:01.3    1.0
[01/10 19:10:22   1287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:22   1287s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:22   1287s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:22   1287s] [ TimingUpdate           ]      1   0:00:00.6  (   9.6 % )     0:00:03.6 /  0:00:03.6    1.0
[01/10 19:10:22   1287s] [ FullDelayCalc          ]      1   0:00:03.0  (  44.7 % )     0:00:03.0 /  0:00:03.0    1.0
[01/10 19:10:22   1287s] [ TimingReport           ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:10:22   1287s] [ MISC                   ]          0:00:00.9  (  14.2 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:10:22   1287s] ---------------------------------------------------------------------------------------------
[01/10 19:10:22   1287s]  InitOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[01/10 19:10:22   1287s] ---------------------------------------------------------------------------------------------
[01/10 19:10:22   1287s] 
[01/10 19:10:22   1287s] ** INFO : this run is activating low effort ccoptDesign flow
[01/10 19:10:22   1287s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:10:22   1287s] ### Creating PhyDesignMc. totSessionCpu=0:21:28 mem=3224.1M
[01/10 19:10:22   1287s] OPERPROF: Starting DPlace-Init at level 1, MEM:3224.1M, EPOCH TIME: 1704906622.477317
[01/10 19:10:22   1287s] Processing tracks to init pin-track alignment.
[01/10 19:10:22   1287s] z: 2, totalTracks: 1
[01/10 19:10:22   1287s] z: 4, totalTracks: 1
[01/10 19:10:22   1287s] z: 6, totalTracks: 1
[01/10 19:10:22   1287s] z: 8, totalTracks: 1
[01/10 19:10:22   1287s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:22   1287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3224.1M, EPOCH TIME: 1704906622.490084
[01/10 19:10:22   1287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:22   1287s] 
[01/10 19:10:22   1287s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:22   1287s] 
[01/10 19:10:22   1287s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:22   1287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:3224.1M, EPOCH TIME: 1704906622.547107
[01/10 19:10:22   1287s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3224.1M, EPOCH TIME: 1704906622.547291
[01/10 19:10:22   1287s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3224.1M, EPOCH TIME: 1704906622.547379
[01/10 19:10:22   1287s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3224.1MB).
[01/10 19:10:22   1287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:3224.1M, EPOCH TIME: 1704906622.549620
[01/10 19:10:22   1287s] InstCnt mismatch: prevInstCnt = 9536, ttlInstCnt = 9533
[01/10 19:10:22   1287s] TotalInstCnt at PhyDesignMc Initialization: 9533
[01/10 19:10:22   1287s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:28 mem=3224.1M
[01/10 19:10:22   1287s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3224.1M, EPOCH TIME: 1704906622.572703
[01/10 19:10:22   1287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:22   1287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:22   1287s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:3224.1M, EPOCH TIME: 1704906622.630002
[01/10 19:10:22   1287s] TotalInstCnt at PhyDesignMc Destruction: 9533
[01/10 19:10:22   1287s] OPTC: m1 20.0 20.0
[01/10 19:10:23   1288s] #optDebug: fT-E <X 2 0 0 1>
[01/10 19:10:23   1288s] -congRepairInPostCTS false                 # bool, default=false, private
[01/10 19:10:23   1288s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/10 19:10:23   1288s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 19:10:23   1288s] *** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:28.6/2:22:18.5 (0.2), mem = 3224.1M
[01/10 19:10:23   1288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.18
[01/10 19:10:23   1288s] ### Creating RouteCongInterface, started
[01/10 19:10:23   1288s] {MMLU 38 39 10547}
[01/10 19:10:23   1288s] ### Creating LA Mngr. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:23   1288s] ### Creating LA Mngr, finished. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] #optDebug: {0, 1.000}
[01/10 19:10:23   1288s] ### Creating RouteCongInterface, finished
[01/10 19:10:23   1288s] Updated routing constraints on 0 nets.
[01/10 19:10:23   1288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.18
[01/10 19:10:23   1288s] Bottom Preferred Layer:
[01/10 19:10:23   1288s] +---------------+------------+----------+
[01/10 19:10:23   1288s] |     Layer     |    CLK     |   Rule   |
[01/10 19:10:23   1288s] +---------------+------------+----------+
[01/10 19:10:23   1288s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:10:23   1288s] +---------------+------------+----------+
[01/10 19:10:23   1288s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:10:23   1288s] +---------------+------------+----------+
[01/10 19:10:23   1288s] Via Pillar Rule:
[01/10 19:10:23   1288s]     None
[01/10 19:10:23   1288s] *** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:21:28.7/2:22:18.6 (0.2), mem = 3224.1M
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] =============================================================================================
[01/10 19:10:23   1288s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #2                     21.35-s114_1
[01/10 19:10:23   1288s] =============================================================================================
[01/10 19:10:23   1288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:23   1288s] ---------------------------------------------------------------------------------------------
[01/10 19:10:23   1288s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  79.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 19:10:23   1288s] [ MISC                   ]          0:00:00.0  (  20.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:10:23   1288s] ---------------------------------------------------------------------------------------------
[01/10 19:10:23   1288s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:23   1288s] ---------------------------------------------------------------------------------------------
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] End: GigaOpt Route Type Constraints Refinement
[01/10 19:10:23   1288s] *** Starting optimizing excluded clock nets MEM= 3224.1M) ***
[01/10 19:10:23   1288s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3224.1M) ***
[01/10 19:10:23   1288s] *** Starting optimizing excluded clock nets MEM= 3224.1M) ***
[01/10 19:10:23   1288s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3224.1M) ***
[01/10 19:10:23   1288s] Info: Done creating the CCOpt slew target map.
[01/10 19:10:23   1288s] Begin: GigaOpt high fanout net optimization
[01/10 19:10:23   1288s] GigaOpt HFN: use maxLocalDensity 1.2
[01/10 19:10:23   1288s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/10 19:10:23   1288s] *** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:28.7/2:22:18.6 (0.2), mem = 3224.1M
[01/10 19:10:23   1288s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:23   1288s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:10:23   1288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.19
[01/10 19:10:23   1288s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:10:23   1288s] ### Creating PhyDesignMc. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:23   1288s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 19:10:23   1288s] OPERPROF: Starting DPlace-Init at level 1, MEM:3224.1M, EPOCH TIME: 1704906623.664135
[01/10 19:10:23   1288s] Processing tracks to init pin-track alignment.
[01/10 19:10:23   1288s] z: 2, totalTracks: 1
[01/10 19:10:23   1288s] z: 4, totalTracks: 1
[01/10 19:10:23   1288s] z: 6, totalTracks: 1
[01/10 19:10:23   1288s] z: 8, totalTracks: 1
[01/10 19:10:23   1288s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:23   1288s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3224.1M, EPOCH TIME: 1704906623.674496
[01/10 19:10:23   1288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:23   1288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:23   1288s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:23   1288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:3224.1M, EPOCH TIME: 1704906623.715717
[01/10 19:10:23   1288s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3224.1M, EPOCH TIME: 1704906623.715869
[01/10 19:10:23   1288s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3224.1M, EPOCH TIME: 1704906623.715930
[01/10 19:10:23   1288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3224.1MB).
[01/10 19:10:23   1288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:3224.1M, EPOCH TIME: 1704906623.717458
[01/10 19:10:23   1288s] TotalInstCnt at PhyDesignMc Initialization: 9533
[01/10 19:10:23   1288s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:23   1288s] ### Creating RouteCongInterface, started
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[01/10 19:10:23   1288s] 
[01/10 19:10:23   1288s] #optDebug: {0, 1.000}
[01/10 19:10:23   1288s] ### Creating RouteCongInterface, finished
[01/10 19:10:23   1288s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:10:23   1288s] ### Creating LA Mngr. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:23   1288s] ### Creating LA Mngr, finished. totSessionCpu=0:21:29 mem=3224.1M
[01/10 19:10:24   1289s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:10:24   1289s] Total-nets :: 10529, Stn-nets :: 0, ratio :: 0 %, Total-len 206648, Stn-len 0
[01/10 19:10:24   1289s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3262.3M, EPOCH TIME: 1704906624.267867
[01/10 19:10:24   1289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:24   1289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:24   1289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:24   1289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:24   1289s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.047, MEM:3224.3M, EPOCH TIME: 1704906624.314721
[01/10 19:10:24   1289s] TotalInstCnt at PhyDesignMc Destruction: 9533
[01/10 19:10:24   1289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.19
[01/10 19:10:24   1289s] *** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:21:29.5/2:22:19.3 (0.2), mem = 3224.3M
[01/10 19:10:24   1289s] 
[01/10 19:10:24   1289s] =============================================================================================
[01/10 19:10:24   1289s]  Step TAT Report : DrvOpt #1 / ccopt_design #2                                  21.35-s114_1
[01/10 19:10:24   1289s] =============================================================================================
[01/10 19:10:24   1289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:24   1289s] ---------------------------------------------------------------------------------------------
[01/10 19:10:24   1289s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:24   1289s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:24   1289s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:10:24   1289s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:24   1289s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:24   1289s] [ MISC                   ]          0:00:00.5  (  75.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:10:24   1289s] ---------------------------------------------------------------------------------------------
[01/10 19:10:24   1289s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:10:24   1289s] ---------------------------------------------------------------------------------------------
[01/10 19:10:24   1289s] 
[01/10 19:10:24   1289s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/10 19:10:24   1289s] End: GigaOpt high fanout net optimization
[01/10 19:10:24   1289s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:10:24   1289s] Deleting Lib Analyzer.
[01/10 19:10:24   1289s] Begin: GigaOpt Global Optimization
[01/10 19:10:24   1289s] *info: use new DP (enabled)
[01/10 19:10:24   1289s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/10 19:10:24   1289s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:24   1289s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:10:24   1289s] *** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:29.9/2:22:19.8 (0.2), mem = 3240.3M
[01/10 19:10:24   1289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.20
[01/10 19:10:24   1289s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:10:24   1289s] ### Creating PhyDesignMc. totSessionCpu=0:21:30 mem=3240.3M
[01/10 19:10:24   1289s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 19:10:24   1289s] OPERPROF: Starting DPlace-Init at level 1, MEM:3240.3M, EPOCH TIME: 1704906624.791951
[01/10 19:10:24   1289s] Processing tracks to init pin-track alignment.
[01/10 19:10:24   1289s] z: 2, totalTracks: 1
[01/10 19:10:24   1289s] z: 4, totalTracks: 1
[01/10 19:10:24   1289s] z: 6, totalTracks: 1
[01/10 19:10:24   1289s] z: 8, totalTracks: 1
[01/10 19:10:24   1289s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:24   1289s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3240.3M, EPOCH TIME: 1704906624.806255
[01/10 19:10:24   1289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:24   1289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:24   1289s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:24   1289s] 
[01/10 19:10:24   1289s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:24   1289s] 
[01/10 19:10:24   1289s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:24   1289s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:3240.3M, EPOCH TIME: 1704906624.858362
[01/10 19:10:24   1289s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3240.3M, EPOCH TIME: 1704906624.858535
[01/10 19:10:24   1289s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3240.3M, EPOCH TIME: 1704906624.858618
[01/10 19:10:24   1289s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3240.3MB).
[01/10 19:10:24   1289s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:3240.3M, EPOCH TIME: 1704906624.860794
[01/10 19:10:24   1290s] TotalInstCnt at PhyDesignMc Initialization: 9533
[01/10 19:10:24   1290s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:30 mem=3240.3M
[01/10 19:10:24   1290s] ### Creating RouteCongInterface, started
[01/10 19:10:24   1290s] 
[01/10 19:10:24   1290s] Creating Lib Analyzer ...
[01/10 19:10:24   1290s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:10:24   1290s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:10:24   1290s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:10:24   1290s] 
[01/10 19:10:24   1290s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:25   1290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:31 mem=3240.3M
[01/10 19:10:25   1290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:31 mem=3240.3M
[01/10 19:10:25   1290s] Creating Lib Analyzer, finished. 
[01/10 19:10:25   1291s] 
[01/10 19:10:25   1291s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:10:25   1291s] 
[01/10 19:10:25   1291s] #optDebug: {0, 1.000}
[01/10 19:10:25   1291s] ### Creating RouteCongInterface, finished
[01/10 19:10:25   1291s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:10:25   1291s] ### Creating LA Mngr. totSessionCpu=0:21:31 mem=3240.3M
[01/10 19:10:25   1291s] ### Creating LA Mngr, finished. totSessionCpu=0:21:31 mem=3240.3M
[01/10 19:10:26   1291s] *info: 39 clock nets excluded
[01/10 19:10:26   1291s] *info: 66 no-driver nets excluded.
[01/10 19:10:26   1291s] *info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:26   1291s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3297.5M, EPOCH TIME: 1704906626.389986
[01/10 19:10:26   1291s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3297.5M, EPOCH TIME: 1704906626.390247
[01/10 19:10:26   1291s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/10 19:10:26   1291s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:10:26   1291s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/10 19:10:26   1291s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:10:26   1291s] |   0.000|   0.000|   71.49%|   0:00:00.0| 3297.5M|default_emulate_view|       NA| NA                                          |
[01/10 19:10:26   1291s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/10 19:10:26   1291s] 
[01/10 19:10:26   1291s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3297.5M) ***
[01/10 19:10:26   1291s] 
[01/10 19:10:26   1291s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3297.5M) ***
[01/10 19:10:26   1291s] Bottom Preferred Layer:
[01/10 19:10:26   1291s] +---------------+------------+----------+
[01/10 19:10:26   1291s] |     Layer     |    CLK     |   Rule   |
[01/10 19:10:26   1291s] +---------------+------------+----------+
[01/10 19:10:26   1291s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:10:26   1291s] +---------------+------------+----------+
[01/10 19:10:26   1291s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:10:26   1291s] +---------------+------------+----------+
[01/10 19:10:26   1291s] Via Pillar Rule:
[01/10 19:10:26   1291s]     None
[01/10 19:10:26   1291s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/10 19:10:26   1291s] Total-nets :: 10529, Stn-nets :: 0, ratio :: 0 %, Total-len 206648, Stn-len 0
[01/10 19:10:26   1291s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3278.5M, EPOCH TIME: 1704906626.811302
[01/10 19:10:26   1291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9533).
[01/10 19:10:26   1291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:26   1291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:26   1291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:26   1291s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:3238.5M, EPOCH TIME: 1704906626.854713
[01/10 19:10:26   1291s] TotalInstCnt at PhyDesignMc Destruction: 9533
[01/10 19:10:26   1291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.20
[01/10 19:10:26   1291s] *** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:21:32.0/2:22:21.9 (0.2), mem = 3238.5M
[01/10 19:10:26   1291s] 
[01/10 19:10:26   1291s] =============================================================================================
[01/10 19:10:26   1291s]  Step TAT Report : GlobalOpt #1 / ccopt_design #2                               21.35-s114_1
[01/10 19:10:26   1291s] =============================================================================================
[01/10 19:10:26   1291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:26   1291s] ---------------------------------------------------------------------------------------------
[01/10 19:10:26   1291s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:26   1291s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  43.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:10:26   1291s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:26   1291s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:10:26   1291s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:10:26   1291s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:10:26   1291s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:26   1291s] [ TransformInit          ]      1   0:00:00.4  (  21.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:10:26   1291s] [ MISC                   ]          0:00:00.4  (  18.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:10:26   1291s] ---------------------------------------------------------------------------------------------
[01/10 19:10:26   1291s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/10 19:10:26   1291s] ---------------------------------------------------------------------------------------------
[01/10 19:10:26   1291s] 
[01/10 19:10:26   1291s] End: GigaOpt Global Optimization
[01/10 19:10:26   1291s] *** Timing Is met
[01/10 19:10:26   1292s] *** Check timing (0:00:00.0)
[01/10 19:10:26   1292s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:10:26   1292s] Deleting Lib Analyzer.
[01/10 19:10:26   1292s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/10 19:10:26   1292s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:26   1292s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:10:26   1292s] ### Creating LA Mngr. totSessionCpu=0:21:32 mem=3238.5M
[01/10 19:10:26   1292s] ### Creating LA Mngr, finished. totSessionCpu=0:21:32 mem=3238.5M
[01/10 19:10:26   1292s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 19:10:26   1292s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3238.5M, EPOCH TIME: 1704906626.913801
[01/10 19:10:26   1292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:26   1292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:26   1292s] 
[01/10 19:10:26   1292s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:26   1292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:3238.5M, EPOCH TIME: 1704906626.953984
[01/10 19:10:26   1292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:26   1292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:27   1292s] **INFO: Flow update: Design timing is met.
[01/10 19:10:27   1292s] **INFO: Flow update: Design timing is met.
[01/10 19:10:27   1292s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/10 19:10:27   1292s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:27   1292s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:10:27   1292s] ### Creating LA Mngr. totSessionCpu=0:21:33 mem=3232.5M
[01/10 19:10:27   1292s] ### Creating LA Mngr, finished. totSessionCpu=0:21:33 mem=3232.5M
[01/10 19:10:27   1292s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:10:27   1292s] ### Creating PhyDesignMc. totSessionCpu=0:21:33 mem=3289.7M
[01/10 19:10:27   1292s] OPERPROF: Starting DPlace-Init at level 1, MEM:3289.7M, EPOCH TIME: 1704906627.468665
[01/10 19:10:27   1292s] Processing tracks to init pin-track alignment.
[01/10 19:10:27   1292s] z: 2, totalTracks: 1
[01/10 19:10:27   1292s] z: 4, totalTracks: 1
[01/10 19:10:27   1292s] z: 6, totalTracks: 1
[01/10 19:10:27   1292s] z: 8, totalTracks: 1
[01/10 19:10:27   1292s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:27   1292s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3289.7M, EPOCH TIME: 1704906627.477966
[01/10 19:10:27   1292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:27   1292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:27   1292s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:27   1292s] 
[01/10 19:10:27   1292s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:27   1292s] 
[01/10 19:10:27   1292s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:27   1292s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:3289.7M, EPOCH TIME: 1704906627.516826
[01/10 19:10:27   1292s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3289.7M, EPOCH TIME: 1704906627.516973
[01/10 19:10:27   1292s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3289.7M, EPOCH TIME: 1704906627.517034
[01/10 19:10:27   1292s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3289.7MB).
[01/10 19:10:27   1292s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:3289.7M, EPOCH TIME: 1704906627.518548
[01/10 19:10:27   1292s] TotalInstCnt at PhyDesignMc Initialization: 9533
[01/10 19:10:27   1292s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:33 mem=3289.7M
[01/10 19:10:27   1292s] Begin: Area Reclaim Optimization
[01/10 19:10:27   1292s] *** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:32.7/2:22:22.6 (0.2), mem = 3289.7M
[01/10 19:10:27   1292s] 
[01/10 19:10:27   1292s] Creating Lib Analyzer ...
[01/10 19:10:27   1292s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:10:27   1292s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:10:27   1292s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:10:27   1292s] 
[01/10 19:10:27   1292s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:28   1293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:33 mem=3297.7M
[01/10 19:10:28   1293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:33 mem=3297.7M
[01/10 19:10:28   1293s] Creating Lib Analyzer, finished. 
[01/10 19:10:28   1293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.21
[01/10 19:10:28   1293s] ### Creating RouteCongInterface, started
[01/10 19:10:28   1293s] 
[01/10 19:10:28   1293s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.8500} {9, 0.043, 0.8500} {10, 0.043, 0.8500} 
[01/10 19:10:28   1293s] 
[01/10 19:10:28   1293s] #optDebug: {0, 1.000}
[01/10 19:10:28   1293s] ### Creating RouteCongInterface, finished
[01/10 19:10:28   1293s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:10:28   1293s] ### Creating LA Mngr. totSessionCpu=0:21:33 mem=3297.7M
[01/10 19:10:28   1293s] ### Creating LA Mngr, finished. totSessionCpu=0:21:33 mem=3297.7M
[01/10 19:10:28   1293s] Usable buffer cells for single buffer setup transform:
[01/10 19:10:28   1293s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/10 19:10:28   1293s] Number of usable buffer cells above: 10
[01/10 19:10:28   1293s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3297.7M, EPOCH TIME: 1704906628.324389
[01/10 19:10:28   1293s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3297.7M, EPOCH TIME: 1704906628.324554
[01/10 19:10:28   1293s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.49
[01/10 19:10:28   1293s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:28   1293s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 19:10:28   1293s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:28   1293s] |   71.49%|        -|   0.000|   0.000|   0:00:00.0| 3297.7M|
[01/10 19:10:28   1293s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:10:36   1301s] |   71.43%|       27|   0.000|   0.000|   0:00:08.0| 3381.6M|
[01/10 19:10:36   1301s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:10:36   1301s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:36   1301s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.43
[01/10 19:10:36   1301s] 
[01/10 19:10:36   1301s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 19:10:36   1301s] --------------------------------------------------------------
[01/10 19:10:36   1301s] |                                   | Total     | Sequential |
[01/10 19:10:36   1301s] --------------------------------------------------------------
[01/10 19:10:36   1301s] | Num insts resized                 |       0  |       0    |
[01/10 19:10:36   1301s] | Num insts undone                  |       0  |       0    |
[01/10 19:10:36   1301s] | Num insts Downsized               |       0  |       0    |
[01/10 19:10:36   1301s] | Num insts Samesized               |       0  |       0    |
[01/10 19:10:36   1301s] | Num insts Upsized                 |       0  |       0    |
[01/10 19:10:36   1301s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 19:10:36   1301s] --------------------------------------------------------------
[01/10 19:10:36   1301s] Bottom Preferred Layer:
[01/10 19:10:36   1301s] +---------------+------------+----------+
[01/10 19:10:36   1301s] |     Layer     |    CLK     |   Rule   |
[01/10 19:10:36   1301s] +---------------+------------+----------+
[01/10 19:10:36   1301s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:10:36   1301s] +---------------+------------+----------+
[01/10 19:10:36   1301s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:10:36   1301s] +---------------+------------+----------+
[01/10 19:10:36   1301s] Via Pillar Rule:
[01/10 19:10:36   1301s]     None
[01/10 19:10:36   1301s] 
[01/10 19:10:36   1301s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 19:10:36   1301s] End: Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
[01/10 19:10:36   1301s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.21
[01/10 19:10:36   1301s] *** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:21:41.9/2:22:31.8 (0.2), mem = 3381.6M
[01/10 19:10:36   1301s] 
[01/10 19:10:36   1301s] =============================================================================================
[01/10 19:10:36   1301s]  Step TAT Report : AreaOpt #1 / ccopt_design #2                                 21.35-s114_1
[01/10 19:10:36   1301s] =============================================================================================
[01/10 19:10:36   1301s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:36   1301s] ---------------------------------------------------------------------------------------------
[01/10 19:10:36   1301s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:36   1301s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.5    1.0
[01/10 19:10:36   1301s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:36   1301s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/10 19:10:36   1301s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:10:36   1301s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:36   1301s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:08.4 /  0:00:08.4    1.0
[01/10 19:10:36   1301s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:08.3 /  0:00:08.3    1.0
[01/10 19:10:36   1301s] [ OptGetWeight           ]     49   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:36   1301s] [ OptEval                ]     49   0:00:07.3  (  79.7 % )     0:00:07.3 /  0:00:07.4    1.0
[01/10 19:10:36   1301s] [ OptCommit              ]     49   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.9
[01/10 19:10:36   1301s] [ PostCommitDelayUpdate  ]     49   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:10:36   1301s] [ IncrDelayCalc          ]     72   0:00:00.6  (   6.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:10:36   1301s] [ IncrTimingUpdate       ]     14   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:10:36   1301s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:10:36   1301s] ---------------------------------------------------------------------------------------------
[01/10 19:10:36   1301s]  AreaOpt #1 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[01/10 19:10:36   1301s] ---------------------------------------------------------------------------------------------
[01/10 19:10:36   1301s] 
[01/10 19:10:36   1301s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3362.5M, EPOCH TIME: 1704906636.796390
[01/10 19:10:36   1301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9516).
[01/10 19:10:36   1301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:36   1301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:36   1301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:36   1301s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:3245.5M, EPOCH TIME: 1704906636.859018
[01/10 19:10:36   1301s] TotalInstCnt at PhyDesignMc Destruction: 9516
[01/10 19:10:36   1301s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=3245.52M, totSessionCpu=0:21:42).
[01/10 19:10:36   1302s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/10 19:10:36   1302s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:10:36   1302s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:10:36   1302s] ### Creating LA Mngr. totSessionCpu=0:21:42 mem=3245.5M
[01/10 19:10:36   1302s] ### Creating LA Mngr, finished. totSessionCpu=0:21:42 mem=3245.5M
[01/10 19:10:36   1302s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:10:36   1302s] ### Creating PhyDesignMc. totSessionCpu=0:21:42 mem=3302.8M
[01/10 19:10:36   1302s] OPERPROF: Starting DPlace-Init at level 1, MEM:3302.8M, EPOCH TIME: 1704906636.934467
[01/10 19:10:36   1302s] Processing tracks to init pin-track alignment.
[01/10 19:10:36   1302s] z: 2, totalTracks: 1
[01/10 19:10:36   1302s] z: 4, totalTracks: 1
[01/10 19:10:36   1302s] z: 6, totalTracks: 1
[01/10 19:10:36   1302s] z: 8, totalTracks: 1
[01/10 19:10:36   1302s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:36   1302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3302.8M, EPOCH TIME: 1704906636.949922
[01/10 19:10:36   1302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:36   1302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:36   1302s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:37   1302s] 
[01/10 19:10:37   1302s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:37   1302s] 
[01/10 19:10:37   1302s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:37   1302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:3302.8M, EPOCH TIME: 1704906637.005455
[01/10 19:10:37   1302s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3302.8M, EPOCH TIME: 1704906637.005631
[01/10 19:10:37   1302s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3302.8M, EPOCH TIME: 1704906637.005744
[01/10 19:10:37   1302s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3302.8MB).
[01/10 19:10:37   1302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:3302.8M, EPOCH TIME: 1704906637.008158
[01/10 19:10:37   1302s] TotalInstCnt at PhyDesignMc Initialization: 9516
[01/10 19:10:37   1302s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:42 mem=3302.8M
[01/10 19:10:37   1302s] Begin: Area Reclaim Optimization
[01/10 19:10:37   1302s] *** AreaOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:21:42.2/2:22:32.1 (0.2), mem = 3302.8M
[01/10 19:10:37   1302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.22
[01/10 19:10:37   1302s] ### Creating RouteCongInterface, started
[01/10 19:10:37   1302s] 
[01/10 19:10:37   1302s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:10:37   1302s] 
[01/10 19:10:37   1302s] #optDebug: {0, 1.000}
[01/10 19:10:37   1302s] ### Creating RouteCongInterface, finished
[01/10 19:10:37   1302s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:10:37   1302s] ### Creating LA Mngr. totSessionCpu=0:21:42 mem=3302.8M
[01/10 19:10:37   1302s] ### Creating LA Mngr, finished. totSessionCpu=0:21:42 mem=3302.8M
[01/10 19:10:37   1302s] Usable buffer cells for single buffer setup transform:
[01/10 19:10:37   1302s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/10 19:10:37   1302s] Number of usable buffer cells above: 10
[01/10 19:10:37   1302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3302.8M, EPOCH TIME: 1704906637.420888
[01/10 19:10:37   1302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3302.8M, EPOCH TIME: 1704906637.421152
[01/10 19:10:37   1302s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.43
[01/10 19:10:37   1302s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:37   1302s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 19:10:37   1302s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:37   1302s] |   71.43%|        -|   0.083|   0.000|   0:00:00.0| 3302.8M|
[01/10 19:10:38   1303s] |   71.43%|        0|   0.083|   0.000|   0:00:01.0| 3302.8M|
[01/10 19:10:38   1303s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:10:38   1303s] |   71.43%|        0|   0.083|   0.000|   0:00:00.0| 3302.8M|
[01/10 19:10:39   1304s] |   71.41%|        5|   0.083|   0.000|   0:00:01.0| 3321.8M|
[01/10 19:10:40   1305s] |   71.39%|       13|   0.083|   0.000|   0:00:01.0| 3321.8M|
[01/10 19:10:40   1305s] |   71.39%|        0|   0.083|   0.000|   0:00:00.0| 3321.8M|
[01/10 19:10:40   1305s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/10 19:10:40   1305s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/10 19:10:40   1305s] |   71.39%|        0|   0.083|   0.000|   0:00:00.0| 3321.8M|
[01/10 19:10:40   1305s] +---------+---------+--------+--------+------------+--------+
[01/10 19:10:40   1305s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.39
[01/10 19:10:40   1305s] 
[01/10 19:10:40   1305s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 13 **
[01/10 19:10:40   1305s] --------------------------------------------------------------
[01/10 19:10:40   1305s] |                                   | Total     | Sequential |
[01/10 19:10:40   1305s] --------------------------------------------------------------
[01/10 19:10:40   1305s] | Num insts resized                 |      13  |       0    |
[01/10 19:10:40   1305s] | Num insts undone                  |       0  |       0    |
[01/10 19:10:40   1305s] | Num insts Downsized               |      13  |       0    |
[01/10 19:10:40   1305s] | Num insts Samesized               |       0  |       0    |
[01/10 19:10:40   1305s] | Num insts Upsized                 |       0  |       0    |
[01/10 19:10:40   1305s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 19:10:40   1305s] --------------------------------------------------------------
[01/10 19:10:40   1305s] Bottom Preferred Layer:
[01/10 19:10:40   1305s] +---------------+------------+----------+
[01/10 19:10:40   1305s] |     Layer     |    CLK     |   Rule   |
[01/10 19:10:40   1305s] +---------------+------------+----------+
[01/10 19:10:40   1305s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:10:40   1305s] +---------------+------------+----------+
[01/10 19:10:40   1305s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:10:40   1305s] +---------------+------------+----------+
[01/10 19:10:40   1305s] Via Pillar Rule:
[01/10 19:10:40   1305s]     None
[01/10 19:10:40   1305s] 
[01/10 19:10:40   1305s] Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 13, skipped in commitmove = 0
[01/10 19:10:40   1305s] End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[01/10 19:10:40   1305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3321.8M, EPOCH TIME: 1704906640.571067
[01/10 19:10:40   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9511).
[01/10 19:10:40   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:40   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:40   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:40   1305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:3321.8M, EPOCH TIME: 1704906640.620247
[01/10 19:10:40   1305s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3321.8M, EPOCH TIME: 1704906640.626996
[01/10 19:10:40   1305s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3321.8M, EPOCH TIME: 1704906640.627180
[01/10 19:10:40   1305s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3321.8M, EPOCH TIME: 1704906640.640802
[01/10 19:10:40   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:40   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:40   1305s] 
[01/10 19:10:40   1305s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:40   1305s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:3321.8M, EPOCH TIME: 1704906640.692815
[01/10 19:10:40   1305s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3321.8M, EPOCH TIME: 1704906640.692953
[01/10 19:10:40   1305s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1704906640.693036
[01/10 19:10:40   1305s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3321.8M, EPOCH TIME: 1704906640.695111
[01/10 19:10:40   1305s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1704906640.695349
[01/10 19:10:40   1305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:3321.8M, EPOCH TIME: 1704906640.695494
[01/10 19:10:40   1305s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.069, MEM:3321.8M, EPOCH TIME: 1704906640.695566
[01/10 19:10:40   1305s] TDRefine: refinePlace mode is spiral
[01/10 19:10:40   1305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.16
[01/10 19:10:40   1305s] OPERPROF: Starting RefinePlace at level 1, MEM:3321.8M, EPOCH TIME: 1704906640.695680
[01/10 19:10:40   1305s] *** Starting refinePlace (0:21:46 mem=3321.8M) ***
[01/10 19:10:40   1305s] Total net bbox length = 1.717e+05 (8.043e+04 9.126e+04) (ext = 1.301e+04)
[01/10 19:10:40   1305s] 
[01/10 19:10:40   1305s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:40   1305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:10:40   1305s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:40   1305s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:40   1305s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3321.8M, EPOCH TIME: 1704906640.715979
[01/10 19:10:40   1305s] Starting refinePlace ...
[01/10 19:10:40   1305s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:40   1305s] One DDP V2 for no tweak run.
[01/10 19:10:40   1305s] 
[01/10 19:10:40   1305s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:10:41   1306s] Move report: legalization moves 24 insts, mean move: 1.52 um, max move: 6.22 um spiral
[01/10 19:10:41   1306s] 	Max move on inst (FE_OFC456_n_3524): (41.20, 61.18) --> (44.00, 64.60)
[01/10 19:10:41   1306s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:10:41   1306s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:10:41   1306s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=3324.9MB) @(0:21:46 - 0:21:46).
[01/10 19:10:41   1306s] Move report: Detail placement moves 24 insts, mean move: 1.52 um, max move: 6.22 um 
[01/10 19:10:41   1306s] 	Max move on inst (FE_OFC456_n_3524): (41.20, 61.18) --> (44.00, 64.60)
[01/10 19:10:41   1306s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3324.9MB
[01/10 19:10:41   1306s] Statistics of distance of Instance movement in refine placement:
[01/10 19:10:41   1306s]   maximum (X+Y) =         6.22 um
[01/10 19:10:41   1306s]   inst (FE_OFC456_n_3524) with max move: (41.2, 61.18) -> (44, 64.6)
[01/10 19:10:41   1306s]   mean    (X+Y) =         1.52 um
[01/10 19:10:41   1306s] Summary Report:
[01/10 19:10:41   1306s] Instances move: 24 (out of 9473 movable)
[01/10 19:10:41   1306s] Instances flipped: 0
[01/10 19:10:41   1306s] Mean displacement: 1.52 um
[01/10 19:10:41   1306s] Max displacement: 6.22 um (Instance: FE_OFC456_n_3524) (41.2, 61.18) -> (44, 64.6)
[01/10 19:10:41   1306s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:10:41   1306s] Total instances moved : 24
[01/10 19:10:41   1306s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.348, MEM:3324.9M, EPOCH TIME: 1704906641.063692
[01/10 19:10:41   1306s] Total net bbox length = 1.717e+05 (8.045e+04 9.126e+04) (ext = 1.301e+04)
[01/10 19:10:41   1306s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3324.9MB
[01/10 19:10:41   1306s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3324.9MB) @(0:21:46 - 0:21:46).
[01/10 19:10:41   1306s] *** Finished refinePlace (0:21:46 mem=3324.9M) ***
[01/10 19:10:41   1306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.16
[01/10 19:10:41   1306s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.373, MEM:3324.9M, EPOCH TIME: 1704906641.069165
[01/10 19:10:41   1306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3324.9M, EPOCH TIME: 1704906641.161545
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9511).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:3321.9M, EPOCH TIME: 1704906641.211521
[01/10 19:10:41   1306s] *** maximum move = 6.22 um ***
[01/10 19:10:41   1306s] *** Finished re-routing un-routed nets (3321.9M) ***
[01/10 19:10:41   1306s] OPERPROF: Starting DPlace-Init at level 1, MEM:3321.9M, EPOCH TIME: 1704906641.239233
[01/10 19:10:41   1306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3321.9M, EPOCH TIME: 1704906641.251838
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:41   1306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:3321.9M, EPOCH TIME: 1704906641.313520
[01/10 19:10:41   1306s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3321.9M, EPOCH TIME: 1704906641.313738
[01/10 19:10:41   1306s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3321.9M, EPOCH TIME: 1704906641.313827
[01/10 19:10:41   1306s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3321.9M, EPOCH TIME: 1704906641.315865
[01/10 19:10:41   1306s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3321.9M, EPOCH TIME: 1704906641.316110
[01/10 19:10:41   1306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:3321.9M, EPOCH TIME: 1704906641.316269
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3321.9M) ***
[01/10 19:10:41   1306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.22
[01/10 19:10:41   1306s] *** AreaOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:21:46.5/2:22:36.4 (0.2), mem = 3321.9M
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s] =============================================================================================
[01/10 19:10:41   1306s]  Step TAT Report : AreaOpt #2 / ccopt_design #2                                 21.35-s114_1
[01/10 19:10:41   1306s] =============================================================================================
[01/10 19:10:41   1306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:41   1306s] ---------------------------------------------------------------------------------------------
[01/10 19:10:41   1306s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:41   1306s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:41   1306s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:10:41   1306s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.9
[01/10 19:10:41   1306s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:10:41   1306s] [ OptimizationStep       ]      1   0:00:00.4  (   8.6 % )     0:00:03.0 /  0:00:03.0    1.0
[01/10 19:10:41   1306s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.4 % )     0:00:02.6 /  0:00:02.6    1.0
[01/10 19:10:41   1306s] [ OptGetWeight           ]    200   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[01/10 19:10:41   1306s] [ OptEval                ]    200   0:00:02.0  (  46.1 % )     0:00:02.0 /  0:00:02.0    1.0
[01/10 19:10:41   1306s] [ OptCommit              ]    200   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:10:41   1306s] [ PostCommitDelayUpdate  ]    200   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[01/10 19:10:41   1306s] [ IncrDelayCalc          ]     34   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:10:41   1306s] [ RefinePlace            ]      1   0:00:00.8  (  19.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:10:41   1306s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:10:41   1306s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 19:10:41   1306s] [ MISC                   ]          0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:10:41   1306s] ---------------------------------------------------------------------------------------------
[01/10 19:10:41   1306s]  AreaOpt #2 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[01/10 19:10:41   1306s] ---------------------------------------------------------------------------------------------
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3302.8M, EPOCH TIME: 1704906641.412725
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:3244.8M, EPOCH TIME: 1704906641.459933
[01/10 19:10:41   1306s] TotalInstCnt at PhyDesignMc Destruction: 9511
[01/10 19:10:41   1306s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3244.81M, totSessionCpu=0:21:47).
[01/10 19:10:41   1306s] postCtsLateCongRepair #1 0
[01/10 19:10:41   1306s] postCtsLateCongRepair #1 0
[01/10 19:10:41   1306s] postCtsLateCongRepair #1 0
[01/10 19:10:41   1306s] postCtsLateCongRepair #1 0
[01/10 19:10:41   1306s] Starting local wire reclaim
[01/10 19:10:41   1306s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3244.8M, EPOCH TIME: 1704906641.523486
[01/10 19:10:41   1306s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3244.8M, EPOCH TIME: 1704906641.523772
[01/10 19:10:41   1306s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3244.8M, EPOCH TIME: 1704906641.523914
[01/10 19:10:41   1306s] Processing tracks to init pin-track alignment.
[01/10 19:10:41   1306s] z: 2, totalTracks: 1
[01/10 19:10:41   1306s] z: 4, totalTracks: 1
[01/10 19:10:41   1306s] z: 6, totalTracks: 1
[01/10 19:10:41   1306s] z: 8, totalTracks: 1
[01/10 19:10:41   1306s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:10:41   1306s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3244.8M, EPOCH TIME: 1704906641.536132
[01/10 19:10:41   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:41   1306s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:10:41   1306s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.053, MEM:3244.8M, EPOCH TIME: 1704906641.588979
[01/10 19:10:41   1306s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3244.8M, EPOCH TIME: 1704906641.589167
[01/10 19:10:41   1306s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3244.8M, EPOCH TIME: 1704906641.589266
[01/10 19:10:41   1306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3244.8MB).
[01/10 19:10:41   1306s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.070, MEM:3244.8M, EPOCH TIME: 1704906641.593488
[01/10 19:10:41   1306s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.070, MEM:3244.8M, EPOCH TIME: 1704906641.593564
[01/10 19:10:41   1306s] TDRefine: refinePlace mode is spiral
[01/10 19:10:41   1306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.17
[01/10 19:10:41   1306s] OPERPROF:   Starting RefinePlace at level 2, MEM:3244.8M, EPOCH TIME: 1704906641.593681
[01/10 19:10:41   1306s] *** Starting refinePlace (0:21:47 mem=3244.8M) ***
[01/10 19:10:41   1306s] Total net bbox length = 1.717e+05 (8.045e+04 9.126e+04) (ext = 1.301e+04)
[01/10 19:10:41   1306s] 
[01/10 19:10:41   1306s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:10:41   1306s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:41   1306s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:41   1306s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3244.8M, EPOCH TIME: 1704906641.613279
[01/10 19:10:41   1306s] Starting refinePlace ...
[01/10 19:10:41   1306s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:41   1306s] One DDP V2 for no tweak run.
[01/10 19:10:41   1306s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3244.8M, EPOCH TIME: 1704906641.621151
[01/10 19:10:41   1306s] OPERPROF:         Starting spMPad at level 5, MEM:3250.9M, EPOCH TIME: 1704906641.647680
[01/10 19:10:41   1306s] OPERPROF:           Starting spContextMPad at level 6, MEM:3250.9M, EPOCH TIME: 1704906641.648751
[01/10 19:10:41   1306s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3250.9M, EPOCH TIME: 1704906641.648839
[01/10 19:10:41   1306s] MP Top (9473): mp=1.050. U=0.713.
[01/10 19:10:41   1306s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.006, MEM:3250.9M, EPOCH TIME: 1704906641.653963
[01/10 19:10:41   1306s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3250.9M, EPOCH TIME: 1704906641.656352
[01/10 19:10:41   1306s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3250.9M, EPOCH TIME: 1704906641.656439
[01/10 19:10:41   1306s] OPERPROF:             Starting InitSKP at level 7, MEM:3250.9M, EPOCH TIME: 1704906641.656885
[01/10 19:10:41   1306s] no activity file in design. spp won't run.
[01/10 19:10:41   1306s] no activity file in design. spp won't run.
[01/10 19:10:42   1307s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[01/10 19:10:42   1307s] OPERPROF:             Finished InitSKP at level 7, CPU:0.990, REAL:0.990, MEM:3262.5M, EPOCH TIME: 1704906642.647089
[01/10 19:10:42   1307s] Timing cost in AAE based: 901.4355264589121361
[01/10 19:10:42   1307s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.170, REAL:1.178, MEM:3269.8M, EPOCH TIME: 1704906642.834131
[01/10 19:10:42   1307s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.180, REAL:1.180, MEM:3269.8M, EPOCH TIME: 1704906642.835859
[01/10 19:10:42   1307s] SKP cleared!
[01/10 19:10:42   1307s] AAE Timing clean up.
[01/10 19:10:42   1307s] Tweakage: fix icg 1, fix clk 0.
[01/10 19:10:42   1307s] Tweakage: density cost 1, scale 0.4.
[01/10 19:10:42   1307s] Tweakage: activity cost 0, scale 1.0.
[01/10 19:10:42   1307s] Tweakage: timing cost on, scale 1.0.
[01/10 19:10:42   1307s] OPERPROF:         Starting CoreOperation at level 5, MEM:3269.8M, EPOCH TIME: 1704906642.841961
[01/10 19:10:42   1307s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3269.8M, EPOCH TIME: 1704906642.851812
[01/10 19:10:43   1308s] Tweakage swap 589 pairs.
[01/10 19:10:44   1309s] Tweakage swap 87 pairs.
[01/10 19:10:44   1309s] Tweakage swap 30 pairs.
[01/10 19:10:44   1309s] Tweakage swap 0 pairs.
[01/10 19:10:45   1310s] Tweakage swap 24 pairs.
[01/10 19:10:45   1310s] Tweakage swap 3 pairs.
[01/10 19:10:46   1311s] Tweakage swap 0 pairs.
[01/10 19:10:46   1311s] Tweakage swap 0 pairs.
[01/10 19:10:46   1312s] Tweakage swap 5 pairs.
[01/10 19:10:47   1312s] Tweakage swap 2 pairs.
[01/10 19:10:47   1312s] Tweakage swap 0 pairs.
[01/10 19:10:47   1313s] Tweakage swap 0 pairs.
[01/10 19:10:48   1313s] Tweakage swap 309 pairs.
[01/10 19:10:48   1313s] Tweakage swap 52 pairs.
[01/10 19:10:48   1314s] Tweakage swap 15 pairs.
[01/10 19:10:49   1314s] Tweakage swap 0 pairs.
[01/10 19:10:49   1314s] Tweakage swap 44 pairs.
[01/10 19:10:49   1314s] Tweakage swap 2 pairs.
[01/10 19:10:50   1315s] Tweakage swap 0 pairs.
[01/10 19:10:50   1315s] Tweakage swap 0 pairs.
[01/10 19:10:50   1315s] Tweakage swap 10 pairs.
[01/10 19:10:50   1316s] Tweakage swap 2 pairs.
[01/10 19:10:51   1316s] Tweakage swap 0 pairs.
[01/10 19:10:51   1316s] Tweakage swap 0 pairs.
[01/10 19:10:51   1316s] Tweakage move 104 insts.
[01/10 19:10:51   1316s] Tweakage move 22 insts.
[01/10 19:10:51   1316s] Tweakage move 1 insts.
[01/10 19:10:51   1316s] Tweakage move 0 insts.
[01/10 19:10:51   1316s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:8.630, REAL:8.580, MEM:3269.8M, EPOCH TIME: 1704906651.431836
[01/10 19:10:51   1316s] OPERPROF:         Finished CoreOperation at level 5, CPU:8.640, REAL:8.591, MEM:3269.8M, EPOCH TIME: 1704906651.432676
[01/10 19:10:51   1316s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:9.870, REAL:9.814, MEM:3269.8M, EPOCH TIME: 1704906651.434853
[01/10 19:10:51   1316s] Move report: Congestion aware Tweak moves 1074 insts, mean move: 3.13 um, max move: 23.93 um 
[01/10 19:10:51   1316s] 	Max move on inst (FE_OFC606_pcpi_rs2_8): (165.00, 78.28) --> (146.20, 83.41)
[01/10 19:10:51   1316s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:09.9, real=0:00:10.0, mem=3269.8mb) @(0:21:47 - 0:21:57).
[01/10 19:10:51   1316s] 
[01/10 19:10:51   1316s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:10:51   1316s] Move report: legalization moves 91 insts, mean move: 2.40 um, max move: 16.35 um spiral
[01/10 19:10:51   1316s] 	Max move on inst (FE_OFC125_genblk1_pcpi_mul_rs1_20): (223.40, 134.71) --> (231.20, 143.26)
[01/10 19:10:51   1316s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:10:51   1316s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:10:51   1316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3269.8MB) @(0:21:57 - 0:21:57).
[01/10 19:10:51   1316s] Move report: Detail placement moves 1095 insts, mean move: 3.13 um, max move: 23.93 um 
[01/10 19:10:51   1316s] 	Max move on inst (FE_OFC606_pcpi_rs2_8): (165.00, 78.28) --> (146.20, 83.41)
[01/10 19:10:51   1316s] 	Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 3269.8MB
[01/10 19:10:51   1316s] Statistics of distance of Instance movement in refine placement:
[01/10 19:10:51   1316s]   maximum (X+Y) =        23.93 um
[01/10 19:10:51   1316s]   inst (FE_OFC606_pcpi_rs2_8) with max move: (165, 78.28) -> (146.2, 83.41)
[01/10 19:10:51   1316s]   mean    (X+Y) =         3.13 um
[01/10 19:10:51   1316s] Summary Report:
[01/10 19:10:51   1316s] Instances move: 1095 (out of 9473 movable)
[01/10 19:10:51   1316s] Instances flipped: 0
[01/10 19:10:51   1316s] Mean displacement: 3.13 um
[01/10 19:10:51   1316s] Max displacement: 23.93 um (Instance: FE_OFC606_pcpi_rs2_8) (165, 78.28) -> (146.2, 83.41)
[01/10 19:10:51   1316s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[01/10 19:10:51   1316s] Total instances moved : 1095
[01/10 19:10:51   1316s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.140, REAL:10.074, MEM:3269.8M, EPOCH TIME: 1704906651.687089
[01/10 19:10:51   1316s] Total net bbox length = 1.714e+05 (8.032e+04 9.105e+04) (ext = 1.298e+04)
[01/10 19:10:51   1316s] Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 3269.8MB
[01/10 19:10:51   1316s] [CPU] RefinePlace/total (cpu=0:00:10.2, real=0:00:10.0, mem=3269.8MB) @(0:21:47 - 0:21:57).
[01/10 19:10:51   1316s] *** Finished refinePlace (0:21:57 mem=3269.8M) ***
[01/10 19:10:51   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.17
[01/10 19:10:51   1316s] OPERPROF:   Finished RefinePlace at level 2, CPU:10.160, REAL:10.097, MEM:3269.8M, EPOCH TIME: 1704906651.690238
[01/10 19:10:51   1316s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3269.8M, EPOCH TIME: 1704906651.690291
[01/10 19:10:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9511).
[01/10 19:10:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:51   1316s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.035, MEM:3249.8M, EPOCH TIME: 1704906651.725457
[01/10 19:10:51   1316s] OPERPROF: Finished RefinePlace2 at level 1, CPU:10.270, REAL:10.202, MEM:3249.8M, EPOCH TIME: 1704906651.725630
[01/10 19:10:51   1317s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:10:51   1317s] #################################################################################
[01/10 19:10:51   1317s] # Design Stage: PreRoute
[01/10 19:10:51   1317s] # Design Name: picorv32
[01/10 19:10:51   1317s] # Design Mode: 45nm
[01/10 19:10:51   1317s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:10:51   1317s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:10:51   1317s] # Signoff Settings: SI Off 
[01/10 19:10:51   1317s] #################################################################################
[01/10 19:10:52   1317s] Calculate delays in Single mode...
[01/10 19:10:52   1317s] Topological Sorting (REAL = 0:00:00.0, MEM = 3238.2M, InitMEM = 3238.2M)
[01/10 19:10:52   1317s] Start delay calculation (fullDC) (1 T). (MEM=3238.24)
[01/10 19:10:52   1317s] End AAE Lib Interpolated Model. (MEM=3249.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:10:54   1320s] Total number of fetched objects 10525
[01/10 19:10:54   1320s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:10:54   1320s] End delay calculation. (MEM=3266.18 CPU=0:00:02.1 REAL=0:00:02.0)
[01/10 19:10:54   1320s] End delay calculation (fullDC). (MEM=3266.18 CPU=0:00:02.6 REAL=0:00:02.0)
[01/10 19:10:54   1320s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 3266.2M) ***
[01/10 19:10:55   1321s] eGR doReRoute: optGuide
[01/10 19:10:55   1321s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3266.2M, EPOCH TIME: 1704906655.958928
[01/10 19:10:55   1321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:55   1321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:55   1321s] All LLGs are deleted
[01/10 19:10:55   1321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:55   1321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:10:55   1321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3266.2M, EPOCH TIME: 1704906655.959129
[01/10 19:10:55   1321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3266.2M, EPOCH TIME: 1704906655.959249
[01/10 19:10:55   1321s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:3217.2M, EPOCH TIME: 1704906655.960398
[01/10 19:10:55   1321s] {MMLU 0 39 10525}
[01/10 19:10:55   1321s] ### Creating LA Mngr. totSessionCpu=0:22:01 mem=3217.2M
[01/10 19:10:55   1321s] ### Creating LA Mngr, finished. totSessionCpu=0:22:01 mem=3217.2M
[01/10 19:10:55   1321s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3217.18 MB )
[01/10 19:10:55   1321s] (I)      ==================== Layers =====================
[01/10 19:10:55   1321s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:55   1321s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:10:55   1321s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:55   1321s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:10:55   1321s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:10:55   1321s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:55   1321s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:10:55   1321s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:10:55   1321s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:10:55   1321s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:10:55   1321s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:10:55   1321s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:10:55   1321s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:10:55   1321s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:10:55   1321s] (I)      Started Import and model ( Curr Mem: 3217.18 MB )
[01/10 19:10:55   1321s] (I)      Default pattern map key = picorv32_default.
[01/10 19:10:56   1321s] (I)      == Non-default Options ==
[01/10 19:10:56   1321s] (I)      Maximum routing layer                              : 10
[01/10 19:10:56   1321s] (I)      Minimum routing layer                              : 1
[01/10 19:10:56   1321s] (I)      Number of threads                                  : 1
[01/10 19:10:56   1321s] (I)      Method to set GCell size                           : row
[01/10 19:10:56   1321s] (I)      Counted 2554 PG shapes. We will not process PG shapes layer by layer.
[01/10 19:10:56   1321s] (I)      Use row-based GCell size
[01/10 19:10:56   1321s] (I)      Use row-based GCell align
[01/10 19:10:56   1321s] (I)      layer 0 area = 80000
[01/10 19:10:56   1321s] (I)      layer 1 area = 80000
[01/10 19:10:56   1321s] (I)      layer 2 area = 80000
[01/10 19:10:56   1321s] (I)      layer 3 area = 80000
[01/10 19:10:56   1321s] (I)      layer 4 area = 80000
[01/10 19:10:56   1321s] (I)      layer 5 area = 80000
[01/10 19:10:56   1321s] (I)      layer 6 area = 80000
[01/10 19:10:56   1321s] (I)      layer 7 area = 80000
[01/10 19:10:56   1321s] (I)      layer 8 area = 80000
[01/10 19:10:56   1321s] (I)      layer 9 area = 400000
[01/10 19:10:56   1321s] (I)      GCell unit size   : 3420
[01/10 19:10:56   1321s] (I)      GCell multiplier  : 1
[01/10 19:10:56   1321s] (I)      GCell row height  : 3420
[01/10 19:10:56   1321s] (I)      Actual row height : 3420
[01/10 19:10:56   1321s] (I)      GCell align ref   : 30000 30020
[01/10 19:10:56   1321s] [NR-eGR] Track table information for default rule: 
[01/10 19:10:56   1321s] [NR-eGR] Metal1 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal2 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal3 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal4 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal5 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal6 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal7 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal8 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal9 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal10 has single uniform track structure
[01/10 19:10:56   1321s] [NR-eGR] Metal11 has single uniform track structure
[01/10 19:10:56   1321s] (I)      ================== Default via ===================
[01/10 19:10:56   1321s] (I)      +----+------------------+------------------------+
[01/10 19:10:56   1321s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/10 19:10:56   1321s] (I)      +----+------------------+------------------------+
[01/10 19:10:56   1321s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/10 19:10:56   1321s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/10 19:10:56   1321s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/10 19:10:56   1321s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/10 19:10:56   1321s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/10 19:10:56   1321s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/10 19:10:56   1321s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/10 19:10:56   1321s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/10 19:10:56   1321s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/10 19:10:56   1321s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/10 19:10:56   1321s] (I)      +----+------------------+------------------------+
[01/10 19:10:56   1321s] [NR-eGR] Read 4704 PG shapes
[01/10 19:10:56   1321s] [NR-eGR] Read 0 clock shapes
[01/10 19:10:56   1321s] [NR-eGR] Read 0 other shapes
[01/10 19:10:56   1321s] [NR-eGR] #Routing Blockages  : 0
[01/10 19:10:56   1321s] [NR-eGR] #Instance Blockages : 392578
[01/10 19:10:56   1321s] [NR-eGR] #PG Blockages       : 4704
[01/10 19:10:56   1321s] [NR-eGR] #Halo Blockages     : 0
[01/10 19:10:56   1321s] [NR-eGR] #Boundary Blockages : 0
[01/10 19:10:56   1321s] [NR-eGR] #Clock Blockages    : 0
[01/10 19:10:56   1321s] [NR-eGR] #Other Blockages    : 0
[01/10 19:10:56   1321s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 19:10:56   1321s] [NR-eGR] Num Prerouted Nets = 39  Num Prerouted Wires = 9106
[01/10 19:10:56   1321s] [NR-eGR] Read 10507 nets ( ignored 39 )
[01/10 19:10:56   1321s] (I)      early_global_route_priority property id does not exist.
[01/10 19:10:56   1321s] (I)      Read Num Blocks=397282  Num Prerouted Wires=9106  Num CS=0
[01/10 19:10:56   1321s] (I)      Layer 0 (H) : #blockages 393178 : #preroutes 2002
[01/10 19:10:56   1321s] (I)      Layer 1 (V) : #blockages 480 : #preroutes 2984
[01/10 19:10:56   1321s] (I)      Layer 2 (H) : #blockages 480 : #preroutes 1948
[01/10 19:10:56   1321s] (I)      Layer 3 (V) : #blockages 480 : #preroutes 1118
[01/10 19:10:56   1321s] (I)      Layer 4 (H) : #blockages 480 : #preroutes 922
[01/10 19:10:56   1321s] (I)      Layer 5 (V) : #blockages 480 : #preroutes 132
[01/10 19:10:56   1321s] (I)      Layer 6 (H) : #blockages 480 : #preroutes 0
[01/10 19:10:56   1321s] (I)      Layer 7 (V) : #blockages 480 : #preroutes 0
[01/10 19:10:56   1321s] (I)      Layer 8 (H) : #blockages 480 : #preroutes 0
[01/10 19:10:56   1321s] (I)      Layer 9 (V) : #blockages 264 : #preroutes 0
[01/10 19:10:56   1321s] (I)      Number of ignored nets                =     39
[01/10 19:10:56   1321s] (I)      Number of connected nets              =      0
[01/10 19:10:56   1321s] (I)      Number of fixed nets                  =     39.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of clock nets                  =     39.  Ignored: No
[01/10 19:10:56   1321s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 19:10:56   1321s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 19:10:56   1321s] (I)      Ndr track 0 does not exist
[01/10 19:10:56   1321s] (I)      ---------------------Grid Graph Info--------------------
[01/10 19:10:56   1321s] (I)      Routing area        : (0, 0) - (498800, 467020)
[01/10 19:10:56   1321s] (I)      Core area           : (30000, 30020) - (468800, 437000)
[01/10 19:10:56   1321s] (I)      Site width          :   400  (dbu)
[01/10 19:10:56   1321s] (I)      Row height          :  3420  (dbu)
[01/10 19:10:56   1321s] (I)      GCell row height    :  3420  (dbu)
[01/10 19:10:56   1321s] (I)      GCell width         :  3420  (dbu)
[01/10 19:10:56   1321s] (I)      GCell height        :  3420  (dbu)
[01/10 19:10:56   1321s] (I)      Grid                :   146   136    10
[01/10 19:10:56   1321s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[01/10 19:10:56   1321s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[01/10 19:10:56   1321s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0
[01/10 19:10:56   1321s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440
[01/10 19:10:56   1321s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400
[01/10 19:10:56   1321s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[01/10 19:10:56   1321s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000
[01/10 19:10:56   1321s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200
[01/10 19:10:56   1321s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[01/10 19:10:56   1321s] (I)      Total num of tracks :  1229  1247  1229  1247  1229  1247  1229  1247  1229   498
[01/10 19:10:56   1321s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[01/10 19:10:56   1321s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[01/10 19:10:56   1321s] (I)      --------------------------------------------------------
[01/10 19:10:56   1321s] 
[01/10 19:10:56   1321s] [NR-eGR] ============ Routing rule table ============
[01/10 19:10:56   1321s] [NR-eGR] Rule id: 0  Nets: 10468
[01/10 19:10:56   1321s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 19:10:56   1321s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10 
[01/10 19:10:56   1321s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000 
[01/10 19:10:56   1321s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:10:56   1321s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1 
[01/10 19:10:56   1321s] [NR-eGR] ========================================
[01/10 19:10:56   1321s] [NR-eGR] 
[01/10 19:10:56   1321s] (I)      =============== Blocked Tracks ===============
[01/10 19:10:56   1321s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:56   1321s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 19:10:56   1321s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:56   1321s] (I)      |     1 |  179434 |   132048 |        73.59% |
[01/10 19:10:56   1321s] (I)      |     2 |  169592 |     8160 |         4.81% |
[01/10 19:10:56   1321s] (I)      |     3 |  179434 |     1320 |         0.74% |
[01/10 19:10:56   1321s] (I)      |     4 |  169592 |     8160 |         4.81% |
[01/10 19:10:56   1321s] (I)      |     5 |  179434 |     1320 |         0.74% |
[01/10 19:10:56   1321s] (I)      |     6 |  169592 |     8160 |         4.81% |
[01/10 19:10:56   1321s] (I)      |     7 |  179434 |     1320 |         0.74% |
[01/10 19:10:56   1321s] (I)      |     8 |  169592 |     8160 |         4.81% |
[01/10 19:10:56   1321s] (I)      |     9 |  179434 |     2640 |         1.47% |
[01/10 19:10:56   1321s] (I)      |    10 |   67728 |     4192 |         6.19% |
[01/10 19:10:56   1321s] (I)      +-------+---------+----------+---------------+
[01/10 19:10:56   1321s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 3241.30 MB )
[01/10 19:10:56   1321s] (I)      Reset routing kernel
[01/10 19:10:56   1321s] (I)      Started Global Routing ( Curr Mem: 3241.30 MB )
[01/10 19:10:56   1321s] (I)      totalPins=35981  totalGlobalPin=34880 (96.94%)
[01/10 19:10:56   1321s] (I)      total 2D Cap : 1492599 = (760157 H, 732442 V)
[01/10 19:10:56   1321s] [NR-eGR] Layer group 1: route 10468 net(s) in layer range [1, 10]
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1a Route ============
[01/10 19:10:56   1321s] (I)      Usage: 111233 = (54649 H, 56584 V) = (7.19% H, 7.73% V) = (9.345e+04um H, 9.676e+04um V)
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1b Route ============
[01/10 19:10:56   1321s] (I)      Usage: 111233 = (54649 H, 56584 V) = (7.19% H, 7.73% V) = (9.345e+04um H, 9.676e+04um V)
[01/10 19:10:56   1321s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.902084e+05um
[01/10 19:10:56   1321s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[01/10 19:10:56   1321s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1c Route ============
[01/10 19:10:56   1321s] (I)      Usage: 111233 = (54649 H, 56584 V) = (7.19% H, 7.73% V) = (9.345e+04um H, 9.676e+04um V)
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1d Route ============
[01/10 19:10:56   1321s] (I)      Usage: 111233 = (54649 H, 56584 V) = (7.19% H, 7.73% V) = (9.345e+04um H, 9.676e+04um V)
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1e Route ============
[01/10 19:10:56   1321s] (I)      Usage: 111233 = (54649 H, 56584 V) = (7.19% H, 7.73% V) = (9.345e+04um H, 9.676e+04um V)
[01/10 19:10:56   1321s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.902084e+05um
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] (I)      ============  Phase 1l Route ============
[01/10 19:10:56   1321s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 19:10:56   1321s] (I)      Layer  1:      47336       162        28      121131       56349    (68.25%) 
[01/10 19:10:56   1321s] (I)      Layer  2:     166142     47504         0           0      168520    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  3:     177067     43783         0           0      177480    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  4:     166142     18230         5           0      168520    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  5:     177067      8843         0           0      177480    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  6:     166142      1945         1           0      168520    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  7:     177067       525         0           0      177480    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  8:     166142       238         2           0      168520    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer  9:     176163        69         0           0      177480    ( 0.00%) 
[01/10 19:10:56   1321s] (I)      Layer 10:      63061         0         0        3564       63845    ( 5.29%) 
[01/10 19:10:56   1321s] (I)      Total:       1482329    121299        36      124694     1504193    ( 7.66%) 
[01/10 19:10:56   1321s] (I)      
[01/10 19:10:56   1321s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 19:10:56   1321s] [NR-eGR]                        OverCon           OverCon            
[01/10 19:10:56   1321s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/10 19:10:56   1321s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/10 19:10:56   1321s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:10:56   1321s] [NR-eGR]  Metal1 ( 1)        26( 0.42%)         0( 0.00%)   ( 0.42%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal4 ( 4)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal8 ( 8)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/10 19:10:56   1321s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/10 19:10:56   1321s] [NR-eGR] ---------------------------------------------------------------
[01/10 19:10:56   1321s] [NR-eGR]        Total        34( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/10 19:10:56   1321s] [NR-eGR] 
[01/10 19:10:56   1321s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3249.31 MB )
[01/10 19:10:56   1321s] (I)      total 2D Cap : 1493794 = (760748 H, 733046 V)
[01/10 19:10:56   1321s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[01/10 19:10:56   1321s] (I)      ============= Track Assignment ============
[01/10 19:10:56   1321s] (I)      Started Track Assignment (1T) ( Curr Mem: 3249.31 MB )
[01/10 19:10:56   1321s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/10 19:10:56   1321s] (I)      Run Multi-thread track assignment
[01/10 19:10:56   1322s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3249.31 MB )
[01/10 19:10:56   1322s] (I)      Started Export ( Curr Mem: 3249.31 MB )
[01/10 19:10:57   1322s] [NR-eGR]                  Length (um)   Vias 
[01/10 19:10:57   1322s] [NR-eGR] ------------------------------------
[01/10 19:10:57   1322s] [NR-eGR]  Metal1   (1H)         13957  39205 
[01/10 19:10:57   1322s] [NR-eGR]  Metal2   (2V)         69857  26499 
[01/10 19:10:57   1322s] [NR-eGR]  Metal3   (3H)         72038   5437 
[01/10 19:10:57   1322s] [NR-eGR]  Metal4   (4V)         30723   1966 
[01/10 19:10:57   1322s] [NR-eGR]  Metal5   (5H)         14962    674 
[01/10 19:10:57   1322s] [NR-eGR]  Metal6   (6V)          3345     51 
[01/10 19:10:57   1322s] [NR-eGR]  Metal7   (7H)           880     31 
[01/10 19:10:57   1322s] [NR-eGR]  Metal8   (8V)           425      8 
[01/10 19:10:57   1322s] [NR-eGR]  Metal9   (9H)           113      2 
[01/10 19:10:57   1322s] [NR-eGR]  Metal10  (10V)            0      1 
[01/10 19:10:57   1322s] [NR-eGR]  Metal11  (11H)            0      0 
[01/10 19:10:57   1322s] [NR-eGR] ------------------------------------
[01/10 19:10:57   1322s] [NR-eGR]           Total       206300  73874 
[01/10 19:10:57   1322s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:57   1322s] [NR-eGR] Total half perimeter of net bounding box: 171368um
[01/10 19:10:57   1322s] [NR-eGR] Total length: 206300um, number of vias: 73874
[01/10 19:10:57   1322s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:57   1322s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/10 19:10:57   1322s] [NR-eGR] --------------------------------------------------------------------------
[01/10 19:10:57   1322s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3239.79 MB )
[01/10 19:10:57   1322s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.27 sec, Curr Mem: 3218.79 MB )
[01/10 19:10:57   1322s] (I)      ====================================== Runtime Summary =======================================
[01/10 19:10:57   1322s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/10 19:10:57   1322s] (I)      ----------------------------------------------------------------------------------------------
[01/10 19:10:57   1322s] (I)       Early Global Route kernel              100.00%  6040.39 sec  6041.66 sec  1.27 sec  1.26 sec 
[01/10 19:10:57   1322s] (I)       +-Import and model                      32.90%  6040.40 sec  6040.82 sec  0.42 sec  0.42 sec 
[01/10 19:10:57   1322s] (I)       | +-Create place DB                      4.08%  6040.40 sec  6040.45 sec  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)       | | +-Import place data                  4.07%  6040.40 sec  6040.45 sec  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read instances and placement     1.05%  6040.40 sec  6040.41 sec  0.01 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read nets                        2.98%  6040.41 sec  6040.45 sec  0.04 sec  0.03 sec 
[01/10 19:10:57   1322s] (I)       | +-Create route DB                     27.76%  6040.45 sec  6040.80 sec  0.35 sec  0.35 sec 
[01/10 19:10:57   1322s] (I)       | | +-Import route data (1T)            27.71%  6040.45 sec  6040.80 sec  0.35 sec  0.35 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read blockages ( Layer 1-10 )   18.69%  6040.46 sec  6040.69 sec  0.24 sec  0.24 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read routing blockages         0.00%  6040.46 sec  6040.46 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read instance blockages       18.39%  6040.46 sec  6040.69 sec  0.23 sec  0.23 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read PG blockages              0.10%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read clock blockages           0.01%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read other blockages           0.01%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read halo blockages            0.01%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Read boundary cut boxes        0.00%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read blackboxes                  0.00%  6040.69 sec  6040.69 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read prerouted                   1.38%  6040.69 sec  6040.71 sec  0.02 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read unlegalized nets            0.30%  6040.71 sec  6040.72 sec  0.00 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Read nets                        0.38%  6040.72 sec  6040.72 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Set up via pillars               0.00%  6040.72 sec  6040.72 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Initialize 3D grid graph         0.04%  6040.72 sec  6040.72 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Model blockage capacity          6.06%  6040.72 sec  6040.80 sec  0.08 sec  0.07 sec 
[01/10 19:10:57   1322s] (I)       | | | | +-Initialize 3D capacity         5.89%  6040.72 sec  6040.80 sec  0.07 sec  0.07 sec 
[01/10 19:10:57   1322s] (I)       | +-Read aux data                        0.00%  6040.80 sec  6040.80 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | +-Others data preparation              0.09%  6040.80 sec  6040.80 sec  0.00 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)       | +-Create route kernel                  0.74%  6040.80 sec  6040.81 sec  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)       +-Global Routing                        20.43%  6040.82 sec  6041.07 sec  0.26 sec  0.26 sec 
[01/10 19:10:57   1322s] (I)       | +-Initialization                       0.26%  6040.82 sec  6040.82 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | +-Net group 1                         18.89%  6040.82 sec  6041.06 sec  0.24 sec  0.24 sec 
[01/10 19:10:57   1322s] (I)       | | +-Generate topology                  1.49%  6040.82 sec  6040.84 sec  0.02 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1a                           3.70%  6040.84 sec  6040.89 sec  0.05 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Pattern routing (1T)             3.12%  6040.84 sec  6040.88 sec  0.04 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Add via demand to 2D             0.52%  6040.88 sec  6040.89 sec  0.01 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1b                           0.01%  6040.89 sec  6040.89 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1c                           0.00%  6040.89 sec  6040.89 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1d                           0.00%  6040.89 sec  6040.89 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1e                           0.03%  6040.89 sec  6040.89 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Route legalization               0.00%  6040.89 sec  6040.89 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | | +-Phase 1l                          13.16%  6040.89 sec  6041.06 sec  0.17 sec  0.17 sec 
[01/10 19:10:57   1322s] (I)       | | | +-Layer assignment (1T)           12.89%  6040.90 sec  6041.06 sec  0.16 sec  0.16 sec 
[01/10 19:10:57   1322s] (I)       | +-Clean cong LA                        0.00%  6041.06 sec  6041.06 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       +-Export 3D cong map                     0.69%  6041.07 sec  6041.08 sec  0.01 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | +-Export 2D cong map                   0.07%  6041.08 sec  6041.08 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       +-Extract Global 3D Wires                0.47%  6041.11 sec  6041.12 sec  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)       +-Track Assignment (1T)                 17.04%  6041.12 sec  6041.33 sec  0.22 sec  0.21 sec 
[01/10 19:10:57   1322s] (I)       | +-Initialization                       0.08%  6041.12 sec  6041.12 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       | +-Track Assignment Kernel             16.38%  6041.12 sec  6041.32 sec  0.21 sec  0.21 sec 
[01/10 19:10:57   1322s] (I)       | +-Free Memory                          0.01%  6041.33 sec  6041.33 sec  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)       +-Export                                25.08%  6041.33 sec  6041.65 sec  0.32 sec  0.32 sec 
[01/10 19:10:57   1322s] (I)       | +-Export DB wires                      8.27%  6041.33 sec  6041.44 sec  0.10 sec  0.11 sec 
[01/10 19:10:57   1322s] (I)       | | +-Export all nets                    6.06%  6041.34 sec  6041.41 sec  0.08 sec  0.08 sec 
[01/10 19:10:57   1322s] (I)       | | +-Set wire vias                      1.71%  6041.42 sec  6041.44 sec  0.02 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)       | +-Report wirelength                    3.40%  6041.44 sec  6041.48 sec  0.04 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)       | +-Update net boxes                     3.63%  6041.48 sec  6041.53 sec  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)       | +-Update timing                        9.68%  6041.53 sec  6041.65 sec  0.12 sec  0.12 sec 
[01/10 19:10:57   1322s] (I)       +-Postprocess design                     0.42%  6041.65 sec  6041.66 sec  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)      ===================== Summary by functions =====================
[01/10 19:10:57   1322s] (I)       Lv  Step                                 %      Real       CPU 
[01/10 19:10:57   1322s] (I)      ----------------------------------------------------------------
[01/10 19:10:57   1322s] (I)        0  Early Global Route kernel      100.00%  1.27 sec  1.26 sec 
[01/10 19:10:57   1322s] (I)        1  Import and model                32.90%  0.42 sec  0.42 sec 
[01/10 19:10:57   1322s] (I)        1  Export                          25.08%  0.32 sec  0.32 sec 
[01/10 19:10:57   1322s] (I)        1  Global Routing                  20.43%  0.26 sec  0.26 sec 
[01/10 19:10:57   1322s] (I)        1  Track Assignment (1T)           17.04%  0.22 sec  0.21 sec 
[01/10 19:10:57   1322s] (I)        1  Export 3D cong map               0.69%  0.01 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        1  Extract Global 3D Wires          0.47%  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        1  Postprocess design               0.42%  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        2  Create route DB                 27.76%  0.35 sec  0.35 sec 
[01/10 19:10:57   1322s] (I)        2  Net group 1                     18.89%  0.24 sec  0.24 sec 
[01/10 19:10:57   1322s] (I)        2  Track Assignment Kernel         16.38%  0.21 sec  0.21 sec 
[01/10 19:10:57   1322s] (I)        2  Update timing                    9.68%  0.12 sec  0.12 sec 
[01/10 19:10:57   1322s] (I)        2  Export DB wires                  8.27%  0.10 sec  0.11 sec 
[01/10 19:10:57   1322s] (I)        2  Create place DB                  4.08%  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)        2  Update net boxes                 3.63%  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)        2  Report wirelength                3.40%  0.04 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)        2  Create route kernel              0.74%  0.01 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        2  Initialization                   0.34%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        2  Others data preparation          0.09%  0.00 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        3  Import route data (1T)          27.71%  0.35 sec  0.35 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1l                        13.16%  0.17 sec  0.17 sec 
[01/10 19:10:57   1322s] (I)        3  Export all nets                  6.06%  0.08 sec  0.08 sec 
[01/10 19:10:57   1322s] (I)        3  Import place data                4.07%  0.05 sec  0.05 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1a                         3.70%  0.05 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)        3  Set wire vias                    1.71%  0.02 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)        3  Generate topology                1.49%  0.02 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        4  Read blockages ( Layer 1-10 )   18.69%  0.24 sec  0.24 sec 
[01/10 19:10:57   1322s] (I)        4  Layer assignment (1T)           12.89%  0.16 sec  0.16 sec 
[01/10 19:10:57   1322s] (I)        4  Model blockage capacity          6.06%  0.08 sec  0.07 sec 
[01/10 19:10:57   1322s] (I)        4  Read nets                        3.36%  0.04 sec  0.03 sec 
[01/10 19:10:57   1322s] (I)        4  Pattern routing (1T)             3.12%  0.04 sec  0.04 sec 
[01/10 19:10:57   1322s] (I)        4  Read prerouted                   1.38%  0.02 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        4  Read instances and placement     1.05%  0.01 sec  0.02 sec 
[01/10 19:10:57   1322s] (I)        4  Add via demand to 2D             0.52%  0.01 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        4  Read unlegalized nets            0.30%  0.00 sec  0.01 sec 
[01/10 19:10:57   1322s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read instance blockages         18.39%  0.23 sec  0.23 sec 
[01/10 19:10:57   1322s] (I)        5  Initialize 3D capacity           5.89%  0.07 sec  0.07 sec 
[01/10 19:10:57   1322s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/10 19:10:57   1322s] Extraction called for design 'picorv32' of instances=9511 and nets=10698 using extraction engine 'preRoute' .
[01/10 19:10:57   1322s] PreRoute RC Extraction called for design picorv32.
[01/10 19:10:57   1322s] RC Extraction called in multi-corner(1) mode.
[01/10 19:10:57   1322s] RCMode: PreRoute
[01/10 19:10:57   1322s]       RC Corner Indexes            0   
[01/10 19:10:57   1322s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:10:57   1322s] Resistance Scaling Factor    : 1.00000 
[01/10 19:10:57   1322s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:10:57   1322s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:10:57   1322s] Shrink Factor                : 1.00000
[01/10 19:10:57   1322s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:10:57   1322s] Using Quantus QRC technology file ...
[01/10 19:10:57   1322s] 
[01/10 19:10:57   1322s] Trim Metal Layers:
[01/10 19:10:57   1322s] LayerId::1 widthSet size::2
[01/10 19:10:57   1322s] LayerId::2 widthSet size::2
[01/10 19:10:57   1322s] LayerId::3 widthSet size::2
[01/10 19:10:57   1322s] LayerId::4 widthSet size::2
[01/10 19:10:57   1322s] LayerId::5 widthSet size::2
[01/10 19:10:57   1322s] LayerId::6 widthSet size::2
[01/10 19:10:57   1322s] LayerId::7 widthSet size::2
[01/10 19:10:57   1322s] LayerId::8 widthSet size::2
[01/10 19:10:57   1322s] LayerId::9 widthSet size::2
[01/10 19:10:57   1322s] LayerId::10 widthSet size::2
[01/10 19:10:57   1322s] LayerId::11 widthSet size::2
[01/10 19:10:57   1322s] Updating RC grid for preRoute extraction ...
[01/10 19:10:57   1322s] eee: pegSigSF::1.070000
[01/10 19:10:57   1322s] Initializing multi-corner resistance tables ...
[01/10 19:10:57   1322s] eee: l::1 avDens::0.140406 usedTrk::2502.034475 availTrk::17820.000000 sigTrk::2502.034475
[01/10 19:10:57   1322s] eee: l::2 avDens::0.278337 usedTrk::4093.226346 availTrk::14706.000000 sigTrk::4093.226346
[01/10 19:10:57   1322s] eee: l::3 avDens::0.268529 usedTrk::4229.327957 availTrk::15750.000000 sigTrk::4229.327957
[01/10 19:10:57   1322s] eee: l::4 avDens::0.123855 usedTrk::1810.815998 availTrk::14620.500000 sigTrk::1810.815998
[01/10 19:10:57   1322s] eee: l::5 avDens::0.060411 usedTrk::891.660527 availTrk::14760.000000 sigTrk::891.660527
[01/10 19:10:57   1322s] eee: l::6 avDens::0.017925 usedTrk::199.232662 availTrk::11115.000000 sigTrk::199.232662
[01/10 19:10:57   1322s] eee: l::7 avDens::0.021474 usedTrk::57.979006 availTrk::2700.000000 sigTrk::57.979006
[01/10 19:10:57   1322s] eee: l::8 avDens::0.015423 usedTrk::26.372749 availTrk::1710.000000 sigTrk::26.372749
[01/10 19:10:57   1322s] eee: l::9 avDens::0.014558 usedTrk::7.861345 availTrk::540.000000 sigTrk::7.861345
[01/10 19:10:57   1322s] eee: l::10 avDens::0.056783 usedTrk::81.562457 availTrk::1436.400000 sigTrk::81.562457
[01/10 19:10:57   1322s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:10:57   1322s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:10:57   1322s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.250222 uaWl=1.000000 uaWlH=0.232475 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:10:57   1322s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3210.793M)
[01/10 19:10:57   1323s] Compute RC Scale Done ...
[01/10 19:10:57   1323s] OPERPROF: Starting HotSpotCal at level 1, MEM:3229.9M, EPOCH TIME: 1704906657.966929
[01/10 19:10:57   1323s] [hotspot] +------------+---------------+---------------+
[01/10 19:10:57   1323s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 19:10:57   1323s] [hotspot] +------------+---------------+---------------+
[01/10 19:10:57   1323s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 19:10:57   1323s] [hotspot] +------------+---------------+---------------+
[01/10 19:10:57   1323s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:10:57   1323s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 19:10:57   1323s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:3229.9M, EPOCH TIME: 1704906657.971075
[01/10 19:10:57   1323s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/10 19:10:57   1323s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 19:10:57   1323s] *** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:22:03.2/2:22:53.0 (0.2), mem = 3229.9M
[01/10 19:10:57   1323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.23
[01/10 19:10:57   1323s] ### Creating RouteCongInterface, started
[01/10 19:10:58   1323s] 
[01/10 19:10:58   1323s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[01/10 19:10:58   1323s] 
[01/10 19:10:58   1323s] #optDebug: {0, 1.000}
[01/10 19:10:58   1323s] ### Creating RouteCongInterface, finished
[01/10 19:10:58   1323s] Updated routing constraints on 0 nets.
[01/10 19:10:58   1323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.23
[01/10 19:10:58   1323s] Bottom Preferred Layer:
[01/10 19:10:58   1323s] +---------------+------------+----------+
[01/10 19:10:58   1323s] |     Layer     |    CLK     |   Rule   |
[01/10 19:10:58   1323s] +---------------+------------+----------+
[01/10 19:10:58   1323s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:10:58   1323s] +---------------+------------+----------+
[01/10 19:10:58   1323s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:10:58   1323s] +---------------+------------+----------+
[01/10 19:10:58   1323s] Via Pillar Rule:
[01/10 19:10:58   1323s]     None
[01/10 19:10:58   1323s] *** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:22:03.2/2:22:53.0 (0.2), mem = 3229.9M
[01/10 19:10:58   1323s] 
[01/10 19:10:58   1323s] =============================================================================================
[01/10 19:10:58   1323s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #2                     21.35-s114_1
[01/10 19:10:58   1323s] =============================================================================================
[01/10 19:10:58   1323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:10:58   1323s] ---------------------------------------------------------------------------------------------
[01/10 19:10:58   1323s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  75.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:10:58   1323s] [ MISC                   ]          0:00:00.0  (  24.2 % )     0:00:00.0 /  0:00:00.0    0.7
[01/10 19:10:58   1323s] ---------------------------------------------------------------------------------------------
[01/10 19:10:58   1323s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:10:58   1323s] ---------------------------------------------------------------------------------------------
[01/10 19:10:58   1323s] 
[01/10 19:10:58   1323s] End: GigaOpt Route Type Constraints Refinement
[01/10 19:10:58   1323s] skip EGR on cluster skew clock nets.
[01/10 19:10:58   1323s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:10:58   1323s] #################################################################################
[01/10 19:10:58   1323s] # Design Stage: PreRoute
[01/10 19:10:58   1323s] # Design Name: picorv32
[01/10 19:10:58   1323s] # Design Mode: 45nm
[01/10 19:10:58   1323s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:10:58   1323s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:10:58   1323s] # Signoff Settings: SI Off 
[01/10 19:10:58   1323s] #################################################################################
[01/10 19:10:58   1323s] Calculate delays in Single mode...
[01/10 19:10:58   1323s] Topological Sorting (REAL = 0:00:00.0, MEM = 3227.9M, InitMEM = 3227.9M)
[01/10 19:10:58   1323s] Start delay calculation (fullDC) (1 T). (MEM=3227.87)
[01/10 19:10:58   1323s] End AAE Lib Interpolated Model. (MEM=3239.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:11:01   1326s] Total number of fetched objects 10525
[01/10 19:11:01   1326s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:11:01   1326s] End delay calculation. (MEM=3269.54 CPU=0:00:02.2 REAL=0:00:02.0)
[01/10 19:11:01   1326s] End delay calculation (fullDC). (MEM=3269.54 CPU=0:00:02.8 REAL=0:00:03.0)
[01/10 19:11:01   1326s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 3269.5M) ***
[01/10 19:11:01   1327s] Begin: GigaOpt postEco DRV Optimization
[01/10 19:11:01   1327s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/10 19:11:01   1327s] *** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:22:07.1/2:22:56.9 (0.2), mem = 3269.5M
[01/10 19:11:01   1327s] Info: 39 nets with fixed/cover wires excluded.
[01/10 19:11:01   1327s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:11:01   1327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.24
[01/10 19:11:01   1327s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:11:01   1327s] ### Creating PhyDesignMc. totSessionCpu=0:22:07 mem=3269.5M
[01/10 19:11:01   1327s] OPERPROF: Starting DPlace-Init at level 1, MEM:3269.5M, EPOCH TIME: 1704906661.908932
[01/10 19:11:01   1327s] Processing tracks to init pin-track alignment.
[01/10 19:11:01   1327s] z: 2, totalTracks: 1
[01/10 19:11:01   1327s] z: 4, totalTracks: 1
[01/10 19:11:01   1327s] z: 6, totalTracks: 1
[01/10 19:11:01   1327s] z: 8, totalTracks: 1
[01/10 19:11:01   1327s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:11:01   1327s] All LLGs are deleted
[01/10 19:11:01   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:01   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:01   1327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3269.5M, EPOCH TIME: 1704906661.918739
[01/10 19:11:01   1327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3269.5M, EPOCH TIME: 1704906661.919230
[01/10 19:11:01   1327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3269.5M, EPOCH TIME: 1704906661.924404
[01/10 19:11:01   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:01   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:01   1327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3269.5M, EPOCH TIME: 1704906661.926770
[01/10 19:11:01   1327s] Max number of tech site patterns supported in site array is 256.
[01/10 19:11:01   1327s] Core basic site is CoreSite
[01/10 19:11:01   1327s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:11:01   1327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3269.5M, EPOCH TIME: 1704906661.974962
[01/10 19:11:01   1327s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:11:01   1327s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:11:01   1327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3269.5M, EPOCH TIME: 1704906661.977306
[01/10 19:11:01   1327s] Fast DP-INIT is on for default
[01/10 19:11:01   1327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:11:01   1327s] Atter site array init, number of instance map data is 0.
[01/10 19:11:01   1327s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.056, MEM:3269.5M, EPOCH TIME: 1704906661.982325
[01/10 19:11:01   1327s] 
[01/10 19:11:01   1327s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:01   1327s] 
[01/10 19:11:01   1327s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:11:01   1327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:3269.5M, EPOCH TIME: 1704906661.986167
[01/10 19:11:01   1327s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3269.5M, EPOCH TIME: 1704906661.986318
[01/10 19:11:01   1327s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3269.5M, EPOCH TIME: 1704906661.986404
[01/10 19:11:01   1327s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3269.5MB).
[01/10 19:11:01   1327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:3269.5M, EPOCH TIME: 1704906661.988566
[01/10 19:11:02   1327s] TotalInstCnt at PhyDesignMc Initialization: 9511
[01/10 19:11:02   1327s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:07 mem=3269.5M
[01/10 19:11:02   1327s] ### Creating RouteCongInterface, started
[01/10 19:11:02   1327s] 
[01/10 19:11:02   1327s] #optDebug:  {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[01/10 19:11:02   1327s] 
[01/10 19:11:02   1327s] #optDebug: {0, 1.000}
[01/10 19:11:02   1327s] ### Creating RouteCongInterface, finished
[01/10 19:11:02   1327s] {MG  {8 0 2.8 0.0678551}  {9 0 16.7 0.401127} }
[01/10 19:11:02   1327s] ### Creating LA Mngr. totSessionCpu=0:22:07 mem=3269.5M
[01/10 19:11:02   1327s] ### Creating LA Mngr, finished. totSessionCpu=0:22:07 mem=3269.5M
[01/10 19:11:02   1328s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 19:11:02   1328s] [GPS-DRV] maxDensity (design): 0.95
[01/10 19:11:02   1328s] [GPS-DRV] maxLocalDensity: 0.98
[01/10 19:11:02   1328s] [GPS-DRV] All active and enabled setup views
[01/10 19:11:02   1328s] [GPS-DRV]     default_emulate_view
[01/10 19:11:02   1328s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:11:02   1328s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:11:02   1328s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 19:11:02   1328s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 19:11:02   1328s] [GPS-DRV] timing-driven DRV settings
[01/10 19:11:02   1328s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 19:11:02   1328s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3303.9M, EPOCH TIME: 1704906662.808603
[01/10 19:11:02   1328s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3303.9M, EPOCH TIME: 1704906662.808935
[01/10 19:11:03   1328s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:11:03   1328s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 19:11:03   1328s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:11:03   1328s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 19:11:03   1328s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:11:03   1328s] Info: violation cost 2.950893 (cap = 0.000000, tran = 2.950893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:11:03   1328s] |    23|   148|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     1.95|     0.00|       0|       0|       0| 71.39%|          |         |
[01/10 19:11:04   1329s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:11:04   1329s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.01|     0.00|      18|       0|      10| 71.46%| 0:00:01.0|  3358.0M|
[01/10 19:11:04   1329s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:11:04   1329s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.01|     0.00|       0|       0|       0| 71.46%| 0:00:00.0|  3358.0M|
[01/10 19:11:04   1329s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:11:04   1329s] Bottom Preferred Layer:
[01/10 19:11:04   1329s] +---------------+------------+----------+
[01/10 19:11:04   1329s] |     Layer     |    CLK     |   Rule   |
[01/10 19:11:04   1329s] +---------------+------------+----------+
[01/10 19:11:04   1329s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:11:04   1329s] +---------------+------------+----------+
[01/10 19:11:04   1329s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:11:04   1329s] +---------------+------------+----------+
[01/10 19:11:04   1329s] Via Pillar Rule:
[01/10 19:11:04   1329s]     None
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=3358.0M) ***
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] Total-nets :: 10525, Stn-nets :: 0, ratio :: 0 %, Total-len 206299, Stn-len 0
[01/10 19:11:04   1329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3339.0M, EPOCH TIME: 1704906664.122182
[01/10 19:11:04   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:11:04   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:3253.0M, EPOCH TIME: 1704906664.190345
[01/10 19:11:04   1329s] TotalInstCnt at PhyDesignMc Destruction: 9529
[01/10 19:11:04   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.24
[01/10 19:11:04   1329s] *** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:22:09.4/2:22:59.2 (0.2), mem = 3253.0M
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] =============================================================================================
[01/10 19:11:04   1329s]  Step TAT Report : DrvOpt #2 / ccopt_design #2                                  21.35-s114_1
[01/10 19:11:04   1329s] =============================================================================================
[01/10 19:11:04   1329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:11:04   1329s] ---------------------------------------------------------------------------------------------
[01/10 19:11:04   1329s] [ SlackTraversorInit     ]      1   0:00:00.4  (  18.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:11:04   1329s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:11:04   1329s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:04   1329s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:11:04   1329s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:11:04   1329s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:11:04   1329s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:11:04   1329s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:11:04   1329s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:11:04   1329s] [ OptEval                ]      2   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:11:04   1329s] [ OptCommit              ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:11:04   1329s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:04   1329s] [ IncrDelayCalc          ]     10   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:04   1329s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 19:11:04   1329s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/10 19:11:04   1329s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:11:04   1329s] [ MISC                   ]          0:00:00.8  (  34.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 19:11:04   1329s] ---------------------------------------------------------------------------------------------
[01/10 19:11:04   1329s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/10 19:11:04   1329s] ---------------------------------------------------------------------------------------------
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] End: GigaOpt postEco DRV Optimization
[01/10 19:11:04   1329s] **INFO: Flow update: Design timing is met.
[01/10 19:11:04   1329s] Running refinePlace -preserveRouting true -hardFence false
[01/10 19:11:04   1329s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3253.0M, EPOCH TIME: 1704906664.200934
[01/10 19:11:04   1329s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3253.0M, EPOCH TIME: 1704906664.201051
[01/10 19:11:04   1329s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3253.0M, EPOCH TIME: 1704906664.201188
[01/10 19:11:04   1329s] Processing tracks to init pin-track alignment.
[01/10 19:11:04   1329s] z: 2, totalTracks: 1
[01/10 19:11:04   1329s] z: 4, totalTracks: 1
[01/10 19:11:04   1329s] z: 6, totalTracks: 1
[01/10 19:11:04   1329s] z: 8, totalTracks: 1
[01/10 19:11:04   1329s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:11:04   1329s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3253.0M, EPOCH TIME: 1704906664.215714
[01/10 19:11:04   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1329s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:11:04   1329s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.055, MEM:3253.0M, EPOCH TIME: 1704906664.271075
[01/10 19:11:04   1329s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3253.0M, EPOCH TIME: 1704906664.271258
[01/10 19:11:04   1329s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3253.0M, EPOCH TIME: 1704906664.271341
[01/10 19:11:04   1329s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3253.0MB).
[01/10 19:11:04   1329s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.072, MEM:3253.0M, EPOCH TIME: 1704906664.273650
[01/10 19:11:04   1329s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.073, MEM:3253.0M, EPOCH TIME: 1704906664.273726
[01/10 19:11:04   1329s] TDRefine: refinePlace mode is spiral
[01/10 19:11:04   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.18
[01/10 19:11:04   1329s] OPERPROF:   Starting RefinePlace at level 2, MEM:3253.0M, EPOCH TIME: 1704906664.273827
[01/10 19:11:04   1329s] *** Starting refinePlace (0:22:09 mem=3253.0M) ***
[01/10 19:11:04   1329s] Total net bbox length = 1.715e+05 (8.039e+04 9.110e+04) (ext = 1.298e+04)
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:04   1329s] (I)      Default pattern map key = picorv32_default.
[01/10 19:11:04   1329s] (I)      Default pattern map key = picorv32_default.
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] Starting Small incrNP...
[01/10 19:11:04   1329s] User Input Parameters:
[01/10 19:11:04   1329s] - Congestion Driven    : Off
[01/10 19:11:04   1329s] - Timing Driven        : Off
[01/10 19:11:04   1329s] - Area-Violation Based : Off
[01/10 19:11:04   1329s] - Start Rollback Level : -5
[01/10 19:11:04   1329s] - Legalized            : On
[01/10 19:11:04   1329s] - Window Based         : Off
[01/10 19:11:04   1329s] - eDen incr mode       : Off
[01/10 19:11:04   1329s] - Small incr mode      : On
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3253.0M, EPOCH TIME: 1704906664.298066
[01/10 19:11:04   1329s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3253.0M, EPOCH TIME: 1704906664.300682
[01/10 19:11:04   1329s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.004, MEM:3253.0M, EPOCH TIME: 1704906664.305061
[01/10 19:11:04   1329s] default core: bins with density > 0.750 = 58.33 % ( 91 / 156 )
[01/10 19:11:04   1329s] Density distribution unevenness ratio = 7.954%
[01/10 19:11:04   1329s] Density distribution unevenness ratio (U70) = 7.954%
[01/10 19:11:04   1329s] Density distribution unevenness ratio (U80) = 1.376%
[01/10 19:11:04   1329s] Density distribution unevenness ratio (U90) = 0.000%
[01/10 19:11:04   1329s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.007, MEM:3253.0M, EPOCH TIME: 1704906664.305371
[01/10 19:11:04   1329s] cost 0.877551, thresh 1.000000
[01/10 19:11:04   1329s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3253.0M)
[01/10 19:11:04   1329s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:11:04   1329s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3253.0M, EPOCH TIME: 1704906664.306102
[01/10 19:11:04   1329s] Starting refinePlace ...
[01/10 19:11:04   1329s] (I)      Default pattern map key = picorv32_default.
[01/10 19:11:04   1329s] One DDP V2 for no tweak run.
[01/10 19:11:04   1329s] (I)      Default pattern map key = picorv32_default.
[01/10 19:11:04   1329s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3253.0M, EPOCH TIME: 1704906664.340730
[01/10 19:11:04   1329s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:11:04   1329s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3253.0M, EPOCH TIME: 1704906664.340923
[01/10 19:11:04   1329s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3253.0M, EPOCH TIME: 1704906664.341207
[01/10 19:11:04   1329s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3253.0M, EPOCH TIME: 1704906664.341282
[01/10 19:11:04   1329s] DDP markSite nrRow 119 nrJob 119
[01/10 19:11:04   1329s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:3253.0M, EPOCH TIME: 1704906664.341830
[01/10 19:11:04   1329s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:3253.0M, EPOCH TIME: 1704906664.341919
[01/10 19:11:04   1329s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 19:11:04   1329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3253.0MB) @(0:22:10 - 0:22:10).
[01/10 19:11:04   1329s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:11:04   1329s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:11:04   1329s] 
[01/10 19:11:04   1329s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:11:04   1329s] Move report: legalization moves 33 insts, mean move: 2.28 um, max move: 5.62 um spiral
[01/10 19:11:04   1329s] 	Max move on inst (FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485): (105.20, 61.18) --> (107.40, 64.60)
[01/10 19:11:04   1329s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:11:04   1329s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:11:04   1329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3256.0MB) @(0:22:10 - 0:22:10).
[01/10 19:11:04   1329s] Move report: Detail placement moves 33 insts, mean move: 2.28 um, max move: 5.62 um 
[01/10 19:11:04   1329s] 	Max move on inst (FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485): (105.20, 61.18) --> (107.40, 64.60)
[01/10 19:11:04   1329s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3256.0MB
[01/10 19:11:04   1329s] Statistics of distance of Instance movement in refine placement:
[01/10 19:11:04   1329s]   maximum (X+Y) =         5.62 um
[01/10 19:11:04   1329s]   inst (FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485) with max move: (105.2, 61.18) -> (107.4, 64.6)
[01/10 19:11:04   1329s]   mean    (X+Y) =         2.28 um
[01/10 19:11:04   1329s] Summary Report:
[01/10 19:11:04   1329s] Instances move: 33 (out of 9491 movable)
[01/10 19:11:04   1329s] Instances flipped: 0
[01/10 19:11:04   1329s] Mean displacement: 2.28 um
[01/10 19:11:04   1329s] Max displacement: 5.62 um (Instance: FE_OFC669_genblk2_pcpi_div_minus_2469_59_n_485) (105.2, 61.18) -> (107.4, 64.6)
[01/10 19:11:04   1329s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/10 19:11:04   1329s] Total instances moved : 33
[01/10 19:11:04   1329s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.440, REAL:0.426, MEM:3256.0M, EPOCH TIME: 1704906664.732315
[01/10 19:11:04   1329s] Total net bbox length = 1.715e+05 (8.042e+04 9.112e+04) (ext = 1.298e+04)
[01/10 19:11:04   1329s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3256.0MB
[01/10 19:11:04   1329s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3256.0MB) @(0:22:09 - 0:22:10).
[01/10 19:11:04   1329s] *** Finished refinePlace (0:22:10 mem=3256.0M) ***
[01/10 19:11:04   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.18
[01/10 19:11:04   1329s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.470, REAL:0.464, MEM:3256.0M, EPOCH TIME: 1704906664.738082
[01/10 19:11:04   1329s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3256.0M, EPOCH TIME: 1704906664.738176
[01/10 19:11:04   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:11:04   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:04   1330s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.066, MEM:3253.0M, EPOCH TIME: 1704906664.803819
[01/10 19:11:04   1330s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.610, REAL:0.605, MEM:3253.0M, EPOCH TIME: 1704906664.806302
[01/10 19:11:04   1330s] **INFO: Flow update: Design timing is met.
[01/10 19:11:04   1330s] **INFO: Flow update: Design timing is met.
[01/10 19:11:04   1330s] **INFO: Flow update: Design timing is met.
[01/10 19:11:04   1330s] #optDebug: fT-D <X 1 0 0 0>
[01/10 19:11:04   1330s] Register exp ratio and priority group on 0 nets on 10543 nets : 
[01/10 19:11:05   1330s] 
[01/10 19:11:05   1330s] Active setup views:
[01/10 19:11:05   1330s]  default_emulate_view
[01/10 19:11:05   1330s]   Dominating endpoints: 0
[01/10 19:11:05   1330s]   Dominating TNS: -0.000
[01/10 19:11:05   1330s] 
[01/10 19:11:05   1330s] Extraction called for design 'picorv32' of instances=9529 and nets=10716 using extraction engine 'preRoute' .
[01/10 19:11:05   1330s] PreRoute RC Extraction called for design picorv32.
[01/10 19:11:05   1330s] RC Extraction called in multi-corner(1) mode.
[01/10 19:11:05   1330s] RCMode: PreRoute
[01/10 19:11:05   1330s]       RC Corner Indexes            0   
[01/10 19:11:05   1330s] Capacitance Scaling Factor   : 1.00000 
[01/10 19:11:05   1330s] Resistance Scaling Factor    : 1.00000 
[01/10 19:11:05   1330s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 19:11:05   1330s] Clock Res. Scaling Factor    : 1.00000 
[01/10 19:11:05   1330s] Shrink Factor                : 1.00000
[01/10 19:11:05   1330s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 19:11:05   1330s] Using Quantus QRC technology file ...
[01/10 19:11:05   1330s] 
[01/10 19:11:05   1330s] Trim Metal Layers:
[01/10 19:11:05   1330s] LayerId::1 widthSet size::2
[01/10 19:11:05   1330s] LayerId::2 widthSet size::2
[01/10 19:11:05   1330s] LayerId::3 widthSet size::2
[01/10 19:11:05   1330s] LayerId::4 widthSet size::2
[01/10 19:11:05   1330s] LayerId::5 widthSet size::2
[01/10 19:11:05   1330s] LayerId::6 widthSet size::2
[01/10 19:11:05   1330s] LayerId::7 widthSet size::2
[01/10 19:11:05   1330s] LayerId::8 widthSet size::2
[01/10 19:11:05   1330s] LayerId::9 widthSet size::2
[01/10 19:11:05   1330s] LayerId::10 widthSet size::2
[01/10 19:11:05   1330s] LayerId::11 widthSet size::2
[01/10 19:11:05   1330s] Updating RC grid for preRoute extraction ...
[01/10 19:11:05   1330s] eee: pegSigSF::1.070000
[01/10 19:11:05   1330s] Initializing multi-corner resistance tables ...
[01/10 19:11:05   1330s] eee: l::1 avDens::0.140406 usedTrk::2502.031958 availTrk::17820.000000 sigTrk::2502.031958
[01/10 19:11:05   1330s] eee: l::2 avDens::0.278335 usedTrk::4093.199445 availTrk::14706.000000 sigTrk::4093.199445
[01/10 19:11:05   1330s] eee: l::3 avDens::0.268529 usedTrk::4229.327957 availTrk::15750.000000 sigTrk::4229.327957
[01/10 19:11:05   1330s] eee: l::4 avDens::0.123855 usedTrk::1810.815998 availTrk::14620.500000 sigTrk::1810.815998
[01/10 19:11:05   1330s] eee: l::5 avDens::0.060411 usedTrk::891.660527 availTrk::14760.000000 sigTrk::891.660527
[01/10 19:11:05   1330s] eee: l::6 avDens::0.017925 usedTrk::199.232662 availTrk::11115.000000 sigTrk::199.232662
[01/10 19:11:05   1330s] eee: l::7 avDens::0.021474 usedTrk::57.979006 availTrk::2700.000000 sigTrk::57.979006
[01/10 19:11:05   1330s] eee: l::8 avDens::0.015423 usedTrk::26.372749 availTrk::1710.000000 sigTrk::26.372749
[01/10 19:11:05   1330s] eee: l::9 avDens::0.014558 usedTrk::7.861345 availTrk::540.000000 sigTrk::7.861345
[01/10 19:11:05   1330s] eee: l::10 avDens::0.056783 usedTrk::81.562457 availTrk::1436.400000 sigTrk::81.562457
[01/10 19:11:05   1330s] eee: l::11 avDens::0.060222 usedTrk::195.118334 availTrk::3240.000000 sigTrk::195.118334
[01/10 19:11:05   1330s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:11:05   1330s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.250222 uaWl=1.000000 uaWlH=0.232476 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.761600 newSi=0.001600 wHLS=1.904000 siPrev=0 viaL=0.000000
[01/10 19:11:05   1330s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3237.660M)
[01/10 19:11:05   1330s] Starting delay calculation for Setup views
[01/10 19:11:05   1330s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 19:11:05   1330s] #################################################################################
[01/10 19:11:05   1330s] # Design Stage: PreRoute
[01/10 19:11:05   1330s] # Design Name: picorv32
[01/10 19:11:05   1330s] # Design Mode: 45nm
[01/10 19:11:05   1330s] # Analysis Mode: MMMC Non-OCV 
[01/10 19:11:05   1330s] # Parasitics Mode: No SPEF/RCDB 
[01/10 19:11:05   1330s] # Signoff Settings: SI Off 
[01/10 19:11:05   1330s] #################################################################################
[01/10 19:11:06   1331s] Calculate delays in Single mode...
[01/10 19:11:06   1331s] Topological Sorting (REAL = 0:00:00.0, MEM = 3239.7M, InitMEM = 3239.7M)
[01/10 19:11:06   1331s] Start delay calculation (fullDC) (1 T). (MEM=3239.68)
[01/10 19:11:06   1331s] End AAE Lib Interpolated Model. (MEM=3251.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:11:09   1334s] Total number of fetched objects 10543
[01/10 19:11:09   1334s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:11:09   1334s] End delay calculation. (MEM=3267.62 CPU=0:00:02.4 REAL=0:00:03.0)
[01/10 19:11:09   1334s] End delay calculation (fullDC). (MEM=3267.62 CPU=0:00:03.0 REAL=0:00:03.0)
[01/10 19:11:09   1334s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 3267.6M) ***
[01/10 19:11:09   1335s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:22:15 mem=3267.6M)
[01/10 19:11:09   1335s] Reported timing to dir ./timingReports
[01/10 19:11:09   1335s] **optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2204.8M, totSessionCpu=0:22:15 **
[01/10 19:11:09   1335s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.6M, EPOCH TIME: 1704906669.867893
[01/10 19:11:09   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:09   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:09   1335s] 
[01/10 19:11:09   1335s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:09   1335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:3222.6M, EPOCH TIME: 1704906669.922787
[01/10 19:11:09   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:11:09   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1336s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.007  |  2.365  |  2.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3238.1M, EPOCH TIME: 1704906674.062401
[01/10 19:11:14   1336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:14   1337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:3238.1M, EPOCH TIME: 1704906674.117103
[01/10 19:11:14   1337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:11:14   1337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] Density: 71.462%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3238.1M, EPOCH TIME: 1704906674.139099
[01/10 19:11:14   1337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:11:14   1337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:3238.1M, EPOCH TIME: 1704906674.194309
[01/10 19:11:14   1337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:11:14   1337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] **optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 2205.7M, totSessionCpu=0:22:17 **
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:11:14   1337s] Deleting Lib Analyzer.
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] TimeStamp Deleting Cell Server End ...
[01/10 19:11:14   1337s] *** Finished optDesign ***
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:04 real=  0:01:06)
[01/10 19:11:14   1337s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[01/10 19:11:14   1337s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.7 real=0:00:04.7)
[01/10 19:11:14   1337s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[01/10 19:11:14   1337s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:11:14   1337s] Info: Destroy the CCOpt slew target map.
[01/10 19:11:14   1337s] clean pInstBBox. size 0
[01/10 19:11:14   1337s] Set place::cacheFPlanSiteMark to 0
[01/10 19:11:14   1337s] All LLGs are deleted
[01/10 19:11:14   1337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:11:14   1337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3238.0M, EPOCH TIME: 1704906674.306504
[01/10 19:11:14   1337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3238.0M, EPOCH TIME: 1704906674.306733
[01/10 19:11:14   1337s] Info: pop threads available for lower-level modules during optimization.
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] *** Summary of all messages that are not suppressed in this session:
[01/10 19:11:14   1337s] Severity  ID               Count  Summary                                  
[01/10 19:11:14   1337s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/10 19:11:14   1337s] WARNING   IMPCCOPT-5046       42  Net '%s' in clock tree '%s' has existing...
[01/10 19:11:14   1337s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[01/10 19:11:14   1337s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[01/10 19:11:14   1337s] WARNING   IMPCCOPT-1007       18  Did not meet the max transition constrai...
[01/10 19:11:14   1337s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/10 19:11:14   1337s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/10 19:11:14   1337s] *** Message Summary: 78 warning(s), 0 error(s)
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] *** ccopt_design #2 [finish] : cpu/real = 0:01:49.2/0:01:51.3 (1.0), totSession cpu/real = 0:22:17.2/2:23:09.3 (0.2), mem = 3238.0M
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] =============================================================================================
[01/10 19:11:14   1337s]  Final TAT Report : ccopt_design #2                                             21.35-s114_1
[01/10 19:11:14   1337s] =============================================================================================
[01/10 19:11:14   1337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:11:14   1337s] ---------------------------------------------------------------------------------------------
[01/10 19:11:14   1337s] [ InitOpt                ]      1   0:00:02.4  (   2.1 % )     0:00:06.7 /  0:00:06.7    1.0
[01/10 19:11:14   1337s] [ GlobalOpt              ]      1   0:00:02.1  (   1.9 % )     0:00:02.1 /  0:00:02.1    1.0
[01/10 19:11:14   1337s] [ DrvOpt                 ]      2   0:00:03.0  (   2.7 % )     0:00:03.0 /  0:00:03.0    1.0
[01/10 19:11:14   1337s] [ AreaOpt                ]      2   0:00:12.7  (  11.4 % )     0:00:13.5 /  0:00:13.5    1.0
[01/10 19:11:14   1337s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:14   1337s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.4 % )     0:00:08.7 /  0:00:06.4    0.7
[01/10 19:11:14   1337s] [ DrvReport              ]      2   0:00:03.3  (   2.9 % )     0:00:03.3 /  0:00:01.0    0.3
[01/10 19:11:14   1337s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:11:14   1337s] [ SlackTraversorInit     ]      4   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:11:14   1337s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:11:14   1337s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:11:14   1337s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:11:14   1337s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:14   1337s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:11:14   1337s] [ IncrReplace            ]      1   0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:11:14   1337s] [ RefinePlace            ]      2   0:00:01.4  (   1.3 % )     0:00:01.5 /  0:00:01.5    1.0
[01/10 19:11:14   1337s] [ CTS                    ]      1   0:00:47.0  (  42.2 % )     0:00:52.5 /  0:00:52.7    1.0
[01/10 19:11:14   1337s] [ EarlyGlobalRoute       ]      6   0:00:05.1  (   4.6 % )     0:00:05.1 /  0:00:05.0    1.0
[01/10 19:11:14   1337s] [ ExtractRC              ]      5   0:00:01.3  (   1.1 % )     0:00:01.3 /  0:00:01.2    1.0
[01/10 19:11:14   1337s] [ TimingUpdate           ]     23   0:00:03.0  (   2.7 % )     0:00:09.7 /  0:00:09.7    1.0
[01/10 19:11:14   1337s] [ FullDelayCalc          ]      4   0:00:12.9  (  11.6 % )     0:00:12.9 /  0:00:13.0    1.0
[01/10 19:11:14   1337s] [ TimingReport           ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:11:14   1337s] [ GenerateReports        ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:11:14   1337s] [ MISC                   ]          0:00:12.9  (  11.6 % )     0:00:12.9 /  0:00:13.0    1.0
[01/10 19:11:14   1337s] ---------------------------------------------------------------------------------------------
[01/10 19:11:14   1337s]  ccopt_design #2 TOTAL              0:01:51.3  ( 100.0 % )     0:01:51.3 /  0:01:49.2    1.0
[01/10 19:11:14   1337s] ---------------------------------------------------------------------------------------------
[01/10 19:11:14   1337s] 
[01/10 19:11:14   1337s] #% End ccopt_design (date=01/10 19:11:14, total cpu=0:01:49, real=0:01:51, peak res=2238.7M, current mem=2101.4M)
[01/10 19:11:14   1337s] <CMD> zoomBox -243.17650 -34.52000 555.77600 267.66950
[01/10 19:11:40   1340s] <CMD> zoomBox -262.93050 -57.41100 677.01350 298.10600
[01/10 19:12:07   1343s] <CMD> report_power > report_power_step14.txt
[01/10 19:12:07   1343s] env CDS_WORKAREA is set to /home/p/paschalk
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Power Analysis
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s]              0V	    VSS
[01/10 19:12:08   1343s]            1.1V	    VDD
[01/10 19:12:08   1343s] Begin Processing Timing Library for Power Calculation
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Processing Timing Library for Power Calculation
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Processing Power Net/Grid for Power Calculation
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Processing Timing Window Data for Power Calculation
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Processing User Attributes
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:08   1343s] 
[01/10 19:12:08   1343s] Begin Processing Signal Activity
[01/10 19:12:08   1343s] 
[01/10 19:12:09   1344s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:09   1344s] 
[01/10 19:12:09   1344s] Begin Power Computation
[01/10 19:12:09   1344s] 
[01/10 19:12:09   1344s]       ----------------------------------------------------------
[01/10 19:12:09   1344s]       # of cell(s) missing both power/leakage table: 0
[01/10 19:12:09   1344s]       # of cell(s) missing power table: 0
[01/10 19:12:09   1344s]       # of cell(s) missing leakage table: 0
[01/10 19:12:09   1344s]       ----------------------------------------------------------
[01/10 19:12:09   1344s] 
[01/10 19:12:09   1344s] 
[01/10 19:12:10   1346s]       # of MSMV cell(s) missing power_level: 0
[01/10 19:12:10   1346s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:10   1346s] 
[01/10 19:12:10   1346s] Begin Processing User Attributes
[01/10 19:12:10   1346s] 
[01/10 19:12:10   1346s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:10   1346s] 
[01/10 19:12:10   1346s] Ended Power Analysis: (cpu=0:11:11, real=1:16:18, mem(process/total/peak)=2112.00MB/4653.96MB/2416.19MB)
[01/10 19:12:10   1346s] 
[01/10 19:12:10   1346s] *



[01/10 19:12:10   1346s] Total Power
[01/10 19:12:10   1346s] -----------------------------------------------------------------------------------------
[01/10 19:12:10   1346s] Total Internal Power:        0.69948311 	   59.9198%
[01/10 19:12:10   1346s] Total Switching Power:       0.46720401 	   40.0221%
[01/10 19:12:10   1346s] Total Leakage Power:         0.00067784 	    0.0581%
[01/10 19:12:10   1346s] Total Power:                 1.16736496
[01/10 19:12:10   1346s] -----------------------------------------------------------------------------------------
[01/10 19:12:12   1347s] Processing average sequential pin duty cycle 
[01/10 19:12:12   1347s] 
[01/10 19:12:12   1347s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:12:12   1347s] Summary for sequential cells identification: 
[01/10 19:12:12   1347s]   Identified SBFF number: 104
[01/10 19:12:12   1347s]   Identified MBFF number: 0
[01/10 19:12:12   1347s]   Identified SB Latch number: 0
[01/10 19:12:12   1347s]   Identified MB Latch number: 0
[01/10 19:12:12   1347s]   Not identified SBFF number: 16
[01/10 19:12:12   1347s]   Not identified MBFF number: 0
[01/10 19:12:12   1347s]   Not identified SB Latch number: 0
[01/10 19:12:12   1347s]   Not identified MB Latch number: 0
[01/10 19:12:12   1347s]   Number of sequential cells which are not FFs: 32
[01/10 19:12:12   1347s]  Visiting view : default_emulate_view
[01/10 19:12:12   1347s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:12:12   1347s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:12:12   1347s]  Visiting view : default_emulate_view
[01/10 19:12:12   1347s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:12:12   1347s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:12:12   1347s] TLC MultiMap info (StdDelay):
[01/10 19:12:12   1347s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:12:12   1347s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:12:12   1347s]  Setting StdDelay to: 38ps
[01/10 19:12:12   1347s] 
[01/10 19:12:12   1347s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:12:14   1347s] <CMD> report_area > report_area_step14.txt
[01/10 19:12:20   1348s] invalid command name "report_timing_step14.txt"
[01/10 19:12:37   1350s] <CMD> report_timing > report_timing_step14.txt
[01/10 19:12:49   1351s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/10 19:12:49   1351s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/10 19:12:49   1351s] End AAE Lib Interpolated Model. (MEM=3922.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:12:49   1351s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:12:49   1351s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:12:49   1351s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:12:49   1352s] Clock DAG hash : 18200942733924267003 6661962335376295937
[01/10 19:12:49   1352s] CTS services accumulated run-time stats :
[01/10 19:12:49   1352s]   delay calculator: calls=27150, total_wall_time=1.485s, mean_wall_time=0.055ms
[01/10 19:12:49   1352s]   legalizer: calls=7287, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:12:49   1352s]   steiner router: calls=19764, total_wall_time=3.960s, mean_wall_time=0.200ms
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG stats:
[01/10 19:12:49   1352s] ================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------------------------------------------
[01/10 19:12:49   1352s] Cell type                 Count    Area      Capacitance
[01/10 19:12:49   1352s] --------------------------------------------------------
[01/10 19:12:49   1352s] Buffers                    38      90.288       0.015
[01/10 19:12:49   1352s] Inverters                   0       0.000       0.000
[01/10 19:12:49   1352s] Integrated Clock Gates      0       0.000       0.000
[01/10 19:12:49   1352s] Discrete Clock Gates        0       0.000       0.000
[01/10 19:12:49   1352s] Clock Logic                 0       0.000       0.000
[01/10 19:12:49   1352s] All                        38      90.288       0.015
[01/10 19:12:49   1352s] --------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG sink counts:
[01/10 19:12:49   1352s] ======================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -------------------------
[01/10 19:12:49   1352s] Sink type           Count
[01/10 19:12:49   1352s] -------------------------
[01/10 19:12:49   1352s] Regular             1961
[01/10 19:12:49   1352s] Enable Latch           0
[01/10 19:12:49   1352s] Load Capacitance       0
[01/10 19:12:49   1352s] Antenna Diode          0
[01/10 19:12:49   1352s] Node Sink              0
[01/10 19:12:49   1352s] Total               1961
[01/10 19:12:49   1352s] -------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG wire lengths:
[01/10 19:12:49   1352s] =======================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------
[01/10 19:12:49   1352s] Type     Wire Length
[01/10 19:12:49   1352s] --------------------
[01/10 19:12:49   1352s] Top          0.000
[01/10 19:12:49   1352s] Trunk      733.765
[01/10 19:12:49   1352s] Leaf      7380.540
[01/10 19:12:49   1352s] Total     8114.305
[01/10 19:12:49   1352s] --------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG hp wire lengths:
[01/10 19:12:49   1352s] ==========================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -----------------------
[01/10 19:12:49   1352s] Type     hp Wire Length
[01/10 19:12:49   1352s] -----------------------
[01/10 19:12:49   1352s] Top            0.000
[01/10 19:12:49   1352s] Trunk        436.480
[01/10 19:12:49   1352s] Leaf        2434.305
[01/10 19:12:49   1352s] Total       2870.785
[01/10 19:12:49   1352s] -----------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG capacitances:
[01/10 19:12:49   1352s] =======================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------------------
[01/10 19:12:49   1352s] Type     Gate     Wire     Total
[01/10 19:12:49   1352s] --------------------------------
[01/10 19:12:49   1352s] Top      0.000    0.000    0.000
[01/10 19:12:49   1352s] Trunk    0.015    0.061    0.076
[01/10 19:12:49   1352s] Leaf     0.413    0.605    1.017
[01/10 19:12:49   1352s] Total    0.427    0.666    1.093
[01/10 19:12:49   1352s] --------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG sink capacitances:
[01/10 19:12:49   1352s] ============================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -----------------------------------------------
[01/10 19:12:49   1352s] Total    Average    Std. Dev.    Min      Max
[01/10 19:12:49   1352s] -----------------------------------------------
[01/10 19:12:49   1352s] 0.413     0.000       0.000      0.000    0.000
[01/10 19:12:49   1352s] -----------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG net violations:
[01/10 19:12:49   1352s] =========================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Remaining Transition    ns        18       0.006       0.003      0.102    [0.011, 0.009, 0.009, 0.009, 0.008, 0.007, 0.007, 0.007, 0.006, 0.006, ...]
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG primary half-corner transition distribution:
[01/10 19:12:49   1352s] ======================================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Trunk       0.200       4       0.173       0.020      0.147    0.193    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
[01/10 19:12:49   1352s] Leaf        0.200      35       0.198       0.011      0.164    0.211    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {17 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock DAG library cell distribution:
[01/10 19:12:49   1352s] ====================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -----------------------------------------
[01/10 19:12:49   1352s] Name        Type      Inst     Inst Area 
[01/10 19:12:49   1352s]                       Count    (um^2)
[01/10 19:12:49   1352s] -----------------------------------------
[01/10 19:12:49   1352s] CLKBUFX4    buffer     36        86.184
[01/10 19:12:49   1352s] CLKBUFX3    buffer      2         4.104
[01/10 19:12:49   1352s] -----------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Tree Summary:
[01/10 19:12:49   1352s] ===================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
[01/10 19:12:49   1352s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
[01/10 19:12:49   1352s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
[01/10 19:12:49   1352s]                                                                  (Ohms)                                
[01/10 19:12:49   1352s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] clk           0     38    0      0       13       64    147.985    1768.22     90.288    0.666  0.427  clk
[01/10 19:12:49   1352s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Sink Summary:
[01/10 19:12:49   1352s] ===================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/10 19:12:49   1352s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/10 19:12:49   1352s]                                                                                                           Pins    Sinks   Sinks       
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] clk              0             0             0            0           0          0       1961       0       0       0         0         0
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Summary across all clock trees:
[01/10 19:12:49   1352s] ===============================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/10 19:12:49   1352s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/10 19:12:49   1352s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/10 19:12:49   1352s]                                                                         (Ohms)                         
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s]   0     38    0      0       13       9.5       64    56.0286  147.985    176.822     90.288    0.666  0.427
[01/10 19:12:49   1352s] ------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Sink Summary across all clock trees:
[01/10 19:12:49   1352s] ==========================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/10 19:12:49   1352s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/10 19:12:49   1352s]                                                                                               Pins    Sinks   Sinks       
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s]      0             0             0            0           0          0       1961       0       0       0         0         0
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Physical metrics across all clock trees:
[01/10 19:12:49   1352s] ========================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -----------------------------------------------------------------------
[01/10 19:12:49   1352s] Metric                               Minimum  Average  Maximum  Std.dev
[01/10 19:12:49   1352s] -----------------------------------------------------------------------
[01/10 19:12:49   1352s] Source-sink routed net length (um)   37.910    61.589  147.985  24.368
[01/10 19:12:49   1352s] Source-sink manhattan distance (um)  31.465    59.483  148.650  25.327
[01/10 19:12:49   1352s] Source-sink resistance (Ohm)         89.397   134.837  176.822  20.085
[01/10 19:12:49   1352s] -----------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/10 19:12:49   1352s] ===============================================================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Trunk       0.200       4       0.173       0.020      0.147    0.193    {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}                                       -
[01/10 19:12:49   1352s] Leaf        0.200      35       0.198       0.011      0.164    0.211    {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 3 <= 0.190ns, 11 <= 0.200ns}    {17 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Count of violations across all clock trees:
[01/10 19:12:49   1352s] ===========================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] ---------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/10 19:12:49   1352s] Name        violations         violations        violations    violations    violations
[01/10 19:12:49   1352s] ---------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] clk                 0                 0               0             0           1076
[01/10 19:12:49   1352s] ---------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Total               0                 0               0             0           1076
[01/10 19:12:49   1352s] ---------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Found a total of 0 clock tree pins with max capacitance violations.
[01/10 19:12:49   1352s] Found a total of 0 clock tree nets with max resistance violations.
[01/10 19:12:49   1352s] Found a total of 0 clock tree nets with max length violations.
[01/10 19:12:49   1352s] Found a total of 0 clock tree nets with max fanout violations.
[01/10 19:12:49   1352s] Found a total of 1076 clock tree pins with a slew violation.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/10 19:12:49   1352s] ======================================================================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Target and measured clock slews (in ns):
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/10 19:12:49   1352s]                                         amount     target  achieved  touch  net?   source    
[01/10 19:12:49   1352s]                                                                      net?                    
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[30][16]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[30][17]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][15]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][16]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  cpuregs_reg[31][17]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[15]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[16]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[17]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  reg_op2_reg[26]/CK
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late    0.011    0.200    0.211    N      N      explicit  CTS_ccl_a_buf_00101/Y
[01/10 19:12:49   1352s] -------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Target sources:
[01/10 19:12:49   1352s] auto extracted - target was extracted from SDC.
[01/10 19:12:49   1352s] auto computed - target was computed when balancing trees.
[01/10 19:12:49   1352s] explicit - target is explicitly set via target_max_trans property.
[01/10 19:12:49   1352s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/10 19:12:49   1352s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/10 19:12:49   1352s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/10 19:12:49   1352s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/10 19:12:49   1352s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Report for clock tree: clk:
[01/10 19:12:49   1352s] ===========================
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Tree Gating Structure (Logical):
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] # Full cycle clock gates   : 0
[01/10 19:12:49   1352s] Minimum clock gating depth : 0
[01/10 19:12:49   1352s] Maximum clock gating depth : 0
[01/10 19:12:49   1352s] Clock gate area (um^2)     : 0.000
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Tree Buffering Structure (Logical):
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] # Buffers             : 38
[01/10 19:12:49   1352s] # Inverters           :  0
[01/10 19:12:49   1352s]   Total               : 38
[01/10 19:12:49   1352s] Minimum depth         :  2
[01/10 19:12:49   1352s] Maximum depth         :  2
[01/10 19:12:49   1352s] Buffering area (um^2) : 90.288
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Clock Tree Level Structure (Logical):
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] -----------------------------------------------------------------
[01/10 19:12:49   1352s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/10 19:12:49   1352s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/10 19:12:49   1352s]                                 Pins    Sinks   Sinks       
[01/10 19:12:49   1352s] -----------------------------------------------------------------
[01/10 19:12:49   1352s] root     0     1961       0       0       0         0         0
[01/10 19:12:49   1352s] -----------------------------------------------------------------
[01/10 19:12:49   1352s] Total    0     1961       0       0       0         0         0
[01/10 19:12:49   1352s] -----------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] Target and measured clock slews (in ns):
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/10 19:12:49   1352s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.early     0.175          0.209         0.159          0.192      ignored          -      ignored          -
[01/10 19:12:49   1352s] default_emulate_delay_corner:both.late      0.177          0.211         0.160          0.193      explicit     *0.200     explicit      0.200
[01/10 19:12:49   1352s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] * - indicates that target was not met.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] auto extracted - target was extracted from SDC.
[01/10 19:12:49   1352s] auto computed - target was computed when balancing trees.
[01/10 19:12:49   1352s] 
[01/10 19:12:49   1352s] 
[01/10 19:12:56   1352s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/10 19:12:56   1352s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/10 19:12:56   1352s] End AAE Lib Interpolated Model. (MEM=3922.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:12:56   1352s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:12:56   1352s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:12:56   1353s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Skew Group Structure:
[01/10 19:12:56   1353s] =====================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] ------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/10 19:12:56   1353s] ------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] clk/default_emulate_constraint_mode       1             1961                    0
[01/10 19:12:56   1353s] ------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Skew Group Summary:
[01/10 19:12:56   1353s] ===================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/10 19:12:56   1353s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.361     0.392     0.380        0.009       ignored                  -         0.031              -
[01/10 19:12:56   1353s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.406     0.436     0.424        0.008       explicit             0.200         0.030    100% {0.406, 0.436}
[01/10 19:12:56   1353s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] * - indicates that target was not met.
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Skew Group Min/Max path pins:
[01/10 19:12:56   1353s] =============================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/10 19:12:56   1353s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.361       1       0.392       2
[01/10 19:12:56   1353s] -    min genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:12:56   1353s] -    max reg_op2_reg[17]/CK
[01/10 19:12:56   1353s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.406       3       0.436       4
[01/10 19:12:56   1353s] -    min cpuregs_reg[5][2]/CK
[01/10 19:12:56   1353s] -    max reg_op2_reg[17]/CK
[01/10 19:12:56   1353s] ----------------------------------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/10 19:12:56   1353s] =================================================================================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] PathID    : 1
[01/10 19:12:56   1353s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/10 19:12:56   1353s] Start     : clk
[01/10 19:12:56   1353s] End       : genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:12:56   1353s] Delay     : 0.361
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/10 19:12:56   1353s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/10 19:12:56   1353s] -- Clockpath trace ----------------------------------------------------------------------------
[01/10 19:12:56   1353s] clk
[01/10 19:12:56   1353s] -     -         rise   -       0.000   0.038  0.011  (0.000,110.865)   -            3    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00106/A
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.001   0.001   0.038  -      (98.430,111.620)   99.185   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00106/Y
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.152   0.152   0.136  0.024  (98.160,112.000)    0.650     11    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00097/A
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.002   0.154   0.136  -      (199.430,91.100)  122.170   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00097/Y
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.207   0.361   0.146  0.025  (199.160,91.480)    0.650     50    
[01/10 19:12:56   1353s] genblk1.pcpi_mul_rd_reg[55]/CK
[01/10 19:12:56   1353s] -     DFFHQX1   rise   0.001   0.361   0.146  -      (208.075,89.650)   10.745   -       
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/10 19:12:56   1353s] =================================================================================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] PathID    : 2
[01/10 19:12:56   1353s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/10 19:12:56   1353s] Start     : clk
[01/10 19:12:56   1353s] End       : cpuregs_reg[6][5]/CK
[01/10 19:12:56   1353s] Delay     : 0.392
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/10 19:12:56   1353s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/10 19:12:56   1353s] -- Clockpath trace ----------------------------------------------------------------------------
[01/10 19:12:56   1353s] clk
[01/10 19:12:56   1353s] -     -         rise   -       0.000   0.038  0.011  (0.000,110.865)   -            3    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00108/A
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.000   0.000   0.038  -      (62.700,125.305)   77.140   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00108/Y
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.156   0.156   0.159  0.021  (62.485,124.720)    0.800     13    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00101/A
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.001   0.157   0.159  -      (62.430,138.980)   14.315   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00101/Y
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.234   0.391   0.175  0.031  (62.160,139.360)    0.650     63    
[01/10 19:12:56   1353s] cpuregs_reg[6][5]/CK
[01/10 19:12:56   1353s] -     EDFFHQX1  rise   0.001   0.392   0.175  -      (75.300,123.595)   28.905   -       
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/10 19:12:56   1353s] ================================================================================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] PathID    : 3
[01/10 19:12:56   1353s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/10 19:12:56   1353s] Start     : clk
[01/10 19:12:56   1353s] End       : cpuregs_reg[5][2]/CK
[01/10 19:12:56   1353s] Delay     : 0.406
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/10 19:12:56   1353s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/10 19:12:56   1353s] -- Clockpath trace ----------------------------------------------------------------------------
[01/10 19:12:56   1353s] clk
[01/10 19:12:56   1353s] -     -         rise   -       0.000   0.123  0.011  (0.000,110.865)   -            3    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00107/A
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.000   0.000   0.123  -      (54.300,111.625)   55.060   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00107/Y
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.193   0.194   0.152  0.020  (54.085,111.040)    0.800     11    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00085/A
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.001   0.195   0.152  -      (98.430,38.100)   117.285   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00085/Y
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.211   0.406   0.139  0.024  (98.160,37.720)     0.650     49    
[01/10 19:12:56   1353s] cpuregs_reg[5][2]/CK
[01/10 19:12:56   1353s] -     EDFFHQX1  rise   0.000   0.406   0.139  -      (97.900,39.805)     2.345   -       
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/10 19:12:56   1353s] ================================================================================
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] PathID    : 4
[01/10 19:12:56   1353s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/10 19:12:56   1353s] Start     : clk
[01/10 19:12:56   1353s] End       : cpuregs_reg[6][5]/CK
[01/10 19:12:56   1353s] Delay     : 0.436
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/10 19:12:56   1353s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/10 19:12:56   1353s] -- Clockpath trace ----------------------------------------------------------------------------
[01/10 19:12:56   1353s] clk
[01/10 19:12:56   1353s] -     -         rise   -       0.000   0.123  0.011  (0.000,110.865)   -            3    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00108/A
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.000   0.000   0.123  -      (62.700,125.305)   77.140   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00108/Y
[01/10 19:12:56   1353s] -     CLKBUFX3  rise   0.198   0.199   0.160  0.021  (62.485,124.720)    0.800     13    
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00101/A
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.001   0.199   0.160  -      (62.430,138.980)   14.315   -       
[01/10 19:12:56   1353s] CTS_ccl_a_buf_00101/Y
[01/10 19:12:56   1353s] -     CLKBUFX4  rise   0.236   0.435   0.177  0.031  (62.160,139.360)    0.650     63    
[01/10 19:12:56   1353s] cpuregs_reg[6][5]/CK
[01/10 19:12:56   1353s] -     EDFFHQX1  rise   0.001   0.436   0.177  -      (75.300,123.595)   28.905   -       
[01/10 19:12:56   1353s] -----------------------------------------------------------------------------------------------
[01/10 19:12:56   1353s] 
[01/10 19:12:56   1353s] 
[01/10 19:18:16   1386s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 19:18:16   1386s] <CMD> setEndCapMode -reset
[01/10 19:18:16   1386s] <CMD> setEndCapMode -boundary_tap false
[01/10 19:18:16   1386s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/10 19:18:16   1386s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/10 19:18:28   1387s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/10 19:18:28   1387s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/10 19:18:28   1387s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/10 19:18:28   1387s] <CMD> routeDesign -globalDetail
[01/10 19:18:28   1387s] ### Time Record (routeDesign) is installed.
[01/10 19:18:28   1387s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.28 (MB), peak = 2628.84 (MB)
[01/10 19:18:28   1387s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/10 19:18:28   1387s] #**INFO: setDesignMode -flowEffort standard
[01/10 19:18:28   1387s] #**INFO: setDesignMode -powerEffort none
[01/10 19:18:28   1387s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/10 19:18:28   1387s] **INFO: User settings:
[01/10 19:18:28   1387s] setNanoRouteMode -drouteEndIteration            1
[01/10 19:18:28   1387s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/10 19:18:28   1387s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/10 19:18:28   1387s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/10 19:18:28   1387s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/10 19:18:28   1387s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[01/10 19:18:28   1387s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/10 19:18:28   1387s] setNanoRouteMode -routeTopRoutingLayer          11
[01/10 19:18:28   1387s] setNanoRouteMode -routeWithSiDriven             true
[01/10 19:18:28   1387s] setNanoRouteMode -routeWithTimingDriven         true
[01/10 19:18:28   1387s] setNanoRouteMode -timingEngine                  {}
[01/10 19:18:28   1387s] setDesignMode -process                          45
[01/10 19:18:28   1387s] setExtractRCMode -coupling_c_th                 0.1
[01/10 19:18:28   1387s] setExtractRCMode -engine                        preRoute
[01/10 19:18:28   1387s] setExtractRCMode -relative_c_th                 1
[01/10 19:18:28   1387s] setExtractRCMode -total_c_th                    0
[01/10 19:18:28   1387s] setDelayCalMode -enable_high_fanout             true
[01/10 19:18:28   1387s] setDelayCalMode -engine                         aae
[01/10 19:18:28   1387s] setDelayCalMode -ignoreNetLoad                  false
[01/10 19:18:28   1387s] setDelayCalMode -socv_accuracy_mode             low
[01/10 19:18:28   1387s] setSIMode -separate_delta_delay_on_data         true
[01/10 19:18:28   1387s] 
[01/10 19:18:28   1387s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/10 19:18:28   1387s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 19:18:28   1387s] OPERPROF: Starting checkPlace at level 1, MEM:3148.5M, EPOCH TIME: 1704907108.456589
[01/10 19:18:28   1387s] Processing tracks to init pin-track alignment.
[01/10 19:18:28   1387s] z: 2, totalTracks: 1
[01/10 19:18:28   1387s] z: 4, totalTracks: 1
[01/10 19:18:28   1387s] z: 6, totalTracks: 1
[01/10 19:18:28   1387s] z: 8, totalTracks: 1
[01/10 19:18:28   1387s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:18:28   1387s] All LLGs are deleted
[01/10 19:18:28   1387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1387s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3148.5M, EPOCH TIME: 1704907108.464948
[01/10 19:18:28   1387s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3148.5M, EPOCH TIME: 1704907108.465318
[01/10 19:18:28   1387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3148.5M, EPOCH TIME: 1704907108.465794
[01/10 19:18:28   1387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1387s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3148.5M, EPOCH TIME: 1704907108.468042
[01/10 19:18:28   1387s] Max number of tech site patterns supported in site array is 256.
[01/10 19:18:28   1387s] Core basic site is CoreSite
[01/10 19:18:28   1387s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3148.5M, EPOCH TIME: 1704907108.468578
[01/10 19:18:28   1387s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:18:28   1387s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:18:28   1387s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3148.5M, EPOCH TIME: 1704907108.470510
[01/10 19:18:28   1387s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:18:28   1387s] SiteArray: use 761,856 bytes
[01/10 19:18:28   1387s] SiteArray: current memory after site array memory allocation 3148.5M
[01/10 19:18:28   1387s] SiteArray: FP blocked sites are writable
[01/10 19:18:28   1387s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:18:28   1387s] Atter site array init, number of instance map data is 0.
[01/10 19:18:28   1387s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3148.5M, EPOCH TIME: 1704907108.476232
[01/10 19:18:28   1387s] 
[01/10 19:18:28   1387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:18:28   1387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3148.5M, EPOCH TIME: 1704907108.477271
[01/10 19:18:28   1387s] Begin checking placement ... (start mem=3148.5M, init mem=3148.5M)
[01/10 19:18:28   1387s] Begin checking exclusive groups violation ...
[01/10 19:18:28   1387s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:18:28   1387s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:18:28   1387s] 
[01/10 19:18:28   1387s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:18:28   1388s] 
[01/10 19:18:28   1388s] ...checkPlace normal is done!
[01/10 19:18:28   1388s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3148.5M, EPOCH TIME: 1704907108.617114
[01/10 19:18:28   1388s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:3148.5M, EPOCH TIME: 1704907108.628522
[01/10 19:18:28   1388s] *info: Placed = 9529           (Fixed = 38)
[01/10 19:18:28   1388s] *info: Unplaced = 0           
[01/10 19:18:28   1388s] Placement Density:71.46%(31904/44646)
[01/10 19:18:28   1388s] Placement Density (including fixed std cells):71.46%(31904/44646)
[01/10 19:18:28   1388s] All LLGs are deleted
[01/10 19:18:28   1388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:18:28   1388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3148.5M, EPOCH TIME: 1704907108.633025
[01/10 19:18:28   1388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3148.5M, EPOCH TIME: 1704907108.633374
[01/10 19:18:28   1388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:18:28   1388s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3148.5M)
[01/10 19:18:28   1388s] OPERPROF: Finished checkPlace at level 1, CPU:0.170, REAL:0.179, MEM:3148.5M, EPOCH TIME: 1704907108.635117
[01/10 19:18:28   1388s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/10 19:18:28   1388s] 
[01/10 19:18:28   1388s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 19:18:28   1388s] *** Changed status on (39) nets in Clock.
[01/10 19:18:28   1388s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3148.5M) ***
[01/10 19:18:28   1388s] 
[01/10 19:18:28   1388s] globalDetailRoute
[01/10 19:18:28   1388s] 
[01/10 19:18:28   1388s] #Start globalDetailRoute on Wed Jan 10 19:18:28 2024
[01/10 19:18:28   1388s] #
[01/10 19:18:28   1388s] ### Time Record (globalDetailRoute) is installed.
[01/10 19:18:28   1388s] ### Time Record (Pre Callback) is installed.
[01/10 19:18:28   1388s] ### Time Record (Pre Callback) is uninstalled.
[01/10 19:18:28   1388s] ### Time Record (DB Import) is installed.
[01/10 19:18:28   1388s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:18:28   1388s] #Generating timing data, please wait...
[01/10 19:18:28   1388s] #10543 total nets, 10525 already routed, 10525 will ignore in trialRoute
[01/10 19:18:28   1388s] ### run_trial_route starts on Wed Jan 10 19:18:28 2024 with memory = 2100.18 (MB), peak = 2628.84 (MB)
[01/10 19:18:29   1388s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[01/10 19:18:29   1388s] ### dump_timing_file starts on Wed Jan 10 19:18:29 2024 with memory = 2084.61 (MB), peak = 2628.84 (MB)
[01/10 19:18:29   1388s] ### extractRC starts on Wed Jan 10 19:18:29 2024 with memory = 2080.11 (MB), peak = 2628.84 (MB)
[01/10 19:18:29   1388s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:18:29   1389s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[01/10 19:18:29   1389s] ### view default_emulate_view is active and enabled.
[01/10 19:18:29   1389s] 0 out of 1 active views are pruned
[01/10 19:18:29   1389s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2076.29 (MB), peak = 2628.84 (MB)
[01/10 19:18:29   1389s] ### generate_timing_data starts on Wed Jan 10 19:18:29 2024 with memory = 2076.29 (MB), peak = 2628.84 (MB)
[01/10 19:18:29   1389s] #Reporting timing...
[01/10 19:18:29   1389s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/10 19:18:30   1389s] ### report_timing starts on Wed Jan 10 19:18:30 2024 with memory = 2089.18 (MB), peak = 2628.84 (MB)
[01/10 19:18:35   1394s] ### report_timing cpu:00:00:05, real:00:00:05, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:35   1394s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/10 19:18:35   1394s] #Stage 1: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2118.74 (MB), peak = 2628.84 (MB)
[01/10 19:18:35   1394s] #Library Standard Delay: 41.70ps
[01/10 19:18:35   1394s] #Slack threshold: 83.40ps
[01/10 19:18:35   1394s] ### generate_net_cdm_timing starts on Wed Jan 10 19:18:35 2024 with memory = 2118.75 (MB), peak = 2628.84 (MB)
[01/10 19:18:35   1395s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:35   1395s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/10 19:18:35   1395s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2118.77 (MB), peak = 2628.84 (MB)
[01/10 19:18:35   1395s] ### Use bna from skp: 0
[01/10 19:18:35   1395s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:18:36   1395s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2128.11 (MB), peak = 2628.84 (MB)
[01/10 19:18:36   1395s] #Default setup view is reset to default_emulate_view.
[01/10 19:18:36   1395s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2128.12 (MB), peak = 2628.84 (MB)
[01/10 19:18:36   1396s] ### generate_timing_data cpu:00:00:07, real:00:00:07, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:36   1396s] #Current view: default_emulate_view 
[01/10 19:18:36   1396s] #Current enabled view: default_emulate_view 
[01/10 19:18:37   1396s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2127.36 (MB), peak = 2628.84 (MB)
[01/10 19:18:37   1396s] ### dump_timing_file cpu:00:00:08, real:00:00:08, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:37   1396s] #Done generating timing data.
[01/10 19:18:37   1396s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:18:37   1396s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/10 19:18:37   1396s] ### Net info: total nets: 10716
[01/10 19:18:37   1396s] ### Net info: dirty nets: 0
[01/10 19:18:37   1396s] ### Net info: marked as disconnected nets: 0
[01/10 19:18:37   1396s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 19:18:37   1396s] #num needed restored net=0
[01/10 19:18:37   1396s] #need_extraction net=0 (total=10716)
[01/10 19:18:37   1396s] ### Net info: fully routed nets: 39
[01/10 19:18:37   1396s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:18:37   1396s] ### Net info: unrouted nets: 10487
[01/10 19:18:37   1396s] ### Net info: re-extraction nets: 0
[01/10 19:18:37   1396s] ### Net info: ignored nets: 0
[01/10 19:18:37   1396s] ### Net info: skip routing nets: 0
[01/10 19:18:37   1396s] ### import design signature (20): route=1960519625 fixed_route=1919835167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1772483989 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1078897261 inst_pattern=1
[01/10 19:18:37   1396s] ### Time Record (DB Import) is uninstalled.
[01/10 19:18:37   1396s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/10 19:18:37   1396s] #RTESIG:78da95944b4fc330108439f32b566e0f456a8377e3e715a99c10a0f2b856a171db4879a0
[01/10 19:18:37   1396s] #       c439f0ef71252ea012bb3959d197f17832ded9fc7dbd014698e57235208a2dc2e386885b
[01/10 19:18:37   1396s] #       a415712e6e09b728576f77ec7a367f7a7ea5dc00c2a26abd3bb87e09e3e07a189cf7557b
[01/10 19:18:37   1396s] #       b8f941ac817d510f0e161f5d572fa1fc6a8ba6da41e9f6c558fb3fb8e6040c192c06df87
[01/10 19:18:37   1396s] #       b767253537c01ed6f72f9f6e5715f5a61bbd3bad235fe51658e3ca6a6ca641e4c1c32fcb
[01/10 19:18:37   1396s] #       6721abc1f7e32483647e31d3470f79e717e1925f829340e019973c3cb0d8d75de1cfbb26
[01/10 19:18:37   1396s] #       25811dabc3311213e954416ba2510912f1cc45a89b98ae1b8a70cc535733cea3c684d220
[01/10 19:18:37   1396s] #       d3400b98c904d028a024456ba39948e4090c2530799c91093a52c4999094c04cc7139046
[01/10 19:18:37   1396s] #       c6d5ac8ab7429d4646d2c5560961e9f00723230db5c5a41b624c7036f8a22d8bbe0cac6b
[01/10 19:18:37   1396s] #       c7e63f3207d676ad9ba208e3852054c17f6c2663c89e4d9b0f8c8a6f66a65a7cf50d71a9
[01/10 19:18:37   1396s] #       e9ec
[01/10 19:18:37   1396s] #
[01/10 19:18:37   1396s] ### Time Record (Data Preparation) is installed.
[01/10 19:18:37   1396s] #RTESIG:78da9594cb4ec330104559f31523b78b20b5c133b1637b8b54560850796cabd0b86da43c
[01/10 19:18:37   1396s] #       50e22cf87b5cc4a6a8c4ae579175328feb3b339bbfafd6c008d34c2e0744b141785c1371
[01/10 19:18:37   1396s] #       83b424cec52de106e5f2ed8e5dcfe64fcfaf94694048aad6d9bded17300eb687c13a57b5
[01/10 19:18:37   1396s] #       fb9b5fc468d815f56021f9e8ba7a01e5575b34d5164abb2bc6dafdc1152760c820195cef
[01/10 19:18:37   1396s] #       6fcf86545c037b58ddbf7cda6d55d4eb6e74f6f81df82b33c01a5b5663330d22f7359c94
[01/10 19:18:37   1396s] #       7c16320a5c3f4e3248fa84996eddeb9d5d844b7e094e0281a75c727f20d9d55de1ce574d
[01/10 19:18:37   1396s] #       b90476a8f687804ca462031a1d944a90086b2ebcddc4b4dd50f8368f5e4d390f16267205
[01/10 19:18:37   1396s] #       320e3480a98c00750e1415d198a02612790443114c166664441c29c28c574a60aac20a48
[01/10 19:18:37   1396s] #       2dc3d14c1e76457e5c1951839d4788a5fc0b06561a2a835113a2b5af6c70455b167de959
[01/10 19:18:37   1396s] #       db8ecd7f6406aced5a3b4919f293f9a3c77462c2b0730873df686879a37f24164ae6150b
[01/10 19:18:37   1396s] #       26d35376bffa060a6bf6a1
[01/10 19:18:37   1396s] #
[01/10 19:18:37   1396s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:18:37   1396s] ### Time Record (Global Routing) is installed.
[01/10 19:18:37   1396s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:18:37   1396s] ### Time Record (Data Preparation) is installed.
[01/10 19:18:37   1396s] #Start routing data preparation on Wed Jan 10 19:18:37 2024
[01/10 19:18:37   1396s] #
[01/10 19:18:37   1396s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:18:37   1396s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:18:37   1396s] #Voltage range [0.000 - 0.900] has 10641 nets.
[01/10 19:18:37   1396s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:18:37   1396s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:18:37   1396s] #Build and mark too close pins for the same net.
[01/10 19:18:37   1396s] ### Time Record (Cell Pin Access) is installed.
[01/10 19:18:37   1396s] #Rebuild pin access data for design.
[01/10 19:18:37   1396s] #Initial pin access analysis.
[01/10 19:18:41   1401s] #Detail pin access analysis.
[01/10 19:18:41   1401s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 19:18:41   1401s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:18:41   1401s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:18:41   1401s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:18:41   1401s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:18:42   1401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2131.90 (MB), peak = 2628.84 (MB)
[01/10 19:18:42   1401s] #Regenerating Ggrids automatically.
[01/10 19:18:42   1401s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:18:42   1401s] #Using automatically generated G-grids.
[01/10 19:18:42   1401s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:18:43   1403s] #Done routing data preparation.
[01/10 19:18:43   1403s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2179.93 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Summary of active signal nets routing constraints set by OPT:
[01/10 19:18:43   1403s] #	preferred routing layers      : 0
[01/10 19:18:43   1403s] #	preferred routing layer effort: 0
[01/10 19:18:43   1403s] #	preferred extra space         : 0
[01/10 19:18:43   1403s] #	preferred multi-cut via       : 0
[01/10 19:18:43   1403s] #	avoid detour                  : 0
[01/10 19:18:43   1403s] #	expansion ratio               : 0
[01/10 19:18:43   1403s] #	net priority                  : 0
[01/10 19:18:43   1403s] #	s2s control                   : 0
[01/10 19:18:43   1403s] #	avoid chaining                : 0
[01/10 19:18:43   1403s] #	inst-based stacking via       : 0
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Summary of active signal nets routing constraints set by USER:
[01/10 19:18:43   1403s] #	preferred routing layers      : 0
[01/10 19:18:43   1403s] #	preferred routing layer effort     : 0
[01/10 19:18:43   1403s] #	preferred extra space              : 0
[01/10 19:18:43   1403s] #	preferred multi-cut via            : 0
[01/10 19:18:43   1403s] #	avoid detour                       : 0
[01/10 19:18:43   1403s] #	net weight                         : 0
[01/10 19:18:43   1403s] #	avoid chaining                     : 0
[01/10 19:18:43   1403s] #	cell-based stacking via (required) : 0
[01/10 19:18:43   1403s] #	cell-based stacking via (optional) : 0
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Start timing driven prevention iteration...
[01/10 19:18:43   1403s] ### td_prevention_read_timing_data starts on Wed Jan 10 19:18:43 2024 with memory = 2179.94 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #----------------------------------------------------
[01/10 19:18:43   1403s] # Summary of active signal nets routing constraints
[01/10 19:18:43   1403s] #+--------------------------+-----------+
[01/10 19:18:43   1403s] #+--------------------------+-----------+
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #----------------------------------------------------
[01/10 19:18:43   1403s] #Done timing-driven prevention
[01/10 19:18:43   1403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.44 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] #Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
[01/10 19:18:43   1403s] #Total number of routable nets = 10526.
[01/10 19:18:43   1403s] #Total number of nets in the design = 10716.
[01/10 19:18:43   1403s] #10487 routable nets do not have any wires.
[01/10 19:18:43   1403s] #39 routable nets have routed wires.
[01/10 19:18:43   1403s] #10487 nets will be global routed.
[01/10 19:18:43   1403s] #39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 19:18:43   1403s] ### Time Record (Data Preparation) is installed.
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Connectivity extraction summary:
[01/10 19:18:43   1403s] #39 routed net(s) are imported.
[01/10 19:18:43   1403s] #10487 (97.86%) nets are without wires.
[01/10 19:18:43   1403s] #190 nets are fixed|skipped|trivial (not extracted).
[01/10 19:18:43   1403s] #Total number of nets = 10716.
[01/10 19:18:43   1403s] ### Total number of dirty nets = 23.
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Finished routing data preparation on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Cpu time = 00:00:00
[01/10 19:18:43   1403s] #Elapsed time = 00:00:00
[01/10 19:18:43   1403s] #Increased memory = 0.12 (MB)
[01/10 19:18:43   1403s] #Total memory = 2182.56 (MB)
[01/10 19:18:43   1403s] #Peak memory = 2628.84 (MB)
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:18:43   1403s] ### Time Record (Global Routing) is installed.
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Start global routing on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Start global routing initialization on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Number of eco nets is 0
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Start global routing data preparation on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### build_merged_routing_blockage_rect_list starts on Wed Jan 10 19:18:43 2024 with memory = 2182.80 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] #Start routing resource analysis on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### init_is_bin_blocked starts on Wed Jan 10 19:18:43 2024 with memory = 2182.82 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jan 10 19:18:43 2024 with memory = 2184.49 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### adjust_flow_cap starts on Wed Jan 10 19:18:43 2024 with memory = 2184.68 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 10 19:18:43 2024 with memory = 2184.68 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### set_via_blocked starts on Wed Jan 10 19:18:43 2024 with memory = 2184.68 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### copy_flow starts on Wed Jan 10 19:18:43 2024 with memory = 2184.68 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] #Routing resource analysis is done on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### report_flow_cap starts on Wed Jan 10 19:18:43 2024 with memory = 2184.69 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] #  Resource Analysis:
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 19:18:43   1403s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 19:18:43   1403s] #  --------------------------------------------------------------
[01/10 19:18:43   1403s] #  Metal1         H         335         894        7216    62.89%
[01/10 19:18:43   1403s] #  Metal2         V        1163          84        7216     0.83%
[01/10 19:18:43   1403s] #  Metal3         H        1195          34        7216     0.00%
[01/10 19:18:43   1403s] #  Metal4         V        1183          64        7216     0.83%
[01/10 19:18:43   1403s] #  Metal5         H        1200          29        7216     0.00%
[01/10 19:18:43   1403s] #  Metal6         V        1185          62        7216     0.83%
[01/10 19:18:43   1403s] #  Metal7         H        1217          12        7216     0.00%
[01/10 19:18:43   1403s] #  Metal8         V        1196          51        7216     0.83%
[01/10 19:18:43   1403s] #  Metal9         H        1207          22        7216     0.00%
[01/10 19:18:43   1403s] #  Metal10        V         461          37        7216     4.38%
[01/10 19:18:43   1403s] #  Metal11        H         395          96        7216     9.31%
[01/10 19:18:43   1403s] #  --------------------------------------------------------------
[01/10 19:18:43   1403s] #  Total                  10740      11.65%       79376     7.26%
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### analyze_m2_tracks starts on Wed Jan 10 19:18:43 2024 with memory = 2184.70 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### report_initial_resource starts on Wed Jan 10 19:18:43 2024 with memory = 2184.70 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### mark_pg_pins_accessibility starts on Wed Jan 10 19:18:43 2024 with memory = 2184.70 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### set_net_region starts on Wed Jan 10 19:18:43 2024 with memory = 2184.70 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Global routing data preparation is done on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.71 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] ### prepare_level starts on Wed Jan 10 19:18:43 2024 with memory = 2184.71 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### init level 1 starts on Wed Jan 10 19:18:43 2024 with memory = 2184.73 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### Level 1 hgrid = 88 X 82
[01/10 19:18:43   1403s] ### prepare_level_flow starts on Wed Jan 10 19:18:43 2024 with memory = 2184.77 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Global routing initialization is done on Wed Jan 10 19:18:43 2024
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.77 (MB), peak = 2628.84 (MB)
[01/10 19:18:43   1403s] #
[01/10 19:18:43   1403s] #Skip 1/3 round for no nets in the round...
[01/10 19:18:44   1403s] #Skip 2/3 round for no nets in the round...
[01/10 19:18:44   1403s] #Route nets in 3/3 round...
[01/10 19:18:44   1403s] #start global routing iteration 1...
[01/10 19:18:44   1403s] ### init_flow_edge starts on Wed Jan 10 19:18:44 2024 with memory = 2184.82 (MB), peak = 2628.84 (MB)
[01/10 19:18:44   1403s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:44   1403s] ### cal_flow starts on Wed Jan 10 19:18:44 2024 with memory = 2187.61 (MB), peak = 2628.84 (MB)
[01/10 19:18:44   1403s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[01/10 19:18:44   1403s] ### routing at level 1 (topmost level) iter 0
[01/10 19:18:51   1411s] ### measure_qor starts on Wed Jan 10 19:18:51 2024 with memory = 2223.85 (MB), peak = 2628.84 (MB)
[01/10 19:18:51   1411s] ### measure_congestion starts on Wed Jan 10 19:18:51 2024 with memory = 2223.85 (MB), peak = 2628.84 (MB)
[01/10 19:18:51   1411s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:51   1411s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:51   1411s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2217.52 (MB), peak = 2628.84 (MB)
[01/10 19:18:51   1411s] #
[01/10 19:18:51   1411s] #start global routing iteration 2...
[01/10 19:18:51   1411s] ### routing at level 1 (topmost level) iter 1
[01/10 19:18:55   1414s] ### measure_qor starts on Wed Jan 10 19:18:55 2024 with memory = 2226.11 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### measure_congestion starts on Wed Jan 10 19:18:55 2024 with memory = 2226.11 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2221.57 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] ### route_end starts on Wed Jan 10 19:18:55 2024 with memory = 2221.57 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
[01/10 19:18:55   1414s] #Total number of routable nets = 10526.
[01/10 19:18:55   1414s] #Total number of nets in the design = 10716.
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #10526 routable nets have routed wires.
[01/10 19:18:55   1414s] #39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Routed nets constraints summary:
[01/10 19:18:55   1414s] #-----------------------------
[01/10 19:18:55   1414s] #        Rules   Unconstrained  
[01/10 19:18:55   1414s] #-----------------------------
[01/10 19:18:55   1414s] #      Default           10487  
[01/10 19:18:55   1414s] #       NDR_13               0  
[01/10 19:18:55   1414s] #-----------------------------
[01/10 19:18:55   1414s] #        Total           10487  
[01/10 19:18:55   1414s] #-----------------------------
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Routing constraints summary of the whole design:
[01/10 19:18:55   1414s] #---------------------------------------------------------
[01/10 19:18:55   1414s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/10 19:18:55   1414s] #---------------------------------------------------------
[01/10 19:18:55   1414s] #      Default           35             35           10487  
[01/10 19:18:55   1414s] #       NDR_13            4              4               0  
[01/10 19:18:55   1414s] #---------------------------------------------------------
[01/10 19:18:55   1414s] #        Total           39             39           10487  
[01/10 19:18:55   1414s] #---------------------------------------------------------
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 10 19:18:55 2024 with memory = 2221.58 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_base_flow starts on Wed Jan 10 19:18:55 2024 with memory = 2221.58 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### init_flow_edge starts on Wed Jan 10 19:18:55 2024 with memory = 2221.58 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_flow starts on Wed Jan 10 19:18:55 2024 with memory = 2221.59 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### report_overcon starts on Wed Jan 10 19:18:55 2024 with memory = 2221.60 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #                 OverCon       OverCon          
[01/10 19:18:55   1414s] #                  #Gcell        #Gcell    %Gcell
[01/10 19:18:55   1414s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/10 19:18:55   1414s] #  ------------------------------------------------------------
[01/10 19:18:55   1414s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.54  
[01/10 19:18:55   1414s] #  Metal2       14(0.19%)      4(0.06%)   (0.25%)     0.44  
[01/10 19:18:55   1414s] #  Metal3        1(0.01%)      0(0.00%)   (0.01%)     0.39  
[01/10 19:18:55   1414s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.26  
[01/10 19:18:55   1414s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.13  
[01/10 19:18:55   1414s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.06  
[01/10 19:18:55   1414s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[01/10 19:18:55   1414s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/10 19:18:55   1414s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/10 19:18:55   1414s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/10 19:18:55   1414s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/10 19:18:55   1414s] #  ------------------------------------------------------------
[01/10 19:18:55   1414s] #     Total     15(0.02%)      4(0.01%)   (0.03%)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/10 19:18:55   1414s] #  Overflow after GR: 0.00% H + 0.02% V
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_base_flow starts on Wed Jan 10 19:18:55 2024 with memory = 2221.61 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### init_flow_edge starts on Wed Jan 10 19:18:55 2024 with memory = 2221.61 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_flow starts on Wed Jan 10 19:18:55 2024 with memory = 2221.61 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### generate_cong_map_content starts on Wed Jan 10 19:18:55 2024 with memory = 2221.62 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### Sync with Inovus CongMap starts on Wed Jan 10 19:18:55 2024 with memory = 2221.79 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #Hotspot report including placement blocked areas
[01/10 19:18:55   1414s] OPERPROF: Starting HotSpotCal at level 1, MEM:3299.5M, EPOCH TIME: 1704907135.351504
[01/10 19:18:55   1414s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 19:18:55   1414s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/10 19:18:55   1414s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 19:18:55   1414s] [hotspot] |   Metal1(H)    |              1.00 |              4.00 |   157.31    68.39   164.16    75.23 |
[01/10 19:18:55   1414s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 19:18:55   1414s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 19:18:55   1414s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     4.00 |                                     |
[01/10 19:18:55   1414s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 19:18:55   1414s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/10 19:18:55   1414s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 19:18:55   1414s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:18:55   1414s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/10 19:18:55   1414s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 19:18:55   1414s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.026, MEM:3299.5M, EPOCH TIME: 1704907135.377052
[01/10 19:18:55   1414s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### update starts on Wed Jan 10 19:18:55 2024 with memory = 2221.79 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #Complete Global Routing.
[01/10 19:18:55   1414s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:18:55   1414s] #Total wire length = 198527 um.
[01/10 19:18:55   1414s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal1 = 191 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal2 = 49474 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal3 = 64307 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal4 = 47864 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal5 = 30489 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal6 = 4725 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal7 = 623 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal8 = 458 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal9 = 355 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal10 = 20 um.
[01/10 19:18:55   1414s] #Total wire length on LAYER Metal11 = 19 um.
[01/10 19:18:55   1414s] #Total number of vias = 73840
[01/10 19:18:55   1414s] #Up-Via Summary (total 73840):
[01/10 19:18:55   1414s] #           
[01/10 19:18:55   1414s] #-----------------------
[01/10 19:18:55   1414s] # Metal1          36652
[01/10 19:18:55   1414s] # Metal2          25506
[01/10 19:18:55   1414s] # Metal3           7589
[01/10 19:18:55   1414s] # Metal4           3277
[01/10 19:18:55   1414s] # Metal5            743
[01/10 19:18:55   1414s] # Metal6             39
[01/10 19:18:55   1414s] # Metal7             23
[01/10 19:18:55   1414s] # Metal8              8
[01/10 19:18:55   1414s] # Metal9              2
[01/10 19:18:55   1414s] # Metal10             1
[01/10 19:18:55   1414s] #-----------------------
[01/10 19:18:55   1414s] #                 73840 
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Total number of involved regular nets 1901
[01/10 19:18:55   1414s] #Maximum src to sink distance  297.3
[01/10 19:18:55   1414s] #Average of max src_to_sink distance  53.6
[01/10 19:18:55   1414s] #Average of ave src_to_sink distance  33.3
[01/10 19:18:55   1414s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### report_overcon starts on Wed Jan 10 19:18:55 2024 with memory = 2222.22 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### report_overcon starts on Wed Jan 10 19:18:55 2024 with memory = 2222.22 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1414s] #Max overcon = 2 tracks.
[01/10 19:18:55   1414s] #Total overcon = 0.03%.
[01/10 19:18:55   1414s] #Worst layer Gcell overcon rate = 0.01%.
[01/10 19:18:55   1414s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1414s] ### global_route design signature (23): route=721539594 net_attr=681186417
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Global routing statistics:
[01/10 19:18:55   1414s] #Cpu time = 00:00:12
[01/10 19:18:55   1414s] #Elapsed time = 00:00:12
[01/10 19:18:55   1414s] #Increased memory = 37.70 (MB)
[01/10 19:18:55   1414s] #Total memory = 2220.26 (MB)
[01/10 19:18:55   1414s] #Peak memory = 2628.84 (MB)
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #Finished global routing on Wed Jan 10 19:18:55 2024
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] #
[01/10 19:18:55   1414s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:18:55   1414s] ### Time Record (Data Preparation) is installed.
[01/10 19:18:55   1414s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:18:55   1415s] ### track-assign external-init starts on Wed Jan 10 19:18:55 2024 with memory = 2219.01 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1415s] ### Time Record (Track Assignment) is installed.
[01/10 19:18:55   1415s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:18:55   1415s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1415s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2219.02 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1415s] ### track-assign engine-init starts on Wed Jan 10 19:18:55 2024 with memory = 2219.03 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1415s] ### Time Record (Track Assignment) is installed.
[01/10 19:18:55   1415s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:55   1415s] ### track-assign core-engine starts on Wed Jan 10 19:18:55 2024 with memory = 2219.07 (MB), peak = 2628.84 (MB)
[01/10 19:18:55   1415s] #Start Track Assignment.
[01/10 19:18:57   1416s] #Done with 16601 horizontal wires in 3 hboxes and 17246 vertical wires in 3 hboxes.
[01/10 19:18:58   1418s] #Done with 4060 horizontal wires in 3 hboxes and 4159 vertical wires in 3 hboxes.
[01/10 19:18:59   1418s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] #Track assignment summary:
[01/10 19:18:59   1418s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/10 19:18:59   1418s] #------------------------------------------------------------------------
[01/10 19:18:59   1418s] # Metal1       180.38 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal2     47138.51 	  0.07%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal3     61227.34 	  0.17%  	  0.00% 	  0.01%
[01/10 19:18:59   1418s] # Metal4     46904.75 	  0.02%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal5     28314.61 	  0.01%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal6      3173.04 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal7       618.84 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal8       462.91 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal9       355.43 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal10       21.51 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] # Metal11       19.47 	  0.00%  	  0.00% 	  0.00%
[01/10 19:18:59   1418s] #------------------------------------------------------------------------
[01/10 19:18:59   1418s] # All      188416.78  	  0.08% 	  0.00% 	  0.00%
[01/10 19:18:59   1418s] #Complete Track Assignment.
[01/10 19:18:59   1418s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:18:59   1418s] #Total wire length = 195910 um.
[01/10 19:18:59   1418s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal1 = 179 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal2 = 48880 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal3 = 62685 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal4 = 47593 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal5 = 30379 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal6 = 4721 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal7 = 617 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal8 = 461 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal9 = 355 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal10 = 21 um.
[01/10 19:18:59   1418s] #Total wire length on LAYER Metal11 = 19 um.
[01/10 19:18:59   1418s] #Total number of vias = 73840
[01/10 19:18:59   1418s] #Up-Via Summary (total 73840):
[01/10 19:18:59   1418s] #           
[01/10 19:18:59   1418s] #-----------------------
[01/10 19:18:59   1418s] # Metal1          36652
[01/10 19:18:59   1418s] # Metal2          25506
[01/10 19:18:59   1418s] # Metal3           7589
[01/10 19:18:59   1418s] # Metal4           3277
[01/10 19:18:59   1418s] # Metal5            743
[01/10 19:18:59   1418s] # Metal6             39
[01/10 19:18:59   1418s] # Metal7             23
[01/10 19:18:59   1418s] # Metal8              8
[01/10 19:18:59   1418s] # Metal9              2
[01/10 19:18:59   1418s] # Metal10             1
[01/10 19:18:59   1418s] #-----------------------
[01/10 19:18:59   1418s] #                 73840 
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] ### track_assign design signature (26): route=1408316037
[01/10 19:18:59   1418s] ### track-assign core-engine cpu:00:00:04, real:00:00:04, mem:2.2 GB, peak:2.6 GB
[01/10 19:18:59   1418s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:18:59   1418s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2219.39 (MB), peak = 2628.84 (MB)
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] #number of short segments in preferred routing layers
[01/10 19:18:59   1418s] #	
[01/10 19:18:59   1418s] #	
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] #Start post global route fixing for timing critical nets ...
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] ### update_timing_after_routing starts on Wed Jan 10 19:18:59 2024 with memory = 2219.64 (MB), peak = 2628.84 (MB)
[01/10 19:18:59   1418s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:18:59   1418s] #* Updating design timing data...
[01/10 19:18:59   1418s] #Extracting RC...
[01/10 19:18:59   1418s] Un-suppress "**WARN ..." messages.
[01/10 19:18:59   1418s] #
[01/10 19:18:59   1418s] #Start tQuantus RC extraction...
[01/10 19:18:59   1418s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/10 19:18:59   1418s] #Extract in track assign mode
[01/10 19:18:59   1418s] #Start building rc corner(s)...
[01/10 19:18:59   1418s] #Number of RC Corner = 1
[01/10 19:18:59   1418s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/10 19:18:59   1418s] #METAL_1 -> Metal1 (1)
[01/10 19:18:59   1418s] #METAL_2 -> Metal2 (2)
[01/10 19:18:59   1418s] #METAL_3 -> Metal3 (3)
[01/10 19:18:59   1418s] #METAL_4 -> Metal4 (4)
[01/10 19:18:59   1418s] #METAL_5 -> Metal5 (5)
[01/10 19:18:59   1418s] #METAL_6 -> Metal6 (6)
[01/10 19:18:59   1418s] #METAL_7 -> Metal7 (7)
[01/10 19:18:59   1418s] #METAL_8 -> Metal8 (8)
[01/10 19:18:59   1418s] #METAL_9 -> Metal9 (9)
[01/10 19:18:59   1418s] #METAL_10 -> Metal10 (10)
[01/10 19:18:59   1418s] #METAL_11 -> Metal11 (11)
[01/10 19:18:59   1418s] #SADV_On
[01/10 19:18:59   1418s] # Corner(s) : 
[01/10 19:18:59   1418s] #default_emulate_rc_corner [125.00]
[01/10 19:19:00   1420s] # Corner id: 0
[01/10 19:19:00   1420s] # Layout Scale: 1.000000
[01/10 19:19:00   1420s] # Has Metal Fill model: yes
[01/10 19:19:00   1420s] # Temperature was set
[01/10 19:19:00   1420s] # Temperature : 125.000000
[01/10 19:19:00   1420s] # Ref. Temp   : 25.000000
[01/10 19:19:00   1420s] #SADV_Off
[01/10 19:19:00   1420s] #total pattern=286 [11, 792]
[01/10 19:19:00   1420s] #Generating the tQuantus model file automatically.
[01/10 19:19:00   1420s] #num_tile=24090 avg_aspect_ratio=2.082489 
[01/10 19:19:00   1420s] #Vertical num_row 55 per_row= 432 halo= 12000 
[01/10 19:19:00   1420s] #hor_num_col = 63 final aspect_ratio= 1.726033
[01/10 19:19:30   1445s] #Build RC corners: cpu time = 00:00:27, elapsed time = 00:00:31, memory = 2348.68 (MB), peak = 2628.84 (MB)
[01/10 19:19:32   1447s] #Finish check_net_pin_list step Enter extract
[01/10 19:19:32   1447s] #Start init net ripin tree building
[01/10 19:19:32   1447s] #Finish init net ripin tree building
[01/10 19:19:32   1447s] #Cpu time = 00:00:00
[01/10 19:19:32   1447s] #Elapsed time = 00:00:00
[01/10 19:19:32   1447s] #Increased memory = 0.00 (MB)
[01/10 19:19:32   1447s] #Total memory = 2353.77 (MB)
[01/10 19:19:32   1447s] #Peak memory = 2628.84 (MB)
[01/10 19:19:32   1447s] #begin processing metal fill model file
[01/10 19:19:32   1447s] #end processing metal fill model file
[01/10 19:19:32   1447s] ### track-assign external-init starts on Wed Jan 10 19:19:32 2024 with memory = 2353.79 (MB), peak = 2628.84 (MB)
[01/10 19:19:32   1447s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:32   1447s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:32   1447s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:32   1447s] ### track-assign engine-init starts on Wed Jan 10 19:19:32 2024 with memory = 2353.79 (MB), peak = 2628.84 (MB)
[01/10 19:19:32   1447s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:32   1447s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:32   1447s] #
[01/10 19:19:32   1447s] #Start Post Track Assignment Wire Spread.
[01/10 19:19:33   1448s] #Done with 5109 horizontal wires in 3 hboxes and 5364 vertical wires in 3 hboxes.
[01/10 19:19:33   1449s] #Complete Post Track Assignment Wire Spread.
[01/10 19:19:33   1449s] #
[01/10 19:19:33   1449s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:34   1449s] #Length limit = 200 pitches
[01/10 19:19:34   1449s] #opt mode = 2
[01/10 19:19:34   1449s] #Finish check_net_pin_list step Fix net pin list
[01/10 19:19:34   1449s] #Start generate extraction boxes.
[01/10 19:19:34   1449s] #
[01/10 19:19:34   1449s] #Extract using 30 x 30 Hboxes
[01/10 19:19:34   1449s] #4x4 initial hboxes
[01/10 19:19:34   1449s] #Use area based hbox pruning.
[01/10 19:19:34   1449s] #0/0 hboxes pruned.
[01/10 19:19:34   1449s] #Complete generating extraction boxes.
[01/10 19:19:34   1449s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/10 19:19:34   1449s] #Process 0 special clock nets for rc extraction
[01/10 19:19:34   1449s] #Total 10525 nets were built. 376 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/10 19:19:38   1453s] #Run Statistics for Extraction:
[01/10 19:19:38   1453s] #   Cpu time = 00:00:04, elapsed time = 00:00:04 .
[01/10 19:19:38   1453s] #   Increased memory =    47.89 (MB), total memory =  2401.83 (MB), peak memory =  2628.84 (MB)
[01/10 19:19:38   1453s] #
[01/10 19:19:38   1453s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/10 19:19:38   1453s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2358.12 (MB), peak = 2628.84 (MB)
[01/10 19:19:38   1453s] #RC Statistics: 51226 Res, 32567 Ground Cap, 4332 XCap (Edge to Edge)
[01/10 19:19:38   1453s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3213.93 (34482), Avg L-Edge Length: 14355.09 (10419)
[01/10 19:19:38   1453s] #Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d
[01/10 19:19:39   1453s] #Finish registering nets and terms for rcdb.
[01/10 19:19:39   1453s] #Start writing RC data.
[01/10 19:19:39   1454s] #Finish writing RC data
[01/10 19:19:39   1454s] #Finish writing rcdb with 70622 nodes, 60097 edges, and 9664 xcaps
[01/10 19:19:39   1454s] #376 inserted nodes are removed
[01/10 19:19:39   1454s] ### track-assign external-init starts on Wed Jan 10 19:19:39 2024 with memory = 2360.71 (MB), peak = 2628.84 (MB)
[01/10 19:19:39   1454s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:39   1454s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:39   1454s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:39   1454s] ### track-assign engine-init starts on Wed Jan 10 19:19:39 2024 with memory = 2360.71 (MB), peak = 2628.84 (MB)
[01/10 19:19:39   1454s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:39   1454s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:39   1454s] #Remove Post Track Assignment Wire Spread
[01/10 19:19:39   1454s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:39   1454s] Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d' ...
[01/10 19:19:39   1454s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d' for reading (mem: 3505.289M)
[01/10 19:19:39   1454s] Reading RCDB with compressed RC data.
[01/10 19:19:39   1454s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d' for content verification (mem: 3505.289M)
[01/10 19:19:39   1454s] Reading RCDB with compressed RC data.
[01/10 19:19:39   1454s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d': 0 access done (mem: 3505.289M)
[01/10 19:19:39   1454s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d': 0 access done (mem: 3505.289M)
[01/10 19:19:39   1454s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3505.289M)
[01/10 19:19:39   1454s] Following multi-corner parasitics specified:
[01/10 19:19:39   1454s] 	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d (rcdb)
[01/10 19:19:39   1454s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d' for reading (mem: 3505.289M)
[01/10 19:19:39   1454s] Reading RCDB with compressed RC data.
[01/10 19:19:39   1454s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d specified
[01/10 19:19:39   1454s] Cell picorv32, hinst 
[01/10 19:19:39   1454s] processing rcdb (/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d) for hinst (top) of cell (picorv32);
[01/10 19:19:39   1454s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_laOhEq.rcdb.d': 0 access done (mem: 3505.289M)
[01/10 19:19:39   1454s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3481.289M)
[01/10 19:19:39   1454s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_nO5wzy.rcdb.d/picorv32.rcdb.d' for reading (mem: 3481.289M)
[01/10 19:19:39   1454s] Reading RCDB with compressed RC data.
[01/10 19:19:40   1455s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_nO5wzy.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 3481.289M)
[01/10 19:19:40   1455s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3481.289M)
[01/10 19:19:40   1455s] Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 3481.289M)
[01/10 19:19:40   1455s] #
[01/10 19:19:40   1455s] #Restore RCDB.
[01/10 19:19:40   1455s] ### track-assign external-init starts on Wed Jan 10 19:19:40 2024 with memory = 2357.68 (MB), peak = 2628.84 (MB)
[01/10 19:19:40   1455s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:40   1455s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:40   1455s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:40   1455s] ### track-assign engine-init starts on Wed Jan 10 19:19:40 2024 with memory = 2357.68 (MB), peak = 2628.84 (MB)
[01/10 19:19:40   1455s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:40   1455s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:40   1455s] #Remove Post Track Assignment Wire Spread
[01/10 19:19:40   1455s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:40   1455s] #
[01/10 19:19:40   1455s] #Complete tQuantus RC extraction.
[01/10 19:19:40   1455s] #Cpu time = 00:00:36
[01/10 19:19:40   1455s] #Elapsed time = 00:00:41
[01/10 19:19:40   1455s] #Increased memory = 136.09 (MB)
[01/10 19:19:40   1455s] #Total memory = 2355.73 (MB)
[01/10 19:19:40   1455s] #Peak memory = 2628.84 (MB)
[01/10 19:19:40   1455s] #
[01/10 19:19:40   1455s] Un-suppress "**WARN ..." messages.
[01/10 19:19:40   1455s] #RC Extraction Completed...
[01/10 19:19:40   1455s] ### update_timing starts on Wed Jan 10 19:19:40 2024 with memory = 2355.73 (MB), peak = 2628.84 (MB)
[01/10 19:19:40   1455s] AAE_INFO: switching -siAware from false to true ...
[01/10 19:19:40   1455s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/10 19:19:40   1455s] ### generate_timing_data starts on Wed Jan 10 19:19:40 2024 with memory = 2338.00 (MB), peak = 2628.84 (MB)
[01/10 19:19:40   1455s] #Reporting timing...
[01/10 19:19:40   1455s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/10 19:19:41   1456s] ### report_timing starts on Wed Jan 10 19:19:41 2024 with memory = 2338.03 (MB), peak = 2628.84 (MB)
[01/10 19:19:48   1462s] ### report_timing cpu:00:00:07, real:00:00:07, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:48   1462s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/10 19:19:48   1462s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:07, memory = 2361.64 (MB), peak = 2628.84 (MB)
[01/10 19:19:48   1462s] #Library Standard Delay: 41.70ps
[01/10 19:19:48   1462s] #Slack threshold: 0.00ps
[01/10 19:19:48   1462s] ### generate_net_cdm_timing starts on Wed Jan 10 19:19:48 2024 with memory = 2361.64 (MB), peak = 2628.84 (MB)
[01/10 19:19:48   1463s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:48   1463s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/10 19:19:48   1463s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2362.69 (MB), peak = 2628.84 (MB)
[01/10 19:19:48   1463s] ### Use bna from skp: 0
[01/10 19:19:48   1463s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.33 (MB), peak = 2628.84 (MB)
[01/10 19:19:48   1463s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/10 19:19:49   1464s] Worst slack reported in the design = 2.179546 (late)
[01/10 19:19:49   1464s] *** writeDesignTiming (0:00:00.8) ***
[01/10 19:19:49   1464s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2363.58 (MB), peak = 2628.84 (MB)
[01/10 19:19:49   1464s] Un-suppress "**WARN ..." messages.
[01/10 19:19:49   1464s] ### generate_timing_data cpu:00:00:09, real:00:00:09, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:49   1464s] #Number of victim nets: 0
[01/10 19:19:49   1464s] #Number of aggressor nets: 0
[01/10 19:19:49   1464s] #Number of weak nets: 0
[01/10 19:19:49   1464s] #Number of critical nets: 0
[01/10 19:19:49   1464s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/10 19:19:49   1464s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/10 19:19:49   1464s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/10 19:19:49   1464s] #Total number of nets: 10525
[01/10 19:19:49   1464s] ### update_timing cpu:00:00:10, real:00:00:10, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:49   1464s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:19:49   1464s] ### update_timing_after_routing cpu:00:00:46, real:00:00:51, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:49   1464s] #Total number of significant detoured timing critical nets is 0
[01/10 19:19:49   1464s] #Total number of selected detoured timing critical nets is 0
[01/10 19:19:49   1464s] #
[01/10 19:19:49   1464s] #----------------------------------------------------
[01/10 19:19:49   1464s] # Summary of active signal nets routing constraints
[01/10 19:19:49   1464s] #+--------------------------+-----------+
[01/10 19:19:49   1464s] #+--------------------------+-----------+
[01/10 19:19:49   1464s] #
[01/10 19:19:49   1464s] #----------------------------------------------------
[01/10 19:19:49   1464s] ### run_free_timing_graph starts on Wed Jan 10 19:19:49 2024 with memory = 2363.61 (MB), peak = 2628.84 (MB)
[01/10 19:19:49   1464s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:19:50   1465s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:19:50   1465s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.6 GB
[01/10 19:19:50   1465s] ### run_build_timing_graph starts on Wed Jan 10 19:19:50 2024 with memory = 2347.78 (MB), peak = 2628.84 (MB)
[01/10 19:19:50   1465s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:19:50   1465s] Current (total cpu=0:24:25, real=2:31:48, peak res=2628.8M, current mem=2292.0M)
[01/10 19:19:50   1465s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2302.7M, current mem=2302.7M)
[01/10 19:19:50   1465s] Current (total cpu=0:24:26, real=2:31:48, peak res=2628.8M, current mem=2302.7M)
[01/10 19:19:50   1465s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:19:50   1465s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:19:50   1465s] ### track-assign external-init starts on Wed Jan 10 19:19:50 2024 with memory = 2302.76 (MB), peak = 2628.84 (MB)
[01/10 19:19:50   1465s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:50   1465s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:50   1465s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:19:50   1465s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2302.76 (MB), peak = 2628.84 (MB)
[01/10 19:19:50   1465s] #* Importing design timing data...
[01/10 19:19:50   1465s] #Number of victim nets: 0
[01/10 19:19:50   1465s] #Number of aggressor nets: 0
[01/10 19:19:50   1465s] #Number of weak nets: 0
[01/10 19:19:50   1465s] #Number of critical nets: 0
[01/10 19:19:50   1465s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/10 19:19:50   1465s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/10 19:19:50   1465s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/10 19:19:50   1465s] #Total number of nets: 10525
[01/10 19:19:50   1465s] ### track-assign engine-init starts on Wed Jan 10 19:19:50 2024 with memory = 2302.77 (MB), peak = 2628.84 (MB)
[01/10 19:19:50   1465s] ### Time Record (Track Assignment) is installed.
[01/10 19:19:51   1465s] #
[01/10 19:19:51   1465s] #timing driven effort level: 3
[01/10 19:19:51   1465s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:19:51   1465s] ### track-assign core-engine starts on Wed Jan 10 19:19:51 2024 with memory = 2302.77 (MB), peak = 2628.84 (MB)
[01/10 19:19:51   1465s] #Start Track Assignment With Timing Driven.
[01/10 19:19:51   1466s] #Done with 627 horizontal wires in 3 hboxes and 630 vertical wires in 3 hboxes.
[01/10 19:19:52   1467s] #Done with 122 horizontal wires in 3 hboxes and 132 vertical wires in 3 hboxes.
[01/10 19:19:52   1467s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/10 19:19:52   1467s] #
[01/10 19:19:52   1467s] #Track assignment summary:
[01/10 19:19:52   1467s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/10 19:19:52   1467s] #------------------------------------------------------------------------
[01/10 19:19:52   1467s] # Metal1       180.38 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal2     47079.33 	  0.03%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal3     61216.40 	  0.14%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal4     46899.00 	  0.01%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal5     28313.95 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal6      3174.75 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal7       618.84 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal8       462.91 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal9       355.23 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal10       21.51 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] # Metal11       19.47 	  0.00%  	  0.00% 	  0.00%
[01/10 19:19:52   1467s] #------------------------------------------------------------------------
[01/10 19:19:52   1467s] # All      188341.76  	  0.06% 	  0.00% 	  0.00%
[01/10 19:19:52   1467s] #Complete Track Assignment With Timing Driven.
[01/10 19:19:52   1467s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:19:52   1467s] #Total wire length = 195859 um.
[01/10 19:19:52   1467s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal1 = 179 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal2 = 48836 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal3 = 62692 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal4 = 47585 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal5 = 30371 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal6 = 4722 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal7 = 617 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal8 = 461 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal9 = 355 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal10 = 21 um.
[01/10 19:19:52   1467s] #Total wire length on LAYER Metal11 = 19 um.
[01/10 19:19:52   1467s] #Total number of vias = 73840
[01/10 19:19:52   1467s] #Up-Via Summary (total 73840):
[01/10 19:19:52   1467s] #           
[01/10 19:19:52   1467s] #-----------------------
[01/10 19:19:52   1467s] # Metal1          36652
[01/10 19:19:52   1467s] # Metal2          25506
[01/10 19:19:52   1467s] # Metal3           7589
[01/10 19:19:52   1467s] # Metal4           3277
[01/10 19:19:52   1467s] # Metal5            743
[01/10 19:19:52   1467s] # Metal6             39
[01/10 19:19:52   1467s] # Metal7             23
[01/10 19:19:52   1467s] # Metal8              8
[01/10 19:19:52   1467s] # Metal9              2
[01/10 19:19:52   1467s] # Metal10             1
[01/10 19:19:52   1467s] #-----------------------
[01/10 19:19:52   1467s] #                 73840 
[01/10 19:19:52   1467s] #
[01/10 19:19:52   1467s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.6 GB
[01/10 19:19:52   1467s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:19:52   1467s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2302.82 (MB), peak = 2628.84 (MB)
[01/10 19:19:52   1467s] #
[01/10 19:19:52   1467s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 19:19:52   1467s] #Cpu time = 00:01:11
[01/10 19:19:52   1467s] #Elapsed time = 00:01:15
[01/10 19:19:52   1467s] #Increased memory = 174.82 (MB)
[01/10 19:19:52   1467s] #Total memory = 2302.82 (MB)
[01/10 19:19:52   1467s] #Peak memory = 2628.84 (MB)
[01/10 19:19:52   1467s] ### Time Record (Detail Routing) is installed.
[01/10 19:19:52   1467s] #Start reading timing information from file .timing_file_28825.tif.gz ...
[01/10 19:19:53   1467s] #Read in timing information for 409 ports, 9529 instances from timing file .timing_file_28825.tif.gz.
[01/10 19:19:53   1467s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:19:53   1468s] #
[01/10 19:19:53   1468s] #Start Detail Routing..
[01/10 19:19:53   1468s] #start initial detail routing ...
[01/10 19:19:53   1468s] ### Design has 23 dirty nets, 11704 dirty-areas)
[01/10 19:21:19   1554s] #   number of violations = 184
[01/10 19:21:19   1554s] #
[01/10 19:21:19   1554s] #    By Layer and Type :
[01/10 19:21:19   1554s] #	         MetSpc   EOLSpc    Short   Totals
[01/10 19:21:19   1554s] #	Metal1        0       52      109      161
[01/10 19:21:19   1554s] #	Metal2        1        0       22       23
[01/10 19:21:19   1554s] #	Totals        1       52      131      184
[01/10 19:21:19   1554s] #1530 out of 9529 instances (16.1%) need to be verified(marked ipoed), dirty area = 5.7%.
[01/10 19:21:19   1554s] #68.5% of the total area is being checked for drcs
[01/10 19:21:26   1561s] #68.5% of the total area was checked
[01/10 19:21:26   1561s] ### Routing stats: routing = 88.69% drc-check-only = 2.70% dirty-area = 74.75%
[01/10 19:21:26   1561s] #   number of violations = 185
[01/10 19:21:26   1561s] #
[01/10 19:21:26   1561s] #    By Layer and Type :
[01/10 19:21:26   1561s] #	         MetSpc   EOLSpc    Short   Totals
[01/10 19:21:26   1561s] #	Metal1        0       53      109      162
[01/10 19:21:26   1561s] #	Metal2        1        0       22       23
[01/10 19:21:26   1561s] #	Totals        1       53      131      185
[01/10 19:21:26   1561s] #cpu time = 00:01:33, elapsed time = 00:01:33, memory = 2299.30 (MB), peak = 2628.84 (MB)
[01/10 19:21:27   1562s] #start 1st optimization iteration ...
[01/10 19:21:36   1571s] ### Routing stats: routing = 88.69% drc-check-only = 2.70% dirty-area = 74.75%
[01/10 19:21:36   1571s] #   number of violations = 17
[01/10 19:21:36   1571s] #
[01/10 19:21:36   1571s] #    By Layer and Type :
[01/10 19:21:36   1571s] #	          Short     Loop   Totals
[01/10 19:21:36   1571s] #	Metal1        1        0        1
[01/10 19:21:36   1571s] #	Metal2       15        1       16
[01/10 19:21:36   1571s] #	Totals       16        1       17
[01/10 19:21:36   1571s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2297.29 (MB), peak = 2628.84 (MB)
[01/10 19:21:36   1571s] #Complete Detail Routing.
[01/10 19:21:36   1571s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:21:36   1571s] #Total wire length = 209585 um.
[01/10 19:21:36   1571s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal1 = 3128 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal2 = 57606 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal3 = 63542 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal4 = 48980 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal5 = 29834 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal6 = 5118 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:21:36   1571s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:21:36   1571s] #Total number of vias = 80424
[01/10 19:21:36   1571s] #Total number of multi-cut vias = 52823 ( 65.7%)
[01/10 19:21:36   1571s] #Total number of single cut vias = 27601 ( 34.3%)
[01/10 19:21:36   1571s] #Up-Via Summary (total 80424):
[01/10 19:21:36   1571s] #                   single-cut          multi-cut      Total
[01/10 19:21:36   1571s] #-----------------------------------------------------------
[01/10 19:21:36   1571s] # Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
[01/10 19:21:36   1571s] # Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
[01/10 19:21:36   1571s] # Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
[01/10 19:21:36   1571s] # Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
[01/10 19:21:36   1571s] # Metal5           544 ( 71.6%)       216 ( 28.4%)        760
[01/10 19:21:36   1571s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:21:36   1571s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:21:36   1571s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:21:36   1571s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:21:36   1571s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:21:36   1571s] #-----------------------------------------------------------
[01/10 19:21:36   1571s] #                27601 ( 34.3%)     52823 ( 65.7%)      80424 
[01/10 19:21:36   1571s] #
[01/10 19:21:36   1571s] #Total number of DRC violations = 17
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal1 = 1
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal2 = 16
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal3 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal4 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal5 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal6 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal7 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal8 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal9 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal10 = 0
[01/10 19:21:36   1571s] #Total number of violations on LAYER Metal11 = 0
[01/10 19:21:36   1571s] ### Time Record (Detail Routing) is uninstalled.
[01/10 19:21:36   1571s] #Cpu time = 00:01:44
[01/10 19:21:36   1571s] #Elapsed time = 00:01:44
[01/10 19:21:36   1571s] #Increased memory = -5.53 (MB)
[01/10 19:21:36   1571s] #Total memory = 2297.29 (MB)
[01/10 19:21:36   1571s] #Peak memory = 2628.84 (MB)
[01/10 19:21:37   1572s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 19:21:37   1572s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:21:37   1572s] #
[01/10 19:21:37   1572s] #Start Post Route wire spreading..
[01/10 19:21:37   1572s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:21:37   1572s] #
[01/10 19:21:37   1572s] #Start DRC checking..
[01/10 19:21:43   1578s] #   number of violations = 17
[01/10 19:21:43   1578s] #
[01/10 19:21:43   1578s] #    By Layer and Type :
[01/10 19:21:43   1578s] #	          Short     Loop   Totals
[01/10 19:21:43   1578s] #	Metal1        1        0        1
[01/10 19:21:43   1578s] #	Metal2       15        1       16
[01/10 19:21:43   1578s] #	Totals       16        1       17
[01/10 19:21:43   1578s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2296.71 (MB), peak = 2628.84 (MB)
[01/10 19:21:43   1578s] #CELL_VIEW picorv32,init has 17 DRC violations
[01/10 19:21:43   1578s] #Total number of DRC violations = 17
[01/10 19:21:43   1578s] #Total number of process antenna violations = 0
[01/10 19:21:43   1578s] #Total number of net violated process antenna rule = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal1 = 1
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal2 = 16
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal3 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal4 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal5 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal6 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal7 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal8 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal9 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal10 = 0
[01/10 19:21:43   1578s] #Total number of violations on LAYER Metal11 = 0
[01/10 19:21:43   1578s] #
[01/10 19:21:43   1578s] #Start data preparation for wire spreading...
[01/10 19:21:43   1578s] #
[01/10 19:21:43   1578s] #Data preparation is done on Wed Jan 10 19:21:43 2024
[01/10 19:21:43   1578s] #
[01/10 19:21:43   1578s] ### track-assign engine-init starts on Wed Jan 10 19:21:43 2024 with memory = 2296.71 (MB), peak = 2628.84 (MB)
[01/10 19:21:43   1578s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:21:43   1578s] #
[01/10 19:21:43   1578s] #Start Post Route Wire Spread.
[01/10 19:21:45   1580s] #Done with 2667 horizontal wires in 5 hboxes and 2805 vertical wires in 6 hboxes.
[01/10 19:21:45   1580s] #Complete Post Route Wire Spread.
[01/10 19:21:45   1580s] #
[01/10 19:21:45   1580s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:21:45   1580s] #Total wire length = 211807 um.
[01/10 19:21:45   1580s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal2 = 58016 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal3 = 64344 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal4 = 49717 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal5 = 30084 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal6 = 5131 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:21:45   1580s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:21:45   1580s] #Total number of vias = 80424
[01/10 19:21:45   1580s] #Total number of multi-cut vias = 52823 ( 65.7%)
[01/10 19:21:45   1580s] #Total number of single cut vias = 27601 ( 34.3%)
[01/10 19:21:45   1580s] #Up-Via Summary (total 80424):
[01/10 19:21:45   1580s] #                   single-cut          multi-cut      Total
[01/10 19:21:45   1580s] #-----------------------------------------------------------
[01/10 19:21:45   1580s] # Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
[01/10 19:21:45   1580s] # Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
[01/10 19:21:45   1580s] # Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
[01/10 19:21:45   1580s] # Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
[01/10 19:21:45   1580s] # Metal5           544 ( 71.6%)       216 ( 28.4%)        760
[01/10 19:21:45   1580s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:21:45   1580s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:21:45   1580s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:21:45   1580s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:21:45   1580s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:21:45   1580s] #-----------------------------------------------------------
[01/10 19:21:45   1580s] #                27601 ( 34.3%)     52823 ( 65.7%)      80424 
[01/10 19:21:45   1580s] #
[01/10 19:21:45   1580s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:21:45   1580s] #
[01/10 19:21:45   1580s] #Start DRC checking..
[01/10 19:21:51   1586s] #   number of violations = 17
[01/10 19:21:51   1586s] #
[01/10 19:21:51   1586s] #    By Layer and Type :
[01/10 19:21:51   1586s] #	          Short     Loop   Totals
[01/10 19:21:51   1586s] #	Metal1        1        0        1
[01/10 19:21:51   1586s] #	Metal2       15        1       16
[01/10 19:21:51   1586s] #	Totals       16        1       17
[01/10 19:21:51   1586s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2296.87 (MB), peak = 2628.84 (MB)
[01/10 19:21:51   1586s] #CELL_VIEW picorv32,init has 17 DRC violations
[01/10 19:21:51   1586s] #Total number of DRC violations = 17
[01/10 19:21:51   1586s] #Total number of process antenna violations = 0
[01/10 19:21:51   1586s] #Total number of net violated process antenna rule = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal1 = 1
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal2 = 16
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal3 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal4 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal5 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal6 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal7 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal8 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal9 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal10 = 0
[01/10 19:21:51   1586s] #Total number of violations on LAYER Metal11 = 0
[01/10 19:21:53   1588s] #   number of violations = 17
[01/10 19:21:53   1588s] #
[01/10 19:21:53   1588s] #    By Layer and Type :
[01/10 19:21:53   1588s] #	          Short     Loop   Totals
[01/10 19:21:53   1588s] #	Metal1        1        0        1
[01/10 19:21:53   1588s] #	Metal2       15        1       16
[01/10 19:21:53   1588s] #	Totals       16        1       17
[01/10 19:21:53   1588s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2296.87 (MB), peak = 2628.84 (MB)
[01/10 19:21:53   1588s] #CELL_VIEW picorv32,init has 17 DRC violations
[01/10 19:21:53   1588s] #Total number of DRC violations = 17
[01/10 19:21:53   1588s] #Total number of process antenna violations = 0
[01/10 19:21:53   1588s] #Total number of net violated process antenna rule = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal1 = 1
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal2 = 16
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal3 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal4 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal5 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal6 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal7 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal8 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal9 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal10 = 0
[01/10 19:21:53   1588s] #Total number of violations on LAYER Metal11 = 0
[01/10 19:21:53   1588s] #Post Route wire spread is done.
[01/10 19:21:53   1588s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 19:21:53   1588s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:21:53   1588s] #Total wire length = 211807 um.
[01/10 19:21:53   1588s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal2 = 58016 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal3 = 64344 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal4 = 49717 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal5 = 30084 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal6 = 5131 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:21:53   1588s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:21:53   1588s] #Total number of vias = 80424
[01/10 19:21:53   1588s] #Total number of multi-cut vias = 52823 ( 65.7%)
[01/10 19:21:53   1588s] #Total number of single cut vias = 27601 ( 34.3%)
[01/10 19:21:53   1588s] #Up-Via Summary (total 80424):
[01/10 19:21:53   1588s] #                   single-cut          multi-cut      Total
[01/10 19:21:53   1588s] #-----------------------------------------------------------
[01/10 19:21:53   1588s] # Metal1         13456 ( 35.3%)     24617 ( 64.7%)      38073
[01/10 19:21:53   1588s] # Metal2          9289 ( 31.8%)     19955 ( 68.2%)      29244
[01/10 19:21:53   1588s] # Metal3          3069 ( 34.3%)      5868 ( 65.7%)       8937
[01/10 19:21:53   1588s] # Metal4          1237 ( 37.1%)      2100 ( 62.9%)       3337
[01/10 19:21:53   1588s] # Metal5           544 ( 71.6%)       216 ( 28.4%)        760
[01/10 19:21:53   1588s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:21:53   1588s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:21:53   1588s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:21:53   1588s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:21:53   1588s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:21:53   1588s] #-----------------------------------------------------------
[01/10 19:21:53   1588s] #                27601 ( 34.3%)     52823 ( 65.7%)      80424 
[01/10 19:21:53   1588s] #
[01/10 19:21:53   1588s] #detailRoute Statistics:
[01/10 19:21:53   1588s] #Cpu time = 00:02:01
[01/10 19:21:53   1588s] #Elapsed time = 00:02:01
[01/10 19:21:53   1588s] #Increased memory = -5.95 (MB)
[01/10 19:21:53   1588s] #Total memory = 2296.88 (MB)
[01/10 19:21:53   1588s] #Peak memory = 2628.84 (MB)
[01/10 19:21:53   1588s] ### global_detail_route design signature (57): route=913098093 flt_obj=0 vio=1246394812 shield_wire=1
[01/10 19:21:53   1588s] ### Time Record (DB Export) is installed.
[01/10 19:21:53   1588s] ### export design design signature (58): route=913098093 fixed_route=1919835167 flt_obj=0 vio=1246394812 swire=282492057 shield_wire=1 net_attr=1136896252 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:21:54   1589s] #	no debugging net set
[01/10 19:21:54   1589s] ### Time Record (DB Export) is uninstalled.
[01/10 19:21:54   1589s] ### Time Record (Post Callback) is installed.
[01/10 19:21:54   1589s] ### Time Record (Post Callback) is uninstalled.
[01/10 19:21:54   1589s] #
[01/10 19:21:54   1589s] #globalDetailRoute statistics:
[01/10 19:21:54   1589s] #Cpu time = 00:03:21
[01/10 19:21:54   1589s] #Elapsed time = 00:03:26
[01/10 19:21:54   1589s] #Increased memory = 137.03 (MB)
[01/10 19:21:54   1589s] #Total memory = 2246.72 (MB)
[01/10 19:21:54   1589s] #Peak memory = 2628.84 (MB)
[01/10 19:21:54   1589s] #Number of warnings = 2
[01/10 19:21:54   1589s] #Total number of warnings = 18
[01/10 19:21:54   1589s] #Number of fails = 0
[01/10 19:21:54   1589s] #Total number of fails = 0
[01/10 19:21:54   1589s] #Complete globalDetailRoute on Wed Jan 10 19:21:54 2024
[01/10 19:21:54   1589s] #
[01/10 19:21:54   1589s] ### import design signature (59): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1597784694 inst_pattern=1
[01/10 19:21:54   1589s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 19:21:54   1589s] #Default setup view is reset to default_emulate_view.
[01/10 19:21:54   1589s] #Default setup view is reset to default_emulate_view.
[01/10 19:21:54   1589s] AAE_INFO: Post Route call back at the end of routeDesign
[01/10 19:21:54   1589s] #routeDesign: cpu time = 00:03:22, elapsed time = 00:03:27, memory = 2232.55 (MB), peak = 2628.84 (MB)
[01/10 19:21:55   1589s] 
[01/10 19:21:55   1589s] *** Summary of all messages that are not suppressed in this session:
[01/10 19:21:55   1589s] Severity  ID               Count  Summary                                  
[01/10 19:21:55   1589s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/10 19:21:55   1589s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/10 19:21:55   1589s] *** Message Summary: 3 warning(s), 0 error(s)
[01/10 19:21:55   1589s] 
[01/10 19:21:55   1589s] ### Time Record (routeDesign) is uninstalled.
[01/10 19:21:55   1589s] ### 
[01/10 19:21:55   1589s] ###   Scalability Statistics
[01/10 19:21:55   1589s] ### 
[01/10 19:21:55   1589s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:21:55   1589s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 19:21:55   1589s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:21:55   1589s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 19:21:55   1589s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 19:21:55   1589s] ###   Timing Data Generation        |        00:00:54|        00:00:59|             0.9|
[01/10 19:21:55   1589s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:21:55   1589s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[01/10 19:21:55   1589s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/10 19:21:55   1589s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/10 19:21:55   1589s] ###   Global Routing                |        00:00:12|        00:00:12|             1.0|
[01/10 19:21:55   1589s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[01/10 19:21:55   1589s] ###   Detail Routing                |        00:01:44|        00:01:44|             1.0|
[01/10 19:21:55   1589s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[01/10 19:21:55   1589s] ###   Entire Command                |        00:03:22|        00:03:27|             1.0|
[01/10 19:21:55   1589s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:21:55   1589s] ### 
[01/10 19:25:08   1609s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 19:25:08   1609s] <CMD> setEndCapMode -reset
[01/10 19:25:08   1609s] <CMD> setEndCapMode -boundary_tap false
[01/10 19:25:08   1609s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/10 19:25:08   1609s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/10 19:25:52   1614s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/10 19:25:52   1614s] <CMD> setEndCapMode -reset
[01/10 19:25:52   1614s] <CMD> setEndCapMode -boundary_tap false
[01/10 19:25:52   1614s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/10 19:26:34   1618s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/10 19:26:34   1618s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/10 19:26:34   1618s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/10 19:26:34   1618s] <CMD> routeDesign -globalDetail
[01/10 19:26:34   1618s] ### Time Record (routeDesign) is installed.
[01/10 19:26:34   1618s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2232.08 (MB), peak = 2628.84 (MB)
[01/10 19:26:34   1618s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/10 19:26:34   1618s] #**INFO: setDesignMode -flowEffort standard
[01/10 19:26:34   1618s] #**INFO: setDesignMode -powerEffort none
[01/10 19:26:34   1618s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/10 19:26:34   1618s] **INFO: User settings:
[01/10 19:26:34   1618s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/10 19:26:34   1618s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/10 19:26:34   1618s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/10 19:26:34   1618s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/10 19:26:34   1618s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/10 19:26:34   1618s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 19:26:34   1618s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/10 19:26:34   1618s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/10 19:26:34   1618s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/10 19:26:34   1618s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/10 19:26:34   1618s] setNanoRouteMode -routeWithSiDriven                             true
[01/10 19:26:34   1618s] setNanoRouteMode -routeWithTimingDriven                         true
[01/10 19:26:34   1618s] setNanoRouteMode -timingEngine                                  {}
[01/10 19:26:34   1618s] setDesignMode -process                                          45
[01/10 19:26:34   1618s] setExtractRCMode -coupling_c_th                                 0.1
[01/10 19:26:34   1618s] setExtractRCMode -engine                                        preRoute
[01/10 19:26:34   1618s] setExtractRCMode -relative_c_th                                 1
[01/10 19:26:34   1618s] setExtractRCMode -total_c_th                                    0
[01/10 19:26:34   1618s] setDelayCalMode -enable_high_fanout                             true
[01/10 19:26:34   1618s] setDelayCalMode -engine                                         aae
[01/10 19:26:34   1618s] setDelayCalMode -ignoreNetLoad                                  false
[01/10 19:26:34   1618s] setDelayCalMode -socv_accuracy_mode                             low
[01/10 19:26:34   1618s] setSIMode -separate_delta_delay_on_data                         true
[01/10 19:26:34   1618s] 
[01/10 19:26:34   1618s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/10 19:26:34   1618s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 19:26:34   1618s] OPERPROF: Starting checkPlace at level 1, MEM:3364.4M, EPOCH TIME: 1704907594.725276
[01/10 19:26:34   1618s] Processing tracks to init pin-track alignment.
[01/10 19:26:34   1618s] z: 2, totalTracks: 1
[01/10 19:26:34   1618s] z: 4, totalTracks: 1
[01/10 19:26:34   1618s] z: 6, totalTracks: 1
[01/10 19:26:34   1618s] z: 8, totalTracks: 1
[01/10 19:26:34   1618s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:26:34   1618s] All LLGs are deleted
[01/10 19:26:34   1618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1618s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.4M, EPOCH TIME: 1704907594.738397
[01/10 19:26:34   1618s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3364.4M, EPOCH TIME: 1704907594.738840
[01/10 19:26:34   1618s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3364.4M, EPOCH TIME: 1704907594.739287
[01/10 19:26:34   1618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1618s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3364.4M, EPOCH TIME: 1704907594.741622
[01/10 19:26:34   1618s] Max number of tech site patterns supported in site array is 256.
[01/10 19:26:34   1618s] Core basic site is CoreSite
[01/10 19:26:34   1618s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3364.4M, EPOCH TIME: 1704907594.742182
[01/10 19:26:34   1618s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:26:34   1618s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:26:34   1618s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3364.4M, EPOCH TIME: 1704907594.744140
[01/10 19:26:34   1618s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:26:34   1618s] SiteArray: use 761,856 bytes
[01/10 19:26:34   1618s] SiteArray: current memory after site array memory allocation 3364.4M
[01/10 19:26:34   1618s] SiteArray: FP blocked sites are writable
[01/10 19:26:34   1618s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:26:34   1618s] Atter site array init, number of instance map data is 0.
[01/10 19:26:34   1618s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3364.4M, EPOCH TIME: 1704907594.749961
[01/10 19:26:34   1618s] 
[01/10 19:26:34   1618s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:26:34   1618s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3364.4M, EPOCH TIME: 1704907594.751039
[01/10 19:26:34   1618s] Begin checking placement ... (start mem=3364.4M, init mem=3364.4M)
[01/10 19:26:34   1618s] Begin checking exclusive groups violation ...
[01/10 19:26:34   1618s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:26:34   1618s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] ...checkPlace normal is done!
[01/10 19:26:34   1619s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3364.4M, EPOCH TIME: 1704907594.889820
[01/10 19:26:34   1619s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:3364.4M, EPOCH TIME: 1704907594.900725
[01/10 19:26:34   1619s] *info: Placed = 9529           (Fixed = 38)
[01/10 19:26:34   1619s] *info: Unplaced = 0           
[01/10 19:26:34   1619s] Placement Density:71.46%(31904/44646)
[01/10 19:26:34   1619s] Placement Density (including fixed std cells):71.46%(31904/44646)
[01/10 19:26:34   1619s] All LLGs are deleted
[01/10 19:26:34   1619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:26:34   1619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1619s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.4M, EPOCH TIME: 1704907594.905451
[01/10 19:26:34   1619s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3364.4M, EPOCH TIME: 1704907594.905832
[01/10 19:26:34   1619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:26:34   1619s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3364.4M)
[01/10 19:26:34   1619s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.182, MEM:3364.4M, EPOCH TIME: 1704907594.907526
[01/10 19:26:34   1619s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 19:26:34   1619s] *** Changed status on (0) nets in Clock.
[01/10 19:26:34   1619s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3364.4M) ***
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] globalDetailRoute
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] #Start globalDetailRoute on Wed Jan 10 19:26:34 2024
[01/10 19:26:34   1619s] #
[01/10 19:26:34   1619s] ### Time Record (globalDetailRoute) is installed.
[01/10 19:26:34   1619s] ### Time Record (Pre Callback) is installed.
[01/10 19:26:34   1619s] ### Time Record (Pre Callback) is uninstalled.
[01/10 19:26:34   1619s] ### Time Record (DB Import) is installed.
[01/10 19:26:34   1619s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:26:34   1619s] #Warning: design is detail-routed. Trial route is skipped!
[01/10 19:26:34   1619s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:26:34   1619s] 
[01/10 19:26:34   1619s] Trim Metal Layers:
[01/10 19:26:35   1619s] LayerId::1 widthSet size::2
[01/10 19:26:35   1619s] LayerId::2 widthSet size::2
[01/10 19:26:35   1619s] LayerId::3 widthSet size::2
[01/10 19:26:35   1619s] LayerId::4 widthSet size::2
[01/10 19:26:35   1619s] LayerId::5 widthSet size::2
[01/10 19:26:35   1619s] LayerId::6 widthSet size::2
[01/10 19:26:35   1619s] LayerId::7 widthSet size::2
[01/10 19:26:35   1619s] LayerId::8 widthSet size::2
[01/10 19:26:35   1619s] LayerId::9 widthSet size::2
[01/10 19:26:35   1619s] LayerId::10 widthSet size::2
[01/10 19:26:35   1619s] LayerId::11 widthSet size::2
[01/10 19:26:35   1619s] Updating RC grid for preRoute extraction ...
[01/10 19:26:35   1619s] eee: pegSigSF::1.070000
[01/10 19:26:35   1619s] Initializing multi-corner resistance tables ...
[01/10 19:26:35   1619s] eee: l::1 avDens::0.105461 usedTrk::1869.821287 availTrk::17730.000000 sigTrk::1869.821287
[01/10 19:26:35   1619s] eee: l::2 avDens::0.235382 usedTrk::3401.149675 availTrk::14449.500000 sigTrk::3401.149675
[01/10 19:26:35   1619s] eee: l::3 avDens::0.241496 usedTrk::3781.833513 availTrk::15660.000000 sigTrk::3781.833513
[01/10 19:26:35   1619s] eee: l::4 avDens::0.203242 usedTrk::2919.368534 availTrk::14364.000000 sigTrk::2919.368534
[01/10 19:26:35   1619s] eee: l::5 avDens::0.119409 usedTrk::1773.221609 availTrk::14850.000000 sigTrk::1773.221609
[01/10 19:26:35   1619s] eee: l::6 avDens::0.025263 usedTrk::302.397486 availTrk::11970.000000 sigTrk::302.397486
[01/10 19:26:35   1619s] eee: l::7 avDens::0.015840 usedTrk::38.490702 availTrk::2430.000000 sigTrk::38.490702
[01/10 19:26:35   1619s] eee: l::8 avDens::0.017953 usedTrk::26.095292 availTrk::1453.500000 sigTrk::26.095292
[01/10 19:26:35   1619s] eee: l::9 avDens::0.021307 usedTrk::21.093772 availTrk::990.000000 sigTrk::21.093772
[01/10 19:26:35   1619s] eee: l::10 avDens::0.054866 usedTrk::82.561843 availTrk::1504.800000 sigTrk::82.561843
[01/10 19:26:35   1619s] eee: l::11 avDens::0.060581 usedTrk::196.281317 availTrk::3240.000000 sigTrk::196.281317
[01/10 19:26:35   1619s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:26:35   1619s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280475 uaWl=1.000000 uaWlH=0.401294 aWlH=0.000000 lMod=0 pMax=0.847100 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 19:26:35   1619s] ### Net info: total nets: 10716
[01/10 19:26:35   1619s] ### Net info: dirty nets: 0
[01/10 19:26:35   1619s] ### Net info: marked as disconnected nets: 0
[01/10 19:26:35   1619s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 19:26:35   1619s] #num needed restored net=0
[01/10 19:26:35   1619s] #need_extraction net=0 (total=10716)
[01/10 19:26:35   1619s] ### Net info: fully routed nets: 10526
[01/10 19:26:35   1619s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:26:35   1619s] ### Net info: unrouted nets: 0
[01/10 19:26:35   1619s] ### Net info: re-extraction nets: 0
[01/10 19:26:35   1619s] ### Net info: ignored nets: 0
[01/10 19:26:35   1619s] ### Net info: skip routing nets: 0
[01/10 19:26:35   1619s] #Start reading timing information from file .timing_file_28825.tif.gz ...
[01/10 19:26:35   1620s] #Read in timing information for 409 ports, 9529 instances from timing file .timing_file_28825.tif.gz.
[01/10 19:26:36   1620s] ### import design signature (60): route=1812988600 fixed_route=1919835167 flt_obj=0 vio=1322940235 swire=282492057 shield_wire=1 net_attr=1217466571 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:26:36   1620s] ### Time Record (DB Import) is uninstalled.
[01/10 19:26:36   1620s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/10 19:26:36   1620s] #RTESIG:78da95924f6bc320188777dea778b13d64d064be26267a1d74a7b18deecf35d8c4b64262
[01/10 19:26:36   1620s] #       46620efbf6b30c061dad524f228ffafc7eba587eae37401866394f27c4a24678de304625
[01/10 19:26:36   1620s] #       b294515adc33ac91a71f0fe476b17c797d6752c04e759386643b0cdd0ada6fab7ad340ab
[01/10 19:26:36   1620s] #       776aee1c4cda3963f777bf78c12550488c757aafc715cc931eff21156540904032b9d1af
[01/10 19:26:36   1620s] #       5e600490a7f5e3db976e8cea36c3ecf4711ed9957370e3fca77a1691407add9ab90f9f25
[01/10 19:26:36   1620s] #       2b6f3036753fb4bacbb6c68671a43ed5494fe72064e24430dca57f9dfc2a9cd36b705e4a
[01/10 19:26:36   1620s] #       2830abe87140b2eb06e5ce6b7359c67ac5b2e2f1fc952801c3bf032b89400e667f88142e
[01/10 19:26:36   1620s] #       84ff469353b65563eb596de7fe129903b183d5218a21d2584886a5f78f0460283890b0bc
[01/10 19:26:36   1620s] #       67caf8654206989b1fdab52a6e
[01/10 19:26:36   1620s] #
[01/10 19:26:36   1620s] ### Time Record (Data Preparation) is installed.
[01/10 19:26:36   1620s] #RTESIG:78da95924d6bc32018c777dea778b03d64d0763e4f62a2d741771adbe85eaec536b61512
[01/10 19:26:36   1620s] #       331273d8b79fdd60b0d12af524f2d3ff8bcf64fabe5c01235ce4623e20166b84c7151157
[01/10 19:26:36   1620s] #       4873e2bcb8255ca398bfddb1ebc9f4e9f99594849d6e0603d9a6eb9a19d49f4eb7760bb5
[01/10 19:26:36   1620s] #       d9e9b1f13018efaddbdffce08550c021b3ce9bbde967300ea6ff87549c8021836cf07d38
[01/10 19:26:36   1620s] #       3dc348600fcbfb970fb3b5ba5975a337c77de2562ec0f7e3afd5938802d69ada8e6dfc2d
[01/10 19:26:36   1620s] #       550507fd76dd76b569161bebe238f290ea4f4fa72024f9c760bccbf03bf945b8e097e0a2
[01/10 19:26:36   1620s] #       5450e0a2e2c705d9aee9b43f6d5ba832d52b969548e7af6409189f0eac14023bd8fd2151
[01/10 19:26:36   1620s] #       b894618c06af5dadfb3ab0c68ded393207e63a67a2942201ec3b415c981079aa0dc23204
[01/10 19:26:36   1620s] #       4d24259441312526cbb4985411e6ea0bc6783723
[01/10 19:26:36   1620s] #
[01/10 19:26:36   1620s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:26:36   1620s] ### Time Record (Global Routing) is installed.
[01/10 19:26:36   1620s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:26:36   1620s] #Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
[01/10 19:26:36   1620s] #Total number of routable nets = 10526.
[01/10 19:26:36   1620s] #Total number of nets in the design = 10716.
[01/10 19:26:36   1620s] #10526 routable nets have routed wires.
[01/10 19:26:36   1620s] #39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 19:26:36   1620s] #No nets have been global routed.
[01/10 19:26:36   1620s] ### Time Record (Data Preparation) is installed.
[01/10 19:26:36   1620s] #Start routing data preparation on Wed Jan 10 19:26:36 2024
[01/10 19:26:36   1620s] #
[01/10 19:26:36   1620s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:26:36   1620s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:26:36   1620s] #Voltage range [0.000 - 0.900] has 10641 nets.
[01/10 19:26:36   1620s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:26:36   1620s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:26:36   1620s] #Build and mark too close pins for the same net.
[01/10 19:26:36   1620s] ### Time Record (Cell Pin Access) is installed.
[01/10 19:26:36   1620s] #Rebuild pin access data for design.
[01/10 19:26:36   1620s] #Initial pin access analysis.
[01/10 19:26:41   1625s] #Detail pin access analysis.
[01/10 19:26:41   1625s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 19:26:41   1625s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:26:41   1625s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:26:41   1625s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:26:41   1625s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:26:41   1625s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.38 (MB), peak = 2628.84 (MB)
[01/10 19:26:41   1625s] #Regenerating Ggrids automatically.
[01/10 19:26:41   1625s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:26:41   1625s] #Using automatically generated G-grids.
[01/10 19:26:41   1625s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:26:44   1628s] #Done routing data preparation.
[01/10 19:26:44   1628s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2278.43 (MB), peak = 2628.84 (MB)
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #Finished routing data preparation on Wed Jan 10 19:26:44 2024
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #Cpu time = 00:00:08
[01/10 19:26:44   1628s] #Elapsed time = 00:00:08
[01/10 19:26:44   1628s] #Increased memory = 44.93 (MB)
[01/10 19:26:44   1628s] #Total memory = 2278.43 (MB)
[01/10 19:26:44   1628s] #Peak memory = 2628.84 (MB)
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:26:44   1628s] ### Time Record (Global Routing) is installed.
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #Start global routing on Wed Jan 10 19:26:44 2024
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #Start global routing initialization on Wed Jan 10 19:26:44 2024
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #WARNING (NRGR-22) Design is already detail routed.
[01/10 19:26:44   1628s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:26:44   1628s] ### Time Record (Data Preparation) is installed.
[01/10 19:26:44   1628s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:26:44   1628s] ### track-assign external-init starts on Wed Jan 10 19:26:44 2024 with memory = 2278.43 (MB), peak = 2628.84 (MB)
[01/10 19:26:44   1628s] ### Time Record (Track Assignment) is installed.
[01/10 19:26:44   1628s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:26:44   1628s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:26:44   1628s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 19:26:44   1628s] #Cpu time = 00:00:08
[01/10 19:26:44   1628s] #Elapsed time = 00:00:08
[01/10 19:26:44   1628s] #Increased memory = 44.93 (MB)
[01/10 19:26:44   1628s] #Total memory = 2278.43 (MB)
[01/10 19:26:44   1628s] #Peak memory = 2628.84 (MB)
[01/10 19:26:44   1628s] ### Time Record (Detail Routing) is installed.
[01/10 19:26:44   1628s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:26:44   1628s] #
[01/10 19:26:44   1628s] #Start Detail Routing..
[01/10 19:26:45   1629s] #start 1st optimization iteration ...
[01/10 19:26:46   1630s] ### Routing stats: routing = 2.08%
[01/10 19:26:46   1630s] #   number of violations = 15
[01/10 19:26:46   1630s] #
[01/10 19:26:46   1630s] #    By Layer and Type :
[01/10 19:26:46   1630s] #	         MetSpc    Short   Totals
[01/10 19:26:46   1630s] #	Metal1        0        0        0
[01/10 19:26:46   1630s] #	Metal2        2       13       15
[01/10 19:26:46   1630s] #	Totals        2       13       15
[01/10 19:26:46   1630s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2277.66 (MB), peak = 2628.84 (MB)
[01/10 19:26:46   1630s] #start 2nd optimization iteration ...
[01/10 19:26:48   1632s] ### Routing stats: routing = 2.25%
[01/10 19:26:48   1632s] #   number of violations = 15
[01/10 19:26:48   1632s] #
[01/10 19:26:48   1632s] #    By Layer and Type :
[01/10 19:26:48   1632s] #	         MetSpc    Short   Totals
[01/10 19:26:48   1632s] #	Metal1        0        0        0
[01/10 19:26:48   1632s] #	Metal2        1       14       15
[01/10 19:26:48   1632s] #	Totals        1       14       15
[01/10 19:26:48   1632s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.52 (MB), peak = 2628.84 (MB)
[01/10 19:26:48   1632s] #start 3rd optimization iteration ...
[01/10 19:26:50   1635s] ### Routing stats: routing = 3.66%
[01/10 19:26:50   1635s] #   number of violations = 0
[01/10 19:26:50   1635s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2280.26 (MB), peak = 2628.84 (MB)
[01/10 19:26:50   1635s] #Complete Detail Routing.
[01/10 19:26:50   1635s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:26:50   1635s] #Total wire length = 211840 um.
[01/10 19:26:50   1635s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal1 = 3138 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal2 = 57961 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal3 = 64344 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal4 = 49730 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal5 = 30102 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal6 = 5187 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:26:50   1635s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:26:50   1635s] #Total number of vias = 80478
[01/10 19:26:50   1635s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:26:50   1635s] #Total number of single cut vias = 27665 ( 34.4%)
[01/10 19:26:50   1635s] #Up-Via Summary (total 80478):
[01/10 19:26:50   1635s] #                   single-cut          multi-cut      Total
[01/10 19:26:50   1635s] #-----------------------------------------------------------
[01/10 19:26:50   1635s] # Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
[01/10 19:26:50   1635s] # Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
[01/10 19:26:50   1635s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:26:50   1635s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:26:50   1635s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:26:50   1635s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:26:50   1635s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:26:50   1635s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:26:50   1635s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:26:50   1635s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:26:50   1635s] #-----------------------------------------------------------
[01/10 19:26:50   1635s] #                27665 ( 34.4%)     52813 ( 65.6%)      80478 
[01/10 19:26:50   1635s] #
[01/10 19:26:51   1635s] #Total number of DRC violations = 0
[01/10 19:26:51   1635s] ### Time Record (Detail Routing) is uninstalled.
[01/10 19:26:51   1635s] #Cpu time = 00:00:07
[01/10 19:26:51   1635s] #Elapsed time = 00:00:07
[01/10 19:26:51   1635s] #Increased memory = 1.83 (MB)
[01/10 19:26:51   1635s] #Total memory = 2280.26 (MB)
[01/10 19:26:51   1635s] #Peak memory = 2628.84 (MB)
[01/10 19:26:51   1635s] ### Time Record (Antenna Fixing) is installed.
[01/10 19:26:51   1635s] #
[01/10 19:26:51   1635s] #start routing for process antenna violation fix ...
[01/10 19:26:51   1635s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:26:52   1637s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2280.30 (MB), peak = 2628.84 (MB)
[01/10 19:26:52   1637s] #
[01/10 19:26:52   1637s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:26:52   1637s] #Total wire length = 211840 um.
[01/10 19:26:52   1637s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal1 = 3138 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal2 = 57961 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal3 = 64344 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal4 = 49730 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal5 = 30102 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal6 = 5187 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:26:52   1637s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:26:52   1637s] #Total number of vias = 80478
[01/10 19:26:52   1637s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:26:52   1637s] #Total number of single cut vias = 27665 ( 34.4%)
[01/10 19:26:52   1637s] #Up-Via Summary (total 80478):
[01/10 19:26:52   1637s] #                   single-cut          multi-cut      Total
[01/10 19:26:52   1637s] #-----------------------------------------------------------
[01/10 19:26:52   1637s] # Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
[01/10 19:26:52   1637s] # Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
[01/10 19:26:52   1637s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:26:52   1637s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:26:52   1637s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:26:52   1637s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:26:52   1637s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:26:52   1637s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:26:52   1637s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:26:52   1637s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:26:52   1637s] #-----------------------------------------------------------
[01/10 19:26:52   1637s] #                27665 ( 34.4%)     52813 ( 65.6%)      80478 
[01/10 19:26:52   1637s] #
[01/10 19:26:52   1637s] #Total number of DRC violations = 0
[01/10 19:26:52   1637s] #Total number of process antenna violations = 0
[01/10 19:26:52   1637s] #Total number of net violated process antenna rule = 0
[01/10 19:26:52   1637s] #
[01/10 19:26:53   1638s] #
[01/10 19:26:53   1638s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:26:53   1638s] #Total wire length = 211840 um.
[01/10 19:26:53   1638s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal1 = 3138 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal2 = 57961 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal3 = 64344 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal4 = 49730 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal5 = 30102 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal6 = 5187 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:26:53   1638s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:26:53   1638s] #Total number of vias = 80478
[01/10 19:26:53   1638s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:26:53   1638s] #Total number of single cut vias = 27665 ( 34.4%)
[01/10 19:26:53   1638s] #Up-Via Summary (total 80478):
[01/10 19:26:53   1638s] #                   single-cut          multi-cut      Total
[01/10 19:26:53   1638s] #-----------------------------------------------------------
[01/10 19:26:53   1638s] # Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
[01/10 19:26:53   1638s] # Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
[01/10 19:26:53   1638s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:26:53   1638s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:26:53   1638s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:26:53   1638s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:26:53   1638s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:26:53   1638s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:26:53   1638s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:26:53   1638s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:26:53   1638s] #-----------------------------------------------------------
[01/10 19:26:53   1638s] #                27665 ( 34.4%)     52813 ( 65.6%)      80478 
[01/10 19:26:53   1638s] #
[01/10 19:26:53   1638s] #Total number of DRC violations = 0
[01/10 19:26:53   1638s] #Total number of process antenna violations = 0
[01/10 19:26:53   1638s] #Total number of net violated process antenna rule = 0
[01/10 19:26:53   1638s] #
[01/10 19:26:53   1638s] ### Time Record (Antenna Fixing) is uninstalled.
[01/10 19:26:54   1638s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 19:26:54   1638s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:26:54   1638s] #
[01/10 19:26:54   1638s] #Start Post Route wire spreading..
[01/10 19:26:54   1638s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:26:54   1638s] #
[01/10 19:26:54   1638s] #Start DRC checking..
[01/10 19:27:00   1644s] #   number of violations = 0
[01/10 19:27:00   1644s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2279.27 (MB), peak = 2628.84 (MB)
[01/10 19:27:00   1644s] #CELL_VIEW picorv32,init has no DRC violation.
[01/10 19:27:00   1644s] #Total number of DRC violations = 0
[01/10 19:27:00   1644s] #Total number of process antenna violations = 0
[01/10 19:27:00   1644s] #Total number of net violated process antenna rule = 0
[01/10 19:27:00   1644s] #
[01/10 19:27:00   1644s] #Start data preparation for wire spreading...
[01/10 19:27:00   1644s] #
[01/10 19:27:00   1644s] #Data preparation is done on Wed Jan 10 19:27:00 2024
[01/10 19:27:00   1644s] #
[01/10 19:27:00   1644s] ### track-assign engine-init starts on Wed Jan 10 19:27:00 2024 with memory = 2279.27 (MB), peak = 2628.84 (MB)
[01/10 19:27:00   1644s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
[01/10 19:27:00   1644s] #
[01/10 19:27:00   1644s] #Start Post Route Wire Spread.
[01/10 19:27:01   1645s] #Done with 98 horizontal wires in 5 hboxes and 296 vertical wires in 6 hboxes.
[01/10 19:27:01   1645s] #Complete Post Route Wire Spread.
[01/10 19:27:01   1645s] #
[01/10 19:27:01   1646s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:27:01   1646s] #Total wire length = 211880 um.
[01/10 19:27:01   1646s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal2 = 57976 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal3 = 64354 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:27:01   1646s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:27:01   1646s] #Total number of vias = 80478
[01/10 19:27:01   1646s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:27:01   1646s] #Total number of single cut vias = 27665 ( 34.4%)
[01/10 19:27:01   1646s] #Up-Via Summary (total 80478):
[01/10 19:27:01   1646s] #                   single-cut          multi-cut      Total
[01/10 19:27:01   1646s] #-----------------------------------------------------------
[01/10 19:27:01   1646s] # Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
[01/10 19:27:01   1646s] # Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
[01/10 19:27:01   1646s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:27:01   1646s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:27:01   1646s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:27:01   1646s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:27:01   1646s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:27:01   1646s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:27:01   1646s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:27:01   1646s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:27:01   1646s] #-----------------------------------------------------------
[01/10 19:27:01   1646s] #                27665 ( 34.4%)     52813 ( 65.6%)      80478 
[01/10 19:27:01   1646s] #
[01/10 19:27:01   1646s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:27:02   1646s] #
[01/10 19:27:02   1646s] #Start DRC checking..
[01/10 19:27:08   1652s] #   number of violations = 0
[01/10 19:27:08   1652s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2278.79 (MB), peak = 2628.84 (MB)
[01/10 19:27:08   1652s] #CELL_VIEW picorv32,init has no DRC violation.
[01/10 19:27:08   1652s] #Total number of DRC violations = 0
[01/10 19:27:08   1652s] #Total number of process antenna violations = 0
[01/10 19:27:08   1652s] #Total number of net violated process antenna rule = 0
[01/10 19:27:09   1653s] #   number of violations = 0
[01/10 19:27:09   1653s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2278.79 (MB), peak = 2628.84 (MB)
[01/10 19:27:09   1653s] #CELL_VIEW picorv32,init has no DRC violation.
[01/10 19:27:09   1653s] #Total number of DRC violations = 0
[01/10 19:27:09   1653s] #Total number of process antenna violations = 0
[01/10 19:27:09   1653s] #Total number of net violated process antenna rule = 0
[01/10 19:27:09   1653s] #Post Route wire spread is done.
[01/10 19:27:09   1653s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 19:27:09   1653s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:27:09   1653s] #Total wire length = 211880 um.
[01/10 19:27:09   1653s] #Total half perimeter of net bounding box = 181778 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal2 = 57976 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal3 = 64354 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:27:09   1653s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:27:09   1653s] #Total number of vias = 80478
[01/10 19:27:09   1653s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:27:09   1653s] #Total number of single cut vias = 27665 ( 34.4%)
[01/10 19:27:09   1653s] #Up-Via Summary (total 80478):
[01/10 19:27:09   1653s] #                   single-cut          multi-cut      Total
[01/10 19:27:09   1653s] #-----------------------------------------------------------
[01/10 19:27:09   1653s] # Metal1         13462 ( 35.4%)     24610 ( 64.6%)      38072
[01/10 19:27:09   1653s] # Metal2          9297 ( 31.8%)     19952 ( 68.2%)      29249
[01/10 19:27:09   1653s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:27:09   1653s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:27:09   1653s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:27:09   1653s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:27:09   1653s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:27:09   1653s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:27:09   1653s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:27:09   1653s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:27:09   1653s] #-----------------------------------------------------------
[01/10 19:27:09   1654s] #                27665 ( 34.4%)     52813 ( 65.6%)      80478 
[01/10 19:27:09   1654s] #
[01/10 19:27:09   1654s] #detailRoute Statistics:
[01/10 19:27:09   1654s] #Cpu time = 00:00:25
[01/10 19:27:09   1654s] #Elapsed time = 00:00:25
[01/10 19:27:09   1654s] #Increased memory = 0.36 (MB)
[01/10 19:27:09   1654s] #Total memory = 2278.79 (MB)
[01/10 19:27:09   1654s] #Peak memory = 2628.84 (MB)
[01/10 19:27:09   1654s] ### global_detail_route design signature (88): route=313838059 flt_obj=0 vio=1905142130 shield_wire=1
[01/10 19:27:09   1654s] ### Time Record (DB Export) is installed.
[01/10 19:27:10   1654s] ### export design design signature (89): route=313838059 fixed_route=1919835167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2133757940 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:27:10   1654s] #	no debugging net set
[01/10 19:27:10   1654s] ### Time Record (DB Export) is uninstalled.
[01/10 19:27:10   1654s] ### Time Record (Post Callback) is installed.
[01/10 19:27:10   1654s] ### Time Record (Post Callback) is uninstalled.
[01/10 19:27:10   1654s] #
[01/10 19:27:10   1654s] #globalDetailRoute statistics:
[01/10 19:27:10   1654s] #Cpu time = 00:00:35
[01/10 19:27:10   1654s] #Elapsed time = 00:00:36
[01/10 19:27:10   1654s] #Increased memory = 2.18 (MB)
[01/10 19:27:10   1654s] #Total memory = 2234.91 (MB)
[01/10 19:27:10   1654s] #Peak memory = 2628.84 (MB)
[01/10 19:27:10   1654s] #Number of warnings = 1
[01/10 19:27:10   1654s] #Total number of warnings = 21
[01/10 19:27:10   1654s] #Number of fails = 0
[01/10 19:27:10   1654s] #Total number of fails = 0
[01/10 19:27:10   1654s] #Complete globalDetailRoute on Wed Jan 10 19:27:10 2024
[01/10 19:27:10   1654s] #
[01/10 19:27:10   1654s] ### import design signature (90): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1597784694 inst_pattern=1
[01/10 19:27:10   1654s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 19:27:10   1654s] #Default setup view is reset to default_emulate_view.
[01/10 19:27:10   1654s] #Default setup view is reset to default_emulate_view.
[01/10 19:27:10   1654s] AAE_INFO: Post Route call back at the end of routeDesign
[01/10 19:27:10   1654s] #routeDesign: cpu time = 00:00:36, elapsed time = 00:00:36, memory = 2234.94 (MB), peak = 2628.84 (MB)
[01/10 19:27:10   1654s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 19:27:10   1654s] 
[01/10 19:27:10   1654s] ### Time Record (routeDesign) is uninstalled.
[01/10 19:27:10   1654s] ### 
[01/10 19:27:10   1654s] ###   Scalability Statistics
[01/10 19:27:10   1654s] ### 
[01/10 19:27:10   1654s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:27:10   1654s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 19:27:10   1654s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:27:10   1654s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 19:27:10   1654s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 19:27:10   1654s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 19:27:10   1654s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/10 19:27:10   1654s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[01/10 19:27:10   1654s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[01/10 19:27:10   1654s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/10 19:27:10   1654s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 19:27:10   1654s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 19:27:10   1654s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[01/10 19:27:10   1654s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/10 19:27:10   1654s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[01/10 19:27:10   1654s] ###   Entire Command                |        00:00:36|        00:00:36|             1.0|
[01/10 19:27:10   1654s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:27:10   1654s] ### 
[01/10 19:28:14   1661s] <CMD> optDesign -postRoute -setup -hold
[01/10 19:28:14   1661s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2234.8M, totSessionCpu=0:27:42 **
[01/10 19:28:14   1661s] *** optDesign #1 [begin] : totSession cpu/real = 0:27:41.7/2:40:09.2 (0.2), mem = 3375.1M
[01/10 19:28:14   1661s] Info: 1 threads available for lower-level modules during optimization.
[01/10 19:28:14   1661s] GigaOpt running with 1 threads.
[01/10 19:28:14   1661s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:27:41.7/2:40:09.2 (0.2), mem = 3375.1M
[01/10 19:28:14   1661s] **INFO: User settings:
[01/10 19:28:14   1661s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/10 19:28:14   1661s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/10 19:28:14   1661s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/10 19:28:14   1661s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/10 19:28:14   1661s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/10 19:28:14   1661s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 19:28:14   1661s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/10 19:28:14   1661s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/10 19:28:14   1661s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/10 19:28:14   1661s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/10 19:28:14   1661s] setNanoRouteMode -routeWithSiDriven                             true
[01/10 19:28:14   1661s] setNanoRouteMode -routeWithTimingDriven                         true
[01/10 19:28:14   1661s] setNanoRouteMode -timingEngine                                  {}
[01/10 19:28:14   1661s] setDesignMode -process                                          45
[01/10 19:28:14   1661s] setExtractRCMode -coupling_c_th                                 0.1
[01/10 19:28:14   1661s] setExtractRCMode -engine                                        preRoute
[01/10 19:28:14   1661s] setExtractRCMode -relative_c_th                                 1
[01/10 19:28:14   1661s] setExtractRCMode -total_c_th                                    0
[01/10 19:28:14   1661s] setUsefulSkewMode -ecoRoute                                     false
[01/10 19:28:14   1661s] setUsefulSkewMode -maxAllowedDelay                              1
[01/10 19:28:14   1661s] setUsefulSkewMode -noBoundary                                   false
[01/10 19:28:14   1661s] setDelayCalMode -enable_high_fanout                             true
[01/10 19:28:14   1661s] setDelayCalMode -engine                                         aae
[01/10 19:28:14   1661s] setDelayCalMode -ignoreNetLoad                                  false
[01/10 19:28:14   1661s] setDelayCalMode -socv_accuracy_mode                             low
[01/10 19:28:14   1661s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/10 19:28:14   1661s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/10 19:28:14   1661s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/10 19:28:14   1661s] setOptMode -drcMargin                                           0
[01/10 19:28:14   1661s] setOptMode -fixDrc                                              true
[01/10 19:28:14   1661s] setOptMode -optimizeFF                                          true
[01/10 19:28:14   1661s] setOptMode -preserveAllSequential                               false
[01/10 19:28:14   1661s] setOptMode -setupTargetSlack                                    0
[01/10 19:28:14   1661s] setSIMode -separate_delta_delay_on_data                         true
[01/10 19:28:14   1661s] setPlaceMode -place_detail_check_route                          false
[01/10 19:28:14   1661s] setPlaceMode -place_detail_preserve_routing                     true
[01/10 19:28:14   1661s] setPlaceMode -place_detail_remove_affected_routing              false
[01/10 19:28:14   1661s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/10 19:28:14   1661s] setPlaceMode -place_global_clock_gate_aware                     true
[01/10 19:28:14   1661s] setPlaceMode -place_global_cong_effort                          high
[01/10 19:28:14   1661s] setPlaceMode -place_global_ignore_scan                          true
[01/10 19:28:14   1661s] setPlaceMode -place_global_ignore_spare                         false
[01/10 19:28:14   1661s] setPlaceMode -place_global_module_aware_spare                   false
[01/10 19:28:14   1661s] setPlaceMode -place_global_place_io_pins                        true
[01/10 19:28:14   1661s] setPlaceMode -place_global_reorder_scan                         true
[01/10 19:28:14   1661s] setPlaceMode -powerDriven                                       false
[01/10 19:28:14   1661s] setPlaceMode -timingDriven                                      true
[01/10 19:28:14   1661s] setAnalysisMode -analysisType                                   single
[01/10 19:28:14   1661s] setAnalysisMode -checkType                                      setup
[01/10 19:28:14   1661s] setAnalysisMode -clkSrcPath                                     true
[01/10 19:28:14   1661s] setAnalysisMode -clockPropagation                               sdcControl
[01/10 19:28:14   1661s] setAnalysisMode -usefulSkew                                     true
[01/10 19:28:14   1661s] 
[01/10 19:28:14   1661s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 19:28:14   1661s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/10 19:28:14   1662s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 19:28:14   1662s] Switching SI Aware to true by default in postroute mode   
[01/10 19:28:14   1662s] AAE_INFO: switching -siAware from false to true ...
[01/10 19:28:14   1662s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/10 19:28:14   1662s] OPERPROF: Starting DPlace-Init at level 1, MEM:3382.6M, EPOCH TIME: 1704907694.881963
[01/10 19:28:14   1662s] Processing tracks to init pin-track alignment.
[01/10 19:28:14   1662s] z: 2, totalTracks: 1
[01/10 19:28:14   1662s] z: 4, totalTracks: 1
[01/10 19:28:14   1662s] z: 6, totalTracks: 1
[01/10 19:28:14   1662s] z: 8, totalTracks: 1
[01/10 19:28:14   1662s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:28:14   1662s] All LLGs are deleted
[01/10 19:28:14   1662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:14   1662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:14   1662s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3382.6M, EPOCH TIME: 1704907694.893519
[01/10 19:28:14   1662s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3382.6M, EPOCH TIME: 1704907694.894036
[01/10 19:28:14   1662s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3382.6M, EPOCH TIME: 1704907694.897286
[01/10 19:28:14   1662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:14   1662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:14   1662s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3382.6M, EPOCH TIME: 1704907694.899690
[01/10 19:28:14   1662s] Max number of tech site patterns supported in site array is 256.
[01/10 19:28:14   1662s] Core basic site is CoreSite
[01/10 19:28:14   1662s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:28:14   1662s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3382.6M, EPOCH TIME: 1704907694.955110
[01/10 19:28:14   1662s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 19:28:14   1662s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 19:28:14   1662s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:3382.6M, EPOCH TIME: 1704907694.957465
[01/10 19:28:14   1662s] SiteArray: non-trimmed site array dimensions = 119 x 1097
[01/10 19:28:14   1662s] SiteArray: use 761,856 bytes
[01/10 19:28:14   1662s] SiteArray: current memory after site array memory allocation 3382.6M
[01/10 19:28:14   1662s] SiteArray: FP blocked sites are writable
[01/10 19:28:14   1662s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:28:14   1662s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3382.6M, EPOCH TIME: 1704907694.962298
[01/10 19:28:14   1662s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:3382.6M, EPOCH TIME: 1704907694.962521
[01/10 19:28:14   1662s] SiteArray: number of non floorplan blocked sites for llg default is 130543
[01/10 19:28:14   1662s] Atter site array init, number of instance map data is 0.
[01/10 19:28:14   1662s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.066, MEM:3382.6M, EPOCH TIME: 1704907694.965235
[01/10 19:28:14   1662s] 
[01/10 19:28:14   1662s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:28:14   1662s] OPERPROF:     Starting CMU at level 3, MEM:3382.6M, EPOCH TIME: 1704907694.967329
[01/10 19:28:14   1662s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3382.6M, EPOCH TIME: 1704907694.969008
[01/10 19:28:14   1662s] 
[01/10 19:28:14   1662s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:28:14   1662s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.075, MEM:3382.6M, EPOCH TIME: 1704907694.972445
[01/10 19:28:14   1662s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3382.6M, EPOCH TIME: 1704907694.972542
[01/10 19:28:14   1662s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3382.6M, EPOCH TIME: 1704907694.972623
[01/10 19:28:14   1662s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3382.6MB).
[01/10 19:28:14   1662s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:3382.6M, EPOCH TIME: 1704907694.978372
[01/10 19:28:14   1662s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3382.6M, EPOCH TIME: 1704907694.978497
[01/10 19:28:14   1662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:28:14   1662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1662s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:3337.6M, EPOCH TIME: 1704907695.045046
[01/10 19:28:15   1662s] Effort level <high> specified for reg2reg path_group
[01/10 19:28:15   1662s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/10 19:28:15   1662s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2214.5M, totSessionCpu=0:27:43 **
[01/10 19:28:15   1662s] Existing Dirty Nets : 0
[01/10 19:28:15   1662s] New Signature Flow (optDesignCheckOptions) ....
[01/10 19:28:15   1662s] #Taking db snapshot
[01/10 19:28:15   1663s] #Taking db snapshot ... done
[01/10 19:28:15   1663s] OPERPROF: Starting checkPlace at level 1, MEM:3339.6M, EPOCH TIME: 1704907695.533309
[01/10 19:28:15   1663s] Processing tracks to init pin-track alignment.
[01/10 19:28:15   1663s] z: 2, totalTracks: 1
[01/10 19:28:15   1663s] z: 4, totalTracks: 1
[01/10 19:28:15   1663s] z: 6, totalTracks: 1
[01/10 19:28:15   1663s] z: 8, totalTracks: 1
[01/10 19:28:15   1663s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:28:15   1663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3339.6M, EPOCH TIME: 1704907695.543917
[01/10 19:28:15   1663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:28:15   1663s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.048, MEM:3339.6M, EPOCH TIME: 1704907695.592050
[01/10 19:28:15   1663s] Begin checking placement ... (start mem=3339.6M, init mem=3339.6M)
[01/10 19:28:15   1663s] Begin checking exclusive groups violation ...
[01/10 19:28:15   1663s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:28:15   1663s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] ...checkPlace normal is done!
[01/10 19:28:15   1663s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3339.6M, EPOCH TIME: 1704907695.807445
[01/10 19:28:15   1663s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.011, MEM:3339.6M, EPOCH TIME: 1704907695.818664
[01/10 19:28:15   1663s] *info: Placed = 9529           (Fixed = 38)
[01/10 19:28:15   1663s] *info: Unplaced = 0           
[01/10 19:28:15   1663s] Placement Density:71.46%(31904/44646)
[01/10 19:28:15   1663s] Placement Density (including fixed std cells):71.46%(31904/44646)
[01/10 19:28:15   1663s] All LLGs are deleted
[01/10 19:28:15   1663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:28:15   1663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3339.6M, EPOCH TIME: 1704907695.824600
[01/10 19:28:15   1663s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3339.6M, EPOCH TIME: 1704907695.824964
[01/10 19:28:15   1663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3339.6M)
[01/10 19:28:15   1663s] OPERPROF: Finished checkPlace at level 1, CPU:0.290, REAL:0.293, MEM:3339.6M, EPOCH TIME: 1704907695.826763
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[01/10 19:28:15   1663s] Deleting Lib Analyzer.
[01/10 19:28:15   1663s] Info: Destroy the CCOpt slew target map.
[01/10 19:28:15   1663s] clean pInstBBox. size 0
[01/10 19:28:15   1663s] All LLGs are deleted
[01/10 19:28:15   1663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:15   1663s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3339.6M, EPOCH TIME: 1704907695.928754
[01/10 19:28:15   1663s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3339.6M, EPOCH TIME: 1704907695.928952
[01/10 19:28:15   1663s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:27:43.4/2:40:10.9 (0.2), mem = 3339.6M
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] =============================================================================================
[01/10 19:28:15   1663s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/10 19:28:15   1663s] =============================================================================================
[01/10 19:28:15   1663s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:28:15   1663s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:28:15   1663s] [ CheckPlace             ]      1   0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:28:15   1663s] [ MISC                   ]          0:00:01.4  (  83.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] Info: pop threads available for lower-level modules during optimization.
[01/10 19:28:15   1663s] *** optDesign #1 [finish] : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:27:43.4/2:40:10.9 (0.2), mem = 3339.6M
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] =============================================================================================
[01/10 19:28:15   1663s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/10 19:28:15   1663s] =============================================================================================
[01/10 19:28:15   1663s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s] [ InitOpt                ]      1   0:00:01.4  (  82.7 % )     0:00:01.7 /  0:00:01.7    1.0
[01/10 19:28:15   1663s] [ CheckPlace             ]      1   0:00:00.3  (  16.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:28:15   1663s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s]  optDesign #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[01/10 19:28:15   1663s] ---------------------------------------------------------------------------------------------
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:28:15   1663s] 
[01/10 19:28:15   1663s] TimeStamp Deleting Cell Server End ...
[01/10 19:28:15   1663s] 0
[01/10 19:28:26   1664s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/10 19:28:33   1665s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/10 19:28:42   1666s] <CMD> optDesign -postRoute -setup -hold
[01/10 19:28:42   1666s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2194.1M, totSessionCpu=0:27:46 **
[01/10 19:28:42   1666s] *** optDesign #2 [begin] : totSession cpu/real = 0:27:46.5/2:40:37.1 (0.2), mem = 3325.6M
[01/10 19:28:42   1666s] Info: 1 threads available for lower-level modules during optimization.
[01/10 19:28:42   1666s] GigaOpt running with 1 threads.
[01/10 19:28:42   1666s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:27:46.5/2:40:37.1 (0.2), mem = 3325.6M
[01/10 19:28:42   1666s] **INFO: User settings:
[01/10 19:28:42   1666s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/10 19:28:42   1666s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/10 19:28:42   1666s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/10 19:28:42   1666s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/10 19:28:42   1666s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/10 19:28:42   1666s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 19:28:42   1666s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/10 19:28:42   1666s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/10 19:28:42   1666s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/10 19:28:42   1666s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/10 19:28:42   1666s] setNanoRouteMode -routeWithSiDriven                             true
[01/10 19:28:42   1666s] setNanoRouteMode -routeWithTimingDriven                         true
[01/10 19:28:42   1666s] setNanoRouteMode -timingEngine                                  {}
[01/10 19:28:42   1666s] setDesignMode -process                                          45
[01/10 19:28:42   1666s] setExtractRCMode -coupled                                       true
[01/10 19:28:42   1666s] setExtractRCMode -coupling_c_th                                 0.1
[01/10 19:28:42   1666s] setExtractRCMode -engine                                        postRoute
[01/10 19:28:42   1666s] setExtractRCMode -relative_c_th                                 1
[01/10 19:28:42   1666s] setExtractRCMode -total_c_th                                    0
[01/10 19:28:42   1666s] setUsefulSkewMode -ecoRoute                                     false
[01/10 19:28:42   1666s] setUsefulSkewMode -maxAllowedDelay                              1
[01/10 19:28:42   1666s] setUsefulSkewMode -noBoundary                                   false
[01/10 19:28:42   1666s] setDelayCalMode -enable_high_fanout                             true
[01/10 19:28:42   1666s] setDelayCalMode -engine                                         aae
[01/10 19:28:42   1666s] setDelayCalMode -ignoreNetLoad                                  false
[01/10 19:28:42   1666s] setDelayCalMode -SIAware                                        true
[01/10 19:28:42   1666s] setDelayCalMode -socv_accuracy_mode                             low
[01/10 19:28:42   1666s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/10 19:28:42   1666s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/10 19:28:42   1666s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/10 19:28:42   1666s] setOptMode -drcMargin                                           0
[01/10 19:28:42   1666s] setOptMode -fixDrc                                              true
[01/10 19:28:42   1666s] setOptMode -optimizeFF                                          true
[01/10 19:28:42   1666s] setOptMode -preserveAllSequential                               false
[01/10 19:28:42   1666s] setOptMode -setupTargetSlack                                    0
[01/10 19:28:42   1666s] setSIMode -separate_delta_delay_on_data                         true
[01/10 19:28:42   1666s] setPlaceMode -place_detail_check_route                          false
[01/10 19:28:42   1666s] setPlaceMode -place_detail_preserve_routing                     true
[01/10 19:28:42   1666s] setPlaceMode -place_detail_remove_affected_routing              false
[01/10 19:28:42   1666s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/10 19:28:42   1666s] setPlaceMode -place_global_clock_gate_aware                     true
[01/10 19:28:42   1666s] setPlaceMode -place_global_cong_effort                          high
[01/10 19:28:42   1666s] setPlaceMode -place_global_ignore_scan                          true
[01/10 19:28:42   1666s] setPlaceMode -place_global_ignore_spare                         false
[01/10 19:28:42   1666s] setPlaceMode -place_global_module_aware_spare                   false
[01/10 19:28:42   1666s] setPlaceMode -place_global_place_io_pins                        true
[01/10 19:28:42   1666s] setPlaceMode -place_global_reorder_scan                         true
[01/10 19:28:42   1666s] setPlaceMode -powerDriven                                       false
[01/10 19:28:42   1666s] setPlaceMode -timingDriven                                      true
[01/10 19:28:42   1666s] setAnalysisMode -analysisType                                   onChipVariation
[01/10 19:28:42   1666s] setAnalysisMode -checkType                                      setup
[01/10 19:28:42   1666s] setAnalysisMode -clkSrcPath                                     true
[01/10 19:28:42   1666s] setAnalysisMode -clockPropagation                               sdcControl
[01/10 19:28:42   1666s] setAnalysisMode -cppr                                           both
[01/10 19:28:42   1666s] setAnalysisMode -usefulSkew                                     true
[01/10 19:28:42   1666s] 
[01/10 19:28:42   1666s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 19:28:42   1666s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/10 19:28:42   1667s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:28:42   1667s] Summary for sequential cells identification: 
[01/10 19:28:42   1667s]   Identified SBFF number: 104
[01/10 19:28:42   1667s]   Identified MBFF number: 0
[01/10 19:28:42   1667s]   Identified SB Latch number: 0
[01/10 19:28:42   1667s]   Identified MB Latch number: 0
[01/10 19:28:42   1667s]   Not identified SBFF number: 16
[01/10 19:28:42   1667s]   Not identified MBFF number: 0
[01/10 19:28:42   1667s]   Not identified SB Latch number: 0
[01/10 19:28:42   1667s]   Not identified MB Latch number: 0
[01/10 19:28:42   1667s]   Number of sequential cells which are not FFs: 32
[01/10 19:28:42   1667s]  Visiting view : default_emulate_view
[01/10 19:28:42   1667s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:28:42   1667s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:28:42   1667s]  Visiting view : default_emulate_view
[01/10 19:28:42   1667s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:28:42   1667s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:28:42   1667s] TLC MultiMap info (StdDelay):
[01/10 19:28:42   1667s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:28:42   1667s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:28:42   1667s]  Setting StdDelay to: 38ps
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:28:42   1667s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 19:28:42   1667s] OPERPROF: Starting DPlace-Init at level 1, MEM:3333.6M, EPOCH TIME: 1704907722.709434
[01/10 19:28:42   1667s] Processing tracks to init pin-track alignment.
[01/10 19:28:42   1667s] z: 2, totalTracks: 1
[01/10 19:28:42   1667s] z: 4, totalTracks: 1
[01/10 19:28:42   1667s] z: 6, totalTracks: 1
[01/10 19:28:42   1667s] z: 8, totalTracks: 1
[01/10 19:28:42   1667s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:28:42   1667s] All LLGs are deleted
[01/10 19:28:42   1667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3333.6M, EPOCH TIME: 1704907722.718271
[01/10 19:28:42   1667s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3333.6M, EPOCH TIME: 1704907722.718628
[01/10 19:28:42   1667s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3333.6M, EPOCH TIME: 1704907722.721802
[01/10 19:28:42   1667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3333.6M, EPOCH TIME: 1704907722.724069
[01/10 19:28:42   1667s] Max number of tech site patterns supported in site array is 256.
[01/10 19:28:42   1667s] Core basic site is CoreSite
[01/10 19:28:42   1667s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:28:42   1667s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3333.6M, EPOCH TIME: 1704907722.768530
[01/10 19:28:42   1667s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:28:42   1667s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:28:42   1667s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3333.6M, EPOCH TIME: 1704907722.770556
[01/10 19:28:42   1667s] Fast DP-INIT is on for default
[01/10 19:28:42   1667s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 19:28:42   1667s] Atter site array init, number of instance map data is 0.
[01/10 19:28:42   1667s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.051, MEM:3333.6M, EPOCH TIME: 1704907722.775192
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:28:42   1667s] OPERPROF:     Starting CMU at level 3, MEM:3333.6M, EPOCH TIME: 1704907722.778868
[01/10 19:28:42   1667s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3333.6M, EPOCH TIME: 1704907722.780368
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 19:28:42   1667s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:3333.6M, EPOCH TIME: 1704907722.781998
[01/10 19:28:42   1667s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3333.6M, EPOCH TIME: 1704907722.782085
[01/10 19:28:42   1667s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3333.6M, EPOCH TIME: 1704907722.782163
[01/10 19:28:42   1667s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3333.6MB).
[01/10 19:28:42   1667s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:3333.6M, EPOCH TIME: 1704907722.787419
[01/10 19:28:42   1667s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3333.6M, EPOCH TIME: 1704907722.787524
[01/10 19:28:42   1667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:28:42   1667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:42   1667s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:3329.6M, EPOCH TIME: 1704907722.846351
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s] Creating Lib Analyzer ...
[01/10 19:28:42   1667s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 19:28:42   1667s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 19:28:42   1667s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:28:42   1667s] 
[01/10 19:28:42   1667s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:28:43   1668s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:48 mem=3340.4M
[01/10 19:28:43   1668s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:48 mem=3340.4M
[01/10 19:28:43   1668s] Creating Lib Analyzer, finished. 
[01/10 19:28:43   1668s] Effort level <high> specified for reg2reg path_group
[01/10 19:28:44   1668s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/10 19:28:44   1668s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2215.1M, totSessionCpu=0:27:48 **
[01/10 19:28:44   1668s] Existing Dirty Nets : 0
[01/10 19:28:44   1668s] New Signature Flow (optDesignCheckOptions) ....
[01/10 19:28:44   1668s] #Taking db snapshot
[01/10 19:28:44   1668s] #Taking db snapshot ... done
[01/10 19:28:44   1668s] OPERPROF: Starting checkPlace at level 1, MEM:3340.4M, EPOCH TIME: 1704907724.213445
[01/10 19:28:44   1668s] Processing tracks to init pin-track alignment.
[01/10 19:28:44   1668s] z: 2, totalTracks: 1
[01/10 19:28:44   1668s] z: 4, totalTracks: 1
[01/10 19:28:44   1668s] z: 6, totalTracks: 1
[01/10 19:28:44   1668s] z: 8, totalTracks: 1
[01/10 19:28:44   1668s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:28:44   1668s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3340.4M, EPOCH TIME: 1704907724.218812
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:28:44   1668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:3340.4M, EPOCH TIME: 1704907724.248097
[01/10 19:28:44   1668s] Begin checking placement ... (start mem=3340.4M, init mem=3340.4M)
[01/10 19:28:44   1668s] Begin checking exclusive groups violation ...
[01/10 19:28:44   1668s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 19:28:44   1668s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] Running CheckPlace using 1 thread in normal mode...
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] ...checkPlace normal is done!
[01/10 19:28:44   1668s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3340.4M, EPOCH TIME: 1704907724.369849
[01/10 19:28:44   1668s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:3340.4M, EPOCH TIME: 1704907724.376185
[01/10 19:28:44   1668s] *info: Placed = 9529           (Fixed = 38)
[01/10 19:28:44   1668s] *info: Unplaced = 0           
[01/10 19:28:44   1668s] Placement Density:71.46%(31904/44646)
[01/10 19:28:44   1668s] Placement Density (including fixed std cells):71.46%(31904/44646)
[01/10 19:28:44   1668s] All LLGs are deleted
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3340.4M, EPOCH TIME: 1704907724.379395
[01/10 19:28:44   1668s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3340.4M, EPOCH TIME: 1704907724.379596
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3340.4M)
[01/10 19:28:44   1668s] OPERPROF: Finished checkPlace at level 1, CPU:0.170, REAL:0.168, MEM:3340.4M, EPOCH TIME: 1704907724.381075
[01/10 19:28:44   1668s]  Initial DC engine is -> aae
[01/10 19:28:44   1668s]  
[01/10 19:28:44   1668s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/10 19:28:44   1668s]  
[01/10 19:28:44   1668s]  
[01/10 19:28:44   1668s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/10 19:28:44   1668s]  
[01/10 19:28:44   1668s] Reset EOS DB
[01/10 19:28:44   1668s] Ignoring AAE DB Resetting ...
[01/10 19:28:44   1668s]  Set Options for AAE Based Opt flow 
[01/10 19:28:44   1668s] *** optDesign -postRoute ***
[01/10 19:28:44   1668s] DRC Margin: user margin 0.0; extra margin 0
[01/10 19:28:44   1668s] Setup Target Slack: user slack 0
[01/10 19:28:44   1668s] Hold Target Slack: user slack 0
[01/10 19:28:44   1668s] All LLGs are deleted
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3340.4M, EPOCH TIME: 1704907724.397979
[01/10 19:28:44   1668s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3340.4M, EPOCH TIME: 1704907724.398222
[01/10 19:28:44   1668s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.4M, EPOCH TIME: 1704907724.400105
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3340.4M, EPOCH TIME: 1704907724.401483
[01/10 19:28:44   1668s] Max number of tech site patterns supported in site array is 256.
[01/10 19:28:44   1668s] Core basic site is CoreSite
[01/10 19:28:44   1668s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3340.4M, EPOCH TIME: 1704907724.427517
[01/10 19:28:44   1668s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 19:28:44   1668s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 19:28:44   1668s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3340.4M, EPOCH TIME: 1704907724.429670
[01/10 19:28:44   1668s] Fast DP-INIT is on for default
[01/10 19:28:44   1668s] Atter site array init, number of instance map data is 0.
[01/10 19:28:44   1668s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:3340.4M, EPOCH TIME: 1704907724.432388
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:28:44   1668s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:3340.4M, EPOCH TIME: 1704907724.434276
[01/10 19:28:44   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:28:44   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:28:44   1668s] Multi-VT timing optimization disabled based on library information.
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:28:44   1668s] Deleting Lib Analyzer.
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Deleting Cell Server End ...
[01/10 19:28:44   1668s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:28:44   1668s] Summary for sequential cells identification: 
[01/10 19:28:44   1668s]   Identified SBFF number: 104
[01/10 19:28:44   1668s]   Identified MBFF number: 0
[01/10 19:28:44   1668s]   Identified SB Latch number: 0
[01/10 19:28:44   1668s]   Identified MB Latch number: 0
[01/10 19:28:44   1668s]   Not identified SBFF number: 16
[01/10 19:28:44   1668s]   Not identified MBFF number: 0
[01/10 19:28:44   1668s]   Not identified SB Latch number: 0
[01/10 19:28:44   1668s]   Not identified MB Latch number: 0
[01/10 19:28:44   1668s]   Number of sequential cells which are not FFs: 32
[01/10 19:28:44   1668s]  Visiting view : default_emulate_view
[01/10 19:28:44   1668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:28:44   1668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:28:44   1668s]  Visiting view : default_emulate_view
[01/10 19:28:44   1668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:28:44   1668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:28:44   1668s] TLC MultiMap info (StdDelay):
[01/10 19:28:44   1668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:28:44   1668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:28:44   1668s]  Setting StdDelay to: 38ps
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] TimeStamp Deleting Cell Server End ...
[01/10 19:28:44   1668s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:27:48.8/2:40:39.5 (0.2), mem = 3340.4M
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] =============================================================================================
[01/10 19:28:44   1668s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/10 19:28:44   1668s] =============================================================================================
[01/10 19:28:44   1668s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:28:44   1668s] ---------------------------------------------------------------------------------------------
[01/10 19:28:44   1668s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[01/10 19:28:44   1668s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  41.9 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:28:44   1668s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:28:44   1668s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:28:44   1668s] [ CheckPlace             ]      1   0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:28:44   1668s] [ MISC                   ]          0:00:01.2  (  49.8 % )     0:00:01.2 /  0:00:01.2    1.0
[01/10 19:28:44   1668s] ---------------------------------------------------------------------------------------------
[01/10 19:28:44   1668s]  InitOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/10 19:28:44   1668s] ---------------------------------------------------------------------------------------------
[01/10 19:28:44   1668s] 
[01/10 19:28:44   1668s] ** INFO : this run is activating 'postRoute' automaton
[01/10 19:28:44   1668s] **INFO: flowCheckPoint #1 InitialSummary
[01/10 19:28:44   1668s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/10 19:28:44   1669s] ### Net info: total nets: 10716
[01/10 19:28:44   1669s] ### Net info: dirty nets: 0
[01/10 19:28:44   1669s] ### Net info: marked as disconnected nets: 0
[01/10 19:28:44   1669s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 19:28:45   1669s] #num needed restored net=0
[01/10 19:28:45   1669s] #need_extraction net=0 (total=10716)
[01/10 19:28:45   1669s] ### Net info: fully routed nets: 10526
[01/10 19:28:45   1669s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:28:45   1669s] ### Net info: unrouted nets: 0
[01/10 19:28:45   1669s] ### Net info: re-extraction nets: 0
[01/10 19:28:45   1669s] ### Net info: ignored nets: 0
[01/10 19:28:45   1669s] ### Net info: skip routing nets: 0
[01/10 19:28:45   1669s] ### import design signature (91): route=71745415 fixed_route=71745415 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=618655242 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:28:45   1669s] #Extract in post route mode
[01/10 19:28:45   1669s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/10 19:28:45   1669s] #Fast data preparation for tQuantus.
[01/10 19:28:45   1669s] #Start routing data preparation on Wed Jan 10 19:28:45 2024
[01/10 19:28:45   1669s] #
[01/10 19:28:45   1670s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:28:45   1670s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:28:45   1670s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:28:45   1670s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:28:45   1670s] #Regenerating Ggrids automatically.
[01/10 19:28:45   1670s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:28:45   1670s] #Using automatically generated G-grids.
[01/10 19:28:45   1670s] #Done routing data preparation.
[01/10 19:28:45   1670s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.72 (MB), peak = 2628.84 (MB)
[01/10 19:28:45   1670s] #Start routing data preparation on Wed Jan 10 19:28:45 2024
[01/10 19:28:45   1670s] #
[01/10 19:28:45   1670s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:28:45   1670s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:28:45   1670s] #Voltage range [0.000 - 0.900] has 10641 nets.
[01/10 19:28:45   1670s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:28:45   1670s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:28:46   1670s] #Build and mark too close pins for the same net.
[01/10 19:28:46   1670s] #Regenerating Ggrids automatically.
[01/10 19:28:46   1670s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:28:46   1670s] #Using automatically generated G-grids.
[01/10 19:28:46   1670s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:28:48   1673s] #Done routing data preparation.
[01/10 19:28:48   1673s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2252.54 (MB), peak = 2628.84 (MB)
[01/10 19:28:48   1673s] #
[01/10 19:28:48   1673s] #Start tQuantus RC extraction...
[01/10 19:28:48   1673s] #Start building rc corner(s)...
[01/10 19:28:48   1673s] #Number of RC Corner = 1
[01/10 19:28:48   1673s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/10 19:28:48   1673s] #METAL_1 -> Metal1 (1)
[01/10 19:28:48   1673s] #METAL_2 -> Metal2 (2)
[01/10 19:28:48   1673s] #METAL_3 -> Metal3 (3)
[01/10 19:28:48   1673s] #METAL_4 -> Metal4 (4)
[01/10 19:28:48   1673s] #METAL_5 -> Metal5 (5)
[01/10 19:28:48   1673s] #METAL_6 -> Metal6 (6)
[01/10 19:28:48   1673s] #METAL_7 -> Metal7 (7)
[01/10 19:28:48   1673s] #METAL_8 -> Metal8 (8)
[01/10 19:28:48   1673s] #METAL_9 -> Metal9 (9)
[01/10 19:28:48   1673s] #METAL_10 -> Metal10 (10)
[01/10 19:28:48   1673s] #METAL_11 -> Metal11 (11)
[01/10 19:28:49   1673s] #SADV-On
[01/10 19:28:49   1673s] # Corner(s) : 
[01/10 19:28:49   1673s] #default_emulate_rc_corner [125.00]
[01/10 19:28:49   1674s] # Corner id: 0
[01/10 19:28:49   1674s] # Layout Scale: 1.000000
[01/10 19:28:49   1674s] # Has Metal Fill model: yes
[01/10 19:28:49   1674s] # Temperature was set
[01/10 19:28:49   1674s] # Temperature : 125.000000
[01/10 19:28:49   1674s] # Ref. Temp   : 25.000000
[01/10 19:28:49   1674s] #SADV-Off
[01/10 19:28:49   1674s] #total pattern=286 [11, 792]
[01/10 19:28:49   1674s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/10 19:28:49   1674s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/10 19:28:49   1674s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/10 19:28:49   1674s] #number model r/c [1,1] [11,792] read
[01/10 19:28:50   1674s] #0 rcmodel(s) requires rebuild
[01/10 19:28:50   1674s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2255.54 (MB), peak = 2628.84 (MB)
[01/10 19:28:50   1674s] #Finish check_net_pin_list step Enter extract
[01/10 19:28:50   1674s] #Start init net ripin tree building
[01/10 19:28:50   1674s] #Finish init net ripin tree building
[01/10 19:28:50   1674s] #Cpu time = 00:00:00
[01/10 19:28:50   1674s] #Elapsed time = 00:00:00
[01/10 19:28:50   1674s] #Increased memory = 0.00 (MB)
[01/10 19:28:50   1674s] #Total memory = 2255.54 (MB)
[01/10 19:28:50   1674s] #Peak memory = 2628.84 (MB)
[01/10 19:28:50   1674s] #begin processing metal fill model file
[01/10 19:28:50   1674s] #end processing metal fill model file
[01/10 19:28:50   1674s] #Length limit = 200 pitches
[01/10 19:28:50   1674s] #opt mode = 2
[01/10 19:28:50   1674s] #Finish check_net_pin_list step Fix net pin list
[01/10 19:28:50   1674s] #Start generate extraction boxes.
[01/10 19:28:50   1674s] #
[01/10 19:28:50   1674s] #Extract using 30 x 30 Hboxes
[01/10 19:28:50   1674s] #4x4 initial hboxes
[01/10 19:28:50   1674s] #Use area based hbox pruning.
[01/10 19:28:50   1674s] #0/0 hboxes pruned.
[01/10 19:28:50   1674s] #Complete generating extraction boxes.
[01/10 19:28:50   1674s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/10 19:28:50   1674s] #Process 0 special clock nets for rc extraction
[01/10 19:28:50   1674s] #Total 10525 nets were built. 253 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/10 19:28:56   1680s] #Run Statistics for Extraction:
[01/10 19:28:56   1680s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/10 19:28:56   1680s] #   Increased memory =    68.30 (MB), total memory =  2324.03 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:56   1680s] #Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d
[01/10 19:28:57   1681s] #Finish registering nets and terms for rcdb.
[01/10 19:28:57   1681s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2263.29 (MB), peak = 2628.84 (MB)
[01/10 19:28:57   1681s] #RC Statistics: 62236 Res, 34883 Ground Cap, 11452 XCap (Edge to Edge)
[01/10 19:28:57   1681s] #RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3532.57 (32769), Avg L-Edge Length: 8710.93 (19602)
[01/10 19:28:57   1681s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d.
[01/10 19:28:57   1681s] #Start writing RC data.
[01/10 19:28:57   1681s] #Finish writing RC data
[01/10 19:28:57   1681s] #Finish writing rcdb with 72938 nodes, 62413 edges, and 23462 xcaps
[01/10 19:28:57   1681s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2258.38 (MB), peak = 2628.84 (MB)
[01/10 19:28:57   1681s] Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d' ...
[01/10 19:28:57   1681s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d' for reading (mem: 3391.832M)
[01/10 19:28:57   1681s] Reading RCDB with compressed RC data.
[01/10 19:28:57   1681s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d' for content verification (mem: 3391.832M)
[01/10 19:28:57   1681s] Reading RCDB with compressed RC data.
[01/10 19:28:57   1681s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d': 0 access done (mem: 3391.832M)
[01/10 19:28:57   1681s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d': 0 access done (mem: 3391.832M)
[01/10 19:28:57   1681s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3391.832M)
[01/10 19:28:57   1681s] Following multi-corner parasitics specified:
[01/10 19:28:57   1681s] 	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d (rcdb)
[01/10 19:28:57   1681s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d' for reading (mem: 3391.832M)
[01/10 19:28:57   1681s] Reading RCDB with compressed RC data.
[01/10 19:28:57   1681s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d specified
[01/10 19:28:57   1681s] Cell picorv32, hinst 
[01/10 19:28:57   1681s] processing rcdb (/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d) for hinst (top) of cell (picorv32);
[01/10 19:28:57   1681s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_OJtwPx.rcdb.d': 0 access done (mem: 3391.832M)
[01/10 19:28:57   1681s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3391.832M)
[01/10 19:28:57   1681s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_mXVVBe.rcdb.d/picorv32.rcdb.d' for reading (mem: 3391.832M)
[01/10 19:28:57   1681s] Reading RCDB with compressed RC data.
[01/10 19:28:58   1682s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_mXVVBe.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 3391.836M)
[01/10 19:28:58   1682s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3391.836M)
[01/10 19:28:58   1682s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3391.836M)
[01/10 19:28:58   1682s] #
[01/10 19:28:58   1682s] #Restore RCDB.
[01/10 19:28:58   1682s] #
[01/10 19:28:58   1682s] #Complete tQuantus RC extraction.
[01/10 19:28:58   1682s] #Cpu time = 00:00:09
[01/10 19:28:58   1682s] #Elapsed time = 00:00:10
[01/10 19:28:58   1682s] #Increased memory = 6.17 (MB)
[01/10 19:28:58   1682s] #Total memory = 2258.71 (MB)
[01/10 19:28:58   1682s] #Peak memory = 2628.84 (MB)
[01/10 19:28:58   1682s] #
[01/10 19:28:58   1682s] #253 inserted nodes are removed
[01/10 19:28:58   1682s] ### export design design signature (93): route=1801255472 fixed_route=1801255472 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=770225769 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:28:58   1682s] #	no debugging net set
[01/10 19:28:59   1682s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1597784694 inst_pattern=1
[01/10 19:28:59   1682s] #Start Inst Signature in MT(0)
[01/10 19:28:59   1682s] #Start Net Signature in MT(49860035)
[01/10 19:28:59   1683s] #Calculate SNet Signature in MT (77663849)
[01/10 19:28:59   1683s] #Run time and memory report for RC extraction:
[01/10 19:28:59   1683s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/10 19:28:59   1683s] #Run Statistics for snet signature:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =     0.01 (MB), total memory =  2212.86 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] #Run Statistics for Net Final Signature:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =     0.00 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] #Run Statistics for Net launch:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =     0.00 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] #Run Statistics for Net init_dbsNet_slist:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =     0.00 (MB), total memory =  2212.84 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] #Run Statistics for net signature:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =     0.01 (MB), total memory =  2212.85 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] #Run Statistics for inst signature:
[01/10 19:28:59   1683s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:28:59   1683s] #   Increased memory =    -0.02 (MB), total memory =  2212.84 (MB), peak memory =  2628.84 (MB)
[01/10 19:28:59   1683s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_mXVVBe.rcdb.d/picorv32.rcdb.d' for reading (mem: 3342.832M)
[01/10 19:28:59   1683s] Reading RCDB with compressed RC data.
[01/10 19:28:59   1683s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3337.6M)
[01/10 19:28:59   1683s] AAE DB initialization (MEM=3375.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 19:28:59   1683s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:03.2/2:40:54.3 (0.2), mem = 3375.7M
[01/10 19:28:59   1683s] AAE_INFO: switching -siAware from true to false ...
[01/10 19:28:59   1683s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/10 19:29:00   1684s] Starting delay calculation for Hold views
[01/10 19:29:00   1684s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 19:29:00   1684s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/10 19:29:00   1684s] AAE DB initialization (MEM=3375.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 19:29:00   1684s] #################################################################################
[01/10 19:29:00   1684s] # Design Stage: PostRoute
[01/10 19:29:00   1684s] # Design Name: picorv32
[01/10 19:29:00   1684s] # Design Mode: 45nm
[01/10 19:29:00   1684s] # Analysis Mode: MMMC OCV 
[01/10 19:29:00   1684s] # Parasitics Mode: SPEF/RCDB 
[01/10 19:29:00   1684s] # Signoff Settings: SI Off 
[01/10 19:29:00   1684s] #################################################################################
[01/10 19:29:00   1684s] Calculate late delays in OCV mode...
[01/10 19:29:00   1684s] Calculate early delays in OCV mode...
[01/10 19:29:00   1684s] Topological Sorting (REAL = 0:00:00.0, MEM = 3375.7M, InitMEM = 3375.7M)
[01/10 19:29:00   1684s] Start delay calculation (fullDC) (1 T). (MEM=3375.73)
[01/10 19:29:00   1684s] Start AAE Lib Loading. (MEM=3395.45)
[01/10 19:29:00   1684s] End AAE Lib Loading. (MEM=3414.53 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 19:29:00   1684s] End AAE Lib Interpolated Model. (MEM=3414.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:03   1687s] Total number of fetched objects 10543
[01/10 19:29:03   1687s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:29:03   1687s] End delay calculation. (MEM=3447.75 CPU=0:00:02.2 REAL=0:00:02.0)
[01/10 19:29:03   1687s] End delay calculation (fullDC). (MEM=3411.13 CPU=0:00:02.7 REAL=0:00:03.0)
[01/10 19:29:03   1687s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 3411.1M) ***
[01/10 19:29:04   1688s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:28:08 mem=3435.1M)
[01/10 19:29:04   1688s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:28:08 mem=3435.1M ***
[01/10 19:29:05   1688s] AAE_INFO: switching -siAware from false to true ...
[01/10 19:29:05   1688s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/10 19:29:05   1689s] Starting delay calculation for Setup views
[01/10 19:29:06   1689s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 19:29:06   1689s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 19:29:06   1689s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 19:29:06   1690s] #################################################################################
[01/10 19:29:06   1690s] # Design Stage: PostRoute
[01/10 19:29:06   1690s] # Design Name: picorv32
[01/10 19:29:06   1690s] # Design Mode: 45nm
[01/10 19:29:06   1690s] # Analysis Mode: MMMC OCV 
[01/10 19:29:06   1690s] # Parasitics Mode: SPEF/RCDB 
[01/10 19:29:06   1690s] # Signoff Settings: SI On 
[01/10 19:29:06   1690s] #################################################################################
[01/10 19:29:06   1690s] AAE_INFO: 1 threads acquired from CTE.
[01/10 19:29:06   1690s] Setting infinite Tws ...
[01/10 19:29:06   1690s] First Iteration Infinite Tw... 
[01/10 19:29:06   1690s] Calculate early delays in OCV mode...
[01/10 19:29:06   1690s] Calculate late delays in OCV mode...
[01/10 19:29:06   1690s] Topological Sorting (REAL = 0:00:00.0, MEM = 3406.7M, InitMEM = 3406.7M)
[01/10 19:29:06   1690s] Start delay calculation (fullDC) (1 T). (MEM=3406.67)
[01/10 19:29:06   1690s] End AAE Lib Interpolated Model. (MEM=3418.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:10   1694s] Total number of fetched objects 10543
[01/10 19:29:10   1694s] AAE_INFO-618: Total number of nets in the design is 10716,  99.3 percent of the nets selected for SI analysis
[01/10 19:29:10   1694s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:29:10   1694s] End delay calculation. (MEM=3403.02 CPU=0:00:03.6 REAL=0:00:04.0)
[01/10 19:29:10   1694s] End delay calculation (fullDC). (MEM=3403.02 CPU=0:00:04.0 REAL=0:00:04.0)
[01/10 19:29:10   1694s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 3403.0M) ***
[01/10 19:29:11   1695s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3427.0M)
[01/10 19:29:11   1695s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 19:29:11   1695s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3427.0M)
[01/10 19:29:11   1695s] 
[01/10 19:29:11   1695s] Executing IPO callback for view pruning ..
[01/10 19:29:11   1695s] Starting SI iteration 2
[01/10 19:29:12   1695s] Calculate early delays in OCV mode...
[01/10 19:29:12   1695s] Calculate late delays in OCV mode...
[01/10 19:29:12   1695s] Start delay calculation (fullDC) (1 T). (MEM=3368.13)
[01/10 19:29:12   1695s] End AAE Lib Interpolated Model. (MEM=3368.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:12   1696s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 44. 
[01/10 19:29:12   1696s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
[01/10 19:29:12   1696s] Total number of fetched objects 10543
[01/10 19:29:12   1696s] AAE_INFO-618: Total number of nets in the design is 10716,  0.3 percent of the nets selected for SI analysis
[01/10 19:29:12   1696s] End delay calculation. (MEM=3406.29 CPU=0:00:00.2 REAL=0:00:00.0)
[01/10 19:29:12   1696s] End delay calculation (fullDC). (MEM=3406.29 CPU=0:00:00.2 REAL=0:00:00.0)
[01/10 19:29:12   1696s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3406.3M) ***
[01/10 19:29:13   1697s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:28:17 mem=3430.3M)
[01/10 19:29:13   1697s] End AAE Lib Interpolated Model. (MEM=3430.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:13   1697s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3430.3M, EPOCH TIME: 1704907753.567761
[01/10 19:29:13   1697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:13   1697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:13   1697s] 
[01/10 19:29:13   1697s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:13   1697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:3430.3M, EPOCH TIME: 1704907753.602470
[01/10 19:29:13   1697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:13   1697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:14   1697s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.005   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3445.6M, EPOCH TIME: 1704907754.113056
[01/10 19:29:14   1697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:14   1697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:14   1697s] 
[01/10 19:29:14   1697s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:14   1697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:3445.6M, EPOCH TIME: 1704907754.150115
[01/10 19:29:14   1697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:14   1697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:14   1697s] Density: 71.462%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:14.8/0:00:14.9 (1.0), totSession cpu/real = 0:28:17.9/2:41:09.2 (0.2), mem = 3445.6M
[01/10 19:29:14   1697s] 
[01/10 19:29:14   1697s] =============================================================================================
[01/10 19:29:14   1697s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/10 19:29:14   1697s] =============================================================================================
[01/10 19:29:14   1697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:14   1697s] ---------------------------------------------------------------------------------------------
[01/10 19:29:14   1697s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:29:14   1697s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:29:14   1697s] [ DrvReport              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:29:14   1697s] [ SlackTraversorInit     ]      1   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:29:14   1697s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:14   1697s] [ TimingUpdate           ]      3   0:00:04.3  (  29.0 % )     0:00:11.6 /  0:00:11.5    1.0
[01/10 19:29:14   1697s] [ FullDelayCalc          ]      3   0:00:07.3  (  48.9 % )     0:00:07.3 /  0:00:07.3    1.0
[01/10 19:29:14   1697s] [ TimingReport           ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:29:14   1697s] [ MISC                   ]          0:00:02.1  (  14.1 % )     0:00:02.1 /  0:00:02.1    1.0
[01/10 19:29:14   1697s] ---------------------------------------------------------------------------------------------
[01/10 19:29:14   1697s]  BuildHoldData #1 TOTAL             0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:14.8    1.0
[01/10 19:29:14   1697s] ---------------------------------------------------------------------------------------------
[01/10 19:29:14   1697s] 
[01/10 19:29:14   1697s] **optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2280.6M, totSessionCpu=0:28:18 **
[01/10 19:29:14   1697s] OPTC: m1 20.0 20.0
[01/10 19:29:14   1697s] Setting latch borrow mode to budget during optimization.
[01/10 19:29:15   1698s] Info: Done creating the CCOpt slew target map.
[01/10 19:29:15   1698s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/10 19:29:15   1698s] Glitch fixing enabled
[01/10 19:29:15   1698s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:18.9/2:41:10.1 (0.2), mem = 3407.6M
[01/10 19:29:15   1698s] Running CCOpt-PRO on entire clock network
[01/10 19:29:15   1698s] Net route status summary:
[01/10 19:29:15   1698s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:29:15   1698s]   Non-clock: 10677 (unrouted=190, trialRouted=0, noStatus=0, routed=10487, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:29:15   1698s] Clock tree cells fixed by user: 0 out of 38 (0%)
[01/10 19:29:15   1698s] PRO...
[01/10 19:29:15   1698s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/10 19:29:15   1698s] Initializing clock structures...
[01/10 19:29:15   1698s]   Creating own balancer
[01/10 19:29:15   1698s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/10 19:29:15   1698s]   Removing CTS place status from clock tree and sinks.
[01/10 19:29:15   1698s]   Removed CTS place status from 38 clock cells (out of 40 ) and 0 clock sinks (out of 0 ).
[01/10 19:29:15   1698s]   Initializing legalizer
[01/10 19:29:15   1698s]   Using cell based legalization.
[01/10 19:29:15   1698s]   Leaving CCOpt scope - Initializing placement interface...
[01/10 19:29:15   1698s] OPERPROF: Starting DPlace-Init at level 1, MEM:3407.6M, EPOCH TIME: 1704907755.184666
[01/10 19:29:15   1698s] Processing tracks to init pin-track alignment.
[01/10 19:29:15   1698s] z: 2, totalTracks: 1
[01/10 19:29:15   1698s] z: 4, totalTracks: 1
[01/10 19:29:15   1698s] z: 6, totalTracks: 1
[01/10 19:29:15   1698s] z: 8, totalTracks: 1
[01/10 19:29:15   1698s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:29:15   1698s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3407.6M, EPOCH TIME: 1704907755.192600
[01/10 19:29:15   1698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:15   1698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:15   1698s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:29:15   1699s] 
[01/10 19:29:15   1699s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:15   1699s] 
[01/10 19:29:15   1699s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:29:15   1699s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:3407.6M, EPOCH TIME: 1704907755.227387
[01/10 19:29:15   1699s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3407.6M, EPOCH TIME: 1704907755.227505
[01/10 19:29:15   1699s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3407.6M, EPOCH TIME: 1704907755.227556
[01/10 19:29:15   1699s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3407.6MB).
[01/10 19:29:15   1699s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:3407.6M, EPOCH TIME: 1704907755.228707
[01/10 19:29:15   1699s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:29:15   1699s] (I)      Default pattern map key = picorv32_default.
[01/10 19:29:15   1699s] (I)      Load db... (mem=3407.6M)
[01/10 19:29:15   1699s] (I)      Read data from FE... (mem=3407.6M)
[01/10 19:29:15   1699s] (I)      Number of ignored instance 0
[01/10 19:29:15   1699s] (I)      Number of inbound cells 0
[01/10 19:29:15   1699s] (I)      Number of opened ILM blockages 0
[01/10 19:29:15   1699s] (I)      Number of instances temporarily fixed by detailed placement 1961
[01/10 19:29:15   1699s] (I)      numMoveCells=7568, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/10 19:29:15   1699s] (I)      cell height: 3420, count: 9529
[01/10 19:29:15   1699s] (I)      Read rows... (mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Reading non-standard rows with height 6840
[01/10 19:29:15   1699s] (I)      Done Read rows (cpu=0.000s, mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Done Read data from FE (cpu=0.020s, mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Done Load db (cpu=0.020s, mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Constructing placeable region... (mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Constructing bin map
[01/10 19:29:15   1699s] (I)      Initialize bin information with width=34200 height=34200
[01/10 19:29:15   1699s] (I)      Done constructing bin map
[01/10 19:29:15   1699s] (I)      Compute region effective width... (mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Done Compute region effective width (cpu=0.000s, mem=3409.7M)
[01/10 19:29:15   1699s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3409.7M)
[01/10 19:29:15   1699s]   Legalizer reserving space for clock trees
[01/10 19:29:15   1699s]   Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]   Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]   Reconstructing clock tree datastructures, skew aware...
[01/10 19:29:15   1699s]     Validating CTS configuration...
[01/10 19:29:15   1699s]     Checking module port directions...
[01/10 19:29:15   1699s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:29:15   1699s]     Non-default CCOpt properties:
[01/10 19:29:15   1699s]       Public non-default CCOpt properties:
[01/10 19:29:15   1699s]         adjacent_rows_legal: true (default: false)
[01/10 19:29:15   1699s]         cell_density is set for at least one object
[01/10 19:29:15   1699s]         cell_halo_rows: 0 (default: 1)
[01/10 19:29:15   1699s]         cell_halo_sites: 0 (default: 4)
[01/10 19:29:15   1699s]         route_type is set for at least one object
[01/10 19:29:15   1699s]         source_driver is set for at least one object
[01/10 19:29:15   1699s]         target_insertion_delay is set for at least one object
[01/10 19:29:15   1699s]         target_max_trans is set for at least one object
[01/10 19:29:15   1699s]         target_max_trans_sdc is set for at least one object
[01/10 19:29:15   1699s]         target_skew is set for at least one object
[01/10 19:29:15   1699s]         target_skew_wire is set for at least one object
[01/10 19:29:15   1699s]       Private non-default CCOpt properties:
[01/10 19:29:15   1699s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/10 19:29:15   1699s]         clock_nets_detailed_routed: 1 (default: false)
[01/10 19:29:15   1699s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/10 19:29:15   1699s]         force_design_routing_status: 1 (default: auto)
[01/10 19:29:15   1699s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/10 19:29:15   1699s]     Route type trimming info:
[01/10 19:29:15   1699s]       No route type modifications were made.
[01/10 19:29:15   1699s] End AAE Lib Interpolated Model. (MEM=3409.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s] (I)      Initializing Steiner engine. 
[01/10 19:29:15   1699s] (I)      ==================== Layers =====================
[01/10 19:29:15   1699s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:29:15   1699s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/10 19:29:15   1699s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:29:15   1699s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/10 19:29:15   1699s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/10 19:29:15   1699s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:29:15   1699s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/10 19:29:15   1699s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/10 19:29:15   1699s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/10 19:29:15   1699s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/10 19:29:15   1699s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/10 19:29:15   1699s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/10 19:29:15   1699s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/10 19:29:15   1699s] (I)      +-----+----+---------+---------+--------+-------+
[01/10 19:29:15   1699s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/10 19:29:15   1699s]     Original list had 6 cells:
[01/10 19:29:15   1699s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/10 19:29:15   1699s]     New trimmed list has 4 cells:
[01/10 19:29:15   1699s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/10 19:29:15   1699s]     Original list had 7 cells:
[01/10 19:29:15   1699s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/10 19:29:15   1699s]     New trimmed list has 4 cells:
[01/10 19:29:15   1699s]     INVX3 INVX2 INVX1 INVXL 
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:15   1699s]     Accumulated time to calculate placeable region: 0.01
[01/10 19:29:16   1700s]     Clock tree balancer configuration for clock_tree clk:
[01/10 19:29:16   1700s]     Non-default CCOpt properties:
[01/10 19:29:16   1700s]       Public non-default CCOpt properties:
[01/10 19:29:16   1700s]         cell_density: 1 (default: 0.75)
[01/10 19:29:16   1700s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/10 19:29:16   1700s]         route_type (top): default_route_type_nonleaf (default: default)
[01/10 19:29:16   1700s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/10 19:29:16   1700s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/10 19:29:16   1700s]       No private non-default CCOpt properties
[01/10 19:29:16   1700s]     For power domain auto-default:
[01/10 19:29:16   1700s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/10 19:29:16   1700s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/10 19:29:16   1700s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/10 19:29:16   1700s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/10 19:29:16   1700s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 44645.706um^2
[01/10 19:29:16   1700s]     Top Routing info:
[01/10 19:29:16   1700s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:29:16   1700s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     Trunk Routing info:
[01/10 19:29:16   1700s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:29:16   1700s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     Leaf Routing info:
[01/10 19:29:16   1700s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:29:16   1700s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/10 19:29:16   1700s]       Slew time target (leaf):    0.200ns
[01/10 19:29:16   1700s]       Slew time target (trunk):   0.200ns
[01/10 19:29:16   1700s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/10 19:29:16   1700s]       Buffer unit delay: 0.142ns
[01/10 19:29:16   1700s]       Buffer max distance: 145.732um
[01/10 19:29:16   1700s]     Fastest wire driving cells and distances:
[01/10 19:29:16   1700s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/10 19:29:16   1700s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/10 19:29:16   1700s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/10 19:29:16   1700s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Logic Sizing Table:
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ----------------------------------------------------------
[01/10 19:29:16   1700s]     Cell    Instance count    Source    Eligible library cells
[01/10 19:29:16   1700s]     ----------------------------------------------------------
[01/10 19:29:16   1700s]       (empty table)
[01/10 19:29:16   1700s]     ----------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/10 19:29:16   1700s]       Sources:                     pin clk
[01/10 19:29:16   1700s]       Total number of sinks:       1961
[01/10 19:29:16   1700s]       Delay constrained sinks:     1961
[01/10 19:29:16   1700s]       Constrains:                  default
[01/10 19:29:16   1700s]       Non-leaf sinks:              0
[01/10 19:29:16   1700s]       Ignore pins:                 0
[01/10 19:29:16   1700s]      Timing corner default_emulate_delay_corner:both.late:
[01/10 19:29:16   1700s]       Skew target:                 0.200ns
[01/10 19:29:16   1700s]     Primary reporting skew groups are:
[01/10 19:29:16   1700s]     skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Clock DAG stats initial state:
[01/10 19:29:16   1700s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:29:16   1700s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:29:16   1700s]       misc counts      : r=1, pp=0
[01/10 19:29:16   1700s]       cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:29:16   1700s]       hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:29:16   1700s]     Clock DAG library cell distribution initial state {count}:
[01/10 19:29:16   1700s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:29:16   1700s]     Clock DAG hash initial state: 18200942733924267003 6661962335376295937
[01/10 19:29:16   1700s]     CTS services accumulated run-time stats initial state:
[01/10 19:29:16   1700s]       delay calculator: calls=32224, total_wall_time=1.589s, mean_wall_time=0.049ms
[01/10 19:29:16   1700s]       legalizer: calls=7325, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:29:16   1700s]       steiner router: calls=24761, total_wall_time=4.003s, mean_wall_time=0.162ms
[01/10 19:29:16   1700s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/10 19:29:16   1700s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Layer information for route type default_route_type_nonleaf:
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:29:16   1700s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     Metal1     N            H          1.227         0.160         0.196
[01/10 19:29:16   1700s]     Metal2     N            V          0.755         0.143         0.108
[01/10 19:29:16   1700s]     Metal3     Y            H          0.755         0.151         0.114
[01/10 19:29:16   1700s]     Metal4     Y            V          0.755         0.146         0.110
[01/10 19:29:16   1700s]     Metal5     N            H          0.755         0.146         0.110
[01/10 19:29:16   1700s]     Metal6     N            V          0.755         0.150         0.113
[01/10 19:29:16   1700s]     Metal7     N            H          0.755         0.153         0.116
[01/10 19:29:16   1700s]     Metal8     N            V          0.268         0.153         0.041
[01/10 19:29:16   1700s]     Metal9     N            H          0.268         0.967         0.259
[01/10 19:29:16   1700s]     Metal10    N            V          0.097         0.459         0.045
[01/10 19:29:16   1700s]     Metal11    N            H          0.095         0.587         0.056
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:29:16   1700s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/10 19:29:16   1700s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     Metal1     N            H          1.227         0.160         0.196
[01/10 19:29:16   1700s]     Metal2     N            V          0.755         0.143         0.108
[01/10 19:29:16   1700s]     Metal3     N            H          0.755         0.151         0.114
[01/10 19:29:16   1700s]     Metal4     N            V          0.755         0.146         0.110
[01/10 19:29:16   1700s]     Metal5     Y            H          0.755         0.146         0.110
[01/10 19:29:16   1700s]     Metal6     Y            V          0.755         0.150         0.113
[01/10 19:29:16   1700s]     Metal7     Y            H          0.755         0.153         0.116
[01/10 19:29:16   1700s]     Metal8     N            V          0.268         0.153         0.041
[01/10 19:29:16   1700s]     Metal9     N            H          0.268         0.967         0.259
[01/10 19:29:16   1700s]     Metal10    N            V          0.097         0.459         0.045
[01/10 19:29:16   1700s]     Metal11    N            H          0.095         0.587         0.056
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/10 19:29:16   1700s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/10 19:29:16   1700s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/10 19:29:16   1700s]                                                                               to Layer
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Metal1     N            H          0.818         0.190         0.156         3
[01/10 19:29:16   1700s]     Metal2     N            V          0.503         0.182         0.092         3
[01/10 19:29:16   1700s]     Metal3     N            H          0.503         0.189         0.095         3
[01/10 19:29:16   1700s]     Metal4     N            V          0.503         0.184         0.093         3
[01/10 19:29:16   1700s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/10 19:29:16   1700s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/10 19:29:16   1700s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/10 19:29:16   1700s]     Metal8     N            V          0.178         0.192         0.034         3
[01/10 19:29:16   1700s]     Metal9     N            H          0.178         1.175         0.210         3
[01/10 19:29:16   1700s]     Metal10    N            V          0.065         0.402         0.026         7
[01/10 19:29:16   1700s]     Metal11    N            H          0.064         0.477         0.030         7
[01/10 19:29:16   1700s]     ----------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Via selection for estimated routes (rule default):
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/10 19:29:16   1700s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/10 19:29:16   1700s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/10 19:29:16   1700s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/10 19:29:16   1700s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/10 19:29:16   1700s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/10 19:29:16   1700s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/10 19:29:16   1700s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Via selection for estimated routes (rule NDR_13):
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/10 19:29:16   1700s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/10 19:29:16   1700s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/10 19:29:16   1700s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/10 19:29:16   1700s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/10 19:29:16   1700s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/10 19:29:16   1700s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/10 19:29:16   1700s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/10 19:29:16   1700s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/10 19:29:16   1700s]     ------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     No ideal or dont_touch nets found in the clock tree
[01/10 19:29:16   1700s]     No dont_touch hnets found in the clock tree
[01/10 19:29:16   1700s]     No dont_touch hpins found in the clock network.
[01/10 19:29:16   1700s]     Checking for illegal sizes of clock logic instances...
[01/10 19:29:16   1700s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Filtering reasons for cell type: buffer
[01/10 19:29:16   1700s]     =======================================
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Clock trees    Power domain    Reason                         Library cells
[01/10 19:29:16   1700s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/10 19:29:16   1700s]                                                                     CLKBUFX8 }
[01/10 19:29:16   1700s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/10 19:29:16   1700s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Filtering reasons for cell type: inverter
[01/10 19:29:16   1700s]     =========================================
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Clock trees    Power domain    Reason                         Library cells
[01/10 19:29:16   1700s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/10 19:29:16   1700s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/10 19:29:16   1700s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/10 19:29:16   1700s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/10 19:29:16   1700s]     CCOpt configuration status: all checks passed.
[01/10 19:29:16   1700s]   Reconstructing clock tree datastructures, skew aware done.
[01/10 19:29:16   1700s] Initializing clock structures done.
[01/10 19:29:16   1700s] PRO...
[01/10 19:29:16   1700s]   PRO active optimizations:
[01/10 19:29:16   1700s]    - DRV fixing with sizing
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Detected clock skew data from CTS
[01/10 19:29:16   1700s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:29:16   1700s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:29:16   1700s]   Clock DAG stats PRO initial state:
[01/10 19:29:16   1700s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:29:16   1700s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:29:16   1700s]     misc counts      : r=1, pp=0
[01/10 19:29:16   1700s]     cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:29:16   1700s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:29:16   1700s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:29:16   1700s]     wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
[01/10 19:29:16   1700s]     wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
[01/10 19:29:16   1700s]     hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:29:16   1700s]   Clock DAG net violations PRO initial state: none
[01/10 19:29:16   1700s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/10 19:29:16   1700s]     Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:29:16   1700s]     Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
[01/10 19:29:16   1700s]   Clock DAG library cell distribution PRO initial state {count}:
[01/10 19:29:16   1700s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:29:16   1700s]   Clock DAG hash PRO initial state: 18200942733924267003 6661962335376295937
[01/10 19:29:16   1700s]   CTS services accumulated run-time stats PRO initial state:
[01/10 19:29:16   1700s]     delay calculator: calls=32263, total_wall_time=1.591s, mean_wall_time=0.049ms
[01/10 19:29:16   1700s]     legalizer: calls=7325, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:29:16   1700s]     steiner router: calls=24761, total_wall_time=4.003s, mean_wall_time=0.162ms
[01/10 19:29:16   1700s]   Primary reporting skew groups PRO initial state:
[01/10 19:29:16   1700s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/10 19:29:16   1700s]         min path sink: cpuregs_reg[5][2]/CK
[01/10 19:29:16   1700s]         max path sink: reg_op2_reg[17]/CK
[01/10 19:29:16   1700s]   Skew group summary PRO initial state:
[01/10 19:29:16   1700s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401, avg=0.384, sd=0.010], skew [0.039 vs 0.200], 100% {0.362, 0.401} (wid=0.004 ws=0.002) (gid=0.398 gs=0.038)
[01/10 19:29:16   1700s]   Recomputing CTS skew targets...
[01/10 19:29:16   1700s]   Resolving skew group constraints...
[01/10 19:29:16   1700s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/10 19:29:16   1700s]   Resolving skew group constraints done.
[01/10 19:29:16   1700s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:29:16   1700s]   PRO Fixing DRVs...
[01/10 19:29:16   1700s]     Clock DAG hash before 'PRO Fixing DRVs': 18200942733924267003 6661962335376295937
[01/10 19:29:16   1700s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       delay calculator: calls=32275, total_wall_time=1.591s, mean_wall_time=0.049ms
[01/10 19:29:16   1700s]       legalizer: calls=7325, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:29:16   1700s]       steiner router: calls=24773, total_wall_time=4.003s, mean_wall_time=0.162ms
[01/10 19:29:16   1700s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/10 19:29:16   1700s]     CCOpt-PRO: considered: 39, tested: 39, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Statistics: Fix DRVs (cell sizing):
[01/10 19:29:16   1700s]     ===================================
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Cell changes by Net Type:
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     -------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/10 19:29:16   1700s]     -------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     top                0            0           0            0                    0                0
[01/10 19:29:16   1700s]     trunk              0            0           0            0                    0                0
[01/10 19:29:16   1700s]     leaf               0            0           0            0                    0                0
[01/10 19:29:16   1700s]     -------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     Total              0            0           0            0                    0                0
[01/10 19:29:16   1700s]     -------------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/10 19:29:16   1700s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/10 19:29:16   1700s]     
[01/10 19:29:16   1700s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:29:16   1700s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:29:16   1700s]       misc counts      : r=1, pp=0
[01/10 19:29:16   1700s]       cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:29:16   1700s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:29:16   1700s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:29:16   1700s]       wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
[01/10 19:29:16   1700s]       wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
[01/10 19:29:16   1700s]       hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:29:16   1700s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[01/10 19:29:16   1700s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:29:16   1700s]       Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
[01/10 19:29:16   1700s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/10 19:29:16   1700s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:29:16   1700s]     Clock DAG hash after 'PRO Fixing DRVs': 18200942733924267003 6661962335376295937
[01/10 19:29:16   1700s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       delay calculator: calls=32275, total_wall_time=1.591s, mean_wall_time=0.049ms
[01/10 19:29:16   1700s]       legalizer: calls=7325, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:29:16   1700s]       steiner router: calls=24773, total_wall_time=4.003s, mean_wall_time=0.162ms
[01/10 19:29:16   1700s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/10 19:29:16   1700s]           min path sink: cpuregs_reg[5][2]/CK
[01/10 19:29:16   1700s]           max path sink: reg_op2_reg[17]/CK
[01/10 19:29:16   1700s]     Skew group summary after 'PRO Fixing DRVs':
[01/10 19:29:16   1700s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401], skew [0.039 vs 0.200]
[01/10 19:29:16   1700s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/10 19:29:16   1700s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Slew Diagnostics: After DRV fixing
[01/10 19:29:16   1700s]   ==================================
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Global Causes:
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   -------------------------------------
[01/10 19:29:16   1700s]   Cause
[01/10 19:29:16   1700s]   -------------------------------------
[01/10 19:29:16   1700s]   DRV fixing with buffering is disabled
[01/10 19:29:16   1700s]   -------------------------------------
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Top 5 overslews:
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   ---------------------------------
[01/10 19:29:16   1700s]   Overslew    Causes    Driving Pin
[01/10 19:29:16   1700s]   ---------------------------------
[01/10 19:29:16   1700s]     (empty table)
[01/10 19:29:16   1700s]   ---------------------------------
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]   Cause    Occurences
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]     (empty table)
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Violation diagnostics counts from the 0 nodes that have violations:
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]   Cause    Occurences
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]     (empty table)
[01/10 19:29:16   1700s]   -------------------
[01/10 19:29:16   1700s]   
[01/10 19:29:16   1700s]   Reconnecting optimized routes...
[01/10 19:29:16   1700s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:29:16   1700s]   Set dirty flag on 0 instances, 0 nets
[01/10 19:29:16   1700s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/10 19:29:16   1700s] End AAE Lib Interpolated Model. (MEM=3467.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:16   1700s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:29:16   1700s]   Clock DAG stats PRO final:
[01/10 19:29:16   1700s]     cell counts      : b=38, i=0, icg=0, dcg=0, l=0, total=38
[01/10 19:29:16   1700s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/10 19:29:16   1700s]     misc counts      : r=1, pp=0
[01/10 19:29:16   1700s]     cell areas       : b=90.288um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.288um^2
[01/10 19:29:16   1700s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/10 19:29:16   1700s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/10 19:29:16   1700s]     wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.528pF, total=0.576pF
[01/10 19:29:16   1700s]     wire lengths     : top=0.000um, trunk=733.765um, leaf=7415.300um, total=8149.065um
[01/10 19:29:16   1700s]     hp wire lengths  : top=0.000um, trunk=436.480um, leaf=2434.305um, total=2870.785um
[01/10 19:29:16   1700s]   Clock DAG net violations PRO final: none
[01/10 19:29:16   1700s]   Clock DAG primary half-corner transition distribution PRO final:
[01/10 19:29:16   1700s]     Trunk : target=0.200ns count=4 avg=0.145ns sd=0.020ns min=0.120ns max=0.169ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/10 19:29:16   1700s]     Leaf  : target=0.200ns count=35 avg=0.183ns sd=0.010ns min=0.152ns max=0.198ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 15 <= 0.190ns, 10 <= 0.200ns}
[01/10 19:29:16   1700s]   Clock DAG library cell distribution PRO final {count}:
[01/10 19:29:16   1700s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 2 
[01/10 19:29:16   1700s]   Clock DAG hash PRO final: 18200942733924267003 6661962335376295937
[01/10 19:29:16   1700s]   CTS services accumulated run-time stats PRO final:
[01/10 19:29:16   1700s]     delay calculator: calls=32314, total_wall_time=1.593s, mean_wall_time=0.049ms
[01/10 19:29:16   1700s]     legalizer: calls=7325, total_wall_time=0.161s, mean_wall_time=0.022ms
[01/10 19:29:16   1700s]     steiner router: calls=24773, total_wall_time=4.003s, mean_wall_time=0.162ms
[01/10 19:29:16   1700s]   Primary reporting skew groups PRO final:
[01/10 19:29:16   1700s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/10 19:29:16   1700s]         min path sink: cpuregs_reg[5][2]/CK
[01/10 19:29:16   1700s]         max path sink: reg_op2_reg[17]/CK
[01/10 19:29:16   1700s]   Skew group summary PRO final:
[01/10 19:29:16   1700s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.362, max=0.401, avg=0.384, sd=0.010], skew [0.039 vs 0.200], 100% {0.362, 0.401} (wid=0.004 ws=0.002) (gid=0.398 gs=0.038)
[01/10 19:29:16   1700s] PRO done.
[01/10 19:29:16   1700s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/10 19:29:16   1700s] numClockCells = 40, numClockCellsFixed = 0, numClockCellsRestored = 38, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/10 19:29:16   1700s] Net route status summary:
[01/10 19:29:16   1700s]   Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=39, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:29:16   1700s]   Non-clock: 10677 (unrouted=190, trialRouted=0, noStatus=0, routed=10487, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/10 19:29:16   1700s] Updating delays...
[01/10 19:29:16   1700s] Updating delays done.
[01/10 19:29:16   1700s] PRO done. (took cpu=0:00:01.8 real=0:00:01.7)
[01/10 19:29:16   1700s] Leaving CCOpt scope - Cleaning up placement interface...
[01/10 19:29:16   1700s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3524.7M, EPOCH TIME: 1704907756.894520
[01/10 19:29:16   1700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/10 19:29:16   1700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:16   1700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:16   1700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:16   1700s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.065, MEM:3410.7M, EPOCH TIME: 1704907756.959991
[01/10 19:29:16   1700s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/10 19:29:16   1700s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:28:20.8/2:41:12.0 (0.2), mem = 3410.7M
[01/10 19:29:16   1700s] 
[01/10 19:29:16   1700s] =============================================================================================
[01/10 19:29:16   1700s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/10 19:29:16   1700s] =============================================================================================
[01/10 19:29:16   1700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:16   1700s] ---------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s] [ OptimizationStep       ]      1   0:00:01.8  (  93.8 % )     0:00:01.9 /  0:00:01.9    1.0
[01/10 19:29:16   1700s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:16   1700s] [ IncrDelayCalc          ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:16   1700s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:16   1700s] ---------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s]  ClockDrv #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/10 19:29:16   1700s] ---------------------------------------------------------------------------------------------
[01/10 19:29:16   1700s] 
[01/10 19:29:17   1701s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:29:17   1701s] **INFO: Start fixing DRV (Mem = 3408.70M) ...
[01/10 19:29:17   1701s] Begin: GigaOpt DRV Optimization
[01/10 19:29:17   1701s] Glitch fixing enabled
[01/10 19:29:17   1701s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/10 19:29:17   1701s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:21.1/2:41:12.3 (0.2), mem = 3408.7M
[01/10 19:29:17   1701s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:29:17   1701s] End AAE Lib Interpolated Model. (MEM=3408.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:17   1701s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.25
[01/10 19:29:17   1701s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 19:29:17   1701s] ### Creating PhyDesignMc. totSessionCpu=0:28:21 mem=3408.7M
[01/10 19:29:17   1701s] OPERPROF: Starting DPlace-Init at level 1, MEM:3408.7M, EPOCH TIME: 1704907757.384404
[01/10 19:29:17   1701s] Processing tracks to init pin-track alignment.
[01/10 19:29:17   1701s] z: 2, totalTracks: 1
[01/10 19:29:17   1701s] z: 4, totalTracks: 1
[01/10 19:29:17   1701s] z: 6, totalTracks: 1
[01/10 19:29:17   1701s] z: 8, totalTracks: 1
[01/10 19:29:17   1701s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:29:17   1701s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3408.7M, EPOCH TIME: 1704907757.395033
[01/10 19:29:17   1701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:17   1701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:17   1701s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:29:17   1701s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:3408.7M, EPOCH TIME: 1704907757.428962
[01/10 19:29:17   1701s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3408.7M, EPOCH TIME: 1704907757.429100
[01/10 19:29:17   1701s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3408.7M, EPOCH TIME: 1704907757.429153
[01/10 19:29:17   1701s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3408.7MB).
[01/10 19:29:17   1701s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:3408.7M, EPOCH TIME: 1704907757.430420
[01/10 19:29:17   1701s] TotalInstCnt at PhyDesignMc Initialization: 9529
[01/10 19:29:17   1701s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:21 mem=3408.7M
[01/10 19:29:17   1701s] #optDebug: Start CG creation (mem=3408.7M)
[01/10 19:29:17   1701s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/10 19:29:17   1701s] (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgPrt (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgEgp (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgPbk (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgNrb(cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgObs (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgCon (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s]  ...processing cgPdm (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3586.8M)
[01/10 19:29:17   1701s] ### Creating RouteCongInterface, started
[01/10 19:29:17   1701s] {MMLU 0 39 10543}
[01/10 19:29:17   1701s] ### Creating LA Mngr. totSessionCpu=0:28:21 mem=3586.8M
[01/10 19:29:17   1701s] ### Creating LA Mngr, finished. totSessionCpu=0:28:21 mem=3586.8M
[01/10 19:29:17   1701s] ### Creating RouteCongInterface, finished
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s] Creating Lib Analyzer ...
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:17   1701s] Summary for sequential cells identification: 
[01/10 19:29:17   1701s]   Identified SBFF number: 104
[01/10 19:29:17   1701s]   Identified MBFF number: 0
[01/10 19:29:17   1701s]   Identified SB Latch number: 0
[01/10 19:29:17   1701s]   Identified MB Latch number: 0
[01/10 19:29:17   1701s]   Not identified SBFF number: 16
[01/10 19:29:17   1701s]   Not identified MBFF number: 0
[01/10 19:29:17   1701s]   Not identified SB Latch number: 0
[01/10 19:29:17   1701s]   Not identified MB Latch number: 0
[01/10 19:29:17   1701s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:17   1701s]  Visiting view : default_emulate_view
[01/10 19:29:17   1701s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:29:17   1701s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:17   1701s]  Visiting view : default_emulate_view
[01/10 19:29:17   1701s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:29:17   1701s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:17   1701s] TLC MultiMap info (StdDelay):
[01/10 19:29:17   1701s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:17   1701s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/10 19:29:17   1701s]  Setting StdDelay to: 41.7ps
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:17   1701s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:29:17   1701s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:29:17   1701s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:29:17   1701s] 
[01/10 19:29:17   1701s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:29:18   1702s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:22 mem=3602.8M
[01/10 19:29:18   1702s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:22 mem=3602.8M
[01/10 19:29:18   1702s] Creating Lib Analyzer, finished. 
[01/10 19:29:18   1702s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/10 19:29:18   1702s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 19:29:18   1702s] [GPS-DRV] maxDensity (design): 0.95
[01/10 19:29:18   1702s] [GPS-DRV] maxLocalDensity: 0.96
[01/10 19:29:18   1702s] [GPS-DRV] MaintainWNS: 1
[01/10 19:29:18   1702s] [GPS-DRV] All active and enabled setup views
[01/10 19:29:18   1702s] [GPS-DRV]     default_emulate_view
[01/10 19:29:18   1702s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:29:18   1702s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/10 19:29:18   1702s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/10 19:29:18   1702s] [GPS-DRV] timing-driven DRV settings
[01/10 19:29:18   1702s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 19:29:18   1702s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3621.9M, EPOCH TIME: 1704907758.416214
[01/10 19:29:18   1702s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3621.9M, EPOCH TIME: 1704907758.416386
[01/10 19:29:18   1702s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:29:18   1702s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/10 19:29:18   1702s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:29:18   1702s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 19:29:18   1702s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:29:18   1702s] Info: violation cost 0.075073 (cap = 0.000000, tran = 0.075073, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:29:19   1702s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       0| 71.46%|          |         |
[01/10 19:29:19   1702s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:29:19   1702s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       1| 71.46%| 0:00:00.0|  3629.9M|
[01/10 19:29:19   1702s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 19:29:19   1703s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.34|     0.00|       0|       0|       0| 71.46%| 0:00:00.0|  3629.9M|
[01/10 19:29:19   1703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 19:29:19   1703s] Bottom Preferred Layer:
[01/10 19:29:19   1703s] +---------------+------------+----------+
[01/10 19:29:19   1703s] |     Layer     |    CLK     |   Rule   |
[01/10 19:29:19   1703s] +---------------+------------+----------+
[01/10 19:29:19   1703s] | Metal5 (z=5)  |         35 | default  |
[01/10 19:29:19   1703s] +---------------+------------+----------+
[01/10 19:29:19   1703s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/10 19:29:19   1703s] +---------------+------------+----------+
[01/10 19:29:19   1703s] Via Pillar Rule:
[01/10 19:29:19   1703s]     None
[01/10 19:29:19   1703s] 
[01/10 19:29:19   1703s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3629.9M) ***
[01/10 19:29:19   1703s] 
[01/10 19:29:19   1703s] Total-nets :: 10525, Stn-nets :: 0, ratio :: 0 %, Total-len 211871, Stn-len 0
[01/10 19:29:19   1703s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3610.8M, EPOCH TIME: 1704907759.267207
[01/10 19:29:19   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:29:19   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:19   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:19   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:19   1703s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:3538.8M, EPOCH TIME: 1704907759.335962
[01/10 19:29:19   1703s] TotalInstCnt at PhyDesignMc Destruction: 9529
[01/10 19:29:19   1703s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.25
[01/10 19:29:19   1703s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:28:23.1/2:41:14.3 (0.2), mem = 3538.8M
[01/10 19:29:19   1703s] 
[01/10 19:29:19   1703s] =============================================================================================
[01/10 19:29:19   1703s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/10 19:29:19   1703s] =============================================================================================
[01/10 19:29:19   1703s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:19   1703s] ---------------------------------------------------------------------------------------------
[01/10 19:29:19   1703s] [ SlackTraversorInit     ]      1   0:00:00.3  (  16.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:29:19   1703s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/10 19:29:19   1703s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  25.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:29:19   1703s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:19   1703s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:19   1703s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:29:19   1703s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 19:29:19   1703s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:19   1703s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:29:19   1703s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[01/10 19:29:19   1703s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:19   1703s] [ OptEval                ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:29:19   1703s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:19   1703s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:29:19   1703s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/10 19:29:19   1703s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 19:29:19   1703s] [ DrvFindVioNets         ]      3   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:19   1703s] [ DrvComputeSummary      ]      3   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:29:19   1703s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:19   1703s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:19   1703s] [ MISC                   ]          0:00:00.4  (  18.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:29:19   1703s] ---------------------------------------------------------------------------------------------
[01/10 19:29:19   1703s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/10 19:29:19   1703s] ---------------------------------------------------------------------------------------------
[01/10 19:29:19   1703s] 
[01/10 19:29:19   1703s] **INFO: Skipping refine place as no non-legal commits were detected
[01/10 19:29:19   1703s] End: GigaOpt DRV Optimization
[01/10 19:29:19   1703s] **optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 2392.2M, totSessionCpu=0:28:23 **
[01/10 19:29:19   1703s] *info:
[01/10 19:29:19   1703s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3538.82M).
[01/10 19:29:19   1703s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3538.8M, EPOCH TIME: 1704907759.357376
[01/10 19:29:19   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:19   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:19   1703s] 
[01/10 19:29:19   1703s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:19   1703s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:3538.8M, EPOCH TIME: 1704907759.409154
[01/10 19:29:19   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:19   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1703s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3538.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3587.0M, EPOCH TIME: 1704907760.075291
[01/10 19:29:20   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1703s] 
[01/10 19:29:20   1703s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:20   1703s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:3587.0M, EPOCH TIME: 1704907760.127160
[01/10 19:29:20   1703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:20   1703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1703s] Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 2393.8M, totSessionCpu=0:28:24 **
[01/10 19:29:20   1704s]   DRV Snapshot: (REF)
[01/10 19:29:20   1704s]          Tran DRV: 0 (0)
[01/10 19:29:20   1704s]           Cap DRV: 0 (0)
[01/10 19:29:20   1704s]        Fanout DRV: 0 (0)
[01/10 19:29:20   1704s]            Glitch: 0 (0)
[01/10 19:29:20   1704s] *** Timing Is met
[01/10 19:29:20   1704s] *** Check timing (0:00:00.0)
[01/10 19:29:20   1704s] *** Setup timing is met (target slack 0ns)
[01/10 19:29:20   1704s]   Timing Snapshot: (REF)
[01/10 19:29:20   1704s]      Weighted WNS: 0.000
[01/10 19:29:20   1704s]       All  PG WNS: 0.000
[01/10 19:29:20   1704s]       High PG WNS: 0.000
[01/10 19:29:20   1704s]       All  PG TNS: 0.000
[01/10 19:29:20   1704s]       High PG TNS: 0.000
[01/10 19:29:20   1704s]       Low  PG TNS: 0.000
[01/10 19:29:20   1704s]    Category Slack: { [L, 2.341] [H, 2.828] }
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] **INFO: flowCheckPoint #3 OptimizationHold
[01/10 19:29:20   1704s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:20   1704s] Deleting Lib Analyzer.
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:20   1704s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:20   1704s] Summary for sequential cells identification: 
[01/10 19:29:20   1704s]   Identified SBFF number: 104
[01/10 19:29:20   1704s]   Identified MBFF number: 0
[01/10 19:29:20   1704s]   Identified SB Latch number: 0
[01/10 19:29:20   1704s]   Identified MB Latch number: 0
[01/10 19:29:20   1704s]   Not identified SBFF number: 16
[01/10 19:29:20   1704s]   Not identified MBFF number: 0
[01/10 19:29:20   1704s]   Not identified SB Latch number: 0
[01/10 19:29:20   1704s]   Not identified MB Latch number: 0
[01/10 19:29:20   1704s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:20   1704s]  Visiting view : default_emulate_view
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:20   1704s]  Visiting view : default_emulate_view
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:20   1704s] TLC MultiMap info (StdDelay):
[01/10 19:29:20   1704s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:20   1704s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:29:20   1704s]  Setting StdDelay to: 38ps
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:20   1704s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3576.1M, EPOCH TIME: 1704907760.634141
[01/10 19:29:20   1704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:20   1704s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:3576.1M, EPOCH TIME: 1704907760.685787
[01/10 19:29:20   1704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:20   1704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:20   1704s] GigaOpt Hold Optimizer is used
[01/10 19:29:20   1704s] End AAE Lib Interpolated Model. (MEM=3576.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] Creating Lib Analyzer ...
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:20   1704s] Summary for sequential cells identification: 
[01/10 19:29:20   1704s]   Identified SBFF number: 104
[01/10 19:29:20   1704s]   Identified MBFF number: 0
[01/10 19:29:20   1704s]   Identified SB Latch number: 0
[01/10 19:29:20   1704s]   Identified MB Latch number: 0
[01/10 19:29:20   1704s]   Not identified SBFF number: 16
[01/10 19:29:20   1704s]   Not identified MBFF number: 0
[01/10 19:29:20   1704s]   Not identified SB Latch number: 0
[01/10 19:29:20   1704s]   Not identified MB Latch number: 0
[01/10 19:29:20   1704s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:20   1704s]  Visiting view : default_emulate_view
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:20   1704s]  Visiting view : default_emulate_view
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:20   1704s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:20   1704s] TLC MultiMap info (StdDelay):
[01/10 19:29:20   1704s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:20   1704s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:29:20   1704s]  Setting StdDelay to: 38ps
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:20   1704s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 19:29:20   1704s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 19:29:20   1704s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:29:20   1704s] 
[01/10 19:29:20   1704s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:29:21   1705s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:25 mem=3576.1M
[01/10 19:29:21   1705s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:26 mem=3576.1M
[01/10 19:29:21   1705s] Creating Lib Analyzer, finished. 
[01/10 19:29:21   1705s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:28:26 mem=3576.1M ***
[01/10 19:29:21   1705s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:28:25.5/2:41:16.7 (0.2), mem = 3576.1M
[01/10 19:29:21   1705s] Saving timing graph ...
[01/10 19:29:22   1705s] Done save timing graph
[01/10 19:29:22   1706s] Latch borrow mode reset to max_borrow
[01/10 19:29:22   1706s] 
[01/10 19:29:22   1706s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:22   1706s] Deleting Lib Analyzer.
[01/10 19:29:22   1706s] 
[01/10 19:29:22   1706s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:22   1706s] Starting delay calculation for Hold views
[01/10 19:29:22   1706s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 19:29:22   1706s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 19:29:22   1706s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 19:29:22   1706s] #################################################################################
[01/10 19:29:22   1706s] # Design Stage: PostRoute
[01/10 19:29:22   1706s] # Design Name: picorv32
[01/10 19:29:22   1706s] # Design Mode: 45nm
[01/10 19:29:22   1706s] # Analysis Mode: MMMC OCV 
[01/10 19:29:22   1706s] # Parasitics Mode: SPEF/RCDB 
[01/10 19:29:22   1706s] # Signoff Settings: SI On 
[01/10 19:29:22   1706s] #################################################################################
[01/10 19:29:23   1706s] AAE_INFO: 1 threads acquired from CTE.
[01/10 19:29:23   1706s] Setting infinite Tws ...
[01/10 19:29:23   1706s] First Iteration Infinite Tw... 
[01/10 19:29:23   1706s] Calculate late delays in OCV mode...
[01/10 19:29:23   1706s] Calculate early delays in OCV mode...
[01/10 19:29:23   1706s] Topological Sorting (REAL = 0:00:00.0, MEM = 3524.4M, InitMEM = 3524.4M)
[01/10 19:29:23   1706s] Start delay calculation (fullDC) (1 T). (MEM=3524.42)
[01/10 19:29:23   1706s] End AAE Lib Interpolated Model. (MEM=3536.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:26   1710s] Total number of fetched objects 10543
[01/10 19:29:26   1710s] AAE_INFO-618: Total number of nets in the design is 10716,  99.3 percent of the nets selected for SI analysis
[01/10 19:29:27   1710s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/10 19:29:27   1710s] End delay calculation. (MEM=3504.76 CPU=0:00:03.6 REAL=0:00:04.0)
[01/10 19:29:27   1710s] End delay calculation (fullDC). (MEM=3504.76 CPU=0:00:04.0 REAL=0:00:04.0)
[01/10 19:29:27   1710s] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 3504.8M) ***
[01/10 19:29:28   1712s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3528.8M)
[01/10 19:29:28   1712s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 19:29:28   1712s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3528.8M)
[01/10 19:29:28   1712s] 
[01/10 19:29:28   1712s] Executing IPO callback for view pruning ..
[01/10 19:29:28   1712s] 
[01/10 19:29:28   1712s] Active hold views:
[01/10 19:29:28   1712s]  default_emulate_view
[01/10 19:29:28   1712s]   Dominating endpoints: 0
[01/10 19:29:28   1712s]   Dominating TNS: -0.000
[01/10 19:29:28   1712s] 
[01/10 19:29:28   1712s] Starting SI iteration 2
[01/10 19:29:28   1712s] Calculate late delays in OCV mode...
[01/10 19:29:28   1712s] Calculate early delays in OCV mode...
[01/10 19:29:28   1712s] Start delay calculation (fullDC) (1 T). (MEM=3496.14)
[01/10 19:29:28   1712s] End AAE Lib Interpolated Model. (MEM=3496.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:29:29   1712s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 44. 
[01/10 19:29:29   1712s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
[01/10 19:29:29   1712s] Total number of fetched objects 10543
[01/10 19:29:29   1712s] AAE_INFO-618: Total number of nets in the design is 10716,  0.0 percent of the nets selected for SI analysis
[01/10 19:29:29   1712s] End delay calculation. (MEM=3504.04 CPU=0:00:00.1 REAL=0:00:00.0)
[01/10 19:29:29   1712s] End delay calculation (fullDC). (MEM=3504.04 CPU=0:00:00.2 REAL=0:00:01.0)
[01/10 19:29:29   1712s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3504.0M) ***
[01/10 19:29:30   1714s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:28:34 mem=3528.0M)
[01/10 19:29:30   1714s] Done building cte hold timing graph (fixHold) cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:28:34 mem=3528.0M ***
[01/10 19:29:31   1715s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:28:35 mem=3543.3M ***
[01/10 19:29:31   1715s] Restoring timing graph ...
[01/10 19:29:32   1715s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/10 19:29:32   1715s] Done restore timing graph
[01/10 19:29:32   1715s] Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:28:36 mem=3561.1M ***
[01/10 19:29:32   1716s] *info: category slack lower bound [L 0.0] default
[01/10 19:29:32   1716s] *info: category slack lower bound [H 0.0] reg2reg 
[01/10 19:29:32   1716s] --------------------------------------------------- 
[01/10 19:29:32   1716s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/10 19:29:32   1716s] --------------------------------------------------- 
[01/10 19:29:32   1716s]          WNS    reg2regWNS
[01/10 19:29:32   1716s]     2.341 ns      2.828 ns
[01/10 19:29:32   1716s] --------------------------------------------------- 
[01/10 19:29:32   1716s] OPTC: m1 20.0 20.0
[01/10 19:29:32   1716s] Setting latch borrow mode to budget during optimization.
[01/10 19:29:32   1716s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:32   1716s] Summary for sequential cells identification: 
[01/10 19:29:32   1716s]   Identified SBFF number: 104
[01/10 19:29:32   1716s]   Identified MBFF number: 0
[01/10 19:29:32   1716s]   Identified SB Latch number: 0
[01/10 19:29:32   1716s]   Identified MB Latch number: 0
[01/10 19:29:32   1716s]   Not identified SBFF number: 16
[01/10 19:29:32   1716s]   Not identified MBFF number: 0
[01/10 19:29:32   1716s]   Not identified SB Latch number: 0
[01/10 19:29:32   1716s]   Not identified MB Latch number: 0
[01/10 19:29:32   1716s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:32   1716s]  Visiting view : default_emulate_view
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:32   1716s]  Visiting view : default_emulate_view
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:32   1716s] TLC MultiMap info (StdDelay):
[01/10 19:29:32   1716s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:32   1716s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:29:32   1716s]  Setting StdDelay to: 38ps
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] Creating Lib Analyzer ...
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:32   1716s] Summary for sequential cells identification: 
[01/10 19:29:32   1716s]   Identified SBFF number: 104
[01/10 19:29:32   1716s]   Identified MBFF number: 0
[01/10 19:29:32   1716s]   Identified SB Latch number: 0
[01/10 19:29:32   1716s]   Identified MB Latch number: 0
[01/10 19:29:32   1716s]   Not identified SBFF number: 16
[01/10 19:29:32   1716s]   Not identified MBFF number: 0
[01/10 19:29:32   1716s]   Not identified SB Latch number: 0
[01/10 19:29:32   1716s]   Not identified MB Latch number: 0
[01/10 19:29:32   1716s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:32   1716s]  Visiting view : default_emulate_view
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:32   1716s]  Visiting view : default_emulate_view
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:32   1716s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:32   1716s] TLC MultiMap info (StdDelay):
[01/10 19:29:32   1716s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:32   1716s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:29:32   1716s]  Setting StdDelay to: 38ps
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:32   1716s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/10 19:29:32   1716s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/10 19:29:32   1716s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:29:32   1716s] 
[01/10 19:29:32   1716s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:29:33   1717s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:37 mem=3585.1M
[01/10 19:29:33   1717s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:37 mem=3585.1M
[01/10 19:29:33   1717s] Creating Lib Analyzer, finished. 
[01/10 19:29:33   1717s] 
[01/10 19:29:33   1717s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/10 19:29:33   1717s] *Info: worst delay setup view: default_emulate_view
[01/10 19:29:33   1717s] Footprint list for hold buffering (delay unit: ps)
[01/10 19:29:33   1717s] =================================================================
[01/10 19:29:33   1717s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/10 19:29:33   1717s] ------------------------------------------------------------------
[01/10 19:29:33   1717s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/10 19:29:33   1717s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/10 19:29:33   1717s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/10 19:29:33   1717s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/10 19:29:33   1717s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/10 19:29:33   1717s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/10 19:29:33   1717s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/10 19:29:33   1717s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/10 19:29:33   1717s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/10 19:29:33   1717s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/10 19:29:33   1717s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/10 19:29:33   1717s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/10 19:29:33   1717s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/10 19:29:33   1717s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/10 19:29:33   1717s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/10 19:29:33   1717s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/10 19:29:33   1717s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/10 19:29:33   1717s] =================================================================
[01/10 19:29:33   1717s] Hold Timer stdDelay = 38.0ps
[01/10 19:29:33   1717s]  Visiting view : default_emulate_view
[01/10 19:29:33   1717s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:33   1717s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:33   1717s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/10 19:29:33   1717s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3585.1M, EPOCH TIME: 1704907773.765673
[01/10 19:29:33   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:33   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:33   1717s] 
[01/10 19:29:33   1717s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:33   1717s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:3585.1M, EPOCH TIME: 1704907773.802748
[01/10 19:29:33   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:33   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:34   1717s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.485  |  0.577  |  0.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3623.3M, EPOCH TIME: 1704907774.109599
[01/10 19:29:34   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:34   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:34   1717s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:3623.3M, EPOCH TIME: 1704907774.145482
[01/10 19:29:34   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:34   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:34   1717s] Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 2437.7M, totSessionCpu=0:28:38 **
[01/10 19:29:34   1717s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:28:37.9/2:41:29.2 (0.2), mem = 3569.3M
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] =============================================================================================
[01/10 19:29:34   1717s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/10 19:29:34   1717s] =============================================================================================
[01/10 19:29:34   1717s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s] [ ViewPruning            ]     10   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:29:34   1717s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 19:29:34   1717s] [ DrvReport              ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 19:29:34   1717s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:29:34   1717s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 19:29:34   1717s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   7.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 19:29:34   1717s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:34   1717s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:34   1717s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:34   1717s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:34   1717s] [ TimingUpdate           ]      6   0:00:03.2  (  25.8 % )     0:00:07.7 /  0:00:07.7    1.0
[01/10 19:29:34   1717s] [ FullDelayCalc          ]      3   0:00:04.3  (  34.5 % )     0:00:04.3 /  0:00:04.3    1.0
[01/10 19:29:34   1717s] [ TimingReport           ]      2   0:00:00.7  (   5.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 19:29:34   1717s] [ SaveTimingGraph        ]      1   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.4    1.0
[01/10 19:29:34   1717s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:29:34   1717s] [ MISC                   ]          0:00:01.0  (   8.3 % )     0:00:01.0 /  0:00:01.0    0.9
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s]  BuildHoldData #2 TOTAL             0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:37.9/2:41:29.2 (0.2), mem = 3569.3M
[01/10 19:29:34   1717s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28825.26
[01/10 19:29:34   1717s] HoldSingleBuffer minRootGain=0.000
[01/10 19:29:34   1717s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/10 19:29:34   1717s] HoldSingleBuffer minRootGain=0.000
[01/10 19:29:34   1717s] HoldSingleBuffer minRootGain=0.000
[01/10 19:29:34   1717s] HoldSingleBuffer minRootGain=0.000
[01/10 19:29:34   1717s] *info: Run optDesign holdfix with 1 thread.
[01/10 19:29:34   1717s] Info: 39 clock nets excluded from IPO operation.
[01/10 19:29:34   1717s] --------------------------------------------------- 
[01/10 19:29:34   1717s]    Hold Timing Summary  - Initial 
[01/10 19:29:34   1717s] --------------------------------------------------- 
[01/10 19:29:34   1717s]  Target slack:       0.0000 ns
[01/10 19:29:34   1717s]  View: default_emulate_view 
[01/10 19:29:34   1717s]    WNS:       0.4845
[01/10 19:29:34   1717s]    TNS:       0.0000
[01/10 19:29:34   1717s]    VP :            0
[01/10 19:29:34   1717s]    Worst hold path end point: last_mem_valid_reg/D 
[01/10 19:29:34   1717s] --------------------------------------------------- 
[01/10 19:29:34   1717s] *** Hold timing is met. Hold fixing is not needed 
[01/10 19:29:34   1717s] **INFO: total 0 insts, 0 nets marked don't touch
[01/10 19:29:34   1717s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/10 19:29:34   1717s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] Capturing REF for hold ...
[01/10 19:29:34   1717s]    Hold Timing Snapshot: (REF)
[01/10 19:29:34   1717s]              All PG WNS: 0.000
[01/10 19:29:34   1717s]              All PG TNS: 0.000
[01/10 19:29:34   1717s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28825.26
[01/10 19:29:34   1717s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:28:38.0/2:41:29.3 (0.2), mem = 3588.4M
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] =============================================================================================
[01/10 19:29:34   1717s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/10 19:29:34   1717s] =============================================================================================
[01/10 19:29:34   1717s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:34   1717s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 19:29:34   1717s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:29:34   1717s] ---------------------------------------------------------------------------------------------
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:34   1717s] Deleting Lib Analyzer.
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:34   1717s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 19:29:34   1717s] 
[01/10 19:29:34   1717s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:34   1718s] Summary for sequential cells identification: 
[01/10 19:29:34   1718s]   Identified SBFF number: 104
[01/10 19:29:34   1718s]   Identified MBFF number: 0
[01/10 19:29:34   1718s]   Identified SB Latch number: 0
[01/10 19:29:34   1718s]   Identified MB Latch number: 0
[01/10 19:29:34   1718s]   Not identified SBFF number: 16
[01/10 19:29:34   1718s]   Not identified MBFF number: 0
[01/10 19:29:34   1718s]   Not identified SB Latch number: 0
[01/10 19:29:34   1718s]   Not identified MB Latch number: 0
[01/10 19:29:34   1718s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:34   1718s]  Visiting view : default_emulate_view
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:34   1718s]  Visiting view : default_emulate_view
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:34   1718s] TLC MultiMap info (StdDelay):
[01/10 19:29:34   1718s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:34   1718s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:29:34   1718s]  Setting StdDelay to: 38ps
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] TimeStamp Deleting Cell Server End ...
[01/10 19:29:34   1718s] **INFO: flowCheckPoint #4 OptimizationPreEco
[01/10 19:29:34   1718s] Running postRoute recovery in preEcoRoute mode
[01/10 19:29:34   1718s] **optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 2429.8M, totSessionCpu=0:28:38 **
[01/10 19:29:34   1718s]   DRV Snapshot: (TGT)
[01/10 19:29:34   1718s]          Tran DRV: 0 (0)
[01/10 19:29:34   1718s]           Cap DRV: 0 (0)
[01/10 19:29:34   1718s]        Fanout DRV: 0 (0)
[01/10 19:29:34   1718s]            Glitch: 0 (0)
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] Creating Lib Analyzer ...
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:29:34   1718s] Summary for sequential cells identification: 
[01/10 19:29:34   1718s]   Identified SBFF number: 104
[01/10 19:29:34   1718s]   Identified MBFF number: 0
[01/10 19:29:34   1718s]   Identified SB Latch number: 0
[01/10 19:29:34   1718s]   Identified MB Latch number: 0
[01/10 19:29:34   1718s]   Not identified SBFF number: 16
[01/10 19:29:34   1718s]   Not identified MBFF number: 0
[01/10 19:29:34   1718s]   Not identified SB Latch number: 0
[01/10 19:29:34   1718s]   Not identified MB Latch number: 0
[01/10 19:29:34   1718s]   Number of sequential cells which are not FFs: 32
[01/10 19:29:34   1718s]  Visiting view : default_emulate_view
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:34   1718s]  Visiting view : default_emulate_view
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/10 19:29:34   1718s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:29:34   1718s] TLC MultiMap info (StdDelay):
[01/10 19:29:34   1718s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:29:34   1718s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/10 19:29:34   1718s]  Setting StdDelay to: 41.7ps
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:29:34   1718s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/10 19:29:34   1718s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/10 19:29:34   1718s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/10 19:29:34   1718s] 
[01/10 19:29:34   1718s] {RT default_emulate_rc_corner 0 10 10 {8 0} {9 0} 2}
[01/10 19:29:35   1718s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:39 mem=3595.6M
[01/10 19:29:35   1718s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:39 mem=3595.6M
[01/10 19:29:35   1718s] Creating Lib Analyzer, finished. 
[01/10 19:29:35   1718s] Checking DRV degradation...
[01/10 19:29:35   1718s] 
[01/10 19:29:35   1718s] Recovery Manager:
[01/10 19:29:35   1718s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 19:29:35   1718s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 19:29:35   1718s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 19:29:35   1718s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 19:29:35   1718s] 
[01/10 19:29:35   1718s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/10 19:29:35   1718s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3567.60M, totSessionCpu=0:28:39).
[01/10 19:29:35   1718s] **optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 2438.0M, totSessionCpu=0:28:39 **
[01/10 19:29:35   1718s] 
[01/10 19:29:35   1719s]   DRV Snapshot: (REF)
[01/10 19:29:35   1719s]          Tran DRV: 0 (0)
[01/10 19:29:35   1719s]           Cap DRV: 0 (0)
[01/10 19:29:35   1719s]        Fanout DRV: 0 (0)
[01/10 19:29:35   1719s]            Glitch: 0 (0)
[01/10 19:29:35   1719s] Skipping pre eco harden opt
[01/10 19:29:35   1719s] Running refinePlace -preserveRouting true -hardFence false
[01/10 19:29:35   1719s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3605.8M, EPOCH TIME: 1704907775.532385
[01/10 19:29:35   1719s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3605.8M, EPOCH TIME: 1704907775.532467
[01/10 19:29:35   1719s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3605.8M, EPOCH TIME: 1704907775.532553
[01/10 19:29:35   1719s] Processing tracks to init pin-track alignment.
[01/10 19:29:35   1719s] z: 2, totalTracks: 1
[01/10 19:29:35   1719s] z: 4, totalTracks: 1
[01/10 19:29:35   1719s] z: 6, totalTracks: 1
[01/10 19:29:35   1719s] z: 8, totalTracks: 1
[01/10 19:29:35   1719s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 19:29:35   1719s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3605.8M, EPOCH TIME: 1704907775.543352
[01/10 19:29:35   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:35   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:35   1719s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[01/10 19:29:35   1719s] 
[01/10 19:29:35   1719s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:35   1719s] 
[01/10 19:29:35   1719s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 19:29:35   1719s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:3605.8M, EPOCH TIME: 1704907775.581384
[01/10 19:29:35   1719s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3605.8M, EPOCH TIME: 1704907775.581529
[01/10 19:29:35   1719s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3605.8M, EPOCH TIME: 1704907775.581590
[01/10 19:29:35   1719s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3605.8MB).
[01/10 19:29:35   1719s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.051, MEM:3605.8M, EPOCH TIME: 1704907775.583063
[01/10 19:29:35   1719s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.051, MEM:3605.8M, EPOCH TIME: 1704907775.583113
[01/10 19:29:35   1719s] TDRefine: refinePlace mode is spiral
[01/10 19:29:35   1719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28825.19
[01/10 19:29:35   1719s] OPERPROF:   Starting RefinePlace at level 2, MEM:3605.8M, EPOCH TIME: 1704907775.583188
[01/10 19:29:35   1719s] *** Starting refinePlace (0:28:39 mem=3605.8M) ***
[01/10 19:29:35   1719s] Total net bbox length = 1.715e+05 (8.042e+04 9.112e+04) (ext = 1.298e+04)
[01/10 19:29:35   1719s] 
[01/10 19:29:35   1719s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:35   1719s] (I)      Default pattern map key = picorv32_default.
[01/10 19:29:35   1719s] (I)      Default pattern map key = picorv32_default.
[01/10 19:29:35   1719s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3605.8M, EPOCH TIME: 1704907775.603812
[01/10 19:29:35   1719s] Starting refinePlace ...
[01/10 19:29:35   1719s] (I)      Default pattern map key = picorv32_default.
[01/10 19:29:35   1719s] One DDP V2 for no tweak run.
[01/10 19:29:35   1719s] (I)      Default pattern map key = picorv32_default.
[01/10 19:29:35   1719s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3605.8M, EPOCH TIME: 1704907775.627849
[01/10 19:29:35   1719s] DDP initSite1 nrRow 119 nrJob 119
[01/10 19:29:35   1719s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3605.8M, EPOCH TIME: 1704907775.627998
[01/10 19:29:35   1719s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3605.8M, EPOCH TIME: 1704907775.628217
[01/10 19:29:35   1719s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3605.8M, EPOCH TIME: 1704907775.628270
[01/10 19:29:35   1719s] DDP markSite nrRow 119 nrJob 119
[01/10 19:29:35   1719s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3605.8M, EPOCH TIME: 1704907775.628611
[01/10 19:29:35   1719s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:3605.8M, EPOCH TIME: 1704907775.628677
[01/10 19:29:35   1719s]   Spread Effort: high, post-route mode, useDDP on.
[01/10 19:29:35   1719s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3605.8MB) @(0:28:39 - 0:28:39).
[01/10 19:29:35   1719s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:29:35   1719s] wireLenOptFixPriorityInst 1961 inst fixed
[01/10 19:29:35   1719s] 
[01/10 19:29:35   1719s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[01/10 19:29:35   1719s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 19:29:35   1719s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/10 19:29:35   1719s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 19:29:35   1719s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3605.8MB) @(0:28:39 - 0:28:40).
[01/10 19:29:35   1719s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 19:29:35   1719s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3605.8MB
[01/10 19:29:35   1719s] Statistics of distance of Instance movement in refine placement:
[01/10 19:29:35   1719s]   maximum (X+Y) =         0.00 um
[01/10 19:29:35   1719s]   mean    (X+Y) =         0.00 um
[01/10 19:29:35   1719s] Summary Report:
[01/10 19:29:35   1719s] Instances move: 0 (out of 9491 movable)
[01/10 19:29:35   1719s] Instances flipped: 0
[01/10 19:29:35   1719s] Mean displacement: 0.00 um
[01/10 19:29:35   1719s] Max displacement: 0.00 um 
[01/10 19:29:35   1719s] Total instances moved : 0
[01/10 19:29:35   1719s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.376, MEM:3605.8M, EPOCH TIME: 1704907775.979776
[01/10 19:29:35   1719s] Total net bbox length = 1.715e+05 (8.042e+04 9.112e+04) (ext = 1.298e+04)
[01/10 19:29:35   1719s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3605.8MB
[01/10 19:29:35   1719s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3605.8MB) @(0:28:39 - 0:28:40).
[01/10 19:29:35   1719s] *** Finished refinePlace (0:28:40 mem=3605.8M) ***
[01/10 19:29:35   1719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28825.19
[01/10 19:29:35   1719s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.402, MEM:3605.8M, EPOCH TIME: 1704907775.985185
[01/10 19:29:35   1719s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3605.8M, EPOCH TIME: 1704907775.985273
[01/10 19:29:35   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9529).
[01/10 19:29:35   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:36   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:36   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:36   1719s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.081, MEM:3567.8M, EPOCH TIME: 1704907776.066096
[01/10 19:29:36   1719s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.540, REAL:0.534, MEM:3567.8M, EPOCH TIME: 1704907776.066289
[01/10 19:29:36   1719s] {MMLU 0 39 10543}
[01/10 19:29:36   1719s] ### Creating LA Mngr. totSessionCpu=0:28:40 mem=3567.8M
[01/10 19:29:36   1719s] ### Creating LA Mngr, finished. totSessionCpu=0:28:40 mem=3567.8M
[01/10 19:29:36   1719s] Default Rule : ""
[01/10 19:29:36   1719s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/10 19:29:36   1719s] Worst Slack : 2.828 ns
[01/10 19:29:36   1719s] 
[01/10 19:29:36   1719s] Start Layer Assignment ...
[01/10 19:29:36   1719s] WNS(2.828ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/10 19:29:36   1719s] 
[01/10 19:29:36   1719s] Select 0 cadidates out of 10716.
[01/10 19:29:36   1719s] No critical nets selected. Skipped !
[01/10 19:29:36   1719s] GigaOpt: setting up router preferences
[01/10 19:29:36   1719s] GigaOpt: 0 nets assigned router directives
[01/10 19:29:36   1719s] 
[01/10 19:29:36   1719s] Start Assign Priority Nets ...
[01/10 19:29:36   1719s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/10 19:29:36   1719s] Existing Priority Nets 0 (0.0%)
[01/10 19:29:36   1719s] Assigned Priority Nets 0 (0.0%)
[01/10 19:29:36   1719s] 
[01/10 19:29:36   1719s] Set Prefer Layer Routing Effort ...
[01/10 19:29:36   1719s] Total Net(10714) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/10 19:29:36   1719s] 
[01/10 19:29:36   1719s] {MMLU 0 39 10543}
[01/10 19:29:36   1719s] ### Creating LA Mngr. totSessionCpu=0:28:40 mem=3586.8M
[01/10 19:29:36   1719s] ### Creating LA Mngr, finished. totSessionCpu=0:28:40 mem=3586.8M
[01/10 19:29:36   1719s] #optDebug: Start CG creation (mem=3586.8M)
[01/10 19:29:36   1719s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/10 19:29:36   1720s] (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgPrt (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgEgp (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgPbk (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgNrb(cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgObs (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgCon (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s]  ...processing cgPdm (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3655.6M)
[01/10 19:29:36   1720s] Default Rule : ""
[01/10 19:29:36   1720s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/10 19:29:36   1720s] Worst Slack : 2.341 ns
[01/10 19:29:36   1720s] 
[01/10 19:29:36   1720s] Start Layer Assignment ...
[01/10 19:29:36   1720s] WNS(2.341ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/10 19:29:36   1720s] 
[01/10 19:29:36   1720s] Select 0 cadidates out of 10716.
[01/10 19:29:36   1720s] No critical nets selected. Skipped !
[01/10 19:29:36   1720s] GigaOpt: setting up router preferences
[01/10 19:29:36   1720s] GigaOpt: 0 nets assigned router directives
[01/10 19:29:36   1720s] 
[01/10 19:29:36   1720s] Start Assign Priority Nets ...
[01/10 19:29:36   1720s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/10 19:29:36   1720s] Existing Priority Nets 0 (0.0%)
[01/10 19:29:36   1720s] Assigned Priority Nets 0 (0.0%)
[01/10 19:29:36   1720s] {MMLU 0 39 10543}
[01/10 19:29:36   1720s] ### Creating LA Mngr. totSessionCpu=0:28:40 mem=3655.6M
[01/10 19:29:36   1720s] ### Creating LA Mngr, finished. totSessionCpu=0:28:40 mem=3655.6M
[01/10 19:29:36   1720s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3655.6M, EPOCH TIME: 1704907776.680702
[01/10 19:29:36   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:36   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:36   1720s] 
[01/10 19:29:36   1720s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:36   1720s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:3655.6M, EPOCH TIME: 1704907776.733902
[01/10 19:29:36   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:36   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:37   1721s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.341  |  2.827  |  2.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3655.6M, EPOCH TIME: 1704907777.372148
[01/10 19:29:37   1721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:37   1721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:37   1721s] 
[01/10 19:29:37   1721s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:29:37   1721s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:3655.6M, EPOCH TIME: 1704907777.427367
[01/10 19:29:37   1721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:29:37   1721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:29:37   1721s] Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2345.9M, totSessionCpu=0:28:41 **
[01/10 19:29:37   1721s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[01/10 19:29:37   1721s] -routeWithEco false                       # bool, default=false
[01/10 19:29:37   1721s] -routeSelectedNetOnly false               # bool, default=false
[01/10 19:29:37   1721s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/10 19:29:37   1721s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/10 19:29:37   1721s] Existing Dirty Nets : 0
[01/10 19:29:37   1721s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/10 19:29:37   1721s] Reset Dirty Nets : 0
[01/10 19:29:37   1721s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:41.2/2:41:32.5 (0.2), mem = 3484.0M
[01/10 19:29:37   1721s] 
[01/10 19:29:37   1721s] globalDetailRoute
[01/10 19:29:37   1721s] 
[01/10 19:29:37   1721s] #Start globalDetailRoute on Wed Jan 10 19:29:37 2024
[01/10 19:29:37   1721s] #
[01/10 19:29:37   1721s] ### Time Record (globalDetailRoute) is installed.
[01/10 19:29:37   1721s] ### Time Record (Pre Callback) is installed.
[01/10 19:29:37   1721s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_mXVVBe.rcdb.d/picorv32.rcdb.d': 10526 access done (mem: 3465.043M)
[01/10 19:29:37   1721s] ### Time Record (Pre Callback) is uninstalled.
[01/10 19:29:37   1721s] ### Time Record (DB Import) is installed.
[01/10 19:29:37   1721s] ### Time Record (Timing Data Generation) is installed.
[01/10 19:29:37   1721s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 19:29:37   1721s] ### Net info: total nets: 10716
[01/10 19:29:37   1721s] ### Net info: dirty nets: 0
[01/10 19:29:37   1721s] ### Net info: marked as disconnected nets: 0
[01/10 19:29:37   1721s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 19:29:38   1721s] #num needed restored net=0
[01/10 19:29:38   1721s] #need_extraction net=0 (total=10716)
[01/10 19:29:38   1721s] ### Net info: fully routed nets: 10526
[01/10 19:29:38   1721s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:29:38   1721s] ### Net info: unrouted nets: 0
[01/10 19:29:38   1721s] ### Net info: re-extraction nets: 0
[01/10 19:29:38   1721s] ### Net info: ignored nets: 0
[01/10 19:29:38   1721s] ### Net info: skip routing nets: 0
[01/10 19:29:38   1722s] ### import design signature (95): route=42196625 fixed_route=1919835167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=657655038 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:29:38   1722s] ### Time Record (DB Import) is uninstalled.
[01/10 19:29:38   1722s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/10 19:29:38   1722s] #RTESIG:78da9592cd4ec330108439f314abb48720b5c5bb89ffae48e5840095c2b54a1bb7b59438
[01/10 19:29:38   1722s] #       28710ebc3dae90902ad298fa6459dfae67677632fd58ae20215c647cde21e61b84e71511
[01/10 19:29:38   1722s] #       d34873622cbf27dc209fbf3f24b793e9cbeb9ab4827d517506d26dd3543328bf5c51db1d
[01/10 19:29:38   1722s] #       94665ff49587ce786fdde1ee07978c20c104d2ceb7e175067d67da3f8c82e469f9f8f669
[01/10 19:29:38   1722s] #       76b6a8564defcde91ea9ca38f8b6ffd5318868486a53dabe1eefa5140252aeb8d22287d4
[01/10 19:29:38   1722s] #       3a6f0ea61d44b50c62dbdda66e4a532db6d68d7746160c38f36b08425267b38c7b1a52ca
[01/10 19:29:38   1722s] #       aec239bb06e742438e0bc94e07d27dd5147e5836d72216010afcc7fc42f2382495001c0f
[01/10 19:29:38   1722s] #       07950aebd6f9c295455b86648cebeb4b6406896b9c8950f109b5503186186294410a8a8e
[01/10 19:29:38   1722s] #       f6701cdf2842117c8818412865fc4315174e27511705dd7c03f7a84e0c
[01/10 19:29:38   1722s] #
[01/10 19:29:38   1722s] #Skip comparing routing design signature in db-snapshot flow
[01/10 19:29:38   1722s] ### Time Record (Data Preparation) is installed.
[01/10 19:29:38   1722s] #RTESIG:78da9592cd4ec330108439f3142bb78720b5c5bb891dfb8a544e0850f9b9566ee3b69112
[01/10 19:29:38   1722s] #       0725ce81b7c70509a9228da94f96f57977766627d3f7e50a18e12215f30e315b233cae88
[01/10 19:29:38   1722s] #       b8469a13e7d92de11ac5fced8e5d4fa64fcfafa415ec4cd55948364d53cda0f874a62eb7
[01/10 19:29:38   1722s] #       50d89de92b0f9df5be74fb9b1f3ce7040c19249d6fc3eb0cfaceb67f1805ec6179fff261
[01/10 19:29:38   1722s] #       b7a5a9564defedf11ef9950af06dffab6310d1c06a5b947d3d5e4b2904a44c09a5650649
[01/10 19:29:38   1722s] #       e9bcdddb7610d57910db6ed77553d86ab129dd7865e4c18013bf8620247532cbb8a721a5
[01/10 19:29:38   1722s] #       f4225cf04b70213564b8c8f9f140b2ab1ae387650b2d6311a0c47fcc2f731187722501c7
[01/10 19:29:38   1722s] #       c341a5c2ba75deb8c2b44548c6babe3e47a6c05ce36c848a4fa84900fb561f59052d55ac
[01/10 19:29:38   1722s] #       1871c4288314a41fcafd61bc1fa10c86451c23ccf3784315174e475167055d7d019b1c5a
[01/10 19:29:38   1722s] #       c1
[01/10 19:29:38   1722s] #
[01/10 19:29:38   1722s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:29:38   1722s] ### Time Record (Global Routing) is installed.
[01/10 19:29:38   1722s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:29:38   1722s] #Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
[01/10 19:29:38   1722s] #Total number of routable nets = 10526.
[01/10 19:29:38   1722s] #Total number of nets in the design = 10716.
[01/10 19:29:38   1722s] #5 routable nets do not have any wires.
[01/10 19:29:38   1722s] #10521 routable nets have routed wires.
[01/10 19:29:38   1722s] #5 nets will be global routed.
[01/10 19:29:38   1722s] #39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 19:29:38   1722s] ### Time Record (Data Preparation) is installed.
[01/10 19:29:38   1722s] #Start routing data preparation on Wed Jan 10 19:29:38 2024
[01/10 19:29:38   1722s] #
[01/10 19:29:38   1722s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:29:38   1722s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:29:38   1722s] #Voltage range [0.000 - 0.900] has 10641 nets.
[01/10 19:29:38   1722s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:29:38   1722s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:29:38   1722s] #Build and mark too close pins for the same net.
[01/10 19:29:38   1722s] ### Time Record (Cell Pin Access) is installed.
[01/10 19:29:38   1722s] #Initial pin access analysis.
[01/10 19:29:38   1722s] #Detail pin access analysis.
[01/10 19:29:38   1722s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 19:29:38   1722s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:29:38   1722s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:38   1722s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:29:38   1722s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:29:39   1722s] #Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[01/10 19:29:39   1722s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2347.01 (MB), peak = 2628.84 (MB)
[01/10 19:29:39   1722s] #Regenerating Ggrids automatically.
[01/10 19:29:39   1722s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:29:39   1722s] #Using automatically generated G-grids.
[01/10 19:29:39   1723s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:29:41   1725s] #Done routing data preparation.
[01/10 19:29:41   1725s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2388.06 (MB), peak = 2628.84 (MB)
[01/10 19:29:41   1725s] #Found 0 nets for post-route si or timing fixing.
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Finished routing data preparation on Wed Jan 10 19:29:41 2024
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Cpu time = 00:00:03
[01/10 19:29:41   1725s] #Elapsed time = 00:00:03
[01/10 19:29:41   1725s] #Increased memory = 44.93 (MB)
[01/10 19:29:41   1725s] #Total memory = 2388.07 (MB)
[01/10 19:29:41   1725s] #Peak memory = 2628.84 (MB)
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:29:41   1725s] ### Time Record (Global Routing) is installed.
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Start global routing on Wed Jan 10 19:29:41 2024
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Start global routing initialization on Wed Jan 10 19:29:41 2024
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Number of eco nets is 5
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] #Start global routing data preparation on Wed Jan 10 19:29:41 2024
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] ### build_merged_routing_blockage_rect_list starts on Wed Jan 10 19:29:41 2024 with memory = 2388.07 (MB), peak = 2628.84 (MB)
[01/10 19:29:41   1725s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:41   1725s] #Start routing resource analysis on Wed Jan 10 19:29:41 2024
[01/10 19:29:41   1725s] #
[01/10 19:29:41   1725s] ### init_is_bin_blocked starts on Wed Jan 10 19:29:41 2024 with memory = 2388.07 (MB), peak = 2628.84 (MB)
[01/10 19:29:41   1725s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:41   1725s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jan 10 19:29:41 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### adjust_flow_cap starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### set_via_blocked starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### copy_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] #Routing resource analysis is done on Wed Jan 10 19:29:42 2024
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] ### report_flow_cap starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] #  Resource Analysis:
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 19:29:42   1725s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 19:29:42   1725s] #  --------------------------------------------------------------
[01/10 19:29:42   1725s] #  Metal1         H         330         899        7216    62.89%
[01/10 19:29:42   1725s] #  Metal2         V         526         721        7216     0.83%
[01/10 19:29:42   1725s] #  Metal3         H         634         595        7216     0.00%
[01/10 19:29:42   1725s] #  Metal4         V         868         379        7216     0.83%
[01/10 19:29:42   1725s] #  Metal5         H        1039         190        7216     0.00%
[01/10 19:29:42   1725s] #  Metal6         V        1167          80        7216     0.83%
[01/10 19:29:42   1725s] #  Metal7         H        1214          15        7216     0.00%
[01/10 19:29:42   1725s] #  Metal8         V        1194          53        7216     0.83%
[01/10 19:29:42   1725s] #  Metal9         H        1205          24        7216     0.00%
[01/10 19:29:42   1725s] #  Metal10        V         461          37        7216     4.38%
[01/10 19:29:42   1725s] #  Metal11        H         395          96        7216     9.31%
[01/10 19:29:42   1725s] #  --------------------------------------------------------------
[01/10 19:29:42   1725s] #  Total                   9036      24.16%       79376     7.26%
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### analyze_m2_tracks starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### report_initial_resource starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### mark_pg_pins_accessibility starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### set_net_region starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #Global routing data preparation is done on Wed Jan 10 19:29:42 2024
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] ### prepare_level starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### init level 1 starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### Level 1 hgrid = 88 X 82
[01/10 19:29:42   1725s] ### prepare_level_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #Global routing initialization is done on Wed Jan 10 19:29:42 2024
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] #
[01/10 19:29:42   1725s] #start global routing iteration 1...
[01/10 19:29:42   1725s] ### init_flow_edge starts on Wed Jan 10 19:29:42 2024 with memory = 2389.32 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1725s] ### routing at level 1 (topmost level) iter 0
[01/10 19:29:42   1725s] ### measure_qor starts on Wed Jan 10 19:29:42 2024 with memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### measure_congestion starts on Wed Jan 10 19:29:42 2024 with memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1725s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #start global routing iteration 2...
[01/10 19:29:42   1726s] ### routing at level 1 (topmost level) iter 1
[01/10 19:29:42   1726s] ### measure_qor starts on Wed Jan 10 19:29:42 2024 with memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### measure_congestion starts on Wed Jan 10 19:29:42 2024 with memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] ### route_end starts on Wed Jan 10 19:29:42 2024 with memory = 2389.78 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #Total number of trivial nets (e.g. < 2 pins) = 190 (skipped).
[01/10 19:29:42   1726s] #Total number of routable nets = 10526.
[01/10 19:29:42   1726s] #Total number of nets in the design = 10716.
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #10526 routable nets have routed wires.
[01/10 19:29:42   1726s] #39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #Routed nets constraints summary:
[01/10 19:29:42   1726s] #-----------------------------
[01/10 19:29:42   1726s] #        Rules   Unconstrained  
[01/10 19:29:42   1726s] #-----------------------------
[01/10 19:29:42   1726s] #      Default               5  
[01/10 19:29:42   1726s] #       NDR_13               0  
[01/10 19:29:42   1726s] #-----------------------------
[01/10 19:29:42   1726s] #        Total               5  
[01/10 19:29:42   1726s] #-----------------------------
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #Routing constraints summary of the whole design:
[01/10 19:29:42   1726s] #---------------------------------------------------------
[01/10 19:29:42   1726s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/10 19:29:42   1726s] #---------------------------------------------------------
[01/10 19:29:42   1726s] #      Default           35             35           10487  
[01/10 19:29:42   1726s] #       NDR_13            4              4               0  
[01/10 19:29:42   1726s] #---------------------------------------------------------
[01/10 19:29:42   1726s] #        Total           39             39           10487  
[01/10 19:29:42   1726s] #---------------------------------------------------------
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_base_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### init_flow_edge starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### report_overcon starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #                 OverCon          
[01/10 19:29:42   1726s] #                  #Gcell    %Gcell
[01/10 19:29:42   1726s] #     Layer           (1)   OverCon  Flow/Cap
[01/10 19:29:42   1726s] #  ----------------------------------------------
[01/10 19:29:42   1726s] #  Metal1        0(0.00%)   (0.00%)     0.55  
[01/10 19:29:42   1726s] #  Metal2        1(0.01%)   (0.01%)     0.58  
[01/10 19:29:42   1726s] #  Metal3        0(0.00%)   (0.00%)     0.48  
[01/10 19:29:42   1726s] #  Metal4        0(0.00%)   (0.00%)     0.30  
[01/10 19:29:42   1726s] #  Metal5        0(0.00%)   (0.00%)     0.15  
[01/10 19:29:42   1726s] #  Metal6        0(0.00%)   (0.00%)     0.06  
[01/10 19:29:42   1726s] #  Metal7        0(0.00%)   (0.00%)     0.01  
[01/10 19:29:42   1726s] #  Metal8        0(0.00%)   (0.00%)     0.04  
[01/10 19:29:42   1726s] #  Metal9        0(0.00%)   (0.00%)     0.02  
[01/10 19:29:42   1726s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[01/10 19:29:42   1726s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[01/10 19:29:42   1726s] #  ----------------------------------------------
[01/10 19:29:42   1726s] #     Total      1(0.00%)   (0.00%)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/10 19:29:42   1726s] #  Overflow after GR: 0.00% H + 0.00% V
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_base_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### init_flow_edge starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_flow starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### generate_cong_map_content starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### update starts on Wed Jan 10 19:29:42 2024 with memory = 2389.79 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #Complete Global Routing.
[01/10 19:29:42   1726s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:42   1726s] #Total wire length = 211874 um.
[01/10 19:29:42   1726s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal2 = 57974 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal3 = 64349 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:42   1726s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:42   1726s] #Total number of vias = 80474
[01/10 19:29:42   1726s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:29:42   1726s] #Total number of single cut vias = 27661 ( 34.4%)
[01/10 19:29:42   1726s] #Up-Via Summary (total 80474):
[01/10 19:29:42   1726s] #                   single-cut          multi-cut      Total
[01/10 19:29:42   1726s] #-----------------------------------------------------------
[01/10 19:29:42   1726s] # Metal1         13460 ( 35.4%)     24610 ( 64.6%)      38070
[01/10 19:29:42   1726s] # Metal2          9295 ( 31.8%)     19952 ( 68.2%)      29247
[01/10 19:29:42   1726s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:29:42   1726s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:29:42   1726s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:42   1726s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:42   1726s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:42   1726s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:42   1726s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:42   1726s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:42   1726s] #-----------------------------------------------------------
[01/10 19:29:42   1726s] #                27661 ( 34.4%)     52813 ( 65.6%)      80474 
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### report_overcon starts on Wed Jan 10 19:29:42 2024 with memory = 2390.21 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### report_overcon starts on Wed Jan 10 19:29:42 2024 with memory = 2390.21 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #Max overcon = 1 tracks.
[01/10 19:29:42   1726s] #Total overcon = 0.00%.
[01/10 19:29:42   1726s] #Worst layer Gcell overcon rate = 0.00%.
[01/10 19:29:42   1726s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### global_route design signature (98): route=1505696064 net_attr=1471036126
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #Global routing statistics:
[01/10 19:29:42   1726s] #Cpu time = 00:00:01
[01/10 19:29:42   1726s] #Elapsed time = 00:00:01
[01/10 19:29:42   1726s] #Increased memory = 1.72 (MB)
[01/10 19:29:42   1726s] #Total memory = 2389.79 (MB)
[01/10 19:29:42   1726s] #Peak memory = 2628.84 (MB)
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #Finished global routing on Wed Jan 10 19:29:42 2024
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] #
[01/10 19:29:42   1726s] ### Time Record (Global Routing) is uninstalled.
[01/10 19:29:42   1726s] ### Time Record (Data Preparation) is installed.
[01/10 19:29:42   1726s] ### Time Record (Data Preparation) is uninstalled.
[01/10 19:29:42   1726s] ### track-assign external-init starts on Wed Jan 10 19:29:42 2024 with memory = 2388.53 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### Time Record (Track Assignment) is installed.
[01/10 19:29:42   1726s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:29:42   1726s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.53 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### track-assign engine-init starts on Wed Jan 10 19:29:42 2024 with memory = 2388.53 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] ### Time Record (Track Assignment) is installed.
[01/10 19:29:42   1726s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:42   1726s] ### track-assign core-engine starts on Wed Jan 10 19:29:42 2024 with memory = 2388.53 (MB), peak = 2628.84 (MB)
[01/10 19:29:42   1726s] #Start Track Assignment.
[01/10 19:29:43   1726s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/10 19:29:43   1726s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/10 19:29:43   1726s] #Complete Track Assignment.
[01/10 19:29:43   1726s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:43   1726s] #Total wire length = 211874 um.
[01/10 19:29:43   1726s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal2 = 57974 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal3 = 64349 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:43   1726s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:43   1726s] #Total number of vias = 80474
[01/10 19:29:43   1726s] #Total number of multi-cut vias = 52813 ( 65.6%)
[01/10 19:29:43   1726s] #Total number of single cut vias = 27661 ( 34.4%)
[01/10 19:29:43   1726s] #Up-Via Summary (total 80474):
[01/10 19:29:43   1726s] #                   single-cut          multi-cut      Total
[01/10 19:29:43   1726s] #-----------------------------------------------------------
[01/10 19:29:43   1726s] # Metal1         13460 ( 35.4%)     24610 ( 64.6%)      38070
[01/10 19:29:43   1726s] # Metal2          9295 ( 31.8%)     19952 ( 68.2%)      29247
[01/10 19:29:43   1726s] # Metal3          3088 ( 34.5%)      5868 ( 65.5%)       8956
[01/10 19:29:43   1726s] # Metal4          1252 ( 37.4%)      2100 ( 62.6%)       3352
[01/10 19:29:43   1726s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:43   1726s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:43   1726s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:43   1726s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:43   1726s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:43   1726s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:43   1726s] #-----------------------------------------------------------
[01/10 19:29:43   1726s] #                27661 ( 34.4%)     52813 ( 65.6%)      80474 
[01/10 19:29:43   1726s] #
[01/10 19:29:43   1726s] ### track_assign design signature (101): route=62799164
[01/10 19:29:43   1726s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:43   1726s] ### Time Record (Track Assignment) is uninstalled.
[01/10 19:29:43   1727s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2388.53 (MB), peak = 2628.84 (MB)
[01/10 19:29:43   1727s] #
[01/10 19:29:43   1727s] #number of short segments in preferred routing layers
[01/10 19:29:43   1727s] #	
[01/10 19:29:43   1727s] #	
[01/10 19:29:43   1727s] #
[01/10 19:29:43   1727s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 19:29:43   1727s] #Cpu time = 00:00:05
[01/10 19:29:43   1727s] #Elapsed time = 00:00:05
[01/10 19:29:43   1727s] #Increased memory = 45.64 (MB)
[01/10 19:29:43   1727s] #Total memory = 2388.77 (MB)
[01/10 19:29:43   1727s] #Peak memory = 2628.84 (MB)
[01/10 19:29:43   1727s] ### Time Record (Detail Routing) is installed.
[01/10 19:29:43   1727s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:29:43   1727s] #
[01/10 19:29:43   1727s] #Start Detail Routing..
[01/10 19:29:43   1727s] #start initial detail routing ...
[01/10 19:29:43   1727s] ### Design has 0 dirty nets, 23 dirty-areas)
[01/10 19:29:44   1728s] # ECO: 1.4% of the total area was rechecked for DRC, and 0.5% required routing.
[01/10 19:29:44   1728s] #   number of violations = 0
[01/10 19:29:44   1728s] #1 out of 9529 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[01/10 19:29:44   1728s] #0.0% of the total area is being checked for drcs
[01/10 19:29:44   1728s] #0.0% of the total area was checked
[01/10 19:29:44   1728s] ### Routing stats: routing = 0.68% drc-check-only = 1.66% dirty-area = 0.04%
[01/10 19:29:44   1728s] #   number of violations = 0
[01/10 19:29:44   1728s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2388.39 (MB), peak = 2628.84 (MB)
[01/10 19:29:44   1728s] #Complete Detail Routing.
[01/10 19:29:44   1728s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:44   1728s] #Total wire length = 211878 um.
[01/10 19:29:44   1728s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal2 = 57977 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal3 = 64352 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:44   1728s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:44   1728s] #Total number of vias = 80478
[01/10 19:29:44   1728s] #Total number of multi-cut vias = 52824 ( 65.6%)
[01/10 19:29:44   1728s] #Total number of single cut vias = 27654 ( 34.4%)
[01/10 19:29:44   1728s] #Up-Via Summary (total 80478):
[01/10 19:29:44   1728s] #                   single-cut          multi-cut      Total
[01/10 19:29:44   1728s] #-----------------------------------------------------------
[01/10 19:29:44   1728s] # Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
[01/10 19:29:44   1728s] # Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
[01/10 19:29:44   1728s] # Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
[01/10 19:29:44   1728s] # Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
[01/10 19:29:44   1728s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:44   1728s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:44   1728s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:44   1728s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:44   1728s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:44   1728s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:44   1728s] #-----------------------------------------------------------
[01/10 19:29:44   1728s] #                27654 ( 34.4%)     52824 ( 65.6%)      80478 
[01/10 19:29:44   1728s] #
[01/10 19:29:44   1728s] #Total number of DRC violations = 0
[01/10 19:29:44   1728s] ### Time Record (Detail Routing) is uninstalled.
[01/10 19:29:44   1728s] #Cpu time = 00:00:01
[01/10 19:29:44   1728s] #Elapsed time = 00:00:01
[01/10 19:29:44   1728s] #Increased memory = -0.38 (MB)
[01/10 19:29:44   1728s] #Total memory = 2388.39 (MB)
[01/10 19:29:44   1728s] #Peak memory = 2628.84 (MB)
[01/10 19:29:44   1728s] ### Time Record (Antenna Fixing) is installed.
[01/10 19:29:44   1728s] #
[01/10 19:29:44   1728s] #start routing for process antenna violation fix ...
[01/10 19:29:45   1728s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:29:48   1731s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2388.66 (MB), peak = 2628.84 (MB)
[01/10 19:29:48   1731s] #
[01/10 19:29:48   1731s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:48   1731s] #Total wire length = 211878 um.
[01/10 19:29:48   1731s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal2 = 57977 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal3 = 64352 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:48   1731s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:48   1731s] #Total number of vias = 80478
[01/10 19:29:48   1731s] #Total number of multi-cut vias = 52824 ( 65.6%)
[01/10 19:29:48   1731s] #Total number of single cut vias = 27654 ( 34.4%)
[01/10 19:29:48   1731s] #Up-Via Summary (total 80478):
[01/10 19:29:48   1731s] #                   single-cut          multi-cut      Total
[01/10 19:29:48   1731s] #-----------------------------------------------------------
[01/10 19:29:48   1731s] # Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
[01/10 19:29:48   1731s] # Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
[01/10 19:29:48   1731s] # Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
[01/10 19:29:48   1731s] # Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
[01/10 19:29:48   1731s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:48   1731s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:48   1731s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:48   1731s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:48   1731s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:48   1731s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:48   1731s] #-----------------------------------------------------------
[01/10 19:29:48   1731s] #                27654 ( 34.4%)     52824 ( 65.6%)      80478 
[01/10 19:29:48   1731s] #
[01/10 19:29:48   1731s] #Total number of DRC violations = 0
[01/10 19:29:48   1731s] #Total number of process antenna violations = 0
[01/10 19:29:48   1732s] #Total number of net violated process antenna rule = 0
[01/10 19:29:48   1732s] #
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:49   1733s] #Total wire length = 211878 um.
[01/10 19:29:49   1733s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal2 = 57977 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal3 = 64352 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:49   1733s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:49   1733s] #Total number of vias = 80478
[01/10 19:29:49   1733s] #Total number of multi-cut vias = 52824 ( 65.6%)
[01/10 19:29:49   1733s] #Total number of single cut vias = 27654 ( 34.4%)
[01/10 19:29:49   1733s] #Up-Via Summary (total 80478):
[01/10 19:29:49   1733s] #                   single-cut          multi-cut      Total
[01/10 19:29:49   1733s] #-----------------------------------------------------------
[01/10 19:29:49   1733s] # Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
[01/10 19:29:49   1733s] # Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
[01/10 19:29:49   1733s] # Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
[01/10 19:29:49   1733s] # Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
[01/10 19:29:49   1733s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:49   1733s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:49   1733s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:49   1733s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:49   1733s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:49   1733s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:49   1733s] #-----------------------------------------------------------
[01/10 19:29:49   1733s] #                27654 ( 34.4%)     52824 ( 65.6%)      80478 
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Total number of DRC violations = 0
[01/10 19:29:49   1733s] #Total number of process antenna violations = 0
[01/10 19:29:49   1733s] #Total number of net violated process antenna rule = 0
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] ### Time Record (Antenna Fixing) is uninstalled.
[01/10 19:29:49   1733s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 19:29:49   1733s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Start Post Route wire spreading..
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Start data preparation for wire spreading...
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Data preparation is done on Wed Jan 10 19:29:49 2024
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] ### track-assign engine-init starts on Wed Jan 10 19:29:49 2024 with memory = 2389.09 (MB), peak = 2628.84 (MB)
[01/10 19:29:49   1733s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB
[01/10 19:29:49   1733s] #
[01/10 19:29:49   1733s] #Start Post Route Wire Spread.
[01/10 19:29:51   1735s] #Done with 54 horizontal wires in 5 hboxes and 227 vertical wires in 6 hboxes.
[01/10 19:29:51   1735s] #Complete Post Route Wire Spread.
[01/10 19:29:51   1735s] #
[01/10 19:29:51   1735s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:51   1735s] #Total wire length = 211878 um.
[01/10 19:29:51   1735s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal2 = 57977 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal3 = 64352 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:51   1735s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:51   1735s] #Total number of vias = 80478
[01/10 19:29:51   1735s] #Total number of multi-cut vias = 52824 ( 65.6%)
[01/10 19:29:51   1735s] #Total number of single cut vias = 27654 ( 34.4%)
[01/10 19:29:51   1735s] #Up-Via Summary (total 80478):
[01/10 19:29:51   1735s] #                   single-cut          multi-cut      Total
[01/10 19:29:51   1735s] #-----------------------------------------------------------
[01/10 19:29:51   1735s] # Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
[01/10 19:29:51   1735s] # Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
[01/10 19:29:51   1735s] # Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
[01/10 19:29:51   1735s] # Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
[01/10 19:29:51   1735s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:51   1735s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:51   1735s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:51   1735s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:51   1735s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:51   1735s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:51   1735s] #-----------------------------------------------------------
[01/10 19:29:51   1735s] #                27654 ( 34.4%)     52824 ( 65.6%)      80478 
[01/10 19:29:51   1735s] #
[01/10 19:29:53   1736s] #   number of violations = 0
[01/10 19:29:53   1736s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2388.67 (MB), peak = 2628.84 (MB)
[01/10 19:29:53   1736s] #CELL_VIEW picorv32,init has no DRC violation.
[01/10 19:29:53   1736s] #Total number of DRC violations = 0
[01/10 19:29:53   1736s] #Total number of process antenna violations = 0
[01/10 19:29:53   1736s] #Total number of net violated process antenna rule = 0
[01/10 19:29:53   1736s] #Post Route wire spread is done.
[01/10 19:29:53   1736s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 19:29:53   1736s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 19:29:53   1736s] #Total wire length = 211878 um.
[01/10 19:29:53   1736s] #Total half perimeter of net bounding box = 181779 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal1 = 3139 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal2 = 57977 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal3 = 64352 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal4 = 49741 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal5 = 30106 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal6 = 5188 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal7 = 593 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal8 = 420 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal9 = 331 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal10 = 18 um.
[01/10 19:29:53   1736s] #Total wire length on LAYER Metal11 = 13 um.
[01/10 19:29:53   1736s] #Total number of vias = 80478
[01/10 19:29:53   1736s] #Total number of multi-cut vias = 52824 ( 65.6%)
[01/10 19:29:53   1736s] #Total number of single cut vias = 27654 ( 34.4%)
[01/10 19:29:53   1736s] #Up-Via Summary (total 80478):
[01/10 19:29:53   1736s] #                   single-cut          multi-cut      Total
[01/10 19:29:53   1736s] #-----------------------------------------------------------
[01/10 19:29:53   1736s] # Metal1         13457 ( 35.3%)     24615 ( 64.7%)      38072
[01/10 19:29:53   1736s] # Metal2          9293 ( 31.8%)     19956 ( 68.2%)      29249
[01/10 19:29:53   1736s] # Metal3          3087 ( 34.5%)      5869 ( 65.5%)       8956
[01/10 19:29:53   1736s] # Metal4          1251 ( 37.3%)      2101 ( 62.7%)       3352
[01/10 19:29:53   1736s] # Metal5           560 ( 72.2%)       216 ( 27.8%)        776
[01/10 19:29:53   1736s] # Metal6             2 (  5.1%)        37 ( 94.9%)         39
[01/10 19:29:53   1736s] # Metal7             2 (  8.7%)        21 ( 91.3%)         23
[01/10 19:29:53   1736s] # Metal8             1 ( 12.5%)         7 ( 87.5%)          8
[01/10 19:29:53   1736s] # Metal9             1 ( 50.0%)         1 ( 50.0%)          2
[01/10 19:29:53   1736s] # Metal10            0 (  0.0%)         1 (100.0%)          1
[01/10 19:29:53   1736s] #-----------------------------------------------------------
[01/10 19:29:53   1736s] #                27654 ( 34.4%)     52824 ( 65.6%)      80478 
[01/10 19:29:53   1736s] #
[01/10 19:29:53   1736s] #detailRoute Statistics:
[01/10 19:29:53   1736s] #Cpu time = 00:00:10
[01/10 19:29:53   1736s] #Elapsed time = 00:00:10
[01/10 19:29:53   1736s] #Increased memory = -0.10 (MB)
[01/10 19:29:53   1736s] #Total memory = 2388.67 (MB)
[01/10 19:29:53   1736s] #Peak memory = 2628.84 (MB)
[01/10 19:29:53   1736s] #Skip updating routing design signature in db-snapshot flow
[01/10 19:29:53   1736s] ### global_detail_route design signature (114): route=775725332 flt_obj=0 vio=1905142130 shield_wire=1
[01/10 19:29:53   1736s] ### Time Record (DB Export) is installed.
[01/10 19:29:53   1736s] ### export design design signature (115): route=775725332 fixed_route=1919835167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1502658603 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:29:53   1737s] #	no debugging net set
[01/10 19:29:53   1737s] ### Time Record (DB Export) is uninstalled.
[01/10 19:29:53   1737s] ### Time Record (Post Callback) is installed.
[01/10 19:29:53   1737s] ### Time Record (Post Callback) is uninstalled.
[01/10 19:29:53   1737s] #
[01/10 19:29:53   1737s] #globalDetailRoute statistics:
[01/10 19:29:53   1737s] #Cpu time = 00:00:16
[01/10 19:29:53   1737s] #Elapsed time = 00:00:16
[01/10 19:29:53   1737s] #Increased memory = -42.06 (MB)
[01/10 19:29:53   1737s] #Total memory = 2303.88 (MB)
[01/10 19:29:53   1737s] #Peak memory = 2628.84 (MB)
[01/10 19:29:53   1737s] #Number of warnings = 0
[01/10 19:29:53   1737s] #Total number of warnings = 21
[01/10 19:29:53   1737s] #Number of fails = 0
[01/10 19:29:53   1737s] #Total number of fails = 0
[01/10 19:29:53   1737s] #Complete globalDetailRoute on Wed Jan 10 19:29:53 2024
[01/10 19:29:53   1737s] #
[01/10 19:29:53   1737s] ### import design signature (116): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1597784694 inst_pattern=1
[01/10 19:29:53   1737s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 19:29:53   1737s] ### 
[01/10 19:29:53   1737s] ###   Scalability Statistics
[01/10 19:29:53   1737s] ### 
[01/10 19:29:53   1737s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:29:53   1737s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/10 19:29:53   1737s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:29:53   1737s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 19:29:53   1737s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 19:29:53   1737s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 19:29:53   1737s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/10 19:29:53   1737s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 19:29:53   1737s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 19:29:53   1737s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/10 19:29:53   1737s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[01/10 19:29:53   1737s] ###   Track Assignment              |        00:00:00|        00:00:01|             1.0|
[01/10 19:29:53   1737s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/10 19:29:53   1737s] ###   Antenna Fixing                |        00:00:05|        00:00:04|             1.0|
[01/10 19:29:53   1737s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[01/10 19:29:53   1737s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[01/10 19:29:53   1737s] ### --------------------------------+----------------+----------------+----------------+
[01/10 19:29:53   1737s] ### 
[01/10 19:29:53   1737s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:16.2/0:00:16.2 (1.0), totSession cpu/real = 0:28:57.5/2:41:48.8 (0.2), mem = 3434.3M
[01/10 19:29:53   1737s] 
[01/10 19:29:53   1737s] =============================================================================================
[01/10 19:29:53   1737s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/10 19:29:53   1737s] =============================================================================================
[01/10 19:29:53   1737s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:29:53   1737s] ---------------------------------------------------------------------------------------------
[01/10 19:29:53   1737s] [ GlobalRoute            ]      1   0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:29:53   1737s] [ DetailRoute            ]      1   0:00:01.4  (   8.5 % )     0:00:01.4 /  0:00:01.4    1.0
[01/10 19:29:53   1737s] [ MISC                   ]          0:00:13.9  (  85.4 % )     0:00:13.9 /  0:00:13.9    1.0
[01/10 19:29:53   1737s] ---------------------------------------------------------------------------------------------
[01/10 19:29:53   1737s]  EcoRoute #1 TOTAL                  0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:16.2    1.0
[01/10 19:29:53   1737s] ---------------------------------------------------------------------------------------------
[01/10 19:29:53   1737s] 
[01/10 19:29:53   1737s] **optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 2303.8M, totSessionCpu=0:28:57 **
[01/10 19:29:53   1737s] New Signature Flow (restoreNanoRouteOptions) ....
[01/10 19:29:53   1737s] **INFO: flowCheckPoint #6 PostEcoSummary
[01/10 19:29:53   1737s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/10 19:29:53   1737s] 
[01/10 19:29:53   1737s] Trim Metal Layers:
[01/10 19:29:53   1737s] LayerId::1 widthSet size::2
[01/10 19:29:53   1737s] LayerId::2 widthSet size::2
[01/10 19:29:53   1737s] LayerId::3 widthSet size::2
[01/10 19:29:53   1737s] LayerId::4 widthSet size::2
[01/10 19:29:53   1737s] LayerId::5 widthSet size::2
[01/10 19:29:53   1737s] LayerId::6 widthSet size::2
[01/10 19:29:53   1737s] LayerId::7 widthSet size::2
[01/10 19:29:53   1737s] LayerId::8 widthSet size::2
[01/10 19:29:53   1737s] LayerId::9 widthSet size::2
[01/10 19:29:53   1737s] LayerId::10 widthSet size::2
[01/10 19:29:53   1737s] LayerId::11 widthSet size::2
[01/10 19:29:53   1737s] eee: pegSigSF::1.070000
[01/10 19:29:53   1737s] Initializing multi-corner resistance tables ...
[01/10 19:29:53   1737s] eee: l::1 avDens::0.105459 usedTrk::1869.787367 availTrk::17730.000000 sigTrk::1869.787367
[01/10 19:29:53   1737s] eee: l::2 avDens::0.235223 usedTrk::3398.861955 availTrk::14449.500000 sigTrk::3398.861955
[01/10 19:29:53   1737s] eee: l::3 avDens::0.241529 usedTrk::3782.346382 availTrk::15660.000000 sigTrk::3782.346382
[01/10 19:29:53   1737s] eee: l::4 avDens::0.203338 usedTrk::2920.745143 availTrk::14364.000000 sigTrk::2920.745143
[01/10 19:29:53   1737s] eee: l::5 avDens::0.119496 usedTrk::1774.519855 availTrk::14850.000000 sigTrk::1774.519855
[01/10 19:29:53   1737s] eee: l::6 avDens::0.025542 usedTrk::305.731991 availTrk::11970.000000 sigTrk::305.731991
[01/10 19:29:53   1737s] eee: l::7 avDens::0.015840 usedTrk::38.490702 availTrk::2430.000000 sigTrk::38.490702
[01/10 19:29:53   1737s] eee: l::8 avDens::0.017953 usedTrk::26.095292 availTrk::1453.500000 sigTrk::26.095292
[01/10 19:29:53   1737s] eee: l::9 avDens::0.021307 usedTrk::21.093772 availTrk::990.000000 sigTrk::21.093772
[01/10 19:29:53   1737s] eee: l::10 avDens::0.054866 usedTrk::82.561843 availTrk::1504.800000 sigTrk::82.561843
[01/10 19:29:53   1737s] eee: l::11 avDens::0.060581 usedTrk::196.281317 availTrk::3240.000000 sigTrk::196.281317
[01/10 19:29:53   1737s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280668 uaWl=1.000000 uaWlH=0.401325 aWlH=0.000000 lMod=0 pMax=0.847100 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/10 19:29:54   1737s] ### Net info: total nets: 10716
[01/10 19:29:54   1737s] ### Net info: dirty nets: 0
[01/10 19:29:54   1737s] ### Net info: marked as disconnected nets: 0
[01/10 19:29:54   1737s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 19:29:54   1738s] #num needed restored net=0
[01/10 19:29:54   1738s] #need_extraction net=0 (total=10716)
[01/10 19:29:54   1738s] ### Net info: fully routed nets: 10526
[01/10 19:29:54   1738s] ### Net info: trivial (< 2 pins) nets: 190
[01/10 19:29:54   1738s] ### Net info: unrouted nets: 0
[01/10 19:29:54   1738s] ### Net info: re-extraction nets: 0
[01/10 19:29:54   1738s] ### Net info: ignored nets: 0
[01/10 19:29:54   1738s] ### Net info: skip routing nets: 0
[01/10 19:29:54   1738s] ### import design signature (117): route=963077070 fixed_route=963077070 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=618655242 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:29:54   1738s] #Extract in post route mode
[01/10 19:29:54   1738s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/10 19:29:54   1738s] #Fast data preparation for tQuantus.
[01/10 19:29:54   1738s] #Start routing data preparation on Wed Jan 10 19:29:54 2024
[01/10 19:29:54   1738s] #
[01/10 19:29:55   1738s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/10 19:29:55   1738s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/10 19:29:55   1738s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/10 19:29:55   1738s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/10 19:29:55   1738s] #Regenerating Ggrids automatically.
[01/10 19:29:55   1738s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:29:55   1738s] #Using automatically generated G-grids.
[01/10 19:29:55   1738s] #Done routing data preparation.
[01/10 19:29:55   1738s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2304.36 (MB), peak = 2628.84 (MB)
[01/10 19:29:55   1738s] #Start routing data preparation on Wed Jan 10 19:29:55 2024
[01/10 19:29:55   1738s] #
[01/10 19:29:55   1738s] #Minimum voltage of a net in the design = 0.000.
[01/10 19:29:55   1738s] #Maximum voltage of a net in the design = 0.900.
[01/10 19:29:55   1738s] #Voltage range [0.000 - 0.900] has 10641 nets.
[01/10 19:29:55   1738s] #Voltage range [0.900 - 0.900] has 1 net.
[01/10 19:29:55   1738s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/10 19:29:55   1739s] #Build and mark too close pins for the same net.
[01/10 19:29:55   1739s] #Regenerating Ggrids automatically.
[01/10 19:29:55   1739s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/10 19:29:55   1739s] #Using automatically generated G-grids.
[01/10 19:29:55   1739s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 19:29:57   1741s] #Done routing data preparation.
[01/10 19:29:57   1741s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2349.22 (MB), peak = 2628.84 (MB)
[01/10 19:29:57   1741s] #
[01/10 19:29:57   1741s] #Start tQuantus RC extraction...
[01/10 19:29:57   1741s] #Start building rc corner(s)...
[01/10 19:29:57   1741s] #Number of RC Corner = 1
[01/10 19:29:57   1741s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/10 19:29:57   1741s] #METAL_1 -> Metal1 (1)
[01/10 19:29:57   1741s] #METAL_2 -> Metal2 (2)
[01/10 19:29:57   1741s] #METAL_3 -> Metal3 (3)
[01/10 19:29:57   1741s] #METAL_4 -> Metal4 (4)
[01/10 19:29:57   1741s] #METAL_5 -> Metal5 (5)
[01/10 19:29:57   1741s] #METAL_6 -> Metal6 (6)
[01/10 19:29:57   1741s] #METAL_7 -> Metal7 (7)
[01/10 19:29:57   1741s] #METAL_8 -> Metal8 (8)
[01/10 19:29:57   1741s] #METAL_9 -> Metal9 (9)
[01/10 19:29:57   1741s] #METAL_10 -> Metal10 (10)
[01/10 19:29:57   1741s] #METAL_11 -> Metal11 (11)
[01/10 19:29:57   1741s] #SADV-On
[01/10 19:29:57   1741s] # Corner(s) : 
[01/10 19:29:57   1741s] #default_emulate_rc_corner [125.00]
[01/10 19:29:59   1742s] # Corner id: 0
[01/10 19:29:59   1742s] # Layout Scale: 1.000000
[01/10 19:29:59   1742s] # Has Metal Fill model: yes
[01/10 19:29:59   1742s] # Temperature was set
[01/10 19:29:59   1742s] # Temperature : 125.000000
[01/10 19:29:59   1742s] # Ref. Temp   : 25.000000
[01/10 19:29:59   1742s] #SADV-Off
[01/10 19:29:59   1742s] #total pattern=286 [11, 792]
[01/10 19:29:59   1742s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/10 19:29:59   1742s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/10 19:29:59   1742s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/10 19:29:59   1742s] #number model r/c [1,1] [11,792] read
[01/10 19:29:59   1743s] #0 rcmodel(s) requires rebuild
[01/10 19:29:59   1743s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2356.43 (MB), peak = 2628.84 (MB)
[01/10 19:29:59   1743s] #Finish check_net_pin_list step Enter extract
[01/10 19:29:59   1743s] #Start init net ripin tree building
[01/10 19:29:59   1743s] #Finish init net ripin tree building
[01/10 19:29:59   1743s] #Cpu time = 00:00:00
[01/10 19:29:59   1743s] #Elapsed time = 00:00:00
[01/10 19:29:59   1743s] #Increased memory = 0.00 (MB)
[01/10 19:29:59   1743s] #Total memory = 2356.43 (MB)
[01/10 19:29:59   1743s] #Peak memory = 2628.84 (MB)
[01/10 19:29:59   1743s] #begin processing metal fill model file
[01/10 19:29:59   1743s] #end processing metal fill model file
[01/10 19:29:59   1743s] #Length limit = 200 pitches
[01/10 19:29:59   1743s] #opt mode = 2
[01/10 19:30:00   1743s] #Finish check_net_pin_list step Fix net pin list
[01/10 19:30:00   1743s] #Start generate extraction boxes.
[01/10 19:30:00   1743s] #
[01/10 19:30:00   1743s] #Extract using 30 x 30 Hboxes
[01/10 19:30:00   1743s] #4x4 initial hboxes
[01/10 19:30:00   1743s] #Use area based hbox pruning.
[01/10 19:30:00   1743s] #0/0 hboxes pruned.
[01/10 19:30:00   1743s] #Complete generating extraction boxes.
[01/10 19:30:00   1743s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/10 19:30:00   1743s] #Process 0 special clock nets for rc extraction
[01/10 19:30:00   1743s] #Total 10525 nets were built. 255 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/10 19:30:06   1749s] #Run Statistics for Extraction:
[01/10 19:30:06   1749s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/10 19:30:06   1749s] #   Increased memory =    88.13 (MB), total memory =  2444.70 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:06   1749s] #Register nets and terms for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d
[01/10 19:30:06   1750s] #Finish registering nets and terms for rcdb.
[01/10 19:30:06   1750s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.48 (MB), peak = 2628.84 (MB)
[01/10 19:30:06   1750s] #RC Statistics: 62254 Res, 34901 Ground Cap, 11451 XCap (Edge to Edge)
[01/10 19:30:06   1750s] #RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3529.01 (32777), Avg L-Edge Length: 8716.59 (19621)
[01/10 19:30:06   1750s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d.
[01/10 19:30:06   1750s] #Start writing RC data.
[01/10 19:30:07   1750s] #Finish writing RC data
[01/10 19:30:07   1750s] #Finish writing rcdb with 72956 nodes, 62431 edges, and 23460 xcaps
[01/10 19:30:07   1750s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2403.13 (MB), peak = 2628.84 (MB)
[01/10 19:30:07   1750s] Restoring parasitic data from file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d' ...
[01/10 19:30:07   1750s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d' for reading (mem: 3507.988M)
[01/10 19:30:07   1750s] Reading RCDB with compressed RC data.
[01/10 19:30:07   1750s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d' for content verification (mem: 3507.988M)
[01/10 19:30:07   1750s] Reading RCDB with compressed RC data.
[01/10 19:30:07   1750s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d': 0 access done (mem: 3507.988M)
[01/10 19:30:07   1750s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d': 0 access done (mem: 3507.988M)
[01/10 19:30:07   1750s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3507.988M)
[01/10 19:30:07   1750s] Following multi-corner parasitics specified:
[01/10 19:30:07   1750s] 	/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d (rcdb)
[01/10 19:30:07   1750s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d' for reading (mem: 3507.988M)
[01/10 19:30:07   1750s] Reading RCDB with compressed RC data.
[01/10 19:30:07   1750s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d specified
[01/10 19:30:07   1750s] Cell picorv32, hinst 
[01/10 19:30:07   1750s] processing rcdb (/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d) for hinst (top) of cell (picorv32);
[01/10 19:30:07   1750s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/nr28825_B4SDCh.rcdb.d': 0 access done (mem: 3507.988M)
[01/10 19:30:07   1750s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3507.988M)
[01/10 19:30:07   1750s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_xjl24M.rcdb.d/picorv32.rcdb.d' for reading (mem: 3507.988M)
[01/10 19:30:07   1750s] Reading RCDB with compressed RC data.
[01/10 19:30:08   1751s] Closing parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_xjl24M.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 3507.992M)
[01/10 19:30:08   1751s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3507.992M)
[01/10 19:30:08   1751s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3507.992M)
[01/10 19:30:08   1751s] #
[01/10 19:30:08   1751s] #Restore RCDB.
[01/10 19:30:08   1751s] #
[01/10 19:30:08   1751s] #Complete tQuantus RC extraction.
[01/10 19:30:08   1751s] #Cpu time = 00:00:10
[01/10 19:30:08   1751s] #Elapsed time = 00:00:10
[01/10 19:30:08   1751s] #Increased memory = 54.05 (MB)
[01/10 19:30:08   1751s] #Total memory = 2403.27 (MB)
[01/10 19:30:08   1751s] #Peak memory = 2628.84 (MB)
[01/10 19:30:08   1751s] #
[01/10 19:30:08   1751s] #255 inserted nodes are removed
[01/10 19:30:08   1751s] ### export design design signature (119): route=1609241092 fixed_route=1609241092 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=770225769 dirty_area=0 del_dirty_area=0 cell=1623075133 placement=1649976413 pin_access=1597784694 inst_pattern=1
[01/10 19:30:08   1751s] #	no debugging net set
[01/10 19:30:08   1752s] ### import design signature (120): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1597784694 inst_pattern=1
[01/10 19:30:08   1752s] #Start Inst Signature in MT(0)
[01/10 19:30:08   1752s] #Start Net Signature in MT(13460134)
[01/10 19:30:08   1752s] #Calculate SNet Signature in MT (60367504)
[01/10 19:30:08   1752s] #Run time and memory report for RC extraction:
[01/10 19:30:08   1752s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/10 19:30:08   1752s] #Run Statistics for snet signature:
[01/10 19:30:08   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:08   1752s] #   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:08   1752s] #Run Statistics for Net Final Signature:
[01/10 19:30:08   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:08   1752s] #   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:08   1752s] #Run Statistics for Net launch:
[01/10 19:30:08   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:08   1752s] #   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:08   1752s] #Run Statistics for Net init_dbsNet_slist:
[01/10 19:30:09   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:09   1752s] #   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:09   1752s] #Run Statistics for net signature:
[01/10 19:30:09   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:09   1752s] #   Increased memory =     0.00 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:09   1752s] #Run Statistics for inst signature:
[01/10 19:30:09   1752s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/10 19:30:09   1752s] #   Increased memory =    -0.03 (MB), total memory =  2347.31 (MB), peak memory =  2628.84 (MB)
[01/10 19:30:09   1752s] **optDesign ... cpu = 0:01:26, real = 0:01:27, mem = 2347.3M, totSessionCpu=0:29:12 **
[01/10 19:30:09   1752s] Starting delay calculation for Setup views
[01/10 19:30:09   1752s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 19:30:09   1752s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 19:30:09   1752s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 19:30:09   1752s] #################################################################################
[01/10 19:30:09   1752s] # Design Stage: PostRoute
[01/10 19:30:09   1752s] # Design Name: picorv32
[01/10 19:30:09   1752s] # Design Mode: 45nm
[01/10 19:30:09   1752s] # Analysis Mode: MMMC OCV 
[01/10 19:30:09   1752s] # Parasitics Mode: SPEF/RCDB 
[01/10 19:30:09   1752s] # Signoff Settings: SI On 
[01/10 19:30:09   1752s] #################################################################################
[01/10 19:30:09   1753s] AAE_INFO: 1 threads acquired from CTE.
[01/10 19:30:09   1753s] Setting infinite Tws ...
[01/10 19:30:09   1753s] First Iteration Infinite Tw... 
[01/10 19:30:09   1753s] Calculate early delays in OCV mode...
[01/10 19:30:09   1753s] Calculate late delays in OCV mode...
[01/10 19:30:09   1753s] Topological Sorting (REAL = 0:00:00.0, MEM = 3458.0M, InitMEM = 3458.0M)
[01/10 19:30:09   1753s] Start delay calculation (fullDC) (1 T). (MEM=3458)
[01/10 19:30:10   1753s] End AAE Lib Interpolated Model. (MEM=3469.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:30:10   1753s] Opening parasitic data file '/tmp/innovus_temp_28825_cn90.it.auth.gr_paschalk_tq4efp/picorv32_28825_xjl24M.rcdb.d/picorv32.rcdb.d' for reading (mem: 3469.613M)
[01/10 19:30:10   1753s] Reading RCDB with compressed RC data.
[01/10 19:30:10   1753s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3462.4M)
[01/10 19:30:13   1757s] Total number of fetched objects 10543
[01/10 19:30:13   1757s] AAE_INFO-618: Total number of nets in the design is 10716,  99.2 percent of the nets selected for SI analysis
[01/10 19:30:13   1757s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:30:13   1757s] End delay calculation. (MEM=3468.49 CPU=0:00:03.7 REAL=0:00:03.0)
[01/10 19:30:13   1757s] End delay calculation (fullDC). (MEM=3468.49 CPU=0:00:04.1 REAL=0:00:04.0)
[01/10 19:30:13   1757s] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 3468.5M) ***
[01/10 19:30:15   1758s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3492.5M)
[01/10 19:30:15   1758s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 19:30:15   1758s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3492.5M)
[01/10 19:30:15   1758s] Starting SI iteration 2
[01/10 19:30:15   1758s] Calculate early delays in OCV mode...
[01/10 19:30:15   1758s] Calculate late delays in OCV mode...
[01/10 19:30:15   1758s] Start delay calculation (fullDC) (1 T). (MEM=3401.61)
[01/10 19:30:15   1758s] End AAE Lib Interpolated Model. (MEM=3401.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:30:15   1759s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 42. 
[01/10 19:30:15   1759s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
[01/10 19:30:15   1759s] Total number of fetched objects 10543
[01/10 19:30:15   1759s] AAE_INFO-618: Total number of nets in the design is 10716,  0.3 percent of the nets selected for SI analysis
[01/10 19:30:15   1759s] End delay calculation. (MEM=3439.77 CPU=0:00:00.2 REAL=0:00:00.0)
[01/10 19:30:15   1759s] End delay calculation (fullDC). (MEM=3439.77 CPU=0:00:00.2 REAL=0:00:00.0)
[01/10 19:30:15   1759s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3439.8M) ***
[01/10 19:30:17   1760s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:08.0 totSessionCpu=0:29:21 mem=3463.8M)
[01/10 19:30:17   1760s] End AAE Lib Interpolated Model. (MEM=3463.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:30:17   1760s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3463.8M, EPOCH TIME: 1704907817.741789
[01/10 19:30:17   1760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:17   1760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:17   1761s] 
[01/10 19:30:17   1761s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:17   1761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:3463.8M, EPOCH TIME: 1704907817.781591
[01/10 19:30:17   1761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:17   1761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:18   1761s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.340  |  2.827  |  2.340  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3498.1M, EPOCH TIME: 1704907818.326595
[01/10 19:30:18   1761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:18   1761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:18   1761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:3498.1M, EPOCH TIME: 1704907818.361610
[01/10 19:30:18   1761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:18   1761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:18   1761s] Density: 71.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2348.2M, totSessionCpu=0:29:22 **
[01/10 19:30:18   1761s] Executing marking Critical Nets1
[01/10 19:30:18   1761s] **INFO: flowCheckPoint #7 OptimizationRecovery
[01/10 19:30:18   1761s] *** Timing Is met
[01/10 19:30:18   1761s] *** Check timing (0:00:00.0)
[01/10 19:30:18   1761s] Running postRoute recovery in postEcoRoute mode
[01/10 19:30:18   1761s] **optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2348.2M, totSessionCpu=0:29:22 **
[01/10 19:30:18   1761s]   Timing/DRV Snapshot: (TGT)
[01/10 19:30:18   1761s]      Weighted WNS: 0.000
[01/10 19:30:18   1761s]       All  PG WNS: 0.000
[01/10 19:30:18   1761s]       High PG WNS: 0.000
[01/10 19:30:18   1761s]       All  PG TNS: 0.000
[01/10 19:30:18   1761s]       High PG TNS: 0.000
[01/10 19:30:18   1761s]       Low  PG TNS: 0.000
[01/10 19:30:18   1761s]          Tran DRV: 0 (0)
[01/10 19:30:18   1761s]           Cap DRV: 0 (0)
[01/10 19:30:18   1761s]        Fanout DRV: 0 (0)
[01/10 19:30:18   1761s]            Glitch: 0 (0)
[01/10 19:30:18   1761s]    Category Slack: { [L, 2.340] [H, 2.827] }
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s] Checking setup slack degradation ...
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s] Recovery Manager:
[01/10 19:30:18   1761s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/10 19:30:18   1761s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/10 19:30:18   1761s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/10 19:30:18   1761s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s] Checking DRV degradation...
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s] Recovery Manager:
[01/10 19:30:18   1761s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 19:30:18   1761s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 19:30:18   1761s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 19:30:18   1761s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1761s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/10 19:30:18   1761s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3441.34M, totSessionCpu=0:29:22).
[01/10 19:30:18   1761s] **optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 2347.9M, totSessionCpu=0:29:22 **
[01/10 19:30:18   1761s] 
[01/10 19:30:18   1762s] Latch borrow mode reset to max_borrow
[01/10 19:30:19   1762s] **INFO: flowCheckPoint #8 FinalSummary
[01/10 19:30:19   1762s] Reported timing to dir ./timingReports
[01/10 19:30:19   1762s] **optDesign ... cpu = 0:01:36, real = 0:01:37, mem = 2345.9M, totSessionCpu=0:29:23 **
[01/10 19:30:19   1762s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3417.4M, EPOCH TIME: 1704907819.632279
[01/10 19:30:19   1762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:19   1762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:19   1762s] 
[01/10 19:30:19   1762s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:19   1762s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:3417.4M, EPOCH TIME: 1704907819.664366
[01/10 19:30:19   1762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:19   1762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:19   1762s] Saving timing graph ...
[01/10 19:30:20   1763s] Done save timing graph
[01/10 19:30:20   1763s] 
[01/10 19:30:20   1763s] TimeStamp Deleting Cell Server Begin ...
[01/10 19:30:20   1763s] 
[01/10 19:30:20   1763s] TimeStamp Deleting Cell Server End ...
[01/10 19:30:21   1764s] Starting delay calculation for Hold views
[01/10 19:30:21   1764s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 19:30:21   1764s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 19:30:21   1764s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 19:30:21   1764s] #################################################################################
[01/10 19:30:21   1764s] # Design Stage: PostRoute
[01/10 19:30:21   1764s] # Design Name: picorv32
[01/10 19:30:21   1764s] # Design Mode: 45nm
[01/10 19:30:21   1764s] # Analysis Mode: MMMC OCV 
[01/10 19:30:21   1764s] # Parasitics Mode: SPEF/RCDB 
[01/10 19:30:21   1764s] # Signoff Settings: SI On 
[01/10 19:30:21   1764s] #################################################################################
[01/10 19:30:21   1764s] AAE_INFO: 1 threads acquired from CTE.
[01/10 19:30:21   1764s] Setting infinite Tws ...
[01/10 19:30:21   1764s] First Iteration Infinite Tw... 
[01/10 19:30:21   1764s] Calculate late delays in OCV mode...
[01/10 19:30:21   1764s] Calculate early delays in OCV mode...
[01/10 19:30:21   1764s] Topological Sorting (REAL = 0:00:00.0, MEM = 3428.2M, InitMEM = 3428.2M)
[01/10 19:30:21   1764s] Start delay calculation (fullDC) (1 T). (MEM=3428.16)
[01/10 19:30:21   1764s] End AAE Lib Interpolated Model. (MEM=3439.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:30:25   1768s] Total number of fetched objects 10543
[01/10 19:30:25   1768s] AAE_INFO-618: Total number of nets in the design is 10716,  99.2 percent of the nets selected for SI analysis
[01/10 19:30:25   1768s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/10 19:30:25   1768s] End delay calculation. (MEM=3443.59 CPU=0:00:03.6 REAL=0:00:04.0)
[01/10 19:30:25   1768s] End delay calculation (fullDC). (MEM=3443.59 CPU=0:00:03.9 REAL=0:00:04.0)
[01/10 19:30:25   1768s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 3443.6M) ***
[01/10 19:30:26   1769s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3467.6M)
[01/10 19:30:26   1769s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 19:30:26   1769s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3467.6M)
[01/10 19:30:26   1769s] Starting SI iteration 2
[01/10 19:30:26   1769s] Calculate late delays in OCV mode...
[01/10 19:30:26   1769s] Calculate early delays in OCV mode...
[01/10 19:30:26   1769s] Start delay calculation (fullDC) (1 T). (MEM=3392.7)
[01/10 19:30:26   1769s] End AAE Lib Interpolated Model. (MEM=3392.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 19:30:26   1769s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 42. 
[01/10 19:30:26   1769s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10543. 
[01/10 19:30:26   1769s] Total number of fetched objects 10543
[01/10 19:30:26   1769s] AAE_INFO-618: Total number of nets in the design is 10716,  0.0 percent of the nets selected for SI analysis
[01/10 19:30:26   1769s] End delay calculation. (MEM=3430.86 CPU=0:00:00.1 REAL=0:00:00.0)
[01/10 19:30:26   1769s] End delay calculation (fullDC). (MEM=3430.86 CPU=0:00:00.1 REAL=0:00:00.0)
[01/10 19:30:26   1769s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3430.9M) ***
[01/10 19:30:27   1770s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:29:31 mem=3454.9M)
[01/10 19:30:28   1771s] Restoring timing graph ...
[01/10 19:30:28   1772s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/10 19:30:28   1772s] Done restore timing graph
[01/10 19:30:32   1773s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.340  |  2.827  |  2.340  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.485  |  0.577  |  0.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 19:30:32   1773s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3479.0M, EPOCH TIME: 1704907832.438147
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] 
[01/10 19:30:32   1773s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:32   1773s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:3479.0M, EPOCH TIME: 1704907832.499584
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] Density: 71.462%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3479.0M, EPOCH TIME: 1704907832.519048
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] 
[01/10 19:30:32   1773s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:32   1773s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:3479.0M, EPOCH TIME: 1704907832.575450
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3479.0M, EPOCH TIME: 1704907832.598255
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] 
[01/10 19:30:32   1773s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/10 19:30:32   1773s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:3479.0M, EPOCH TIME: 1704907832.649662
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] *** Final Summary (holdfix) CPU=0:00:10.9, REAL=0:00:13.0, MEM=3479.0M
[01/10 19:30:32   1773s] **optDesign ... cpu = 0:01:47, real = 0:01:50, mem = 2383.2M, totSessionCpu=0:29:34 **
[01/10 19:30:32   1773s]  ReSet Options after AAE Based Opt flow 
[01/10 19:30:32   1773s] *** Finished optDesign ***
[01/10 19:30:32   1773s] 
[01/10 19:30:32   1773s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:47 real=  0:01:50)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:29.0 real=0:00:30.0)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.7 real=0:00:15.8)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.4 real=0:00:15.5)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:16.3 real=0:00:16.3)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.4 real=0:00:09.4)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[01/10 19:30:32   1773s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 19:30:32   1773s] Info: Destroy the CCOpt slew target map.
[01/10 19:30:32   1773s] clean pInstBBox. size 0
[01/10 19:30:32   1773s] All LLGs are deleted
[01/10 19:30:32   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 19:30:32   1773s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3455.0M, EPOCH TIME: 1704907832.805177
[01/10 19:30:32   1773s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3455.0M, EPOCH TIME: 1704907832.805410
[01/10 19:30:32   1773s] Info: pop threads available for lower-level modules during optimization.
[01/10 19:30:32   1773s] *** optDesign #2 [finish] : cpu/real = 0:01:47.5/0:01:50.7 (1.0), totSession cpu/real = 0:29:33.9/2:42:27.8 (0.2), mem = 3455.0M
[01/10 19:30:32   1773s] 
[01/10 19:30:32   1773s] =============================================================================================
[01/10 19:30:32   1773s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/10 19:30:32   1773s] =============================================================================================
[01/10 19:30:32   1773s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 19:30:32   1773s] ---------------------------------------------------------------------------------------------
[01/10 19:30:32   1773s] [ InitOpt                ]      1   0:00:02.2  (   2.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/10 19:30:32   1773s] [ DrvOpt                 ]      1   0:00:02.0  (   1.8 % )     0:00:02.0 /  0:00:02.0    1.0
[01/10 19:30:32   1773s] [ HoldOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 19:30:32   1773s] [ ViewPruning            ]     22   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.0
[01/10 19:30:32   1773s] [ LayerAssignment        ]      2   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 19:30:32   1773s] [ BuildHoldData          ]      2   0:00:06.2  (   5.6 % )     0:00:27.3 /  0:00:27.1    1.0
[01/10 19:30:32   1773s] [ OptSummaryReport       ]      6   0:00:03.1  (   2.8 % )     0:00:16.2 /  0:00:14.1    0.9
[01/10 19:30:32   1773s] [ DrvReport              ]     10   0:00:05.3  (   4.8 % )     0:00:05.3 /  0:00:03.2    0.6
[01/10 19:30:32   1773s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:30:32   1773s] [ CellServerInit         ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[01/10 19:30:32   1773s] [ LibAnalyzerInit        ]      2   0:00:01.6  (   1.4 % )     0:00:01.6 /  0:00:01.6    1.0
[01/10 19:30:32   1773s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 19:30:32   1773s] [ RefinePlace            ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 19:30:32   1773s] [ ClockDrv               ]      1   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[01/10 19:30:32   1773s] [ EcoRoute               ]      1   0:00:16.2  (  14.7 % )     0:00:16.2 /  0:00:16.2    1.0
[01/10 19:30:32   1773s] [ ExtractRC              ]      2   0:00:29.9  (  27.0 % )     0:00:29.9 /  0:00:28.9    1.0
[01/10 19:30:32   1773s] [ TimingUpdate           ]     25   0:00:15.9  (  14.4 % )     0:00:36.8 /  0:00:36.9    1.0
[01/10 19:30:32   1773s] [ FullDelayCalc          ]     11   0:00:20.7  (  18.7 % )     0:00:20.7 /  0:00:20.8    1.0
[01/10 19:30:32   1773s] [ TimingReport           ]      8   0:00:02.2  (   2.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/10 19:30:32   1773s] [ GenerateReports        ]      2   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    0.9
[01/10 19:30:32   1773s] [ MISC                   ]          0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 19:30:32   1773s] ---------------------------------------------------------------------------------------------
[01/10 19:30:32   1773s]  optDesign #2 TOTAL                 0:01:50.7  ( 100.0 % )     0:01:50.7 /  0:01:47.5    1.0
[01/10 19:30:32   1773s] ---------------------------------------------------------------------------------------------
[01/10 19:30:32   1773s] 
[01/10 19:30:57   1776s] <CMD> report_power > report_power_step15.txt
[01/10 19:30:57   1776s] env CDS_WORKAREA is set to /home/p/paschalk
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Power Analysis
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s]              0V	    VSS
[01/10 19:30:58   1777s]            1.1V	    VDD
[01/10 19:30:58   1777s] Begin Processing Timing Library for Power Calculation
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Processing Timing Library for Power Calculation
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Processing Power Net/Grid for Power Calculation
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Processing Timing Window Data for Power Calculation
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Processing User Attributes
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.41MB/4999.95MB/2628.81MB)
[01/10 19:30:58   1777s] 
[01/10 19:30:58   1777s] Begin Processing Signal Activity
[01/10 19:30:58   1777s] 
[01/10 19:30:59   1778s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.60MB/4999.95MB/2628.81MB)
[01/10 19:30:59   1778s] 
[01/10 19:30:59   1778s] Begin Power Computation
[01/10 19:30:59   1778s] 
[01/10 19:30:59   1778s]       ----------------------------------------------------------
[01/10 19:30:59   1778s]       # of cell(s) missing both power/leakage table: 0
[01/10 19:30:59   1778s]       # of cell(s) missing power table: 0
[01/10 19:30:59   1778s]       # of cell(s) missing leakage table: 0
[01/10 19:30:59   1778s]       ----------------------------------------------------------
[01/10 19:30:59   1778s] 
[01/10 19:30:59   1778s] 
[01/10 19:31:00   1779s]       # of MSMV cell(s) missing power_level: 0
[01/10 19:31:00   1779s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)
[01/10 19:31:00   1779s] 
[01/10 19:31:00   1779s] Begin Processing User Attributes
[01/10 19:31:00   1779s] 
[01/10 19:31:00   1779s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)
[01/10 19:31:00   1779s] 
[01/10 19:31:00   1779s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2397.64MB/4999.95MB/2628.81MB)
[01/10 19:31:00   1779s] 
[01/10 19:31:00   1779s] *



[01/10 19:31:00   1779s] Total Power
[01/10 19:31:00   1779s] -----------------------------------------------------------------------------------------
[01/10 19:31:00   1779s] Total Internal Power:        0.70019195 	   60.6792%
[01/10 19:31:00   1779s] Total Switching Power:       0.45305455 	   39.2621%
[01/10 19:31:00   1779s] Total Leakage Power:         0.00067787 	    0.0587%
[01/10 19:31:00   1779s] Total Power:                 1.15392437
[01/10 19:31:00   1779s] -----------------------------------------------------------------------------------------
[01/10 19:31:01   1780s] Processing average sequential pin duty cycle 
[01/10 19:31:01   1780s] 
[01/10 19:31:01   1780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 19:31:01   1780s] Summary for sequential cells identification: 
[01/10 19:31:01   1780s]   Identified SBFF number: 104
[01/10 19:31:01   1780s]   Identified MBFF number: 0
[01/10 19:31:01   1780s]   Identified SB Latch number: 0
[01/10 19:31:01   1780s]   Identified MB Latch number: 0
[01/10 19:31:01   1780s]   Not identified SBFF number: 16
[01/10 19:31:01   1780s]   Not identified MBFF number: 0
[01/10 19:31:01   1780s]   Not identified SB Latch number: 0
[01/10 19:31:01   1780s]   Not identified MB Latch number: 0
[01/10 19:31:01   1780s]   Number of sequential cells which are not FFs: 32
[01/10 19:31:01   1780s]  Visiting view : default_emulate_view
[01/10 19:31:01   1780s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:31:01   1780s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:31:01   1780s]  Visiting view : default_emulate_view
[01/10 19:31:01   1780s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/10 19:31:01   1780s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/10 19:31:01   1780s] TLC MultiMap info (StdDelay):
[01/10 19:31:01   1780s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/10 19:31:01   1780s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/10 19:31:01   1780s]  Setting StdDelay to: 38ps
[01/10 19:31:01   1780s] 
[01/10 19:31:01   1780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 19:31:04   1781s] <CMD> report_area > report_area_step15.txt
[01/10 19:31:11   1782s] <CMD> report_timing > report_timing_step15.txt
[01/10 19:32:04   1787s] <CMD> getMultiCpuUsage -localCpu
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -disable_rules -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -quiet -area
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -quiet -layer_range
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -check_only -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[01/10 19:32:04   1787s] <CMD> get_verify_drc_mode -limit -quiet
[01/10 19:32:14   1788s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
[01/10 19:32:14   1788s] <CMD> verify_drc
[01/10 19:32:14   1788s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[01/10 19:32:14   1788s] #-check_same_via_cell true               # bool, default=false, user setting
[01/10 19:32:14   1788s] #-report picorv32.drc.rpt                # string, default="", user setting
[01/10 19:32:14   1788s]  *** Starting Verify DRC (MEM: 4252.4) ***
[01/10 19:32:14   1788s] 
[01/10 19:32:14   1788s]   VERIFY DRC ...... Starting Verification
[01/10 19:32:14   1788s]   VERIFY DRC ...... Initializing
[01/10 19:32:14   1788s]   VERIFY DRC ...... Deleting Existing Violations
[01/10 19:32:14   1788s]   VERIFY DRC ...... Creating Sub-Areas
[01/10 19:32:14   1788s]   VERIFY DRC ...... Using new threading
[01/10 19:32:14   1788s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 78.720} 1 of 9
[01/10 19:32:15   1789s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[01/10 19:32:15   1789s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 78.720} 2 of 9
[01/10 19:32:15   1790s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[01/10 19:32:15   1790s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 249.400 78.720} 3 of 9
[01/10 19:32:16   1790s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[01/10 19:32:16   1790s]   VERIFY DRC ...... Sub-Area: {0.000 78.720 83.520 157.440} 4 of 9
[01/10 19:32:16   1791s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[01/10 19:32:16   1791s]   VERIFY DRC ...... Sub-Area: {83.520 78.720 167.040 157.440} 5 of 9
[01/10 19:32:17   1791s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[01/10 19:32:17   1791s]   VERIFY DRC ...... Sub-Area: {167.040 78.720 249.400 157.440} 6 of 9
[01/10 19:32:18   1792s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[01/10 19:32:18   1792s]   VERIFY DRC ...... Sub-Area: {0.000 157.440 83.520 233.510} 7 of 9
[01/10 19:32:18   1792s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[01/10 19:32:18   1792s]   VERIFY DRC ...... Sub-Area: {83.520 157.440 167.040 233.510} 8 of 9
[01/10 19:32:18   1793s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[01/10 19:32:18   1793s]   VERIFY DRC ...... Sub-Area: {167.040 157.440 249.400 233.510} 9 of 9
[01/10 19:32:19   1793s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[01/10 19:32:19   1793s] 
[01/10 19:32:19   1793s]   Verification Complete : 0 Viols.
[01/10 19:32:19   1793s] 
[01/10 19:32:19   1793s]  *** End Verify DRC (CPU: 0:00:04.8  ELAPSED TIME: 5.00  MEM: 0.0M) ***
[01/10 19:32:19   1793s] 
[01/10 19:32:19   1793s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[01/10 19:32:57   1797s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[01/10 19:32:57   1797s] VERIFY_CONNECTIVITY use new engine.
[01/10 19:32:57   1797s] 
[01/10 19:32:57   1797s] ******** Start: VERIFY CONNECTIVITY ********
[01/10 19:32:57   1797s] Start Time: Wed Jan 10 19:32:57 2024
[01/10 19:32:57   1797s] 
[01/10 19:32:57   1797s] Design Name: picorv32
[01/10 19:32:57   1797s] Database Units: 2000
[01/10 19:32:57   1797s] Design Boundary: (0.0000, 0.0000) (249.4000, 233.5100)
[01/10 19:32:57   1797s] Error Limit = 1000; Warning Limit = 50
[01/10 19:32:57   1797s] Check all nets
[01/10 19:32:58   1798s] **** 19:32:58 **** Processed 5000 nets.
[01/10 19:32:58   1798s] **** 19:32:58 **** Processed 10000 nets.
[01/10 19:32:58   1798s] 
[01/10 19:32:58   1798s] Begin Summary 
[01/10 19:32:58   1798s]   Found no problems or warnings.
[01/10 19:32:58   1798s] End Summary
[01/10 19:32:58   1798s] 
[01/10 19:32:58   1798s] End Time: Wed Jan 10 19:32:58 2024
[01/10 19:32:58   1798s] Time Elapsed: 0:00:01.0
[01/10 19:32:58   1798s] 
[01/10 19:32:58   1798s] ******** End: VERIFY CONNECTIVITY ********
[01/10 19:32:58   1798s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/10 19:32:58   1798s]   (CPU Time: 0:00:01.0  MEM: 0.000M)
[01/10 19:32:58   1798s] 
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
[01/10 19:35:11   1813s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
[01/10 19:35:42   1816s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
[01/10 19:36:22   1820s] <CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -net { VSS VDD }
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Value -2 out of range [-1, 2147483647]!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '2'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[01/10 19:36:22   1820s] **WARN: (from .metalfill_28825.conf) Unknown option '0'!
[01/10 19:36:22   1820s] **WARN: '0.0' is not an integer!
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] **WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[01/10 19:36:22   1820s] ************************
[01/10 19:36:22   1820s] Timing Aware on 
[01/10 19:36:22   1820s] P/G Nets: 75
[01/10 19:36:22   1820s] Signal Nets: 10602
[01/10 19:36:22   1820s] Clock Nets: 39
[01/10 19:36:22   1820s] ************************
[01/10 19:36:22   1821s] Density calculation ...... Slot :   1 of   1
[01/10 19:36:25   1823s] Density calculation ...... Slot :   1 of   1
[01/10 19:36:27   1825s] End of Density Calculation : cpu time : 0:00:04.4, real time : 0:00:04.0, peak mem : 4252.41 megs
[01/10 19:36:27   1825s] Process data during iteration   1 in region   0 of 1.
[01/10 19:36:29   1827s] End metal filling: cpu:  0:00:06.5,  real:  0:00:07.0,  peak mem:  4252.41  megs.
[01/10 19:36:35   1828s] <CMD> zoomBox -222.57450 -52.32400 576.37800 249.86550
[01/10 19:36:42   1829s] <CMD> zoomBox -178.11100 -29.55150 500.99900 227.30950
[01/10 19:37:27   1834s] <CMD> saveDesign picorv32_1
[01/10 19:37:27   1834s] The in-memory database contained RC information but was not saved. To save 
[01/10 19:37:27   1834s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/10 19:37:27   1834s] so it should only be saved when it is really desired.
[01/10 19:37:27   1834s] #% Begin save design ... (date=01/10 19:37:27, mem=2519.0M)
[01/10 19:37:27   1834s] % Begin Save ccopt configuration ... (date=01/10 19:37:27, mem=2519.0M)
[01/10 19:37:27   1835s] % End Save ccopt configuration ... (date=01/10 19:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.2M, current mem=2520.2M)
[01/10 19:37:27   1835s] % Begin Save netlist data ... (date=01/10 19:37:27, mem=2520.2M)
[01/10 19:37:27   1835s] Writing Binary DB to picorv32_1.dat/picorv32.v.bin in single-threaded mode...
[01/10 19:37:27   1835s] % End Save netlist data ... (date=01/10 19:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.2M, current mem=2520.2M)
[01/10 19:37:27   1835s] Saving symbol-table file ...
[01/10 19:37:28   1835s] Saving congestion map file picorv32_1.dat/picorv32.route.congmap.gz ...
[01/10 19:37:28   1835s] % Begin Save AAE data ... (date=01/10 19:37:28, mem=2520.5M)
[01/10 19:37:28   1835s] Saving AAE Data ...
[01/10 19:37:28   1835s] % End Save AAE data ... (date=01/10 19:37:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.6M, current mem=2520.6M)
[01/10 19:37:29   1835s] Saving preference file picorv32_1.dat/gui.pref.tcl ...
[01/10 19:37:29   1835s] Saving mode setting ...
[01/10 19:37:29   1835s] Saving global file ...
[01/10 19:37:29   1835s] % Begin Save floorplan data ... (date=01/10 19:37:29, mem=2521.3M)
[01/10 19:37:29   1835s] Saving floorplan file ...
[01/10 19:37:29   1835s] % End Save floorplan data ... (date=01/10 19:37:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=2521.4M, current mem=2521.4M)
[01/10 19:37:29   1835s] Saving PG file picorv32_1.dat/picorv32.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Jan 10 19:37:29 2024)
[01/10 19:37:30   1835s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3562.9M) ***
[01/10 19:37:30   1835s] Saving Drc markers ...
[01/10 19:37:30   1835s] ... No Drc file written since there is no markers found.
[01/10 19:37:30   1835s] % Begin Save placement data ... (date=01/10 19:37:30, mem=2521.7M)
[01/10 19:37:30   1835s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 19:37:30   1835s] Save Adaptive View Pruning View Names to Binary file
[01/10 19:37:30   1835s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3565.9M) ***
[01/10 19:37:30   1835s] % End Save placement data ... (date=01/10 19:37:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2521.8M, current mem=2521.8M)
[01/10 19:37:30   1835s] % Begin Save routing data ... (date=01/10 19:37:30, mem=2521.8M)
[01/10 19:37:30   1835s] Saving route file ...
[01/10 19:37:30   1836s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=3562.9M) ***
[01/10 19:37:30   1836s] % End Save routing data ... (date=01/10 19:37:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=2522.0M, current mem=2522.0M)
[01/10 19:37:30   1836s] Saving property file picorv32_1.dat/picorv32.prop
[01/10 19:37:30   1836s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3565.9M) ***
[01/10 19:37:31   1836s] #Saving pin access data to file picorv32_1.dat/picorv32.apa ...
[01/10 19:37:31   1836s] #
[01/10 19:37:31   1836s] Saving preRoute extracted patterns in file 'picorv32_1.dat/picorv32.techData.gz' ...
[01/10 19:37:31   1836s] Saving preRoute extraction data in directory 'picorv32_1.dat/extraction/' ...
[01/10 19:37:31   1836s] Checksum of RCGrid density data::132
[01/10 19:37:32   1836s] % Begin Save power constraints data ... (date=01/10 19:37:31, mem=2523.9M)
[01/10 19:37:32   1836s] % End Save power constraints data ... (date=01/10 19:37:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2523.9M, current mem=2523.9M)
[01/10 19:37:32   1837s] Generated self-contained design picorv32_1.dat
[01/10 19:37:32   1837s] #% End save design ... (date=01/10 19:37:32, total cpu=0:00:02.6, real=0:00:05.0, peak res=2526.6M, current mem=2526.6M)
[01/10 19:37:32   1837s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 19:37:32   1837s] 
[01/10 19:37:32   1837s] <CMD> saveDesign picorv32_1
[01/10 19:37:32   1837s] The in-memory database contained RC information but was not saved. To save 
[01/10 19:37:32   1837s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/10 19:37:32   1837s] so it should only be saved when it is really desired.
[01/10 19:37:32   1837s] #% Begin save design ... (date=01/10 19:37:32, mem=2526.6M)
[01/10 19:37:32   1837s] % Begin Save ccopt configuration ... (date=01/10 19:37:32, mem=2526.6M)
[01/10 19:37:33   1837s] % End Save ccopt configuration ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=2526.7M, current mem=2526.7M)
[01/10 19:37:33   1837s] % Begin Save netlist data ... (date=01/10 19:37:33, mem=2526.7M)
[01/10 19:37:33   1837s] Writing Binary DB to picorv32_1.dat.tmp/picorv32.v.bin in single-threaded mode...
[01/10 19:37:33   1837s] % End Save netlist data ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2526.7M, current mem=2526.7M)
[01/10 19:37:33   1837s] Saving symbol-table file ...
[01/10 19:37:33   1837s] Saving congestion map file picorv32_1.dat.tmp/picorv32.route.congmap.gz ...
[01/10 19:37:33   1837s] % Begin Save AAE data ... (date=01/10 19:37:33, mem=2526.7M)
[01/10 19:37:33   1837s] Saving AAE Data ...
[01/10 19:37:34   1838s] % End Save AAE data ... (date=01/10 19:37:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=2526.7M, current mem=2526.7M)
[01/10 19:37:34   1838s] Saving preference file picorv32_1.dat.tmp/gui.pref.tcl ...
[01/10 19:37:34   1838s] Saving mode setting ...
[01/10 19:37:34   1838s] Saving global file ...
[01/10 19:37:34   1838s] % Begin Save floorplan data ... (date=01/10 19:37:34, mem=2526.8M)
[01/10 19:37:34   1838s] Saving floorplan file ...
[01/10 19:37:35   1838s] % End Save floorplan data ... (date=01/10 19:37:35, total cpu=0:00:00.2, real=0:00:01.0, peak res=2526.8M, current mem=2526.8M)
[01/10 19:37:35   1838s] Saving PG file picorv32_1.dat.tmp/picorv32.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Jan 10 19:37:35 2024)
[01/10 19:37:35   1838s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3617.9M) ***
[01/10 19:37:35   1838s] Saving Drc markers ...
[01/10 19:37:35   1838s] ... No Drc file written since there is no markers found.
[01/10 19:37:35   1838s] % Begin Save placement data ... (date=01/10 19:37:35, mem=2526.8M)
[01/10 19:37:35   1838s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 19:37:35   1838s] Save Adaptive View Pruning View Names to Binary file
[01/10 19:37:35   1838s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3620.9M) ***
[01/10 19:37:35   1838s] % End Save placement data ... (date=01/10 19:37:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2526.8M, current mem=2526.8M)
[01/10 19:37:35   1838s] % Begin Save routing data ... (date=01/10 19:37:35, mem=2526.8M)
[01/10 19:37:35   1838s] Saving route file ...
[01/10 19:37:36   1838s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3617.9M) ***
[01/10 19:37:36   1838s] % End Save routing data ... (date=01/10 19:37:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=2526.8M, current mem=2526.8M)
[01/10 19:37:36   1838s] Saving property file picorv32_1.dat.tmp/picorv32.prop
[01/10 19:37:36   1838s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3620.9M) ***
[01/10 19:37:36   1838s] #Saving pin access data to file picorv32_1.dat.tmp/picorv32.apa ...
[01/10 19:37:37   1839s] #
[01/10 19:37:37   1839s] Saving preRoute extracted patterns in file 'picorv32_1.dat.tmp/picorv32.techData.gz' ...
[01/10 19:37:37   1839s] Saving preRoute extraction data in directory 'picorv32_1.dat.tmp/extraction/' ...
[01/10 19:37:37   1839s] Checksum of RCGrid density data::132
[01/10 19:37:37   1839s] % Begin Save power constraints data ... (date=01/10 19:37:37, mem=2526.8M)
[01/10 19:37:37   1839s] % End Save power constraints data ... (date=01/10 19:37:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2526.8M, current mem=2526.8M)
[01/10 19:37:38   1840s] Generated self-contained design picorv32_1.dat.tmp
[01/10 19:37:38   1840s] #% End save design ... (date=01/10 19:37:38, total cpu=0:00:02.6, real=0:00:06.0, peak res=2527.1M, current mem=2527.1M)
[01/10 19:37:38   1840s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 19:37:38   1840s] 
[01/10 19:42:08   1868s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Jan 10 19:42:08 2024
  Total CPU time:     0:31:28
  Total real time:    2:54:08
  Peak memory (main): 2980.04MB

[01/10 19:42:08   1868s] 
[01/10 19:42:08   1868s] *** Memory Usage v#1 (Current mem = 3638.973M, initial mem = 476.039M) ***
[01/10 19:42:08   1868s] 
[01/10 19:42:08   1868s] *** Summary of all messages that are not suppressed in this session:
[01/10 19:42:08   1868s] Severity  ID               Count  Summary                                  
[01/10 19:42:08   1868s] WARNING   IMPDF-1012         406  %s at ( %d %d ) on net '%s' has been fou...
[01/10 19:42:08   1868s] ERROR     IMPLF-3              1  Error found when processing LEF file '%s...
[01/10 19:42:08   1868s] ERROR     IMPLF-26             2  No technology information is defined in ...
[01/10 19:42:08   1868s] ERROR     IMPLF-53             1  The layer '%s' referenced %s is not foun...
[01/10 19:42:08   1868s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[01/10 19:42:08   1868s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/10 19:42:08   1868s] ERROR     IMPLF-328            5  The layer '%s' specified in macro pin '%...
[01/10 19:42:08   1868s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/10 19:42:08   1868s] WARNING   IMPLF-209            5  Cell '%s' has been found in db, no extra...
[01/10 19:42:08   1868s] WARNING   IMPTRN-1103          1  Cell (%d) %s's %s is less than %s.       
[01/10 19:42:08   1868s] WARNING   IMPFP-325            4  Floorplan of the design is resized. All ...
[01/10 19:42:08   1868s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[01/10 19:42:08   1868s] ERROR     IMPSYT-16013         1  Loading LEF file(s) failed, and has abor...
[01/10 19:42:08   1868s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[01/10 19:42:08   1868s] WARNING   IMPMF-141           11  Layer [%d] min_density(%f%%) is smaller ...
[01/10 19:42:08   1868s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/10 19:42:08   1868s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/10 19:42:08   1868s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[01/10 19:42:08   1868s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/10 19:42:08   1868s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/10 19:42:08   1868s] WARNING   IMPOPT-7320          2  Glitch fixing is enabled but glitch repo...
[01/10 19:42:08   1868s] ERROR     IMPOPT-6080          1  AAE-SI Optimization can only be turned o...
[01/10 19:42:08   1868s] WARNING   IMPCCOPT-5046       42  Net '%s' in clock tree '%s' has existing...
[01/10 19:42:08   1868s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[01/10 19:42:08   1868s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[01/10 19:42:08   1868s] WARNING   IMPCCOPT-1007       24  Did not meet the max transition constrai...
[01/10 19:42:08   1868s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[01/10 19:42:08   1868s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[01/10 19:42:08   1868s] WARNING   IMPPSP-1003         30  Found use of '%s'. This will continue to...
[01/10 19:42:08   1868s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/10 19:42:08   1868s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/10 19:42:08   1868s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/10 19:42:08   1868s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/10 19:42:08   1868s] *** Message Summary: 573 warning(s), 11 error(s)
[01/10 19:42:08   1868s] 
[01/10 19:42:08   1868s] --- Ending "Innovus" (totcpu=0:31:08, real=2:54:06, mem=3639.0M) ---
