
---------- Begin Simulation Statistics ----------
final_tick                                   46552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654792                       # Number of bytes of host memory used
host_op_rate                                   125899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              572519788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8862                       # Number of instructions simulated
sim_ops                                         10235                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46552500                       # Number of ticks simulated
system.cpu.committedInsts                        8862                       # Number of instructions committed
system.cpu.committedOps                         10235                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.506093                       # CPI: cycles per instruction
system.cpu.discardedOps                          1867                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           75165                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.095183                       # IPC: instructions per cycle
system.cpu.numCycles                            93105                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7076     69.14%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.44%     69.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.21%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1460     14.26%     84.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1633     15.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10235                       # Class of committed instruction
system.cpu.tickCycles                           17940                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3077                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1974                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               567                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1532                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     599                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             39.099217                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     260                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         2982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3005                       # number of overall hits
system.cpu.dcache.overall_hits::total            3005                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          248                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          268                       # number of overall misses
system.cpu.dcache.overall_misses::total           268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19427000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19427000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19427000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3273                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.081882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78334.677419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78334.677419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72488.805970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72488.805970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           59                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15967500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15967500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78357.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78357.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78657.635468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78657.635468                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8986000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8986000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.070431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77465.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77465.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.066788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76659.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76659.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10441000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10441000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79098.484848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79098.484848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80721.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80721.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.465116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.465116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1158000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1158000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.325581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.325581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           110.008154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.921569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   110.008154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.107430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.107430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.199219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13456                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                9661                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2188                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1412                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3160                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3160                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3160                       # number of overall hits
system.cpu.icache.overall_hits::total            3160                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33412000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33412000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33412000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33412000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.122953                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.122953                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.122953                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.122953                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75422.121896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75422.121896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75422.121896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75422.121896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          135                       # number of writebacks
system.cpu.icache.writebacks::total               135                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32969000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32969000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122953                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122953                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122953                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122953                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74422.121896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74422.121896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74422.121896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74422.121896                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3160                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3160                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33412000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33412000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.122953                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.122953                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75422.121896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75422.121896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74422.121896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74422.121896                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           177.252825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.133183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   177.252825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.346197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.346197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7649                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     46552500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                     8862                       # Number of Instructions committed
system.cpu.thread_0.numOps                      10235                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.demand_misses::.cpu.inst                417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                192                       # number of demand (read+write) misses
system.l2.demand_misses::total                    609                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               417                       # number of overall misses
system.l2.overall_misses::.cpu.data               192                       # number of overall misses
system.l2.overall_misses::total                   609                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     15594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47603500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32009500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     15594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47603500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941267                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941267                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76761.390887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81218.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76761.390887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81218.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78166.666667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              606                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     13559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     41340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     13559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41340000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.931373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.931373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66780.048077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71365.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68217.821782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66780.048077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71365.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68217.821782                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          125                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              125                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          125                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          125                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6257000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6257000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79202.531646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79202.531646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69202.531646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69202.531646                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76761.390887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76761.390887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66780.048077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66780.048077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.904000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82628.318584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82628.318584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8092500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8092500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.888000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72905.405405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72905.405405                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   307.989244                       # Cycle average of tags in use
system.l2.tags.total_refs                         769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.268977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       205.843966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       102.145279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.018494                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6782                       # Number of tag accesses
system.l2.tags.data_accesses                     6782                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000536500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1210                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       606                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   38784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    833.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      46473000                       # Total gap between requests
system.mem_ctrls.avgGap                      76688.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 571913431.072445154190                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 261210461.307126373053                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10739000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5725250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25814.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30132.89                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    571913431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    261210461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        833123892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    571913431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    571913431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    571913431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    261210461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       833123892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  606                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5101750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           16464250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8418.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27168.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 453                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   258.237762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   176.867934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.958245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           42     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           44     30.77%     60.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           28     19.58%     79.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      6.29%     86.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      4.20%     90.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      1.40%     91.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      2.80%     94.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.70%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            7      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 38784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              833.123892                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20834070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       331680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      27034605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   580.733688                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       697000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     44555500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     20487510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       623520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      27350520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.519897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1484000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     43768500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                527                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1212                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1212                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        38784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   38784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 606                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              706500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3238500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              79                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1021                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          408                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1429                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        13056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  50048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    622     96.14%     96.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      3.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                647                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     46552500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             526000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            664999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            306998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
