// Seed: 1360524333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8 = id_5, id_9;
  wire id_10;
  wire id_11;
  always $display;
  wire id_12;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 = id_3[1'h0];
    end
  end
  supply0 id_13 = -1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13,
      id_9,
      id_13,
      id_11,
      id_8,
      id_10,
      id_1,
      id_1,
      id_8,
      id_8,
      id_13,
      id_10,
      id_8,
      id_7,
      id_9,
      id_9,
      id_10,
      id_1
  );
  wire id_14;
  wire id_15;
  id_16(
      .id_0(1), .id_1(id_10), .id_2(id_7)
  );
  assign id_13 = -1;
endmodule
