.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT2_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set UART_tx__0__HSIOM_MASK, 0x0F000000
.set UART_tx__0__HSIOM_SHIFT, 24
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT2_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set UART_tx__0__MASK, 0x40
.set UART_tx__0__PC, CYREG_GPIO_PRT2_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT2_PC2
.set UART_tx__0__PORT, 2
.set UART_tx__0__PS, CYREG_GPIO_PRT2_PS
.set UART_tx__0__SHIFT, 6
.set UART_tx__DR, CYREG_GPIO_PRT2_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT2_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT2_INTR
.set UART_tx__MASK, 0x40
.set UART_tx__PC, CYREG_GPIO_PRT2_PC
.set UART_tx__PC2, CYREG_GPIO_PRT2_PC2
.set UART_tx__PORT, 2
.set UART_tx__PS, CYREG_GPIO_PRT2_PS
.set UART_tx__SHIFT, 6

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__0__PORT, 2
.set Pin_1__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__PORT, 2
.set Pin_1__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__SHIFT, 0

/* EC_INT */
.set EC_INT__0__DR, CYREG_GPIO_PRT2_DR
.set EC_INT__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set EC_INT__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set EC_INT__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set EC_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set EC_INT__0__HSIOM_MASK, 0x00000F00
.set EC_INT__0__HSIOM_SHIFT, 8
.set EC_INT__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set EC_INT__0__INTR, CYREG_GPIO_PRT2_INTR
.set EC_INT__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set EC_INT__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set EC_INT__0__MASK, 0x04
.set EC_INT__0__PC, CYREG_GPIO_PRT2_PC
.set EC_INT__0__PC2, CYREG_GPIO_PRT2_PC2
.set EC_INT__0__PORT, 2
.set EC_INT__0__PS, CYREG_GPIO_PRT2_PS
.set EC_INT__0__SHIFT, 2
.set EC_INT__DR, CYREG_GPIO_PRT2_DR
.set EC_INT__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set EC_INT__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set EC_INT__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set EC_INT__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set EC_INT__INTR, CYREG_GPIO_PRT2_INTR
.set EC_INT__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set EC_INT__INTSTAT, CYREG_GPIO_PRT2_INTR
.set EC_INT__MASK, 0x04
.set EC_INT__PC, CYREG_GPIO_PRT2_PC
.set EC_INT__PC2, CYREG_GPIO_PRT2_PC2
.set EC_INT__PORT, 2
.set EC_INT__PS, CYREG_GPIO_PRT2_PS
.set EC_INT__SHIFT, 2

/* HPD_P2 */
.set HPD_P2__0__DR, CYREG_GPIO_PRT3_DR
.set HPD_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HPD_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HPD_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HPD_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set HPD_P2__0__HSIOM_MASK, 0x000F0000
.set HPD_P2__0__HSIOM_SHIFT, 16
.set HPD_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HPD_P2__0__INTR, CYREG_GPIO_PRT3_INTR
.set HPD_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HPD_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HPD_P2__0__MASK, 0x10
.set HPD_P2__0__PC, CYREG_GPIO_PRT3_PC
.set HPD_P2__0__PC2, CYREG_GPIO_PRT3_PC2
.set HPD_P2__0__PORT, 3
.set HPD_P2__0__PS, CYREG_GPIO_PRT3_PS
.set HPD_P2__0__SHIFT, 4
.set HPD_P2__DR, CYREG_GPIO_PRT3_DR
.set HPD_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HPD_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HPD_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HPD_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HPD_P2__INTR, CYREG_GPIO_PRT3_INTR
.set HPD_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HPD_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HPD_P2__MASK, 0x10
.set HPD_P2__PC, CYREG_GPIO_PRT3_PC
.set HPD_P2__PC2, CYREG_GPIO_PRT3_PC2
.set HPD_P2__PORT, 3
.set HPD_P2__PS, CYREG_GPIO_PRT3_PS
.set HPD_P2__SHIFT, 4

/* HPI_IF_SCB */
.set HPI_IF_SCB__CMD_RESP_CTRL, CYREG_SCB0_CMD_RESP_CTRL
.set HPI_IF_SCB__CMD_RESP_STATUS, CYREG_SCB0_CMD_RESP_STATUS
.set HPI_IF_SCB__CTRL, CYREG_SCB0_CTRL
.set HPI_IF_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set HPI_IF_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set HPI_IF_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set HPI_IF_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set HPI_IF_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set HPI_IF_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set HPI_IF_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set HPI_IF_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set HPI_IF_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set HPI_IF_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set HPI_IF_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set HPI_IF_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set HPI_IF_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set HPI_IF_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set HPI_IF_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set HPI_IF_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set HPI_IF_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set HPI_IF_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set HPI_IF_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set HPI_IF_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set HPI_IF_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set HPI_IF_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set HPI_IF_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set HPI_IF_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set HPI_IF_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set HPI_IF_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set HPI_IF_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set HPI_IF_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set HPI_IF_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set HPI_IF_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set HPI_IF_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set HPI_IF_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set HPI_IF_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set HPI_IF_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set HPI_IF_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set HPI_IF_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set HPI_IF_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set HPI_IF_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set HPI_IF_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set HPI_IF_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set HPI_IF_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set HPI_IF_SCB__INTR_M, CYREG_SCB0_INTR_M
.set HPI_IF_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set HPI_IF_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set HPI_IF_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set HPI_IF_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set HPI_IF_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set HPI_IF_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set HPI_IF_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set HPI_IF_SCB__INTR_S, CYREG_SCB0_INTR_S
.set HPI_IF_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set HPI_IF_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set HPI_IF_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set HPI_IF_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set HPI_IF_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set HPI_IF_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set HPI_IF_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set HPI_IF_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set HPI_IF_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set HPI_IF_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set HPI_IF_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set HPI_IF_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set HPI_IF_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set HPI_IF_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set HPI_IF_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set HPI_IF_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set HPI_IF_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set HPI_IF_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set HPI_IF_SCB__SS0_POSISTION, 0
.set HPI_IF_SCB__SS1_POSISTION, 1
.set HPI_IF_SCB__SS2_POSISTION, 2
.set HPI_IF_SCB__SS3_POSISTION, 3
.set HPI_IF_SCB__STATUS, CYREG_SCB0_STATUS
.set HPI_IF_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set HPI_IF_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set HPI_IF_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set HPI_IF_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set HPI_IF_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set HPI_IF_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set HPI_IF_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set HPI_IF_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set HPI_IF_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* HPI_IF_SCB_IRQ */
.set HPI_IF_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set HPI_IF_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set HPI_IF_SCB_IRQ__INTC_MASK, 0x200
.set HPI_IF_SCB_IRQ__INTC_NUMBER, 9
.set HPI_IF_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set HPI_IF_SCB_IRQ__INTC_PRIOR_NUM, 3
.set HPI_IF_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set HPI_IF_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set HPI_IF_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* HPI_IF_SCBCLK */
.set HPI_IF_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set HPI_IF_SCBCLK__DIV_ID, 0x00000000
.set HPI_IF_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL0
.set HPI_IF_SCBCLK__PA_DIV_ID, 0x000000FF

/* HPI_IF_scl */
.set HPI_IF_scl__0__DR, CYREG_GPIO_PRT0_DR
.set HPI_IF_scl__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HPI_IF_scl__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HPI_IF_scl__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HPI_IF_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HPI_IF_scl__0__HSIOM_GPIO, 0
.set HPI_IF_scl__0__HSIOM_I2C, 15
.set HPI_IF_scl__0__HSIOM_I2C_SCL, 15
.set HPI_IF_scl__0__HSIOM_MASK, 0x000000F0
.set HPI_IF_scl__0__HSIOM_SHIFT, 4
.set HPI_IF_scl__0__HSIOM_SPI, 13
.set HPI_IF_scl__0__HSIOM_SPI_MISO, 13
.set HPI_IF_scl__0__HSIOM_UART, 10
.set HPI_IF_scl__0__HSIOM_UART_RTS, 10
.set HPI_IF_scl__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_scl__0__INTR, CYREG_GPIO_PRT0_INTR
.set HPI_IF_scl__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_scl__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HPI_IF_scl__0__MASK, 0x02
.set HPI_IF_scl__0__PC, CYREG_GPIO_PRT0_PC
.set HPI_IF_scl__0__PC2, CYREG_GPIO_PRT0_PC2
.set HPI_IF_scl__0__PORT, 0
.set HPI_IF_scl__0__PS, CYREG_GPIO_PRT0_PS
.set HPI_IF_scl__0__SHIFT, 1
.set HPI_IF_scl__DR, CYREG_GPIO_PRT0_DR
.set HPI_IF_scl__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HPI_IF_scl__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HPI_IF_scl__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HPI_IF_scl__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_scl__INTR, CYREG_GPIO_PRT0_INTR
.set HPI_IF_scl__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_scl__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HPI_IF_scl__MASK, 0x02
.set HPI_IF_scl__PC, CYREG_GPIO_PRT0_PC
.set HPI_IF_scl__PC2, CYREG_GPIO_PRT0_PC2
.set HPI_IF_scl__PORT, 0
.set HPI_IF_scl__PS, CYREG_GPIO_PRT0_PS
.set HPI_IF_scl__SHIFT, 1

/* HPI_IF_sda */
.set HPI_IF_sda__0__DR, CYREG_GPIO_PRT0_DR
.set HPI_IF_sda__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HPI_IF_sda__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HPI_IF_sda__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HPI_IF_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HPI_IF_sda__0__HSIOM_GPIO, 0
.set HPI_IF_sda__0__HSIOM_I2C, 15
.set HPI_IF_sda__0__HSIOM_I2C_SDA, 15
.set HPI_IF_sda__0__HSIOM_MASK, 0x0000000F
.set HPI_IF_sda__0__HSIOM_SHIFT, 0
.set HPI_IF_sda__0__HSIOM_SPI, 13
.set HPI_IF_sda__0__HSIOM_SPI_SELECT0, 13
.set HPI_IF_sda__0__HSIOM_UART, 10
.set HPI_IF_sda__0__HSIOM_UART_CTS, 10
.set HPI_IF_sda__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_sda__0__INTR, CYREG_GPIO_PRT0_INTR
.set HPI_IF_sda__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_sda__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HPI_IF_sda__0__MASK, 0x01
.set HPI_IF_sda__0__PC, CYREG_GPIO_PRT0_PC
.set HPI_IF_sda__0__PC2, CYREG_GPIO_PRT0_PC2
.set HPI_IF_sda__0__PORT, 0
.set HPI_IF_sda__0__PS, CYREG_GPIO_PRT0_PS
.set HPI_IF_sda__0__SHIFT, 0
.set HPI_IF_sda__DR, CYREG_GPIO_PRT0_DR
.set HPI_IF_sda__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HPI_IF_sda__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HPI_IF_sda__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HPI_IF_sda__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_sda__INTR, CYREG_GPIO_PRT0_INTR
.set HPI_IF_sda__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HPI_IF_sda__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HPI_IF_sda__MASK, 0x01
.set HPI_IF_sda__PC, CYREG_GPIO_PRT0_PC
.set HPI_IF_sda__PC2, CYREG_GPIO_PRT0_PC2
.set HPI_IF_sda__PORT, 0
.set HPI_IF_sda__PS, CYREG_GPIO_PRT0_PS
.set HPI_IF_sda__SHIFT, 0

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set Clock_1__DIV_ID, 0x00000005
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_8_CTL5
.set Clock_1__PA_DIV_ID, 0x000000FF

/* I2C_CFG */
.set I2C_CFG__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_CFG__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_CFG__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_CFG__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_CFG__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_CFG__0__HSIOM_MASK, 0x0F000000
.set I2C_CFG__0__HSIOM_SHIFT, 24
.set I2C_CFG__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_CFG__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_CFG__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_CFG__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_CFG__0__MASK, 0x40
.set I2C_CFG__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_CFG__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_CFG__0__PORT, 3
.set I2C_CFG__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_CFG__0__SHIFT, 6
.set I2C_CFG__DR, CYREG_GPIO_PRT3_DR
.set I2C_CFG__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_CFG__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_CFG__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_CFG__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_CFG__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_CFG__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_CFG__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_CFG__MASK, 0x40
.set I2C_CFG__PC, CYREG_GPIO_PRT3_PC
.set I2C_CFG__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_CFG__PORT, 3
.set I2C_CFG__PS, CYREG_GPIO_PRT3_PS
.set I2C_CFG__SHIFT, 6

/* hpd_isr */
.set hpd_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set hpd_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set hpd_isr__INTC_MASK, 0x10000
.set hpd_isr__INTC_NUMBER, 16
.set hpd_isr__INTC_PRIOR_MASK, 0xC0
.set hpd_isr__INTC_PRIOR_NUM, 3
.set hpd_isr__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set hpd_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set hpd_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MUX_CTRL_SCB */
.set MUX_CTRL_SCB__CMD_RESP_CTRL, CYREG_SCB3_CMD_RESP_CTRL
.set MUX_CTRL_SCB__CMD_RESP_STATUS, CYREG_SCB3_CMD_RESP_STATUS
.set MUX_CTRL_SCB__CTRL, CYREG_SCB3_CTRL
.set MUX_CTRL_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set MUX_CTRL_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set MUX_CTRL_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set MUX_CTRL_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set MUX_CTRL_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set MUX_CTRL_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set MUX_CTRL_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set MUX_CTRL_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set MUX_CTRL_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set MUX_CTRL_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set MUX_CTRL_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set MUX_CTRL_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set MUX_CTRL_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set MUX_CTRL_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set MUX_CTRL_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set MUX_CTRL_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set MUX_CTRL_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set MUX_CTRL_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set MUX_CTRL_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set MUX_CTRL_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set MUX_CTRL_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set MUX_CTRL_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set MUX_CTRL_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set MUX_CTRL_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set MUX_CTRL_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set MUX_CTRL_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set MUX_CTRL_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set MUX_CTRL_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set MUX_CTRL_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set MUX_CTRL_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set MUX_CTRL_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set MUX_CTRL_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set MUX_CTRL_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set MUX_CTRL_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set MUX_CTRL_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set MUX_CTRL_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set MUX_CTRL_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set MUX_CTRL_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set MUX_CTRL_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set MUX_CTRL_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set MUX_CTRL_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set MUX_CTRL_SCB__INTR_M, CYREG_SCB3_INTR_M
.set MUX_CTRL_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set MUX_CTRL_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set MUX_CTRL_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set MUX_CTRL_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set MUX_CTRL_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set MUX_CTRL_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set MUX_CTRL_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set MUX_CTRL_SCB__INTR_S, CYREG_SCB3_INTR_S
.set MUX_CTRL_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set MUX_CTRL_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set MUX_CTRL_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set MUX_CTRL_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set MUX_CTRL_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set MUX_CTRL_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set MUX_CTRL_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set MUX_CTRL_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set MUX_CTRL_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set MUX_CTRL_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set MUX_CTRL_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set MUX_CTRL_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set MUX_CTRL_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set MUX_CTRL_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set MUX_CTRL_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set MUX_CTRL_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set MUX_CTRL_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set MUX_CTRL_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set MUX_CTRL_SCB__SS0_POSISTION, 0
.set MUX_CTRL_SCB__SS1_POSISTION, 1
.set MUX_CTRL_SCB__SS2_POSISTION, 2
.set MUX_CTRL_SCB__SS3_POSISTION, 3
.set MUX_CTRL_SCB__STATUS, CYREG_SCB3_STATUS
.set MUX_CTRL_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set MUX_CTRL_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set MUX_CTRL_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set MUX_CTRL_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set MUX_CTRL_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set MUX_CTRL_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set MUX_CTRL_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set MUX_CTRL_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set MUX_CTRL_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL

/* MUX_CTRL_SCB_IRQ */
.set MUX_CTRL_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MUX_CTRL_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MUX_CTRL_SCB_IRQ__INTC_MASK, 0x1000
.set MUX_CTRL_SCB_IRQ__INTC_NUMBER, 12
.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_NUM, 3
.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set MUX_CTRL_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MUX_CTRL_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MUX_CTRL_SCBCLK */
.set MUX_CTRL_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set MUX_CTRL_SCBCLK__DIV_ID, 0x00000003
.set MUX_CTRL_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL3
.set MUX_CTRL_SCBCLK__PA_DIV_ID, 0x000000FF

/* MUX_CTRL_scl */
.set MUX_CTRL_scl__0__DR, CYREG_GPIO_PRT3_DR
.set MUX_CTRL_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MUX_CTRL_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MUX_CTRL_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MUX_CTRL_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MUX_CTRL_scl__0__HSIOM_GPIO, 0
.set MUX_CTRL_scl__0__HSIOM_I2C, 15
.set MUX_CTRL_scl__0__HSIOM_I2C_SCL, 15
.set MUX_CTRL_scl__0__HSIOM_MASK, 0x0000F000
.set MUX_CTRL_scl__0__HSIOM_SHIFT, 12
.set MUX_CTRL_scl__0__HSIOM_SPI, 13
.set MUX_CTRL_scl__0__HSIOM_SPI_MISO, 13
.set MUX_CTRL_scl__0__HSIOM_UART, 10
.set MUX_CTRL_scl__0__HSIOM_UART_RX, 10
.set MUX_CTRL_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_scl__0__INTR, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_scl__0__MASK, 0x08
.set MUX_CTRL_scl__0__PC, CYREG_GPIO_PRT3_PC
.set MUX_CTRL_scl__0__PC2, CYREG_GPIO_PRT3_PC2
.set MUX_CTRL_scl__0__PORT, 3
.set MUX_CTRL_scl__0__PS, CYREG_GPIO_PRT3_PS
.set MUX_CTRL_scl__0__SHIFT, 3
.set MUX_CTRL_scl__DR, CYREG_GPIO_PRT3_DR
.set MUX_CTRL_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MUX_CTRL_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MUX_CTRL_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MUX_CTRL_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_scl__INTR, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_scl__MASK, 0x08
.set MUX_CTRL_scl__PC, CYREG_GPIO_PRT3_PC
.set MUX_CTRL_scl__PC2, CYREG_GPIO_PRT3_PC2
.set MUX_CTRL_scl__PORT, 3
.set MUX_CTRL_scl__PS, CYREG_GPIO_PRT3_PS
.set MUX_CTRL_scl__SHIFT, 3

/* MUX_CTRL_sda */
.set MUX_CTRL_sda__0__DR, CYREG_GPIO_PRT3_DR
.set MUX_CTRL_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MUX_CTRL_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MUX_CTRL_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MUX_CTRL_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MUX_CTRL_sda__0__HSIOM_GPIO, 0
.set MUX_CTRL_sda__0__HSIOM_I2C, 15
.set MUX_CTRL_sda__0__HSIOM_I2C_SDA, 15
.set MUX_CTRL_sda__0__HSIOM_MASK, 0x00000F00
.set MUX_CTRL_sda__0__HSIOM_SHIFT, 8
.set MUX_CTRL_sda__0__HSIOM_SPI, 13
.set MUX_CTRL_sda__0__HSIOM_SPI_MOSI, 13
.set MUX_CTRL_sda__0__HSIOM_UART, 10
.set MUX_CTRL_sda__0__HSIOM_UART_TX, 10
.set MUX_CTRL_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_sda__0__INTR, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_sda__0__MASK, 0x04
.set MUX_CTRL_sda__0__PC, CYREG_GPIO_PRT3_PC
.set MUX_CTRL_sda__0__PC2, CYREG_GPIO_PRT3_PC2
.set MUX_CTRL_sda__0__PORT, 3
.set MUX_CTRL_sda__0__PS, CYREG_GPIO_PRT3_PS
.set MUX_CTRL_sda__0__SHIFT, 2
.set MUX_CTRL_sda__DR, CYREG_GPIO_PRT3_DR
.set MUX_CTRL_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MUX_CTRL_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MUX_CTRL_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MUX_CTRL_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_sda__INTR, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MUX_CTRL_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MUX_CTRL_sda__MASK, 0x04
.set MUX_CTRL_sda__PC, CYREG_GPIO_PRT3_PC
.set MUX_CTRL_sda__PC2, CYREG_GPIO_PRT3_PC2
.set MUX_CTRL_sda__PORT, 3
.set MUX_CTRL_sda__PS, CYREG_GPIO_PRT3_PS
.set MUX_CTRL_sda__SHIFT, 2

/* VSEL1_P2 */
.set VSEL1_P2__0__DR, CYREG_GPIO_PRT1_DR
.set VSEL1_P2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VSEL1_P2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VSEL1_P2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VSEL1_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set VSEL1_P2__0__HSIOM_MASK, 0x0000000F
.set VSEL1_P2__0__HSIOM_SHIFT, 0
.set VSEL1_P2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VSEL1_P2__0__INTR, CYREG_GPIO_PRT1_INTR
.set VSEL1_P2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VSEL1_P2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VSEL1_P2__0__MASK, 0x01
.set VSEL1_P2__0__PC, CYREG_GPIO_PRT1_PC
.set VSEL1_P2__0__PC2, CYREG_GPIO_PRT1_PC2
.set VSEL1_P2__0__PORT, 1
.set VSEL1_P2__0__PS, CYREG_GPIO_PRT1_PS
.set VSEL1_P2__0__SHIFT, 0
.set VSEL1_P2__DR, CYREG_GPIO_PRT1_DR
.set VSEL1_P2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VSEL1_P2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VSEL1_P2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VSEL1_P2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VSEL1_P2__INTR, CYREG_GPIO_PRT1_INTR
.set VSEL1_P2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VSEL1_P2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VSEL1_P2__MASK, 0x01
.set VSEL1_P2__PC, CYREG_GPIO_PRT1_PC
.set VSEL1_P2__PC2, CYREG_GPIO_PRT1_PC2
.set VSEL1_P2__PORT, 1
.set VSEL1_P2__PS, CYREG_GPIO_PRT1_PS
.set VSEL1_P2__SHIFT, 0

/* VSEL2_P2 */
.set VSEL2_P2__0__DR, CYREG_GPIO_PRT3_DR
.set VSEL2_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VSEL2_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VSEL2_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VSEL2_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set VSEL2_P2__0__HSIOM_MASK, 0x000000F0
.set VSEL2_P2__0__HSIOM_SHIFT, 4
.set VSEL2_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VSEL2_P2__0__INTR, CYREG_GPIO_PRT3_INTR
.set VSEL2_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VSEL2_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VSEL2_P2__0__MASK, 0x02
.set VSEL2_P2__0__PC, CYREG_GPIO_PRT3_PC
.set VSEL2_P2__0__PC2, CYREG_GPIO_PRT3_PC2
.set VSEL2_P2__0__PORT, 3
.set VSEL2_P2__0__PS, CYREG_GPIO_PRT3_PS
.set VSEL2_P2__0__SHIFT, 1
.set VSEL2_P2__DR, CYREG_GPIO_PRT3_DR
.set VSEL2_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VSEL2_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VSEL2_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VSEL2_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VSEL2_P2__INTR, CYREG_GPIO_PRT3_INTR
.set VSEL2_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VSEL2_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VSEL2_P2__MASK, 0x02
.set VSEL2_P2__PC, CYREG_GPIO_PRT3_PC
.set VSEL2_P2__PC2, CYREG_GPIO_PRT3_PC2
.set VSEL2_P2__PORT, 3
.set VSEL2_P2__PS, CYREG_GPIO_PRT3_PS
.set VSEL2_P2__SHIFT, 1

/* HPD_Timer_cy_m0s8_tcpwm_1 */
.set HPD_Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set HPD_Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set HPD_Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set HPD_Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set HPD_Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set HPD_Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set HPD_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set HPD_Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* VBUS_MON_P2 */
.set VBUS_MON_P2__0__DR, CYREG_GPIO_PRT4_DR
.set VBUS_MON_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_MON_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_MON_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_MON_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set VBUS_MON_P2__0__HSIOM_MASK, 0x0000000F
.set VBUS_MON_P2__0__HSIOM_SHIFT, 0
.set VBUS_MON_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_MON_P2__0__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_MON_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_MON_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_MON_P2__0__MASK, 0x01
.set VBUS_MON_P2__0__PC, CYREG_GPIO_PRT4_PC
.set VBUS_MON_P2__0__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_MON_P2__0__PORT, 4
.set VBUS_MON_P2__0__PS, CYREG_GPIO_PRT4_PS
.set VBUS_MON_P2__0__SHIFT, 0
.set VBUS_MON_P2__DR, CYREG_GPIO_PRT4_DR
.set VBUS_MON_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_MON_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_MON_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_MON_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_MON_P2__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_MON_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_MON_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_MON_P2__MASK, 0x01
.set VBUS_MON_P2__PC, CYREG_GPIO_PRT4_PC
.set VBUS_MON_P2__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_MON_P2__PORT, 4
.set VBUS_MON_P2__PS, CYREG_GPIO_PRT4_PS
.set VBUS_MON_P2__SHIFT, 0

/* OCP_FAULT_P1 */
.set OCP_FAULT_P1__0__DR, CYREG_GPIO_PRT1_DR
.set OCP_FAULT_P1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OCP_FAULT_P1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OCP_FAULT_P1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OCP_FAULT_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OCP_FAULT_P1__0__HSIOM_MASK, 0x000F0000
.set OCP_FAULT_P1__0__HSIOM_SHIFT, 16
.set OCP_FAULT_P1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OCP_FAULT_P1__0__INTR, CYREG_GPIO_PRT1_INTR
.set OCP_FAULT_P1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OCP_FAULT_P1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OCP_FAULT_P1__0__MASK, 0x10
.set OCP_FAULT_P1__0__PC, CYREG_GPIO_PRT1_PC
.set OCP_FAULT_P1__0__PC2, CYREG_GPIO_PRT1_PC2
.set OCP_FAULT_P1__0__PORT, 1
.set OCP_FAULT_P1__0__PS, CYREG_GPIO_PRT1_PS
.set OCP_FAULT_P1__0__SHIFT, 4
.set OCP_FAULT_P1__DR, CYREG_GPIO_PRT1_DR
.set OCP_FAULT_P1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OCP_FAULT_P1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OCP_FAULT_P1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OCP_FAULT_P1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OCP_FAULT_P1__INTR, CYREG_GPIO_PRT1_INTR
.set OCP_FAULT_P1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OCP_FAULT_P1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OCP_FAULT_P1__MASK, 0x10
.set OCP_FAULT_P1__PC, CYREG_GPIO_PRT1_PC
.set OCP_FAULT_P1__PC2, CYREG_GPIO_PRT1_PC2
.set OCP_FAULT_P1__PORT, 1
.set OCP_FAULT_P1__PS, CYREG_GPIO_PRT1_PS
.set OCP_FAULT_P1__SHIFT, 4

/* OCP_FAULT_P2 */
.set OCP_FAULT_P2__0__DR, CYREG_GPIO_PRT3_DR
.set OCP_FAULT_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set OCP_FAULT_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set OCP_FAULT_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set OCP_FAULT_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set OCP_FAULT_P2__0__HSIOM_MASK, 0x00F00000
.set OCP_FAULT_P2__0__HSIOM_SHIFT, 20
.set OCP_FAULT_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set OCP_FAULT_P2__0__INTR, CYREG_GPIO_PRT3_INTR
.set OCP_FAULT_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set OCP_FAULT_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set OCP_FAULT_P2__0__MASK, 0x20
.set OCP_FAULT_P2__0__PC, CYREG_GPIO_PRT3_PC
.set OCP_FAULT_P2__0__PC2, CYREG_GPIO_PRT3_PC2
.set OCP_FAULT_P2__0__PORT, 3
.set OCP_FAULT_P2__0__PS, CYREG_GPIO_PRT3_PS
.set OCP_FAULT_P2__0__SHIFT, 5
.set OCP_FAULT_P2__DR, CYREG_GPIO_PRT3_DR
.set OCP_FAULT_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set OCP_FAULT_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set OCP_FAULT_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set OCP_FAULT_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set OCP_FAULT_P2__INTR, CYREG_GPIO_PRT3_INTR
.set OCP_FAULT_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set OCP_FAULT_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set OCP_FAULT_P2__MASK, 0x20
.set OCP_FAULT_P2__PC, CYREG_GPIO_PRT3_PC
.set OCP_FAULT_P2__PC2, CYREG_GPIO_PRT3_PC2
.set OCP_FAULT_P2__PORT, 3
.set OCP_FAULT_P2__PS, CYREG_GPIO_PRT3_PS
.set OCP_FAULT_P2__SHIFT, 5

/* VCONN_MON_P1 */
.set VCONN_MON_P1__0__DR, CYREG_GPIO_PRT2_DR
.set VCONN_MON_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VCONN_MON_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VCONN_MON_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VCONN_MON_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VCONN_MON_P1__0__HSIOM_MASK, 0x000F0000
.set VCONN_MON_P1__0__HSIOM_SHIFT, 16
.set VCONN_MON_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VCONN_MON_P1__0__INTR, CYREG_GPIO_PRT2_INTR
.set VCONN_MON_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VCONN_MON_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VCONN_MON_P1__0__MASK, 0x10
.set VCONN_MON_P1__0__PC, CYREG_GPIO_PRT2_PC
.set VCONN_MON_P1__0__PC2, CYREG_GPIO_PRT2_PC2
.set VCONN_MON_P1__0__PORT, 2
.set VCONN_MON_P1__0__PS, CYREG_GPIO_PRT2_PS
.set VCONN_MON_P1__0__SHIFT, 4
.set VCONN_MON_P1__DR, CYREG_GPIO_PRT2_DR
.set VCONN_MON_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VCONN_MON_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VCONN_MON_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VCONN_MON_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VCONN_MON_P1__INTR, CYREG_GPIO_PRT2_INTR
.set VCONN_MON_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VCONN_MON_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VCONN_MON_P1__MASK, 0x10
.set VCONN_MON_P1__PC, CYREG_GPIO_PRT2_PC
.set VCONN_MON_P1__PC2, CYREG_GPIO_PRT2_PC2
.set VCONN_MON_P1__PORT, 2
.set VCONN_MON_P1__PS, CYREG_GPIO_PRT2_PS
.set VCONN_MON_P1__SHIFT, 4

/* VCONN_MON_P2 */
.set VCONN_MON_P2__0__DR, CYREG_GPIO_PRT3_DR
.set VCONN_MON_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VCONN_MON_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VCONN_MON_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VCONN_MON_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set VCONN_MON_P2__0__HSIOM_MASK, 0xF0000000
.set VCONN_MON_P2__0__HSIOM_SHIFT, 28
.set VCONN_MON_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VCONN_MON_P2__0__INTR, CYREG_GPIO_PRT3_INTR
.set VCONN_MON_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VCONN_MON_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VCONN_MON_P2__0__MASK, 0x80
.set VCONN_MON_P2__0__PC, CYREG_GPIO_PRT3_PC
.set VCONN_MON_P2__0__PC2, CYREG_GPIO_PRT3_PC2
.set VCONN_MON_P2__0__PORT, 3
.set VCONN_MON_P2__0__PS, CYREG_GPIO_PRT3_PS
.set VCONN_MON_P2__0__SHIFT, 7
.set VCONN_MON_P2__DR, CYREG_GPIO_PRT3_DR
.set VCONN_MON_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VCONN_MON_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VCONN_MON_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VCONN_MON_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VCONN_MON_P2__INTR, CYREG_GPIO_PRT3_INTR
.set VCONN_MON_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VCONN_MON_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VCONN_MON_P2__MASK, 0x80
.set VCONN_MON_P2__PC, CYREG_GPIO_PRT3_PC
.set VCONN_MON_P2__PC2, CYREG_GPIO_PRT3_PC2
.set VCONN_MON_P2__PORT, 3
.set VCONN_MON_P2__PS, CYREG_GPIO_PRT3_PS
.set VCONN_MON_P2__SHIFT, 7

/* VBUS_C_CTRL_P2 */
.set VBUS_C_CTRL_P2__0__DR, CYREG_GPIO_PRT4_DR
.set VBUS_C_CTRL_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_C_CTRL_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_C_CTRL_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_C_CTRL_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set VBUS_C_CTRL_P2__0__HSIOM_MASK, 0x000000F0
.set VBUS_C_CTRL_P2__0__HSIOM_SHIFT, 4
.set VBUS_C_CTRL_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_C_CTRL_P2__0__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_C_CTRL_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_C_CTRL_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_C_CTRL_P2__0__MASK, 0x02
.set VBUS_C_CTRL_P2__0__PC, CYREG_GPIO_PRT4_PC
.set VBUS_C_CTRL_P2__0__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_C_CTRL_P2__0__PORT, 4
.set VBUS_C_CTRL_P2__0__PS, CYREG_GPIO_PRT4_PS
.set VBUS_C_CTRL_P2__0__SHIFT, 1
.set VBUS_C_CTRL_P2__DR, CYREG_GPIO_PRT4_DR
.set VBUS_C_CTRL_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_C_CTRL_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_C_CTRL_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_C_CTRL_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_C_CTRL_P2__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_C_CTRL_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_C_CTRL_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_C_CTRL_P2__MASK, 0x02
.set VBUS_C_CTRL_P2__PC, CYREG_GPIO_PRT4_PC
.set VBUS_C_CTRL_P2__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_C_CTRL_P2__PORT, 4
.set VBUS_C_CTRL_P2__PS, CYREG_GPIO_PRT4_PS
.set VBUS_C_CTRL_P2__SHIFT, 1

/* VBUS_P_CTRL_P2 */
.set VBUS_P_CTRL_P2__0__DR, CYREG_GPIO_PRT4_DR
.set VBUS_P_CTRL_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_P_CTRL_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_P_CTRL_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_P_CTRL_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set VBUS_P_CTRL_P2__0__HSIOM_MASK, 0x00000F00
.set VBUS_P_CTRL_P2__0__HSIOM_SHIFT, 8
.set VBUS_P_CTRL_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_P_CTRL_P2__0__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_P_CTRL_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_P_CTRL_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_P_CTRL_P2__0__MASK, 0x04
.set VBUS_P_CTRL_P2__0__PC, CYREG_GPIO_PRT4_PC
.set VBUS_P_CTRL_P2__0__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_P_CTRL_P2__0__PORT, 4
.set VBUS_P_CTRL_P2__0__PS, CYREG_GPIO_PRT4_PS
.set VBUS_P_CTRL_P2__0__SHIFT, 2
.set VBUS_P_CTRL_P2__DR, CYREG_GPIO_PRT4_DR
.set VBUS_P_CTRL_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_P_CTRL_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_P_CTRL_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_P_CTRL_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_P_CTRL_P2__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_P_CTRL_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_P_CTRL_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_P_CTRL_P2__MASK, 0x04
.set VBUS_P_CTRL_P2__PC, CYREG_GPIO_PRT4_PC
.set VBUS_P_CTRL_P2__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_P_CTRL_P2__PORT, 4
.set VBUS_P_CTRL_P2__PS, CYREG_GPIO_PRT4_PS
.set VBUS_P_CTRL_P2__SHIFT, 2

/* VBUS_OVP_TRIP_P1 */
.set VBUS_OVP_TRIP_P1__0__DR, CYREG_GPIO_PRT2_DR
.set VBUS_OVP_TRIP_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VBUS_OVP_TRIP_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VBUS_OVP_TRIP_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VBUS_OVP_TRIP_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VBUS_OVP_TRIP_P1__0__HSIOM_MASK, 0x000000F0
.set VBUS_OVP_TRIP_P1__0__HSIOM_SHIFT, 4
.set VBUS_OVP_TRIP_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_OVP_TRIP_P1__0__INTR, CYREG_GPIO_PRT2_INTR
.set VBUS_OVP_TRIP_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_OVP_TRIP_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VBUS_OVP_TRIP_P1__0__MASK, 0x02
.set VBUS_OVP_TRIP_P1__0__PC, CYREG_GPIO_PRT2_PC
.set VBUS_OVP_TRIP_P1__0__PC2, CYREG_GPIO_PRT2_PC2
.set VBUS_OVP_TRIP_P1__0__PORT, 2
.set VBUS_OVP_TRIP_P1__0__PS, CYREG_GPIO_PRT2_PS
.set VBUS_OVP_TRIP_P1__0__SHIFT, 1
.set VBUS_OVP_TRIP_P1__DR, CYREG_GPIO_PRT2_DR
.set VBUS_OVP_TRIP_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VBUS_OVP_TRIP_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VBUS_OVP_TRIP_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VBUS_OVP_TRIP_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_OVP_TRIP_P1__INTR, CYREG_GPIO_PRT2_INTR
.set VBUS_OVP_TRIP_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_OVP_TRIP_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VBUS_OVP_TRIP_P1__MASK, 0x02
.set VBUS_OVP_TRIP_P1__PC, CYREG_GPIO_PRT2_PC
.set VBUS_OVP_TRIP_P1__PC2, CYREG_GPIO_PRT2_PC2
.set VBUS_OVP_TRIP_P1__PORT, 2
.set VBUS_OVP_TRIP_P1__PS, CYREG_GPIO_PRT2_PS
.set VBUS_OVP_TRIP_P1__SHIFT, 1

/* VBUS_OVP_TRIP_P2 */
.set VBUS_OVP_TRIP_P2__0__DR, CYREG_GPIO_PRT3_DR
.set VBUS_OVP_TRIP_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VBUS_OVP_TRIP_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VBUS_OVP_TRIP_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VBUS_OVP_TRIP_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set VBUS_OVP_TRIP_P2__0__HSIOM_MASK, 0x0000000F
.set VBUS_OVP_TRIP_P2__0__HSIOM_SHIFT, 0
.set VBUS_OVP_TRIP_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VBUS_OVP_TRIP_P2__0__INTR, CYREG_GPIO_PRT3_INTR
.set VBUS_OVP_TRIP_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VBUS_OVP_TRIP_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VBUS_OVP_TRIP_P2__0__MASK, 0x01
.set VBUS_OVP_TRIP_P2__0__PC, CYREG_GPIO_PRT3_PC
.set VBUS_OVP_TRIP_P2__0__PC2, CYREG_GPIO_PRT3_PC2
.set VBUS_OVP_TRIP_P2__0__PORT, 3
.set VBUS_OVP_TRIP_P2__0__PS, CYREG_GPIO_PRT3_PS
.set VBUS_OVP_TRIP_P2__0__SHIFT, 0
.set VBUS_OVP_TRIP_P2__DR, CYREG_GPIO_PRT3_DR
.set VBUS_OVP_TRIP_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VBUS_OVP_TRIP_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VBUS_OVP_TRIP_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VBUS_OVP_TRIP_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VBUS_OVP_TRIP_P2__INTR, CYREG_GPIO_PRT3_INTR
.set VBUS_OVP_TRIP_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VBUS_OVP_TRIP_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VBUS_OVP_TRIP_P2__MASK, 0x01
.set VBUS_OVP_TRIP_P2__PC, CYREG_GPIO_PRT3_PC
.set VBUS_OVP_TRIP_P2__PC2, CYREG_GPIO_PRT3_PC2
.set VBUS_OVP_TRIP_P2__PORT, 3
.set VBUS_OVP_TRIP_P2__PS, CYREG_GPIO_PRT3_PS
.set VBUS_OVP_TRIP_P2__SHIFT, 0

/* PDSS_PORT0_RX_CLK */
.set PDSS_PORT0_RX_CLK__DIV_ID, 0x00000001
.set PDSS_PORT0_RX_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL1
.set PDSS_PORT0_RX_CLK__PA_DIV_ID, 0x000000FF

/* PDSS_PORT0_TX_CLK */
.set PDSS_PORT0_TX_CLK__DIV_ID, 0x00000041
.set PDSS_PORT0_TX_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set PDSS_PORT0_TX_CLK__PA_DIV_ID, 0x000000FF

/* PDSS_PORT1_RX_CLK */
.set PDSS_PORT1_RX_CLK__DIV_ID, 0x00000002
.set PDSS_PORT1_RX_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL2
.set PDSS_PORT1_RX_CLK__PA_DIV_ID, 0x000000FF

/* PDSS_PORT1_TX_CLK */
.set PDSS_PORT1_TX_CLK__DIV_ID, 0x00000042
.set PDSS_PORT1_TX_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set PDSS_PORT1_TX_CLK__PA_DIV_ID, 0x000000FF

/* VBUS_DISCHARGE_P1 */
.set VBUS_DISCHARGE_P1__0__DR, CYREG_GPIO_PRT2_DR
.set VBUS_DISCHARGE_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VBUS_DISCHARGE_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VBUS_DISCHARGE_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VBUS_DISCHARGE_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VBUS_DISCHARGE_P1__0__HSIOM_MASK, 0x00F00000
.set VBUS_DISCHARGE_P1__0__HSIOM_SHIFT, 20
.set VBUS_DISCHARGE_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_DISCHARGE_P1__0__INTR, CYREG_GPIO_PRT2_INTR
.set VBUS_DISCHARGE_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_DISCHARGE_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VBUS_DISCHARGE_P1__0__MASK, 0x20
.set VBUS_DISCHARGE_P1__0__PC, CYREG_GPIO_PRT2_PC
.set VBUS_DISCHARGE_P1__0__PC2, CYREG_GPIO_PRT2_PC2
.set VBUS_DISCHARGE_P1__0__PORT, 2
.set VBUS_DISCHARGE_P1__0__PS, CYREG_GPIO_PRT2_PS
.set VBUS_DISCHARGE_P1__0__SHIFT, 5
.set VBUS_DISCHARGE_P1__DR, CYREG_GPIO_PRT2_DR
.set VBUS_DISCHARGE_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set VBUS_DISCHARGE_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set VBUS_DISCHARGE_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set VBUS_DISCHARGE_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_DISCHARGE_P1__INTR, CYREG_GPIO_PRT2_INTR
.set VBUS_DISCHARGE_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set VBUS_DISCHARGE_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set VBUS_DISCHARGE_P1__MASK, 0x20
.set VBUS_DISCHARGE_P1__PC, CYREG_GPIO_PRT2_PC
.set VBUS_DISCHARGE_P1__PC2, CYREG_GPIO_PRT2_PC2
.set VBUS_DISCHARGE_P1__PORT, 2
.set VBUS_DISCHARGE_P1__PS, CYREG_GPIO_PRT2_PS
.set VBUS_DISCHARGE_P1__SHIFT, 5

/* VBUS_DISCHARGE_P2 */
.set VBUS_DISCHARGE_P2__0__DR, CYREG_GPIO_PRT4_DR
.set VBUS_DISCHARGE_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_DISCHARGE_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_DISCHARGE_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_DISCHARGE_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set VBUS_DISCHARGE_P2__0__HSIOM_MASK, 0x0000F000
.set VBUS_DISCHARGE_P2__0__HSIOM_SHIFT, 12
.set VBUS_DISCHARGE_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_DISCHARGE_P2__0__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_DISCHARGE_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_DISCHARGE_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_DISCHARGE_P2__0__MASK, 0x08
.set VBUS_DISCHARGE_P2__0__PC, CYREG_GPIO_PRT4_PC
.set VBUS_DISCHARGE_P2__0__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_DISCHARGE_P2__0__PORT, 4
.set VBUS_DISCHARGE_P2__0__PS, CYREG_GPIO_PRT4_PS
.set VBUS_DISCHARGE_P2__0__SHIFT, 3
.set VBUS_DISCHARGE_P2__DR, CYREG_GPIO_PRT4_DR
.set VBUS_DISCHARGE_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set VBUS_DISCHARGE_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set VBUS_DISCHARGE_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set VBUS_DISCHARGE_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_DISCHARGE_P2__INTR, CYREG_GPIO_PRT4_INTR
.set VBUS_DISCHARGE_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set VBUS_DISCHARGE_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set VBUS_DISCHARGE_P2__MASK, 0x08
.set VBUS_DISCHARGE_P2__PC, CYREG_GPIO_PRT4_PC
.set VBUS_DISCHARGE_P2__PC2, CYREG_GPIO_PRT4_PC2
.set VBUS_DISCHARGE_P2__PORT, 4
.set VBUS_DISCHARGE_P2__PS, CYREG_GPIO_PRT4_PS
.set VBUS_DISCHARGE_P2__SHIFT, 3

/* PDSS_PORT0_SAR_CLK */
.set PDSS_PORT0_SAR_CLK__DIV_ID, 0x00000040
.set PDSS_PORT0_SAR_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set PDSS_PORT0_SAR_CLK__PA_DIV_ID, 0x000000FF

/* PDSS_PORT1_SAR_CLK */
.set PDSS_PORT1_SAR_CLK__DIV_ID, 0x00000004
.set PDSS_PORT1_SAR_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL4
.set PDSS_PORT1_SAR_CLK__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x180011A8
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4N
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_ES, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4N_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8usbpd_VERSION, 2
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
