#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 16:37:48 2020
# Process ID: 6068
# Current directory: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1
# Command line: vivado -log mandelbrot_pinout.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_pinout.tcl
# Log file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.vds
# Journal file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/LPSC_project/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/LPSC_project/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x768' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x768' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_640x480' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_640x480' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_800x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_800x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.266 ; gain = 201.715 ; free physical = 494 ; free virtual = 11100
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_pinout' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_GPIO_SIZE bound to: 8 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hdmi' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_DATA_SIZE bound to: 18 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000011000000000000000000011000000000001010000000000000000000110000000000011101000000001000100000000000000001100000010101000000000000110010011000000000000000000000000000000000 
	Parameter C_RESOLUTION bound to: 1024x768 - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkVgaHdmixI' to cell 'BUFG' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:315]
INFO: [Synth 8-3491] module 'clk_vga_hdmi_1024x768' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/clk_vga_hdmi_1024x768_stub.vhdl:5' bound to instance 'ClkVgaHdmi1024x768xI' of component 'clk_vga_hdmi_1024x768' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:332]
INFO: [Synth 8-638] synthesizing module 'clk_vga_hdmi_1024x768' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/clk_vga_hdmi_1024x768_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
	Parameter C_DATA_SIZE bound to: 18 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000011000000000000000000011000000000001010000000000000000000110000000000011101000000001000100000000000000001100000010101000000000000110010011000000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
	Parameter C_DATA_SIZE bound to: 18 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000011000000000000000000011000000000001010000000000000000000110000000000011101000000001000100000000000000001100000010101000000000000110010011000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (1#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
	Parameter C_DATA_SIZE bound to: 18 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000011000000000000000000011000000000001010000000000000000000110000000000011101000000001000100000000000000001100000010101000000000000110010011000000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (2#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
	Parameter C_TMDS_DATA_SIZE bound to: 8 - type: integer 
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (4#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:65]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (5#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh0xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:214]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh1xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:223]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh2xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxClkxI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (6#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (7#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
INFO: [Synth 8-3491] module 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/bram_video_memory_wauto_dauto_rdclk1_wrclk1_stub.vhdl:5' bound to instance 'BramVideoMemoryxI' of component 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:472]
INFO: [Synth 8-638] synthesizing module 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/bram_video_memory_wauto_dauto_rdclk1_wrclk1_stub.vhdl:21]
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkMandelxI' to cell 'BUFG' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:528]
INFO: [Synth 8-3491] module 'clk_mandelbrot' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/clk_mandelbrot_stub.vhdl:5' bound to instance 'ClkMandelbrotxI' of component 'clk_mandelbrot' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:533]
INFO: [Synth 8-638] synthesizing module 'clk_mandelbrot' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/clk_mandelbrot_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'ComplexValueGenerator' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/ComplexValueGenerator.vhd:36]
	Parameter SIZE bound to: 18 - type: integer 
	Parameter X_SIZE bound to: 1024 - type: integer 
	Parameter Y_SIZE bound to: 768 - type: integer 
	Parameter SCREEN_RES bound to: 18 - type: integer 
WARNING: [Synth 8-614] signal 'c_top_left_RE' is read in the process but is not in the sensitivity list [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/ComplexValueGenerator.vhd:45]
WARNING: [Synth 8-614] signal 'c_top_left_IM' is read in the process but is not in the sensitivity list [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/ComplexValueGenerator.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ComplexValueGenerator' (8#1) [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/ComplexValueGenerator.vhd:36]
	Parameter COMMA bound to: 15 - type: integer 
	Parameter MAX_ITER bound to: 100 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mandelbrot_calculator' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:35' bound to instance 'mandelBrot_computer' of component 'mandelbrot_calculator' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:581]
INFO: [Synth 8-638] synthesizing module 'mandelbrot_calculator' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:53]
	Parameter COMMA bound to: 15 - type: integer 
	Parameter MAX_ITER bound to: 100 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZRe_step1' of component 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZRe_step2' of component 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:126]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm' of component 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:137]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm_times_ZIm' of component 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mathDSP__parameterized2' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm2_plus_ZRe2' of component 'mathDSP' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_calculator' (9#1) [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/compute_mandleBrot.vhd:53]
WARNING: [Synth 8-3848] Net LedxDO in module/entity mandelbrot_pinout does not have driver. [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_pinout' (10#1) [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
WARNING: [Synth 8-3331] design vga_to_hdmi has unconnected port HdmiSourcexDIO[HdmiSourceInxS][HdmiTxHpdxS]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2026.988 ; gain = 268.438 ; free physical = 527 ; free virtual = 11133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.988 ; gain = 268.438 ; free physical = 524 ; free virtual = 11131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.988 ; gain = 268.438 ; free physical = 524 ; free virtual = 11131
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 516 ; free virtual = 11123
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1_in_context.xdc] for cell 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1_in_context.xdc] for cell 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/clk_mandelbrot/clk_mandelbrot/clk_mandelbrot_in_context.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/clk_mandelbrot/clk_mandelbrot/clk_mandelbrot_in_context.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZRe_step1'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZRe_step1'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZRe_step2'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZRe_step2'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm_times_ZIm'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm_times_ZIm'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm2_plus_ZRe2'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-6068-xilinx-vm/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm2_plus_ZRe2'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mandelbrot_pinout_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mandelbrot_pinout_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.754 ; gain = 0.000 ; free physical = 378 ; free virtual = 10984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2157.754 ; gain = 0.000 ; free physical = 378 ; free virtual = 10984
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2160.719 ; gain = 402.168 ; free physical = 500 ; free virtual = 11106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2160.719 ; gain = 402.168 ; free physical = 500 ; free virtual = 11106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \VgaHdmiCDxB.HdmixI /\ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.ClkMandelbrotxI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandelBrot_computer /ZIm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandelBrot_computer /ZIm2_plus_ZRe2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandelBrot_computer /ZIm_times_ZIm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandelBrot_computer /ZRe_step1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandelBrot_computer /ZRe_step2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2160.719 ; gain = 402.168 ; free physical = 502 ; free virtual = 11109
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:212]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:213]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mandelbrot_calculator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                compute1 |                             0010 |                              001
                compute2 |                             0100 |                              010
                 compare |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mandelbrot_calculator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 491 ; free virtual = 11098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 6     
	   3 Input     18 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               18 Bit    Registers := 14    
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 13    
	   4 Input     18 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mandelbrot_pinout 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_stripes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module vga_controler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module ComplexValueGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
Module mandelbrot_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mandelbrot_pinout has port HdmiTxRsclxSO driven by constant 1
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[0]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port HdmiTxHpdxSI
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 469 ; free virtual = 11080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 350 ; free virtual = 10961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 350 ; free virtual = 10961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[8]' (FDS) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |bram_video_memory_wauto_dauto_rdclk1_wrclk1 |         1|
|2     |clk_mandelbrot                              |         1|
|3     |mathDSP                                     |         5|
|4     |clk_vga_hdmi_1024x768                       |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |bram_video_memory_wauto_dauto_rdclk1_wrclk1_bbox_5 |     1|
|2     |clk_mandelbrot_bbox_6                              |     1|
|3     |clk_vga_hdmi_1024x768_bbox_4                       |     1|
|4     |mathDSP_bbox_10                                    |     1|
|5     |mathDSP_bbox_11                                    |     1|
|6     |mathDSP_bbox_7                                     |     1|
|7     |mathDSP_bbox_8                                     |     1|
|8     |mathDSP_bbox_9                                     |     1|
|9     |BUFG                                               |     2|
|10    |CARRY4                                             |    38|
|11    |LUT1                                               |    27|
|12    |LUT2                                               |   200|
|13    |LUT3                                               |     7|
|14    |LUT4                                               |    31|
|15    |LUT5                                               |    44|
|16    |LUT6                                               |    62|
|17    |OSERDESE2                                          |     4|
|18    |OSERDESE2_1                                        |     4|
|19    |FDCE                                               |   211|
|20    |FDPE                                               |     4|
|21    |FDRE                                               |    41|
|22    |IBUF                                               |     2|
|23    |OBUF                                               |     1|
|24    |OBUFDS                                             |     4|
|25    |OBUFT                                              |     8|
+------+---------------------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------+------+
|      |Instance                                 |Module                |Cells |
+------+-----------------------------------------+----------------------+------+
|1     |top                                      |                      |   894|
|2     |  \FpgaUserCDxB.ComplexValueGeneratorxI  |ComplexValueGenerator |   191|
|3     |  \FpgaUserCDxB.mandelBrot_computer      |mandelbrot_calculator |   381|
|4     |  \VgaHdmiCDxB.HdmixI                    |hdmi                  |   292|
|5     |    VgaToHdmixI                          |vga_to_hdmi           |    77|
|6     |      SerializerChannel0xI               |serializer_10_to_1    |     2|
|7     |      SerializerChannel1xI               |serializer_10_to_1_0  |     2|
|8     |      SerializerChannel2xI               |serializer_10_to_1_1  |     2|
|9     |      SerializerChannel3xI               |serializer_10_to_1_2  |     2|
|10    |      TmdsEncoderC0xI                    |tmds_encoder          |    23|
|11    |      TmdsEncoderC1xI                    |tmds_encoder_3        |    21|
|12    |      TmdsEncoderC2xI                    |tmds_encoder_4        |    21|
|13    |    VgaxI                                |vga                   |   211|
|14    |      VgaControlerxI                     |vga_controler         |   211|
+------+-----------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 348 ; free virtual = 10959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2160.723 ; gain = 268.441 ; free physical = 401 ; free virtual = 11012
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2160.723 ; gain = 402.172 ; free physical = 401 ; free virtual = 11012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2160.723 ; gain = 0.000 ; free physical = 471 ; free virtual = 11081
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.723 ; gain = 0.000 ; free physical = 415 ; free virtual = 11025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2160.723 ; gain = 622.051 ; free physical = 547 ; free virtual = 11158
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.723 ; gain = 0.000 ; free physical = 547 ; free virtual = 11158
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_synth.rpt -pb mandelbrot_pinout_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 19 16:39:48 2020...
