mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592597.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3388.270 CPU sec, 66.973 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3996.395 CPU sec, 64.371 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4082.395 CPU sec, 65.472 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1651.030 CPU sec, 26.257 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 255.081 sec; CPU: 13159.194 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592597.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.908 CPU sec, 22.749 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.435 CPU sec, 22.683 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.844 CPU sec, 22.520 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.887 CPU sec, 22.737 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.687 CPU sec, 22.944 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.619 CPU sec, 23.022 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.257 CPU sec, 23.145 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.866 CPU sec, 22.429 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.778 CPU sec, 22.590 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.431 CPU sec, 22.501 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.932 CPU sec, 22.731 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.467 CPU sec, 22.900 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 188.884 CPU sec, 23.355 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.204 CPU sec, 22.371 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.273 CPU sec, 22.262 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.751 CPU sec, 22.182 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.346 CPU sec, 22.419 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.484 CPU sec, 22.524 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.078 CPU sec, 22.523 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.765 CPU sec, 22.809 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.232 CPU sec, 22.529 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.730 CPU sec, 22.177 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.451 CPU sec, 22.434 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.212 CPU sec, 22.603 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.322 CPU sec, 22.913 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.115 CPU sec, 22.600 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.517 CPU sec, 23.021 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.425 CPU sec, 4.606 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 620.821 sec; CPU: 4993.419 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,971,835,393 cache-misses                                                  (21.03%)
S0       16  3,266,839,562,291 cycles                    #    0.000 GHz                      (21.73%)
S0       16  2,889,424,007,076 instructions              #   14.27  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.99%)
S0       16          2,488,392 cs                                                            (100.00%)
S0       16              2,562 migrations                                                    (100.00%)
S0       16            205,876 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,631,528,847,114 idle-cycles-frontend      #  1793.86% frontend cycles idle     (19.54%)
S0       16  1,991,421,687,467 idle-cycles-backend       #  983.70% backend  cycles idle     (17.06%)
S0       16    937,233,040,697 L1-dcache-loads                                               (23.56%)
S0       16     12,842,455,600 L1-dcache-load-misses     #   21.71% of all L1-dcache hits    (28.37%)
S0       16     13,907,789,585 L1-dcache-stores                                              (26.54%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (25.66%)
S0       16      3,038,601,389 L1-icache-load-misses                                         (26.82%)
S0       16     17,877,672,408 LLC-loads                                                     (12.30%)
S0       16      9,955,818,893 LLC-stores                                                    (12.38%)
S0       16    <not supported> LLC-prefetches          
S0       16    961,947,675,624 dTLB-loads                                                    (18.01%)
S0       16        891,522,923 dTLB-load-misses          #    1.45% of all dTLB cache hits   (15.89%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    652,711,000,161 iTLB-loads                                                    (16.57%)
S0       16          9,438,346 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.01%)
S0       16    254,505,130,154 branch-loads                                                  (16.26%)
S0       16     16,003,951,810 branch-load-misses                                            (21.88%)
S1       16      2,669,893,839 cache-misses                                                  (22.11%)
S1       16  3,203,506,935,702 cycles                    #    0.000 GHz                      (22.52%)
S1       16  2,835,519,249,368 instructions              #    0.00  insns per cycle          (27.99%)
S1       16          1,559,125 cs                                                            (100.00%)
S1       16              1,055 migrations                                                    (100.00%)
S1       16            111,429 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,499,769,772,666 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.01%)
S1       16  1,868,470,226,322 idle-cycles-backend       #    0.00% backend  cycles idle     (16.66%)
S1       16    884,005,394,370 L1-dcache-loads                                               (22.27%)
S1       16     11,730,058,495 L1-dcache-load-misses                                         (27.91%)
S1       16     12,298,050,794 L1-dcache-stores                                              (27.87%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.69%)
S1       16      2,700,826,655 L1-icache-load-misses                                         (27.89%)
S1       16     15,886,861,059 LLC-loads                                                     (11.30%)
S1       16      8,978,577,493 LLC-stores                                                    (10.98%)
S1       16    <not supported> LLC-prefetches          
S1       16    951,682,204,123 dTLB-loads                                                    (16.58%)
S1       16        915,402,866 dTLB-load-misses                                              (16.42%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    662,203,724,121 iTLB-loads                                                    (16.54%)
S1       16          8,421,514 iTLB-load-misses                                              (10.87%)
S1       16    244,519,428,295 branch-loads                                                  (16.47%)
S1       16     16,656,205,688 branch-load-misses                                            (22.08%)
S2       16      2,579,581,279 cache-misses                                                  (21.95%)
S2       16  3,343,792,273,778 cycles                    #    0.000 GHz                      (22.09%)
S2       16  2,948,118,079,140 instructions              #    0.00  insns per cycle          (27.82%)
S2       16          1,640,923 cs                                                            (100.00%)
S2       16              2,099 migrations                                                    (100.00%)
S2       16            108,600 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,757,610,692,746 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.81%)
S2       16  1,969,837,438,966 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S2       16    915,256,920,017 L1-dcache-loads                                               (22.56%)
S2       16     11,841,449,742 L1-dcache-load-misses                                         (28.19%)
S2       16     12,257,005,539 L1-dcache-stores                                              (27.93%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (28.12%)
S2       16      2,498,428,955 L1-icache-load-misses                                         (27.88%)
S2       16     14,665,540,705 LLC-loads                                                     (11.04%)
S2       16      8,655,570,756 LLC-stores                                                    (11.29%)
S2       16    <not supported> LLC-prefetches          
S2       16    914,784,426,817 dTLB-loads                                                    (16.79%)
S2       16        920,839,601 dTLB-load-misses                                              (16.83%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    672,328,136,432 iTLB-loads                                                    (16.23%)
S2       16          8,771,563 iTLB-load-misses                                              (10.77%)
S2       16    251,432,453,127 branch-loads                                                  (16.30%)
S2       16     17,324,164,580 branch-load-misses                                            (21.71%)
S3       16      2,711,638,146 cache-misses                                                  (21.92%)
S3       16  3,142,146,821,988 cycles                    #    0.000 GHz                      (20.74%)
S3       16  3,235,993,355,446 instructions              #    0.00  insns per cycle          (27.91%)
S3       16          1,794,765 cs                                                            (100.00%)
S3       16                895 migrations                                                    (100.00%)
S3       16            145,710 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,561,126,818,929 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.12%)
S3       16  1,745,089,695,776 idle-cycles-backend       #    0.00% backend  cycles idle     (17.03%)
S3       16  1,049,739,995,442 L1-dcache-loads                                               (22.99%)
S3       16     14,327,521,008 L1-dcache-load-misses                                         (26.32%)
S3       16     14,608,112,616 L1-dcache-stores                                              (27.56%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.49%)
S3       16      2,446,697,221 L1-icache-load-misses                                         (26.34%)
S3       16     16,915,106,731 LLC-loads                                                     (13.00%)
S3       16     10,898,997,808 LLC-stores                                                    (10.66%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,118,834,351,189 dTLB-loads                                                    (16.91%)
S3       16      1,058,717,813 dTLB-load-misses                                              (17.49%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    734,625,751,975 iTLB-loads                                                    (17.17%)
S3       16          8,182,564 iTLB-load-misses                                              (11.32%)
S3       16    260,192,754,416 branch-loads                                                  (16.85%)
S3       16     18,032,523,852 branch-load-misses                                            (22.58%)

     620.827986895 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592597.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.597 CPU sec, 24.359 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.425 CPU sec, 23.586 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.179 CPU sec, 24.117 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.622 CPU sec, 23.875 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.034 CPU sec, 23.656 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.050 CPU sec, 23.894 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.167 CPU sec, 24.044 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.432 CPU sec, 23.442 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.807 CPU sec, 23.617 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.711 CPU sec, 23.953 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.431 CPU sec, 23.548 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.031 CPU sec, 23.825 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.753 CPU sec, 24.077 real sec
[M::mem_process_seqs] Processed 940982 reads in 234.507 CPU sec, 14.510 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 332.342 sec; CPU: 5246.555 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,815,655,652 cache-misses                                                  (22.02%)
S0       16  3,414,580,902,646 cycles                    #    0.000 GHz                      (22.61%)
S0       16  2,722,183,121,737 instructions              #   12.73  insns per cycle        
                                             #    0.08  stalled cycles per insn  (28.65%)
S0       16          2,301,605 cs                                                            (100.00%)
S0       16              1,388 migrations                                                    (100.00%)
S0       16             90,144 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,526,200,144,942 idle-cycles-frontend      #  1648.63% frontend cycles idle     (17.93%)
S0       16  2,093,796,637,139 idle-cycles-backend       #  978.93% backend  cycles idle     (17.68%)
S0       16    880,088,906,012 L1-dcache-loads                                               (23.23%)
S0       16     11,914,685,149 L1-dcache-load-misses     #   19.93% of all L1-dcache hits    (28.75%)
S0       16     12,962,294,433 L1-dcache-stores                                              (28.18%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.59%)
S0       16      2,953,752,330 L1-icache-load-misses                                         (27.35%)
S0       16     16,090,537,877 LLC-loads                                                     (11.00%)
S0       16      9,206,416,917 LLC-stores                                                    (11.00%)
S0       16    <not supported> LLC-prefetches          
S0       16    923,319,604,574 dTLB-loads                                                    (16.40%)
S0       16      1,114,013,462 dTLB-load-misses          #    1.84% of all dTLB cache hits   (16.17%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    640,540,346,305 iTLB-loads                                                    (16.11%)
S0       16         27,957,324 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.55%)
S0       16    247,911,786,252 branch-loads                                                  (16.08%)
S0       16     16,337,562,092 branch-load-misses                                            (21.62%)
S1       16      2,722,925,366 cache-misses                                                  (22.09%)
S1       16  3,355,497,746,896 cycles                    #    0.000 GHz                      (22.45%)
S1       16  3,009,523,319,550 instructions              #    0.00  insns per cycle          (27.79%)
S1       16          1,891,688 cs                                                            (100.00%)
S1       16                924 migrations                                                    (100.00%)
S1       16            116,854 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,770,317,632,315 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.94%)
S1       16  2,013,671,576,197 idle-cycles-backend       #    0.00% backend  cycles idle     (16.74%)
S1       16    978,782,408,126 L1-dcache-loads                                               (22.05%)
S1       16     13,050,338,455 L1-dcache-load-misses                                         (27.47%)
S1       16     13,839,209,258 L1-dcache-stores                                              (27.49%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S1       16      2,884,348,700 L1-icache-load-misses                                         (27.44%)
S1       16     16,667,749,161 LLC-loads                                                     (11.09%)
S1       16      9,565,159,797 LLC-stores                                                    (11.28%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,012,851,323,482 dTLB-loads                                                    (16.74%)
S1       16      1,219,541,246 dTLB-load-misses                                              (16.60%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    731,841,726,925 iTLB-loads                                                    (16.30%)
S1       16         25,864,342 iTLB-load-misses                                              (11.15%)
S1       16    256,300,988,740 branch-loads                                                  (16.81%)
S1       16     17,017,059,435 branch-load-misses                                            (22.42%)
S2       16      2,665,112,539 cache-misses                                                  (22.29%)
S2       16  3,403,376,582,116 cycles                    #    0.000 GHz                      (21.57%)
S2       16  3,265,612,023,505 instructions              #    0.00  insns per cycle          (27.97%)
S2       16          1,765,255 cs                                                            (100.00%)
S2       16              1,763 migrations                                                    (100.00%)
S2       16            144,227 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,755,750,932,117 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.49%)
S2       16  1,985,968,132,183 idle-cycles-backend       #    0.00% backend  cycles idle     (16.49%)
S2       16  1,065,884,718,883 L1-dcache-loads                                               (21.83%)
S2       16     13,616,816,341 L1-dcache-load-misses                                         (27.72%)
S2       16     14,639,687,225 L1-dcache-stores                                              (27.05%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.95%)
S2       16      2,751,042,967 L1-icache-load-misses                                         (26.29%)
S2       16     16,861,651,885 LLC-loads                                                     (12.14%)
S2       16     10,094,787,277 LLC-stores                                                    (12.33%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,045,340,158,334 dTLB-loads                                                    (18.04%)
S2       16      1,186,371,882 dTLB-load-misses                                              (17.30%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    746,344,953,806 iTLB-loads                                                    (16.25%)
S2       16         26,611,761 iTLB-load-misses                                              (10.92%)
S2       16    281,759,384,509 branch-loads                                                  (16.37%)
S2       16     19,290,603,634 branch-load-misses                                            (21.80%)
S3       16      2,578,913,594 cache-misses                                                  (21.44%)
S3       16  3,515,307,854,123 cycles                    #    0.000 GHz                      (20.62%)
S3       16  2,835,592,556,730 instructions              #    0.00  insns per cycle          (26.91%)
S3       16          1,991,247 cs                                                            (100.00%)
S3       16                832 migrations                                                    (100.00%)
S3       16            357,326 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,574,516,090,044 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.40%)
S3       16  2,049,446,902,450 idle-cycles-backend       #    0.00% backend  cycles idle     (16.61%)
S3       16    901,198,792,590 L1-dcache-loads                                               (22.82%)
S3       16     11,313,573,760 L1-dcache-load-misses                                         (27.19%)
S3       16     11,892,453,599 L1-dcache-stores                                              (27.94%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.17%)
S3       16      2,565,692,033 L1-icache-load-misses                                         (26.74%)
S3       16     15,213,069,696 LLC-loads                                                     (12.35%)
S3       16      8,494,729,999 LLC-stores                                                    (12.34%)
S3       16    <not supported> LLC-prefetches          
S3       16    893,071,909,211 dTLB-loads                                                    (18.16%)
S3       16      1,027,492,293 dTLB-load-misses                                              (17.77%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    615,304,660,485 iTLB-loads                                                    (17.25%)
S3       16         27,906,109 iTLB-load-misses                                              (11.32%)
S3       16    244,881,102,775 branch-loads                                                  (16.57%)
S3       16     16,855,930,251 branch-load-misses                                            (21.27%)

     332.448413971 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592597.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1024.466 CPU sec, 32.466 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1058.854 CPU sec, 32.983 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1042.630 CPU sec, 32.346 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1044.068 CPU sec, 32.503 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1046.864 CPU sec, 32.652 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1027.814 CPU sec, 31.998 real sec
[M::mem_process_seqs] Processed 2525154 reads in 841.586 CPU sec, 26.334 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 234.500 sec; CPU: 7099.464 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,055,744,996 cache-misses                                                  (22.44%)
S0       16  4,529,275,188,578 cycles                    #    0.000 GHz                      (22.83%)
S0       16  2,793,625,290,333 instructions              #    9.69  insns per cycle        
                                             #    0.10  stalled cycles per insn  (28.56%)
S0       16          2,599,978 cs                                                            (100.00%)
S0       16              2,564 migrations                                                    (100.00%)
S0       16            256,086 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,492,351,969,462 idle-cycles-frontend      #  1558.66% frontend cycles idle     (17.44%)
S0       16  3,079,439,543,202 idle-cycles-backend       #  1068.44% backend  cycles idle     (17.08%)
S0       16    900,460,462,763 L1-dcache-loads                                               (22.54%)
S0       16     12,380,745,527 L1-dcache-load-misses     #   21.21% of all L1-dcache hits    (27.86%)
S0       16     13,335,977,612 L1-dcache-stores                                              (27.62%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.29%)
S0       16      3,221,242,355 L1-icache-load-misses                                         (26.92%)
S0       16     16,882,360,264 LLC-loads                                                     (10.73%)
S0       16      9,521,391,767 LLC-stores                                                    (10.63%)
S0       16    <not supported> LLC-prefetches          
S0       16    966,680,485,052 dTLB-loads                                                    (16.07%)
S0       16      1,484,304,585 dTLB-load-misses          #    2.41% of all dTLB cache hits   (16.38%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    647,954,665,886 iTLB-loads                                                    (16.80%)
S0       16         78,230,986 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.47%)
S0       16    244,552,578,496 branch-loads                                                  (16.82%)
S0       16     16,098,940,001 branch-load-misses                                            (22.43%)
S1       16      3,018,777,280 cache-misses                                                  (21.51%)
S1       16  4,742,253,808,403 cycles                    #    0.000 GHz                      (22.41%)
S1       16  2,839,735,157,917 instructions              #    0.00  insns per cycle          (28.26%)
S1       16          2,079,812 cs                                                            (100.00%)
S1       16              1,581 migrations                                                    (100.00%)
S1       16            150,619 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,366,574,120,422 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.39%)
S1       16  3,130,536,437,073 idle-cycles-backend       #    0.00% backend  cycles idle     (17.40%)
S1       16    892,755,248,591 L1-dcache-loads                                               (23.05%)
S1       16     11,936,884,205 L1-dcache-load-misses                                         (28.67%)
S1       16     12,678,800,285 L1-dcache-stores                                              (28.30%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.43%)
S1       16      2,947,281,974 L1-icache-load-misses                                         (27.38%)
S1       16     15,782,761,426 LLC-loads                                                     (10.74%)
S1       16      8,815,558,827 LLC-stores                                                    (10.79%)
S1       16    <not supported> LLC-prefetches          
S1       16    915,039,378,265 dTLB-loads                                                    (16.29%)
S1       16      1,513,383,332 dTLB-load-misses                                              (16.27%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    663,228,994,584 iTLB-loads                                                    (16.04%)
S1       16         85,032,033 iTLB-load-misses                                              (10.64%)
S1       16    246,063,292,904 branch-loads                                                  (16.09%)
S1       16     16,958,665,273 branch-load-misses                                            (21.37%)
S2       16      2,800,402,060 cache-misses                                                  (21.67%)
S2       16  4,511,094,658,346 cycles                    #    0.000 GHz                      (20.75%)
S2       16  2,959,550,219,962 instructions              #    0.00  insns per cycle          (26.66%)
S2       16          2,104,616 cs                                                            (100.00%)
S2       16              2,023 migrations                                                    (100.00%)
S2       16            153,505 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,638,535,756,296 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.70%)
S2       16  3,072,889,110,388 idle-cycles-backend       #    0.00% backend  cycles idle     (16.57%)
S2       16    911,501,261,744 L1-dcache-loads                                               (23.96%)
S2       16     11,734,955,432 L1-dcache-load-misses                                         (26.65%)
S2       16     12,409,767,195 L1-dcache-stores                                              (28.37%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.83%)
S2       16      2,818,120,304 L1-icache-load-misses                                         (27.64%)
S2       16     15,622,215,819 LLC-loads                                                     (14.38%)
S2       16      8,994,591,756 LLC-stores                                                    (11.24%)
S2       16    <not supported> LLC-prefetches          
S2       16    964,584,047,470 dTLB-loads                                                    (17.64%)
S2       16      1,492,635,899 dTLB-load-misses                                              (17.40%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    680,055,058,869 iTLB-loads                                                    (16.08%)
S2       16         79,458,445 iTLB-load-misses                                              (10.74%)
S2       16    251,291,583,035 branch-loads                                                  (15.91%)
S2       16     17,390,875,937 branch-load-misses                                            (22.35%)
S3       16      3,180,072,825 cache-misses                                                  (21.04%)
S3       16  4,663,325,371,121 cycles                    #    0.000 GHz                      (21.39%)
S3       16  3,366,995,796,689 instructions              #    0.00  insns per cycle          (27.27%)
S3       16          2,575,195 cs                                                            (100.00%)
S3       16              1,720 migrations                                                    (100.00%)
S3       16            593,637 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,549,927,007,059 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.16%)
S3       16  2,870,764,265,726 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S3       16  1,031,419,276,382 L1-dcache-loads                                               (23.11%)
S3       16     13,629,898,823 L1-dcache-load-misses                                         (28.91%)
S3       16     14,467,163,940 L1-dcache-stores                                              (28.91%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.07%)
S3       16      3,069,002,378 L1-icache-load-misses                                         (28.63%)
S3       16     19,060,258,409 LLC-loads                                                     (11.02%)
S3       16     10,949,769,953 LLC-stores                                                    (11.09%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,098,994,021,970 dTLB-loads                                                    (16.54%)
S3       16      1,681,375,440 dTLB-load-misses                                              (16.55%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    770,199,972,021 iTLB-loads                                                    (16.25%)
S3       16         89,504,877 iTLB-load-misses                                              (10.46%)
S3       16    290,897,595,854 branch-loads                                                  (15.55%)
S3       16     19,531,721,155 branch-load-misses                                            (20.61%)

     234.667139487 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592597.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1970.011 CPU sec, 42.967 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2075.563 CPU sec, 43.258 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2081.308 CPU sec, 43.326 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2090.562 CPU sec, 45.581 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1148.838 CPU sec, 23.816 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 219.271 sec; CPU: 9386.574 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,637,907,366 cache-misses                                                  (21.79%)
S0       16  6,188,053,883,244 cycles                    #    0.000 GHz                      (20.46%)
S0       16  2,695,587,267,318 instructions              #    7.09  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.44%)
S0       16          3,038,926 cs                                                            (100.00%)
S0       16              3,046 migrations                                                    (100.00%)
S0       16            271,943 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,333,908,366,213 idle-cycles-frontend      #  613.78% frontend cycles idle     (18.45%)
S0       16  2,740,989,811,672 idle-cycles-backend       #  720.83% backend  cycles idle     (16.90%)
S0       16    853,673,294,694 L1-dcache-loads                                               (23.16%)
S0       16     12,425,756,678 L1-dcache-load-misses     #   21.47% of all L1-dcache hits    (27.84%)
S0       16     13,448,399,518 L1-dcache-stores                                              (28.52%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.24%)
S0       16      3,498,680,855 L1-icache-load-misses                                         (26.93%)
S0       16     17,682,092,272 LLC-loads                                                     (13.04%)
S0       16      9,307,742,691 LLC-stores                                                    (11.83%)
S0       16    <not supported> LLC-prefetches          
S0       16    886,340,121,613 dTLB-loads                                                    (18.05%)
S0       16      2,151,784,389 dTLB-load-misses          #    3.41% of all dTLB cache hits   (17.14%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    633,057,588,260 iTLB-loads                                                    (16.30%)
S0       16        150,929,513 iTLB-load-misses          #    0.34% of all iTLB cache hits   (10.94%)
S0       16    246,350,517,201 branch-loads                                                  (16.11%)
S0       16     15,647,797,112 branch-load-misses                                            (21.53%)
S1       16      3,171,259,355 cache-misses                                                  (21.83%)
S1       16  6,096,160,137,657 cycles                    #    0.000 GHz                      (22.57%)
S1       16  3,396,795,680,410 instructions              #    0.00  insns per cycle          (28.57%)
S1       16          2,595,648 cs                                                            (100.00%)
S1       16              1,371 migrations                                                    (100.00%)
S1       16            313,448 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,074,531,128,217 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.97%)
S1       16  2,352,189,391,661 idle-cycles-backend       #    0.00% backend  cycles idle     (17.61%)
S1       16  1,057,921,268,171 L1-dcache-loads                                               (23.39%)
S1       16     14,102,050,085 L1-dcache-load-misses                                         (29.00%)
S1       16     14,982,365,908 L1-dcache-stores                                              (28.79%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.24%)
S1       16      3,085,856,234 L1-icache-load-misses                                         (27.97%)
S1       16     19,150,833,960 LLC-loads                                                     (10.81%)
S1       16     11,118,961,797 LLC-stores                                                    (10.73%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,155,523,628,358 dTLB-loads                                                    (16.08%)
S1       16      2,702,959,131 dTLB-load-misses                                              (15.91%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    820,873,383,250 iTLB-loads                                                    (15.91%)
S1       16        174,910,653 iTLB-load-misses                                              (10.47%)
S1       16    297,725,474,572 branch-loads                                                  (16.01%)
S1       16     20,977,197,180 branch-load-misses                                            (21.44%)
S2       16      3,231,454,678 cache-misses                                                  (21.53%)
S2       16  6,055,606,843,259 cycles                    #    0.000 GHz                      (21.67%)
S2       16  3,101,370,858,864 instructions              #    0.00  insns per cycle          (27.92%)
S2       16          2,898,370 cs                                                            (100.00%)
S2       16              3,589 migrations                                                    (100.00%)
S2       16            879,724 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,465,335,376,715 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.11%)
S2       16  2,427,451,031,007 idle-cycles-backend       #    0.00% backend  cycles idle     (17.76%)
S2       16    939,031,080,801 L1-dcache-loads                                               (24.17%)
S2       16     12,643,002,605 L1-dcache-load-misses                                         (28.72%)
S2       16     13,562,434,165 L1-dcache-stores                                              (28.57%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.01%)
S2       16      3,154,287,472 L1-icache-load-misses                                         (27.59%)
S2       16     17,661,171,340 LLC-loads                                                     (11.82%)
S2       16      9,770,982,546 LLC-stores                                                    (10.82%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,034,864,944,849 dTLB-loads                                                    (16.58%)
S2       16      2,380,133,774 dTLB-load-misses                                              (16.58%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    734,427,726,750 iTLB-loads                                                    (16.09%)
S2       16        170,839,824 iTLB-load-misses                                              (10.73%)
S2       16    276,298,841,181 branch-loads                                                  (15.91%)
S2       16     18,821,756,906 branch-load-misses                                            (21.77%)
S3       16      2,725,407,828 cache-misses                                                  (22.00%)
S3       16  5,996,390,974,529 cycles                    #    0.000 GHz                      (22.43%)
S3       16  2,720,083,849,668 instructions              #    0.00  insns per cycle          (28.78%)
S3       16          2,468,330 cs                                                            (100.00%)
S3       16              1,609 migrations                                                    (100.00%)
S3       16            221,645 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,212,488,647,040 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.30%)
S3       16  2,613,131,012,516 idle-cycles-backend       #    0.00% backend  cycles idle     (17.18%)
S3       16    853,622,744,215 L1-dcache-loads                                               (23.74%)
S3       16     11,392,466,897 L1-dcache-load-misses                                         (29.09%)
S3       16     12,106,294,780 L1-dcache-stores                                              (28.54%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.02%)
S3       16      2,761,173,859 L1-icache-load-misses                                         (27.29%)
S3       16     15,796,143,038 LLC-loads                                                     (11.38%)
S3       16      9,110,220,715 LLC-stores                                                    (11.10%)
S3       16    <not supported> LLC-prefetches          
S3       16    957,063,702,333 dTLB-loads                                                    (16.20%)
S3       16      2,269,520,063 dTLB-load-misses                                              (16.50%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    644,896,371,987 iTLB-loads                                                    (15.86%)
S3       16        150,129,407 iTLB-load-misses                                              (10.95%)
S3       16    236,401,798,553 branch-loads                                                  (16.27%)
S3       16     16,621,171,446 branch-load-misses                                            (21.86%)

     219.530933573 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3304.177 CPU sec, 66.839 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3884.226 CPU sec, 64.340 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4007.749 CPU sec, 63.770 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1607.341 CPU sec, 25.420 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 260.741 sec; CPU: 12853.764 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,585,425,960 cache-misses                                                  (21.69%)
S0       16  8,572,499,078,076 cycles                    #    0.000 GHz                      (21.30%)
S0       16  2,741,729,592,227 instructions              #    5.18  insns per cycle        
                                             #    0.07  stalled cycles per insn  (27.28%)
S0       16          2,819,157 cs                                                            (100.00%)
S0       16             25,723 migrations                                                    (100.00%)
S0       16            782,652 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    960,258,573,277 idle-cycles-frontend      #  181.60% frontend cycles idle     (17.07%)
S0       16  3,149,916,460,442 idle-cycles-backend       #  595.68% backend  cycles idle     (16.91%)
S0       16    876,698,199,438 L1-dcache-loads                                               (22.81%)
S0       16     12,416,316,762 L1-dcache-load-misses     #   20.57% of all L1-dcache hits    (27.37%)
S0       16     13,153,464,161 L1-dcache-stores                                              (28.07%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.03%)
S0       16      3,464,863,182 L1-icache-load-misses                                         (28.35%)
S0       16     16,283,500,172 LLC-loads                                                     (12.62%)
S0       16      8,856,730,591 LLC-stores                                                    (11.17%)
S0       16    <not supported> LLC-prefetches          
S0       16    894,099,836,005 dTLB-loads                                                    (16.91%)
S0       16      2,379,160,862 dTLB-load-misses          #    3.84% of all dTLB cache hits   (16.56%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    641,188,428,205 iTLB-loads                                                    (16.16%)
S0       16        191,521,681 iTLB-load-misses          #    0.43% of all iTLB cache hits   (10.80%)
S0       16    241,051,257,562 branch-loads                                                  (16.21%)
S0       16     16,243,695,198 branch-load-misses                                            (21.89%)
S1       16      3,560,582,317 cache-misses                                                  (20.15%)
S1       16  8,285,198,345,303 cycles                    #    0.000 GHz                      (22.57%)
S1       16  2,914,241,253,505 instructions              #    0.00  insns per cycle          (27.66%)
S1       16          2,714,286 cs                                                            (100.00%)
S1       16             26,058 migrations                                                    (100.00%)
S1       16            292,175 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    915,522,112,872 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.71%)
S1       16  3,006,923,657,048 idle-cycles-backend       #    0.00% backend  cycles idle     (16.65%)
S1       16    948,927,397,138 L1-dcache-loads                                               (22.45%)
S1       16     13,202,992,439 L1-dcache-load-misses                                         (27.90%)
S1       16     13,877,010,553 L1-dcache-stores                                              (27.61%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.34%)
S1       16      3,561,820,343 L1-icache-load-misses                                         (27.16%)
S1       16     17,263,456,178 LLC-loads                                                     (11.19%)
S1       16      9,370,480,110 LLC-stores                                                    (11.21%)
S1       16    <not supported> LLC-prefetches          
S1       16    961,562,135,745 dTLB-loads                                                    (16.70%)
S1       16      2,489,062,939 dTLB-load-misses                                              (16.61%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    691,953,113,822 iTLB-loads                                                    (16.26%)
S1       16        187,309,548 iTLB-load-misses                                              (10.80%)
S1       16    251,147,465,464 branch-loads                                                  (16.50%)
S1       16     17,619,436,489 branch-load-misses                                            (22.01%)
S2       16      3,351,810,530 cache-misses                                                  (21.99%)
S2       16  8,604,499,535,621 cycles                    #    0.000 GHz                      (20.91%)
S2       16  2,388,008,798,177 instructions              #    0.00  insns per cycle          (27.88%)
S2       16          2,692,576 cs                                                            (100.00%)
S2       16             31,560 migrations                                                    (100.00%)
S2       16            462,513 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    920,719,731,010 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.01%)
S2       16  3,236,610,372,733 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S2       16    758,305,844,256 L1-dcache-loads                                               (23.62%)
S2       16     10,764,691,947 L1-dcache-load-misses                                         (28.35%)
S2       16     11,444,617,201 L1-dcache-stores                                              (27.08%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.92%)
S2       16      3,327,541,875 L1-icache-load-misses                                         (26.21%)
S2       16     14,901,895,177 LLC-loads                                                     (13.25%)
S2       16      7,929,510,370 LLC-stores                                                    (13.79%)
S2       16    <not supported> LLC-prefetches          
S2       16    790,698,595,625 dTLB-loads                                                    (18.45%)
S2       16      2,139,076,378 dTLB-load-misses                                              (16.43%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    558,242,809,632 iTLB-loads                                                    (16.44%)
S2       16        177,663,133 iTLB-load-misses                                              (10.94%)
S2       16    212,029,776,378 branch-loads                                                  (16.20%)
S2       16     14,458,094,182 branch-load-misses                                            (21.67%)
S3       16      4,179,083,838 cache-misses                                                  (22.23%)
S3       16  8,380,419,077,360 cycles                    #    0.000 GHz                      (21.80%)
S3       16  4,126,468,837,735 instructions              #    0.00  insns per cycle          (27.45%)
S3       16          3,467,362 cs                                                            (100.00%)
S3       16             36,645 migrations                                                    (100.00%)
S3       16            888,074 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,057,035,149,765 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.64%)
S3       16  2,503,103,784,179 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S3       16  1,279,443,601,379 L1-dcache-loads                                               (22.76%)
S3       16     17,469,546,660 L1-dcache-load-misses                                         (28.37%)
S3       16     18,738,725,381 L1-dcache-stores                                              (28.28%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S3       16      4,050,574,997 L1-icache-load-misses                                         (27.20%)
S3       16     22,730,939,648 LLC-loads                                                     (11.33%)
S3       16     13,111,966,569 LLC-stores                                                    (11.21%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,321,616,202,746 dTLB-loads                                                    (16.53%)
S3       16      3,271,563,372 dTLB-load-misses                                              (16.24%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    963,567,792,434 iTLB-loads                                                    (16.10%)
S3       16        206,642,198 iTLB-load-misses                                              (10.86%)
S3       16    353,714,983,703 branch-loads                                                  (16.34%)
S3       16     24,446,069,442 branch-load-misses                                            (21.60%)

     261.024484378 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
