Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7de9f49e20ef494796a99dc04bdac6a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.arithmetic
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_test_behav
