library ieee;
use ieee.std_logic_1164.all;

entity Mux2to1 is
	generic(N := integer);
	port(IN1,IN2 : signed(N-1 downto 0);
	     S : std_logic_vector(1 downto 0); 
	     OUT_DATA : signed(N-1 downto 0)
	     );
end entity;

architecture behaviour of Mux2to1 is
begin
	with S select
		DATA_OUT <= IN1 when '1',
			    IN2 when '0',
			    IN1 others;

end architecture;
