###############################################################################
#
# IAR ANSI C/C++ Compiler V7.50.2.10312/W32 for ARM       27/Feb/2016  00:32:25
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
#    Command line =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
#        -D USE_HAL_DRIVER -D STM32F746xx -D USE_STM32746G_DISCO -D
#        USE_IOEXPANDER -D USE_USB_FS -lC
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
#        -lA
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
#        -o
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M7 -e --fpu=VFPv5_sp --dlib_config
#        "D:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.3\arm\INC\c\DLib_Config_Full.h" -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\CMSIS\Device\ST\STM32F7xx\Include\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\STM32F7xx_HAL_Driver\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\STM32746G-Discovery\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\Components\Common\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Log\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Fonts\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\CPU\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Core\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Class\MSC\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\drivers\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_Audio\Addons\PDM\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Class\AUDIO\Inc\
#        -Om --use_c++_inline --require_prototypes -I "D:\Program Files
#        (x86)\IAR Systems\Embedded Workbench 7.3\arm\CMSIS\Include\" -D
#        ARM_MATH_CM7
#    List file    =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List\audio_codec.lst
#    Object file  =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj\audio_codec.o
#
###############################################################################

H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
      1          /**
      2            ******************************************************************************
      3            * @file    audio_codec.c
      4            * @author  Phan Le Son ( porting from "MCD Application Team")
      5            * @version V1.0.0
      6            * @date    12-December-2015
      7            * @brief   This file includes the low layer driver for CS43L22 Audio Codec 
      8            ******************************************************************************
      9                                                       User NOTES
     10          1. How To use this driver:
     11          --------------------------
     12             - Call the function AUDIO_Init(
     13                                              OutputDevice: physical output mode (OUTPUT_DEVICE_SPEAKER, 
     14                                                           OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_AUTO or 
     15                                                           OUTPUT_DEVICE_BOTH)
     16                                              Volume: initial volume to be set (0 is min (mute), 100 is max (100%)
     17                                              AudioFreq: Audio frequency in Hz (8000, 16000, 22500, 32000 ...)
     18                                              this parameter is relative to the audio file/stream type.
     19                                             )
     20                This function configures all the hardware required for the audio application (codec, I2C, I2S, 
     21                GPIOs, DMA and interrupt if needed). This function returns 0 if configuration is OK.
     22                if the returned value is different from 0 or the function is stuck then the communication with
     23                the codec (try to un-plug the power or reset device in this case).
     24                + OUTPUT_DEVICE_SPEAKER: only speaker will be set as output for the audio stream.
     25                + OUTPUT_DEVICE_HEADPHONE: only headphones will be set as output for the audio stream.
     26                + OUTPUT_DEVICE_AUTO: Selection of output device is made through external switch (implemented 
     27                   into the audio jack on the board). When the Headphone is connected it is used
     28                   as output. When the headphone is disconnected from the audio jack, the output is
     29                   automatically switched to Speaker.
     30                + OUTPUT_DEVICE_BOTH: both Speaker and Headphone are used as outputs for the audio stream
     31                   at the same time.
     32             - Call the function AUDIO_Play(
     33                                            pBuffer: pointer to the audio data file address
     34                                            Size: size of the buffer to be sent in Bytes
     35                                           )
     36                to start playing (for the first time) from the audio file/stream.
     37             - Call the function AUDIO_PauseResume(
     38                                                   Cmd: AUDIO_PAUSE (or 0) to pause playing or AUDIO_RESUME (or 
     39                                                         any value different from 0) to resume playing.
     40                                                   )
     41                 Note. After calling AUDIO_PauseResume() function for pause, only AUDIO_PauseResume() should be called
     42                    for resume (it is not allowed to call AUDIO_Play() in this case).
     43                 Note. This function should be called only when the audio file is played or paused (not stopped).
     44             - For each mode, you may need to implement the relative callback functions into your code.
     45                The Callback functions are named AUDIO_XXX_CallBack() and only their prototypes are declared in 
     46                the stm32f4_discovery_audio_codec.h file. (refer to the example for more details on the callbacks implementations)
     47             - To Stop playing, to modify the volume level or to mute, use the functions
     48                 AUDIO_Stop(), AUDIO_VolumeCtl() and AUDIO_Mute().
     49           
     50           Driver architecture:
     51           --------------------
     52           This driver is composed of three main layers:
     53             o High Audio Layer: consists of the function API exported in the audio_codec.h file
     54               (AUDIO_Init(), AUDIO_Play() ...)
     55             o Codec Control layer: consists of the functions API controlling the audio codec (CS43L22) and 
     56               included as local functions in file stm32f4_discovery_audio_codec.c (Codec_Init(), Codec_Play() ...)
     57             o Media Access Layer (MAL): which consists of functions allowing to access the media containing/
     58               providing the audio file/stream. These functions are also included as local functions into
     59               the stm32f4_discovery_audio_codec.c file (Audio_MAL_Init(), Audio_MAL_Play() ...)
     60            Each set of functions (layer) may be implemented independently of the others and customized when 
     61            needed.    
     62          2. Modes description:
     63          ---------------------
     64               + AUDIO_MAL_MODE_NORMAL : is suitable when the audio file is in a memory location.
     65               + AUDIO_MAL_MODE_CIRCULAR: is suitable when the audio data are read either from a 
     66                  memory location or from a device at real time (double buffer could be used).
     67          3. DMA interrupts description:
     68          ------------------------------
     69               + AUDIO_IT_TC_ENABLE: Enable this define to use the DMA end of transfer interrupt.
     70                  then, a callback should be implemented by user to perform specific actions
     71                  when the DMA has finished the transfer.
     72               + AUDIO_IT_HT_ENABLE: Enable this define to use the DMA end of half transfer interrupt.
     73                  then, a callback should be implemented by user to perform specific actions
     74                  when the DMA has reached the half of the buffer transfer (generally, it is useful 
     75                  to load the first half of buffer while DMA is loading from the second half).
     76               + AUDIO_IT_ER_ENABLE: Enable this define to manage the cases of error on DMA transfer.
     77          4. Known Limitations:
     78          ---------------------
     79             1- When using the Speaker, if the audio file quality is not high enough, the speaker output
     80                may produce high and uncomfortable noise level. To avoid this issue, to use speaker
     81                output properly, try to increase audio file sampling rate (typically higher than 48KHz).
     82                This operation will lead to larger file size.
     83             2- Communication with the audio codec (through I2C) may be corrupted if it is interrupted by some
     84                user interrupt routines (in this case, interrupts could be disabled just before the start of 
     85                communication then re-enabled when it is over). Note that this communication is only done at
     86                the configuration phase (AUDIO_Init() or AUDIO_Stop()) and when Volume control modification is 
     87                performed (AUDIO_VolumeCtl() or AUDIO_Mute()). When the audio data is played, no communication is 
     88                required with the audio codec.
     89            3- Parsing of audio file is not implemented (in order to determine audio file properties: Mono/Stereo, Data size, 
     90               File size, Audio Frequency, Audio Data header size ...). The configuration is fixed for the given audio file.
     91            4- Mono audio streaming is not supported (in order to play mono audio streams, each data should be sent twice 
     92               on the I2S or should be duplicated on the source buffer. Or convert the stream in stereo before playing).
     93            5- Supports only 16-bit audio data size.
     94          */
     95          
     96          
     97          /* Includes ------------------------------------------------------------------*/
     98          #include "audio_codec.h"
     99          #include "stm32746g_discovery.h"
    100          #include "stm32f7xx_hal_i2s.h"
    101          #include "audio.h"
    102          #include "main.h"
    103          
    104          
    105          /** 
    106            *      This file includes the low layer driver for CS43L22 Audio Codec
    107            */ 
    108          
    109          #define SPI_I2S_DMAReq_Tx               ((uint16_t)0x0002)
    110          #define SPI_I2S_DMAReq_Rx               ((uint16_t)0x0001)
    111          /* Mask for the bit EN of the I2S CFGR register */
    112          #define I2S_ENABLE_MASK                 0x0400
    113          /* Delay for the Codec to be correctly reset */
    114          #define CODEC_RESET_DELAY               0x4FFF
    115          /* The 7 bits Codec address (sent through I2C interface) */
    116          #define CODEC_ADDRESS                   0x94  
    117          #define CODEC_ADDRESS_R                   0x95
    118          
    119          
    120          
    121          /* This is an audio file stored in the Flash memory as a constant table of 16-bit data.
    122              The audio format should be WAV (raw / PCM) 16-bits, Stereo (sampling rate may be modified) */
    123          extern const uint16_t AUDIO_SAMPLE[];
    124          extern __IO uint8_t XferCplt;
    125          extern I2S_HandleTypeDef     hi2s3;
    126          
    127          #if DEBUG
    128              extern uint8_t pUARTBuf[128];
    129              extern UART_HandleTypeDef huart3;
    130          #endif 
    131          
    132          /* This structure is declared global because it is handled by two different functions */

   \                                 In section .bss, align 4
    133          DMA_InitTypeDef DMA_InitStructure; 
   \                     DMA_InitStructure:
   \   00000000                      DS8 48

   \                                 In section .bss, align 4
    134          DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;
   \                     AUDIO_MAL_DMA_InitStructure:
   \   00000000                      DS8 48

   \                                 In section .bss, align 4
    135          DMA_HandleTypeDef     DmaHandle;
   \                     DmaHandle:
   \   00000000                      DS8 80

   \                                 In section .bss, align 4
    136          I2C_HandleTypeDef     hi2c1,hi2c2;
   \                     hi2c1:
   \   00000000                      DS8 60

   \                                 In section .bss, align 4
   \                     hi2c2:
   \   00000000                      DS8 60
    137          
    138          uint32_t AudioTotalSize = 0xFFFF; /* This variable holds the total size of the audio file */
    139          uint32_t AudioRemSize   = 0xFFFF; /* This variable holds the remaining data in audio file */
    140          __IO uint32_t  CODECTimeout = CODEC_LONG_TIMEOUT;   
    141          __IO uint32_t CurrAudioInterface = AUDIO_INTERFACE_I2S; //AUDIO_INTERFACE_DAC

   \                                 In section .bss, align 1
    142          __IO uint8_t OutputDev = 0;
   \                     OutputDev:
   \   00000000                      DS8 1

   \                                 In section .data, align 4
   \                     AudioTotalSize:
   \   00000000   0x0000FFFF         DC32 65535
   \                     AudioRemSize:
   \   00000004   0x0000FFFF         DC32 65535
    143          uint16_t *CurrentPos ;             /* This variable holds the current position of audio pointer */
   \                     CurrentPos:
   \   00000008   0x00 0x00          DC8 0, 0, 0, 0
   \              0x00 0x00    

   \                                 In section .data, align 4
   \                     CODECTimeout:
   \   00000000   0x0012C000         DC32 1228800

   \                                 In section .data, align 4
   \                     CurrAudioInterface:
   \   00000000   0x00000001         DC32 1

   \                                 In section .data, align 1
    144          uint8_t Volume=80;
   \                     Volume:
   \   00000000   0x50               DC8 80
    145          
    146          
    147          /*-----------------------------------
    148                                     Audio Codec functions 
    149                                              ------------------------------------------*/
    150          static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq);
    151          static uint32_t Codec_DeInit(void);
    152          static uint32_t Codec_Play(void);
    153          static uint32_t Codec_PauseResume(uint32_t Cmd);
    154          static uint32_t Codec_Stop(uint32_t Cmd);
    155          static uint32_t Codec_VolumeCtrl(uint8_t Volume);
    156          static uint32_t Codec_Mute(uint32_t Cmd);
    157          static void     Codec_CtrlInterface_Init(void);
    158          static void     Codec_CtrlInterface_DeInit(void);
    159          static void     Codec_AudioInterface_Init(uint32_t AudioFreq);
    160          static void     Codec_AudioInterface_DeInit(void);
    161          static void     Codec_Reset(void);
    162          static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue);
    163          static uint32_t Codec_ReadRegister(uint8_t RegisterAddr);
    164          static void     Codec_GPIO_Init(void);
    165          static void     Codec_GPIO_DeInit(void);
    166          static void     Delay(__IO uint32_t nCount);
    167          static void     I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
    168          static void     SPI_I2S_DeInit(SPI_TypeDef* SPIx);
    169          static void     DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
    170          static void     SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
    171          static void     Audio_MAL_DeInit(void);
    172          static void     Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr);
    173          static void     Audio_MAL_Stop(void);
    174          /*----------------------------------------------------------------------------*/
    175          
    176          /**
    177            * @brief  Configure the audio peripherals.
    178            * @param  OutputDevice: OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
    179            *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
    180            * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
    181            * @param  AudioFreq: Audio frequency used to play the audio stream.
    182            * @retval 0 if correct communication, else wrong communication
    183            */

   \                                 In section .text, align 2, keep-with-next
    184          uint32_t AUDIO_Init(uint16_t OutputDevice, uint8_t Vol, uint32_t AudioFreq)
    185          {    
   \                     AUDIO_Init: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    186          	/* Perform low layer Codec initialization */
    187          	if (Codec_Init(OutputDevice, VOLUME_CONVERT(Vol), AudioFreq)!=HAL_OK)
   \   00000002   0x.... 0x....      LDR.W    R1,??DataTable22
   \   00000006   0x7809             LDRB     R1,[R1, #+0]
   \   00000008   0x2965             CMP      R1,#+101
   \   0000000A   0xDB01             BLT.N    ??AUDIO_Init_0
   \   0000000C   0x2164             MOVS     R1,#+100
   \   0000000E   0xE005             B.N      ??AUDIO_Init_1
   \                     ??AUDIO_Init_0: (+1)
   \   00000010   0xEBC1 0x2101      RSB      R1,R1,R1, LSL #+8
   \   00000014   0xB289             UXTH     R1,R1
   \   00000016   0x2364             MOVS     R3,#+100
   \   00000018   0xFB91 0xF1F3      SDIV     R1,R1,R3
   \                     ??AUDIO_Init_1: (+1)
   \   0000001C   0xB2C9             UXTB     R1,R1
   \   0000001E   0x.... 0x....      BL       Codec_Init
    188          	{
    189                      //BSP_LED_Toggle(LED2);
    190          	}
    191          	
    192          	return 0;
   \   00000022   0x2000             MOVS     R0,#+0
   \   00000024   0xBD02             POP      {R1,PC}          ;; return
    193          }
    194          
    195          /**
    196            * @brief  Deinitializes all the resources used by the codec (those initialized
    197            *         by AUDIO_Init() function). 
    198            * @param  None
    199            * @retval 0 if correct communication, else wrong communication
    200            */

   \                                 In section .text, align 2, keep-with-next
    201          uint32_t AUDIO_DeInit(void)
    202          { 
   \                     AUDIO_DeInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    203            /* DeInitialize the Media layer */
    204            Audio_MAL_DeInit();
   \   00000002   0x.... 0x....      BL       Audio_MAL_DeInit
    205            
    206            /* DeInitialize Codec */  
    207            Codec_DeInit();  
   \   00000006   0x.... 0x....      BL       Codec_DeInit
    208            
    209            return 0;
   \   0000000A   0x2000             MOVS     R0,#+0
   \   0000000C   0xBD02             POP      {R1,PC}          ;; return
    210          }
    211          
    212          /**
    213            * @brief  Starts playing audio stream from a data buffer for a determined size. 
    214            * @param  pBuffer: Pointer to the buffer 
    215            * @param  Size: Number of audio data BYTES.
    216            * @retval 0 if correct communication, else wrong communication
    217            */

   \                                 In section .text, align 2, keep-with-next
    218          uint32_t AUDIO_Play(uint16_t* pBuffer, uint32_t Size)
    219          {
   \                     AUDIO_Play: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0x4604             MOV      R4,R0
   \   00000004   0x460D             MOV      R5,R1
    220            /* Set the total number of data to be played (count in half-word) */
    221            AudioTotalSize = Size;
   \   00000006   0x.... 0x....      LDR.W    R6,??DataTable22_1
   \   0000000A   0x6035             STR      R5,[R6, #+0]
    222          
    223            /* Call the audio Codec Play function */
    224            Codec_Play();
   \   0000000C   0x.... 0x....      BL       Codec_Play
    225            
    226            /* Update the Media layer and enable it for play */  
    227            Audio_MAL_Play((uint32_t)pBuffer, (uint16_t)(DMA_MAX(Size/4)));
   \   00000010   0x08A9             LSRS     R1,R5,#+2
   \   00000012   0xF5B1 0x3F80      CMP      R1,#+65536
   \   00000016   0xD301             BCC.N    ??AUDIO_Play_0
   \   00000018   0xF64F 0x71FF      MOVW     R1,#+65535
   \                     ??AUDIO_Play_0: (+1)
   \   0000001C   0xB289             UXTH     R1,R1
   \   0000001E   0x4620             MOV      R0,R4
   \   00000020   0x.... 0x....      BL       Audio_MAL_Play
    228            
    229            /* Update the remaining number of data to be played */
    230            AudioRemSize = (Size/2) - DMA_MAX(AudioTotalSize)/2;//1 sop1hc: change "DMA_MAX(AudioTotalSize)" to "DMA_MAX(AudioTotalSize)/2"
   \   00000024   0x6830             LDR      R0,[R6, #+0]
   \   00000026   0xF5B0 0x3F80      CMP      R0,#+65536
   \   0000002A   0xD201             BCS.N    ??AUDIO_Play_1
   \   0000002C   0x4601             MOV      R1,R0
   \   0000002E   0xE001             B.N      ??AUDIO_Play_2
   \                     ??AUDIO_Play_1: (+1)
   \   00000030   0xF64F 0x71FF      MOVW     R1,#+65535
   \                     ??AUDIO_Play_2: (+1)
   \   00000034   0x086A             LSRS     R2,R5,#+1
   \   00000036   0xEBA2 0x0151      SUB      R1,R2,R1, LSR #+1
   \   0000003A   0x6071             STR      R1,[R6, #+4]
    231            
    232            /* Update the current audio pointer position */
    233            CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);
   \   0000003C   0xF5B0 0x3F80      CMP      R0,#+65536
   \   00000040   0xD301             BCC.N    ??AUDIO_Play_3
   \   00000042   0xF64F 0x70FF      MOVW     R0,#+65535
   \                     ??AUDIO_Play_3: (+1)
   \   00000046   0xEB04 0x0040      ADD      R0,R4,R0, LSL #+1
   \   0000004A   0x60B0             STR      R0,[R6, #+8]
    234            
    235            return 0;
   \   0000004C   0x2000             MOVS     R0,#+0
   \   0000004E   0xBD70             POP      {R4-R6,PC}       ;; return
    236          }
    237          
    238          /**
    239            * @brief  This function Pauses or Resumes the audio file stream. In case
    240            *         of using DMA, the DMA Pause feature is used. In all cases the I2S 
    241            *         peripheral is disabled. 
    242            * 
    243            * @WARNING When calling AUDIO_PauseResume() function for pause, only
    244            *          this function should be called for resume (use of AUDIO_Play() 
    245            *          function for resume could lead to unexpected behavior).
    246            * 
    247            * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
    248            *         from 0) to resume. 
    249            * @retval 0 if correct communication, else wrong communication
    250            */

   \                                 In section .text, align 2, keep-with-next
    251          uint32_t AUDIO_PauseResume(uint32_t Cmd)
    252          {    
   \                     AUDIO_PauseResume: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    253            /* Call the Audio Codec Pause/Resume function */
    254            if (Codec_PauseResume(Cmd) != 0)
   \   00000004   0x.... 0x....      BL       Codec_PauseResume
   \   00000008   0x2800             CMP      R0,#+0
   \   0000000A   0xD001             BEQ.N    ??AUDIO_PauseResume_0
    255            {
    256              return 1;
   \   0000000C   0x2001             MOVS     R0,#+1
   \   0000000E   0xBD10             POP      {R4,PC}
    257            }
    258            else
    259            {
    260              /* Call the Media layer pause/resume function */
    261              Audio_MAL_PauseResume(Cmd, 0);
   \                     ??AUDIO_PauseResume_0: (+1)
   \   00000010   0x2100             MOVS     R1,#+0
   \   00000012   0x4620             MOV      R0,R4
   \   00000014   0x.... 0x....      BL       Audio_MAL_PauseResume
    262              
    263              /* Return 0 if all operations are OK */
    264              return 0;
   \   00000018   0x2000             MOVS     R0,#+0
   \   0000001A   0xBD10             POP      {R4,PC}          ;; return
    265            }
    266          }
    267          
    268          /**
    269            * @brief  Stops audio playing and Power down the Audio Codec. 
    270            * @param  Option: could be one of the following parameters 
    271            *           - CODEC_PDWN_SW: for software power off (by writing registers). 
    272            *                            Then no need to reconfigure the Codec after power on.
    273            *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
    274            *                            Then need to reconfigure the Codec after power on.  
    275            * @retval 0 if correct communication, else wrong communication
    276            */

   \                                 In section .text, align 2, keep-with-next
    277          uint32_t AUDIO_Stop(uint32_t Option)
    278          {
   \                     AUDIO_Stop: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    279            /* Call Audio Codec Stop function */
    280            if (Codec_Stop(Option) != 0)
   \   00000002   0x.... 0x....      BL       Codec_Stop
   \   00000006   0x2800             CMP      R0,#+0
   \   00000008   0xD001             BEQ.N    ??AUDIO_Stop_0
    281            {
    282              return 1;
   \   0000000A   0x2001             MOVS     R0,#+1
   \   0000000C   0xBD02             POP      {R1,PC}
    283            }
    284            else
    285            {
    286              /* Call Media layer Stop function */
    287              Audio_MAL_Stop();
   \                     ??AUDIO_Stop_0: (+1)
   \   0000000E   0x.... 0x....      BL       Audio_MAL_Stop
    288              
    289              /* Update the remaining data number */
    290              AudioRemSize = AudioTotalSize;    
   \   00000012   0x.... 0x....      LDR.W    R0,??DataTable22_1
   \   00000016   0x6801             LDR      R1,[R0, #+0]
   \   00000018   0x6041             STR      R1,[R0, #+4]
    291              
    292              /* Return 0 when all operations are correctly done */
    293              return 0;
   \   0000001A   0x2000             MOVS     R0,#+0
   \   0000001C   0xBD02             POP      {R1,PC}          ;; return
    294            }
    295          }
    296          
    297          /**
    298            * @brief  Controls the current audio volume level. 
    299            * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
    300            *         Mute and 100 for Max volume level).
    301            * @retval 0 if correct communication, else wrong communication
    302            */

   \                                 In section .text, align 2, keep-with-next
    303          uint32_t AUDIO_VolumeCtl(uint8_t Vol)
    304          {
    305            /* Call the codec volume control function with converted volume value */
    306            return (Codec_VolumeCtrl(VOLUME_CONVERT(Vol)));
   \                     AUDIO_VolumeCtl: (+1)
   \   00000000   0x.... 0x....      LDR.W    R0,??DataTable22
   \   00000004   0x7800             LDRB     R0,[R0, #+0]
   \   00000006   0x2865             CMP      R0,#+101
   \   00000008   0xDB01             BLT.N    ??AUDIO_VolumeCtl_0
   \   0000000A   0x2064             MOVS     R0,#+100
   \   0000000C   0xE005             B.N      ??AUDIO_VolumeCtl_1
   \                     ??AUDIO_VolumeCtl_0: (+1)
   \   0000000E   0xEBC0 0x2000      RSB      R0,R0,R0, LSL #+8
   \   00000012   0xB280             UXTH     R0,R0
   \   00000014   0x2164             MOVS     R1,#+100
   \   00000016   0xFB90 0xF0F1      SDIV     R0,R0,R1
   \                     ??AUDIO_VolumeCtl_1: (+1)
   \   0000001A   0xB2C0             UXTB     R0,R0
   \   0000001C   0x....             B.N      Codec_VolumeCtrl
    307          }
    308          
    309          /**
    310            * @brief  Enables or disables the MUTE mode by software 
    311            * @param  Command: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
    312            *         unmute the codec and restore previous volume level.
    313            * @retval 0 if correct communication, else wrong communication
    314            */

   \                                 In section .text, align 2, keep-with-next
    315          uint32_t AUDIO_Mute(uint32_t Cmd)
    316          { 
    317            /* Call the Codec Mute function */
    318            return (Codec_Mute(Cmd));
   \                     AUDIO_Mute: (+1)
   \   00000000   0x....             B.N      Codec_Mute
    319          }
    320          
    321          
    322          /**
    323            * @brief  This function handles main I2S interrupt. 
    324            * @param  None
    325            * @retval 0 if correct communication, else wrong communication
    326            */

   \                                 In section .text, align 2, keep-with-next
    327          void DMA1_Stream7_IRQHandler(void)
    328          { 
   \                     DMA1_Stream7_IRQHandler: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
    329          	/* Transfer Complete Interrupt management ***********************************/
    330          	  if(__HAL_DMA_GET_FLAG(hi2s3.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hi2s3.hdmatx)) != RESET)
   \   00000002   0x.... 0x....      LDR.W    R0,??DataTable22_2
   \   00000006   0x6B01             LDR      R1,[R0, #+48]
   \   00000008   0x6809             LDR      R1,[R1, #+0]
   \   0000000A   0x460A             MOV      R2,R1
   \   0000000C   0x.... 0x....      LDR.W    R3,??DataTable22_3  ;; 0x40026010
   \   00000010   0x.... 0x....      LDR.W    R4,??DataTable22_4  ;; 0x40026459
   \   00000014   0x42A2             CMP      R2,R4
   \   00000016   0xD345             BCC.N    ??DMA1_Stream7_IRQHandler_0
   \   00000018   0x.... 0x....      LDR.W    R5,??DataTable22_5  ;; 0x40026400
   \   0000001C   0x686D             LDR      R5,[R5, #+4]
   \   0000001E   0x429A             CMP      R2,R3
   \   00000020   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_1
   \   00000022   0x.... 0x....      LDR.W    R6,??DataTable22_6  ;; 0x40026410
   \   00000026   0x42B2             CMP      R2,R6
   \   00000028   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_1
   \   0000002A   0x.... 0x....      LDR.W    R6,??DataTable22_7  ;; 0x40026070
   \   0000002E   0x42B2             CMP      R2,R6
   \   00000030   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_1
   \   00000032   0x.... 0x....      LDR.W    R6,??DataTable22_8  ;; 0x40026470
   \   00000036   0x42B2             CMP      R2,R6
   \   00000038   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_2
   \                     ??DMA1_Stream7_IRQHandler_1: (+1)
   \   0000003A   0x2620             MOVS     R6,#+32
   \   0000003C   0xE030             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_2: (+1)
   \   0000003E   0x.... 0x....      LDR.W    R6,??DataTable22_9  ;; 0x40026028
   \   00000042   0x42B2             CMP      R2,R6
   \   00000044   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_4
   \   00000046   0x.... 0x....      LDR.W    R6,??DataTable23  ;; 0x40026428
   \   0000004A   0x42B2             CMP      R2,R6
   \   0000004C   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_4
   \   0000004E   0x.... 0x....      LDR.W    R6,??DataTable23_1  ;; 0x40026088
   \   00000052   0x42B2             CMP      R2,R6
   \   00000054   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_4
   \   00000056   0x.... 0x....      LDR.W    R6,??DataTable23_2  ;; 0x40026488
   \   0000005A   0x42B2             CMP      R2,R6
   \   0000005C   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_5
   \                     ??DMA1_Stream7_IRQHandler_4: (+1)
   \   0000005E   0xF44F 0x6600      MOV      R6,#+2048
   \   00000062   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_5: (+1)
   \   00000064   0x.... 0x....      LDR.W    R6,??DataTable23_3  ;; 0x40026040
   \   00000068   0x42B2             CMP      R2,R6
   \   0000006A   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_6
   \   0000006C   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000070   0xE016             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_6: (+1)
   \   00000072   0x.... 0x....      LDR.W    R6,??DataTable24  ;; 0x40026440
   \   00000076   0x42B2             CMP      R2,R6
   \   00000078   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_7
   \   0000007A   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000007E   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_7: (+1)
   \   00000080   0x.... 0x....      LDR.W    R6,??DataTable24_1  ;; 0x400260a0
   \   00000084   0x42B2             CMP      R2,R6
   \   00000086   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_8
   \   00000088   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000008C   0xE008             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_8: (+1)
   \   0000008E   0x.... 0x....      LDR.W    R6,??DataTable24_2  ;; 0x400264a0
   \   00000092   0x42B2             CMP      R2,R6
   \   00000094   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_9
   \   00000096   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000009A   0xE001             B.N      ??DMA1_Stream7_IRQHandler_3
   \                     ??DMA1_Stream7_IRQHandler_9: (+1)
   \   0000009C   0xF04F 0x6600      MOV      R6,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_3: (+1)
   \   000000A0   0x4035             ANDS     R5,R6,R5
   \   000000A2   0xE0D6             B.N      ??DMA1_Stream7_IRQHandler_10
   \                     ??DMA1_Stream7_IRQHandler_0: (+1)
   \   000000A4   0x.... 0x....      LDR.W    R5,??DataTable24_3  ;; 0x400260b9
   \   000000A8   0x42AA             CMP      R2,R5
   \   000000AA   0xD345             BCC.N    ??DMA1_Stream7_IRQHandler_11
   \   000000AC   0x.... 0x....      LDR.W    R5,??DataTable22_5  ;; 0x40026400
   \   000000B0   0x682D             LDR      R5,[R5, #+0]
   \   000000B2   0x429A             CMP      R2,R3
   \   000000B4   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_12
   \   000000B6   0x.... 0x....      LDR.W    R6,??DataTable22_6  ;; 0x40026410
   \   000000BA   0x42B2             CMP      R2,R6
   \   000000BC   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_12
   \   000000BE   0x.... 0x....      LDR.W    R6,??DataTable22_7  ;; 0x40026070
   \   000000C2   0x42B2             CMP      R2,R6
   \   000000C4   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_12
   \   000000C6   0x.... 0x....      LDR.W    R6,??DataTable22_8  ;; 0x40026470
   \   000000CA   0x42B2             CMP      R2,R6
   \   000000CC   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_13
   \                     ??DMA1_Stream7_IRQHandler_12: (+1)
   \   000000CE   0x2620             MOVS     R6,#+32
   \   000000D0   0xE030             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_13: (+1)
   \   000000D2   0x.... 0x....      LDR.W    R6,??DataTable22_9  ;; 0x40026028
   \   000000D6   0x42B2             CMP      R2,R6
   \   000000D8   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_15
   \   000000DA   0x.... 0x....      LDR.W    R6,??DataTable23  ;; 0x40026428
   \   000000DE   0x42B2             CMP      R2,R6
   \   000000E0   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_15
   \   000000E2   0x.... 0x....      LDR.W    R6,??DataTable23_1  ;; 0x40026088
   \   000000E6   0x42B2             CMP      R2,R6
   \   000000E8   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_15
   \   000000EA   0x.... 0x....      LDR.W    R6,??DataTable23_2  ;; 0x40026488
   \   000000EE   0x42B2             CMP      R2,R6
   \   000000F0   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_16
   \                     ??DMA1_Stream7_IRQHandler_15: (+1)
   \   000000F2   0xF44F 0x6600      MOV      R6,#+2048
   \   000000F6   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_16: (+1)
   \   000000F8   0x.... 0x....      LDR.W    R6,??DataTable23_3  ;; 0x40026040
   \   000000FC   0x42B2             CMP      R2,R6
   \   000000FE   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_17
   \   00000100   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000104   0xE016             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_17: (+1)
   \   00000106   0x.... 0x....      LDR.W    R6,??DataTable24  ;; 0x40026440
   \   0000010A   0x42B2             CMP      R2,R6
   \   0000010C   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_18
   \   0000010E   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000112   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_18: (+1)
   \   00000114   0x.... 0x....      LDR.W    R6,??DataTable24_1  ;; 0x400260a0
   \   00000118   0x42B2             CMP      R2,R6
   \   0000011A   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_19
   \   0000011C   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000120   0xE008             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_19: (+1)
   \   00000122   0x.... 0x....      LDR.W    R6,??DataTable24_2  ;; 0x400264a0
   \   00000126   0x42B2             CMP      R2,R6
   \   00000128   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_20
   \   0000012A   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000012E   0xE001             B.N      ??DMA1_Stream7_IRQHandler_14
   \                     ??DMA1_Stream7_IRQHandler_20: (+1)
   \   00000130   0xF04F 0x6600      MOV      R6,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_14: (+1)
   \   00000134   0x4035             ANDS     R5,R6,R5
   \   00000136   0xE08C             B.N      ??DMA1_Stream7_IRQHandler_10
   \                     ??DMA1_Stream7_IRQHandler_11: (+1)
   \   00000138   0x.... 0x....      LDR.W    R5,??DataTable25  ;; 0x40026000
   \   0000013C   0x.... 0x....      LDR.W    R6,??DataTable25_1  ;; 0x40026059
   \   00000140   0x42B2             CMP      R2,R6
   \   00000142   0xD343             BCC.N    ??DMA1_Stream7_IRQHandler_21
   \   00000144   0x686D             LDR      R5,[R5, #+4]
   \   00000146   0x429A             CMP      R2,R3
   \   00000148   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_22
   \   0000014A   0x.... 0x....      LDR.W    R6,??DataTable22_6  ;; 0x40026410
   \   0000014E   0x42B2             CMP      R2,R6
   \   00000150   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_22
   \   00000152   0x.... 0x....      LDR.W    R6,??DataTable22_7  ;; 0x40026070
   \   00000156   0x42B2             CMP      R2,R6
   \   00000158   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_22
   \   0000015A   0x.... 0x....      LDR.W    R6,??DataTable22_8  ;; 0x40026470
   \   0000015E   0x42B2             CMP      R2,R6
   \   00000160   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_23
   \                     ??DMA1_Stream7_IRQHandler_22: (+1)
   \   00000162   0x2620             MOVS     R6,#+32
   \   00000164   0xE030             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_23: (+1)
   \   00000166   0x.... 0x....      LDR.W    R6,??DataTable22_9  ;; 0x40026028
   \   0000016A   0x42B2             CMP      R2,R6
   \   0000016C   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_25
   \   0000016E   0x.... 0x....      LDR.W    R6,??DataTable23  ;; 0x40026428
   \   00000172   0x42B2             CMP      R2,R6
   \   00000174   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_25
   \   00000176   0x.... 0x....      LDR.W    R6,??DataTable23_1  ;; 0x40026088
   \   0000017A   0x42B2             CMP      R2,R6
   \   0000017C   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_25
   \   0000017E   0x.... 0x....      LDR.W    R6,??DataTable23_2  ;; 0x40026488
   \   00000182   0x42B2             CMP      R2,R6
   \   00000184   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_26
   \                     ??DMA1_Stream7_IRQHandler_25: (+1)
   \   00000186   0xF44F 0x6600      MOV      R6,#+2048
   \   0000018A   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_26: (+1)
   \   0000018C   0x.... 0x....      LDR.W    R6,??DataTable23_3  ;; 0x40026040
   \   00000190   0x42B2             CMP      R2,R6
   \   00000192   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_27
   \   00000194   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000198   0xE016             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_27: (+1)
   \   0000019A   0x.... 0x....      LDR.W    R6,??DataTable24  ;; 0x40026440
   \   0000019E   0x42B2             CMP      R2,R6
   \   000001A0   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_28
   \   000001A2   0xF44F 0x1600      MOV      R6,#+2097152
   \   000001A6   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_28: (+1)
   \   000001A8   0x.... 0x....      LDR.W    R6,??DataTable24_1  ;; 0x400260a0
   \   000001AC   0x42B2             CMP      R2,R6
   \   000001AE   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_29
   \   000001B0   0xF44F 0x1600      MOV      R6,#+2097152
   \   000001B4   0xE008             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_29: (+1)
   \   000001B6   0x.... 0x....      LDR.W    R6,??DataTable24_2  ;; 0x400264a0
   \   000001BA   0x42B2             CMP      R2,R6
   \   000001BC   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_30
   \   000001BE   0xF44F 0x1600      MOV      R6,#+2097152
   \   000001C2   0xE001             B.N      ??DMA1_Stream7_IRQHandler_24
   \                     ??DMA1_Stream7_IRQHandler_30: (+1)
   \   000001C4   0xF04F 0x6600      MOV      R6,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_24: (+1)
   \   000001C8   0x4035             ANDS     R5,R6,R5
   \   000001CA   0xE042             B.N      ??DMA1_Stream7_IRQHandler_10
   \                     ??DMA1_Stream7_IRQHandler_21: (+1)
   \   000001CC   0x682D             LDR      R5,[R5, #+0]
   \   000001CE   0x429A             CMP      R2,R3
   \   000001D0   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_31
   \   000001D2   0x.... 0x....      LDR.W    R6,??DataTable22_6  ;; 0x40026410
   \   000001D6   0x42B2             CMP      R2,R6
   \   000001D8   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_31
   \   000001DA   0x.... 0x....      LDR.W    R6,??DataTable22_7  ;; 0x40026070
   \   000001DE   0x42B2             CMP      R2,R6
   \   000001E0   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_31
   \   000001E2   0x.... 0x....      LDR.W    R6,??DataTable22_8  ;; 0x40026470
   \   000001E6   0x42B2             CMP      R2,R6
   \   000001E8   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_32
   \                     ??DMA1_Stream7_IRQHandler_31: (+1)
   \   000001EA   0x2620             MOVS     R6,#+32
   \   000001EC   0xE030             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_32: (+1)
   \   000001EE   0x.... 0x....      LDR.W    R6,??DataTable22_9  ;; 0x40026028
   \   000001F2   0x42B2             CMP      R2,R6
   \   000001F4   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_34
   \   000001F6   0x.... 0x....      LDR.W    R6,??DataTable23  ;; 0x40026428
   \   000001FA   0x42B2             CMP      R2,R6
   \   000001FC   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_34
   \   000001FE   0x.... 0x....      LDR.W    R6,??DataTable23_1  ;; 0x40026088
   \   00000202   0x42B2             CMP      R2,R6
   \   00000204   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_34
   \   00000206   0x.... 0x....      LDR.W    R6,??DataTable23_2  ;; 0x40026488
   \   0000020A   0x42B2             CMP      R2,R6
   \   0000020C   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_35
   \                     ??DMA1_Stream7_IRQHandler_34: (+1)
   \   0000020E   0xF44F 0x6600      MOV      R6,#+2048
   \   00000212   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_35: (+1)
   \   00000214   0x.... 0x....      LDR.W    R6,??DataTable23_3  ;; 0x40026040
   \   00000218   0x42B2             CMP      R2,R6
   \   0000021A   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_36
   \   0000021C   0xF44F 0x1600      MOV      R6,#+2097152
   \   00000220   0xE016             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_36: (+1)
   \   00000222   0x.... 0x....      LDR.W    R6,??DataTable24  ;; 0x40026440
   \   00000226   0x42B2             CMP      R2,R6
   \   00000228   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_37
   \   0000022A   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000022E   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_37: (+1)
   \   00000230   0x.... 0x....      LDR.W    R6,??DataTable24_1  ;; 0x400260a0
   \   00000234   0x42B2             CMP      R2,R6
   \   00000236   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_38
   \   00000238   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000023C   0xE008             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_38: (+1)
   \   0000023E   0x.... 0x....      LDR.W    R6,??DataTable24_2  ;; 0x400264a0
   \   00000242   0x42B2             CMP      R2,R6
   \   00000244   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_39
   \   00000246   0xF44F 0x1600      MOV      R6,#+2097152
   \   0000024A   0xE001             B.N      ??DMA1_Stream7_IRQHandler_33
   \                     ??DMA1_Stream7_IRQHandler_39: (+1)
   \   0000024C   0xF04F 0x6600      MOV      R6,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_33: (+1)
   \   00000250   0x4035             ANDS     R5,R6,R5
   \                     ??DMA1_Stream7_IRQHandler_10: (+1)
   \   00000252   0x2D00             CMP      R5,#+0
   \   00000254   0xF000 0x812B      BEQ.W    ??DMA1_Stream7_IRQHandler_40
    331          	  {
    332                      if(__HAL_DMA_GET_IT_SOURCE(hi2s3.hdmatx, DMA_IT_TC) != RESET)
   \   00000258   0x6809             LDR      R1,[R1, #+0]
   \   0000025A   0x06C9             LSLS     R1,R1,#+27
   \   0000025C   0xF140 0x8127      BPL.W    ??DMA1_Stream7_IRQHandler_40
    333                      {
    334          
    335          			    //if((DmaHandle.Instance->CR & DMA_SxCR_CIRC) == 0)
    336          		        //{
    337          		        //  /* Disable the transfer complete interrupt */
    338          		        //  __HAL_DMA_DISABLE_IT(&DmaHandle, DMA_IT_TC);
    339          		        //}
    340                          //if(((hi2s3.hdmatx->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
    341                          {
    342                          
    343                              /* Clear the transfer complete flag */
    344                              __HAL_DMA_CLEAR_FLAG(hi2s3.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hi2s3.hdmatx));
   \   00000260   0x42A2             CMP      R2,R4
   \   00000262   0xD344             BCC.N    ??DMA1_Stream7_IRQHandler_41
   \   00000264   0x429A             CMP      R2,R3
   \   00000266   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_42
   \   00000268   0x.... 0x....      LDR.W    R1,??DataTable22_6  ;; 0x40026410
   \   0000026C   0x428A             CMP      R2,R1
   \   0000026E   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_42
   \   00000270   0x.... 0x....      LDR.W    R1,??DataTable22_7  ;; 0x40026070
   \   00000274   0x428A             CMP      R2,R1
   \   00000276   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_42
   \   00000278   0x.... 0x....      LDR.W    R1,??DataTable22_8  ;; 0x40026470
   \   0000027C   0x428A             CMP      R2,R1
   \   0000027E   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_43
   \                     ??DMA1_Stream7_IRQHandler_42: (+1)
   \   00000280   0x2120             MOVS     R1,#+32
   \   00000282   0xE030             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_43: (+1)
   \   00000284   0x.... 0x....      LDR.W    R1,??DataTable22_9  ;; 0x40026028
   \   00000288   0x428A             CMP      R2,R1
   \   0000028A   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_45
   \   0000028C   0x.... 0x....      LDR.W    R1,??DataTable23  ;; 0x40026428
   \   00000290   0x428A             CMP      R2,R1
   \   00000292   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_45
   \   00000294   0x.... 0x....      LDR.W    R1,??DataTable23_1  ;; 0x40026088
   \   00000298   0x428A             CMP      R2,R1
   \   0000029A   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_45
   \   0000029C   0x.... 0x....      LDR.W    R1,??DataTable23_2  ;; 0x40026488
   \   000002A0   0x428A             CMP      R2,R1
   \   000002A2   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_46
   \                     ??DMA1_Stream7_IRQHandler_45: (+1)
   \   000002A4   0xF44F 0x6100      MOV      R1,#+2048
   \   000002A8   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_46: (+1)
   \   000002AA   0x.... 0x....      LDR.W    R1,??DataTable23_3  ;; 0x40026040
   \   000002AE   0x428A             CMP      R2,R1
   \   000002B0   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_47
   \   000002B2   0xF44F 0x1100      MOV      R1,#+2097152
   \   000002B6   0xE016             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_47: (+1)
   \   000002B8   0x.... 0x....      LDR.W    R1,??DataTable24  ;; 0x40026440
   \   000002BC   0x428A             CMP      R2,R1
   \   000002BE   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_48
   \   000002C0   0xF44F 0x1100      MOV      R1,#+2097152
   \   000002C4   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_48: (+1)
   \   000002C6   0x.... 0x....      LDR.W    R1,??DataTable24_1  ;; 0x400260a0
   \   000002CA   0x428A             CMP      R2,R1
   \   000002CC   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_49
   \   000002CE   0xF44F 0x1100      MOV      R1,#+2097152
   \   000002D2   0xE008             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_49: (+1)
   \   000002D4   0x.... 0x....      LDR.W    R1,??DataTable24_2  ;; 0x400264a0
   \   000002D8   0x428A             CMP      R2,R1
   \   000002DA   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_50
   \   000002DC   0xF44F 0x1100      MOV      R1,#+2097152
   \   000002E0   0xE001             B.N      ??DMA1_Stream7_IRQHandler_44
   \                     ??DMA1_Stream7_IRQHandler_50: (+1)
   \   000002E2   0xF04F 0x6100      MOV      R1,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_44: (+1)
   \   000002E6   0x.... 0x....      LDR.W    R2,??DataTable22_5  ;; 0x40026400
   \   000002EA   0x60D1             STR      R1,[R2, #+12]
   \   000002EC   0xE0D5             B.N      ??DMA1_Stream7_IRQHandler_51
   \                     ??DMA1_Stream7_IRQHandler_41: (+1)
   \   000002EE   0x.... 0x....      LDR.W    R1,??DataTable24_3  ;; 0x400260b9
   \   000002F2   0x428A             CMP      R2,R1
   \   000002F4   0xD344             BCC.N    ??DMA1_Stream7_IRQHandler_52
   \   000002F6   0x429A             CMP      R2,R3
   \   000002F8   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_53
   \   000002FA   0x.... 0x....      LDR.W    R1,??DataTable22_6  ;; 0x40026410
   \   000002FE   0x428A             CMP      R2,R1
   \   00000300   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_53
   \   00000302   0x.... 0x....      LDR.W    R1,??DataTable22_7  ;; 0x40026070
   \   00000306   0x428A             CMP      R2,R1
   \   00000308   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_53
   \   0000030A   0x.... 0x....      LDR.W    R1,??DataTable22_8  ;; 0x40026470
   \   0000030E   0x428A             CMP      R2,R1
   \   00000310   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_54
   \                     ??DMA1_Stream7_IRQHandler_53: (+1)
   \   00000312   0x2120             MOVS     R1,#+32
   \   00000314   0xE030             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_54: (+1)
   \   00000316   0x.... 0x....      LDR.W    R1,??DataTable22_9  ;; 0x40026028
   \   0000031A   0x428A             CMP      R2,R1
   \   0000031C   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_56
   \   0000031E   0x.... 0x....      LDR.W    R1,??DataTable23  ;; 0x40026428
   \   00000322   0x428A             CMP      R2,R1
   \   00000324   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_56
   \   00000326   0x.... 0x....      LDR.W    R1,??DataTable23_1  ;; 0x40026088
   \   0000032A   0x428A             CMP      R2,R1
   \   0000032C   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_56
   \   0000032E   0x.... 0x....      LDR.W    R1,??DataTable23_2  ;; 0x40026488
   \   00000332   0x428A             CMP      R2,R1
   \   00000334   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_57
   \                     ??DMA1_Stream7_IRQHandler_56: (+1)
   \   00000336   0xF44F 0x6100      MOV      R1,#+2048
   \   0000033A   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_57: (+1)
   \   0000033C   0x.... 0x....      LDR.W    R1,??DataTable23_3  ;; 0x40026040
   \   00000340   0x428A             CMP      R2,R1
   \   00000342   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_58
   \   00000344   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000348   0xE016             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_58: (+1)
   \   0000034A   0x.... 0x....      LDR.W    R1,??DataTable24  ;; 0x40026440
   \   0000034E   0x428A             CMP      R2,R1
   \   00000350   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_59
   \   00000352   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000356   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_59: (+1)
   \   00000358   0x.... 0x....      LDR.W    R1,??DataTable24_1  ;; 0x400260a0
   \   0000035C   0x428A             CMP      R2,R1
   \   0000035E   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_60
   \   00000360   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000364   0xE008             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_60: (+1)
   \   00000366   0x.... 0x....      LDR.W    R1,??DataTable24_2  ;; 0x400264a0
   \   0000036A   0x428A             CMP      R2,R1
   \   0000036C   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_61
   \   0000036E   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000372   0xE001             B.N      ??DMA1_Stream7_IRQHandler_55
   \                     ??DMA1_Stream7_IRQHandler_61: (+1)
   \   00000374   0xF04F 0x6100      MOV      R1,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_55: (+1)
   \   00000378   0x.... 0x....      LDR.W    R2,??DataTable22_5  ;; 0x40026400
   \   0000037C   0x6091             STR      R1,[R2, #+8]
   \   0000037E   0xE08C             B.N      ??DMA1_Stream7_IRQHandler_51
   \                     ??DMA1_Stream7_IRQHandler_52: (+1)
   \   00000380   0x.... 0x....      LDR.W    R1,??DataTable25_1  ;; 0x40026059
   \   00000384   0x428A             CMP      R2,R1
   \   00000386   0xD344             BCC.N    ??DMA1_Stream7_IRQHandler_62
   \   00000388   0x429A             CMP      R2,R3
   \   0000038A   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_63
   \   0000038C   0x.... 0x....      LDR.W    R1,??DataTable22_6  ;; 0x40026410
   \   00000390   0x428A             CMP      R2,R1
   \   00000392   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_63
   \   00000394   0x.... 0x....      LDR.W    R1,??DataTable22_7  ;; 0x40026070
   \   00000398   0x428A             CMP      R2,R1
   \   0000039A   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_63
   \   0000039C   0x.... 0x....      LDR.W    R1,??DataTable22_8  ;; 0x40026470
   \   000003A0   0x428A             CMP      R2,R1
   \   000003A2   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_64
   \                     ??DMA1_Stream7_IRQHandler_63: (+1)
   \   000003A4   0x2120             MOVS     R1,#+32
   \   000003A6   0xE030             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_64: (+1)
   \   000003A8   0x.... 0x....      LDR.W    R1,??DataTable22_9  ;; 0x40026028
   \   000003AC   0x428A             CMP      R2,R1
   \   000003AE   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_66
   \   000003B0   0x.... 0x....      LDR.W    R1,??DataTable23  ;; 0x40026428
   \   000003B4   0x428A             CMP      R2,R1
   \   000003B6   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_66
   \   000003B8   0x.... 0x....      LDR.W    R1,??DataTable23_1  ;; 0x40026088
   \   000003BC   0x428A             CMP      R2,R1
   \   000003BE   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_66
   \   000003C0   0x.... 0x....      LDR.W    R1,??DataTable23_2  ;; 0x40026488
   \   000003C4   0x428A             CMP      R2,R1
   \   000003C6   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_67
   \                     ??DMA1_Stream7_IRQHandler_66: (+1)
   \   000003C8   0xF44F 0x6100      MOV      R1,#+2048
   \   000003CC   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_67: (+1)
   \   000003CE   0x.... 0x....      LDR.W    R1,??DataTable23_3  ;; 0x40026040
   \   000003D2   0x428A             CMP      R2,R1
   \   000003D4   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_68
   \   000003D6   0xF44F 0x1100      MOV      R1,#+2097152
   \   000003DA   0xE016             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_68: (+1)
   \   000003DC   0x.... 0x....      LDR.W    R1,??DataTable24  ;; 0x40026440
   \   000003E0   0x428A             CMP      R2,R1
   \   000003E2   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_69
   \   000003E4   0xF44F 0x1100      MOV      R1,#+2097152
   \   000003E8   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_69: (+1)
   \   000003EA   0x.... 0x....      LDR.W    R1,??DataTable24_1  ;; 0x400260a0
   \   000003EE   0x428A             CMP      R2,R1
   \   000003F0   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_70
   \   000003F2   0xF44F 0x1100      MOV      R1,#+2097152
   \   000003F6   0xE008             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_70: (+1)
   \   000003F8   0x.... 0x....      LDR.W    R1,??DataTable24_2  ;; 0x400264a0
   \   000003FC   0x428A             CMP      R2,R1
   \   000003FE   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_71
   \   00000400   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000404   0xE001             B.N      ??DMA1_Stream7_IRQHandler_65
   \                     ??DMA1_Stream7_IRQHandler_71: (+1)
   \   00000406   0xF04F 0x6100      MOV      R1,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_65: (+1)
   \   0000040A   0x.... 0x....      LDR.W    R2,??DataTable25  ;; 0x40026000
   \   0000040E   0x60D1             STR      R1,[R2, #+12]
   \   00000410   0xE043             B.N      ??DMA1_Stream7_IRQHandler_51
   \                     ??DMA1_Stream7_IRQHandler_62: (+1)
   \   00000412   0x429A             CMP      R2,R3
   \   00000414   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_72
   \   00000416   0x.... 0x....      LDR.W    R1,??DataTable22_6  ;; 0x40026410
   \   0000041A   0x428A             CMP      R2,R1
   \   0000041C   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_72
   \   0000041E   0x.... 0x....      LDR.W    R1,??DataTable22_7  ;; 0x40026070
   \   00000422   0x428A             CMP      R2,R1
   \   00000424   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_72
   \   00000426   0x.... 0x....      LDR.W    R1,??DataTable22_8  ;; 0x40026470
   \   0000042A   0x428A             CMP      R2,R1
   \   0000042C   0xD101             BNE.N    ??DMA1_Stream7_IRQHandler_73
   \                     ??DMA1_Stream7_IRQHandler_72: (+1)
   \   0000042E   0x2120             MOVS     R1,#+32
   \   00000430   0xE030             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_73: (+1)
   \   00000432   0x.... 0x....      LDR.W    R1,??DataTable22_9  ;; 0x40026028
   \   00000436   0x428A             CMP      R2,R1
   \   00000438   0xD00B             BEQ.N    ??DMA1_Stream7_IRQHandler_75
   \   0000043A   0x.... 0x....      LDR.W    R1,??DataTable23  ;; 0x40026428
   \   0000043E   0x428A             CMP      R2,R1
   \   00000440   0xD007             BEQ.N    ??DMA1_Stream7_IRQHandler_75
   \   00000442   0x.... 0x....      LDR.W    R1,??DataTable23_1  ;; 0x40026088
   \   00000446   0x428A             CMP      R2,R1
   \   00000448   0xD003             BEQ.N    ??DMA1_Stream7_IRQHandler_75
   \   0000044A   0x.... 0x....      LDR.W    R1,??DataTable23_2  ;; 0x40026488
   \   0000044E   0x428A             CMP      R2,R1
   \   00000450   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_76
   \                     ??DMA1_Stream7_IRQHandler_75: (+1)
   \   00000452   0xF44F 0x6100      MOV      R1,#+2048
   \   00000456   0xE01D             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_76: (+1)
   \   00000458   0x.... 0x....      LDR.W    R1,??DataTable23_3  ;; 0x40026040
   \   0000045C   0x428A             CMP      R2,R1
   \   0000045E   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_77
   \   00000460   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000464   0xE016             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_77: (+1)
   \   00000466   0x.... 0x....      LDR.W    R1,??DataTable24  ;; 0x40026440
   \   0000046A   0x428A             CMP      R2,R1
   \   0000046C   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_78
   \   0000046E   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000472   0xE00F             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_78: (+1)
   \   00000474   0x.... 0x....      LDR.W    R1,??DataTable24_1  ;; 0x400260a0
   \   00000478   0x428A             CMP      R2,R1
   \   0000047A   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_79
   \   0000047C   0xF44F 0x1100      MOV      R1,#+2097152
   \   00000480   0xE008             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_79: (+1)
   \   00000482   0x.... 0x....      LDR.W    R1,??DataTable24_2  ;; 0x400264a0
   \   00000486   0x428A             CMP      R2,R1
   \   00000488   0xD102             BNE.N    ??DMA1_Stream7_IRQHandler_80
   \   0000048A   0xF44F 0x1100      MOV      R1,#+2097152
   \   0000048E   0xE001             B.N      ??DMA1_Stream7_IRQHandler_74
   \                     ??DMA1_Stream7_IRQHandler_80: (+1)
   \   00000490   0xF04F 0x6100      MOV      R1,#+134217728
   \                     ??DMA1_Stream7_IRQHandler_74: (+1)
   \   00000494   0x.... 0x....      LDR.W    R2,??DataTable25  ;; 0x40026000
   \   00000498   0x6091             STR      R1,[R2, #+8]
    345          
    346          					 /* Update error code */
    347          					 DmaHandle.ErrorCode |= HAL_DMA_ERROR_NONE;
   \                     ??DMA1_Stream7_IRQHandler_51: (+1)
   \   0000049A   0x.... 0x....      LDR.W    R4,??DataTable25_2
   \   0000049E   0x69A1             LDR      R1,[R4, #+24]
   \   000004A0   0x61A1             STR      R1,[R4, #+24]
    348          					 
    349          					 /* Change the DMA state */
    350          					 DmaHandle.State = HAL_DMA_STATE_READY_MEM0;
   \   000004A2   0x2111             MOVS     R1,#+17
   \   000004A4   0x7061             STRB     R1,[R4, #+1]
    351          
    352          					 HAL_I2S_TxCpltCallback(&hi2s3);
   \   000004A6   0x.... 0x....      BL       HAL_I2S_TxCpltCallback
    353          					 
    354                                   /* Process Unlocked */
    355                               __HAL_UNLOCK(&DmaHandle);  
   \   000004AA   0x2000             MOVS     R0,#+0
   \   000004AC   0x7020             STRB     R0,[R4, #+0]
    356                                
    357                          }
    358          
    359          
    360                      }
    361                    }
    362          		
    363                 //HAL_DMA_IRQHandler(hi2s3.hdmatx);
    364          }
   \                     ??DMA1_Stream7_IRQHandler_40: (+1)
   \   000004AE   0xBD70             POP      {R4-R6,PC}       ;; return
    365          
    366          /**
    367            * @brief  This function handles main DAC interrupt. 
    368            * @param  None
    369            * @retval None
    370            */

   \                                 In section .text, align 2, keep-with-next
    371          void DMA1_Stream0_IRQHandler(void)
    372          {
    373            //DAC is not used any more
    374            //Audio_MAL_IRQHandler();
    375          }
   \                     DMA1_Stream0_IRQHandler: (+1)
   \   00000000   0x4770             BX       LR               ;; return
    376          
    377          /**
    378            * @brief  I2S interrupt management
    379            * @param  None
    380            * @retval None
    381            */

   \                                 In section .text, align 2, keep-with-next
    382          void SPI3_IRQHandler(void)
    383          {
    384            /* Check on the I2S TXE flag */  
    385            if (__HAL_SPI_GET_FLAG(&hi2s3, SPI_IT_TXE) != RESET)
   \                     SPI3_IRQHandler: (+1)
   \   00000000   0x.... 0x....      LDR.W    R0,??DataTable22_2
   \   00000004   0x6800             LDR      R0,[R0, #+0]
   \   00000006   0x6880             LDR      R0,[R0, #+8]
    386            { 
    387             
    388              /* Send dummy data on I2S to avoid the underrun condition */
    389               //SPI_I2S_SendData(CODEC_I2S, AUDIO_GetSampleCallBack()); 
    390            }
    391          }
   \   00000008   0x4770             BX       LR               ;; return
    392          /*========================
    393                          CS43L22 Audio Codec Control Functions
    394                                                          ==============================*/
    395          /**
    396            * @brief  Initializes the audio codec and all related interfaces (control 
    397            *         interface: I2C and audio interface: I2S)
    398            * @param  OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
    399            *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
    400            * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
    401            * @param  AudioFreq: Audio frequency used to play the audio stream.
    402            * @retval 0 if correct communication, else wrong communication
    403            */

   \                                 In section .text, align 2, keep-with-next
    404          static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Vol, uint32_t AudioFreq)
    405          {
   \                     Codec_Init: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x460C             MOV      R4,R1
   \   00000004   0x4615             MOV      R5,R2
    406            uint32_t counter = 0; 
    407            uint32_t stReadReg;
    408          
    409            /* Configure the Codec related IOs */
    410            Codec_GPIO_Init();   //only reset Pin configuration
   \   00000006   0x.... 0x....      BL       Codec_GPIO_Init
    411            
    412            /* Reset the Codec Registers */
    413            Codec_Reset(); //  OFF ON the oin reset
   \   0000000A   0x.... 0x....      BL       Codec_Reset
    414          
    415            /* Initialize the Control interface of the Audio Codec */
    416            Codec_CtrlInterface_Init();     // I2C1 pin configuration
   \   0000000E   0x.... 0x....      BL       Codec_CtrlInterface_Init
    417          
    418            //HAL_I2C_IsDeviceReady(&hi2c1, CODEC_ADDRESS, 20, 1000);
    419            
    420            /* Keep Codec powered OFF */
    421            counter += Codec_WriteRegister(0x02, 0x01);  
   \   00000012   0x2101             MOVS     R1,#+1
   \   00000014   0x2002             MOVS     R0,#+2
   \   00000016   0x.... 0x....      BL       Codec_WriteRegister
   \   0000001A   0x4606             MOV      R6,R0
    422          
    423            //1. Write 0x99 to register 0x00.
    424            counter += Codec_WriteRegister(0x00, 0x99); 
   \   0000001C   0x2199             MOVS     R1,#+153
   \   0000001E   0x2000             MOVS     R0,#+0
   \   00000020   0x.... 0x....      BL       Codec_WriteRegister
   \   00000024   0x1986             ADDS     R6,R0,R6
    425            //2. Write 0x80 to register 0x47.
    426            counter += Codec_WriteRegister(0x47, 0x08); 
   \   00000026   0x2108             MOVS     R1,#+8
   \   00000028   0x2047             MOVS     R0,#+71
   \   0000002A   0x.... 0x....      BL       Codec_WriteRegister
   \   0000002E   0x1986             ADDS     R6,R0,R6
    427          
    428            //3. Write 1b to bit 7 in register 0x32. 
    429            stReadReg = Codec_ReadRegister(0x32);
   \   00000030   0x2032             MOVS     R0,#+50
   \   00000032   0x.... 0x....      BL       Codec_ReadRegister
   \   00000036   0x4607             MOV      R7,R0
    430            counter += Codec_WriteRegister(0x32, (uint8_t)(0x40|stReadReg)); 
   \   00000038   0xF047 0x0140      ORR      R1,R7,#0x40
   \   0000003C   0xB2C9             UXTB     R1,R1
   \   0000003E   0x2032             MOVS     R0,#+50
   \   00000040   0x.... 0x....      BL       Codec_WriteRegister
   \   00000044   0x1986             ADDS     R6,R0,R6
    431            //4. Write 0b to bit 7 in register 0x32. 
    432              counter += Codec_WriteRegister(0x32, (uint8_t)(0xBF&stReadReg)); 
   \   00000046   0xF007 0x01BF      AND      R1,R7,#0xBF
   \   0000004A   0x2032             MOVS     R0,#+50
   \   0000004C   0x.... 0x....      BL       Codec_WriteRegister
   \   00000050   0x1986             ADDS     R6,R0,R6
    433            //5. Write 0x00 to register 0x00.
    434              counter += Codec_WriteRegister(0x00, 0x00); 
   \   00000052   0x2100             MOVS     R1,#+0
   \   00000054   0x4608             MOV      R0,R1
   \   00000056   0x.... 0x....      BL       Codec_WriteRegister
   \   0000005A   0x1986             ADDS     R6,R0,R6
    435            
    436            counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
   \   0000005C   0x21AF             MOVS     R1,#+175
   \   0000005E   0x2004             MOVS     R0,#+4
   \   00000060   0x.... 0x....      BL       Codec_WriteRegister
   \   00000064   0x1986             ADDS     R6,R0,R6
    437            OutputDev = 0xAF;
   \   00000066   0x20AF             MOVS     R0,#+175
   \   00000068   0x.... 0x....      LDR.W    R1,??DataTable25_3
   \   0000006C   0x7008             STRB     R0,[R1, #+0]
    438            
    439          
    440            
    441            /* Clock configuration: Auto detection */  
    442            counter += Codec_WriteRegister(0x05, 0x81);//0x81
   \   0000006E   0x2181             MOVS     R1,#+129
   \   00000070   0x2005             MOVS     R0,#+5
   \   00000072   0x.... 0x....      BL       Codec_WriteRegister
   \   00000076   0x1986             ADDS     R6,R0,R6
    443            //AUTO SPEED1 SPEED0 32k_GROUP VIDEOCLK RATIO1 RATIO0 MCLKDIV2
    444            //
    445            /* Set the Slave Mode and the audio Standard */  
    446            counter += Codec_WriteRegister(0x06, 0x0B);//CODEC_STANDARD 0x0B
   \   00000078   0x210B             MOVS     R1,#+11
   \   0000007A   0x2006             MOVS     R0,#+6
   \   0000007C   0x.... 0x....      BL       Codec_WriteRegister
   \   00000080   0x1986             ADDS     R6,R0,R6
    447            //M/S INV_SCLK Reserved DSP DACDIF1 DACDIF0 AWL1 AWL0  
    448            //DACDIF[1:0]: 10 -> Right Justified
    449            //AWL[1:0]: 11      -> 16-bit data
    450                
    451            /* Set the Master volume */
    452            Codec_VolumeCtrl(Vol);
   \   00000082   0x4620             MOV      R0,R4
   \   00000084   0x.... 0x....      BL       Codec_VolumeCtrl
    453            
    454            /* Power on the Codec */
    455            counter += Codec_WriteRegister(0x02, 0x9E);  
   \   00000088   0x219E             MOVS     R1,#+158
   \   0000008A   0x2002             MOVS     R0,#+2
   \   0000008C   0x.... 0x....      BL       Codec_WriteRegister
   \   00000090   0x1984             ADDS     R4,R0,R6
    456            
    457            /* Additional configuration for the CODEC. These configurations are done to reduce
    458                the time needed for the Codec to power off. If these configurations are removed, 
    459                then a long delay should be added between powering off the Codec and switching 
    460                off the I2S peripheral MCLK clock (which is the operating clock for Codec).
    461                If this delay is not inserted, then the codec will not shut down properly and
    462                it results in high noise after shut down. */
    463            
    464            /* Disable the analog soft ramp */
    465            counter += Codec_WriteRegister(0x0A, 0x00);
   \   00000092   0x2100             MOVS     R1,#+0
   \   00000094   0x200A             MOVS     R0,#+10
   \   00000096   0x.... 0x....      BL       Codec_WriteRegister
   \   0000009A   0x1904             ADDS     R4,R0,R4
    466          
    467          	/* Disable the digital soft ramp */
    468          	//counter += Codec_WriteRegister(0x0E, 0x04);
    469          
    470            /* Disable the limiter attack level */
    471            counter += Codec_WriteRegister(0x27, 0x00);
   \   0000009C   0x2100             MOVS     R1,#+0
   \   0000009E   0x2027             MOVS     R0,#+39
   \   000000A0   0x.... 0x....      BL       Codec_WriteRegister
   \   000000A4   0x1904             ADDS     R4,R0,R4
    472            /* Adjust Bass and Treble levels */
    473            counter += Codec_WriteRegister(0x1F, 0x0F);
   \   000000A6   0x210F             MOVS     R1,#+15
   \   000000A8   0x201F             MOVS     R0,#+31
   \   000000AA   0x.... 0x....      BL       Codec_WriteRegister
   \   000000AE   0x1904             ADDS     R4,R0,R4
    474            /* Adjust PCM volume level */
    475            counter += Codec_WriteRegister(0x1A, 0x0A);
   \   000000B0   0x210A             MOVS     R1,#+10
   \   000000B2   0x201A             MOVS     R0,#+26
   \   000000B4   0x.... 0x....      BL       Codec_WriteRegister
   \   000000B8   0x1904             ADDS     R4,R0,R4
    476            counter += Codec_WriteRegister(0x1B, 0x0A);
   \   000000BA   0x210A             MOVS     R1,#+10
   \   000000BC   0x201B             MOVS     R0,#+27
   \   000000BE   0x.... 0x....      BL       Codec_WriteRegister
   \   000000C2   0x1904             ADDS     R4,R0,R4
    477          
    478          #if 0
    479          	  for (uint8_t i=0x00;i<=0x34;i++)
    480          	  {
    481          		   uint8_t test;
    482          			test = Codec_ReadRegister(i);
    483          			sprintf((char *)pUARTBuf,"REG[%x]:VAL[%x]\r\n",i,test);
    484          			while(HAL_UART_Transmit(&huart3,pUARTBuf,30,1000));
    485          	  }
    486          #endif
    487          
    488            //codec_sendBeep();
    489            /* Configure the I2S peripheral */
    490            Codec_AudioInterface_Init(AudioFreq);  //I2S3 is using
   \   000000C4   0x4628             MOV      R0,R5
   \   000000C6   0x.... 0x....      BL       Codec_AudioInterface_Init
    491          
    492            /* Return communication control value */
    493            return counter;  
   \   000000CA   0x4620             MOV      R0,R4
   \   000000CC   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
    494          }
    495          
    496          

   \                                 In section .text, align 2, keep-with-next
    497          void codec_sendBeep(void)
    498          {
   \                     codec_sendBeep: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    499          	Codec_WriteRegister(0x1E, 0x00);
   \   00000002   0x2100             MOVS     R1,#+0
   \   00000004   0x201E             MOVS     R0,#+30
   \   00000006   0x.... 0x....      BL       Codec_WriteRegister
    500          	Codec_WriteRegister(0x1E, 0x40);
   \   0000000A   0x2140             MOVS     R1,#+64
   \   0000000C   0x201E             MOVS     R0,#+30
   \   0000000E   0xE8BD 0x4004      POP      {R2,LR}
   \   00000012   0x....             B.N      Codec_WriteRegister
    501          }
    502          
    503          /**
    504            * @brief  Restore the audio codec state to default state and free all used 
    505            *         resources.
    506            * @param  None
    507            * @retval 0 if correct communication, else wrong communication
    508            */

   \                                 In section .text, align 2, keep-with-next
    509          static uint32_t Codec_DeInit(void)
    510          {
   \                     Codec_DeInit: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    511            uint32_t counter = 0; 
    512          
    513            /* Reset the Codec Registers */
    514            Codec_Reset();  
   \   00000002   0x.... 0x....      BL       Codec_Reset
    515            
    516            /* Keep Codec powered OFF */
    517            counter += Codec_WriteRegister(0x02, 0x01);    
   \   00000006   0x2101             MOVS     R1,#+1
   \   00000008   0x2002             MOVS     R0,#+2
   \   0000000A   0x.... 0x....      BL       Codec_WriteRegister
   \   0000000E   0x4604             MOV      R4,R0
    518            
    519            /* Deinitialize all use GPIOs */
    520            Codec_GPIO_DeInit();
   \   00000010   0x.... 0x....      BL       Codec_GPIO_DeInit
    521          
    522            /* Disable the Codec control interface */
    523            Codec_CtrlInterface_DeInit();
   \   00000014   0x.... 0x....      BL       Codec_CtrlInterface_DeInit
    524            
    525            /* Deinitialize the Codec audio interface (I2S) */
    526            Codec_AudioInterface_DeInit(); 
   \   00000018   0x.... 0x....      BL       Codec_AudioInterface_DeInit
    527            
    528            /* Return communication control value */
    529            return counter;  
   \   0000001C   0x4620             MOV      R0,R4
   \   0000001E   0xBD10             POP      {R4,PC}          ;; return
    530          }
    531          
    532          /**
    533            * @brief  Start the audio Codec play feature.
    534            * @note   For this codec no Play options are required.
    535            * @param  None
    536            * @retval 0 if correct communication, else wrong communication
    537            */

   \                                 In section .text, align 2, keep-with-next
    538          static uint32_t Codec_Play(void)
    539          {
    540            /* 
    541               No actions required on Codec level for play command
    542               */  
    543          
    544            /* Return communication control value */
    545            return 0;  
   \                     Codec_Play: (+1)
   \   00000000   0x2000             MOVS     R0,#+0
   \   00000002   0x4770             BX       LR               ;; return
    546          }
    547          
    548          /**
    549            * @brief  Pauses and resumes playing on the audio codec.
    550            * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
    551            *         from 0) to resume. 
    552            * @retval 0 if correct communication, else wrong communication
    553            */

   \                                 In section .text, align 2, keep-with-next
    554          static uint32_t Codec_PauseResume(uint32_t Cmd)
    555          {
   \                     Codec_PauseResume: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    556            uint32_t counter = 0;   
    557            
    558            /* Pause the audio file playing */
    559            if (Cmd == AUDIO_PAUSE)
   \   00000002   0x2800             CMP      R0,#+0
   \   00000004   0xD109             BNE.N    ??Codec_PauseResume_0
    560            { 
    561              /* Mute the output first */
    562              counter += Codec_Mute(AUDIO_MUTE_ON);
   \   00000006   0x2001             MOVS     R0,#+1
   \   00000008   0x.... 0x....      BL       Codec_Mute
   \   0000000C   0x4604             MOV      R4,R0
    563          
    564              /* Put the Codec in Power save mode */    
    565              counter += Codec_WriteRegister(0x02, 0x01);    
   \   0000000E   0x2101             MOVS     R1,#+1
   \   00000010   0x2002             MOVS     R0,#+2
   \   00000012   0x.... 0x....      BL       Codec_WriteRegister
   \   00000016   0x1900             ADDS     R0,R0,R4
   \   00000018   0xBD10             POP      {R4,PC}
    566            }
    567            else /* AUDIO_RESUME */
    568            {
    569              /* Unmute the output first */
    570              counter += Codec_Mute(AUDIO_MUTE_OFF);
   \                     ??Codec_PauseResume_0: (+1)
   \   0000001A   0x2000             MOVS     R0,#+0
   \   0000001C   0x.... 0x....      BL       Codec_Mute
   \   00000020   0x4604             MOV      R4,R0
    571              
    572              counter += Codec_WriteRegister(0x04, OutputDev);
   \   00000022   0x.... 0x....      LDR.W    R0,??DataTable25_3
   \   00000026   0x7801             LDRB     R1,[R0, #+0]
   \   00000028   0x2004             MOVS     R0,#+4
   \   0000002A   0x.... 0x....      BL       Codec_WriteRegister
   \   0000002E   0x1904             ADDS     R4,R0,R4
    573              
    574              /* Exit the Power save mode */
    575              counter += Codec_WriteRegister(0x02, 0x9E); 
   \   00000030   0x219E             MOVS     R1,#+158
   \   00000032   0x2002             MOVS     R0,#+2
   \   00000034   0x.... 0x....      BL       Codec_WriteRegister
   \   00000038   0x1900             ADDS     R0,R0,R4
    576            }
    577          
    578            return counter;
   \   0000003A   0xBD10             POP      {R4,PC}          ;; return
    579          }
    580          
    581          /**
    582            * @brief  Stops audio Codec playing. It powers down the codec.
    583            * @param  CodecPdwnMode: selects the  power down mode.
    584            *          - CODEC_PDWN_SW: only mutes the audio codec. When resuming from this 
    585            *                           mode the codec keeps the previous initialization
    586            *                           (no need to re-Initialize the codec registers).
    587            *          - CODEC_PDWN_HW: Physically power down the codec. When resuming from this
    588            *                           mode, the codec is set to default configuration 
    589            *                           (user should re-Initialize the codec in order to 
    590            *                            play again the audio stream).
    591            * @retval 0 if correct communication, else wrong communication
    592            */

   \                                 In section .text, align 2, keep-with-next
    593          static uint32_t Codec_Stop(uint32_t CodecPdwnMode)
    594          {
   \                     Codec_Stop: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    595            uint32_t counter = 0;   
    596          
    597            /* Mute the output first */
    598            Codec_Mute(AUDIO_MUTE_ON);
   \   00000004   0x2001             MOVS     R0,#+1
   \   00000006   0x.... 0x....      BL       Codec_Mute
    599            
    600            if (CodecPdwnMode == CODEC_PDWN_SW)
   \   0000000A   0x2C02             CMP      R4,#+2
   \   0000000C   0xD105             BNE.N    ??Codec_Stop_0
    601            {    
    602              /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
    603              counter += Codec_WriteRegister(0x02, 0x9F);
   \   0000000E   0x219F             MOVS     R1,#+159
   \   00000010   0x2002             MOVS     R0,#+2
   \   00000012   0x.... 0x....      BL       Codec_WriteRegister
   \   00000016   0x4604             MOV      R4,R0
   \   00000018   0xE00E             B.N      ??Codec_Stop_1
    604            }
    605            else /* CODEC_PDWN_HW */
    606            { 
    607              /* Power down the DAC components */
    608              counter += Codec_WriteRegister(0x02, 0x9F);
   \                     ??Codec_Stop_0: (+1)
   \   0000001A   0x219F             MOVS     R1,#+159
   \   0000001C   0x2002             MOVS     R0,#+2
   \   0000001E   0x.... 0x....      BL       Codec_WriteRegister
   \   00000022   0x4604             MOV      R4,R0
    609              
    610              /* Wait at least 100us */
    611              Delay(0xFFF);
   \   00000024   0xF640 0x70FF      MOVW     R0,#+4095
   \   00000028   0x.... 0x....      BL       Delay
    612              
    613              /* Reset The pin */
    614              HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
   \   0000002C   0x2200             MOVS     R2,#+0
   \   0000002E   0x2110             MOVS     R1,#+16
   \   00000030   0x.... 0x....      LDR.W    R0,??DataTable25_4  ;; 0x40020c00
   \   00000034   0x.... 0x....      BL       HAL_GPIO_WritePin
    615            }
    616            
    617            return counter;    
   \                     ??Codec_Stop_1: (+1)
   \   00000038   0x4620             MOV      R0,R4
   \   0000003A   0xBD10             POP      {R4,PC}          ;; return
    618          }
    619          
    620          /**
    621            * @brief  Sets higher or lower the codec volume level.
    622            * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
    623            *         description for more details).
    624            * @retval 0 if correct communication, else wrong communication
    625            */

   \                                 In section .text, align 2, keep-with-next
    626          static uint32_t Codec_VolumeCtrl(uint8_t Vol)
    627          {
   \                     Codec_VolumeCtrl: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
    628            uint32_t counter = 0;
    629            
    630            if (Volume > 0xE6)
   \   00000002   0x.... 0x....      LDR.W    R4,??DataTable22
   \   00000006   0x7820             LDRB     R0,[R4, #+0]
   \   00000008   0xF100 0x0119      ADD      R1,R0,#+25
   \   0000000C   0x28E7             CMP      R0,#+231
   \   0000000E   0xB2C9             UXTB     R1,R1
   \   00000010   0xDB0C             BLT.N    ??Codec_VolumeCtrl_0
    631            {
    632              /* Set the Master volume */
    633              counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
   \   00000012   0x2020             MOVS     R0,#+32
   \   00000014   0x.... 0x....      BL       Codec_WriteRegister
   \   00000018   0x4605             MOV      R5,R0
    634              counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
   \   0000001A   0x7820             LDRB     R0,[R4, #+0]
   \   0000001C   0xF100 0x0119      ADD      R1,R0,#+25
   \   00000020   0xB2C9             UXTB     R1,R1
   \   00000022   0x2021             MOVS     R0,#+33
   \   00000024   0x.... 0x....      BL       Codec_WriteRegister
   \   00000028   0x1940             ADDS     R0,R0,R5
   \   0000002A   0xBD32             POP      {R1,R4,R5,PC}
    635            }
    636            else
    637            {
    638              /* Set the Master volume */
    639              counter += Codec_WriteRegister(0x20, Volume + 0x19); 
   \                     ??Codec_VolumeCtrl_0: (+1)
   \   0000002C   0x2020             MOVS     R0,#+32
   \   0000002E   0x.... 0x....      BL       Codec_WriteRegister
   \   00000032   0x4605             MOV      R5,R0
    640              counter += Codec_WriteRegister(0x21, Volume + 0x19); 
   \   00000034   0x7820             LDRB     R0,[R4, #+0]
   \   00000036   0xF100 0x0119      ADD      R1,R0,#+25
   \   0000003A   0xB2C9             UXTB     R1,R1
   \   0000003C   0x2021             MOVS     R0,#+33
   \   0000003E   0x.... 0x....      BL       Codec_WriteRegister
   \   00000042   0x1940             ADDS     R0,R0,R5
    641            }
    642          
    643            return counter;  
   \   00000044   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    644          }
    645          
    646          /**
    647            * @brief  Enables or disables the mute feature on the audio codec.
    648            * @param  Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
    649            *             mute mode.
    650            * @retval 0 if correct communication, else wrong communication
    651            */

   \                                 In section .text, align 2, keep-with-next
    652          static uint32_t Codec_Mute(uint32_t Cmd)
    653          {
    654            uint32_t counter = 0;  
    655            
    656            /* Set the Mute mode */
    657            if (Cmd == AUDIO_MUTE_ON)
   \                     Codec_Mute: (+1)
   \   00000000   0x2801             CMP      R0,#+1
   \   00000002   0xD102             BNE.N    ??Codec_Mute_0
    658            {
    659              counter += Codec_WriteRegister(0x04, 0xFF);
   \   00000004   0x21FF             MOVS     R1,#+255
   \   00000006   0x2004             MOVS     R0,#+4
   \   00000008   0x....             B.N      Codec_WriteRegister
    660            }
    661            else /* AUDIO_MUTE_OFF Disable the Mute */
    662            {
    663              counter += Codec_WriteRegister(0x04, OutputDev);
   \                     ??Codec_Mute_0: (+1)
   \   0000000A   0x.... 0x....      LDR.W    R0,??DataTable25_3
   \   0000000E   0x7801             LDRB     R1,[R0, #+0]
   \   00000010   0x2004             MOVS     R0,#+4
   \   00000012   0x....             B.N      Codec_WriteRegister
    664            }
    665            
    666            return counter; 
    667          }
    668          
    669          /**
    670            * @brief  Resets the audio codec. It restores the default configuration of the 
    671            *         codec (this function shall be called before initializing the codec).
    672            * @note   This function calls an external driver function: The IO Expander driver.
    673            * @param  None
    674            * @retval None
    675            */

   \                                 In section .text, align 2, keep-with-next
    676          static void Codec_Reset(void)
    677          {
   \                     Codec_Reset: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
    678            /* Power Down the codec */
    679            HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
   \   00000002   0x.... 0x....      LDR.W    R4,??DataTable25_4  ;; 0x40020c00
   \   00000006   0x2200             MOVS     R2,#+0
   \   00000008   0x2110             MOVS     R1,#+16
   \   0000000A   0x4620             MOV      R0,R4
   \   0000000C   0x.... 0x....      BL       HAL_GPIO_WritePin
    680          
    681            /* wait for a delay to insure registers erasing */
    682            Delay(CODEC_RESET_DELAY);  //904ms CODEC_RESET_DELAY
   \   00000010   0xF644 0x70FF      MOVW     R0,#+20479
   \   00000014   0x.... 0x....      BL       Delay
    683            
    684            /* Power on the codec */
    685            HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN,GPIO_PIN_SET);
   \   00000018   0x2201             MOVS     R2,#+1
   \   0000001A   0x2110             MOVS     R1,#+16
   \   0000001C   0x4620             MOV      R0,R4
   \   0000001E   0xE8BD 0x4010      POP      {R4,LR}
   \   00000022   0x.... 0x....      B.W      HAL_GPIO_WritePin
    686          }
    687          
    688          /**
    689            * @brief  Writes a Byte to a given register into the audio codec through the 
    690                      control interface (I2C)
    691            * @param  RegisterAddr: The address (location) of the register to be written.
    692            * @param  RegisterValue: the Byte value to be written into destination register.
    693            * @retval 0 if correct communication, else wrong communication
    694            */

   \                                 In section .text, align 2, keep-with-next
    695          static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
    696          {
   \                     Codec_WriteRegister: (+1)
   \   00000000   0xB51C             PUSH     {R2-R4,LR}
    697            uint32_t result = 0;
    698            uint8_t bufI2C[2];
    699            bufI2C[0] = RegisterAddr;
   \   00000002   0xF88D 0x0004      STRB     R0,[SP, #+4]
    700            bufI2C[1] = RegisterValue;
   \   00000006   0xF88D 0x1005      STRB     R1,[SP, #+5]
   \   0000000A   0x.... 0x....      LDR.W    R4,??DataTable25_5
    701            /* Transmit the first address for write operation */
    702            while(HAL_I2C_Master_Transmit(&hi2c1, CODEC_ADDRESS, &bufI2C[0],2,CODEC_LONG_TIMEOUT)!= HAL_OK)//CODEC_LONG_TIMEOUT
   \                     ??Codec_WriteRegister_0: (+1)
   \   0000000E   0xF44F 0x1096      MOV      R0,#+1228800
   \   00000012   0x9000             STR      R0,[SP, #+0]
   \   00000014   0x2302             MOVS     R3,#+2
   \   00000016   0xAA01             ADD      R2,SP,#+4
   \   00000018   0x2194             MOVS     R1,#+148
   \   0000001A   0x4620             MOV      R0,R4
   \   0000001C   0x.... 0x....      BL       HAL_I2C_Master_Transmit
   \   00000020   0x2800             CMP      R0,#+0
   \   00000022   0xD007             BEQ.N    ??Codec_WriteRegister_1
    703            //while(HAL_I2C_Mem_Write(&hi2c1,CODEC_ADDRESS,RegisterAddr,1,&RegisterValue,1,10000)!= HAL_OK)
    704            {
    705          	/* Error_Handler() function is called when Timeout error occurs.
    706          	When Acknowledge failure occurs (Slave don't acknowledge its address)
    707          	Master restarts communication */
    708              if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
   \   00000024   0x4620             MOV      R0,R4
   \   00000026   0x.... 0x....      BL       HAL_I2C_GetError
   \   0000002A   0x2804             CMP      R0,#+4
   \   0000002C   0xD0EF             BEQ.N    ??Codec_WriteRegister_0
    709              {
    710                  return Codec_TIMEOUT_UserCallback();;
   \   0000002E   0x.... 0x....      BL       Codec_TIMEOUT_UserCallback
   \   00000032   0xBD16             POP      {R1,R2,R4,PC}
    711              }
    712          
    713            }
    714            
    715             
    716          #ifdef VERIFY_WRITTENDATA
    717            /* Verify that the data has been correctly written */ 
    718            uint8_t test;
    719            test = Codec_ReadRegister(RegisterAddr);
    720            result = (test == RegisterValue)? 0:1;
    721            #if DEBUG
    722                  sprintf((char *)pUARTBuf,"REG[%x]:VAL[%x]  \r\n",RegisterAddr,test);
    723                  while(HAL_UART_Transmit(&huart3,pUARTBuf,30,1000));
    724            #endif
    725          #endif /* VERIFY_WRITTENDATA */
    726          
    727            /* Return the verifying value: 0 (Passed) or 1 (Failed) */
    728          #if 0
    729            if(__HAL_I2C_GET_FLAG(&hi2c1, I2C_FLAG_BUSY) == SET)
    730            {
    731                return HAL_BUSY;
    732            }
    733            /* Start the config sequence */
    734            I2C_GENERATE_START(I2C_ADDRESSINGMODE_7BIT,CODEC_I2C);
    735            hi2c1.Instance->CR2 = I2C_GENERATE_START(hi2c1.Init.AddressingMode,DevAddress);
    736          
    737              /* Test on EV5 and clear it */
    738            CODECTimeout = CODEC_FLAG_TIMEOUT;
    739            while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
    740            {
    741              if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
    742            }
    743            
    744            
    745          #endif
    746            return result;  
   \                     ??Codec_WriteRegister_1: (+1)
   \   00000034   0x2000             MOVS     R0,#+0
   \   00000036   0xBD16             POP      {R1,R2,R4,PC}    ;; return
    747          }
    748          
    749          /**
    750            * @brief  Reads and returns the value of an audio codec register through the
    751            *         control interface (I2C).
    752            * @param  RegisterAddr: Address of the register to be read.
    753            * @retval Value of the register to be read or dummy value if the communication
    754            *         fails.
    755            */

   \                                 In section .text, align 2, keep-with-next
    756          static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
    757          {
   \                     Codec_ReadRegister: (+1)
   \   00000000   0xB511             PUSH     {R0,R4,LR}
   \   00000002   0xB083             SUB      SP,SP,#+12
    758            uint8_t result = 0;
   \   00000004   0x2000             MOVS     R0,#+0
   \   00000006   0xF88D 0x0004      STRB     R0,[SP, #+4]
   \   0000000A   0x.... 0x....      LDR.W    R4,??DataTable25_5
    759          
    760            /* Transmit the register address to be read */
    761            /* Transmit the first address for write operation */
    762            while(HAL_I2C_Master_Transmit(&hi2c1, CODEC_ADDRESS, &RegisterAddr,1,CODEC_LONG_TIMEOUT)!= HAL_OK)
   \                     ??Codec_ReadRegister_0: (+1)
   \   0000000E   0xF44F 0x1096      MOV      R0,#+1228800
   \   00000012   0x9000             STR      R0,[SP, #+0]
   \   00000014   0x2301             MOVS     R3,#+1
   \   00000016   0xAA03             ADD      R2,SP,#+12
   \   00000018   0x2194             MOVS     R1,#+148
   \   0000001A   0x4620             MOV      R0,R4
   \   0000001C   0x.... 0x....      BL       HAL_I2C_Master_Transmit
   \   00000020   0x2800             CMP      R0,#+0
   \   00000022   0xD007             BEQ.N    ??Codec_ReadRegister_1
    763            {
    764          	/* Error_Handler() function is called when Timeout error occurs.
    765          	When Acknowledge failure occurs (Slave don't acknowledge its address)
    766          	Master restarts communication */
    767              if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
   \   00000024   0x4620             MOV      R0,R4
   \   00000026   0x.... 0x....      BL       HAL_I2C_GetError
   \   0000002A   0x2804             CMP      R0,#+4
   \   0000002C   0xD0EF             BEQ.N    ??Codec_ReadRegister_0
    768              {
    769                return Codec_TIMEOUT_UserCallback();
   \   0000002E   0x.... 0x....      BL       Codec_TIMEOUT_UserCallback
   \   00000032   0xE014             B.N      ??Codec_ReadRegister_2
    770              }  
    771            }
    772            
    773            /*!< Read the byte received from the Codec */
    774            //result = I2C_ReceiveData(CODEC_I2C);
    775            while(HAL_I2C_Master_Receive(&hi2c1, (uint16_t)CODEC_ADDRESS, &result, 1, CODEC_LONG_TIMEOUT) != HAL_OK)
   \                     ??Codec_ReadRegister_1: (+1)
   \   00000034   0xF44F 0x1096      MOV      R0,#+1228800
   \   00000038   0x9000             STR      R0,[SP, #+0]
   \   0000003A   0x2301             MOVS     R3,#+1
   \   0000003C   0xAA01             ADD      R2,SP,#+4
   \   0000003E   0x2194             MOVS     R1,#+148
   \   00000040   0x4620             MOV      R0,R4
   \   00000042   0x.... 0x....      BL       HAL_I2C_Master_Receive
   \   00000046   0x2800             CMP      R0,#+0
   \   00000048   0xD007             BEQ.N    ??Codec_ReadRegister_3
    776            {
    777              /* Error_Handler() function is called when Timeout error occurs.
    778                 When Acknowledge failure occurs (Slave don't acknowledge it's address)
    779                 Master restarts communication */
    780              if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
   \   0000004A   0x4620             MOV      R0,R4
   \   0000004C   0x.... 0x....      BL       HAL_I2C_GetError
   \   00000050   0x2804             CMP      R0,#+4
   \   00000052   0xD0EF             BEQ.N    ??Codec_ReadRegister_1
    781              {
    782                return Codec_TIMEOUT_UserCallback();
   \   00000054   0x.... 0x....      BL       Codec_TIMEOUT_UserCallback
   \   00000058   0xE001             B.N      ??Codec_ReadRegister_2
    783              }
    784            }
    785            
    786            /* Return the byte read from Codec */
    787            return (uint32_t)result;
   \                     ??Codec_ReadRegister_3: (+1)
   \   0000005A   0xF89D 0x0004      LDRB     R0,[SP, #+4]
   \                     ??Codec_ReadRegister_2: (+1)
   \   0000005E   0xB004             ADD      SP,SP,#+16
   \   00000060   0xBD10             POP      {R4,PC}          ;; return
    788          }
    789          
    790          /**
    791            * @brief  Initializes the Audio Codec control interface (I2C).
    792            * @param  None
    793            * @retval None
    794            */

   \                                 In section .text, align 2, keep-with-next
    795          static void Codec_CtrlInterface_Init(void)
    796          {
    797              MX_I2C1_Init();   
   \                     Codec_CtrlInterface_Init: (+1)
   \   00000000   0x....             B.N      MX_I2C1_Init
    798          }
    799          
    800          /**
    801            * @brief  Restore the Audio Codec control interface to its default state.
    802            *         This function doesn't de-initialize the I2C because the I2C peripheral
    803            *         may be used by other modules.
    804            * @param  None
    805            * @retval None
    806            */

   \                                 In section .text, align 2, keep-with-next
    807          static void Codec_CtrlInterface_DeInit(void)
    808          {
    809            /* Disable the I2C peripheral */ /* This step is not done here because 
    810               the I2C interface can be used by other modules */
    811            /* I2C_DeInit(CODEC_I2C); */
    812            HAL_I2C_MspDeInit(&hi2c1);
   \                     Codec_CtrlInterface_DeInit: (+1)
   \   00000000   0x.... 0x....      LDR.W    R0,??DataTable25_5
   \   00000004   0x....             B.N      HAL_I2C_MspDeInit
    813          }
    814          
    815          /**
    816            * @brief  Initializes the Audio Codec audio interface (I2S)
    817            * @note   This function assumes that the I2S input clock (through PLL_R in 
    818            *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
    819            *         is already configured and ready to be used.    
    820            * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
    821            * @retval None
    822            */

   \                                 In section .text, align 2, keep-with-next
    823          static void Codec_AudioInterface_Init(uint32_t AudioFreq)
    824          {
    825            I2S3_Init(AudioFreq); 
   \                     Codec_AudioInterface_Init: (+1)
   \   00000000   0x.... 0x....      B.W      I2S3_Init
    826            //SPI3_Init(AudioFreq); 
    827          }
    828          
    829          /**
    830            * @brief  Restores the Audio Codec audio interface to its default state.
    831            * @param  None
    832            * @retval None
    833            */

   \                                 In section .text, align 2, keep-with-next
    834          static void Codec_AudioInterface_DeInit(void)
    835          {
   \                     Codec_AudioInterface_DeInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    836            /* Disable the CODEC_I2S peripheral (in case it hasn't already been disabled) */
    837            //I2S_Cmd(CODEC_I2S, DISABLE);
    838            __HAL_I2S_DISABLE(&hi2s3);
   \   00000002   0x.... 0x....      LDR.W    R0,??DataTable22_2
   \   00000006   0x6800             LDR      R0,[R0, #+0]
   \   00000008   0x69C1             LDR      R1,[R0, #+28]
   \   0000000A   0xF421 0x6180      BIC      R1,R1,#0x400
   \   0000000E   0x61C1             STR      R1,[R0, #+28]
    839            /* Deinitialize the CODEC_I2S peripheral */
    840            SPI_I2S_DeInit(CODEC_I2S);
   \   00000010   0x.... 0x....      LDR.W    R0,??DataTable25_6  ;; 0x40003c00
   \   00000014   0x.... 0x....      BL       SPI_I2S_DeInit
    841            
    842            /* Disable the CODEC_I2S peripheral clock */
    843            //RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, DISABLE); 
    844            __HAL_RCC_SPI3_CLK_DISABLE();
   \   00000018   0x.... 0x....      LDR.W    R0,??DataTable25_7  ;; 0x40023840
   \   0000001C   0x6801             LDR      R1,[R0, #+0]
   \   0000001E   0xF421 0x4100      BIC      R1,R1,#0x8000
   \   00000022   0x6001             STR      R1,[R0, #+0]
    845          }
   \   00000024   0xBD01             POP      {R0,PC}          ;; return
    846          
    847          /**
    848            * @brief Initializes IOs used by the Audio Codec (on the control and audio 
    849            *        interfaces).
    850            * @param  None
    851            * @retval None
    852            */

   \                                 In section .text, align 2, keep-with-next
    853          static void Codec_GPIO_Init(void)
    854          {
   \                     Codec_GPIO_Init: (+1)
   \   00000000   0xB500             PUSH     {LR}
   \   00000002   0xB087             SUB      SP,SP,#+28
    855            GPIO_InitTypeDef GPIO_InitStructure;
    856            
    857            __GPIOD_CLK_ENABLE();
   \   00000004   0x.... 0x....      LDR.W    R0,??DataTable25_8  ;; 0x40023830
   \   00000008   0x6801             LDR      R1,[R0, #+0]
   \   0000000A   0xF041 0x0108      ORR      R1,R1,#0x8
   \   0000000E   0x6001             STR      R1,[R0, #+0]
   \   00000010   0x6800             LDR      R0,[R0, #+0]
   \   00000012   0xF000 0x0008      AND      R0,R0,#0x8
   \   00000016   0x9000             STR      R0,[SP, #+0]
   \   00000018   0x9800             LDR      R0,[SP, #+0]
    858            
    859            /* Audio reset pin configuration -------------------------------------------------*/
    860            GPIO_InitStructure.Pin = AUDIO_RESET_PIN; 
   \   0000001A   0x2010             MOVS     R0,#+16
   \   0000001C   0x9001             STR      R0,[SP, #+4]
    861            GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;//GPIO_Mode_OUT;
   \   0000001E   0x2001             MOVS     R0,#+1
   \   00000020   0x9002             STR      R0,[SP, #+8]
    862            GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;//GPIO_Speed_50MHz;
   \   00000022   0x2003             MOVS     R0,#+3
   \   00000024   0x9004             STR      R0,[SP, #+16]
    863            GPIO_InitStructure.Pull  = GPIO_NOPULL ;//GPIO_PuPd_NOPULL;
   \   00000026   0x2000             MOVS     R0,#+0
   \   00000028   0x9003             STR      R0,[SP, #+12]
    864             
    865            HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
   \   0000002A   0xA901             ADD      R1,SP,#+4
   \   0000002C   0x.... 0x....      LDR.W    R0,??DataTable25_4  ;; 0x40020c00
   \   00000030   0x.... 0x....      BL       HAL_GPIO_Init
    866            
    867          }
   \   00000034   0xB007             ADD      SP,SP,#+28
   \   00000036   0xBD00             POP      {PC}             ;; return
    868          
    869          /**
    870            * @brief  Restores the IOs used by the Audio Codec interface to their default state.
    871            * @param  None
    872            * @retval None
    873            */

   \                                 In section .text, align 2, keep-with-next
    874          static void Codec_GPIO_DeInit(void)
    875          {
   \                     Codec_GPIO_DeInit: (+1)
   \   00000000   0xB500             PUSH     {LR}
   \   00000002   0xB085             SUB      SP,SP,#+20
    876            GPIO_InitTypeDef GPIO_InitStructure;
    877            
    878            GPIO_InitStructure.Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
   \   00000004   0x200C             MOVS     R0,#+12
   \   00000006   0x9000             STR      R0,[SP, #+0]
    879            GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
   \   00000008   0x2000             MOVS     R0,#+0
   \   0000000A   0x9001             STR      R0,[SP, #+4]
    880            GPIO_InitStructure.Speed = GPIO_SPEED_LOW;
   \   0000000C   0x9003             STR      R0,[SP, #+12]
    881            GPIO_InitStructure.Pull = GPIO_NOPULL;
   \   0000000E   0x9002             STR      R0,[SP, #+8]
    882            HAL_GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
   \   00000010   0x4669             MOV      R1,SP
   \   00000012   0x.... 0x....      LDR.W    R0,??DataTable25_9  ;; 0x40020400
   \   00000016   0x.... 0x....      BL       HAL_GPIO_Init
    883                
    884            GPIO_InitStructure.Pin = CODEC_I2S_WS_PIN ;
   \   0000001A   0xF44F 0x4000      MOV      R0,#+32768
   \   0000001E   0x9000             STR      R0,[SP, #+0]
    885            HAL_GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
   \   00000020   0x4669             MOV      R1,SP
   \   00000022   0x.... 0x....      LDR.W    R0,??DataTable25_10  ;; 0x40020000
   \   00000026   0x.... 0x....      BL       HAL_GPIO_Init
    886            
    887          #ifdef CODEC_MCLK_ENABLED
    888            GPIO_InitStructure.Pin = CODEC_I2S_MCK_PIN; 
   \   0000002A   0x2080             MOVS     R0,#+128
   \   0000002C   0x9000             STR      R0,[SP, #+0]
    889            HAL_GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure); 
   \   0000002E   0x4669             MOV      R1,SP
   \   00000030   0x.... 0x....      LDR.W    R0,??DataTable25_11  ;; 0x40020800
   \   00000034   0x.... 0x....      BL       HAL_GPIO_Init
    890          #endif /* CODEC_MCLK_ENABLED */    
    891          }
   \   00000038   0xB005             ADD      SP,SP,#+20
   \   0000003A   0xBD00             POP      {PC}             ;; return
    892          
    893          /**
    894            * @brief  Inserts a delay time (not accurate timing).
    895            * @param  nCount: specifies the delay time length.
    896            * @retval None
    897            */

   \                                 In section .text, align 2, keep-with-next
    898          static void Delay( __IO uint32_t nCount)
    899          {
   \                     Delay: (+1)
   \   00000000   0xB401             PUSH     {R0}
   \   00000002   0xE002             B.N      ??Delay_0
    900            for (; nCount != 0; nCount--);
   \                     ??Delay_1: (+1)
   \   00000004   0x9800             LDR      R0,[SP, #+0]
   \   00000006   0x1E40             SUBS     R0,R0,#+1
   \   00000008   0x9000             STR      R0,[SP, #+0]
   \                     ??Delay_0: (+1)
   \   0000000A   0x9800             LDR      R0,[SP, #+0]
   \   0000000C   0x2800             CMP      R0,#+0
   \   0000000E   0xD1F9             BNE.N    ??Delay_1
    901          }
   \   00000010   0xB001             ADD      SP,SP,#+4
   \   00000012   0x4770             BX       LR               ;; return
    902          
    903          #ifdef USE_DEFAULT_TIMEOUT_CALLBACK
    904          /**
    905            * @brief  Basic management of the timeout situation.
    906            * @param  None
    907            * @retval None
    908            */
    909          uint32_t Codec_TIMEOUT_UserCallback(void)
    910          {
    911            /* Block communication and all processes */
    912            
    913          }
    914          #endif /* USE_DEFAULT_TIMEOUT_CALLBACK */
    915          /*========================
    916                          Audio MAL Interface Control Functions
    917                                                          ==============================*/
    918          
    919          
    920          /**
    921            * @brief  Restore default state of the used Media.
    922            * @param  None
    923            * @retval None
    924            */

   \                                 In section .text, align 2, keep-with-next
    925          static void Audio_MAL_DeInit(void)  
    926          {   
   \                     Audio_MAL_DeInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    927          #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
    928            //NVIC_InitTypeDef NVIC_InitStructure;  
    929            
    930            /* Deinitialize the NVIC interrupt for the I2S DMA Stream */
    931            //NVIC_InitStructure.NVIC_IRQChannel = AUDIO_I2S_DMA_IRQ;
    932            //NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = AUDIO_IRQ_PREPRIO;
    933            //NVIC_InitStructure.NVIC_IRQChannelSubPriority = AUDIO_IRQ_SUBRIO;
    934            //NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
    935            //NVIC_Init(&NVIC_InitStructure);  
    936             HAL_NVIC_DisableIRQ(SPI3_IRQn); 
   \   00000002   0x2033             MOVS     R0,#+51
   \   00000004   0x.... 0x....      BL       HAL_NVIC_DisableIRQ
    937          #endif 
    938            
    939            /* Disable the DMA stream before the deinit */
    940            HAL_NVIC_DisableIRQ(DMA1_Stream7_IRQn); 
   \   00000008   0x202F             MOVS     R0,#+47
   \   0000000A   0x.... 0x....      BL       HAL_NVIC_DisableIRQ
    941            HAL_NVIC_DisableIRQ(SPI3_IRQn); 
   \   0000000E   0x2033             MOVS     R0,#+51
   \   00000010   0xE8BD 0x4002      POP      {R1,LR}
   \   00000014   0x.... 0x....      B.W      HAL_NVIC_DisableIRQ
    942            
    943          }
    944          
    945          /**
    946            * @brief  Starts playing audio stream from the audio Media.
    947            * @param  None
    948            * @retval None
    949            */

   \                                 In section .text, align 2, keep-with-next
    950          void Audio_MAL_Play(uint32_t Addr, uint16_t Size)
    951          {
   \                     Audio_MAL_Play: (+1)
   \   00000000   0xB410             PUSH     {R4}
    952             //HAL_I2S_Transmit_DMA(&hi2s3,Addr,(uint16_t)Size/2);  
    953             /* Configure the source, destination address and the data length */
    954              //DMA_SetConfig(&DmaHandle,(uint32_t)&SPI3->DR , (uint32_t)Addr, Size/2);
    955                /* Configure DMA Stream destination address */
    956             /* Clear DBM bit */
    957          
    958                /* Enable the Peripheral */
    959            __HAL_DMA_DISABLE(&DmaHandle);
   \   00000002   0x.... 0x....      LDR.W    R2,??DataTable25_12
   \   00000006   0x6813             LDR      R3,[R2, #+0]
   \   00000008   0x681C             LDR      R4,[R3, #+0]
   \   0000000A   0x0864             LSRS     R4,R4,#+1
   \   0000000C   0x0064             LSLS     R4,R4,#+1
   \   0000000E   0x601C             STR      R4,[R3, #+0]
    960             DmaHandle.Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
   \   00000010   0x6813             LDR      R3,[R2, #+0]
   \   00000012   0x681C             LDR      R4,[R3, #+0]
   \   00000014   0xF424 0x2480      BIC      R4,R4,#0x40000
   \   00000018   0x601C             STR      R4,[R3, #+0]
    961          	 
    962             /* Configure DMA Stream data length */
    963             DmaHandle.Instance->NDTR = Size/2;
   \   0000001A   0x0849             LSRS     R1,R1,#+1
   \   0000001C   0x6813             LDR      R3,[R2, #+0]
   \   0000001E   0x6059             STR      R1,[R3, #+4]
    964          
    965          
    966             DmaHandle.Instance->PAR = (uint32_t)&SPI3->DR;
   \   00000020   0x.... 0x....      LDR.W    R1,??DataTable25_13  ;; 0x40003c0c
   \   00000024   0x6813             LDR      R3,[R2, #+0]
   \   00000026   0x6099             STR      R1,[R3, #+8]
    967              /* Configure DMA Stream source address */
    968              DmaHandle.Instance->M0AR = (uint32_t)Addr;
   \   00000028   0x6811             LDR      R1,[R2, #+0]
   \   0000002A   0x60C8             STR      R0,[R1, #+12]
    969              DmaHandle.Instance->M1AR = (uint32_t)Addr;
   \   0000002C   0x6811             LDR      R1,[R2, #+0]
   \   0000002E   0x6108             STR      R0,[R1, #+16]
    970              /* Enable Tx DMA Request */  
    971              hi2s3.Instance->CR2 |= SPI_CR2_TXDMAEN;
   \   00000030   0x.... 0x....      LDR.W    R0,??DataTable22_2
   \   00000034   0x6801             LDR      R1,[R0, #+0]
   \   00000036   0x684B             LDR      R3,[R1, #+4]
   \   00000038   0xF043 0x0302      ORR      R3,R3,#0x2
   \   0000003C   0x604B             STR      R3,[R1, #+4]
    972            /* Enable the transfer complete interrupt */
    973             __HAL_DMA_ENABLE_IT(&DmaHandle, DMA_IT_TC);
   \   0000003E   0x6811             LDR      R1,[R2, #+0]
   \   00000040   0x680B             LDR      R3,[R1, #+0]
   \   00000042   0xF043 0x0310      ORR      R3,R3,#0x10
   \   00000046   0x600B             STR      R3,[R1, #+0]
    974           
    975           /* Enable the Peripheral */
    976            __HAL_DMA_ENABLE(&DmaHandle);
   \   00000048   0x6811             LDR      R1,[R2, #+0]
   \   0000004A   0x680A             LDR      R2,[R1, #+0]
   \   0000004C   0xF042 0x0201      ORR      R2,R2,#0x1
   \   00000050   0x600A             STR      R2,[R1, #+0]
    977          
    978             
    979             /* Check if the I2S is already enabled */ 
    980             if((hi2s3.Instance->I2SCFGR &SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
   \   00000052   0x6801             LDR      R1,[R0, #+0]
   \   00000054   0x69CA             LDR      R2,[R1, #+28]
   \   00000056   0x0552             LSLS     R2,R2,#+21
   \   00000058   0xD403             BMI.N    ??Audio_MAL_Play_0
    981             {
    982             	 /* Enable I2S peripheral */	
    983             	 __HAL_I2S_ENABLE(&hi2s3);
   \   0000005A   0x69CA             LDR      R2,[R1, #+28]
   \   0000005C   0xF442 0x6280      ORR      R2,R2,#0x400
   \   00000060   0x61CA             STR      R2,[R1, #+28]
    984             }
    985          	   
    986          
    987               /* Process Unlocked */
    988              __HAL_UNLOCK(&hi2s3);
   \                     ??Audio_MAL_Play_0: (+1)
   \   00000062   0x2100             MOVS     R1,#+0
   \   00000064   0xF880 0x1038      STRB     R1,[R0, #+56]
    989          
    990          
    991          }
   \   00000068   0xBC10             POP      {R4}
   \   0000006A   0x4770             BX       LR               ;; return
    992          
    993          /**
    994            * @brief  Pauses or Resumes the audio stream playing from the Media.
    995            * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
    996            *              from 0) to resume. 
    997            * @param  Addr: Address from/at which the audio stream should resume/pause.
    998            * @retval None
    999            */

   \                                 In section .text, align 2, keep-with-next
   1000          static void Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr)
   1001          {
   \                     Audio_MAL_PauseResume: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   1002            /* Pause the audio file playing */
   1003            if (Cmd == AUDIO_PAUSE)
   \   00000002   0x.... 0x....      LDR.W    R4,??DataTable25_14  ;; 0x400260b8
   \   00000006   0x.... 0x....      LDR.W    R5,??DataTable25_6  ;; 0x40003c00
   \   0000000A   0x2800             CMP      R0,#+0
   \   0000000C   0xD109             BNE.N    ??Audio_MAL_PauseResume_0
   1004            {   
   1005              /* Disable the I2S DMA request */
   1006              SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, DISABLE);
   \   0000000E   0x2200             MOVS     R2,#+0
   \   00000010   0x2102             MOVS     R1,#+2
   \   00000012   0x4628             MOV      R0,R5
   \   00000014   0x.... 0x....      BL       SPI_I2S_DMACmd
   1007          
   1008              /* Pause the I2S DMA Stream 
   1009                  Note. For the STM32F40x devices, the DMA implements a pause feature, 
   1010                        by disabling the stream, all configuration is preserved and data 
   1011                        transfer is paused till the next enable of the stream.
   1012                        This feature is not available on STM32F40x devices. */
   1013              DMA_Cmd(AUDIO_I2S_DMA_STREAM, DISABLE);
   \   00000018   0x2100             MOVS     R1,#+0
   \   0000001A   0x4620             MOV      R0,R4
   \   0000001C   0xE8BD 0x4034      POP      {R2,R4,R5,LR}
   \   00000020   0x....             B.N      DMA_Cmd
   1014            }
   1015            else /* AUDIO_RESUME */
   1016            {
   1017              /* Enable the I2S DMA request */
   1018              SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);
   \                     ??Audio_MAL_PauseResume_0: (+1)
   \   00000022   0x2201             MOVS     R2,#+1
   \   00000024   0x2102             MOVS     R1,#+2
   \   00000026   0x4628             MOV      R0,R5
   \   00000028   0x.... 0x....      BL       SPI_I2S_DMACmd
   1019            
   1020              /* Resume the I2S DMA Stream 
   1021                  Note. For the STM32F40x devices, the DMA implements a pause feature, 
   1022                        by disabling the stream, all configuration is preserved and data 
   1023                        transfer is paused till the next enable of the stream.
   1024                        This feature is not available on STM32F40x devices. */
   1025              DMA_Cmd(AUDIO_I2S_DMA_STREAM, ENABLE);
   \   0000002C   0x2101             MOVS     R1,#+1
   \   0000002E   0x4620             MOV      R0,R4
   \   00000030   0x.... 0x....      BL       DMA_Cmd
   1026              
   1027              /* If the I2S peripheral is still not enabled, enable it */
   1028              if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
   \   00000034   0x69E8             LDR      R0,[R5, #+28]
   \   00000036   0x0540             LSLS     R0,R0,#+21
   \   00000038   0xD404             BMI.N    ??Audio_MAL_PauseResume_1
   1029              {
   1030                I2S_Cmd(CODEC_I2S, ENABLE);
   \   0000003A   0x2101             MOVS     R1,#+1
   \   0000003C   0x4628             MOV      R0,R5
   \   0000003E   0xE8BD 0x4034      POP      {R2,R4,R5,LR}
   \   00000042   0x....             B.N      I2S_Cmd
   1031              }    
   1032            } 
   1033          }
   \                     ??Audio_MAL_PauseResume_1: (+1)
   \   00000044   0xBD31             POP      {R0,R4,R5,PC}    ;; return
   1034          
   1035          /**
   1036            * @brief  Stops audio stream playing on the used Media.
   1037            * @param  None
   1038            * @retval None
   1039            */

   \                                 In section .text, align 2, keep-with-next
   1040          static void Audio_MAL_Stop(void)
   1041          {   
   1042            /* Stop the Transfer on the I2S side: Stop and disable the DMA stream */
   1043            //DMA_Cmd(AUDIO_I2S_DMA_STREAM, DISABLE);
   1044          
   1045            /* Clear all the DMA flags for the next transfer */
   1046            //DMA_ClearFlag(AUDIO_I2S_DMA_STREAM, AUDIO_I2S_DMA_FLAG_TC |AUDIO_I2S_DMA_FLAG_HT | \
   1047             //                               AUDIO_I2S_DMA_FLAG_FE | AUDIO_I2S_DMA_FLAG_TE);
   1048            
   1049            /*  
   1050                     The I2S DMA requests are not disabled here.
   1051                                                                      */
   1052            
   1053            /* In all modes, disable the I2S peripheral */
   1054            //I2S_Cmd(CODEC_I2S, DISABLE);
   1055          
   1056            //HAL_SPI_MspDeInit(&hi2s3);
   1057            HAL_I2S_DMAStop(&hi2s3);
   \                     Audio_MAL_Stop: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable22_2
   \   00000002   0x.... 0x....      B.W      HAL_I2S_DMAStop
   1058          }
   1059          
   1060          /**
   1061            * @brief  DAC  Channel1 Configuration
   1062            * @param  None
   1063            * @retval None
   1064            */

   \                                 In section .text, align 2, keep-with-next
   1065          void DAC_Config(void)
   1066          {
   1067          
   1068          }
   \                     DAC_Config: (+1)
   \   00000000   0x4770             BX       LR               ;; return
   1069          
   1070          
   1071          
   1072          
   1073          
   1074          
   1075          
   1076          /**
   1077            * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
   1078            * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
   1079            *         for full duplex mode).
   1080            * @param  NewState: new state of the SPIx peripheral. 
   1081            *         This parameter can be: ENABLE or DISABLE.
   1082            * @retval None
   1083            */

   \                                 In section .text, align 2, keep-with-next
   1084          static void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
   1085          {  
   1086            if (NewState != DISABLE)
   \                     I2S_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x69C1             LDR      R1,[R0, #+28]
   \   00000004   0xD003             BEQ.N    ??I2S_Cmd_0
   1087            {
   1088              /* Enable the selected SPI peripheral (in I2S mode) */
   1089              SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
   \   00000006   0xF441 0x6180      ORR      R1,R1,#0x400
   \   0000000A   0x61C1             STR      R1,[R0, #+28]
   \   0000000C   0x4770             BX       LR
   1090            }
   1091            else
   1092            {
   1093              /* Disable the selected SPI peripheral in I2S mode */
   1094              SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
   \                     ??I2S_Cmd_0: (+1)
   \   0000000E   0xF64F 0x32FF      MOVW     R2,#+64511
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x61C1             STR      R1,[R0, #+28]
   1095            }
   1096          }
   \   00000016   0x4770             BX       LR               ;; return
   1097          
   1098          /**
   1099            * @brief  Deinitialize the SPIx peripheral registers to their default reset values.
   1100            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
   1101            *         in SPI mode or 2 or 3 in I2S mode.   
   1102            *         
   1103            * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are deinitialized
   1104            *         when the relative I2S peripheral is deinitialized (the extended block's clock
   1105            *         is managed by the I2S peripheral clock).
   1106            *             
   1107            * @retval None
   1108            */

   \                                 In section .text, align 2, keep-with-next
   1109          static void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
   1110          {
   \                     SPI_I2S_DeInit: (+1)
   \   00000000   0xB081             SUB      SP,SP,#+4
   1111          
   1112            if (SPIx == SPI1)
   \   00000002   0x.... 0x....      LDR.W    R1,??DataTable25_15  ;; 0x40013000
   \   00000006   0x4288             CMP      R0,R1
   \   00000008   0xD10F             BNE.N    ??SPI_I2S_DeInit_0
   1113            {
   1114              /* Enable SPI1 reset state */
   1115              //RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
   1116              __HAL_RCC_SPI1_CLK_ENABLE();
   \   0000000A   0x.... 0x....      LDR.W    R0,??DataTable25_7  ;; 0x40023840
   \   0000000E   0x6841             LDR      R1,[R0, #+4]
   \   00000010   0xF441 0x5180      ORR      R1,R1,#0x1000
   \   00000014   0x6041             STR      R1,[R0, #+4]
   \   00000016   0x6841             LDR      R1,[R0, #+4]
   \   00000018   0xF401 0x5180      AND      R1,R1,#0x1000
   \   0000001C   0x9100             STR      R1,[SP, #+0]
   \   0000001E   0x9900             LDR      R1,[SP, #+0]
   1117              /* Release SPI1 from reset state */
   1118              //RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
   1119              __HAL_RCC_SPI1_CLK_DISABLE();
   \   00000020   0x6841             LDR      R1,[R0, #+4]
   \   00000022   0xF421 0x5180      BIC      R1,R1,#0x1000
   \   00000026   0x6041             STR      R1,[R0, #+4]
   \   00000028   0xE026             B.N      ??SPI_I2S_DeInit_1
   1120            }
   1121            else if (SPIx == SPI2)
   \                     ??SPI_I2S_DeInit_0: (+1)
   \   0000002A   0x.... 0x....      LDR.W    R1,??DataTable25_16  ;; 0x40003800
   \   0000002E   0x4288             CMP      R0,R1
   \   00000030   0xD10F             BNE.N    ??SPI_I2S_DeInit_2
   1122            {
   1123              /* Enable SPI2 reset state */
   1124              //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
   1125              __HAL_RCC_SPI2_CLK_ENABLE();
   \   00000032   0x.... 0x....      LDR.W    R0,??DataTable25_7  ;; 0x40023840
   \   00000036   0x6801             LDR      R1,[R0, #+0]
   \   00000038   0xF441 0x4180      ORR      R1,R1,#0x4000
   \   0000003C   0x6001             STR      R1,[R0, #+0]
   \   0000003E   0x6801             LDR      R1,[R0, #+0]
   \   00000040   0xF401 0x4180      AND      R1,R1,#0x4000
   \   00000044   0x9100             STR      R1,[SP, #+0]
   \   00000046   0x9900             LDR      R1,[SP, #+0]
   1126              /* Release SPI2 from reset state */
   1127              //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
   1128              __HAL_RCC_SPI2_CLK_DISABLE();
   \   00000048   0x6801             LDR      R1,[R0, #+0]
   \   0000004A   0xF421 0x4180      BIC      R1,R1,#0x4000
   \   0000004E   0x6001             STR      R1,[R0, #+0]
   \   00000050   0xE012             B.N      ??SPI_I2S_DeInit_1
   1129            }
   1130            else
   1131            {
   1132              if (SPIx == SPI3)
   \                     ??SPI_I2S_DeInit_2: (+1)
   \   00000052   0x.... 0x....      LDR.W    R1,??DataTable25_6  ;; 0x40003c00
   \   00000056   0x4288             CMP      R0,R1
   \   00000058   0xD10E             BNE.N    ??SPI_I2S_DeInit_1
   1133              {
   1134                /* Enable SPI3 reset state */
   1135                //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
   1136                __HAL_RCC_SPI3_CLK_ENABLE();
   \   0000005A   0x.... 0x....      LDR.W    R0,??DataTable25_7  ;; 0x40023840
   \   0000005E   0x6801             LDR      R1,[R0, #+0]
   \   00000060   0xF441 0x4100      ORR      R1,R1,#0x8000
   \   00000064   0x6001             STR      R1,[R0, #+0]
   \   00000066   0x6801             LDR      R1,[R0, #+0]
   \   00000068   0xF401 0x4100      AND      R1,R1,#0x8000
   \   0000006C   0x9100             STR      R1,[SP, #+0]
   \   0000006E   0x9900             LDR      R1,[SP, #+0]
   1137                /* Release SPI3 from reset state */
   1138                //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
   1139                __HAL_RCC_SPI3_CLK_DISABLE();
   \   00000070   0x6801             LDR      R1,[R0, #+0]
   \   00000072   0xF421 0x4100      BIC      R1,R1,#0x8000
   \   00000076   0x6001             STR      R1,[R0, #+0]
   1140              }
   1141            }
   1142          }
   \                     ??SPI_I2S_DeInit_1: (+1)
   \   00000078   0xB001             ADD      SP,SP,#+4
   \   0000007A   0x4770             BX       LR               ;; return
   1143          
   1144          /**
   1145            * @brief  Enables or disables the specified DMAy Streamx.
   1146            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
   1147            *         to 7 to select the DMA Stream.
   1148            * @param  NewState: new state of the DMAy Streamx. 
   1149            *          This parameter can be: ENABLE or DISABLE.
   1150            *
   1151            * @note  This function may be used to perform Pause-Resume operation. When a
   1152            *        transfer is ongoing, calling this function to disable the Stream will
   1153            *        cause the transfer to be paused. All configuration registers and the
   1154            *        number of remaining data will be preserved. When calling again this
   1155            *        function to re-enable the Stream, the transfer will be resumed from
   1156            *        the point where it was paused.          
   1157            *    
   1158            * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
   1159            *        stream, it is recommended to check (or wait until) the DMA Stream is
   1160            *        effectively enabled. A Stream may remain disabled if a configuration 
   1161            *        parameter is wrong.
   1162            *        After disabling a DMA Stream, it is also recommended to check (or wait
   1163            *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
   1164            *        while a data transfer is ongoing, the current data will be transferred
   1165            *        and the Stream will be effectively disabled only after the transfer of
   1166            *        this single data is finished.            
   1167            *    
   1168            * @retval None
   1169            */

   \                                 In section .text, align 2, keep-with-next
   1170          static void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
   1171          {
   1172          
   1173          
   1174            if (NewState != DISABLE)
   \                     DMA_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x6801             LDR      R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_Cmd_0
   1175            {
   1176              /* Enable the selected DMAy Streamx by setting EN bit */
   1177              DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
   \   00000006   0xF041 0x0101      ORR      R1,R1,#0x1
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
   1178            }
   1179            else
   1180            {
   1181              /* Disable the selected DMAy Streamx by clearing EN bit */
   1182              DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
   \                     ??DMA_Cmd_0: (+1)
   \   0000000E   0x0849             LSRS     R1,R1,#+1
   \   00000010   0x0049             LSLS     R1,R1,#+1
   \   00000012   0x6001             STR      R1,[R0, #+0]
   1183            }
   1184          }
   \   00000014   0x4770             BX       LR               ;; return
   1185          
   1186          
   1187          /**
   1188            * @brief  Enables or disables the SPIx/I2Sx DMA interface.
   1189            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
   1190            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
   1191            * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
   1192            *          This parameter can be any combination of the following values:
   1193            *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
   1194            *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
   1195            * @param  NewState: new state of the selected SPI DMA transfer request.
   1196            *          This parameter can be: ENABLE or DISABLE.
   1197            * @retval None
   1198            */

   \                                 In section .text, align 2, keep-with-next
   1199          static void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
   1200          {
   1201            /* Check the parameters */
   1202            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1203            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1204            assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
   1205          
   1206            if (NewState != DISABLE)
   \                     SPI_I2S_DMACmd: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0x6842             LDR      R2,[R0, #+4]
   \   00000004   0xD002             BEQ.N    ??SPI_I2S_DMACmd_0
   1207            {
   1208              /* Enable the selected SPI DMA requests */
   1209              SPIx->CR2 |= SPI_I2S_DMAReq;
   \   00000006   0x4311             ORRS     R1,R1,R2
   \   00000008   0x6041             STR      R1,[R0, #+4]
   \   0000000A   0x4770             BX       LR
   1210            }
   1211            else
   1212            {
   1213              /* Disable the selected SPI DMA requests */
   1214              SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
   \                     ??SPI_I2S_DMACmd_0: (+1)
   \   0000000C   0x43C9             MVNS     R1,R1
   \   0000000E   0xB289             UXTH     R1,R1
   \   00000010   0x4011             ANDS     R1,R1,R2
   \   00000012   0x6041             STR      R1,[R0, #+4]
   1215            }
   1216          }
   \   00000014   0x4770             BX       LR               ;; return
   1217          

   \                                 In section .text, align 2, keep-with-next
   1218          void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
   1219          {
   \                     HAL_I2S_MspInit: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0xB08C             SUB      SP,SP,#+48
   \   00000004   0x4604             MOV      R4,R0
   1220             GPIO_InitTypeDef GPIO_InitStructure;
   1221          	
   1222             
   1223             GPIO_InitTypeDef GPIO_InitStruct;
   1224            if(hi2s->Instance==SPI1)
   \   00000006   0x6820             LDR      R0,[R4, #+0]
   \   00000008   0x....             LDR.N    R1,??DataTable25_15  ;; 0x40013000
   \   0000000A   0x4288             CMP      R0,R1
   \   0000000C   0xD140             BNE.N    ??HAL_I2S_MspInit_0
   1225            {
   1226            /* USER CODE BEGIN SPI1_MspInit 0 */
   1227          
   1228            /* USER CODE END SPI1_MspInit 0 */
   1229            /* Peripheral clock enable */
   1230            __SPI1_CLK_ENABLE();
   \   0000000E   0x....             LDR.N    R5,??DataTable25_8  ;; 0x40023830
   \   00000010   0x6968             LDR      R0,[R5, #+20]
   \   00000012   0xF440 0x5080      ORR      R0,R0,#0x1000
   \   00000016   0x6168             STR      R0,[R5, #+20]
   \   00000018   0x6968             LDR      R0,[R5, #+20]
   \   0000001A   0xF400 0x5080      AND      R0,R0,#0x1000
   \   0000001E   0x9000             STR      R0,[SP, #+0]
   \   00000020   0x9800             LDR      R0,[SP, #+0]
   1231            __GPIOA_CLK_ENABLE();
   \   00000022   0x6828             LDR      R0,[R5, #+0]
   \   00000024   0xF040 0x0001      ORR      R0,R0,#0x1
   \   00000028   0x6028             STR      R0,[R5, #+0]
   \   0000002A   0x6828             LDR      R0,[R5, #+0]
   \   0000002C   0xF000 0x0001      AND      R0,R0,#0x1
   \   00000030   0x9000             STR      R0,[SP, #+0]
   \   00000032   0x9800             LDR      R0,[SP, #+0]
   1232            __GPIOC_CLK_ENABLE();
   \   00000034   0x6828             LDR      R0,[R5, #+0]
   \   00000036   0xF040 0x0004      ORR      R0,R0,#0x4
   \   0000003A   0x6028             STR      R0,[R5, #+0]
   \   0000003C   0x6828             LDR      R0,[R5, #+0]
   \   0000003E   0xF000 0x0004      AND      R0,R0,#0x4
   \   00000042   0x9000             STR      R0,[SP, #+0]
   \   00000044   0x9800             LDR      R0,[SP, #+0]
   1233          
   1234            /**I2S1 GPIO Configuration    
   1235              PA4     ------> I2S1_WS --> LRCKO
   1236              PA5     ------> I2S1_CK --> BICKO
   1237              PA7     ------> I2S1_SD --> SDO12
   1238              PC4     ------> I2S1_MCK
   1239              */
   1240          	GPIO_InitStruct.Pin =  GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
   \   00000046   0x20B0             MOVS     R0,#+176
   \   00000048   0x9001             STR      R0,[SP, #+4]
   1241          	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
   \   0000004A   0x2002             MOVS     R0,#+2
   \   0000004C   0x9002             STR      R0,[SP, #+8]
   1242          	GPIO_InitStruct.Pull = GPIO_NOPULL;
   \   0000004E   0x2000             MOVS     R0,#+0
   \   00000050   0x9003             STR      R0,[SP, #+12]
   1243          	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
   \   00000052   0x2003             MOVS     R0,#+3
   \   00000054   0x9004             STR      R0,[SP, #+16]
   1244          	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
   \   00000056   0x2005             MOVS     R0,#+5
   \   00000058   0x9005             STR      R0,[SP, #+20]
   1245          	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
   \   0000005A   0xA901             ADD      R1,SP,#+4
   \   0000005C   0x....             LDR.N    R0,??DataTable25_10  ;; 0x40020000
   \   0000005E   0x.... 0x....      BL       HAL_GPIO_Init
   1246          
   1247              GPIO_InitStruct.Pin = GPIO_PIN_4;
   \   00000062   0x2010             MOVS     R0,#+16
   \   00000064   0x9001             STR      R0,[SP, #+4]
   1248              GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
   \   00000066   0x2002             MOVS     R0,#+2
   \   00000068   0x9002             STR      R0,[SP, #+8]
   1249              GPIO_InitStruct.Pull = GPIO_NOPULL;
   \   0000006A   0x2000             MOVS     R0,#+0
   \   0000006C   0x9003             STR      R0,[SP, #+12]
   1250              GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
   \   0000006E   0x2003             MOVS     R0,#+3
   \   00000070   0x9004             STR      R0,[SP, #+16]
   1251              GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
   \   00000072   0x2005             MOVS     R0,#+5
   \   00000074   0x9005             STR      R0,[SP, #+20]
   1252              HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
   \   00000076   0xA901             ADD      R1,SP,#+4
   \   00000078   0x....             LDR.N    R0,??DataTable25_11  ;; 0x40020800
   \   0000007A   0x.... 0x....      BL       HAL_GPIO_Init
   1253          	
   1254            /* Peripheral interrupt init*/
   1255              HAL_NVIC_SetPriority(SPI1_IRQn, INTERRUPT_PRI_SDO12, 0);
   \   0000007E   0x2200             MOVS     R2,#+0
   \   00000080   0x2101             MOVS     R1,#+1
   \   00000082   0x2023             MOVS     R0,#+35
   \   00000084   0x.... 0x....      BL       HAL_NVIC_SetPriority
   1256              HAL_NVIC_EnableIRQ(SPI1_IRQn);
   \   00000088   0x2023             MOVS     R0,#+35
   \   0000008A   0x.... 0x....      BL       HAL_NVIC_EnableIRQ
   \   0000008E   0xE0EB             B.N      ??HAL_I2S_MspInit_1
   1257            /* USER CODE BEGIN SPI1_MspInit 1 */
   1258          
   1259            /* USER CODE END SPI1_MspInit 1 */
   1260            }
   1261            else if(hi2s->Instance==SPI2)
   \                     ??HAL_I2S_MspInit_0: (+1)
   \   00000090   0x....             LDR.N    R1,??DataTable25_16  ;; 0x40003800
   \   00000092   0x4288             CMP      R0,R1
   \   00000094   0xD149             BNE.N    ??HAL_I2S_MspInit_2
   1262            {
   1263          	  /* USER CODE BEGIN SPI2_MspInit 0 */
   1264          	  
   1265          	  /* USER CODE END SPI2_MspInit 0 */
   1266          		/* Peripheral clock enable */
   1267          		__SPI2_CLK_ENABLE();
   \   00000096   0x....             LDR.N    R5,??DataTable25_8  ;; 0x40023830
   \   00000098   0x6928             LDR      R0,[R5, #+16]
   \   0000009A   0xF440 0x4080      ORR      R0,R0,#0x4000
   \   0000009E   0x6128             STR      R0,[R5, #+16]
   \   000000A0   0x6928             LDR      R0,[R5, #+16]
   \   000000A2   0xF400 0x4080      AND      R0,R0,#0x4000
   \   000000A6   0x9000             STR      R0,[SP, #+0]
   \   000000A8   0x9800             LDR      R0,[SP, #+0]
   1268          		__GPIOI_CLK_ENABLE();
   \   000000AA   0x6828             LDR      R0,[R5, #+0]
   \   000000AC   0xF440 0x7080      ORR      R0,R0,#0x100
   \   000000B0   0x6028             STR      R0,[R5, #+0]
   \   000000B2   0x6828             LDR      R0,[R5, #+0]
   \   000000B4   0xF400 0x7080      AND      R0,R0,#0x100
   \   000000B8   0x9000             STR      R0,[SP, #+0]
   \   000000BA   0x9800             LDR      R0,[SP, #+0]
   1269          		__GPIOB_CLK_ENABLE();
   \   000000BC   0x6828             LDR      R0,[R5, #+0]
   \   000000BE   0xF040 0x0002      ORR      R0,R0,#0x2
   \   000000C2   0x6028             STR      R0,[R5, #+0]
   \   000000C4   0x6828             LDR      R0,[R5, #+0]
   \   000000C6   0xF000 0x0002      AND      R0,R0,#0x2
   \   000000CA   0x9000             STR      R0,[SP, #+0]
   \   000000CC   0x9800             LDR      R0,[SP, #+0]
   1270          		__GPIOC_CLK_ENABLE();
   \   000000CE   0x6828             LDR      R0,[R5, #+0]
   \   000000D0   0xF040 0x0004      ORR      R0,R0,#0x4
   \   000000D4   0x6028             STR      R0,[R5, #+0]
   \   000000D6   0x6828             LDR      R0,[R5, #+0]
   \   000000D8   0xF000 0x0004      AND      R0,R0,#0x4
   \   000000DC   0x9000             STR      R0,[SP, #+0]
   \   000000DE   0x9800             LDR      R0,[SP, #+0]
   1271          	  
   1272          		/**I2S2 GPIO Configuration	   
   1273          		PC1 	------> I2S2_SD  : PI3 PC1 PC3 PB15 	
   1274          		PB13	 ------> I2S2_CK :PD3 PB10 PB13 PA9 PI1 
   1275          		PB12	 ------> I2S2_WS : PB12 PI0 PB4 PB9  
   1276          	  
   1277          	  
   1278          		*/
   1279          		GPIO_InitStruct.Pin = GPIO_PIN_1; //SD
   \   000000E0   0x2002             MOVS     R0,#+2
   \   000000E2   0x9001             STR      R0,[SP, #+4]
   1280          		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
   \   000000E4   0x9002             STR      R0,[SP, #+8]
   1281          		GPIO_InitStruct.Pull = GPIO_NOPULL;
   \   000000E6   0x2000             MOVS     R0,#+0
   \   000000E8   0x9003             STR      R0,[SP, #+12]
   1282          		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
   \   000000EA   0x2003             MOVS     R0,#+3
   \   000000EC   0x9004             STR      R0,[SP, #+16]
   1283          		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
   \   000000EE   0x2005             MOVS     R0,#+5
   \   000000F0   0x9005             STR      R0,[SP, #+20]
   1284          		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
   \   000000F2   0xA901             ADD      R1,SP,#+4
   \   000000F4   0x....             LDR.N    R0,??DataTable25_11  ;; 0x40020800
   \   000000F6   0x.... 0x....      BL       HAL_GPIO_Init
   1285          	  
   1286          		GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;//WS --> GPIO_PIN_12
   \   000000FA   0xF44F 0x5040      MOV      R0,#+12288
   \   000000FE   0x9001             STR      R0,[SP, #+4]
   1287          		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
   \   00000100   0x2002             MOVS     R0,#+2
   \   00000102   0x9002             STR      R0,[SP, #+8]
   1288          		GPIO_InitStruct.Pull = GPIO_NOPULL;
   \   00000104   0x2000             MOVS     R0,#+0
   \   00000106   0x9003             STR      R0,[SP, #+12]
   1289          		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
   \   00000108   0x2003             MOVS     R0,#+3
   \   0000010A   0x9004             STR      R0,[SP, #+16]
   1290          		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
   \   0000010C   0x2005             MOVS     R0,#+5
   \   0000010E   0x9005             STR      R0,[SP, #+20]
   1291          		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
   \   00000110   0xA901             ADD      R1,SP,#+4
   \   00000112   0x....             LDR.N    R0,??DataTable25_9  ;; 0x40020400
   \   00000114   0x.... 0x....      BL       HAL_GPIO_Init
   1292          	  
   1293          	  
   1294          		/* Peripheral interrupt init*/
   1295          		HAL_NVIC_SetPriority(SPI2_IRQn, INTERRUPT_PRI_SDO34, 1);
   \   00000118   0x2201             MOVS     R2,#+1
   \   0000011A   0x4611             MOV      R1,R2
   \   0000011C   0x2024             MOVS     R0,#+36
   \   0000011E   0x.... 0x....      BL       HAL_NVIC_SetPriority
   1296          		HAL_NVIC_EnableIRQ(SPI2_IRQn);
   \   00000122   0x2024             MOVS     R0,#+36
   \   00000124   0x.... 0x....      BL       HAL_NVIC_EnableIRQ
   \   00000128   0xE09E             B.N      ??HAL_I2S_MspInit_1
   1297          		/* USER CODE BEGIN SPI2_MspInit 1 */
   1298          	  
   1299          	  /* USER CODE END SPI2_MspInit 1 */
   1300          
   1301            }
   1302            else if(hi2s->Instance==SPI3)
   \                     ??HAL_I2S_MspInit_2: (+1)
   \   0000012A   0x....             LDR.N    R1,??DataTable25_6  ;; 0x40003c00
   \   0000012C   0x4288             CMP      R0,R1
   \   0000012E   0xF040 0x809B      BNE.W    ??HAL_I2S_MspInit_1
   1303            {
   1304          
   1305          
   1306            
   1307              /**I2S3 GPIO Configuration    
   1308                 PB2     ------> I2S3_SD
   1309                 PA15     ------> I2S3_WS (LRCK)
   1310                 PB3     ------> I2S3_CK 
   1311          	 PC7    ------> MCLK
   1312              */
   1313           
   1314            /* USER CODE BEGIN SPI3_MspInit 1 */
   1315            __SPI3_CLK_ENABLE();
   \   00000132   0x....             LDR.N    R5,??DataTable25_8  ;; 0x40023830
   \   00000134   0x6928             LDR      R0,[R5, #+16]
   \   00000136   0xF440 0x4000      ORR      R0,R0,#0x8000
   \   0000013A   0x6128             STR      R0,[R5, #+16]
   \   0000013C   0x6928             LDR      R0,[R5, #+16]
   \   0000013E   0xF400 0x4000      AND      R0,R0,#0x8000
   \   00000142   0x9000             STR      R0,[SP, #+0]
   \   00000144   0x9800             LDR      R0,[SP, #+0]
   1316            __GPIOA_CLK_ENABLE();
   \   00000146   0x6828             LDR      R0,[R5, #+0]
   \   00000148   0xF040 0x0001      ORR      R0,R0,#0x1
   \   0000014C   0x6028             STR      R0,[R5, #+0]
   \   0000014E   0x6828             LDR      R0,[R5, #+0]
   \   00000150   0xF000 0x0001      AND      R0,R0,#0x1
   \   00000154   0x9000             STR      R0,[SP, #+0]
   \   00000156   0x9800             LDR      R0,[SP, #+0]
   1317            __GPIOB_CLK_ENABLE();
   \   00000158   0x6828             LDR      R0,[R5, #+0]
   \   0000015A   0xF040 0x0002      ORR      R0,R0,#0x2
   \   0000015E   0x6028             STR      R0,[R5, #+0]
   \   00000160   0x6828             LDR      R0,[R5, #+0]
   \   00000162   0xF000 0x0002      AND      R0,R0,#0x2
   \   00000166   0x9000             STR      R0,[SP, #+0]
   \   00000168   0x9800             LDR      R0,[SP, #+0]
   1318            __GPIOC_CLK_ENABLE();
   \   0000016A   0x6828             LDR      R0,[R5, #+0]
   \   0000016C   0xF040 0x0004      ORR      R0,R0,#0x4
   \   00000170   0x6028             STR      R0,[R5, #+0]
   \   00000172   0x6828             LDR      R0,[R5, #+0]
   \   00000174   0xF000 0x0004      AND      R0,R0,#0x4
   \   00000178   0x9000             STR      R0,[SP, #+0]
   \   0000017A   0x9800             LDR      R0,[SP, #+0]
   1319            GPIO_InitStructure.Pin = GPIO_PIN_3; 
   \   0000017C   0x2008             MOVS     R0,#+8
   \   0000017E   0x9006             STR      R0,[SP, #+24]
   1320            GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
   \   00000180   0x2002             MOVS     R0,#+2
   \   00000182   0x9007             STR      R0,[SP, #+28]
   1321            GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
   \   00000184   0x2003             MOVS     R0,#+3
   \   00000186   0x9009             STR      R0,[SP, #+36]
   1322            GPIO_InitStructure.Pull = GPIO_NOPULL;
   \   00000188   0x2000             MOVS     R0,#+0
   \   0000018A   0x9008             STR      R0,[SP, #+32]
   1323            GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
   \   0000018C   0x2006             MOVS     R0,#+6
   \   0000018E   0x900A             STR      R0,[SP, #+40]
   1324            HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
   \   00000190   0x....             LDR.N    R6,??DataTable25_9  ;; 0x40020400
   \   00000192   0xA906             ADD      R1,SP,#+24
   \   00000194   0x4630             MOV      R0,R6
   \   00000196   0x.... 0x....      BL       HAL_GPIO_Init
   1325          
   1326              GPIO_InitStructure.Pin = GPIO_PIN_2; 
   \   0000019A   0x2004             MOVS     R0,#+4
   \   0000019C   0x9006             STR      R0,[SP, #+24]
   1327            GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
   \   0000019E   0x2002             MOVS     R0,#+2
   \   000001A0   0x9007             STR      R0,[SP, #+28]
   1328            GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
   \   000001A2   0x2003             MOVS     R0,#+3
   \   000001A4   0x9009             STR      R0,[SP, #+36]
   1329            GPIO_InitStructure.Pull = GPIO_NOPULL;
   \   000001A6   0x2000             MOVS     R0,#+0
   \   000001A8   0x9008             STR      R0,[SP, #+32]
   1330            GPIO_InitStructure.Alternate = GPIO_AF7_SPI3;
   \   000001AA   0x2007             MOVS     R0,#+7
   \   000001AC   0x900A             STR      R0,[SP, #+40]
   1331            HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
   \   000001AE   0xA906             ADD      R1,SP,#+24
   \   000001B0   0x4630             MOV      R0,R6
   \   000001B2   0x.... 0x....      BL       HAL_GPIO_Init
   1332          
   1333          
   1334            GPIO_InitStructure.Pin = GPIO_PIN_15;
   \   000001B6   0xF44F 0x4000      MOV      R0,#+32768
   \   000001BA   0x9006             STR      R0,[SP, #+24]
   1335            GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
   \   000001BC   0x2002             MOVS     R0,#+2
   \   000001BE   0x9007             STR      R0,[SP, #+28]
   1336            GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
   \   000001C0   0x2006             MOVS     R0,#+6
   \   000001C2   0x900A             STR      R0,[SP, #+40]
   1337            HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
   \   000001C4   0xA906             ADD      R1,SP,#+24
   \   000001C6   0x....             LDR.N    R0,??DataTable25_10  ;; 0x40020000
   \   000001C8   0x.... 0x....      BL       HAL_GPIO_Init
   1338          
   1339          
   1340             
   1341          #ifdef CODEC_MCLK_ENABLED
   1342          
   1343            GPIO_InitStructure.Pin = GPIO_PIN_7; 
   \   000001CC   0x2080             MOVS     R0,#+128
   \   000001CE   0x9006             STR      R0,[SP, #+24]
   1344            GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
   \   000001D0   0x2002             MOVS     R0,#+2
   \   000001D2   0x9007             STR      R0,[SP, #+28]
   1345            GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
   \   000001D4   0x2003             MOVS     R0,#+3
   \   000001D6   0x9009             STR      R0,[SP, #+36]
   1346            GPIO_InitStructure.Pull = GPIO_NOPULL;
   \   000001D8   0x2000             MOVS     R0,#+0
   \   000001DA   0x9008             STR      R0,[SP, #+32]
   1347            GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
   \   000001DC   0x2006             MOVS     R0,#+6
   \   000001DE   0x900A             STR      R0,[SP, #+40]
   1348            HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
   \   000001E0   0xA906             ADD      R1,SP,#+24
   \   000001E2   0x....             LDR.N    R0,??DataTable25_11  ;; 0x40020800
   \   000001E4   0x.... 0x....      BL       HAL_GPIO_Init
   1349          
   1350          #endif /* CODEC_MCLK_ENABLED */ 
   1351          
   1352          #ifdef I2S_INTERRUPT   
   1353               /* Enable and set Button EXTI Interrupt to the lowest priority */
   1354               //HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 0x00, 0x01);
   1355               //HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
   1356          
   1357               /* Enable the I2S DMA request */
   1358               //__HAL_I2S_ENABLE_IT(&hi2s3, SPI_I2S_DMAReq_Tx);
   1359               //__HAL_I2S_ENABLE(&hi2s3);
   1360            	    /* Peripheral interrupt init*/
   1361          		HAL_NVIC_SetPriority(SPI3_IRQn, INTERRUPT_PRI_AUDIOOUT, 0);
   1362          		HAL_NVIC_EnableIRQ(SPI3_IRQn);
   1363          #endif
   1364          
   1365                /* Enable the DMA clock */ 
   1366          	  __HAL_RCC_DMA1_CLK_ENABLE();
   \   000001E8   0x6828             LDR      R0,[R5, #+0]
   \   000001EA   0xF440 0x1000      ORR      R0,R0,#0x200000
   \   000001EE   0x6028             STR      R0,[R5, #+0]
   \   000001F0   0x6828             LDR      R0,[R5, #+0]
   \   000001F2   0xF400 0x1000      AND      R0,R0,#0x200000
   \   000001F6   0x9000             STR      R0,[SP, #+0]
   \   000001F8   0x9800             LDR      R0,[SP, #+0]
   1367          
   1368                /* Configure the DMA Stream */
   1369                //HAL_DMA_DeInit(&DmaHandle);
   1370          
   1371                /* Set the parameters to be configured */ 
   1372          	  DmaHandle.Instance = DMA1_Stream7;
   \   000001FA   0x....             LDR.N    R5,??DataTable25_12
   \   000001FC   0x....             LDR.N    R0,??DataTable25_14  ;; 0x400260b8
   \   000001FE   0x6028             STR      R0,[R5, #+0]
   1373                DmaHandle.Init.Channel = DMA_CHANNEL_0;
   \   00000200   0x2000             MOVS     R0,#+0
   \   00000202   0x6068             STR      R0,[R5, #+4]
   1374          	  DmaHandle.Init.Direction = DMA_MEMORY_TO_PERIPH;
   \   00000204   0x2040             MOVS     R0,#+64
   \   00000206   0x60A8             STR      R0,[R5, #+8]
   1375          	  DmaHandle.Init.PeriphInc = DMA_PINC_DISABLE;
   \   00000208   0x2000             MOVS     R0,#+0
   \   0000020A   0x60E8             STR      R0,[R5, #+12]
   1376          	  DmaHandle.Init.MemInc = DMA_MINC_ENABLE;
   \   0000020C   0xF44F 0x6080      MOV      R0,#+1024
   \   00000210   0x6128             STR      R0,[R5, #+16]
   1377          	  DmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
   \   00000212   0xF44F 0x6000      MOV      R0,#+2048
   \   00000216   0x6168             STR      R0,[R5, #+20]
   1378                DmaHandle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD; 
   \   00000218   0xF44F 0x5000      MOV      R0,#+8192
   \   0000021C   0x61A8             STR      R0,[R5, #+24]
   1379          	  DmaHandle.Init.Mode = DMA_NORMAL;
   \   0000021E   0x2000             MOVS     R0,#+0
   \   00000220   0x61E8             STR      R0,[R5, #+28]
   1380                DmaHandle.Init.Priority = DMA_PRIORITY_HIGH; 
   \   00000222   0xF44F 0x3000      MOV      R0,#+131072
   \   00000226   0x6228             STR      R0,[R5, #+32]
   1381          	  DmaHandle.Init.FIFOMode = DMA_FIFOMODE_ENABLE;//DMA_FIFOMODE_DISABLE
   \   00000228   0x2004             MOVS     R0,#+4
   \   0000022A   0x6268             STR      R0,[R5, #+36]
   1382                DmaHandle.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
   \   0000022C   0x2003             MOVS     R0,#+3
   \   0000022E   0x62A8             STR      R0,[R5, #+40]
   1383                DmaHandle.Init.MemBurst = DMA_MBURST_SINGLE;
   \   00000230   0x2000             MOVS     R0,#+0
   \   00000232   0x62E8             STR      R0,[R5, #+44]
   1384                DmaHandle.Init.PeriphBurst = DMA_PBURST_SINGLE;	  
   \   00000234   0x6328             STR      R0,[R5, #+48]
   1385                DmaHandle.Instance->PAR =(uint32_t)&SPI3->DR;//CODEC_I2S_ADDRESS
   \   00000236   0x....             LDR.N    R0,??DataTable25_13  ;; 0x40003c0c
   \   00000238   0x6829             LDR      R1,[R5, #+0]
   \   0000023A   0x6088             STR      R0,[R1, #+8]
   1386                //DmaHandle.Instance->M0AR = (uint32_t)0;
   1387                //DmaHandle.Instance->NDTR = (uint32_t)0xFFFE;
   1388                //DmaHandle.XferCpltCallback = &TC_Callback;
   1389           
   1390          
   1391                /* Associate the initialized DMA handle to the the SPI handle */
   1392                __HAL_LINKDMA(hi2s, hdmatx, DmaHandle);
   \   0000023C   0x6325             STR      R5,[R4, #+48]
   \   0000023E   0x63AC             STR      R4,[R5, #+56]
   1393                //__HAL_DMA_ENABLE_IT(&DmaHandle, DMA_IT_TC);
   1394          
   1395          	   /* Deinitialize the Stream for new transfer */
   1396                 HAL_DMA_DeInit(&DmaHandle);
   \   00000240   0x4628             MOV      R0,R5
   \   00000242   0x.... 0x....      BL       HAL_DMA_DeInit
   1397                 /* Configure the DMA Stream */
   1398          	   HAL_DMA_Init(&DmaHandle);
   \   00000246   0x4628             MOV      R0,R5
   \   00000248   0x.... 0x....      BL       HAL_DMA_Init
   1399          
   1400                __HAL_I2S_ENABLE(&hi2s3);
   \   0000024C   0x....             LDR.N    R0,??DataTable22_2
   \   0000024E   0x6800             LDR      R0,[R0, #+0]
   \   00000250   0x69C1             LDR      R1,[R0, #+28]
   \   00000252   0xF441 0x6180      ORR      R1,R1,#0x400
   \   00000256   0x61C1             STR      R1,[R0, #+28]
   1401          
   1402                /* Set Interrupt Group Priority */
   1403                HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 2, 1);
   \   00000258   0x2201             MOVS     R2,#+1
   \   0000025A   0x2102             MOVS     R1,#+2
   \   0000025C   0x202F             MOVS     R0,#+47
   \   0000025E   0x.... 0x....      BL       HAL_NVIC_SetPriority
   1404                /* Enable the DMA STREAM global Interrupt */
   1405                HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);    
   \   00000262   0x202F             MOVS     R0,#+47
   \   00000264   0x.... 0x....      BL       HAL_NVIC_EnableIRQ
   1406          
   1407           }
   1408          
   1409          }
   \                     ??HAL_I2S_MspInit_1: (+1)
   \   00000268   0xB00C             ADD      SP,SP,#+48
   \   0000026A   0xBD70             POP      {R4-R6,PC}       ;; return
   1410          

   \                                 In section .text, align 2, keep-with-next
   1411          void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
   1412          {
   \                     HAL_SPI_MspDeInit: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   1413            if(hspi->Instance == SPI3)
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0x....             LDR.N    R1,??DataTable25_6  ;; 0x40003c00
   \   00000006   0x4288             CMP      R0,R1
   \   00000008   0xD122             BNE.N    ??HAL_SPI_MspDeInit_0
   1414            {   
   1415              /*##-1- Reset peripherals ##################################################*/
   1416              __HAL_RCC_SPI3_FORCE_RESET();
   \   0000000A   0x....             LDR.N    R0,??DataTable25_17  ;; 0x40023820
   \   0000000C   0x6801             LDR      R1,[R0, #+0]
   \   0000000E   0xF441 0x4100      ORR      R1,R1,#0x8000
   \   00000012   0x6001             STR      R1,[R0, #+0]
   1417              __HAL_RCC_SPI3_RELEASE_RESET();
   \   00000014   0x6801             LDR      R1,[R0, #+0]
   \   00000016   0xF421 0x4100      BIC      R1,R1,#0x8000
   \   0000001A   0x6001             STR      R1,[R0, #+0]
   1418          
   1419              /*##-2- Disable peripherals and GPIO Clocks ################################*/
   1420              HAL_GPIO_DeInit(CODEC_I2S_GPIO, CODEC_I2S_SCK_PIN);
   \   0000001C   0x....             LDR.N    R4,??DataTable25_9  ;; 0x40020400
   \   0000001E   0x2108             MOVS     R1,#+8
   \   00000020   0x4620             MOV      R0,R4
   \   00000022   0x.... 0x....      BL       HAL_GPIO_DeInit
   1421              HAL_GPIO_DeInit(CODEC_I2S_GPIO, CODEC_I2S_SD_PIN);
   \   00000026   0x2104             MOVS     R1,#+4
   \   00000028   0x4620             MOV      R0,R4
   \   0000002A   0x.... 0x....      BL       HAL_GPIO_DeInit
   1422              HAL_GPIO_DeInit(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PIN);
   \   0000002E   0xF44F 0x4100      MOV      R1,#+32768
   \   00000032   0x....             LDR.N    R0,??DataTable25_10  ;; 0x40020000
   \   00000034   0x.... 0x....      BL       HAL_GPIO_DeInit
   1423          	HAL_GPIO_DeInit(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PIN);
   \   00000038   0x2180             MOVS     R1,#+128
   \   0000003A   0x....             LDR.N    R0,??DataTable25_11  ;; 0x40020800
   \   0000003C   0x.... 0x....      BL       HAL_GPIO_DeInit
   1424          
   1425              /*##-3- Disable the DMA ####################################################*/
   1426              /* De-Initialize the DMA associated to transmission process */
   1427              HAL_DMA_DeInit(&DmaHandle);
   \   00000040   0x....             LDR.N    R0,??DataTable25_12
   \   00000042   0x.... 0x....      BL       HAL_DMA_DeInit
   1428          
   1429          
   1430              /*##-4- Disable the NVIC for DMA ###########################################*/
   1431              HAL_NVIC_DisableIRQ(DMA1_Stream7_IRQn);
   \   00000046   0x202F             MOVS     R0,#+47
   \   00000048   0xE8BD 0x4010      POP      {R4,LR}
   \   0000004C   0x.... 0x....      B.W      HAL_NVIC_DisableIRQ
   1432            }
   1433          }
   \                     ??HAL_SPI_MspDeInit_0: (+1)
   \   00000050   0xBD10             POP      {R4,PC}          ;; return
   1434          
   1435          

   \                                 In section .text, align 2, keep-with-next
   1436          void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
   1437          {
   \                     HAL_I2C_MspDeInit: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   1438              /*##-1- Reset peripherals ##################################################*/
   1439              __HAL_RCC_I2C1_FORCE_RESET();
   \   00000002   0x....             LDR.N    R0,??DataTable25_17  ;; 0x40023820
   \   00000004   0x6801             LDR      R1,[R0, #+0]
   \   00000006   0xF441 0x1100      ORR      R1,R1,#0x200000
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   1440              __HAL_RCC_I2C1_RELEASE_RESET();
   \   0000000C   0x6801             LDR      R1,[R0, #+0]
   \   0000000E   0xF421 0x1100      BIC      R1,R1,#0x200000
   \   00000012   0x6001             STR      R1,[R0, #+0]
   1441          
   1442          
   1443            /*##-2- Disable peripherals and GPIO Clocks #################################*/
   1444            /* Configure I2C Tx as alternate function  */
   1445            HAL_GPIO_DeInit(CODEC_I2C_GPIO, CODEC_I2C_SCL_PIN);
   \   00000014   0x....             LDR.N    R4,??DataTable25_9  ;; 0x40020400
   \   00000016   0x2140             MOVS     R1,#+64
   \   00000018   0x4620             MOV      R0,R4
   \   0000001A   0x.... 0x....      BL       HAL_GPIO_DeInit
   1446            /* Configure I2C Rx as alternate function  */
   1447            HAL_GPIO_DeInit(CODEC_I2C_GPIO, CODEC_I2C_SDA_PIN);
   \   0000001E   0x2180             MOVS     R1,#+128
   \   00000020   0x4620             MOV      R0,R4
   \   00000022   0xE8BD 0x4010      POP      {R4,LR}
   \   00000026   0x.... 0x....      B.W      HAL_GPIO_DeInit
   1448          }
   1449          
   1450          
   1451          
   1452           /* I2C1 init function */

   \                                 In section .text, align 2, keep-with-next
   1453          void MX_I2C1_Init(void)
   1454          {
   \                     MX_I2C1_Init: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   1455          
   1456          
   1457            hi2c1.Instance = I2C1;
   \   00000002   0x....             LDR.N    R4,??DataTable25_5
   \   00000004   0x....             LDR.N    R0,??DataTable25_18  ;; 0x40005400
   \   00000006   0x6020             STR      R0,[R4, #+0]
   1458            hi2c1.Init.Timing =0x00A0689A;           //I2C_SPEED DISCOVERY_I2Cx_TIMING; 0x00C0EFFF
   \   00000008   0x....             LDR.N    R0,??DataTable25_19  ;; 0xa0689a
   \   0000000A   0x6060             STR      R0,[R4, #+4]
   1459                                                     //I2C_TIMING ;//I2C_TIMING  0x00303D5D
   1460                                                     //DISCOVERY_I2Cx_TIMING
   1461            hi2c1.Init.OwnAddress1 = 0x33;
   \   0000000C   0x2033             MOVS     R0,#+51
   \   0000000E   0x60A0             STR      R0,[R4, #+8]
   1462            hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
   \   00000010   0x2001             MOVS     R0,#+1
   \   00000012   0x60E0             STR      R0,[R4, #+12]
   1463            hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
   \   00000014   0x2000             MOVS     R0,#+0
   \   00000016   0x6120             STR      R0,[R4, #+16]
   1464            hi2c1.Init.OwnAddress2 = 0;
   \   00000018   0x6160             STR      R0,[R4, #+20]
   1465            hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
   \   0000001A   0x61A0             STR      R0,[R4, #+24]
   1466            hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
   \   0000001C   0x61E0             STR      R0,[R4, #+28]
   1467            hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
   \   0000001E   0x6220             STR      R0,[R4, #+32]
   1468            HAL_I2C_Init(&hi2c1);
   \   00000020   0x4620             MOV      R0,R4
   \   00000022   0x.... 0x....      BL       HAL_I2C_Init
   1469          
   1470             /*Configure Analogue filter */
   1471            HAL_I2CEx_AnalogFilter_Config(&hi2c1, I2C_ANALOGFILTER_ENABLE);
   \   00000026   0x2100             MOVS     R1,#+0
   \   00000028   0x4620             MOV      R0,R4
   \   0000002A   0xE8BD 0x4010      POP      {R4,LR}
   \   0000002E   0x.... 0x....      B.W      HAL_I2CEx_ConfigAnalogFilter
   1472          
   1473          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22:
   \   00000000   0x........         DC32     Volume

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_1:
   \   00000000   0x........         DC32     AudioTotalSize

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_2:
   \   00000000   0x........         DC32     hi2s3

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_3:
   \   00000000   0x40026010         DC32     0x40026010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_4:
   \   00000000   0x40026459         DC32     0x40026459

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_5:
   \   00000000   0x40026400         DC32     0x40026400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_6:
   \   00000000   0x40026410         DC32     0x40026410

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_7:
   \   00000000   0x40026070         DC32     0x40026070

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_8:
   \   00000000   0x40026470         DC32     0x40026470

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable22_9:
   \   00000000   0x40026028         DC32     0x40026028

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable23:
   \   00000000   0x40026428         DC32     0x40026428

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable23_1:
   \   00000000   0x40026088         DC32     0x40026088

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable23_2:
   \   00000000   0x40026488         DC32     0x40026488

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable23_3:
   \   00000000   0x40026040         DC32     0x40026040

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable24:
   \   00000000   0x40026440         DC32     0x40026440

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable24_1:
   \   00000000   0x400260A0         DC32     0x400260a0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable24_2:
   \   00000000   0x400264A0         DC32     0x400264a0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable24_3:
   \   00000000   0x400260B9         DC32     0x400260b9

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25:
   \   00000000   0x40026000         DC32     0x40026000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_1:
   \   00000000   0x40026059         DC32     0x40026059

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_2:
   \   00000000   0x........         DC32     DmaHandle+0x34

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_3:
   \   00000000   0x........         DC32     OutputDev

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_4:
   \   00000000   0x40020C00         DC32     0x40020c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_5:
   \   00000000   0x........         DC32     hi2c1

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_6:
   \   00000000   0x40003C00         DC32     0x40003c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_7:
   \   00000000   0x40023840         DC32     0x40023840

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_8:
   \   00000000   0x40023830         DC32     0x40023830

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_9:
   \   00000000   0x40020400         DC32     0x40020400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_10:
   \   00000000   0x40020000         DC32     0x40020000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_11:
   \   00000000   0x40020800         DC32     0x40020800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_12:
   \   00000000   0x........         DC32     DmaHandle

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_13:
   \   00000000   0x40003C0C         DC32     0x40003c0c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_14:
   \   00000000   0x400260B8         DC32     0x400260b8

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_15:
   \   00000000   0x40013000         DC32     0x40013000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_16:
   \   00000000   0x40003800         DC32     0x40003800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_17:
   \   00000000   0x40023820         DC32     0x40023820

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_18:
   \   00000000   0x40005400         DC32     0x40005400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable25_19:
   \   00000000   0x00A0689A         DC32     0xa0689a
   1474          

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       8   AUDIO_DeInit
         8   -> Audio_MAL_DeInit
         8   -> Codec_DeInit
       8   AUDIO_Init
         8   -> Codec_Init
       0   AUDIO_Mute
         0   -> Codec_Mute
       8   AUDIO_PauseResume
         8   -> Audio_MAL_PauseResume
         8   -> Codec_PauseResume
      16   AUDIO_Play
        16   -> Audio_MAL_Play
        16   -> Codec_Play
       8   AUDIO_Stop
         8   -> Audio_MAL_Stop
         8   -> Codec_Stop
       0   AUDIO_VolumeCtl
         0   -> Codec_VolumeCtrl
       8   Audio_MAL_DeInit
         0   -> HAL_NVIC_DisableIRQ
         8   -> HAL_NVIC_DisableIRQ
      16   Audio_MAL_PauseResume
         0   -> DMA_Cmd
        16   -> DMA_Cmd
         0   -> I2S_Cmd
        16   -> SPI_I2S_DMACmd
       4   Audio_MAL_Play
       0   Audio_MAL_Stop
         0   -> HAL_I2S_DMAStop
       8   Codec_AudioInterface_DeInit
         8   -> SPI_I2S_DeInit
       0   Codec_AudioInterface_Init
         0   -> I2S3_Init
       0   Codec_CtrlInterface_DeInit
         0   -> HAL_I2C_MspDeInit
       0   Codec_CtrlInterface_Init
         0   -> MX_I2C1_Init
       8   Codec_DeInit
         8   -> Codec_AudioInterface_DeInit
         8   -> Codec_CtrlInterface_DeInit
         8   -> Codec_GPIO_DeInit
         8   -> Codec_Reset
         8   -> Codec_WriteRegister
      24   Codec_GPIO_DeInit
        24   -> HAL_GPIO_Init
      32   Codec_GPIO_Init
        32   -> HAL_GPIO_Init
      24   Codec_Init
        24   -> Codec_AudioInterface_Init
        24   -> Codec_CtrlInterface_Init
        24   -> Codec_GPIO_Init
        24   -> Codec_ReadRegister
        24   -> Codec_Reset
        24   -> Codec_VolumeCtrl
        24   -> Codec_WriteRegister
       0   Codec_Mute
         0   -> Codec_WriteRegister
       8   Codec_PauseResume
         8   -> Codec_Mute
         8   -> Codec_WriteRegister
       0   Codec_Play
      24   Codec_ReadRegister
        24   -> Codec_TIMEOUT_UserCallback
        24   -> HAL_I2C_GetError
        24   -> HAL_I2C_Master_Receive
        24   -> HAL_I2C_Master_Transmit
       8   Codec_Reset
         8   -> Delay
         0   -> HAL_GPIO_WritePin
         8   -> HAL_GPIO_WritePin
       8   Codec_Stop
         8   -> Codec_Mute
         8   -> Codec_WriteRegister
         8   -> Delay
         8   -> HAL_GPIO_WritePin
      16   Codec_VolumeCtrl
        16   -> Codec_WriteRegister
      16   Codec_WriteRegister
        16   -> Codec_TIMEOUT_UserCallback
        16   -> HAL_I2C_GetError
        16   -> HAL_I2C_Master_Transmit
       0   DAC_Config
       0   DMA1_Stream0_IRQHandler
      16   DMA1_Stream7_IRQHandler
        16   -> HAL_I2S_TxCpltCallback
       0   DMA_Cmd
       4   Delay
       8   HAL_I2C_MspDeInit
         0   -> HAL_GPIO_DeInit
         8   -> HAL_GPIO_DeInit
      64   HAL_I2S_MspInit
        64   -> HAL_DMA_DeInit
        64   -> HAL_DMA_Init
        64   -> HAL_GPIO_Init
        64   -> HAL_NVIC_EnableIRQ
        64   -> HAL_NVIC_SetPriority
       8   HAL_SPI_MspDeInit
         8   -> HAL_DMA_DeInit
         8   -> HAL_GPIO_DeInit
         0   -> HAL_NVIC_DisableIRQ
       0   I2S_Cmd
       8   MX_I2C1_Init
         0   -> HAL_I2CEx_ConfigAnalogFilter
         8   -> HAL_I2C_Init
       0   SPI3_IRQHandler
       0   SPI_I2S_DMACmd
       4   SPI_I2S_DeInit
       8   codec_sendBeep
         0   -> Codec_WriteRegister
         8   -> Codec_WriteRegister


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable22
       4  ??DataTable22_1
       4  ??DataTable22_2
       4  ??DataTable22_3
       4  ??DataTable22_4
       4  ??DataTable22_5
       4  ??DataTable22_6
       4  ??DataTable22_7
       4  ??DataTable22_8
       4  ??DataTable22_9
       4  ??DataTable23
       4  ??DataTable23_1
       4  ??DataTable23_2
       4  ??DataTable23_3
       4  ??DataTable24
       4  ??DataTable24_1
       4  ??DataTable24_2
       4  ??DataTable24_3
       4  ??DataTable25
       4  ??DataTable25_1
       4  ??DataTable25_10
       4  ??DataTable25_11
       4  ??DataTable25_12
       4  ??DataTable25_13
       4  ??DataTable25_14
       4  ??DataTable25_15
       4  ??DataTable25_16
       4  ??DataTable25_17
       4  ??DataTable25_18
       4  ??DataTable25_19
       4  ??DataTable25_2
       4  ??DataTable25_3
       4  ??DataTable25_4
       4  ??DataTable25_5
       4  ??DataTable25_6
       4  ??DataTable25_7
       4  ??DataTable25_8
       4  ??DataTable25_9
      14  AUDIO_DeInit
      38  AUDIO_Init
      48  AUDIO_MAL_DMA_InitStructure
       2  AUDIO_Mute
      28  AUDIO_PauseResume
      80  AUDIO_Play
      30  AUDIO_Stop
      30  AUDIO_VolumeCtl
      12  AudioTotalSize
          AudioRemSize
          CurrentPos
      24  Audio_MAL_DeInit
      70  Audio_MAL_PauseResume
     108  Audio_MAL_Play
       6  Audio_MAL_Stop
       4  CODECTimeout
      38  Codec_AudioInterface_DeInit
       4  Codec_AudioInterface_Init
       6  Codec_CtrlInterface_DeInit
       2  Codec_CtrlInterface_Init
      32  Codec_DeInit
      60  Codec_GPIO_DeInit
      56  Codec_GPIO_Init
     206  Codec_Init
      20  Codec_Mute
      60  Codec_PauseResume
       4  Codec_Play
      98  Codec_ReadRegister
      38  Codec_Reset
      60  Codec_Stop
      70  Codec_VolumeCtrl
      56  Codec_WriteRegister
       4  CurrAudioInterface
       2  DAC_Config
       2  DMA1_Stream0_IRQHandler
    1200  DMA1_Stream7_IRQHandler
      22  DMA_Cmd
      48  DMA_InitStructure
      20  Delay
      80  DmaHandle
      42  HAL_I2C_MspDeInit
     620  HAL_I2S_MspInit
      82  HAL_SPI_MspDeInit
      24  I2S_Cmd
      50  MX_I2C1_Init
       1  OutputDev
      10  SPI3_IRQHandler
      22  SPI_I2S_DMACmd
     124  SPI_I2S_DeInit
       1  Volume
      20  codec_sendBeep
      60  hi2c1
      60  hi2c2

 
   297 bytes in section .bss
    21 bytes in section .data
 3 632 bytes in section .text
 
 3 632 bytes of CODE memory
   318 bytes of DATA memory

Errors: none
Warnings: none
