// Seed: 3032727496
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    input wand id_4,
    output tri id_5,
    input tri1 id_6
);
  logic id_8;
  ;
  module_2 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_0,
      id_3,
      id_1,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_2 = ~1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8
);
endmodule
