module Contador(input reset, input clk, input enable_mant, output t);

  reg [7:0] contClock;


  always_ff @(posedge clk or posedge reset) begin
    if (reset) begin
      contClock <= 8'b00000000;
    end 
	 else begin
      contClock <= contClock + 1;

    end
  end
  
  
  Comparador   # comparador(.contClock(contClock), .t(t));
  

endmodule
