/*
 * File:           C:\Users\Dan\Dropbox\Projects\ADI002 - SS Frameworks\Software\New Frameworks\SigmaStudio Schematics\Converter configurations\Automotive Board Configurations\Default\Exported init files\ADAU1452_ADAU1977_ADAU1979_ADAU1966_ADAU1966_REG.h
 *
 * Created:        Tuesday, June 27, 2017 8:08:03 PM
 * Description:    ADAU1452_ADAU1977_ADAU1979_ADAU1966:ADAU1966 control register definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright Â©2017 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU1452_ADAU1977_ADAU1979_ADAU1966_ADAU1966_REG_H__
#define __ADAU1452_ADAU1977_ADAU1979_ADAU1966_ADAU1966_REG_H__


/* PLL_CLK_CTRL0  - Registers (ADAU1966) */
#define REG_PLL_CLK_CTRL0_ADAU1966_ADDR           0x0
#define REG_PLL_CLK_CTRL0_ADAU1966_BYTE           1
#define REG_PLL_CLK_CTRL0_ADAU1966_VALUE          0x31

/* PLL_CLK_CTRL1  - Registers (ADAU1966) */
#define REG_PLL_CLK_CTRL1_ADAU1966_ADDR           0x1
#define REG_PLL_CLK_CTRL1_ADAU1966_BYTE           1
#define REG_PLL_CLK_CTRL1_ADAU1966_VALUE          0x3E

/* PDN_THRMSENS_CTRL_1  - Registers (ADAU1966) */
#define REG_PDN_THRMSENS_CTRL_1_ADAU1966_ADDR     0x2
#define REG_PDN_THRMSENS_CTRL_1_ADAU1966_BYTE     1
#define REG_PDN_THRMSENS_CTRL_1_ADAU1966_VALUE    0xA0

/* PDN_CTRL2  - Registers (ADAU1966) */
#define REG_PDN_CTRL2_ADAU1966_ADDR               0x3
#define REG_PDN_CTRL2_ADAU1966_BYTE               1
#define REG_PDN_CTRL2_ADAU1966_VALUE              0x0

/* PDN_CTRL3  - Registers (ADAU1966) */
#define REG_PDN_CTRL3_ADAU1966_ADDR               0x4
#define REG_PDN_CTRL3_ADAU1966_BYTE               1
#define REG_PDN_CTRL3_ADAU1966_VALUE              0x0

/* THRM_TEMP_STAT  - Registers (ADAU1966) */
#define REG_THRM_TEMP_STAT_ADAU1966_ADDR          0x5
#define REG_THRM_TEMP_STAT_ADAU1966_BYTE          0
#define REG_THRM_TEMP_STAT_ADAU1966_VALUE         0x0

/* DAC_CTRL0  - Registers (ADAU1966) */
#define REG_DAC_CTRL0_ADAU1966_ADDR               0x6
#define REG_DAC_CTRL0_ADAU1966_BYTE               1
#define REG_DAC_CTRL0_ADAU1966_VALUE              0x18

/* DAC_CTRL1  - Registers (ADAU1966) */
#define REG_DAC_CTRL1_ADAU1966_ADDR               0x7
#define REG_DAC_CTRL1_ADAU1966_BYTE               1
#define REG_DAC_CTRL1_ADAU1966_VALUE              0x20

/* DAC_CTRL2  - Registers (ADAU1966) */
#define REG_DAC_CTRL2_ADAU1966_ADDR               0x8
#define REG_DAC_CTRL2_ADAU1966_BYTE               1
#define REG_DAC_CTRL2_ADAU1966_VALUE              0x2

/* DAC_MUTE1  - Registers (ADAU1966) */
#define REG_DAC_MUTE1_ADAU1966_ADDR               0x9
#define REG_DAC_MUTE1_ADAU1966_BYTE               1
#define REG_DAC_MUTE1_ADAU1966_VALUE              0x0

/* DAC_MUTE2  - Registers (ADAU1966) */
#define REG_DAC_MUTE2_ADAU1966_ADDR               0xA
#define REG_DAC_MUTE2_ADAU1966_BYTE               1
#define REG_DAC_MUTE2_ADAU1966_VALUE              0x0

/* DACMSTR_VOL  - Registers (ADAU1966) */
#define REG_DACMSTR_VOL_ADAU1966_ADDR             0xB
#define REG_DACMSTR_VOL_ADAU1966_BYTE             1
#define REG_DACMSTR_VOL_ADAU1966_VALUE            0x3

/* DAC01_VOL  - Registers (ADAU1966) */
#define REG_DAC01_VOL_ADAU1966_ADDR               0xC
#define REG_DAC01_VOL_ADAU1966_BYTE               1
#define REG_DAC01_VOL_ADAU1966_VALUE              0x0

/* DAC02_VOL  - Registers (ADAU1966) */
#define REG_DAC02_VOL_ADAU1966_ADDR               0xD
#define REG_DAC02_VOL_ADAU1966_BYTE               1
#define REG_DAC02_VOL_ADAU1966_VALUE              0x0

/* DAC03_VOL  - Registers (ADAU1966) */
#define REG_DAC03_VOL_ADAU1966_ADDR               0xE
#define REG_DAC03_VOL_ADAU1966_BYTE               1
#define REG_DAC03_VOL_ADAU1966_VALUE              0x0

/* DAC04_VOL  - Registers (ADAU1966) */
#define REG_DAC04_VOL_ADAU1966_ADDR               0xF
#define REG_DAC04_VOL_ADAU1966_BYTE               1
#define REG_DAC04_VOL_ADAU1966_VALUE              0x0

/* DAC05_VOL  - Registers (ADAU1966) */
#define REG_DAC05_VOL_ADAU1966_ADDR               0x10
#define REG_DAC05_VOL_ADAU1966_BYTE               1
#define REG_DAC05_VOL_ADAU1966_VALUE              0x0

/* DAC06_VOL  - Registers (ADAU1966) */
#define REG_DAC06_VOL_ADAU1966_ADDR               0x11
#define REG_DAC06_VOL_ADAU1966_BYTE               1
#define REG_DAC06_VOL_ADAU1966_VALUE              0x0

/* DAC07_VOL  - Registers (ADAU1966) */
#define REG_DAC07_VOL_ADAU1966_ADDR               0x12
#define REG_DAC07_VOL_ADAU1966_BYTE               1
#define REG_DAC07_VOL_ADAU1966_VALUE              0x0

/* DAC08_VOL  - Registers (ADAU1966) */
#define REG_DAC08_VOL_ADAU1966_ADDR               0x13
#define REG_DAC08_VOL_ADAU1966_BYTE               1
#define REG_DAC08_VOL_ADAU1966_VALUE              0x0

/* DAC09_VOL  - Registers (ADAU1966) */
#define REG_DAC09_VOL_ADAU1966_ADDR               0x14
#define REG_DAC09_VOL_ADAU1966_BYTE               1
#define REG_DAC09_VOL_ADAU1966_VALUE              0x0

/* DAC10_VOL  - Registers (ADAU1966) */
#define REG_DAC10_VOL_ADAU1966_ADDR               0x15
#define REG_DAC10_VOL_ADAU1966_BYTE               1
#define REG_DAC10_VOL_ADAU1966_VALUE              0x0

/* DAC11_VOL  - Registers (ADAU1966) */
#define REG_DAC11_VOL_ADAU1966_ADDR               0x16
#define REG_DAC11_VOL_ADAU1966_BYTE               1
#define REG_DAC11_VOL_ADAU1966_VALUE              0x0

/* DAC12_VOL  - Registers (ADAU1966) */
#define REG_DAC12_VOL_ADAU1966_ADDR               0x17
#define REG_DAC12_VOL_ADAU1966_BYTE               1
#define REG_DAC12_VOL_ADAU1966_VALUE              0x0

/* DAC13_VOL  - Registers (ADAU1966) */
#define REG_DAC13_VOL_ADAU1966_ADDR               0x18
#define REG_DAC13_VOL_ADAU1966_BYTE               1
#define REG_DAC13_VOL_ADAU1966_VALUE              0x0

/* DAC14_VOL  - Registers (ADAU1966) */
#define REG_DAC14_VOL_ADAU1966_ADDR               0x19
#define REG_DAC14_VOL_ADAU1966_BYTE               1
#define REG_DAC14_VOL_ADAU1966_VALUE              0x0

/* DAC15_VOL  - Registers (ADAU1966) */
#define REG_DAC15_VOL_ADAU1966_ADDR               0x1A
#define REG_DAC15_VOL_ADAU1966_BYTE               1
#define REG_DAC15_VOL_ADAU1966_VALUE              0x0

/* DAC16_VOL  - Registers (ADAU1966) */
#define REG_DAC16_VOL_ADAU1966_ADDR               0x1B
#define REG_DAC16_VOL_ADAU1966_BYTE               1
#define REG_DAC16_VOL_ADAU1966_VALUE              0x0

/* CM_SEL_PAD_STRGTH  - Registers (ADAU1966) */
#define REG_CM_SEL_PAD_STRGTH_ADAU1966_ADDR       0x1C
#define REG_CM_SEL_PAD_STRGTH_ADAU1966_BYTE       1
#define REG_CM_SEL_PAD_STRGTH_ADAU1966_VALUE      0x2

/* DAC_POWER1  - Registers (ADAU1966) */
#define REG_DAC_POWER1_ADAU1966_ADDR              0x1D
#define REG_DAC_POWER1_ADAU1966_BYTE              1
#define REG_DAC_POWER1_ADAU1966_VALUE             0xAA

/* DAC_POWER2  - Registers (ADAU1966) */
#define REG_DAC_POWER2_ADAU1966_ADDR              0x1E
#define REG_DAC_POWER2_ADAU1966_BYTE              1
#define REG_DAC_POWER2_ADAU1966_VALUE             0xAA

/* DAC_POWER3  - Registers (ADAU1966) */
#define REG_DAC_POWER3_ADAU1966_ADDR              0x1F
#define REG_DAC_POWER3_ADAU1966_BYTE              1
#define REG_DAC_POWER3_ADAU1966_VALUE             0xAA

/* DAC_POWER4  - Registers (ADAU1966) */
#define REG_DAC_POWER4_ADAU1966_ADDR              0x20
#define REG_DAC_POWER4_ADAU1966_BYTE              1
#define REG_DAC_POWER4_ADAU1966_VALUE             0xAA


/*
 *
 * Control register's field descriptions
 *
 */

/* PLL_CLK_CTRL0 (ADAU1966) */
#define R0_PUP_ADAU1966                           0x1    /* 1b	[0] */
#define R0_MCS_ADAU1966                           0x0    /* 00b	[2:1] */
#define R0_SOFT_RST_ADAU1966                      0x0    /* 0b	[3] */
#define R0_XTAL_SET_ADAU1966                      0x3    /* 11b	[5:4] */
#define R0_PLLIN_ADAU1966                         0x0    /* 00b	[7:6] */
#define R0_PUP_ADAU1966_MASK                      0x1
#define R0_PUP_ADAU1966_SHIFT                     0
#define R0_MCS_ADAU1966_MASK                      0x6
#define R0_MCS_ADAU1966_SHIFT                     1
#define R0_SOFT_RST_ADAU1966_MASK                 0x8
#define R0_SOFT_RST_ADAU1966_SHIFT                3
#define R0_XTAL_SET_ADAU1966_MASK                 0x30
#define R0_XTAL_SET_ADAU1966_SHIFT                4
#define R0_PLLIN_ADAU1966_MASK                    0xC0
#define R0_PLLIN_ADAU1966_SHIFT                   6

/* PLL_CLK_CTRL1 (ADAU1966) */
#define R1_CLK_SEL_ADAU1966                       0x0    /* 0b	[0] */
#define R1_VREF_EN_ADAU1966                       0x1    /* 1b	[1] */
#define R1_PLL_LOCK_ADAU1966                      0x1    /* 1b	[2] */
#define R1_PLL_MUTE_ADAU1966                      0x1    /* 1b	[3] */
#define R1_MCLKO_SEL_ADAU1966                     0x3    /* 11b	[5:4] */
#define R1_LOPWR_MODE_ADAU1966                    0x0    /* 00b	[7:6] */
#define R1_CLK_SEL_ADAU1966_MASK                  0x1
#define R1_CLK_SEL_ADAU1966_SHIFT                 0
#define R1_VREF_EN_ADAU1966_MASK                  0x2
#define R1_VREF_EN_ADAU1966_SHIFT                 1
#define R1_PLL_LOCK_ADAU1966_MASK                 0x4
#define R1_PLL_LOCK_ADAU1966_SHIFT                2
#define R1_PLL_MUTE_ADAU1966_MASK                 0x8
#define R1_PLL_MUTE_ADAU1966_SHIFT                3
#define R1_MCLKO_SEL_ADAU1966_MASK                0x30
#define R1_MCLKO_SEL_ADAU1966_SHIFT               4
#define R1_LOPWR_MODE_ADAU1966_MASK               0xC0
#define R1_LOPWR_MODE_ADAU1966_SHIFT              6

/* PDN_THRMSENS_CTRL_1 (ADAU1966) */
#define R2_VREG_PDN_ADAU1966                      0x0    /* 0b	[0] */
#define R2_PLL_PDN_ADAU1966                       0x0    /* 0b	[1] */
#define R2_TS_PDN_ADAU1966                        0x0    /* 0b	[2] */
#define R2_THRM_GO_ADAU1966                       0x0    /* 0b	[4] */
#define R2_THRM_MODE_ADAU1966                     0x1    /* 1b	[5] */
#define R2_THRM_RATE_ADAU1966                     0x2    /* 10b	[7:6] */
#define R2_VREG_PDN_ADAU1966_MASK                 0x1
#define R2_VREG_PDN_ADAU1966_SHIFT                0
#define R2_PLL_PDN_ADAU1966_MASK                  0x2
#define R2_PLL_PDN_ADAU1966_SHIFT                 1
#define R2_TS_PDN_ADAU1966_MASK                   0x4
#define R2_TS_PDN_ADAU1966_SHIFT                  2
#define R2_THRM_GO_ADAU1966_MASK                  0x10
#define R2_THRM_GO_ADAU1966_SHIFT                 4
#define R2_THRM_MODE_ADAU1966_MASK                0x20
#define R2_THRM_MODE_ADAU1966_SHIFT               5
#define R2_THRM_RATE_ADAU1966_MASK                0xC0
#define R2_THRM_RATE_ADAU1966_SHIFT               6

/* PDN_CTRL2 (ADAU1966) */
#define R3_DAC01_PDN_ADAU1966                     0x0    /* 0b	[0] */
#define R3_DAC02_PDN_ADAU1966                     0x0    /* 0b	[1] */
#define R3_DAC03_PDN_ADAU1966                     0x0    /* 0b	[2] */
#define R3_DAC04_PDN_ADAU1966                     0x0    /* 0b	[3] */
#define R3_DAC05_PDN_ADAU1966                     0x0    /* 0b	[4] */
#define R3_DAC06_PDN_ADAU1966                     0x0    /* 0b	[5] */
#define R3_DAC07_PDN_ADAU1966                     0x0    /* 0b	[6] */
#define R3_DAC08_PDN_ADAU1966                     0x0    /* 0b	[7] */
#define R3_DAC01_PDN_ADAU1966_MASK                0x1
#define R3_DAC01_PDN_ADAU1966_SHIFT               0
#define R3_DAC02_PDN_ADAU1966_MASK                0x2
#define R3_DAC02_PDN_ADAU1966_SHIFT               1
#define R3_DAC03_PDN_ADAU1966_MASK                0x4
#define R3_DAC03_PDN_ADAU1966_SHIFT               2
#define R3_DAC04_PDN_ADAU1966_MASK                0x8
#define R3_DAC04_PDN_ADAU1966_SHIFT               3
#define R3_DAC05_PDN_ADAU1966_MASK                0x10
#define R3_DAC05_PDN_ADAU1966_SHIFT               4
#define R3_DAC06_PDN_ADAU1966_MASK                0x20
#define R3_DAC06_PDN_ADAU1966_SHIFT               5
#define R3_DAC07_PDN_ADAU1966_MASK                0x40
#define R3_DAC07_PDN_ADAU1966_SHIFT               6
#define R3_DAC08_PDN_ADAU1966_MASK                0x80
#define R3_DAC08_PDN_ADAU1966_SHIFT               7

/* PDN_CTRL3 (ADAU1966) */
#define R4_DAC09_PDN_ADAU1966                     0x0    /* 0b	[0] */
#define R4_DAC10_PDN_ADAU1966                     0x0    /* 0b	[1] */
#define R4_DAC11_PDN_ADAU1966                     0x0    /* 0b	[2] */
#define R4_DAC12_PDN_ADAU1966                     0x0    /* 0b	[3] */
#define R4_DAC13_PDN_ADAU1966                     0x0    /* 0b	[4] */
#define R4_DAC14_PDN_ADAU1966                     0x0    /* 0b	[5] */
#define R4_DAC15_PDN_ADAU1966                     0x0    /* 0b	[6] */
#define R4_DAC16_PDN_ADAU1966                     0x0    /* 0b	[7] */
#define R4_DAC09_PDN_ADAU1966_MASK                0x1
#define R4_DAC09_PDN_ADAU1966_SHIFT               0
#define R4_DAC10_PDN_ADAU1966_MASK                0x2
#define R4_DAC10_PDN_ADAU1966_SHIFT               1
#define R4_DAC11_PDN_ADAU1966_MASK                0x4
#define R4_DAC11_PDN_ADAU1966_SHIFT               2
#define R4_DAC12_PDN_ADAU1966_MASK                0x8
#define R4_DAC12_PDN_ADAU1966_SHIFT               3
#define R4_DAC13_PDN_ADAU1966_MASK                0x10
#define R4_DAC13_PDN_ADAU1966_SHIFT               4
#define R4_DAC14_PDN_ADAU1966_MASK                0x20
#define R4_DAC14_PDN_ADAU1966_SHIFT               5
#define R4_DAC15_PDN_ADAU1966_MASK                0x40
#define R4_DAC15_PDN_ADAU1966_SHIFT               6
#define R4_DAC16_PDN_ADAU1966_MASK                0x80
#define R4_DAC16_PDN_ADAU1966_SHIFT               7

/* THRM_TEMP_STAT (ADAU1966) */
#define R5_TEMP_ADAU1966                          0x00   /* 00000000b	[7:0] */
#define R5_TEMP_ADAU1966_MASK                     0xFF
#define R5_TEMP_ADAU1966_SHIFT                    0

/* DAC_CTRL0 (ADAU1966) */
#define R6_MMUTE_ADAU1966                         0x0    /* 0b	[0] */
#define R6_FS_ADAU1966                            0x0    /* 00b	[2:1] */
#define R6_SAI_ADAU1966                           0x3    /* 011b	[5:3] */
#define R6_SDATA_FMT_ADAU1966                     0x0    /* 00b	[7:6] */
#define R6_MMUTE_ADAU1966_MASK                    0x1
#define R6_MMUTE_ADAU1966_SHIFT                   0
#define R6_FS_ADAU1966_MASK                       0x6
#define R6_FS_ADAU1966_SHIFT                      1
#define R6_SAI_ADAU1966_MASK                      0x38
#define R6_SAI_ADAU1966_SHIFT                     3
#define R6_SDATA_FMT_ADAU1966_MASK                0xC0
#define R6_SDATA_FMT_ADAU1966_SHIFT               6

/* DAC_CTRL1 (ADAU1966) */
#define R7_SAI_MS_ADAU1966                        0x0    /* 0b	[0] */
#define R7_BCLK_EDGE_ADAU1966                     0x0    /* 0b	[1] */
#define R7_BCLK_RATE_ADAU1966                     0x0    /* 0b	[2] */
#define R7_SAI_MSB_ADAU1966                       0x0    /* 0b	[4] */
#define R7_LRCLK_POL_ADAU1966                     0x1    /* 1b	[5] */
#define R7_LRCLK_MODE_ADAU1966                    0x0    /* 0b	[6] */
#define R7_BCLK_GEN_ADAU1966                      0x0    /* 0b	[7] */
#define R7_SAI_MS_ADAU1966_MASK                   0x1
#define R7_SAI_MS_ADAU1966_SHIFT                  0
#define R7_BCLK_EDGE_ADAU1966_MASK                0x2
#define R7_BCLK_EDGE_ADAU1966_SHIFT               1
#define R7_BCLK_RATE_ADAU1966_MASK                0x4
#define R7_BCLK_RATE_ADAU1966_SHIFT               2
#define R7_SAI_MSB_ADAU1966_MASK                  0x10
#define R7_SAI_MSB_ADAU1966_SHIFT                 4
#define R7_LRCLK_POL_ADAU1966_MASK                0x20
#define R7_LRCLK_POL_ADAU1966_SHIFT               5
#define R7_LRCLK_MODE_ADAU1966_MASK               0x40
#define R7_LRCLK_MODE_ADAU1966_SHIFT              6
#define R7_BCLK_GEN_ADAU1966_MASK                 0x80
#define R7_BCLK_GEN_ADAU1966_SHIFT                7

/* DAC_CTRL2 (ADAU1966) */
#define R8_DE_EMP_EN_ADAU1966                     0x0    /* 0b	[0] */
#define R8_DAC_OSR_ADAU1966                       0x1    /* 1b	[1] */
#define R8_AUTO_MUTE_EN_ADAU1966                  0x0    /* 0b	[2] */
#define R8_DAC_POL_ADAU1966                       0x0    /* 0b	[3] */
#define R8_BCLK_TDMC_ADAU1966                     0x0    /* 0b	[4] */
#define R8_VREG_CTRL_ADAU1966                     0x0    /* 00b	[6:5] */
#define R8_DE_EMP_EN_ADAU1966_MASK                0x1
#define R8_DE_EMP_EN_ADAU1966_SHIFT               0
#define R8_DAC_OSR_ADAU1966_MASK                  0x2
#define R8_DAC_OSR_ADAU1966_SHIFT                 1
#define R8_AUTO_MUTE_EN_ADAU1966_MASK             0x4
#define R8_AUTO_MUTE_EN_ADAU1966_SHIFT            2
#define R8_DAC_POL_ADAU1966_MASK                  0x8
#define R8_DAC_POL_ADAU1966_SHIFT                 3
#define R8_BCLK_TDMC_ADAU1966_MASK                0x10
#define R8_BCLK_TDMC_ADAU1966_SHIFT               4
#define R8_VREG_CTRL_ADAU1966_MASK                0x60
#define R8_VREG_CTRL_ADAU1966_SHIFT               5

/* DAC_MUTE1 (ADAU1966) */
#define R9_DAC01_MUTE_ADAU1966                    0x0    /* 0b	[0] */
#define R9_DAC02_MUTE_ADAU1966                    0x0    /* 0b	[1] */
#define R9_DAC03_MUTE_ADAU1966                    0x0    /* 0b	[2] */
#define R9_DAC04_MUTE_ADAU1966                    0x0    /* 0b	[3] */
#define R9_DAC05_MUTE_ADAU1966                    0x0    /* 0b	[4] */
#define R9_DAC06_MUTE_ADAU1966                    0x0    /* 0b	[5] */
#define R9_DAC07_MUTE_ADAU1966                    0x0    /* 0b	[6] */
#define R9_DAC08_MUTE_ADAU1966                    0x0    /* 0b	[7] */
#define R9_DAC01_MUTE_ADAU1966_MASK               0x1
#define R9_DAC01_MUTE_ADAU1966_SHIFT              0
#define R9_DAC02_MUTE_ADAU1966_MASK               0x2
#define R9_DAC02_MUTE_ADAU1966_SHIFT              1
#define R9_DAC03_MUTE_ADAU1966_MASK               0x4
#define R9_DAC03_MUTE_ADAU1966_SHIFT              2
#define R9_DAC04_MUTE_ADAU1966_MASK               0x8
#define R9_DAC04_MUTE_ADAU1966_SHIFT              3
#define R9_DAC05_MUTE_ADAU1966_MASK               0x10
#define R9_DAC05_MUTE_ADAU1966_SHIFT              4
#define R9_DAC06_MUTE_ADAU1966_MASK               0x20
#define R9_DAC06_MUTE_ADAU1966_SHIFT              5
#define R9_DAC07_MUTE_ADAU1966_MASK               0x40
#define R9_DAC07_MUTE_ADAU1966_SHIFT              6
#define R9_DAC08_MUTE_ADAU1966_MASK               0x80
#define R9_DAC08_MUTE_ADAU1966_SHIFT              7

/* DAC_MUTE2 (ADAU1966) */
#define R10_DAC09_MUTE_ADAU1966                   0x0    /* 0b	[0] */
#define R10_DAC10_MUTE_ADAU1966                   0x0    /* 0b	[1] */
#define R10_DAC11_MUTE_ADAU1966                   0x0    /* 0b	[2] */
#define R10_DAC12_MUTE_ADAU1966                   0x0    /* 0b	[3] */
#define R10_DAC13_MUTE_ADAU1966                   0x0    /* 0b	[4] */
#define R10_DAC14_MUTE_ADAU1966                   0x0    /* 0b	[5] */
#define R10_DAC15_MUTE_ADAU1966                   0x0    /* 0b	[6] */
#define R10_DAC16_MUTE_ADAU1966                   0x0    /* 0b	[7] */
#define R10_DAC09_MUTE_ADAU1966_MASK              0x1
#define R10_DAC09_MUTE_ADAU1966_SHIFT             0
#define R10_DAC10_MUTE_ADAU1966_MASK              0x2
#define R10_DAC10_MUTE_ADAU1966_SHIFT             1
#define R10_DAC11_MUTE_ADAU1966_MASK              0x4
#define R10_DAC11_MUTE_ADAU1966_SHIFT             2
#define R10_DAC12_MUTE_ADAU1966_MASK              0x8
#define R10_DAC12_MUTE_ADAU1966_SHIFT             3
#define R10_DAC13_MUTE_ADAU1966_MASK              0x10
#define R10_DAC13_MUTE_ADAU1966_SHIFT             4
#define R10_DAC14_MUTE_ADAU1966_MASK              0x20
#define R10_DAC14_MUTE_ADAU1966_SHIFT             5
#define R10_DAC15_MUTE_ADAU1966_MASK              0x40
#define R10_DAC15_MUTE_ADAU1966_SHIFT             6
#define R10_DAC16_MUTE_ADAU1966_MASK              0x80
#define R10_DAC16_MUTE_ADAU1966_SHIFT             7

/* DACMSTR_VOL (ADAU1966) */
#define R11_DACMSTR_VOL_ADAU1966                  0x03   /* 00000011b	[7:0] */
#define R11_DACMSTR_VOL_ADAU1966_MASK             0xFF
#define R11_DACMSTR_VOL_ADAU1966_SHIFT            0

/* DAC01_VOL (ADAU1966) */
#define R12_DAC01_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R12_DAC01_VOL_ADAU1966_MASK               0xFF
#define R12_DAC01_VOL_ADAU1966_SHIFT              0

/* DAC02_VOL (ADAU1966) */
#define R13_DAC02_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R13_DAC02_VOL_ADAU1966_MASK               0xFF
#define R13_DAC02_VOL_ADAU1966_SHIFT              0

/* DAC03_VOL (ADAU1966) */
#define R14_DAC03_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R14_DAC03_VOL_ADAU1966_MASK               0xFF
#define R14_DAC03_VOL_ADAU1966_SHIFT              0

/* DAC04_VOL (ADAU1966) */
#define R15_DAC04_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R15_DAC04_VOL_ADAU1966_MASK               0xFF
#define R15_DAC04_VOL_ADAU1966_SHIFT              0

/* DAC05_VOL (ADAU1966) */
#define R16_DAC05_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R16_DAC05_VOL_ADAU1966_MASK               0xFF
#define R16_DAC05_VOL_ADAU1966_SHIFT              0

/* DAC06_VOL (ADAU1966) */
#define R17_DAC06_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R17_DAC06_VOL_ADAU1966_MASK               0xFF
#define R17_DAC06_VOL_ADAU1966_SHIFT              0

/* DAC07_VOL (ADAU1966) */
#define R18_DAC07_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R18_DAC07_VOL_ADAU1966_MASK               0xFF
#define R18_DAC07_VOL_ADAU1966_SHIFT              0

/* DAC08_VOL (ADAU1966) */
#define R19_DAC08_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R19_DAC08_VOL_ADAU1966_MASK               0xFF
#define R19_DAC08_VOL_ADAU1966_SHIFT              0

/* DAC09_VOL (ADAU1966) */
#define R20_DAC09_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R20_DAC09_VOL_ADAU1966_MASK               0xFF
#define R20_DAC09_VOL_ADAU1966_SHIFT              0

/* DAC10_VOL (ADAU1966) */
#define R21_DAC10_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R21_DAC10_VOL_ADAU1966_MASK               0xFF
#define R21_DAC10_VOL_ADAU1966_SHIFT              0

/* DAC11_VOL (ADAU1966) */
#define R22_DAC11_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R22_DAC11_VOL_ADAU1966_MASK               0xFF
#define R22_DAC11_VOL_ADAU1966_SHIFT              0

/* DAC12_VOL (ADAU1966) */
#define R23_DAC12_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R23_DAC12_VOL_ADAU1966_MASK               0xFF
#define R23_DAC12_VOL_ADAU1966_SHIFT              0

/* DAC13_VOL (ADAU1966) */
#define R24_DAC13_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R24_DAC13_VOL_ADAU1966_MASK               0xFF
#define R24_DAC13_VOL_ADAU1966_SHIFT              0

/* DAC14_VOL (ADAU1966) */
#define R25_DAC14_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R25_DAC14_VOL_ADAU1966_MASK               0xFF
#define R25_DAC14_VOL_ADAU1966_SHIFT              0

/* DAC15_VOL (ADAU1966) */
#define R26_DAC15_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R26_DAC15_VOL_ADAU1966_MASK               0xFF
#define R26_DAC15_VOL_ADAU1966_SHIFT              0

/* DAC16_VOL (ADAU1966) */
#define R27_DAC16_VOL_ADAU1966                    0x00   /* 00000000b	[7:0] */
#define R27_DAC16_VOL_ADAU1966_MASK               0xFF
#define R27_DAC16_VOL_ADAU1966_SHIFT              0

/* CM_SEL_PAD_STRGTH (ADAU1966) */
#define R28_CM_SEL_ADAU1966                       0x1    /* 1b	[1] */
#define R28_PAD_DRV_ADAU1966                      0x0    /* 0b	[5] */
#define R28_CM_SEL_ADAU1966_MASK                  0x2
#define R28_CM_SEL_ADAU1966_SHIFT                 1
#define R28_PAD_DRV_ADAU1966_MASK                 0x20
#define R28_PAD_DRV_ADAU1966_SHIFT                5

/* DAC_POWER1 (ADAU1966) */
#define R29_DAC01_POWER_ADAU1966                  0x2    /* 10b	[1:0] */
#define R29_DAC02_POWER_ADAU1966                  0x2    /* 10b	[3:2] */
#define R29_DAC03_POWER_ADAU1966                  0x2    /* 10b	[5:4] */
#define R29_DAC04_POWER_ADAU1966                  0x2    /* 10b	[7:6] */
#define R29_DAC01_POWER_ADAU1966_MASK             0x3
#define R29_DAC01_POWER_ADAU1966_SHIFT            0
#define R29_DAC02_POWER_ADAU1966_MASK             0xC
#define R29_DAC02_POWER_ADAU1966_SHIFT            2
#define R29_DAC03_POWER_ADAU1966_MASK             0x30
#define R29_DAC03_POWER_ADAU1966_SHIFT            4
#define R29_DAC04_POWER_ADAU1966_MASK             0xC0
#define R29_DAC04_POWER_ADAU1966_SHIFT            6

/* DAC_POWER2 (ADAU1966) */
#define R30_DAC05_POWER_ADAU1966                  0x2    /* 10b	[1:0] */
#define R30_DAC06_POWER_ADAU1966                  0x2    /* 10b	[3:2] */
#define R30_DAC07_POWER_ADAU1966                  0x2    /* 10b	[5:4] */
#define R30_DAC08_POWER_ADAU1966                  0x2    /* 10b	[7:6] */
#define R30_DAC05_POWER_ADAU1966_MASK             0x3
#define R30_DAC05_POWER_ADAU1966_SHIFT            0
#define R30_DAC06_POWER_ADAU1966_MASK             0xC
#define R30_DAC06_POWER_ADAU1966_SHIFT            2
#define R30_DAC07_POWER_ADAU1966_MASK             0x30
#define R30_DAC07_POWER_ADAU1966_SHIFT            4
#define R30_DAC08_POWER_ADAU1966_MASK             0xC0
#define R30_DAC08_POWER_ADAU1966_SHIFT            6

/* DAC_POWER3 (ADAU1966) */
#define R31_DAC09_POWER_ADAU1966                  0x2    /* 10b	[1:0] */
#define R31_DAC10_POWER_ADAU1966                  0x2    /* 10b	[3:2] */
#define R31_DAC11_POWER_ADAU1966                  0x2    /* 10b	[5:4] */
#define R31_DAC12_POWER_ADAU1966                  0x2    /* 10b	[7:6] */
#define R31_DAC09_POWER_ADAU1966_MASK             0x3
#define R31_DAC09_POWER_ADAU1966_SHIFT            0
#define R31_DAC10_POWER_ADAU1966_MASK             0xC
#define R31_DAC10_POWER_ADAU1966_SHIFT            2
#define R31_DAC11_POWER_ADAU1966_MASK             0x30
#define R31_DAC11_POWER_ADAU1966_SHIFT            4
#define R31_DAC12_POWER_ADAU1966_MASK             0xC0
#define R31_DAC12_POWER_ADAU1966_SHIFT            6

/* DAC_POWER4 (ADAU1966) */
#define R32_DAC13_POWER_ADAU1966                  0x2    /* 10b	[1:0] */
#define R32_DAC14_POWER_ADAU1966                  0x2    /* 10b	[3:2] */
#define R32_DAC15_POWER_ADAU1966                  0x2    /* 10b	[5:4] */
#define R32_DAC16_POWER_ADAU1966                  0x2    /* 10b	[7:6] */
#define R32_DAC13_POWER_ADAU1966_MASK             0x3
#define R32_DAC13_POWER_ADAU1966_SHIFT            0
#define R32_DAC14_POWER_ADAU1966_MASK             0xC
#define R32_DAC14_POWER_ADAU1966_SHIFT            2
#define R32_DAC15_POWER_ADAU1966_MASK             0x30
#define R32_DAC15_POWER_ADAU1966_SHIFT            4
#define R32_DAC16_POWER_ADAU1966_MASK             0xC0
#define R32_DAC16_POWER_ADAU1966_SHIFT            6

#endif
