#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000016df8aec6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016df8ad47e0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000016df8acc4d0 .functor NOT 1, L_0000016df8b4c260, C4<0>, C4<0>, C4<0>;
L_0000016df8accd90 .functor XOR 3, L_0000016df8b4cf80, L_0000016df8b4c940, C4<000>, C4<000>;
L_0000016df8accb60 .functor XOR 3, L_0000016df8accd90, L_0000016df8b4c800, C4<000>, C4<000>;
v0000016df8ad1400_0 .net *"_ivl_10", 2 0, L_0000016df8b4c800;  1 drivers
v0000016df8ad14a0_0 .net *"_ivl_12", 2 0, L_0000016df8accb60;  1 drivers
v0000016df8ad1e00_0 .net *"_ivl_2", 2 0, L_0000016df8b4c1c0;  1 drivers
v0000016df8ad1220_0 .net *"_ivl_4", 2 0, L_0000016df8b4cf80;  1 drivers
v0000016df8ad1ea0_0 .net *"_ivl_6", 2 0, L_0000016df8b4c940;  1 drivers
v0000016df8ad1f40_0 .net *"_ivl_8", 2 0, L_0000016df8accd90;  1 drivers
v0000016df8b4d980_0 .net "a", 0 0, v0000016df8ad1540_0;  1 drivers
v0000016df8b4c760_0 .net "b", 0 0, v0000016df8ad1c20_0;  1 drivers
v0000016df8b4cb20_0 .var "clk", 0 0;
v0000016df8b4be00_0 .net "out_always_comb_dut", 0 0, v0000016df8ad1d60_0;  1 drivers
v0000016df8b4d520_0 .net "out_always_comb_ref", 0 0, v0000016df8ad15e0_0;  1 drivers
v0000016df8b4cbc0_0 .net "out_always_ff_dut", 0 0, v0000016df8ad1900_0;  1 drivers
v0000016df8b4ce40_0 .net "out_always_ff_ref", 0 0, v0000016df8ad1720_0;  1 drivers
v0000016df8b4d700_0 .net "out_assign_dut", 0 0, L_0000016df8acd180;  1 drivers
v0000016df8b4d7a0_0 .net "out_assign_ref", 0 0, L_0000016df8accaf0;  1 drivers
v0000016df8b4d660_0 .var/2u "stats1", 287 0;
v0000016df8b4d5c0_0 .var/2u "strobe", 0 0;
v0000016df8b4bfe0_0 .net "tb_match", 0 0, L_0000016df8b4c260;  1 drivers
v0000016df8b4d160_0 .net "tb_mismatch", 0 0, L_0000016df8acc4d0;  1 drivers
v0000016df8b4cda0_0 .net "wavedrom_enable", 0 0, v0000016df8ad1860_0;  1 drivers
v0000016df8b4d340_0 .net "wavedrom_title", 511 0, v0000016df8ad10e0_0;  1 drivers
L_0000016df8b4c1c0 .concat [ 1 1 1 0], v0000016df8ad1720_0, v0000016df8ad15e0_0, L_0000016df8accaf0;
L_0000016df8b4cf80 .concat [ 1 1 1 0], v0000016df8ad1720_0, v0000016df8ad15e0_0, L_0000016df8accaf0;
L_0000016df8b4c940 .concat [ 1 1 1 0], v0000016df8ad1900_0, v0000016df8ad1d60_0, L_0000016df8acd180;
L_0000016df8b4c800 .concat [ 1 1 1 0], v0000016df8ad1720_0, v0000016df8ad15e0_0, L_0000016df8accaf0;
L_0000016df8b4c260 .cmp/eeq 3, L_0000016df8b4c1c0, L_0000016df8accb60;
S_0000016df8aefd20 .scope module, "good1" "RefModule" 3 92, 4 2 0, S_0000016df8ad47e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0000016df8accaf0 .functor XOR 1, v0000016df8ad1540_0, v0000016df8ad1c20_0, C4<0>, C4<0>;
v0000016df8ad1180_0 .net "a", 0 0, v0000016df8ad1540_0;  alias, 1 drivers
v0000016df8ad1fe0_0 .net "b", 0 0, v0000016df8ad1c20_0;  alias, 1 drivers
v0000016df8ad1b80_0 .net "clk", 0 0, v0000016df8b4cb20_0;  1 drivers
v0000016df8ad15e0_0 .var "out_always_comb", 0 0;
v0000016df8ad1720_0 .var "out_always_ff", 0 0;
v0000016df8ad1680_0 .net "out_assign", 0 0, L_0000016df8accaf0;  alias, 1 drivers
E_0000016df8af1fd0 .event posedge, v0000016df8ad1b80_0;
E_0000016df8af1e50 .event edge, v0000016df8ad1180_0, v0000016df8ad1fe0_0;
S_0000016df8aefeb0 .scope module, "stim1" "stimulus_gen" 3 87, 3 6 0, S_0000016df8ad47e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000016df8ad1540_0 .var "a", 0 0;
v0000016df8ad1c20_0 .var "b", 0 0;
v0000016df8ad17c0_0 .net "clk", 0 0, v0000016df8b4cb20_0;  alias, 1 drivers
v0000016df8ad1860_0 .var "wavedrom_enable", 0 0;
v0000016df8ad10e0_0 .var "wavedrom_title", 511 0;
S_0000016df89bc490 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 27, 3 27 0, S_0000016df8aefeb0;
 .timescale -12 -12;
v0000016df8ad19a0_0 .var/2s "count", 31 0;
E_0000016df8af2350/0 .event negedge, v0000016df8ad1b80_0;
E_0000016df8af2350/1 .event posedge, v0000016df8ad1b80_0;
E_0000016df8af2350 .event/or E_0000016df8af2350/0, E_0000016df8af2350/1;
S_0000016df89bc620 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000016df8aefeb0;
 .timescale -12 -12;
v0000016df8ad12c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000016df89bc7b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000016df8aefeb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000016df8ae83b0 .scope module, "top_module1" "TopModule" 3 100, 5 3 0, S_0000016df8ad47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0000016df8acd180 .functor XOR 1, v0000016df8ad1540_0, v0000016df8ad1c20_0, C4<0>, C4<0>;
v0000016df8ad1cc0_0 .net "a", 0 0, v0000016df8ad1540_0;  alias, 1 drivers
v0000016df8ad1360_0 .net "b", 0 0, v0000016df8ad1c20_0;  alias, 1 drivers
v0000016df8ad1a40_0 .net "clk", 0 0, v0000016df8b4cb20_0;  alias, 1 drivers
v0000016df8ad1d60_0 .var "out_always_comb", 0 0;
v0000016df8ad1900_0 .var "out_always_ff", 0 0;
v0000016df8ad1ae0_0 .net "out_assign", 0 0, L_0000016df8acd180;  alias, 1 drivers
S_0000016df8ae8540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0000016df8ad47e0;
 .timescale -12 -12;
E_0000016df8af2890 .event edge, v0000016df8b4d5c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000016df8b4d5c0_0;
    %nor/r;
    %assign/vec4 v0000016df8b4d5c0_0, 0;
    %wait E_0000016df8af2890;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000016df8aefeb0;
T_3 ;
    %fork t_1, S_0000016df89bc490;
    %jmp t_0;
    .scope S_0000016df89bc490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df8ad19a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000016df8ad1c20_0, 0;
    %assign/vec4 v0000016df8ad1540_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000016df8af1fd0;
    %load/vec4 v0000016df8ad19a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000016df8ad19a0_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000016df8ad1c20_0, 0;
    %assign/vec4 v0000016df8ad1540_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000016df89bc7b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000016df8af2350;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0000016df8ad1540_0, 0;
    %assign/vec4 v0000016df8ad1c20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_0000016df8aefeb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000016df8aefd20;
T_4 ;
    %wait E_0000016df8af1e50;
    %load/vec4 v0000016df8ad1180_0;
    %load/vec4 v0000016df8ad1fe0_0;
    %xor;
    %store/vec4 v0000016df8ad15e0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000016df8aefd20;
T_5 ;
    %wait E_0000016df8af1fd0;
    %load/vec4 v0000016df8ad1180_0;
    %load/vec4 v0000016df8ad1fe0_0;
    %xor;
    %assign/vec4 v0000016df8ad1720_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000016df8ae83b0;
T_6 ;
Ewait_0 .event/or E_0000016df8af1e50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000016df8ad1cc0_0;
    %load/vec4 v0000016df8ad1360_0;
    %xor;
    %store/vec4 v0000016df8ad1d60_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016df8ae83b0;
T_7 ;
    %wait E_0000016df8af1fd0;
    %load/vec4 v0000016df8ad1cc0_0;
    %load/vec4 v0000016df8ad1360_0;
    %xor;
    %store/vec4 v0000016df8ad1900_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016df8ad47e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016df8b4cb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016df8b4d5c0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0000016df8ad47e0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0000016df8b4cb20_0;
    %inv;
    %store/vec4 v0000016df8b4cb20_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000016df8ad47e0;
T_10 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0000016df8ad17c0_0, v0000016df8b4d160_0, v0000016df8b4cb20_0, v0000016df8b4d980_0, v0000016df8b4c760_0, v0000016df8b4d7a0_0, v0000016df8b4d700_0, v0000016df8b4d520_0, v0000016df8b4be00_0, v0000016df8b4ce40_0, v0000016df8b4cbc0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000016df8ad47e0;
T_11 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", &PV<v0000016df8b4d660_0, 192, 32>, &PV<v0000016df8b4d660_0, 160, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_11.1 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always_comb", &PV<v0000016df8b4d660_0, 128, 32>, &PV<v0000016df8b4d660_0, 96, 32> {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has no mismatches.", "out_always_comb" {0 0 0};
T_11.3 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always_ff", &PV<v0000016df8b4d660_0, 64, 32>, &PV<v0000016df8b4d660_0, 32, 32> {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "out_always_ff" {0 0 0};
T_11.5 ;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000016df8b4d660_0, 256, 32>, &PV<v0000016df8b4d660_0, 0, 32> {0 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", &PV<v0000016df8b4d660_0, 256, 32>, &PV<v0000016df8b4d660_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0000016df8ad47e0;
T_12 ;
    %wait E_0000016df8af2350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016df8b4d660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
    %load/vec4 v0000016df8b4bfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016df8b4d660_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.0 ;
    %load/vec4 v0000016df8b4d7a0_0;
    %load/vec4 v0000016df8b4d7a0_0;
    %load/vec4 v0000016df8b4d700_0;
    %xor;
    %load/vec4 v0000016df8b4d7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.6 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.4 ;
    %load/vec4 v0000016df8b4d520_0;
    %load/vec4 v0000016df8b4d520_0;
    %load/vec4 v0000016df8b4be00_0;
    %xor;
    %load/vec4 v0000016df8b4d520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.10 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.8 ;
    %load/vec4 v0000016df8b4ce40_0;
    %load/vec4 v0000016df8b4ce40_0;
    %load/vec4 v0000016df8b4cbc0_0;
    %xor;
    %load/vec4 v0000016df8b4ce40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.14 ;
    %load/vec4 v0000016df8b4d660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016df8b4d660_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016df8ad47e0;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 157 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob058_alwaysblock2_test.sv";
    "dataset_code-complete-iccad2023/Prob058_alwaysblock2_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob058_alwaysblock2/Prob058_alwaysblock2_sample01.sv";
