	component qsys_system_reduzido is
		port (
			clk_clk              : in  std_logic                     := 'X'; -- clk
			matriz_output_export : out std_logic_vector(15 downto 0);        -- export
			uart_output_rxd      : in  std_logic                     := 'X'; -- rxd
			uart_output_txd      : out std_logic                             -- txd
		);
	end component qsys_system_reduzido;

