Hardware Architecture
Skip to main content
We gratefully acknowledge support from the Simons Foundation, member institutions, and all contributors.
Donate
>
cs.AR
Help | Advanced Search
All fields
Title
Author
Abstract
Comments
Journal reference
ACM classification
MSC classification
Report number
arXiv identifier
DOI
ORCID
arXiv author ID
Help pages
Full text
Search
open search
GO
open navigation menu
quick links
Login
Help Pages
About
Hardware Architecture
Authors and titles for recent submissions
Wed, 17 Sep 2025
Tue, 16 Sep 2025
Mon, 15 Sep 2025
Fri, 12 Sep 2025
Thu, 11 Sep 2025
See today's new changes
Total of 28 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
Wed, 17 Sep 2025 (showing 5 of 5 entries )
[1]
arXiv:2509.13029
[pdf, html, other]
Title:
Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
Yi Ren, Baokang Peng, Chenhao Xue, Kairong Guo, Yukun Wang, Guoyao Cheng, Yibo Lin, Lining Zhang, Guangyu Sun
Comments:
Accepted by ICCAD 2025
Subjects:
Hardware Architecture (cs.AR)
[2]
arXiv:2509.12993
[pdf, html, other]
Title:
HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
Cenlin Duan, Jianlei Yang, Rubing Yang, Yikun Wang, Yiou Wang, Lingkun Long, Yingjie Qi, Xiaolin He, Ao Zhou, Xueyan Wang, Weisheng Zhao
Subjects:
Hardware Architecture (cs.AR)
[3]
arXiv:2509.12676
[pdf, html, other]
Title:
A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
Jiaao Ma, Ceyu Xu, Lisa Wu Wills
Comments:
13 pages, 16 figures
Subjects:
Hardware Architecture (cs.AR); Cryptography and Security (cs.CR)
[4]
arXiv:2509.12494
(cross-list from cs.CR)
[pdf, html, other]
Title:
Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
Naifeng Zhang, Sophia Fu, Franz Franchetti
Comments:
Accepted at the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2025
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
[5]
arXiv:2509.12458
(cross-list from cs.RO)
[pdf, html, other]
Title:
Neural 3D Object Reconstruction with Small-Scale Unmanned Aerial Vehicles
Àlmos Veres-Vitàlyos, Genis Castillo Gomez-Raya, Filip Lemic, Daniel Johannes Bugelnig, Bernhard Rinner, Sergi Abadal, Xavier Costa-Pérez
Comments:
13 pages, 16 figures, 3 tables, 45 references
Subjects:
Robotics (cs.RO); Hardware Architecture (cs.AR); Computer Vision and Pattern Recognition (cs.CV); Emerging Technologies (cs.ET); Systems and Control (eess.SY)
Tue, 16 Sep 2025 (showing 10 of 10 entries )
[6]
arXiv:2509.12053
[pdf, html, other]
Title:
LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications
Yujun Lin, Zhekai Zhang, Song Han
Comments:
The first two authors have equal contributions; Published as a conference paper in HPCA 2025; 13 pages, 14 figures
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Machine Learning (cs.LG)
[7]
arXiv:2509.11529
[pdf, html, other]
Title:
SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
Rishab Parthasarathy
Comments:
7 pages, 6 figures, work done as the Citadel Undergraduate Research Scholar in the MIT SuperUROP program
Subjects:
Hardware Architecture (cs.AR)
[8]
arXiv:2509.11503
[pdf, html, other]
Title:
always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
Rishab Parthasarathy, Akshay Attaluri, Gilford Ting
Comments:
8 pages, 8 figures, 1 table, equal contribution
Subjects:
Hardware Architecture (cs.AR)
[9]
arXiv:2509.10751
[pdf, html, other]
Title:
Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
Lucas M. Leipnitz de Fraga, Cláudio Machado Diniz
Comments:
Accepted SBCCI 2025
Subjects:
Hardware Architecture (cs.AR)
[10]
arXiv:2509.10702
[pdf, html, other]
Title:
DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
Charles Hong, Qijing Huang, Grace Dinh, Mahesh Subedar, Yakun Sophia Shao
Comments:
Published at MICRO 2023
Subjects:
Hardware Architecture (cs.AR); Machine Learning (cs.LG)
[11]
arXiv:2509.10627
[pdf, html, other]
Title:
ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
Yu-Hong Lai, Chieh-Lin Tsai, Wen Sheng Lim, Han-Wen Hu, Tei-Wei Kuo, Yuan-Hao Chang
Subjects:
Hardware Architecture (cs.AR); Emerging Technologies (cs.ET)
[12]
arXiv:2509.11767
(cross-list from cs.ET)
[pdf, html, other]
Title:
Vital Signs Monitoring with mmWave OFDM JCAS System
Jakub Dobosz, Maximilian Engelhardt, Diego Dupleich, Maciej Stapor, Pawel Kulakowski
Subjects:
Emerging Technologies (cs.ET); Hardware Architecture (cs.AR)
[13]
arXiv:2509.10934
(cross-list from math.NA)
[pdf, html, other]
Title:
Design and accuracy trade-offs in Computational Statistics
Tiancheng Xu, Alan L. Cox, Scott Rixner
Comments:
Quantitative analysis of using posits versus binary64 in log-space in the context of statistical bioinformatics. Published at 2025 IEEE IISWC (this https URL)
Subjects:
Numerical Analysis (math.NA); Hardware Architecture (cs.AR)
[14]
arXiv:2509.10719
(cross-list from cs.DC)
[pdf, html, other]
Title:
Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems
Mohammed Humaid Siddiqui, Fernando Guzman, Yufei Wu, Ruishu Ann
Comments:
47 pages, 12 figures, technical report prepared at Fairleigh Dickinson University
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Machine Learning (cs.LG); Performance (cs.PF)
[15]
arXiv:2509.10703
(cross-list from cs.CR)
[pdf, html, other]
Title:
Side-channel Inference of User Activities in AR/VR Using GPU Profiling
Seonghun Son, Chandrika Mukherjee, Reham Mohamed Aburas, Berk Gulmezoglu, Z. Berkay Celik
Comments:
Accepted to the 2026 Network and Distributed System Security (NDSS) Symposium
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
Mon, 15 Sep 2025 (showing 4 of 4 entries )
[16]
arXiv:2509.10400
[pdf, html, other]
Title:
TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
Yang Zhong, Haoran Wu, Xueqi Li, Sa Wang, David Boland, Yungang Bao, Kan Shi
Subjects:
Hardware Architecture (cs.AR)
[17]
arXiv:2509.10372
[pdf, html, other]
Title:
MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
Huizheng Wang, Zichuan Wang, Zhiheng Yue, Yousheng Long, Taiquan Wei, Jianxun Yang, Yang Wang, Chao Li, Shaojun Wei, Yang Hu, Shouyi Yin
Subjects:
Hardware Architecture (cs.AR)
[18]
arXiv:2509.10051
[pdf, html, other]
Title:
Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
Tianwei Pan, Tianao Dai, Jianlei Yang, Hongbin Jing, Yang Su, Zeyu Hao, Xiaotao Jia, Chunming Hu, Weisheng Zhao
Comments:
Published on 52nd Annual International Symposium on Computer Architecture (ISCA'25)
Subjects:
Hardware Architecture (cs.AR)
[19]
arXiv:2509.09774
[pdf, html, other]
Title:
Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
Doru Thom Popovici, Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, John Shalf
Comments:
9 pages, 8 figures
Subjects:
Hardware Architecture (cs.AR)
Fri, 12 Sep 2025 (showing 2 of 2 entries )
[20]
arXiv:2509.09505
[pdf, html, other]
Title:
Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
Haoran Wu, Can Xiao, Jiayi Nie, Xuan Guo, Binglei Lou, Jeffrey T. H. Wong, Zhiwen Mo, Cheng Zhang, Przemyslaw Forys, Wayne Luk, Hongxiang Fan, Jianyi Cheng, Timothy M. Jones, Rika Antonova, Robert Mullins, Aaron Zhao
Subjects:
Hardware Architecture (cs.AR)
[21]
arXiv:2509.09178
[pdf, html, other]
Title:
Implementation of a 8-bit Wallace Tree Multiplier
Ayan Biswas, Jimmy Jin
Subjects:
Hardware Architecture (cs.AR); Systems and Control (eess.SY)
Thu, 11 Sep 2025 (showing 7 of 7 entries )
[22]
arXiv:2509.08542
[pdf, html, other]
Title:
BitROM: Weight Reload-Free CiROM Architecture Towards Billion-Parameter 1.58-bit LLM Inference
Wenlun Zhang, Xinyu Li, Shimpei Ando, Kentaro Yoshioka
Comments:
Accepted to ASP-DAC 2026
Subjects:
Hardware Architecture (cs.AR)
[23]
arXiv:2509.08416
[pdf, html, other]
Title:
AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
Yan Tan, Xiangchen Meng, Zijun Jiang, Yangdi Lyu
Subjects:
Hardware Architecture (cs.AR)
[24]
arXiv:2509.08405
[pdf, html, other]
Title:
FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
Chengzhen Meng, Xiuzhuang Chen, Hongjun Dai
Comments:
14 pages, 19 figures, to be submitted to IEEE TCAD
Subjects:
Hardware Architecture (cs.AR)
[25]
arXiv:2509.08193
[pdf, html, other]
Title:
Lifetime-Aware Design of Item-Level Intelligence
Shvetank Prakash, Andrew Cheng, Olof Kindgren, Ashiq Ahamed, Graham Knight, Jed Kufel, Francisco Rodriguez, Arya Tschand, David Kong, Mariam Elgamal, Jerry Huang, Emma Chen, Gage Hills, Richard Price, Emre Ozer, Vijay Janapa Reddi
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Emerging Technologies (cs.ET)
[26]
arXiv:2509.08067
[pdf, html, other]
Title:
Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
Rares Ifrim, Decebal Popescu
Subjects:
Hardware Architecture (cs.AR)
[27]
arXiv:2509.08727
(cross-list from cs.CR)
[pdf, other]
Title:
Securing Cryptographic Software via Typed Assembly Language (Extended Version)
Shixin Song, Tingzhen Dong, Kosi Nwabueze, Julian Zanders, Andres Erbsen, Adam Chlipala, Mengjia Yan
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR); Programming Languages (cs.PL)
[28]
arXiv:2509.08207
(cross-list from cs.DC)
[pdf, html, other]
Title:
Aurora: Architecting Argonne's First Exascale Supercomputer for Accelerated Scientific Discovery
Benjamin S. Allen, James Anchell, Victor Anisimov, Thomas Applencourt, Abhishek Bagusetty, Ramesh Balakrishnan, Riccardo Balin, Solomon Bekele, Colleen Bertoni, Cyrus Blackworth, Renzo Bustamante, Kevin Canada, John Carrier, Christopher Chan-nui, Lance C. Cheney, Taylor Childers, Paul Coffman, Susan Coghlan, Michael D'Mello, Murali Emani, Kyle G. Felker, Sam Foreman, Olivier Franza, Longfei Gao, Marta García, María Garzarán, Balazs Gerofi, Yasaman Ghadar, Neha Gupta, Kevin Harms, Väinö Hatanpää, Brian Holland, Carissa Holohan, Brian Homerding, Khalid Hossain, Louise Huot, Huda Ibeid, Joseph A. Insley, Sai Jayanthi, Hong Jiang, Wei Jiang, Xiao-Yong Jin, Jeongnim Kim, Christopher Knight, Kalyan Kumaran, JaeHyuk Kwack, Ti Leggett, Ben Lenard, Chris Lewis, Nevin Liber, Johann Lombardi, Raymond M. Loy, Ye Luo, Bethany Lusch, Nilakantan Mahadevan, Victor A. Mateevitsi, Gordon McPheeters, Ryan Milner, Vitali A. Morozov, Servesh Muralidharan, Tom Musta, Mrigendra Nagar, Vikram Narayana, Marieme Ngom, Anthony-Trung Nguyen, Nathan Nichols, Aditya Nishtala, James C. Osborn, Michael E. Papka, Scott Parker, Saumil S. Patel, Adrian C. Pope, Sucheta Raghunanda, Esteban Rangel, Paul M. Rich, Silvio Rizzi, Kris Rowe, Varuni Sastry, Adam Scovel, Filippo Simini, Haritha Siddabathuni Som, Patrick Steinbrecher, Rick Stevens, Xinmin Tian, Peter Upton, Thomas Uram, Archit K. Vasan, Álvaro Vázquez-Mayagoitia, Kaushik Velusamy, Brice Videau, Venkatram Vishwanath, Brian Whitney, Timothy J. Williams, Michael Woodacre, Sam Zeltner, Gengbin Zheng, Huihuo Zheng
Comments:
40 pages, 10 figures. Submitted to J. Supercomputing
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Computational Engineering, Finance, and Science (cs.CE); Performance (cs.PF)
Total of 28 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
About
Help
contact arXivClick here to contact arXiv
Contact
subscribe to arXiv mailingsClick here to subscribe
Subscribe
Copyright
Privacy Policy
Web Accessibility Assistance
arXiv Operational Status
Get status notifications via
email
or slack