// Seed: 1069365620
module module_0;
  always
  `define pp_1 0
  assign id_2 = 1;
  uwire id_3;
  bit id_4, id_5;
  assign `pp_1 = id_2;
  wire id_6;
  always `pp_1 <= id_4;
  assign `pp_1 = -1;
  parameter id_7 = id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input  tri1  id_0,
    output logic id_1
);
  always id_1 <= id_0 - id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
module module_3 (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    output tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6
);
  assign id_1 = id_4;
  wire id_8;
  module_0 modCall_1 ();
  initial id_1 = -1'b0 - 1;
endmodule
