computational chemistry application demonstrate advantage quantum compute however simulation chemical quantum computer currently hinder due mismatch computational resource program available technology argue significant optimization discover  application compiler hardware multiple optimization objective coordinate abstraction layer pauli building computational chemistry program leverage pauli identify critical program component compress program minimal loss accuracy leverage structure pauli simulation circuit tailor novel hardware architecture compiler significant execution overhead reduction exploit domain knowledge reveals significant optimization opportunity hardware software framework program instance accommodate computational chemistry structure lesson extend domain hardware technology hasten onset quantum advantage index quantum compute software hardware  computational chemistry superconducting quantum processor introduction computational chemistry important domain scientific compute employ computer simulation understand predict chemical application chemistry biology however simulation chemical quickly become intractable equation complicate efficiently classical computer node summit supercomputer recently allocate chemistry simulation fortunately quantum computer naturally computational chemistry motivation feynman proposal quantum computer algorithm task variational quantum  VQE relatively modest requirement qubits depth computation robustness error favorable quantum compute molecular simulation VQE experimentally demonstrate superconducting quantum circuit technology despite recent progress chemistry simulation feasible quantum device argue primarily due shortcoming quantum compute technology program circuit inefficient hardware architecture deficient compiler optimization active research rarely collaborative insufficient overall improvement knowledge exist united  throughout application hardware compiler stack quantum compute optimize dramatically optimize overall execution quantum application sooner principle effective challenge objective technology stack contradict briefly review challenge application optimization reduce VQE circuit mostly theoretically ignore actual execution underlie hardware VQE iterative optimization algorithm parameter optimize accuracy however adversely circuit longer converge undesirable quantum hardware program hardware friendly without chemistry structure prevent converge effectively hardware architecture quality superconducting quantum processor steadily improve progress usually metric oblivious application performance  UI OOVBM  PNQVUFS SDIJUFDUVSF acm annual international symposium computer architecture isca doi isca                               overview propose pauli centric software hardware optimization tions generally qubit connectivity adverse crosstalk yield device fabrication connection sparse qubit mapping overhead application execution compiler optimization quantum compiler mostly perform optimization gate easy program optimization optimization compile VQE program exploit synergy domain knowledge hardware information optimize algorithm hardware compiler VQE superconducting quantum processor observation optimization technology stack coordinate pauli simulation circuit pauli arise naturally fundamental building quantum chemistry simulation unique semantics structure stack aspect algorithm VQE program dominate pauli simulation circuit hamiltonian operator estimate array pauli geometrical interpretation pauli effectively compress VQE circuit estimate hardware gate pauli simulation circuit efficiently execution chip connection moreover pauli simulation circuit synthesis flexible tailor compilation deploy VQE program underlie hardware achieve execution overhead sparsely hardware architecture pauli centric software hardware optimization introduce novel VQE circuit compression strategy hamiltonian target chemical additional input importance parameter VQE circuit estimate pauli circuit target hamiltonian parameter significantly affect hardware friendly output array pauli parameter intermediate representation IR quantum circuit superconducting quantum processor architecture extremely sparse minimal physical connection sparsity significantly boost processor reliability yield rate sacrifice performance connectivity structure structure pauli simulation circuit various chemistry physic application propose compilation convert pauli IR directly executable quantum circuit architecture qubit layout directly pauli hierarchical initial layout perform synthesis mapping merge rely IR compiler program hardware negligible overhead adaptively synthesize pauli accord mapping underlie architecture stack limited programmability accommodate chemistry physic naturally pauli comprehensive evaluation simulate various structure optimization outperforms conventional VQE setup significant program reduction faster convergence mild simulation accuracy loss efficient hardware negligible compilation mapping overhead contribution summarize discover pauli centric optimization opportunity broadly advance variational quantum chemistry simulation various chemical superconducting quantum processor propose novel optimization VQE algorithm quantum compiler superconducting hardware architecture respectively focus objective individual technology considers optimization stack approach outperforms conventional setup VQE superconducting quantum processor across criterion software hardware average parameter compression ratio technique achieve convergence speedup incur error simulated achieves mapping overhead reduction optimize architecture fabrication yield improvement II background introduce background understand propose optimization concept quantum compute qubits gate measurement quantum circuit refer reader excellent resource detail pauli evolution circuit central building chemistry simulation circuit pauli operator qubit pauli array  ith qubit pauli operator identity operator evolution quantum physic evolution hamiltonian unitary evolution exp  parameter usually directly implement exp  quantum circuit directly synthesize exp  qubit  gate efficiently instead decompose sum pauli  pauli evolution pauli exp  easily synthesize pauli simulation circuit introduce synthesis pauli simulation circuit suppose pauli  qubits parameter circuit synthesis layer consists qubit gate operator qubit apply hadamard gate operator qubit apply gate qubit gate apply qubit gate cnot gate qubits correspond operator pauli cnot gate operator rotation gate apply rotate angle along axis qubit cnot connection finally cnot gate qubit gate apply reverse summary pauli outermost qubit gate cnot gate parameter affect rotation angle rotation gate flexible synthesis expensive component execute pauli simulation circuit superconducting quantum processor cnot gate rotation gate across various qubit technology non local cnot gate magnitude latency error local  gate synthesis pauli simulation circuit flexibility cnot gate circuit equivalent synthesis variant exp requirement cnot gate structure cnot gate apply ƋϬ ƋϮ ƋϬ ƋϮ ƋϬ ƋϮ ƋϬ ƋϮ ƋϬ ƋϮ ƋϮ ƋϬ  exp  exp  ƋϬ ƋϮ        pauli simulation circuit synthesis leaf rotation gate apply qubit structure variant correspond circuit qubit node cnot gate node leverage flexibility hardware architecture compiler optimization variational quantum computational chemistry briefly introduce VQE algorithm chemistry simulation recommend detail encode encode simulation  specific bond simulate electron candidate orbitals basis electron occupy obtain hamiltonian standard chemistry  focus circuit construction orbitals qubits construct circuit generate electron occupy orbitals overall structure circuit qubits initialize shallow circuit apply gate qubits initial default   initial layer qubit gate basis prior measurement target hamiltonian component portion entire simulation circuit focus circuit parameterized preparation circuit ansatz quantum computational chemistry parameter circuit optimize execution ansatz vast majority quantum subroutine target optimization execution execution VQE loop parameter denote execute circuit generate expectation pauli decomposition iterate ƋϬ ƋϮ         exp  exp                             variational quantum chemistry simulation obtain layer qubit gate parameter inner loop obtain classical optimizer parameter minimize optimization converge outer loop optimize inner loop outer loop discard important parameter faster convergence reduce circuit iteration focus important sub circuit mapping finally obtain minimal specify bond typical simulation task simulate bond configuration simulation interpretation simulation axis bond simulated respectively minimal simulated achieve bond around sample bond actual bond physical consistent simulation UCCSD ansatz widely UCCSD unitary couple cluster chemistry inspire ansatz standard ansatz variational chemistry simulation UCCSD ansatz hamiltonian chemical therefore tune parameter UCCSD UCCSD ansatz qubit parameter parameter corresponds pauli implement UCCSD circuit becomes series pauli simulation circuit parameter implement UCCSD ansatz expensive superconducting quantum processor due parameter cnot gate synthesize circuit technique tailor ansatz architecture compiler significantly reduce ansatz compression enable chemistry simulation propose optimize simulation program algorithm focus optimize parameterized ansatz program objective ansatz optimization summarize construct ansatz parameter gate shorter execution fidelity device accurate simulation accuracy degrade ansatz parameter hardware friendly generate ansatz mapped onto target hardware without overhead optimization UCCSD ansatz  standard ansatz parameter parameter qubits seek eliminate parameter contribute measurement precisely parameter complex fortunately variational algorithm precise optimization converge reasonable amount parameter explore optimization towards adjust parameter iteration estimate parameter likely likely affect measurement ansatz compress circuit component critical parameter effectiveness parameter importance estimation empirically verify later estimate importance parameter UCCSD ansatz introduce construct ansatz hardware efficient manner parameter importance estimation VQE simulation observable hamiltonian target chemical array pauli UCCSD ansatz array pauli simulation circuit correspond parameter parameter multiple pauli estimate likely parameter tune pauli ansatz affect measurement assemble estimate importance ƋϮ ƋϬ                    importance estimation parameter pseudo code importance estimation algorithm pauli denote ansatz pauli denote PH hamiltonian explain pauli comparison PH pauli operator qubit pauli likely affect measurement PH pauli operator pauli simulation circuit apply gate likely affect measurement PH pauli operator PH pauli simulation circuit hamiltonian measurement qubit respect parameter PH sensitive parameter tune pauli operator parameter reduce measurement PH geometrical explanation vector qubit vector  sphere dimensional euclidean vector orthogonal apply exp  vector vector  sphere rotate around correspond axis rotate around axis exp  apply rotation project onto axis therefore measurement observable pauli operator parameter likely affect measurement rotation along axis projection onto another axis projection axis rotation along axis apply suppose qubits pauli operator satisfy likely tune parameter affect measurement PH estimate absolute PH          exp    sphere vector rotation algorithm parameter importance estimation input pauli target hamiltonian pauli parameter output importance parameter importance pauli parameter PH pauli obtain importance decay factor PH PH exponential decay  hamiltonian obtain ansatz obtain pauli ansatz importance parameter sum parameter correspond pauli parameter multiple pauli importance ansatz sum pauli importance parameter calculate similarly complexity ansatz compression algorithm PH PH  respectively qubits hardware friendly ansatz construction importance parameter construct ansatz achieve objective mention parameter pauli simulation circuit parameter pauli simulation circuit UCCSD construct ansatz compression ratio simulation accuracy desire therefore component estimate important remain component parameter important component impact simulated simulated closer likely achieve compression ratio parameter UCCSD parameter employ correspond pauli simulation circuit construct ansatz hardware friendly pauli importance decrease reduce overhead mapping target hardware compiler approach improve qubit locality generate ansatz explain improve locality qubit locality data locality classical compute cnot gate apply frequently logical qubits quantum chemistry simulation qubit orbital  electron uniformly distribute orbitals orbitals electron likely occupy orbitals minimum stable therefore pauli simulation circuit involve orbitals important parameter affect occupancy orbitals ansatz construction pauli simulation circuit program mostly qubits orbitals qubits frequently involve cnot gate pauli simulation circuit creates gate locality construct ansatz easy synthesize mapped later compilation output ansatz compression algorithm sequence pauli parameter typical quantum circuit later customize compilation compile pauli sequence executable quantum circuit IV architecture chemistry simulation program compress quantum hardware platform finally execute optimize program propose superconducting quantum processor architecture efficiently variational quantum chemistry simulation detail objective physical constraint introduce hardware architecture namely discus VQE circuit performance efficiency objective architecture VQE program performance simulation program synthesize circuit mapped onto propose architecture overhead additional swap gate connection connection increase probability frequency collision yield rate increase crosstalk error architecture programmability program entire UCCSD simulation various target chemistry device model physical constraint adopt ibm fix frequency  qubit resonance qubit connection practical physical constraint physical qubits planar substrate physical qubit limited          architecture nearby physical qubits directly via bus  qubit increase device reliability architecture connection per qubit built architecture introduce II cnot gate pauli simulation circuit structure therefore physical qubits cnot gate chemistry simulation program observation propose superconducting quantum processor architecture objective physical constraint mention architecture construction architecture qubit qubits couple graph connection connection architecture qubits qubits qubit obtain XTreeQ qubit architecture qubits leaf qubit XTreeQ obtain XTreeQ similarly XTreeQ XTreeQ architecture physical qubits generation ibm access quantum computer compatible XTreeQ architecture diverge explain architecture satisfy objective connection propose architecture highly simplify connection connection qubits qubits couple graph architecture device yield rate simulation judicious lower connection yield rate architecture conventional 2D grid architecture roughly connection qubits similarly gate crosstalk error significantly reduce performance programmability architecture variational chemistry simulation application mapping overhead physical qubit connection naturally logical qubits cnot gate connection programmability architecture tailor specific gate VQE circuit instance instead inspire pauli highlevel algorithm feature without assumption simulated however physical connection identical cnot gate connection pauli qubits simulation program compiler optimization deploy chemistry simulation program onto architecture explain compiler optimization although architecture gate typical quantum chemistry program compiler maximum advantage traditional quantum compilation synthesis mapping onto architecture convert pauli parameter concrete pauli simulation circuit uniform cnot synthesis qiskit synthesizes CNOTs pauli simulation circuit chain structure however recall flexibility pauli simulation circuit synthesize nontrivial qubits pauli connection insight allows adaptively synthesize pauli simulation circuit ansatz approach previous compiler fails recognize flexibility circuit synthesize exceedingly semantics mapping poorly synthesize program sparse architecture incur introduce optimization tailor compiler optimization efficiently synthesize variational quantum chemistry simulation program  architecture overhead tailor approach incurs overhead around traditional compiler architecture mapping dense architecture without leverage compiler optimization compiler optimization performs circuit synthesis qubit mapping collaboratively initial qubit layout ansatz pauli program synthesize gate sequence perform circuit synthesis qubit rout insert SWAPs simultaneously onto architecture hierarchical initial layout program convert gate initial qubit layout algorithm directly analyze program initial qubit layout propose architecture physical qubit XTreeQ architecture qubit average closer qubits qubits surround algorithm hierarchical initial layout input pauli simulation program architecture qubits output initial logical physical qubit mapping pauli qubit qubit occurrence logical qubit  qubit occurrence qubit logical qubit qubit physical qubit available multiple qubit argmax mat ƋϮ ƋϬ  ƋϬ  ƋϮ  ƋϬ ƋϮ     initial layout leaf similarly discover priority logical qubits chemistry simulation program orbitals closer electron logical qubits correspond orbitals pauli simulation circuit participate cnot gate logical qubits physical qubits ensure qubits shorter hierarchical initial layout algorithm heterogeneity logical physical qubits pseudocode algorithm explain algorithm qubits pauli matrix instance qubit pauli loop qubits qubits summation dimension finally sort logical qubits connectivity requirement architecture  pauli physical qubits multiple available attach qubit pauli logical qubit allocate                                 merge traditional compilation already allocate physical assign participates pauli qubits pauli chosen merge circuit synthesis qubit rout initial qubit mapping synthesize pauli simulation circuit concrete circuit resolve cnot gate dependency issue limited chip qubit connection propose merge algorithm synthesize simulation circuit insert SWAPs remapping qubits pauli simulation circuit layer qubit gate fix synthesize cnot rotation gate introduce II pseudocode algorithm explain suppose compile simulation pauli logical qubits mapping architecture merge compilation outermost physical qubits currently mapped onto physical qubits qubits outermost qubits qubit logical qubit simulation circuit qubit mapped onto synthesize cnot qubits qubit swap qubit qubit pauli swap qubit qubit pauli suppose physical qubit synthesize cnot procedure synthesizes CNOTs swap overhead outer inner qubit qubits synthesize cnot synthesis cnot algorithm merge synthesis rout input initial qubit layout pauli simulation program architecture qubits output hardware compatible circuit pauli synthesize cnot qubit qubit qubits swap synthesize CNOTs apply rotation gate qubit synthesize cnot accordingly SWAPs rotation gate apply cnot synthesize similarly reverse inner outer complexity compiler optimization algorithm qubits pauli ansatz traditional compilation compilation cnot traditional compilation cnot synthesize cnot gate mapping algorithm qubits satisfy dependency cnot gate swap gate execute cnot gate swap gate execute cnot gate overhead SWAPs merge  compilation traditional compilation merge synthesize entirely CNOTs adapt mapping architecture VI evaluation evaluate propose optimization carefully chemistry simulation benchmark improvement algorithm hardware compiler setup benchmark various geometrical structure information simulation circuit UCCSD ansatz pauli pauli metric simulation accuracy simulated target benchmark  qubits pauli param gate CNOTs LiH nah HF beh HO BH NH CH adopt atomic convenient computational chemistry   joule bond   meter convergence iteration parameter optimization outer loop iteration simulation converges faster compiler optimization evaluate gate compilation circuit widely metric previous effective compiler optimization gate compilation circuit cnot owe error rate longer latency qubit gate implementation implement propose optimization ibm qiskit perform classical simulator qiskit hamiltonian simulated generate   orbitals jordan wigner encode freeze core electron simulate interaction outermost electron default UCCSD ansatz qiskit  library version parameter optimize sequential program solver simulation perform qiskit aer  simulator noisy simulation perform  aer  simulator version hardware yield rate adopt yield simulation qubit frequency allocation algorithm perform macbook pro ghz quad core intel core cpu 6GB mhz LPDDR memory methodology baseline software baseline UCCSD ansatz denote orig UCCSD reference denote obtain directly calculate eigenvalue hamiltonian target hardware baseline ibm qubit device  2D grid connection comparison qubit device XTreeQ employ qubits compiler baseline  sab stateof purpose mapping algorithm qiskit configuration apply parameter compression compression ratio denote param param generate  randomly parameter denote rand simulation accuracy convergence speedup simulation accuracy convergence compress ansatz omit circuit parameter bond simulated simulated simulated difference iteration label simulated bond simulation compress  UCCSD parameter accurate simulation obtain understand amount accuracy loss difference configuration correspond difference param usually effective parameter selection effectiveness parameter selection  generate compression construct randomly parameter  randomly parameter generate random parameter selection simulated bond simulation distribution rand demonstrate standard deviation simulated param  generate optimization outperform rand accuracy simulated closer accuracy rand param optimization parameter achieve accuracy randomly parameter comparison prof ansatz compression algorithm effective execution ansatz compression negligible VQE execution compress ansatz CH cpu simulate CH VQE bond convergence speedup iteration converge compress  parameter converge faster parameter optimization parameter optimization reduce average parameter compression ratio respectively subtle implication computation reliability computation concludes faster quantum computer calibrate reduce gate error physical drift calibration become stale experimental VQE easily converge speedup boost reliability accuracy iteration various parameter reduction ratio noisy simulation hardware LiH nah simulation adopts depolarize error model realistic cnot error rate simulation overall simulated difference iteration respectively compress VQE demonstrate landscape bond offs parameter prune accuracy noisy regime LiH error decrease param param due increase parameter error significantly param param parameter masked increase gate error param sweet LiH nah balance error increase param param param param suggests param param offs hamiltonian bond configuration hardware strength maybe factor comprehensive research offs future hardware efficiency evaluate hardware XTreeQ architecture baseline  physical qubits yield rate XTreeQ  various fabrication precision parameter ghz ghz yield rate XTreeQ architecture  architecture  connection XTreeQ employ connection mapping overhead reduction II mapping overhead additional cnot gate merge   II mapping overhead comparison compilation  CNOTs  XTreeQ CNOTs sab XTreeQ CNOTs sab  CNOTs ratio LiH nah HF beh HO BH NH CH noisy simulation LiH nah  architecture yield rate comparison  initial layout algorithm baseline compilation sab XTreeQ  architecture  XTreeQ sab XTreeQ sparse connectivity XTreeQ mapping overhead purpose sab compiler additional CNOTs cnot circuit benchmark CH additional CNOTs sab cnot however  compilation incurs dramatically overhead benchmark additional CNOTs average cnot therefore  compilation reduces mapping overhead overhead compilation sab compiler cannot compete  approach target denser architecture  employ connection yield rate XTreeQ however cnot overhead  XTreeQ sab  locality improvement analysis mapping overhead ansatz construction improves gate locality ansatz compression ratio  XTreeQ additional CNOTs mapping overhead faster gap mapping overhead increase cnot increment ansatz construction pauli simulation circuit gate locality synthesize mapped XTreeQ efficiently compression ratio compression pauli simulation circuit locality ansatz mapping overhead faster vii discussion future  advance variational quantum computational chemistry holistic software hardware  algorithm compiler hardware outperform conventional setup significant benefit multiple aspect attempt knowledge leverage application domain knowledge coordinate optimization throughout software hardware quantum compute software hardware optimization target program instance broadly accommodate computational chemistry structure optimization principle apply promising application domain hardware implementation technology boost development quantum compute research direction briefly physical focus chemical development useful compound physical worth simulate  model condense physic explain transition conduct insulate model characteristic chemical periodic potential atomic potential   pauli centric principle applicable mathematics simulate hamiltonian invariant actual optimization accord characteristic model hardware architecture variant focus architecture minimize connection yield rate however pareto optimal connection per qubit improve cnot fidelity structure moreover hardware ion trap constraint worth explore extend  centric principle optimize quantum computational chemistry platform deeper compiler optimization compiler optimization circuit synthesis qubit mapping essential compile program executable circuit superconducting quantum processor deeper compiler optimization direction traditional compilation gate cancellation customize variational quantum chemistry simulation program variational quantum simulation numerical optimization algorithm approximate compilation aggressive compiler optimization  error mitigation technique incorporate reduce simulation error related technique across algorithm hardware compiler variational quantum computational chemistry briefly introduce related algorithmic optimization component VQE circuit parameterized ansatz UCCSD standard chemistry inspire ansatz optimization reduce without specific hardware mapping overhead extreme hardware efficient  propose employ gate easy implement underlie hardware however  unlikely information chemical simulated alternatively ansatz selection technique rely classical simulation unclear super classical regime contrast algorithm optimization propose exploit information target pauli comparison maintain simulation accuracy reduce hardware mapping overhead classical simulation additionally prior optimize measurement evaluate optimization reduces iteration inner loop orthogonal technique reduce iteration outer loop circuit optimization employ technique compiler optimization exists mapping quantum circuit hardware algorithm invoked quantum circuit already synthesize purpose assumption regard input program underlie hardware architecture semantics recently compiler optimization recently propose compile ucc  partition pauli underlie architecture architecture aware synthesis phase polynomial quantum circuit propose contrast pauli simulation circuit devise compilation chemistry simulation domain knowledge underlie architecture pauli IR achieves unprecedented mapping overhead reduction combine synthesis mapping pas application specific quantum processor architecture application specific quantum architecture propose specific fermi  model simulation superconducting planar architecture recently propose generate optimize superconducting quantum processor architecture individual quantum program architecture circuit specific domain specific exploit gate domain knowledge generalize circuit trap ion technology overview trap ion machine propose toolflow evaluate architecture trap ion quantum computer benchmark suite architecture integrates algorithm domain knowledge concrete optimize compiler accommodate various variational quantum chemistry program simulation target IX conclusion advance variational quantum chemistry simulation holistic software hardware  algorithm compiler hardware variational quantum chemistry program significantly simplify without complex derivative calculation efficiently mapped onto yield superconducting quantum processor sparse connection propose optimization accommodate simulate various chemical advantage software hardware principle future development quantum software hardware infrastructure