

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s'
================================================================
* Date:           Sat Mar  2 01:06:42 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%layer7_out_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %layer7_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 6 'read' 'layer7_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V = trunc i192 %layer7_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 7 'trunc' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V_123 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 8 'partselect' 'data_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_V_124 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 9 'partselect' 'data_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_125 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 10 'partselect' 'data_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_126 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 11 'partselect' 'data_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_V_127 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 12 'partselect' 'data_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_128 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 13 'partselect' 'data_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_129 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 14 'partselect' 'data_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_130 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 15 'partselect' 'data_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_131 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 16 'partselect' 'data_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_V_132 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 17 'partselect' 'data_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_133 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 18 'partselect' 'data_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_V_134 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 19 'partselect' 'data_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_V_135 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 20 'partselect' 'data_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_V_136 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 21 'partselect' 'data_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_137 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 22 'partselect' 'data_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V_138 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 23 'partselect' 'data_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_139 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 24 'partselect' 'data_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_V_140 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 25 'partselect' 'data_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_141 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 26 'partselect' 'data_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_V_142 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 27 'partselect' 'data_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_V_143 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 28 'partselect' 'data_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_144 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 144, i32 149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 29 'partselect' 'data_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_V_145 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 150, i32 155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 30 'partselect' 'data_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V_146 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 156, i32 161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 31 'partselect' 'data_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_147 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 162, i32 167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 32 'partselect' 'data_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_148 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 174, i32 179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 33 'partselect' 'data_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 13, i32 17"   --->   Operation 34 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 49, i32 53"   --->   Operation 35 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 91, i32 95"   --->   Operation 36 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 145, i32 149"   --->   Operation 37 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 163, i32 167"   --->   Operation 38 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %layer7_out_read, i32 175, i32 179"   --->   Operation 39 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 180, i32 185"   --->   Operation 40 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1273_s = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer7_out_read, i32 186, i32 191"   --->   Operation 41 'partselect' 'trunc_ln1273_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1273_421 = zext i6 %data_V"   --->   Operation 42 'zext' 'zext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%r_V_410 = mul i11 %zext_ln1273_421, i11 25"   --->   Operation 43 'mul' 'r_V_410' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_410, i32 1, i32 10"   --->   Operation 44 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1273_430 = zext i6 %data_V_123"   --->   Operation 45 'zext' 'zext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1273_431 = zext i6 %data_V_123"   --->   Operation 46 'zext' 'zext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%r_V_414 = mul i10 %zext_ln1273_431, i10 13"   --->   Operation 47 'mul' 'r_V_414' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_414, i32 1, i32 9"   --->   Operation 48 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln818_60 = zext i9 %mult_V_180"   --->   Operation 49 'zext' 'zext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.23ns)   --->   "%r_V_418 = mul i11 %zext_ln1273_430, i11 2037"   --->   Operation 50 'mul' 'r_V_418' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_418, i32 1, i32 10"   --->   Operation 51 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%r_V_422 = mul i11 %zext_ln1273_430, i11 21"   --->   Operation 52 'mul' 'r_V_422' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_422, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 53 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_124, i1 0"   --->   Operation 54 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1273_443 = zext i7 %shl_ln1273_166"   --->   Operation 55 'zext' 'zext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%r_V_427 = sub i8 0, i8 %zext_ln1273_443"   --->   Operation 56 'sub' 'r_V_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln818_203 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_427, i32 1, i32 7"   --->   Operation 57 'partselect' 'trunc_ln818_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i7 %trunc_ln818_203"   --->   Operation 58 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1273_448 = zext i6 %data_V_125"   --->   Operation 59 'zext' 'zext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_125, i2 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1273_450 = zext i8 %shl_ln1273_169"   --->   Operation 61 'zext' 'zext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%sub_ln1273_225 = sub i9 0, i9 %zext_ln1273_450"   --->   Operation 62 'sub' 'sub_ln1273_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i9 %sub_ln1273_225"   --->   Operation 63 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.71ns)   --->   "%r_V_434 = sub i10 %sext_ln1273_41, i10 %zext_ln1273_448"   --->   Operation 64 'sub' 'r_V_434' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_206 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_434, i32 1, i32 9"   --->   Operation 65 'partselect' 'trunc_ln818_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_125, i3 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1273_451 = zext i9 %shl_ln1273_170"   --->   Operation 67 'zext' 'zext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%r_V_435 = sub i10 0, i10 %zext_ln1273_451"   --->   Operation 68 'sub' 'r_V_435' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln818_207 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_435, i32 1, i32 9"   --->   Operation 69 'partselect' 'trunc_ln818_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i9 %trunc_ln818_207"   --->   Operation 70 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1273_457 = zext i6 %data_V_126"   --->   Operation 71 'zext' 'zext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.23ns)   --->   "%r_V_439 = mul i11 %zext_ln1273_457, i11 21"   --->   Operation 72 'mul' 'r_V_439' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_439, i32 1, i32 10"   --->   Operation 73 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%r_V_441 = mul i11 %zext_ln1273_457, i11 22"   --->   Operation 74 'mul' 'r_V_441' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_441, i32 1, i32 10"   --->   Operation 75 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%r_V_443 = mul i11 %zext_ln1273_457, i11 23"   --->   Operation 76 'mul' 'r_V_443' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_443, i32 1, i32 10"   --->   Operation 77 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%r_V_448 = mul i11 %zext_ln1273_457, i11 2035"   --->   Operation 78 'mul' 'r_V_448' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln818_215 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_448, i32 1, i32 10"   --->   Operation 79 'partselect' 'trunc_ln818_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1273_501 = zext i6 %data_V_133"   --->   Operation 80 'zext' 'zext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.23ns)   --->   "%r_V_492 = mul i10 %zext_ln1273_501, i10 11"   --->   Operation 81 'mul' 'r_V_492' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_492, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln818_87 = zext i5 %mult_V_280"   --->   Operation 83 'zext' 'zext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln818_88 = zext i5 %mult_V_285"   --->   Operation 84 'zext' 'zext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1273_617 = zext i6 %trunc_ln1273_s"   --->   Operation 85 'zext' 'zext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%r_V_610 = mul i10 %zext_ln1273_617, i10 13"   --->   Operation 86 'mul' 'r_V_610' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_610, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 87 'partselect' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.72ns)   --->   "%add_ln813_561 = add i10 %zext_ln818_60, i10 448"   --->   Operation 88 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln813_619 = add i6 %zext_ln818_87, i6 %zext_ln818_88"   --->   Operation 89 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln813_139 = zext i6 %add_ln813_619"   --->   Operation 90 'zext' 'zext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.71ns)   --->   "%add_ln813_620 = add i9 %zext_ln813_139, i9 %trunc_ln17_10"   --->   Operation 91 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln813_623 = add i8 %sext_ln1273_173, i8 32"   --->   Operation 92 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i8 %add_ln813_623"   --->   Operation 93 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.71ns)   --->   "%add_ln813_624 = add i10 %sext_ln813_269, i10 %sext_ln1273_177"   --->   Operation 94 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %data_V"   --->   Operation 95 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1273_419 = zext i6 %data_V"   --->   Operation 96 'zext' 'zext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1273_420 = zext i6 %data_V"   --->   Operation 97 'zext' 'zext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V, i5 0"   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1273_422 = zext i11 %shl_ln"   --->   Operation 99 'zext' 'zext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V, i2 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1273_423 = zext i8 %shl_ln1273_s"   --->   Operation 101 'zext' 'zext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1273_424 = zext i8 %shl_ln1273_s"   --->   Operation 102 'zext' 'zext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.73ns)   --->   "%r_V = sub i12 %zext_ln1273_422, i12 %zext_ln1273_423"   --->   Operation 103 'sub' 'r_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V, i32 1, i32 11"   --->   Operation 104 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i11 %mult_V"   --->   Operation 105 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V, i3 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1273_425 = zext i9 %shl_ln1273_160"   --->   Operation 107 'zext' 'zext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1273_426 = zext i9 %shl_ln1273_160"   --->   Operation 108 'zext' 'zext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.71ns)   --->   "%r_V_407 = sub i10 %zext_ln1273_426, i10 %zext_ln1273_419"   --->   Operation 109 'sub' 'r_V_407' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_407, i32 1, i32 9"   --->   Operation 110 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i9 %mult_V_174"   --->   Operation 111 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln818_57 = zext i11 %sext_ln818"   --->   Operation 112 'zext' 'zext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V, i4 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1273_427 = zext i10 %shl_ln1273_161"   --->   Operation 114 'zext' 'zext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.72ns)   --->   "%sub_ln1273 = sub i11 0, i11 %zext_ln1273_427"   --->   Operation 115 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i11 %sub_ln1273"   --->   Operation 116 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.73ns)   --->   "%r_V_408 = sub i12 %sext_ln1273, i12 %zext_ln1273"   --->   Operation 117 'sub' 'r_V_408' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_408, i32 1, i32 11"   --->   Operation 118 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 119 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.70ns)   --->   "%r_V_409 = sub i9 0, i9 %zext_ln1273_424"   --->   Operation 120 'sub' 'r_V_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_409, i32 1, i32 8"   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i8 %trunc_ln"   --->   Operation 122 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln818_58 = zext i10 %mult_V_176"   --->   Operation 123 'zext' 'zext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_413 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V, i1 0"   --->   Operation 124 'bitconcatenate' 'r_V_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273_428 = zext i7 %r_V_413"   --->   Operation 125 'zext' 'zext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.72ns)   --->   "%r_V_411 = sub i11 %zext_ln1273_427, i11 %zext_ln1273_428"   --->   Operation 126 'sub' 'r_V_411' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_411, i32 1, i32 10"   --->   Operation 127 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i10 %mult_V_177"   --->   Operation 128 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln818_59 = zext i11 %sext_ln818_24"   --->   Operation 129 'zext' 'zext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.73ns)   --->   "%r_V_412 = sub i12 %zext_ln1273_425, i12 %zext_ln1273_422"   --->   Operation 130 'sub' 'r_V_412' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_412, i32 1, i32 11"   --->   Operation 131 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i11 %mult_V_178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 132 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1273_67 = zext i6 %data_V_123"   --->   Operation 133 'zext' 'zext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273_429 = zext i6 %data_V_123"   --->   Operation 134 'zext' 'zext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_123, i5 0"   --->   Operation 135 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1273_432 = zext i11 %shl_ln1273_162"   --->   Operation 136 'zext' 'zext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_123, i3 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1273_433 = zext i9 %shl_ln1273_163"   --->   Operation 138 'zext' 'zext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1273_434 = zext i9 %shl_ln1273_163"   --->   Operation 139 'zext' 'zext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.73ns)   --->   "%r_V_415 = sub i12 %zext_ln1273_433, i12 %zext_ln1273_432"   --->   Operation 140 'sub' 'r_V_415' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_415, i32 1, i32 11"   --->   Operation 141 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i11 %mult_V_181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_123, i2 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1273_435 = zext i8 %shl_ln1273_164"   --->   Operation 144 'zext' 'zext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns)   --->   "%r_V_416 = sub i9 %zext_ln1273_429, i9 %zext_ln1273_435"   --->   Operation 145 'sub' 'r_V_416' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_416, i32 1, i32 8"   --->   Operation 146 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i8 %trunc_ln818_s"   --->   Operation 147 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.71ns)   --->   "%r_V_417 = sub i10 %zext_ln1273_434, i10 %zext_ln1273_431"   --->   Operation 148 'sub' 'r_V_417' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_417, i32 1, i32 9"   --->   Operation 149 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i9 %mult_V_182"   --->   Operation 150 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln818_61 = zext i11 %sext_ln818_25"   --->   Operation 151 'zext' 'zext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i10 %trunc_ln818_200"   --->   Operation 152 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.71ns)   --->   "%r_V_419 = sub i10 %zext_ln1273_431, i10 %zext_ln1273_434"   --->   Operation 153 'sub' 'r_V_419' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln818_201 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_419, i32 1, i32 9"   --->   Operation 154 'partselect' 'trunc_ln818_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i9 %trunc_ln818_201"   --->   Operation 155 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_123, i4 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1273_436 = zext i10 %shl_ln1273_165"   --->   Operation 157 'zext' 'zext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1273_437 = zext i8 %shl_ln1273_164"   --->   Operation 158 'zext' 'zext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.72ns)   --->   "%r_V_420 = sub i11 %zext_ln1273_436, i11 %zext_ln1273_437"   --->   Operation 159 'sub' 'r_V_420' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_420, i32 1, i32 10"   --->   Operation 160 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i10 %mult_V_183"   --->   Operation 161 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln818_62 = zext i11 %sext_ln818_26"   --->   Operation 162 'zext' 'zext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.72ns)   --->   "%sub_ln1273_218 = sub i11 0, i11 %zext_ln1273_436"   --->   Operation 163 'sub' 'sub_ln1273_218' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i11 %sub_ln1273_218"   --->   Operation 164 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.73ns)   --->   "%r_V_421 = sub i12 %sext_ln1273_40, i12 %zext_ln1273_67"   --->   Operation 165 'sub' 'r_V_421' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_421, i32 1, i32 11"   --->   Operation 166 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i11 %mult_V_184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 167 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i6 %data_V_124"   --->   Operation 168 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1273_438 = zext i6 %data_V_124"   --->   Operation 169 'zext' 'zext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1273_439 = zext i6 %data_V_124"   --->   Operation 170 'zext' 'zext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.23ns)   --->   "%r_V_423 = mul i12 %zext_ln1273_68, i12 4067"   --->   Operation 171 'mul' 'r_V_423' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_423, i32 1, i32 11"   --->   Operation 172 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i11 %mult_V_185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 173 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_424 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_124, i4 0"   --->   Operation 174 'bitconcatenate' 'r_V_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i10 %r_V_424"   --->   Operation 175 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_124, i3 0"   --->   Operation 176 'bitconcatenate' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %mult_V_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 177 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1273_440 = zext i9 %mult_V_186"   --->   Operation 178 'zext' 'zext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.71ns)   --->   "%r_V_425 = sub i10 %zext_ln1273_440, i10 %zext_ln1273_439"   --->   Operation 179 'sub' 'r_V_425' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln818_202 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_425, i32 1, i32 9"   --->   Operation 180 'partselect' 'trunc_ln818_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i9 %trunc_ln818_202" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i11 %sext_ln17_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 182 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1273_441 = zext i7 %shl_ln1273_166"   --->   Operation 183 'zext' 'zext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1273_442 = zext i7 %shl_ln1273_166"   --->   Operation 184 'zext' 'zext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1273_444 = zext i7 %shl_ln1273_166"   --->   Operation 185 'zext' 'zext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.72ns)   --->   "%r_V_426 = sub i11 %zext_ln1270, i11 %zext_ln1273_444"   --->   Operation 186 'sub' 'r_V_426' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_426, i32 1, i32 10"   --->   Operation 187 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i10 %mult_V_187"   --->   Operation 188 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln818_63 = zext i11 %sext_ln818_27"   --->   Operation 189 'zext' 'zext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.71ns)   --->   "%r_V_428 = sub i10 %zext_ln1273_442, i10 %zext_ln1273_440"   --->   Operation 190 'sub' 'r_V_428' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln818_204 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_428, i32 1, i32 9"   --->   Operation 191 'partselect' 'trunc_ln818_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i9 %trunc_ln818_204"   --->   Operation 192 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_124, i2 0"   --->   Operation 193 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1273_445 = zext i8 %shl_ln1273_167"   --->   Operation 194 'zext' 'zext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.70ns)   --->   "%r_V_429 = sub i9 %zext_ln1273_438, i9 %zext_ln1273_445"   --->   Operation 195 'sub' 'r_V_429' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln818_205 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_429, i32 1, i32 8"   --->   Operation 196 'partselect' 'trunc_ln818_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i8 %trunc_ln818_205"   --->   Operation 197 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.23ns)   --->   "%r_V_430 = mul i12 %zext_ln1273_68, i12 4069"   --->   Operation 198 'mul' 'r_V_430' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_430, i32 1, i32 11"   --->   Operation 199 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i11 %mult_V_188" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 200 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_124, i5 0"   --->   Operation 201 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1273_446 = zext i11 %shl_ln1273_168"   --->   Operation 202 'zext' 'zext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.73ns)   --->   "%r_V_431 = sub i12 %zext_ln1273_441, i12 %zext_ln1273_446"   --->   Operation 203 'sub' 'r_V_431' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_431, i32 1, i32 11"   --->   Operation 204 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i11 %mult_V_189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 205 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.23ns)   --->   "%r_V_432 = mul i12 %zext_ln1273_68, i12 4077"   --->   Operation 206 'mul' 'r_V_432' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_432, i32 1, i32 11"   --->   Operation 207 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i11 %mult_V_190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 208 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%r_V_433 = mul i12 %zext_ln1273_68, i12 4073"   --->   Operation 209 'mul' 'r_V_433' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_433, i32 1, i32 11"   --->   Operation 210 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i11 %mult_V_191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1273_447 = zext i6 %data_V_125"   --->   Operation 212 'zext' 'zext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1273_449 = zext i8 %shl_ln1273_169"   --->   Operation 213 'zext' 'zext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i9 %trunc_ln818_206"   --->   Operation 214 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_125, i1 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1273_452 = zext i7 %shl_ln1273_171"   --->   Operation 216 'zext' 'zext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.70ns)   --->   "%r_V_436 = sub i8 0, i8 %zext_ln1273_452"   --->   Operation 217 'sub' 'r_V_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln818_208 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_436, i32 1, i32 7"   --->   Operation 218 'partselect' 'trunc_ln818_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i7 %trunc_ln818_208"   --->   Operation 219 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_125, i4 0"   --->   Operation 220 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1273_453 = zext i10 %shl_ln1273_172"   --->   Operation 221 'zext' 'zext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.72ns)   --->   "%r_V_437 = sub i11 %zext_ln1273_449, i11 %zext_ln1273_453"   --->   Operation 222 'sub' 'r_V_437' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln818_209 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_437, i32 1, i32 10"   --->   Operation 223 'partselect' 'trunc_ln818_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i10 %trunc_ln818_209"   --->   Operation 224 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.72ns)   --->   "%r_V_438 = add i11 %zext_ln1273_453, i11 %zext_ln1273_447"   --->   Operation 225 'add' 'r_V_438' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_438, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 226 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1273_454 = zext i6 %data_V_126"   --->   Operation 227 'zext' 'zext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1273_455 = zext i6 %data_V_126"   --->   Operation 228 'zext' 'zext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1273_456 = zext i6 %data_V_126"   --->   Operation 229 'zext' 'zext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i10 %mult_V_192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 230 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%r_V_440 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_126, i3 0"   --->   Operation 231 'bitconcatenate' 'r_V_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1270_25 = zext i9 %r_V_440"   --->   Operation 232 'zext' 'zext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_193 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_126, i2 0"   --->   Operation 233 'bitconcatenate' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i8 %mult_V_193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 234 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln818_64 = zext i10 %mult_V_194"   --->   Operation 235 'zext' 'zext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.70ns)   --->   "%r_V_442 = sub i7 0, i7 %zext_ln1273_455"   --->   Operation 236 'sub' 'r_V_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln818_210 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_442, i32 1, i32 6"   --->   Operation 237 'partselect' 'trunc_ln818_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i6 %trunc_ln818_210"   --->   Operation 238 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i10 %mult_V_195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 239 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1273_458 = zext i8 %mult_V_193"   --->   Operation 240 'zext' 'zext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.70ns)   --->   "%r_V_444 = sub i9 %zext_ln17_115, i9 %zext_ln1273_456"   --->   Operation 241 'sub' 'r_V_444' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln818_211 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_444, i32 1, i32 8"   --->   Operation 242 'partselect' 'trunc_ln818_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i8 %trunc_ln818_211"   --->   Operation 243 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1273_459 = zext i11 %sext_ln1273_181"   --->   Operation 244 'zext' 'zext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.71ns)   --->   "%r_V_445 = sub i10 %zext_ln1270_25, i10 %zext_ln1273_454"   --->   Operation 245 'sub' 'r_V_445' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_445, i32 1, i32 9"   --->   Operation 246 'partselect' 'trunc_ln818_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i9 %trunc_ln818_212"   --->   Operation 247 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1273_460 = zext i11 %sext_ln1273_182"   --->   Operation 248 'zext' 'zext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.70ns)   --->   "%r_V_446 = sub i9 0, i9 %zext_ln17_115"   --->   Operation 249 'sub' 'r_V_446' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_213 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_446, i32 1, i32 8"   --->   Operation 250 'partselect' 'trunc_ln818_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i8 %trunc_ln818_213"   --->   Operation 251 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_126, i4 0"   --->   Operation 252 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1273_461 = zext i10 %shl_ln1273_173"   --->   Operation 253 'zext' 'zext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.72ns)   --->   "%r_V_447 = sub i11 %zext_ln1273_458, i11 %zext_ln1273_461"   --->   Operation 254 'sub' 'r_V_447' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln818_214 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_447, i32 1, i32 10"   --->   Operation 255 'partselect' 'trunc_ln818_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i10 %trunc_ln818_214"   --->   Operation 256 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i10 %trunc_ln818_215"   --->   Operation 257 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.23ns)   --->   "%r_V_449 = mul i10 %zext_ln1273_454, i10 11"   --->   Operation 258 'mul' 'r_V_449' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_449, i32 1, i32 9"   --->   Operation 259 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i9 %mult_V_196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 260 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_126, i1 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1273_462 = zext i7 %shl_ln1273_174"   --->   Operation 262 'zext' 'zext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.72ns)   --->   "%r_V_450 = sub i11 %zext_ln1273_461, i11 %zext_ln1273_462"   --->   Operation 263 'sub' 'r_V_450' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln818_216 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_450, i32 1, i32 10"   --->   Operation 264 'partselect' 'trunc_ln818_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %trunc_ln818_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 265 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 266 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1273_463 = zext i6 %data_V_127"   --->   Operation 267 'zext' 'zext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_127, i4 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1273_464 = zext i10 %shl_ln1273_175"   --->   Operation 269 'zext' 'zext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_127, i2 0"   --->   Operation 270 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1273_465 = zext i8 %shl_ln1273_176"   --->   Operation 271 'zext' 'zext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.72ns)   --->   "%r_V_451 = sub i11 %zext_ln1273_464, i11 %zext_ln1273_465"   --->   Operation 272 'sub' 'r_V_451' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln818_217 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_451, i32 1, i32 10"   --->   Operation 273 'partselect' 'trunc_ln818_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i10 %trunc_ln818_217"   --->   Operation 274 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1273_466 = zext i11 %sext_ln1273_186"   --->   Operation 275 'zext' 'zext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.23ns)   --->   "%r_V_452 = mul i10 %zext_ln1273_463, i10 13"   --->   Operation 276 'mul' 'r_V_452' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_452, i32 1, i32 9"   --->   Operation 277 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i9 %mult_V_197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 278 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1273_467 = zext i6 %data_V_128"   --->   Operation 279 'zext' 'zext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1273_468 = zext i6 %data_V_128"   --->   Operation 280 'zext' 'zext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1273_469 = zext i6 %data_V_128"   --->   Operation 281 'zext' 'zext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1273_470 = zext i6 %data_V_128"   --->   Operation 282 'zext' 'zext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%r_V_453 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_128, i1 0"   --->   Operation 283 'bitconcatenate' 'r_V_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1270_26 = zext i7 %r_V_453"   --->   Operation 284 'zext' 'zext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_128, i4 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1273_471 = zext i10 %shl_ln1273_177"   --->   Operation 286 'zext' 'zext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_128, i2 0"   --->   Operation 287 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1273_472 = zext i8 %shl_ln1273_178"   --->   Operation 288 'zext' 'zext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1273_473 = zext i8 %shl_ln1273_178"   --->   Operation 289 'zext' 'zext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.72ns)   --->   "%r_V_454 = add i11 %zext_ln1273_471, i11 %zext_ln1273_473"   --->   Operation 290 'add' 'r_V_454' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_454, i32 1, i32 10"   --->   Operation 291 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i10 %mult_V_199" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 292 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.72ns)   --->   "%r_V_455 = add i11 %zext_ln1273_471, i11 %zext_ln1270_26"   --->   Operation 293 'add' 'r_V_455' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_455, i32 1, i32 10"   --->   Operation 294 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i10 %mult_V_200" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 295 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.70ns)   --->   "%r_V_456 = add i9 %zext_ln1273_472, i9 %zext_ln1273_468"   --->   Operation 296 'add' 'r_V_456' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_456, i32 1, i32 8"   --->   Operation 297 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln818_65 = zext i8 %mult_V_201"   --->   Operation 298 'zext' 'zext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.23ns)   --->   "%r_V_457 = mul i11 %zext_ln1273_467, i11 22"   --->   Operation 299 'mul' 'r_V_457' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_457, i32 1, i32 10"   --->   Operation 300 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i10 %mult_V_202" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 301 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.70ns)   --->   "%r_V_458 = sub i9 0, i9 %zext_ln1273_472"   --->   Operation 302 'sub' 'r_V_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln818_218 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_458, i32 1, i32 8"   --->   Operation 303 'partselect' 'trunc_ln818_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i8 %trunc_ln818_218"   --->   Operation 304 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_128, i3 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1273_474 = zext i9 %shl_ln1273_179"   --->   Operation 306 'zext' 'zext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.71ns)   --->   "%r_V_459 = sub i10 %zext_ln1273_474, i10 %zext_ln1273_469"   --->   Operation 307 'sub' 'r_V_459' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_459, i32 1, i32 9"   --->   Operation 308 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i9 %trunc_ln818_219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 309 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i11 %sext_ln70_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 310 'zext' 'zext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1273_73 = zext i6 %data_V_129"   --->   Operation 311 'zext' 'zext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1273_475 = zext i6 %data_V_129"   --->   Operation 312 'zext' 'zext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_203 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_129, i3 0"   --->   Operation 313 'bitconcatenate' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1273_476 = zext i9 %mult_V_203"   --->   Operation 314 'zext' 'zext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_129, i1 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1273_477 = zext i7 %shl_ln1273_180"   --->   Operation 316 'zext' 'zext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.71ns)   --->   "%r_V_460 = sub i10 %zext_ln1273_476, i10 %zext_ln1273_477"   --->   Operation 317 'sub' 'r_V_460' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_460, i32 1, i32 9"   --->   Operation 318 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i9 %trunc_ln818_220" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 319 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i11 %sext_ln17_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 320 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1273_478 = zext i11 %sext_ln17_53"   --->   Operation 321 'zext' 'zext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%r_V_461 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_129, i4 0"   --->   Operation 322 'bitconcatenate' 'r_V_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1270_27 = zext i10 %r_V_461"   --->   Operation 323 'zext' 'zext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i9 %mult_V_203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 324 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_129, i2 0"   --->   Operation 325 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1273_479 = zext i8 %shl_ln1273_181"   --->   Operation 326 'zext' 'zext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.72ns)   --->   "%r_V_462 = sub i11 %zext_ln1273_479, i11 %zext_ln1270_27"   --->   Operation 327 'sub' 'r_V_462' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_462, i32 1, i32 10"   --->   Operation 328 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i10 %trunc_ln818_221"   --->   Operation 329 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.72ns)   --->   "%sub_ln1273_241 = sub i11 0, i11 %zext_ln1270_27"   --->   Operation 330 'sub' 'sub_ln1273_241' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i11 %sub_ln1273_241"   --->   Operation 331 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.73ns)   --->   "%r_V_463 = sub i12 %sext_ln1273_42, i12 %zext_ln1273_73"   --->   Operation 332 'sub' 'r_V_463' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_463, i32 1, i32 11"   --->   Operation 333 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i11 %mult_V_204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.71ns)   --->   "%sub_ln1273_243 = sub i10 0, i10 %zext_ln1273_476"   --->   Operation 335 'sub' 'sub_ln1273_243' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i10 %sub_ln1273_243"   --->   Operation 336 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.72ns)   --->   "%r_V_464 = sub i11 %sext_ln1273_43, i11 %zext_ln1273_475"   --->   Operation 337 'sub' 'r_V_464' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_464, i32 1, i32 10"   --->   Operation 338 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1273_74 = zext i6 %data_V_130"   --->   Operation 339 'zext' 'zext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_480 = zext i6 %data_V_130"   --->   Operation 340 'zext' 'zext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%r_V_465 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_130, i4 0"   --->   Operation 341 'bitconcatenate' 'r_V_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1270_28 = zext i10 %r_V_465"   --->   Operation 342 'zext' 'zext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_205 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_130, i3 0"   --->   Operation 343 'bitconcatenate' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i9 %mult_V_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 344 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (1.23ns)   --->   "%r_V_466 = mul i12 %zext_ln1273_74, i12 4077"   --->   Operation 345 'mul' 'r_V_466' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_466, i32 1, i32 11"   --->   Operation 346 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i11 %mult_V_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 347 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_130, i1 0"   --->   Operation 348 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1273_481 = zext i7 %shl_ln1273_182"   --->   Operation 349 'zext' 'zext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1273_482 = zext i7 %shl_ln1273_182"   --->   Operation 350 'zext' 'zext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.72ns)   --->   "%r_V_467 = sub i11 %zext_ln1270_28, i11 %zext_ln1273_482"   --->   Operation 351 'sub' 'r_V_467' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_467, i32 1, i32 10"   --->   Operation 352 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i10 %trunc_ln818_223"   --->   Operation 353 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1273_483 = zext i11 %sext_ln1273_189"   --->   Operation 354 'zext' 'zext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.72ns)   --->   "%r_V_468 = sub i11 %zext_ln1270_28, i11 %zext_ln1273_480"   --->   Operation 355 'sub' 'r_V_468' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_468, i32 1, i32 10"   --->   Operation 356 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i10 %trunc_ln818_224" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i11 %sext_ln17_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 358 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1273_484 = zext i9 %mult_V_205"   --->   Operation 359 'zext' 'zext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.71ns)   --->   "%r_V_469 = sub i10 %zext_ln1273_484, i10 %zext_ln1273_481"   --->   Operation 360 'sub' 'r_V_469' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_469, i32 1, i32 9"   --->   Operation 361 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i9 %trunc_ln818_225"   --->   Operation 362 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln818_66 = zext i11 %sext_ln818_28"   --->   Operation 363 'zext' 'zext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i5 %mult_V_207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 364 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.72ns)   --->   "%r_V_470 = add i11 %zext_ln1270_28, i11 %zext_ln1273_480"   --->   Operation 365 'add' 'r_V_470' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_470, i32 1, i32 10"   --->   Operation 366 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i10 %mult_V_208" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 367 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (1.23ns)   --->   "%r_V_471 = mul i11 %zext_ln1273_480, i11 2037"   --->   Operation 368 'mul' 'r_V_471' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_471, i32 1, i32 10"   --->   Operation 369 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_130, i5 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1273_485 = zext i11 %shl_ln1273_183"   --->   Operation 371 'zext' 'zext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_130, i2 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1273_486 = zext i8 %shl_ln1273_184"   --->   Operation 373 'zext' 'zext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.73ns)   --->   "%r_V_472 = sub i12 %zext_ln1273_486, i12 %zext_ln1273_485"   --->   Operation 374 'sub' 'r_V_472' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_472, i32 1, i32 11"   --->   Operation 375 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i11 %mult_V_209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 376 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.73ns)   --->   "%r_V_473 = sub i12 %zext_ln1273_485, i12 %zext_ln1273_74"   --->   Operation 377 'sub' 'r_V_473' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_473, i32 1, i32 11"   --->   Operation 378 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.73ns)   --->   "%r_V_474 = sub i12 %zext_ln1273_485, i12 %zext_ln17_124"   --->   Operation 379 'sub' 'r_V_474' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_474, i32 1, i32 11"   --->   Operation 380 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln818_67 = zext i11 %mult_V_211"   --->   Operation 381 'zext' 'zext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1273_487 = zext i6 %data_V_131"   --->   Operation 382 'zext' 'zext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1273_488 = zext i6 %data_V_131"   --->   Operation 383 'zext' 'zext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_131, i4 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1273_489 = zext i10 %shl_ln1273_185"   --->   Operation 385 'zext' 'zext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.72ns)   --->   "%r_V_475 = sub i11 %zext_ln1273_489, i11 %zext_ln1273_487"   --->   Operation 386 'sub' 'r_V_475' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_475, i32 1, i32 10"   --->   Operation 387 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i10 %trunc_ln818_227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 388 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i11 %sext_ln17_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 389 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_131, i1 0"   --->   Operation 390 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1273_490 = zext i7 %shl_ln1273_186"   --->   Operation 391 'zext' 'zext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln1273_491 = zext i7 %shl_ln1273_186"   --->   Operation 392 'zext' 'zext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.72ns)   --->   "%r_V_476 = sub i11 %zext_ln1273_489, i11 %zext_ln1273_491"   --->   Operation 393 'sub' 'r_V_476' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_476, i32 1, i32 10"   --->   Operation 394 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_131, i3 0"   --->   Operation 395 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1273_492 = zext i9 %shl_ln1273_187"   --->   Operation 396 'zext' 'zext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.71ns)   --->   "%r_V_477 = add i10 %zext_ln1273_492, i10 %zext_ln1273_490"   --->   Operation 397 'add' 'r_V_477' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_477, i32 1, i32 9"   --->   Operation 398 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i9 %mult_V_212" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (1.23ns)   --->   "%r_V_478 = mul i11 %zext_ln1273_487, i11 19"   --->   Operation 400 'mul' 'r_V_478' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_478, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_131, i2 0"   --->   Operation 402 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1273_493 = zext i8 %shl_ln1273_188"   --->   Operation 403 'zext' 'zext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.70ns)   --->   "%sub_ln1273_253 = sub i9 0, i9 %zext_ln1273_493"   --->   Operation 404 'sub' 'sub_ln1273_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (1.23ns)   --->   "%r_V_480 = mul i10 %zext_ln1273_488, i10 13"   --->   Operation 405 'mul' 'r_V_480' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_480, i32 1, i32 9"   --->   Operation 406 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i9 %mult_V_213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 407 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_494 = zext i6 %data_V_132"   --->   Operation 408 'zext' 'zext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1273_495 = zext i6 %data_V_132"   --->   Operation 409 'zext' 'zext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_132, i3 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1273_496 = zext i9 %shl_ln1273_189"   --->   Operation 411 'zext' 'zext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.71ns)   --->   "%sub_ln1273_255 = sub i10 0, i10 %zext_ln1273_496"   --->   Operation 412 'sub' 'sub_ln1273_255' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i10 %sub_ln1273_255"   --->   Operation 413 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_132, i1 0"   --->   Operation 414 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1273_497 = zext i7 %shl_ln1273_190"   --->   Operation 415 'zext' 'zext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.72ns)   --->   "%r_V_481 = sub i11 %sext_ln1273_45, i11 %zext_ln1273_497"   --->   Operation 416 'sub' 'r_V_481' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_481, i32 1, i32 10"   --->   Operation 417 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_132, i4 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln1273_498 = zext i10 %shl_ln1273_191"   --->   Operation 419 'zext' 'zext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.72ns)   --->   "%r_V_482 = add i11 %zext_ln1273_498, i11 %zext_ln1273_497"   --->   Operation 420 'add' 'r_V_482' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_482, i32 1, i32 10"   --->   Operation 421 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln818_68 = zext i10 %mult_V_214"   --->   Operation 422 'zext' 'zext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_132, i2 0"   --->   Operation 423 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1273_499 = zext i8 %shl_ln1273_192"   --->   Operation 424 'zext' 'zext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.72ns)   --->   "%r_V_483 = sub i11 %zext_ln1273_498, i11 %zext_ln1273_499"   --->   Operation 425 'sub' 'r_V_483' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_483, i32 1, i32 10"   --->   Operation 426 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.71ns)   --->   "%r_V_484 = sub i10 %zext_ln1273_496, i10 %zext_ln1273_495"   --->   Operation 427 'sub' 'r_V_484' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_484, i32 1, i32 9"   --->   Operation 428 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.72ns)   --->   "%r_V_485 = sub i11 %zext_ln1273_497, i11 %zext_ln1273_498"   --->   Operation 429 'sub' 'r_V_485' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_485, i32 1, i32 10"   --->   Operation 430 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i10 %trunc_ln818_233"   --->   Operation 431 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (1.23ns)   --->   "%r_V_486 = mul i11 %zext_ln1273_494, i11 26"   --->   Operation 432 'mul' 'r_V_486' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_486, i32 1, i32 10"   --->   Operation 433 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i10 %mult_V_215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 434 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.71ns)   --->   "%r_V_487 = add i10 %zext_ln1273_496, i10 %zext_ln1273_495"   --->   Operation 435 'add' 'r_V_487' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_487, i32 1, i32 9"   --->   Operation 436 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i9 %mult_V_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 437 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.72ns)   --->   "%r_V_488 = sub i11 %zext_ln1273_498, i11 %zext_ln1273_494"   --->   Operation 438 'sub' 'r_V_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_488, i32 1, i32 10"   --->   Operation 439 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1273_502 = zext i6 %data_V_133"   --->   Operation 440 'zext' 'zext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_133, i5 0"   --->   Operation 441 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1273_503 = zext i11 %shl_ln1273_193"   --->   Operation 442 'zext' 'zext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_133, i3 0"   --->   Operation 443 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1273_504 = zext i9 %shl_ln1273_194"   --->   Operation 444 'zext' 'zext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1273_505 = zext i9 %shl_ln1273_194"   --->   Operation 445 'zext' 'zext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.73ns)   --->   "%r_V_489 = sub i12 %zext_ln1273_503, i12 %zext_ln1273_504"   --->   Operation 446 'sub' 'r_V_489' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_489, i32 1, i32 11"   --->   Operation 447 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.71ns)   --->   "%r_V_490 = add i10 %zext_ln1273_505, i10 %zext_ln1273_501"   --->   Operation 448 'add' 'r_V_490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_490, i32 1, i32 9"   --->   Operation 449 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i9 %mult_V_218" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 450 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_133, i4 0"   --->   Operation 451 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1273_506 = zext i10 %shl_ln1273_195"   --->   Operation 452 'zext' 'zext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.72ns)   --->   "%r_V_491 = add i11 %zext_ln1273_506, i11 %zext_ln1273_502"   --->   Operation 453 'add' 'r_V_491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_491, i32 1, i32 10"   --->   Operation 454 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln818_69 = zext i10 %mult_V_219"   --->   Operation 455 'zext' 'zext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1273_507 = zext i6 %data_V_134"   --->   Operation 456 'zext' 'zext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1273_508 = zext i6 %data_V_134"   --->   Operation 457 'zext' 'zext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.23ns)   --->   "%r_V_493 = mul i11 %zext_ln1273_508, i11 27"   --->   Operation 458 'mul' 'r_V_493' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_493, i32 1, i32 10"   --->   Operation 459 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i10 %mult_V_220" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 460 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%r_V_498 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_134, i3 0"   --->   Operation 461 'bitconcatenate' 'r_V_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln1273_509 = zext i9 %r_V_498"   --->   Operation 462 'zext' 'zext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1273_510 = zext i9 %r_V_498"   --->   Operation 463 'zext' 'zext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.71ns)   --->   "%r_V_494 = add i10 %zext_ln1273_510, i10 %zext_ln1273_507"   --->   Operation 464 'add' 'r_V_494' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_494, i32 1, i32 9"   --->   Operation 465 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln818_70 = zext i9 %mult_V_221"   --->   Operation 466 'zext' 'zext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i9 %mult_V_221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 467 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%r_V_617 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_134, i1 0"   --->   Operation 468 'bitconcatenate' 'r_V_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i7 %r_V_617" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i7 %r_V_617" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 470 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_134, i5 0"   --->   Operation 471 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1273_511 = zext i11 %shl_ln1273_196"   --->   Operation 472 'zext' 'zext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.73ns)   --->   "%r_V_495 = sub i12 %zext_ln1273_509, i12 %zext_ln1273_511"   --->   Operation 473 'sub' 'r_V_495' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_495, i32 1, i32 11"   --->   Operation 474 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_134, i4 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1273_512 = zext i10 %shl_ln1273_197"   --->   Operation 476 'zext' 'zext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.72ns)   --->   "%sub_ln1273_263 = sub i11 0, i11 %zext_ln1273_512"   --->   Operation 477 'sub' 'sub_ln1273_263' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i11 %sub_ln1273_263"   --->   Operation 478 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln1273_513 = zext i7 %r_V_617"   --->   Operation 479 'zext' 'zext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1273_514 = zext i7 %r_V_617"   --->   Operation 480 'zext' 'zext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.73ns)   --->   "%r_V_496 = sub i12 %sext_ln1273_46, i12 %zext_ln1273_513"   --->   Operation 481 'sub' 'r_V_496' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_496, i32 1, i32 11"   --->   Operation 482 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i11 %mult_V_224" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 483 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (1.23ns)   --->   "%r_V_497 = mul i11 %zext_ln1273_508, i11 22"   --->   Operation 484 'mul' 'r_V_497' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_497, i32 1, i32 10"   --->   Operation 485 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln818_71 = zext i10 %mult_V_225"   --->   Operation 486 'zext' 'zext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_226 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_134, i2 0"   --->   Operation 487 'bitconcatenate' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i8 %mult_V_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 488 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (1.23ns)   --->   "%r_V_499 = mul i11 %zext_ln1273_508, i11 25"   --->   Operation 489 'mul' 'r_V_499' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_499, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 490 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (1.23ns)   --->   "%r_V_500 = mul i11 %zext_ln1273_508, i11 2035"   --->   Operation 491 'mul' 'r_V_500' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_500, i32 1, i32 10"   --->   Operation 492 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i10 %trunc_ln818_235"   --->   Operation 493 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (1.23ns)   --->   "%r_V_501 = mul i11 %zext_ln1273_508, i11 26"   --->   Operation 494 'mul' 'r_V_501' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_501, i32 1, i32 10"   --->   Operation 495 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i10 %mult_V_227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 496 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (1.23ns)   --->   "%r_V_502 = mul i11 %zext_ln1273_508, i11 19"   --->   Operation 497 'mul' 'r_V_502' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_502, i32 1, i32 10"   --->   Operation 498 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln818_72 = zext i10 %mult_V_228"   --->   Operation 499 'zext' 'zext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.72ns)   --->   "%r_V_503 = sub i11 %zext_ln1273_514, i11 %zext_ln1273_512"   --->   Operation 500 'sub' 'r_V_503' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_503, i32 1, i32 10"   --->   Operation 501 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i10 %trunc_ln818_236"   --->   Operation 502 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln1273_515 = zext i6 %data_V_135"   --->   Operation 503 'zext' 'zext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1273_516 = zext i6 %data_V_135"   --->   Operation 504 'zext' 'zext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1273_517 = zext i6 %data_V_135"   --->   Operation 505 'zext' 'zext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1273_518 = zext i6 %data_V_135"   --->   Operation 506 'zext' 'zext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_135, i2 0"   --->   Operation 507 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1273_519 = zext i8 %shl_ln1273_198"   --->   Operation 508 'zext' 'zext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1273_520 = zext i8 %shl_ln1273_198"   --->   Operation 509 'zext' 'zext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.70ns)   --->   "%sub_ln1273_266 = sub i9 0, i9 %zext_ln1273_520"   --->   Operation 510 'sub' 'sub_ln1273_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i9 %sub_ln1273_266"   --->   Operation 511 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.71ns)   --->   "%r_V_504 = sub i10 %sext_ln1273_47, i10 %zext_ln1273_518"   --->   Operation 512 'sub' 'r_V_504' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_504, i32 1, i32 9"   --->   Operation 513 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i9 %trunc_ln818_237"   --->   Operation 514 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.70ns)   --->   "%r_V_505 = add i9 %zext_ln1273_520, i9 %zext_ln1273_517"   --->   Operation 515 'add' 'r_V_505' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_505, i32 1, i32 8"   --->   Operation 516 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i8 %mult_V_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 517 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_135, i3 0"   --->   Operation 518 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1273_521 = zext i9 %shl_ln1273_199"   --->   Operation 519 'zext' 'zext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.71ns)   --->   "%r_V_506 = sub i10 %zext_ln1273_521, i10 %zext_ln1273_518"   --->   Operation 520 'sub' 'r_V_506' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_506, i32 1, i32 9"   --->   Operation 521 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i9 %trunc_ln818_238"   --->   Operation 522 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1273_522 = zext i11 %sext_ln1273_195"   --->   Operation 523 'zext' 'zext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_135, i4 0"   --->   Operation 524 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1273_523 = zext i10 %shl_ln1273_200"   --->   Operation 525 'zext' 'zext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.72ns)   --->   "%r_V_507 = add i11 %zext_ln1273_523, i11 %zext_ln1273_516"   --->   Operation 526 'add' 'r_V_507' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_507, i32 1, i32 10"   --->   Operation 527 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.72ns)   --->   "%r_V_508 = add i11 %zext_ln1273_523, i11 %zext_ln1273_519"   --->   Operation 528 'add' 'r_V_508' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_508, i32 1, i32 10"   --->   Operation 529 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i10 %mult_V_232" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 530 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.70ns)   --->   "%r_V_509 = sub i7 0, i7 %zext_ln1273_515"   --->   Operation 531 'sub' 'r_V_509' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_509, i32 1, i32 6"   --->   Operation 532 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1273_524 = zext i6 %data_V_136"   --->   Operation 533 'zext' 'zext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln1273_525 = zext i6 %data_V_136"   --->   Operation 534 'zext' 'zext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_136, i3 0"   --->   Operation 535 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1273_526 = zext i9 %shl_ln1273_201"   --->   Operation 536 'zext' 'zext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.71ns)   --->   "%r_V_510 = sub i10 %zext_ln1273_526, i10 %zext_ln1273_524"   --->   Operation 537 'sub' 'r_V_510' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_510, i32 1, i32 9"   --->   Operation 538 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%r_V_513 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_136, i2 0"   --->   Operation 539 'bitconcatenate' 'r_V_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1273_527 = zext i8 %r_V_513"   --->   Operation 540 'zext' 'zext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.70ns)   --->   "%r_V_511 = add i9 %zext_ln1273_527, i9 %zext_ln1273_525"   --->   Operation 541 'add' 'r_V_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_511, i32 1, i32 8"   --->   Operation 542 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln818_74 = zext i8 %mult_V_234"   --->   Operation 543 'zext' 'zext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_299 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_136, i1 0"   --->   Operation 544 'bitconcatenate' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln1273_528 = zext i7 %mult_V_299"   --->   Operation 545 'zext' 'zext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1273_529 = zext i7 %mult_V_299"   --->   Operation 546 'zext' 'zext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.70ns)   --->   "%r_V_512 = sub i8 0, i8 %zext_ln1273_529"   --->   Operation 547 'sub' 'r_V_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_512, i32 1, i32 7"   --->   Operation 548 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i7 %trunc_ln818_240"   --->   Operation 549 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i7 %mult_V_299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 550 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (1.23ns)   --->   "%r_V_515 = mul i10 %zext_ln1273_524, i10 11"   --->   Operation 551 'mul' 'r_V_515' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_515, i32 1, i32 9"   --->   Operation 552 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i9 %mult_V_237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 553 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.71ns)   --->   "%r_V_516 = add i10 %zext_ln1273_526, i10 %zext_ln1273_528"   --->   Operation 554 'add' 'r_V_516' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_516, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 555 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1273_530 = zext i6 %data_V_137"   --->   Operation 556 'zext' 'zext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1273_531 = zext i6 %data_V_137"   --->   Operation 557 'zext' 'zext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln1273_532 = zext i6 %data_V_137"   --->   Operation 558 'zext' 'zext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (1.23ns)   --->   "%r_V_517 = mul i11 %zext_ln1273_532, i11 26"   --->   Operation 559 'mul' 'r_V_517' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_517, i32 1, i32 10"   --->   Operation 560 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_137, i3 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1273_533 = zext i9 %shl_ln1273_202"   --->   Operation 562 'zext' 'zext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.71ns)   --->   "%sub_ln1273_272 = sub i10 0, i10 %zext_ln1273_533"   --->   Operation 563 'sub' 'sub_ln1273_272' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i10 %sub_ln1273_272"   --->   Operation 564 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_137, i1 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln1273_534 = zext i7 %shl_ln1273_203"   --->   Operation 566 'zext' 'zext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.72ns)   --->   "%r_V_518 = sub i11 %sext_ln1273_48, i11 %zext_ln1273_534"   --->   Operation 567 'sub' 'r_V_518' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_518, i32 1, i32 10"   --->   Operation 568 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i10 %trunc_ln818_241"   --->   Operation 569 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.71ns)   --->   "%r_V_519 = sub i10 %zext_ln1273_533, i10 %zext_ln1273_530"   --->   Operation 570 'sub' 'r_V_519' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_519, i32 1, i32 9"   --->   Operation 571 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_137, i2 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1273_535 = zext i8 %shl_ln1273_204"   --->   Operation 573 'zext' 'zext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.70ns)   --->   "%r_V_520 = add i9 %zext_ln1273_535, i9 %zext_ln1273_531"   --->   Operation 574 'add' 'r_V_520' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_520, i32 1, i32 8"   --->   Operation 575 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln818_78 = zext i8 %mult_V_240"   --->   Operation 576 'zext' 'zext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1273_82 = zext i6 %data_V_138"   --->   Operation 577 'zext' 'zext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1273_536 = zext i6 %data_V_138"   --->   Operation 578 'zext' 'zext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (1.23ns)   --->   "%r_V_521 = mul i12 %zext_ln1273_82, i12 4069"   --->   Operation 579 'mul' 'r_V_521' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_521, i32 1, i32 11"   --->   Operation 580 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i11 %mult_V_241" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 581 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln1273_83 = zext i6 %data_V_139"   --->   Operation 582 'zext' 'zext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1273_537 = zext i6 %data_V_139"   --->   Operation 583 'zext' 'zext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln1273_538 = zext i6 %data_V_139"   --->   Operation 584 'zext' 'zext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1273_539 = zext i6 %data_V_139"   --->   Operation 585 'zext' 'zext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (1.23ns)   --->   "%r_V_522 = mul i12 %zext_ln1273_83, i12 4071"   --->   Operation 586 'mul' 'r_V_522' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_522, i32 1, i32 11"   --->   Operation 587 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i11 %mult_V_242" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 588 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_139, i3 0"   --->   Operation 589 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1273_540 = zext i9 %shl_ln1273_205"   --->   Operation 590 'zext' 'zext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_243 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_139, i1 0"   --->   Operation 591 'bitconcatenate' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1273_542 = zext i7 %mult_V_243"   --->   Operation 592 'zext' 'zext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.71ns)   --->   "%r_V_523 = add i10 %zext_ln1273_540, i10 %zext_ln1273_542"   --->   Operation 593 'add' 'r_V_523' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_523, i32 1, i32 9"   --->   Operation 594 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln818_79 = zext i9 %mult_V_244"   --->   Operation 595 'zext' 'zext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (1.23ns)   --->   "%r_V_525 = mul i11 %zext_ln1273_539, i11 21"   --->   Operation 596 'mul' 'r_V_525' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_525, i32 1, i32 10"   --->   Operation 597 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_139, i4 0"   --->   Operation 598 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1273_545 = zext i10 %shl_ln1273_207"   --->   Operation 599 'zext' 'zext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (1.23ns)   --->   "%r_V_527 = mul i11 %zext_ln1273_539, i11 2037"   --->   Operation 600 'mul' 'r_V_527' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_527, i32 1, i32 10"   --->   Operation 601 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i10 %trunc_ln818_244"   --->   Operation 602 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.72ns)   --->   "%r_V_529 = sub i11 %zext_ln1273_539, i11 %zext_ln1273_545"   --->   Operation 603 'sub' 'r_V_529' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_529, i32 1, i32 10"   --->   Operation 604 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i10 %trunc_ln818_246"   --->   Operation 605 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.71ns)   --->   "%r_V_530 = sub i10 %zext_ln1273_537, i10 %zext_ln1273_540"   --->   Operation 606 'sub' 'r_V_530' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_530, i32 1, i32 9"   --->   Operation 607 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (1.23ns)   --->   "%r_V_531 = mul i10 %zext_ln1273_537, i10 11"   --->   Operation 608 'mul' 'r_V_531' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_531, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 609 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.70ns)   --->   "%r_V_533 = sub i7 0, i7 %zext_ln1273_538"   --->   Operation 610 'sub' 'r_V_533' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_533, i32 1, i32 6"   --->   Operation 611 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln70_44 = sext i6 %trunc_ln818_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 612 'sext' 'sext_ln70_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1273_84 = zext i6 %data_V_140"   --->   Operation 613 'zext' 'zext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln1273_547 = zext i6 %data_V_140"   --->   Operation 614 'zext' 'zext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1273_548 = zext i6 %data_V_140"   --->   Operation 615 'zext' 'zext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (1.23ns)   --->   "%r_V_534 = mul i12 %zext_ln1273_84, i12 4069"   --->   Operation 616 'mul' 'r_V_534' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_534, i32 1, i32 11"   --->   Operation 617 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%r_V_535 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_140, i1 0"   --->   Operation 618 'bitconcatenate' 'r_V_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1270_29 = zext i7 %r_V_535"   --->   Operation 619 'zext' 'zext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_249 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_140, i2 0"   --->   Operation 620 'bitconcatenate' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1273_549 = zext i8 %mult_V_249"   --->   Operation 621 'zext' 'zext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.70ns)   --->   "%r_V_536 = sub i9 %zext_ln1273_549, i9 %zext_ln1273_548"   --->   Operation 622 'sub' 'r_V_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_536, i32 1, i32 8"   --->   Operation 623 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%r_V_537 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_140, i3 0"   --->   Operation 624 'bitconcatenate' 'r_V_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1270_30 = zext i9 %r_V_537"   --->   Operation 625 'zext' 'zext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i8 %mult_V_249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.70ns)   --->   "%sub_ln1273_280 = sub i9 0, i9 %zext_ln1273_549"   --->   Operation 627 'sub' 'sub_ln1273_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i9 %sub_ln1273_280"   --->   Operation 628 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.71ns)   --->   "%r_V_538 = sub i10 %sext_ln1273_49, i10 %zext_ln1273_547"   --->   Operation 629 'sub' 'r_V_538' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_538, i32 1, i32 9"   --->   Operation 630 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i9 %trunc_ln818_250"   --->   Operation 631 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.71ns)   --->   "%sub_ln1273_282 = sub i10 0, i10 %zext_ln1270_30"   --->   Operation 632 'sub' 'sub_ln1273_282' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i10 %sub_ln1273_282"   --->   Operation 633 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.72ns)   --->   "%r_V_539 = sub i11 %sext_ln1273_50, i11 %zext_ln1270_29"   --->   Operation 634 'sub' 'r_V_539' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_539, i32 1, i32 10"   --->   Operation 635 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln70_45 = sext i10 %trunc_ln818_251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 636 'sext' 'sext_ln70_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1273_85 = zext i6 %data_V_141"   --->   Operation 637 'zext' 'zext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1273_551 = zext i6 %data_V_141"   --->   Operation 638 'zext' 'zext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%r_V_540 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_141, i4 0"   --->   Operation 639 'bitconcatenate' 'r_V_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln1270_31 = zext i10 %r_V_540"   --->   Operation 640 'zext' 'zext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (1.23ns)   --->   "%r_V_541 = mul i12 %zext_ln1273_85, i12 4074"   --->   Operation 641 'mul' 'r_V_541' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_541, i32 1, i32 11"   --->   Operation 642 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i11 %mult_V_251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 643 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_141, i1 0"   --->   Operation 644 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1273_552 = zext i7 %shl_ln1273_208"   --->   Operation 645 'zext' 'zext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.72ns)   --->   "%r_V_542 = add i11 %zext_ln1270_31, i11 %zext_ln1273_552"   --->   Operation 646 'add' 'r_V_542' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_542, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 647 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_141, i2 0"   --->   Operation 648 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1273_554 = zext i8 %shl_ln1273_209"   --->   Operation 649 'zext' 'zext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.70ns)   --->   "%r_V_543 = add i9 %zext_ln1273_554, i9 %zext_ln1273_551"   --->   Operation 650 'add' 'r_V_543' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_543, i32 1, i32 8"   --->   Operation 651 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln818_80 = zext i8 %mult_V_252"   --->   Operation 652 'zext' 'zext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1273_556 = zext i6 %data_V_142"   --->   Operation 653 'zext' 'zext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln1273_557 = zext i6 %data_V_142"   --->   Operation 654 'zext' 'zext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1273_558 = zext i6 %data_V_142"   --->   Operation 655 'zext' 'zext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_142, i2 0"   --->   Operation 656 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1273_562 = zext i8 %shl_ln1273_213"   --->   Operation 657 'zext' 'zext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.70ns)   --->   "%sub_ln1273_287 = sub i9 0, i9 %zext_ln1273_562"   --->   Operation 658 'sub' 'sub_ln1273_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i9 %sub_ln1273_287"   --->   Operation 659 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.71ns)   --->   "%r_V_547 = sub i10 %sext_ln1273_51, i10 %zext_ln1273_556"   --->   Operation 660 'sub' 'r_V_547' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_547, i32 1, i32 9"   --->   Operation 661 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i9 %trunc_ln818_252"   --->   Operation 662 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.70ns)   --->   "%r_V_549 = sub i9 %zext_ln1273_562, i9 %zext_ln1273_557"   --->   Operation 663 'sub' 'r_V_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln818_254 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_549, i32 1, i32 8"   --->   Operation 664 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (1.23ns)   --->   "%r_V_551 = mul i11 %zext_ln1273_558, i11 26"   --->   Operation 665 'mul' 'r_V_551' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_551, i32 1, i32 10"   --->   Operation 666 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln818_81 = zext i10 %mult_V_257"   --->   Operation 667 'zext' 'zext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln1273_566 = zext i6 %data_V_143"   --->   Operation 668 'zext' 'zext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1273_567 = zext i6 %data_V_143"   --->   Operation 669 'zext' 'zext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_143, i2 0"   --->   Operation 670 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln1273_570 = zext i8 %shl_ln1273_216"   --->   Operation 671 'zext' 'zext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.70ns)   --->   "%r_V_553 = sub i9 %zext_ln1273_567, i9 %zext_ln1273_570"   --->   Operation 672 'sub' 'r_V_553' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln818_255 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_553, i32 1, i32 8"   --->   Operation 673 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i8 %trunc_ln818_255"   --->   Operation 674 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_143, i4 0"   --->   Operation 675 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1273_571 = zext i10 %shl_ln1273_217"   --->   Operation 676 'zext' 'zext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_143, i1 0"   --->   Operation 677 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1273_573 = zext i7 %shl_ln1273_218"   --->   Operation 678 'zext' 'zext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.72ns)   --->   "%r_V_554 = add i11 %zext_ln1273_571, i11 %zext_ln1273_573"   --->   Operation 679 'add' 'r_V_554' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_554, i32 1, i32 10"   --->   Operation 680 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i10 %mult_V_259" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 681 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (1.23ns)   --->   "%r_V_556 = mul i10 %zext_ln1273_566, i10 11"   --->   Operation 682 'mul' 'r_V_556' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_556, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 683 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i5 %mult_V_262" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 684 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%mult_V_264 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_144, i3 0"   --->   Operation 685 'bitconcatenate' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln17_162 = zext i9 %mult_V_264" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 686 'zext' 'zext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i6 %data_V_145"   --->   Operation 687 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1273_578 = zext i6 %data_V_145"   --->   Operation 688 'zext' 'zext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%mult_V_269 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_145, i3 0"   --->   Operation 689 'bitconcatenate' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1273_580 = zext i9 %mult_V_269"   --->   Operation 690 'zext' 'zext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_145, i1 0"   --->   Operation 691 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln1273_581 = zext i7 %shl_ln1273_220"   --->   Operation 692 'zext' 'zext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.71ns)   --->   "%r_V_565 = add i10 %zext_ln1273_580, i10 %zext_ln1273_581"   --->   Operation 693 'add' 'r_V_565' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_565, i32 1, i32 9"   --->   Operation 694 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln818_83 = zext i9 %mult_V_270"   --->   Operation 695 'zext' 'zext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_145, i2 0"   --->   Operation 696 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1273_582 = zext i8 %shl_ln1273_221"   --->   Operation 697 'zext' 'zext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.70ns)   --->   "%r_V_566 = sub i9 0, i9 %zext_ln1273_582"   --->   Operation 698 'sub' 'r_V_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_566, i32 1, i32 8"   --->   Operation 699 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (1.23ns)   --->   "%r_V_567 = mul i12 %zext_ln1273_89, i12 4073"   --->   Operation 700 'mul' 'r_V_567' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_567, i32 1, i32 11"   --->   Operation 701 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i11 %mult_V_271" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 702 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.70ns)   --->   "%r_V_572 = add i9 %zext_ln1273_582, i9 %zext_ln1273_578"   --->   Operation 703 'add' 'r_V_572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_572, i32 1, i32 8"   --->   Operation 704 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln818_85 = zext i8 %mult_V_273"   --->   Operation 705 'zext' 'zext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i6 %data_V_146"   --->   Operation 706 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln1273_585 = zext i6 %data_V_146"   --->   Operation 707 'zext' 'zext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1273_586 = zext i6 %data_V_146"   --->   Operation 708 'zext' 'zext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_146, i2 0"   --->   Operation 709 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1273_587 = zext i8 %shl_ln1273_223"   --->   Operation 710 'zext' 'zext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1273_588 = zext i8 %shl_ln1273_223"   --->   Operation 711 'zext' 'zext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.70ns)   --->   "%r_V_573 = add i9 %zext_ln1273_588, i9 %zext_ln1273_585"   --->   Operation 712 'add' 'r_V_573' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_573, i32 1, i32 8"   --->   Operation 713 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln818_86 = zext i8 %mult_V_274"   --->   Operation 714 'zext' 'zext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln17_165 = zext i8 %mult_V_274" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'zext' 'zext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (1.23ns)   --->   "%r_V_574 = mul i11 %zext_ln1273_586, i11 2037"   --->   Operation 716 'mul' 'r_V_574' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln818_261 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_574, i32 1, i32 10"   --->   Operation 717 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i10 %trunc_ln818_261"   --->   Operation 718 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%r_V_578 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_146, i4 0"   --->   Operation 719 'bitconcatenate' 'r_V_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln1273_589 = zext i10 %r_V_578"   --->   Operation 720 'zext' 'zext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.72ns)   --->   "%r_V_575 = sub i11 %zext_ln1273_587, i11 %zext_ln1273_589"   --->   Operation 721 'sub' 'r_V_575' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln818_262 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_575, i32 1, i32 10"   --->   Operation 722 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i10 %trunc_ln818_262"   --->   Operation 723 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_146, i1 0"   --->   Operation 724 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1273_590 = zext i7 %shl_ln1273_224"   --->   Operation 725 'zext' 'zext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.72ns)   --->   "%r_V_576 = add i11 %zext_ln1273_589, i11 %zext_ln1273_590"   --->   Operation 726 'add' 'r_V_576' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_576, i32 1, i32 10"   --->   Operation 727 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (1.23ns)   --->   "%r_V_577 = mul i12 %zext_ln1273_90, i12 4077"   --->   Operation 728 'mul' 'r_V_577' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_577, i32 1, i32 11"   --->   Operation 729 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.70ns)   --->   "%r_V_579 = sub i9 %zext_ln1273_588, i9 %zext_ln1273_585"   --->   Operation 730 'sub' 'r_V_579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln818_263 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_579, i32 1, i32 8"   --->   Operation 731 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i6 %data_V_147"   --->   Operation 732 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln1273_592 = zext i6 %data_V_147"   --->   Operation 733 'zext' 'zext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_147, i4 0"   --->   Operation 734 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln1273_593 = zext i10 %shl_ln1273_225"   --->   Operation 735 'zext' 'zext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_147, i1 0"   --->   Operation 736 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1273_594 = zext i7 %shl_ln1273_226"   --->   Operation 737 'zext' 'zext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.72ns)   --->   "%r_V_580 = sub i11 %zext_ln1273_594, i11 %zext_ln1273_593"   --->   Operation 738 'sub' 'r_V_580' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_580, i32 1, i32 10"   --->   Operation 739 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i10 %trunc_ln818_264"   --->   Operation 740 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (1.23ns)   --->   "%r_V_581 = mul i12 %zext_ln1273_91, i12 4074"   --->   Operation 741 'mul' 'r_V_581' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_581, i32 1, i32 11"   --->   Operation 742 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (1.23ns)   --->   "%r_V_582 = mul i11 %zext_ln1273_592, i11 23"   --->   Operation 743 'mul' 'r_V_582' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_582, i32 1, i32 10"   --->   Operation 744 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (1.23ns)   --->   "%r_V_583 = mul i11 %zext_ln1273_592, i11 2035"   --->   Operation 745 'mul' 'r_V_583' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln818_265 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_583, i32 1, i32 10"   --->   Operation 746 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i10 %trunc_ln818_265"   --->   Operation 747 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.72ns)   --->   "%r_V_584 = sub i11 %zext_ln1273_592, i11 %zext_ln1273_593"   --->   Operation 748 'sub' 'r_V_584' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln818_266 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_584, i32 1, i32 10"   --->   Operation 749 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln17_170 = zext i5 %mult_V_280" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 750 'zext' 'zext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (1.23ns)   --->   "%r_V_585 = mul i11 %zext_ln1273_592, i11 27"   --->   Operation 751 'mul' 'r_V_585' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_585, i32 1, i32 10"   --->   Operation 752 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%r_V_602 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln5, i3 0"   --->   Operation 753 'bitconcatenate' 'r_V_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1273_612 = zext i9 %r_V_602"   --->   Operation 754 'zext' 'zext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.71ns)   --->   "%r_V_597 = sub i10 0, i10 %zext_ln1273_612"   --->   Operation 755 'sub' 'r_V_597' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln818_275 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_597, i32 1, i32 9"   --->   Operation 756 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i9 %trunc_ln818_275"   --->   Operation 757 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%mult_V_287 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln5, i1 0"   --->   Operation 758 'bitconcatenate' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln1273_615 = zext i7 %mult_V_287"   --->   Operation 759 'zext' 'zext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.71ns)   --->   "%r_V_599 = add i10 %zext_ln1273_612, i10 %zext_ln1273_615"   --->   Operation 760 'add' 'r_V_599' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_599, i32 1, i32 9"   --->   Operation 761 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln818_89 = zext i9 %mult_V_288"   --->   Operation 762 'zext' 'zext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln17_175 = zext i7 %mult_V_287" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'zext' 'zext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln1273_618 = zext i6 %trunc_ln1273_s"   --->   Operation 764 'zext' 'zext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1273_s, i2 0"   --->   Operation 765 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1273_620 = zext i8 %shl_ln1273_233"   --->   Operation 766 'zext' 'zext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln1273_621 = zext i8 %shl_ln1273_233"   --->   Operation 767 'zext' 'zext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.70ns)   --->   "%r_V_604 = add i9 %zext_ln1273_621, i9 %zext_ln1273_618"   --->   Operation 768 'add' 'r_V_604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_604, i32 1, i32 8"   --->   Operation 769 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln17_177 = zext i8 %mult_V_293" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 770 'zext' 'zext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln17_178 = zext i8 %mult_V_293" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 771 'zext' 'zext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.70ns)   --->   "%r_V_605 = sub i9 %zext_ln1273_618, i9 %zext_ln1273_621"   --->   Operation 772 'sub' 'r_V_605' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln818_277 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_605, i32 1, i32 8"   --->   Operation 773 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i8 %trunc_ln818_277"   --->   Operation 774 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1273_s, i4 0"   --->   Operation 775 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1273_623 = zext i10 %shl_ln1273_235"   --->   Operation 776 'zext' 'zext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.72ns)   --->   "%r_V_607 = sub i11 %zext_ln1273_620, i11 %zext_ln1273_623"   --->   Operation 777 'sub' 'r_V_607' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln818_278 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_607, i32 1, i32 10"   --->   Operation 778 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i10 %trunc_ln818_278"   --->   Operation 779 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln1273_s, i3 0"   --->   Operation 780 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1273_624 = zext i9 %shl_ln1273_236"   --->   Operation 781 'zext' 'zext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.71ns)   --->   "%sub_ln1273_318 = sub i10 0, i10 %zext_ln1273_624"   --->   Operation 782 'sub' 'sub_ln1273_318' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.70ns)   --->   "%r_V_612 = sub i9 %zext_ln1273_621, i9 %zext_ln1273_618"   --->   Operation 783 'sub' 'r_V_612' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln818_281 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_612, i32 1, i32 8"   --->   Operation 784 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %mult_V_s"   --->   Operation 785 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i10 %or_ln"   --->   Operation 786 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.71ns)   --->   "%add_ln813_479 = add i9 %sext_ln1273_175, i9 160"   --->   Operation 787 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln813_109 = zext i9 %add_ln813_479"   --->   Operation 788 'zext' 'zext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.73ns)   --->   "%add_ln813_480 = add i12 %zext_ln813_109, i12 %zext_ln1273_460"   --->   Operation 789 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (0.72ns)   --->   "%add_ln813_482 = add i11 %sext_ln1273_188, i11 %zext_ln17_150"   --->   Operation 790 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.73ns)   --->   "%add_ln813_486 = add i12 %zext_ln818_61, i12 32"   --->   Operation 791 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i12 %add_ln813_486"   --->   Operation 792 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.74ns)   --->   "%add_ln813_487 = add i13 %zext_ln813, i13 %zext_ln17_113"   --->   Operation 793 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (0.72ns)   --->   "%add_ln813_488 = add i12 %zext_ln17_159, i12 %sext_ln1273_214"   --->   Operation 794 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (0.71ns)   --->   "%add_ln813_490 = add i10 %zext_ln818_79, i10 %sext_ln1273_169"   --->   Operation 795 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i10 %add_ln813_490"   --->   Operation 796 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.72ns)   --->   "%add_ln813_491 = add i11 %sext_ln813_228, i11 %zext_ln17_123"   --->   Operation 797 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.72ns)   --->   "%add_ln813_494 = add i11 %zext_ln818_64, i11 480"   --->   Operation 798 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln813_111 = zext i11 %add_ln813_494"   --->   Operation 799 'zext' 'zext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.73ns)   --->   "%add_ln813_495 = add i12 %zext_ln813_111, i12 %zext_ln818_61"   --->   Operation 800 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i12 %add_ln813_495"   --->   Operation 801 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.73ns)   --->   "%add_ln813_496 = add i12 %zext_ln1273_483, i12 %zext_ln17_138"   --->   Operation 802 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln813_112 = zext i12 %add_ln813_496"   --->   Operation 803 'zext' 'zext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.74ns)   --->   "%add_ln813_497 = add i13 %zext_ln813_112, i13 %zext_ln813_38"   --->   Operation 804 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_503 = add i12 %zext_ln818_62, i12 160"   --->   Operation 805 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 806 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_504 = add i12 %add_ln813_503, i12 %sext_ln1273_183"   --->   Operation 806 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 807 [1/1] (0.73ns)   --->   "%add_ln813_505 = add i13 %sext_ln17_58, i13 %zext_ln1273_522"   --->   Operation 807 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.71ns)   --->   "%add_ln813_507 = add i9 %trunc_ln17_6, i9 %zext_ln818_74"   --->   Operation 808 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.72ns)   --->   "%add_ln813_510 = add i11 %sext_ln813, i11 %sext_ln1273_180"   --->   Operation 809 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.72ns)   --->   "%add_ln813_511 = add i11 %zext_ln818_71, i11 %sext_ln1270_15"   --->   Operation 810 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.72ns)   --->   "%add_ln813_514 = add i11 %sext_ln1273_196, i11 %sext_ln1273_204"   --->   Operation 811 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.73ns)   --->   "%add_ln813_519 = add i11 %zext_ln818_58, i11 800"   --->   Operation 812 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln813_115 = zext i11 %add_ln813_519"   --->   Operation 813 'zext' 'zext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.73ns)   --->   "%add_ln813_520 = add i12 %zext_ln813_115, i12 %sext_ln1273_184"   --->   Operation 814 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln813_116 = zext i12 %add_ln813_520"   --->   Operation 815 'zext' 'zext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_521 = add i13 %zext_ln813_116, i13 %sext_ln17_54"   --->   Operation 816 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 817 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_522 = add i13 %add_ln813_521, i13 %zext_ln17_144"   --->   Operation 817 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 818 [1/1] (0.72ns)   --->   "%add_ln813_528 = add i10 %trunc_ln17_7, i10 256"   --->   Operation 818 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln813_42 = zext i10 %add_ln813_528"   --->   Operation 819 'zext' 'zext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.72ns)   --->   "%add_ln813_529 = add i11 %zext_ln813_42, i11 %zext_ln17_118"   --->   Operation 820 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.72ns)   --->   "%add_ln813_532 = add i11 %sext_ln70_45, i11 %zext_ln1273_508"   --->   Operation 821 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.71ns)   --->   "%add_ln813_537 = add i10 %sext_ln1273_176, i10 128"   --->   Operation 822 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i10 %add_ln813_537"   --->   Operation 823 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.72ns)   --->   "%add_ln813_538 = add i12 %sext_ln813_248, i12 %zext_ln17_114"   --->   Operation 824 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i12 %add_ln813_538"   --->   Operation 825 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.74ns)   --->   "%add_ln813_539 = add i13 %sext_ln813_104, i13 %zext_ln17_129"   --->   Operation 826 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.73ns)   --->   "%add_ln813_541 = add i12 %zext_ln17_139, i12 %sext_ln17_66"   --->   Operation 827 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_546 = add i12 %sext_ln17_47, i12 %zext_ln17_124"   --->   Operation 828 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 829 [1/1] (0.70ns)   --->   "%add_ln813_547 = add i7 %zext_ln1273_470, i7 32"   --->   Operation 829 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln813_121 = zext i7 %add_ln813_547"   --->   Operation 830 'zext' 'zext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.70ns)   --->   "%add_ln813_548 = add i9 %zext_ln813_121, i9 %zext_ln17_115"   --->   Operation 831 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln813_122 = zext i9 %add_ln813_548"   --->   Operation 832 'zext' 'zext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_549 = add i12 %zext_ln813_122, i12 %add_ln813_546"   --->   Operation 833 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 834 [1/1] (0.70ns)   --->   "%add_ln813_552 = add i8 %mult_V_293, i8 %zext_ln17_160"   --->   Operation 834 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.70ns)   --->   "%add_ln813_558 = add i10 %zext_ln17_165, i10 %sext_ln1273_222"   --->   Operation 835 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i10 %add_ln813_558"   --->   Operation 836 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 837 [1/1] (0.72ns)   --->   "%add_ln813_559 = add i11 %sext_ln813_250, i11 %sext_ln1273_213"   --->   Operation 837 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln813_126 = zext i10 %add_ln813_561"   --->   Operation 838 'zext' 'zext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.72ns)   --->   "%add_ln813_562 = add i11 %zext_ln813_126, i11 %zext_ln17"   --->   Operation 839 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln813_127 = zext i11 %add_ln813_562"   --->   Operation 840 'zext' 'zext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 841 [1/1] (0.73ns)   --->   "%add_ln813_563 = add i12 %zext_ln813_127, i12 %zext_ln818"   --->   Operation 841 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln813_46 = zext i12 %add_ln813_563"   --->   Operation 842 'zext' 'zext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.74ns)   --->   "%add_ln813_564 = add i14 %zext_ln813_46, i14 %sext_ln17_68"   --->   Operation 843 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.71ns)   --->   "%add_ln813_565 = add i10 %sext_ln1273_194, i10 %zext_ln1273_536"   --->   Operation 844 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.73ns)   --->   "%add_ln813_571 = add i12 %zext_ln818_57, i12 352"   --->   Operation 845 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln813_47 = zext i12 %add_ln813_571"   --->   Operation 846 'zext' 'zext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.74ns)   --->   "%add_ln813_572 = add i13 %zext_ln813_47, i13 %sext_ln17_45"   --->   Operation 847 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.72ns)   --->   "%add_ln813_575 = add i10 %trunc_ln17_8, i10 %zext_ln818_70"   --->   Operation 848 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln813_128 = zext i10 %add_ln813_575"   --->   Operation 849 'zext' 'zext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.72ns)   --->   "%add_ln813_576 = add i11 %zext_ln813_128, i11 %zext_ln818_68"   --->   Operation 850 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.71ns)   --->   "%add_ln813_580 = add i10 %zext_ln818_83, i10 %sext_ln1273_207"   --->   Operation 851 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i10 %add_ln813_580"   --->   Operation 852 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.72ns)   --->   "%add_ln813_581 = add i11 %sext_ln813_258, i11 %sext_ln1273_223"   --->   Operation 853 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (0.71ns)   --->   "%add_ln813_583 = add i9 %sext_ln1273_170, i9 224"   --->   Operation 854 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln813_130 = zext i9 %add_ln813_583"   --->   Operation 855 'zext' 'zext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.73ns)   --->   "%add_ln813_584 = add i12 %zext_ln813_130, i12 %sext_ln17"   --->   Operation 856 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.73ns)   --->   "%add_ln813_586 = add i13 %zext_ln1273_478, i13 %sext_ln17_55"   --->   Operation 857 'add' 'add_ln813_586' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.71ns)   --->   "%add_ln813_588 = add i9 %mult_V_270, i9 %zext_ln818_74"   --->   Operation 858 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln813_131 = zext i9 %add_ln813_588"   --->   Operation 859 'zext' 'zext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.70ns)   --->   "%add_ln813_589 = add i9 %zext_ln818_86, i9 %zext_ln17_142"   --->   Operation 860 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln813_132 = zext i9 %add_ln813_589"   --->   Operation 861 'zext' 'zext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.71ns)   --->   "%add_ln813_590 = add i10 %zext_ln813_132, i10 %zext_ln813_131"   --->   Operation 862 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (0.73ns)   --->   "%add_ln813_594 = add i12 %zext_ln818_63, i12 192"   --->   Operation 863 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln813_48 = zext i12 %add_ln813_594"   --->   Operation 864 'zext' 'zext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.74ns)   --->   "%add_ln813_595 = add i13 %zext_ln813_48, i13 %sext_ln17_64"   --->   Operation 865 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (0.71ns)   --->   "%add_ln813_597 = add i10 %sext_ln1273_220, i10 %zext_ln1273_547"   --->   Operation 866 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i10 %add_ln813_597"   --->   Operation 867 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.73ns)   --->   "%add_ln813_598 = add i12 %sext_ln813_264, i12 %sext_ln17_77"   --->   Operation 868 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.72ns)   --->   "%add_ln813_601 = add i11 %sext_ln1273_171, i11 32"   --->   Operation 869 'add' 'add_ln813_601' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i11 %add_ln813_601"   --->   Operation 870 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.73ns)   --->   "%add_ln813_602 = add i12 %sext_ln813_266, i12 %zext_ln17_116"   --->   Operation 871 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i12 %add_ln813_602"   --->   Operation 872 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.74ns)   --->   "%add_ln813_603 = add i13 %sext_ln813_118, i13 %zext_ln17_125"   --->   Operation 873 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (0.70ns)   --->   "%add_ln813_605 = add i9 %zext_ln818_80, i9 %zext_ln17_149"   --->   Operation 874 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln813_134 = zext i9 %add_ln813_605"   --->   Operation 875 'zext' 'zext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.71ns)   --->   "%add_ln813_606 = add i10 %zext_ln813_134, i10 %zext_ln17_143"   --->   Operation 876 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.71ns)   --->   "%add_ln813_609 = add i10 %sext_ln1273_172, i10 96"   --->   Operation 877 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i10 %add_ln813_609"   --->   Operation 878 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.73ns)   --->   "%add_ln813_610 = add i12 %zext_ln1273_459, i12 %zext_ln17_131"   --->   Operation 879 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln813_136 = zext i12 %add_ln813_610"   --->   Operation 880 'zext' 'zext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.74ns)   --->   "%add_ln813_611 = add i13 %zext_ln813_136, i13 %sext_ln813_121"   --->   Operation 881 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.72ns)   --->   "%add_ln813_613 = add i10 %trunc_ln17_4, i10 %zext_ln1273_524"   --->   Operation 882 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.71ns)   --->   "%add_ln813_618 = add i10 %zext_ln1273_580, i10 %zext_ln818_89"   --->   Operation 883 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln813_138 = zext i10 %add_ln813_618"   --->   Operation 884 'zext' 'zext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln813_140 = zext i9 %add_ln813_620"   --->   Operation 885 'zext' 'zext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (0.72ns)   --->   "%add_ln813_621 = add i11 %zext_ln813_140, i11 %zext_ln813_138"   --->   Operation 886 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i10 %add_ln813_624"   --->   Operation 887 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.73ns)   --->   "%add_ln813_625 = add i13 %sext_ln813_270, i13 %zext_ln1273_466"   --->   Operation 888 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i13 %add_ln813_625"   --->   Operation 889 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (0.73ns)   --->   "%add_ln813_626 = add i12 %zext_ln17_119, i12 %zext_ln818_66"   --->   Operation 890 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln813_142 = zext i12 %add_ln813_626"   --->   Operation 891 'zext' 'zext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.75ns)   --->   "%add_ln813_627 = add i14 %zext_ln813_142, i14 %sext_ln813_271"   --->   Operation 892 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.71ns)   --->   "%add_ln813_630 = add i10 %zext_ln17_162, i10 %zext_ln17_177"   --->   Operation 893 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln813_144 = zext i10 %add_ln813_630"   --->   Operation 894 'zext' 'zext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.72ns)   --->   "%add_ln813_631 = add i12 %zext_ln813_144, i12 %sext_ln1273_211"   --->   Operation 895 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 896 [1/1] (0.71ns)   --->   "%add_ln813_633 = add i10 %sext_ln1273_174, i10 160"   --->   Operation 896 'add' 'add_ln813_633' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i10 %add_ln813_633"   --->   Operation 897 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_634 = add i12 %sext_ln813_273, i12 %zext_ln17_114"   --->   Operation 898 'add' 'add_ln813_634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 899 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_635 = add i12 %add_ln813_634, i12 %zext_ln17_120"   --->   Operation 899 'add' 'add_ln813_635' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 900 [1/1] (0.70ns)   --->   "%add_ln813_636 = add i8 %zext_ln17_141, i8 %zext_ln17_126"   --->   Operation 900 'add' 'add_ln813_636' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln813_145 = zext i8 %add_ln813_636"   --->   Operation 901 'zext' 'zext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.72ns)   --->   "%add_ln813_637 = add i10 %zext_ln813_145, i10 %trunc_ln17_s"   --->   Operation 902 'add' 'add_ln813_637' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (0.72ns)   --->   "%add_ln813_640 = add i11 %sext_ln1273_212, i11 %zext_ln17_178"   --->   Operation 903 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i11 %add_ln813_640"   --->   Operation 904 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (0.73ns)   --->   "%add_ln813_641 = add i12 %sext_ln813_276, i12 %sext_ln1273_198"   --->   Operation 905 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.72ns)   --->   "%add_ln813_643 = add i11 %sext_ln1273_193, i11 %zext_ln17_145"   --->   Operation 906 'add' 'add_ln813_643' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_650 = add i9 %zext_ln818_65, i9 %sext_ln1273_178"   --->   Operation 907 'add' 'add_ln813_650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 908 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_651 = add i9 %add_ln813_650, i9 288"   --->   Operation 908 'add' 'add_ln813_651' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln813_149 = zext i9 %add_ln813_651"   --->   Operation 909 'zext' 'zext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_652 = add i12 %zext_ln17_122, i12 %zext_ln17_127"   --->   Operation 910 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 911 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_653 = add i12 %add_ln813_652, i12 %zext_ln813_149"   --->   Operation 911 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 912 [1/1] (0.72ns)   --->   "%add_ln813_655 = add i11 %sext_ln1273_200, i11 %zext_ln17_140"   --->   Operation 912 'add' 'add_ln813_655' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i11 %add_ln813_655"   --->   Operation 913 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.73ns)   --->   "%add_ln813_656 = add i12 %sext_ln813_283, i12 %sext_ln1273_192"   --->   Operation 914 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.71ns)   --->   "%add_ln813_661 = add i9 %trunc_ln17_9, i9 %zext_ln17_170"   --->   Operation 915 'add' 'add_ln813_661' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_665 = add i12 %sext_ln17_49, i12 128"   --->   Operation 916 'add' 'add_ln813_665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 917 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_666 = add i12 %add_ln813_665, i12 %zext_ln17_121"   --->   Operation 917 'add' 'add_ln813_666' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 918 [1/1] (0.72ns)   --->   "%add_ln813_667 = add i12 %zext_ln17_135, i12 %sext_ln1273_179"   --->   Operation 918 'add' 'add_ln813_667' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_672 = add i12 %sext_ln17_46, i12 160"   --->   Operation 919 'add' 'add_ln813_672' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 920 [1/1] (0.72ns)   --->   "%add_ln813_673 = add i11 %sext_ln1273_185, i11 %sext_ln1273_187"   --->   Operation 920 'add' 'add_ln813_673' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i11 %add_ln813_673"   --->   Operation 921 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_674 = add i12 %sext_ln813_288, i12 %add_ln813_672"   --->   Operation 922 'add' 'add_ln813_674' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 923 [1/1] (0.72ns)   --->   "%add_ln813_675 = add i11 %zext_ln818_69, i11 %zext_ln818_72"   --->   Operation 923 'add' 'add_ln813_675' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.70ns)   --->   "%add_ln813_682 = add i9 %zext_ln818_85, i9 %zext_ln17_175"   --->   Operation 924 'add' 'add_ln813_682' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln813_155 = zext i9 %add_ln813_682"   --->   Operation 925 'zext' 'zext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.71ns)   --->   "%add_ln813_683 = add i10 %zext_ln813_155, i10 %zext_ln17_154"   --->   Operation 926 'add' 'add_ln813_683' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.73ns)   --->   "%add_ln813_685 = add i12 %zext_ln818_59, i12 160"   --->   Operation 927 'add' 'add_ln813_685' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln813_49 = zext i12 %add_ln813_685"   --->   Operation 928 'zext' 'zext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.74ns)   --->   "%add_ln813_686 = add i13 %zext_ln813_49, i13 %sext_ln17_50"   --->   Operation 929 'add' 'add_ln813_686' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.72ns)   --->   "%add_ln813_688 = add i11 %zext_ln818_81, i11 %zext_ln17_136"   --->   Operation 930 'add' 'add_ln813_688' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.71ns)   --->   "%add_ln813_692 = add i9 %trunc_ln17_3, i9 160"   --->   Operation 931 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln813_158 = zext i9 %add_ln813_692"   --->   Operation 932 'zext' 'zext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 933 [1/1] (0.73ns)   --->   "%add_ln813_693 = add i12 %zext_ln813_158, i12 %sext_ln17_51"   --->   Operation 933 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.73ns)   --->   "%add_ln813_694 = add i12 %zext_ln17_147, i12 %sext_ln17_65"   --->   Operation 934 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.71ns)   --->   "%add_ln813_697 = add i10 %sext_ln1273_203, i10 %sext_ln70_44"   --->   Operation 935 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.72ns)   --->   "%add_ln813_702 = add i10 %trunc_ln4, i10 128"   --->   Operation 936 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln813_50 = zext i10 %add_ln813_702"   --->   Operation 937 'zext' 'zext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.73ns)   --->   "%add_ln813_703 = add i12 %sext_ln17_44, i12 %zext_ln813_50"   --->   Operation 938 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i12 %add_ln813_703"   --->   Operation 939 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.74ns)   --->   "%add_ln813_704 = add i13 %sext_ln813_145, i13 %zext_ln17_117"   --->   Operation 940 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.73ns)   --->   "%add_ln813_705 = add i12 %zext_ln818_67, i12 %zext_ln70_13"   --->   Operation 941 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.71ns)   --->   "%add_ln813_707 = add i9 %trunc_ln17_5, i9 %zext_ln818_78"   --->   Operation 942 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln813_160 = zext i9 %add_ln813_707"   --->   Operation 943 'zext' 'zext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.72ns)   --->   "%add_ln813_708 = add i11 %zext_ln813_160, i11 %sext_ln1270"   --->   Operation 944 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.70ns)   --->   "%add_ln813_712 = add i8 %zext_ln1273_420, i8 96"   --->   Operation 945 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln813_51 = zext i8 %add_ln813_712"   --->   Operation 946 'zext' 'zext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.73ns)   --->   "%add_ln813_713 = add i12 %sext_ln17_52, i12 %zext_ln813_51"   --->   Operation 947 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.73ns)   --->   "%add_ln813_714 = add i12 %zext_ln70, i12 %zext_ln17_132"   --->   Operation 948 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i10 %trunc_ln818_222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 949 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i10 %trunc_ln818_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 950 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i10 %trunc_ln818_226"   --->   Operation 951 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i11 %mult_V_210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 952 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i10 %trunc_ln818_228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 953 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i11 %sext_ln17_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 954 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i9 %sub_ln1273_253"   --->   Operation 955 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.71ns)   --->   "%r_V_479 = sub i10 %sext_ln1273_44, i10 %zext_ln1273_488"   --->   Operation 956 'sub' 'r_V_479' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_644)   --->   "%trunc_ln818_229 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_479, i32 1, i32 9"   --->   Operation 957 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i10 %trunc_ln818_230"   --->   Operation 958 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i10 %trunc_ln818_231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 959 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i11 %sext_ln17_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 960 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln1273_500 = zext i11 %sext_ln17_61"   --->   Operation 961 'zext' 'zext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i9 %trunc_ln818_232" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i11 %sext_ln17_62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i10 %trunc_ln818_234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 964 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i11 %sext_ln70_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 965 'zext' 'zext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i11 %mult_V_217" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 966 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i11 %mult_V_223" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 967 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i10 %mult_V_231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i6 %trunc_ln818_239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 969 'sext' 'sext_ln70_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i9 %mult_V_233"   --->   Operation 970 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln818_73 = zext i11 %sext_ln818_29"   --->   Operation 971 'zext' 'zext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i11 %sext_ln818_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 972 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln818_75 = zext i10 %mult_V_238"   --->   Operation 973 'zext' 'zext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i9 %trunc_ln818_242"   --->   Operation 974 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln818_76 = zext i11 %sext_ln818_30"   --->   Operation 975 'zext' 'zext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln818_77 = zext i5 %mult_V_239"   --->   Operation 976 'zext' 'zext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln1273_541 = zext i7 %mult_V_243"   --->   Operation 977 'zext' 'zext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_139, i5 0"   --->   Operation 978 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln1273_543 = zext i11 %shl_ln1273_206"   --->   Operation 979 'zext' 'zext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%r_V_532 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_139, i2 0"   --->   Operation 980 'bitconcatenate' 'r_V_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln1273_544 = zext i8 %r_V_532"   --->   Operation 981 'zext' 'zext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.73ns)   --->   "%r_V_524 = sub i12 %zext_ln1273_543, i12 %zext_ln1273_544"   --->   Operation 982 'sub' 'r_V_524' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_524, i32 1, i32 11"   --->   Operation 983 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i11 %mult_V_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 984 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i10 %mult_V_246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 985 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.72ns)   --->   "%r_V_526 = sub i11 0, i11 %zext_ln1273_545"   --->   Operation 986 'sub' 'r_V_526' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_526, i32 1, i32 10"   --->   Operation 987 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i10 %trunc_ln818_243"   --->   Operation 988 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.72ns)   --->   "%r_V_528 = sub i11 %zext_ln1273_545, i11 %zext_ln1273_541"   --->   Operation 989 'sub' 'r_V_528' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_528, i32 1, i32 10"   --->   Operation 990 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i10 %trunc_ln818_245"   --->   Operation 991 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln1273_546 = zext i11 %sext_ln1273_199"   --->   Operation 992 'zext' 'zext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i9 %trunc_ln818_247"   --->   Operation 993 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i7 %mult_V_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 994 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i11 %mult_V_247" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 995 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i8 %trunc_ln818_249"   --->   Operation 996 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln1273_550 = zext i11 %sext_ln1273_202"   --->   Operation 997 'zext' 'zext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_250 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_141, i3 0"   --->   Operation 998 'bitconcatenate' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i9 %mult_V_250" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 999 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln1273_553 = zext i8 %shl_ln1273_209"   --->   Operation 1000 'zext' 'zext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_141, i5 0"   --->   Operation 1001 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln1273_555 = zext i11 %shl_ln1273_210"   --->   Operation 1002 'zext' 'zext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (0.73ns)   --->   "%r_V_544 = sub i12 0, i12 %zext_ln1273_555"   --->   Operation 1003 'sub' 'r_V_544' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_544, i32 1, i32 11"   --->   Operation 1004 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i11 %mult_V_253" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1005 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.73ns)   --->   "%r_V_545 = sub i12 %zext_ln1273_555, i12 %zext_ln1273_553"   --->   Operation 1006 'sub' 'r_V_545' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_545, i32 1, i32 11"   --->   Operation 1007 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i11 %mult_V_254" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1008 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_142, i5 0"   --->   Operation 1009 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1273_559 = zext i11 %shl_ln1273_211"   --->   Operation 1010 'zext' 'zext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_142, i3 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1273_560 = zext i9 %shl_ln1273_212"   --->   Operation 1012 'zext' 'zext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln1273_561 = zext i9 %shl_ln1273_212"   --->   Operation 1013 'zext' 'zext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.73ns)   --->   "%r_V_546 = sub i12 %zext_ln1273_559, i12 %zext_ln1273_560"   --->   Operation 1014 'sub' 'r_V_546' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_546, i32 1, i32 11"   --->   Operation 1015 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i11 %mult_V_255" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1016 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.71ns)   --->   "%r_V_548 = sub i10 %zext_ln1273_561, i10 %zext_ln1273_556"   --->   Operation 1017 'sub' 'r_V_548' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_548, i32 1, i32 9"   --->   Operation 1018 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i9 %trunc_ln818_253"   --->   Operation 1019 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln1273_563 = zext i11 %sext_ln1273_205"   --->   Operation 1020 'zext' 'zext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln1273_564 = zext i11 %sext_ln1273_205"   --->   Operation 1021 'zext' 'zext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i8 %trunc_ln818_254"   --->   Operation 1022 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln1273_565 = zext i11 %sext_ln1273_206"   --->   Operation 1023 'zext' 'zext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.73ns)   --->   "%r_V_550 = sub i12 %zext_ln1273_560, i12 %zext_ln1273_559"   --->   Operation 1024 'sub' 'r_V_550' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_550, i32 1, i32 11"   --->   Operation 1025 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i11 %mult_V_256" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1026 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_143, i5 0"   --->   Operation 1027 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln1273_568 = zext i11 %shl_ln1273_214"   --->   Operation 1028 'zext' 'zext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_143, i3 0"   --->   Operation 1029 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln1273_569 = zext i9 %shl_ln1273_215"   --->   Operation 1030 'zext' 'zext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.73ns)   --->   "%r_V_552 = sub i12 %zext_ln1273_568, i12 %zext_ln1273_569"   --->   Operation 1031 'sub' 'r_V_552' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_552, i32 1, i32 11"   --->   Operation 1032 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i11 %mult_V_258" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln1273_572 = zext i7 %shl_ln1273_218"   --->   Operation 1034 'zext' 'zext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.73ns)   --->   "%r_V_555 = sub i12 0, i12 %zext_ln1273_568"   --->   Operation 1035 'sub' 'r_V_555' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_555, i32 1, i32 11"   --->   Operation 1036 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i11 %mult_V_260" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1037 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i11 %mult_V_260" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1038 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.73ns)   --->   "%r_V_557 = sub i12 %zext_ln1273_572, i12 %zext_ln1273_568"   --->   Operation 1039 'sub' 'r_V_557' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_557, i32 1, i32 11"   --->   Operation 1040 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i11 %mult_V_261" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1041 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1273_574 = zext i6 %data_V_144"   --->   Operation 1042 'zext' 'zext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%r_V_561 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_144, i4 0"   --->   Operation 1043 'bitconcatenate' 'r_V_561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1273_575 = zext i10 %r_V_561"   --->   Operation 1044 'zext' 'zext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_144, i2 0"   --->   Operation 1045 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln1273_576 = zext i8 %r_V_6"   --->   Operation 1046 'zext' 'zext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.72ns)   --->   "%r_V_558 = sub i11 %zext_ln1273_576, i11 %zext_ln1273_575"   --->   Operation 1047 'sub' 'r_V_558' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln818_256 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_558, i32 1, i32 10"   --->   Operation 1048 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i10 %trunc_ln818_256"   --->   Operation 1049 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.72ns)   --->   "%r_V_559 = sub i11 %zext_ln1273_575, i11 %zext_ln1273_576"   --->   Operation 1050 'sub' 'r_V_559' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln818_257 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_559, i32 1, i32 10"   --->   Operation 1051 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i10 %trunc_ln818_257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1052 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln17_161 = zext i11 %sext_ln17_74" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1053 'zext' 'zext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_144, i5 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1273_577 = zext i11 %shl_ln1273_219"   --->   Operation 1055 'zext' 'zext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.73ns)   --->   "%r_V_560 = sub i12 0, i12 %zext_ln1273_577"   --->   Operation 1056 'sub' 'r_V_560' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_560, i32 1, i32 11"   --->   Operation 1057 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i11 %mult_V_263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1058 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_265 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_144, i1 0"   --->   Operation 1059 'bitconcatenate' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln17_163 = zext i7 %mult_V_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1060 'zext' 'zext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (1.23ns)   --->   "%r_V_562 = mul i11 %zext_ln1273_574, i11 21"   --->   Operation 1061 'mul' 'r_V_562' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_562, i32 1, i32 10"   --->   Operation 1062 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln17_164 = zext i10 %mult_V_266" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'zext' 'zext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1273_579 = zext i6 %data_V_145"   --->   Operation 1064 'zext' 'zext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (1.23ns)   --->   "%r_V_563 = mul i11 %zext_ln1273_579, i11 25"   --->   Operation 1065 'mul' 'r_V_563' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_563, i32 1, i32 10"   --->   Operation 1066 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln818_82 = zext i10 %mult_V_267"   --->   Operation 1067 'zext' 'zext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (1.23ns)   --->   "%r_V_564 = mul i12 %zext_ln1273_89, i12 4075"   --->   Operation 1068 'mul' 'r_V_564' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_564, i32 1, i32 11"   --->   Operation 1069 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i11 %mult_V_268" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1070 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i8 %trunc_ln818_258"   --->   Operation 1071 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%r_V_569 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_145, i4 0"   --->   Operation 1072 'bitconcatenate' 'r_V_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln1273_583 = zext i10 %r_V_569"   --->   Operation 1073 'zext' 'zext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [1/1] (0.72ns)   --->   "%r_V_568 = sub i11 %zext_ln1273_583, i11 %zext_ln1273_579"   --->   Operation 1074 'sub' 'r_V_568' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln818_259 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_568, i32 1, i32 10"   --->   Operation 1075 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i10 %trunc_ln818_259"   --->   Operation 1076 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1270_32 = zext i11 %sext_ln1270_16"   --->   Operation 1077 'zext' 'zext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1078 [1/1] (0.72ns)   --->   "%r_V_570 = sub i11 0, i11 %zext_ln1273_583"   --->   Operation 1078 'sub' 'r_V_570' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln818_260 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_570, i32 1, i32 10"   --->   Operation 1079 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i10 %trunc_ln818_260"   --->   Operation 1080 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_145, i5 0"   --->   Operation 1081 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln1273_584 = zext i11 %shl_ln1273_222"   --->   Operation 1082 'zext' 'zext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (0.73ns)   --->   "%r_V_571 = sub i12 %zext_ln1273_584, i12 %zext_ln1273_89"   --->   Operation 1083 'sub' 'r_V_571' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_571, i32 1, i32 11"   --->   Operation 1084 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln818_84 = zext i11 %mult_V_272"   --->   Operation 1085 'zext' 'zext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln17_166 = zext i10 %mult_V_275" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1086 'zext' 'zext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln17_167 = zext i10 %mult_V_275" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1087 'zext' 'zext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i11 %mult_V_276" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1088 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%mult_V_277 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_146, i3 0"   --->   Operation 1089 'bitconcatenate' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln17_168 = zext i9 %mult_V_277" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1090 'zext' 'zext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln70_46 = sext i8 %trunc_ln818_263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1091 'sext' 'sext_ln70_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln70_15 = zext i11 %sext_ln70_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1092 'zext' 'zext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln1273_591 = zext i6 %data_V_147"   --->   Operation 1093 'zext' 'zext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i11 %mult_V_278" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1094 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln17_169 = zext i10 %mult_V_279" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'zext' 'zext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i10 %trunc_ln818_266"   --->   Operation 1096 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln17_171 = zext i10 %mult_V_281" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1097 'zext' 'zext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_147, i2 0"   --->   Operation 1098 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln1273_595 = zext i8 %shl_ln1273_227"   --->   Operation 1099 'zext' 'zext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.70ns)   --->   "%r_V_586 = sub i9 %zext_ln1273_591, i9 %zext_ln1273_595"   --->   Operation 1100 'sub' 'r_V_586' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln818_267 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_586, i32 1, i32 8"   --->   Operation 1101 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i8 %trunc_ln818_267"   --->   Operation 1102 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1103 [1/1] (0.70ns)   --->   "%r_V_587 = sub i9 %zext_ln1273_595, i9 %zext_ln1273_591"   --->   Operation 1103 'sub' 'r_V_587' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln818_268 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_587, i32 1, i32 8"   --->   Operation 1104 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i8 %trunc_ln818_268"   --->   Operation 1105 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln1273_596 = zext i11 %sext_ln1273_216"   --->   Operation 1106 'zext' 'zext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_147, i5 0"   --->   Operation 1107 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln1273_597 = zext i11 %shl_ln1273_228"   --->   Operation 1108 'zext' 'zext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.73ns)   --->   "%r_V_588 = sub i12 0, i12 %zext_ln1273_597"   --->   Operation 1109 'sub' 'r_V_588' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_588, i32 1, i32 11"   --->   Operation 1110 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i11 %mult_V_282" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1111 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln1273_598 = zext i6 %data_V_148"   --->   Operation 1112 'zext' 'zext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln1273_599 = zext i6 %data_V_148"   --->   Operation 1113 'zext' 'zext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln1273_600 = zext i6 %data_V_148"   --->   Operation 1114 'zext' 'zext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln1273_601 = zext i6 %data_V_148"   --->   Operation 1115 'zext' 'zext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_148, i4 0"   --->   Operation 1116 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln1273_602 = zext i10 %shl_ln1273_229"   --->   Operation 1117 'zext' 'zext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.72ns)   --->   "%r_V_589 = add i11 %zext_ln1273_602, i11 %zext_ln1273_600"   --->   Operation 1118 'add' 'r_V_589' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_589, i32 1, i32 10"   --->   Operation 1119 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln17_172 = zext i10 %mult_V_283" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1120 'zext' 'zext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_148, i3 0"   --->   Operation 1121 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln1273_603 = zext i9 %shl_ln1273_230"   --->   Operation 1122 'zext' 'zext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.71ns)   --->   "%sub_ln1273_307 = sub i10 0, i10 %zext_ln1273_603"   --->   Operation 1123 'sub' 'sub_ln1273_307' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i10 %sub_ln1273_307"   --->   Operation 1124 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%r_V_592 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_148, i1 0"   --->   Operation 1125 'bitconcatenate' 'r_V_592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln1273_604 = zext i7 %r_V_592"   --->   Operation 1126 'zext' 'zext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1127 [1/1] (0.72ns)   --->   "%r_V_590 = sub i11 %sext_ln1273_52, i11 %zext_ln1273_604"   --->   Operation 1127 'sub' 'r_V_590' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln818_269 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_590, i32 1, i32 10"   --->   Operation 1128 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i10 %trunc_ln818_269"   --->   Operation 1129 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.71ns)   --->   "%r_V_591 = sub i10 %zext_ln1273_601, i10 %zext_ln1273_603"   --->   Operation 1130 'sub' 'r_V_591' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln818_270 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_591, i32 1, i32 9"   --->   Operation 1131 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i9 %trunc_ln818_270"   --->   Operation 1132 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_148, i2 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln1273_605 = zext i8 %shl_ln1273_231"   --->   Operation 1134 'zext' 'zext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln1273_606 = zext i8 %shl_ln1273_231"   --->   Operation 1135 'zext' 'zext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.70ns)   --->   "%r_V_593 = sub i9 %zext_ln1273_606, i9 %zext_ln1273_599"   --->   Operation 1136 'sub' 'r_V_593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln818_272 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_593, i32 1, i32 8"   --->   Operation 1137 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i8 %trunc_ln818_272"   --->   Operation 1138 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln1273_607 = zext i11 %sext_ln1273_218"   --->   Operation 1139 'zext' 'zext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.72ns)   --->   "%r_V_594 = sub i11 %zext_ln1273_602, i11 %zext_ln1273_605"   --->   Operation 1140 'sub' 'r_V_594' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln818_273 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_594, i32 1, i32 10"   --->   Operation 1141 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i10 %trunc_ln818_273"   --->   Operation 1142 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln1273_608 = zext i11 %sext_ln1273_219"   --->   Operation 1143 'zext' 'zext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (0.72ns)   --->   "%r_V_595 = sub i11 %zext_ln1273_604, i11 %zext_ln1273_602"   --->   Operation 1144 'sub' 'r_V_595' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln818_274 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_595, i32 1, i32 10"   --->   Operation 1145 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i10 %trunc_ln818_274" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1146 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln70_47 = sext i10 %trunc_ln818_274" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1147 'sext' 'sext_ln70_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln1273_609 = zext i6 %trunc_ln5"   --->   Operation 1148 'zext' 'zext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln5, i5 0"   --->   Operation 1149 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln1273_610 = zext i11 %shl_ln1273_232"   --->   Operation 1150 'zext' 'zext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln1273_611 = zext i9 %r_V_602"   --->   Operation 1151 'zext' 'zext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.73ns)   --->   "%r_V_596 = sub i12 %zext_ln1273_610, i12 %zext_ln1273_611"   --->   Operation 1152 'sub' 'r_V_596' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_596, i32 1, i32 11"   --->   Operation 1153 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%r_V_618 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln5, i2 0"   --->   Operation 1154 'bitconcatenate' 'r_V_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln1273_613 = zext i8 %r_V_618"   --->   Operation 1155 'zext' 'zext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.70ns)   --->   "%r_V_598 = sub i9 0, i9 %zext_ln1273_613"   --->   Operation 1156 'sub' 'r_V_598' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln818_276 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_598, i32 1, i32 8"   --->   Operation 1157 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i8 %trunc_ln818_276"   --->   Operation 1158 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1273_614 = zext i7 %mult_V_287"   --->   Operation 1159 'zext' 'zext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (1.23ns)   --->   "%r_V_600 = mul i11 %zext_ln1273_609, i11 26"   --->   Operation 1160 'mul' 'r_V_600' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_600, i32 1, i32 10"   --->   Operation 1161 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln17_174 = zext i10 %mult_V_289" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'zext' 'zext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.73ns)   --->   "%r_V_601 = sub i12 %zext_ln1273_614, i12 %zext_ln1273_610"   --->   Operation 1163 'sub' 'r_V_601' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_601, i32 1, i32 11"   --->   Operation 1164 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i11 %mult_V_290" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1165 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln17_176 = zext i8 %r_V_618" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'zext' 'zext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln1273_616 = zext i6 %trunc_ln1273_s"   --->   Operation 1167 'zext' 'zext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln1273_619 = zext i6 %trunc_ln1273_s"   --->   Operation 1168 'zext' 'zext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (1.23ns)   --->   "%r_V_603 = mul i11 %zext_ln1273_619, i11 22"   --->   Operation 1169 'mul' 'r_V_603' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_603, i32 1, i32 10"   --->   Operation 1170 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln818_90 = zext i10 %mult_V_292"   --->   Operation 1171 'zext' 'zext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln1273_s, i5 0"   --->   Operation 1172 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln1273_622 = zext i11 %shl_ln1273_234"   --->   Operation 1173 'zext' 'zext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.73ns)   --->   "%r_V_606 = sub i12 %zext_ln1273_622, i12 %zext_ln1273_616"   --->   Operation 1174 'sub' 'r_V_606' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_606, i32 1, i32 11"   --->   Operation 1175 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln17_179 = zext i11 %mult_V_294" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1176 'zext' 'zext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln17_180 = zext i11 %mult_V_294" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'zext' 'zext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln17_181 = zext i11 %mult_V_294" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1178 'zext' 'zext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (1.23ns)   --->   "%r_V_608 = mul i12 %zext_ln1273_616, i12 4077"   --->   Operation 1179 'mul' 'r_V_608' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_608, i32 1, i32 11"   --->   Operation 1180 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i11 %mult_V_295" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1181 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (1.23ns)   --->   "%r_V_609 = mul i11 %zext_ln1273_619, i11 2037"   --->   Operation 1182 'mul' 'r_V_609' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln818_279 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_609, i32 1, i32 10"   --->   Operation 1183 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i10 %trunc_ln818_279"   --->   Operation 1184 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i10 %sub_ln1273_318"   --->   Operation 1185 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.72ns)   --->   "%r_V_611 = sub i11 %sext_ln1273_53, i11 %zext_ln1273_619"   --->   Operation 1186 'sub' 'r_V_611' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_611, i32 1, i32 10"   --->   Operation 1187 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i10 %trunc_ln818_280"   --->   Operation 1188 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln1273_s, i1 0"   --->   Operation 1189 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln1273_626 = zext i7 %shl_ln1273_237"   --->   Operation 1190 'zext' 'zext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln1273_627 = zext i7 %shl_ln1273_237"   --->   Operation 1191 'zext' 'zext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.71ns)   --->   "%r_V_613 = add i10 %zext_ln1273_624, i10 %zext_ln1273_627"   --->   Operation 1192 'add' 'r_V_613' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_613, i32 1, i32 9"   --->   Operation 1193 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln818_91 = zext i9 %mult_V_296"   --->   Operation 1194 'zext' 'zext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln17_182 = zext i9 %mult_V_296" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1195 'zext' 'zext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.73ns)   --->   "%r_V_614 = sub i12 %zext_ln1273_616, i12 %zext_ln1273_622"   --->   Operation 1196 'sub' 'r_V_614' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_614, i32 1, i32 11"   --->   Operation 1197 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i11 %mult_V_297" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1198 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.72ns)   --->   "%r_V_615 = sub i11 %sext_ln1273_53, i11 %zext_ln1273_626"   --->   Operation 1199 'sub' 'r_V_615' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln818_282 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_615, i32 1, i32 10"   --->   Operation 1200 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i10 %trunc_ln818_282"   --->   Operation 1201 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (1.23ns)   --->   "%r_V_616 = mul i12 %zext_ln1273_616, i12 4070"   --->   Operation 1202 'mul' 'r_V_616' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_616, i32 1, i32 11"   --->   Operation 1203 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i11 %mult_V_298" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1204 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln813_108_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %zext_ln818_77"   --->   Operation 1205 'bitconcatenate' 'zext_ln813_108_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln813_108 = zext i9 %zext_ln813_108_cast"   --->   Operation 1206 'zext' 'zext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.72ns)   --->   "%res_V_49 = add i11 %zext_ln813_108, i11 %sext_ln1273_190"   --->   Operation 1207 'add' 'res_V_49' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln813_110 = zext i12 %add_ln813_480"   --->   Operation 1208 'zext' 'zext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.74ns)   --->   "%add_ln813_481 = add i13 %zext_ln813_110, i13 %sext_ln17_72"   --->   Operation 1209 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i13 %add_ln813_481"   --->   Operation 1210 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i11 %add_ln813_482"   --->   Operation 1211 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.73ns)   --->   "%add_ln813_483 = add i13 %sext_ln813_225, i13 %zext_ln1273_500"   --->   Operation 1212 'add' 'add_ln813_483' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i13 %add_ln813_483"   --->   Operation 1213 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_484 = add i14 %sext_ln813_226, i14 %sext_ln813_224"   --->   Operation 1214 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1215 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_46 = add i14 %add_ln813_484, i14 %zext_ln17_167"   --->   Operation 1215 'add' 'res_V_46' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i13 %add_ln813_487"   --->   Operation 1216 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i12 %add_ln813_488"   --->   Operation 1217 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.75ns)   --->   "%add_ln813_489 = add i14 %sext_ln813_227, i14 %zext_ln813_37"   --->   Operation 1218 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i11 %add_ln813_491"   --->   Operation 1219 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_492 = add i14 %sext_ln813_229, i14 %add_ln813_489"   --->   Operation 1220 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1221 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_38 = add i14 %add_ln813_492, i14 %sext_ln1270_17"   --->   Operation 1221 'add' 'res_V_38' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln813_39 = zext i13 %add_ln813_497"   --->   Operation 1222 'zext' 'zext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.75ns)   --->   "%add_ln813_498 = add i14 %zext_ln813_39, i14 %sext_ln17_63"   --->   Operation 1223 'add' 'add_ln813_498' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i14 %add_ln813_498"   --->   Operation 1224 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_499 = add i15 %sext_ln813_95, i15 %zext_ln17_161"   --->   Operation 1225 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1226 [1/1] (0.70ns)   --->   "%add_ln813_500 = add i9 %sext_ln1273_209, i9 %zext_ln1273_599"   --->   Operation 1226 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i9 %add_ln813_500"   --->   Operation 1227 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.72ns)   --->   "%add_ln813_501 = add i11 %sext_ln813_230, i11 %sext_ln818_31"   --->   Operation 1228 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i11 %add_ln813_501"   --->   Operation 1229 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_39 = add i15 %sext_ln813_231, i15 %add_ln813_499"   --->   Operation 1230 'add' 'res_V_39' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln813_113 = zext i12 %add_ln813_504"   --->   Operation 1231 'zext' 'zext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i13 %add_ln813_505"   --->   Operation 1232 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_506 = add i14 %sext_ln813_232, i14 %zext_ln813_113"   --->   Operation 1233 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln813_114 = zext i9 %add_ln813_507"   --->   Operation 1234 'zext' 'zext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.72ns)   --->   "%add_ln813_508 = add i11 %zext_ln813_114, i11 %sext_ln70_47"   --->   Operation 1235 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i11 %add_ln813_508"   --->   Operation 1236 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_51 = add i14 %sext_ln813_233, i14 %add_ln813_506"   --->   Operation 1237 'add' 'res_V_51' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i11 %add_ln813_510"   --->   Operation 1238 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i11 %add_ln813_511"   --->   Operation 1239 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.73ns)   --->   "%add_ln813_512 = add i12 %sext_ln813_235, i12 %sext_ln813_234"   --->   Operation 1240 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i12 %add_ln813_512"   --->   Operation 1241 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_513 = add i13 %sext_ln813_236, i13 %sext_ln17_75"   --->   Operation 1242 'add' 'add_ln813_513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i11 %add_ln813_514"   --->   Operation 1243 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.73ns)   --->   "%add_ln813_515 = add i12 %sext_ln813_237, i12 %zext_ln17_152"   --->   Operation 1244 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i12 %add_ln813_515"   --->   Operation 1245 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_516 = add i13 %sext_ln813_238, i13 %add_ln813_513"   --->   Operation 1246 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i13 %add_ln813_516"   --->   Operation 1247 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1248 [1/1] (0.73ns)   --->   "%add_ln813_517 = add i13 %zext_ln1270_32, i13 %sext_ln1273_221"   --->   Operation 1248 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i13 %add_ln813_517"   --->   Operation 1249 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.75ns)   --->   "%res_V_41 = add i14 %sext_ln813_240, i14 %sext_ln813_239"   --->   Operation 1250 'add' 'res_V_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i13 %add_ln813_522"   --->   Operation 1251 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.73ns)   --->   "%add_ln813_523 = add i12 %zext_ln1273_550, i12 %zext_ln17_153"   --->   Operation 1252 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln813_117 = zext i12 %add_ln813_523"   --->   Operation 1253 'zext' 'zext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_524 = add i14 %zext_ln813_117, i14 %sext_ln813_241"   --->   Operation 1254 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1255 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_525 = add i14 %add_ln813_524, i14 %zext_ln17_156"   --->   Operation 1255 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i14 %add_ln813_525"   --->   Operation 1256 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.73ns)   --->   "%add_ln813_526 = add i12 %sext_ln17_70, i12 %sext_ln17_82"   --->   Operation 1257 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i12 %add_ln813_526"   --->   Operation 1258 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.76ns)   --->   "%res_V_52 = add i15 %sext_ln813_243, i15 %sext_ln813_242"   --->   Operation 1259 'add' 'res_V_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln813_118 = zext i11 %add_ln813_529"   --->   Operation 1260 'zext' 'zext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.73ns)   --->   "%add_ln813_530 = add i12 %zext_ln813_118, i12 %sext_ln70_41"   --->   Operation 1261 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i12 %add_ln813_530"   --->   Operation 1262 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.74ns)   --->   "%add_ln813_531 = add i13 %sext_ln813_244, i13 %zext_ln70_14"   --->   Operation 1263 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i13 %add_ln813_531"   --->   Operation 1264 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i11 %add_ln813_532"   --->   Operation 1265 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.73ns)   --->   "%add_ln813_533 = add i12 %sext_ln813_246, i12 %sext_ln17_73"   --->   Operation 1266 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i12 %add_ln813_533"   --->   Operation 1267 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_534 = add i14 %sext_ln813_247, i14 %sext_ln813_245"   --->   Operation 1268 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1269 [1/1] (0.73ns)   --->   "%add_ln813_535 = add i12 %zext_ln70_15, i12 %zext_ln17_176"   --->   Operation 1269 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln813_119 = zext i12 %add_ln813_535"   --->   Operation 1270 'zext' 'zext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_57 = add i14 %zext_ln813_119, i14 %add_ln813_534"   --->   Operation 1271 'add' 'res_V_57' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i13 %add_ln813_539"   --->   Operation 1272 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_540 = add i14 %sext_ln813_105, i14 %zext_ln17_157"   --->   Operation 1273 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i12 %add_ln813_541"   --->   Operation 1274 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_542 = add i14 %sext_ln813_249, i14 %add_ln813_540"   --->   Operation 1275 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1276 [1/1] (0.72ns)   --->   "%add_ln813_544 = add i11 %zext_ln818_82, i11 %zext_ln818_90"   --->   Operation 1276 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i12 %add_ln813_549"   --->   Operation 1277 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.74ns)   --->   "%add_ln813_550 = add i13 %sext_ln813_108, i13 %zext_ln17_130"   --->   Operation 1278 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i13 %add_ln813_550"   --->   Operation 1279 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_551 = add i14 %sext_ln813_109, i14 %zext_ln17_172"   --->   Operation 1280 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln813_123 = zext i8 %add_ln813_552"   --->   Operation 1281 'zext' 'zext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.71ns)   --->   "%add_ln813_553 = add i10 %zext_ln813_123, i10 %zext_ln17_155"   --->   Operation 1282 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln813_124 = zext i10 %add_ln813_553"   --->   Operation 1283 'zext' 'zext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_33 = add i14 %zext_ln813_124, i14 %add_ln813_551"   --->   Operation 1284 'add' 'res_V_33' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1285 [1/1] (0.72ns)   --->   "%add_ln813_555 = add i11 %zext_ln818_75, i11 352"   --->   Operation 1285 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln813_125 = zext i11 %add_ln813_555"   --->   Operation 1286 'zext' 'zext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.73ns)   --->   "%add_ln813_556 = add i12 %zext_ln813_125, i12 %zext_ln818_73"   --->   Operation 1287 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln813_44 = zext i12 %add_ln813_556"   --->   Operation 1288 'zext' 'zext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_557 = add i14 %zext_ln813_44, i14 %sext_ln17_76"   --->   Operation 1289 'add' 'add_ln813_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i11 %add_ln813_559"   --->   Operation 1290 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_34 = add i14 %sext_ln813_251, i14 %add_ln813_557"   --->   Operation 1291 'add' 'res_V_34' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i10 %add_ln813_565"   --->   Operation 1292 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.72ns)   --->   "%add_ln813_566 = add i11 %sext_ln813_252, i11 %sext_ln1273_191"   --->   Operation 1293 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i11 %add_ln813_566"   --->   Operation 1294 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_567 = add i14 %sext_ln813_253, i14 %add_ln813_564"   --->   Operation 1295 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1296 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_568 = add i14 %add_ln813_567, i14 %zext_ln17_158"   --->   Operation 1296 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i14 %add_ln813_568"   --->   Operation 1297 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1298 [1/1] (0.73ns)   --->   "%add_ln813_569 = add i13 %zext_ln17_181, i13 %sext_ln17_79"   --->   Operation 1298 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i13 %add_ln813_569"   --->   Operation 1299 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.76ns)   --->   "%res_V_35 = add i15 %sext_ln813_255, i15 %sext_ln813_254"   --->   Operation 1300 'add' 'res_V_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i13 %add_ln813_572"   --->   Operation 1301 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.73ns)   --->   "%add_ln813_573 = add i13 %zext_ln17_130, i13 %sext_ln17_67"   --->   Operation 1302 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i13 %add_ln813_573"   --->   Operation 1303 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_574 = add i14 %sext_ln813_256, i14 %sext_ln813_111"   --->   Operation 1304 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln813_129 = zext i11 %add_ln813_576"   --->   Operation 1305 'zext' 'zext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1306 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_577 = add i14 %zext_ln813_129, i14 %add_ln813_574"   --->   Operation 1306 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i14 %add_ln813_577"   --->   Operation 1307 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.72ns)   --->   "%add_ln813_578 = add i12 %zext_ln17_169, i12 %sext_ln1273_208"   --->   Operation 1308 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i12 %add_ln813_578"   --->   Operation 1309 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_579 = add i15 %sext_ln813_257, i15 %sext_ln813_112"   --->   Operation 1310 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i11 %add_ln813_581"   --->   Operation 1311 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_36 = add i15 %sext_ln813_259, i15 %add_ln813_579"   --->   Operation 1312 'add' 'res_V_36' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i12 %add_ln813_584"   --->   Operation 1313 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.74ns)   --->   "%add_ln813_585 = add i13 %sext_ln813_260, i13 %zext_ln17_137"   --->   Operation 1314 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i13 %add_ln813_585"   --->   Operation 1315 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i13 %add_ln813_586"   --->   Operation 1316 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_587 = add i14 %sext_ln813_262, i14 %sext_ln813_261"   --->   Operation 1317 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln813_133 = zext i10 %add_ln813_590"   --->   Operation 1318 'zext' 'zext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_591 = add i14 %zext_ln813_133, i14 %add_ln813_587"   --->   Operation 1319 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1320 [1/1] (0.73ns)   --->   "%add_ln813_592 = add i12 %sext_ln17_83, i12 %sext_ln1273_217"   --->   Operation 1320 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i13 %add_ln813_595"   --->   Operation 1321 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.75ns)   --->   "%add_ln813_596 = add i14 %sext_ln813_116, i14 %zext_ln17_151"   --->   Operation 1322 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i12 %add_ln813_598"   --->   Operation 1323 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_599 = add i14 %sext_ln813_265, i14 %add_ln813_596"   --->   Operation 1324 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1325 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_40 = add i14 %add_ln813_599, i14 %sext_ln1273_224"   --->   Operation 1325 'add' 'res_V_40' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i13 %add_ln813_603"   --->   Operation 1326 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.75ns)   --->   "%add_ln813_604 = add i14 %sext_ln813_119, i14 %zext_ln17_133"   --->   Operation 1327 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln813_135 = zext i10 %add_ln813_606"   --->   Operation 1328 'zext' 'zext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_607 = add i14 %zext_ln813_135, i14 %add_ln813_604"   --->   Operation 1329 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1330 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_42 = add i14 %add_ln813_607, i14 %zext_ln17_180"   --->   Operation 1330 'add' 'res_V_42' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i13 %add_ln813_611"   --->   Operation 1331 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.75ns)   --->   "%add_ln813_612 = add i14 %sext_ln813_122, i14 %zext_ln17_134"   --->   Operation 1332 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln813_137 = zext i10 %add_ln813_613"   --->   Operation 1333 'zext' 'zext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_614 = add i14 %zext_ln813_137, i14 %add_ln813_612"   --->   Operation 1334 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1335 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_615 = add i14 %add_ln813_614, i14 %zext_ln818_76"   --->   Operation 1335 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i14 %add_ln813_615"   --->   Operation 1336 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1337 [1/1] (0.73ns)   --->   "%add_ln813_616 = add i13 %zext_ln1273_564, i13 %sext_ln1273_197"   --->   Operation 1337 'add' 'add_ln813_616' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i13 %add_ln813_616"   --->   Operation 1338 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_617 = add i15 %sext_ln813_268, i15 %sext_ln813_267"   --->   Operation 1339 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln813_141 = zext i11 %add_ln813_621"   --->   Operation 1340 'zext' 'zext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_43 = add i15 %zext_ln813_141, i15 %add_ln813_617"   --->   Operation 1341 'add' 'res_V_43' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i14 %add_ln813_627"   --->   Operation 1342 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1343 [1/1] (0.73ns)   --->   "%add_ln813_628 = add i12 %zext_ln1273_565, i12 %zext_ln1273_607"   --->   Operation 1343 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln813_143 = zext i12 %add_ln813_628"   --->   Operation 1344 'zext' 'zext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_629 = add i15 %zext_ln813_143, i15 %sext_ln813_126"   --->   Operation 1345 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i12 %add_ln813_631"   --->   Operation 1346 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_44 = add i15 %sext_ln813_272, i15 %add_ln813_629"   --->   Operation 1347 'add' 'res_V_44' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i12 %add_ln813_635"   --->   Operation 1348 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln813_146 = zext i10 %add_ln813_637"   --->   Operation 1349 'zext' 'zext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_638 = add i13 %zext_ln813_146, i13 %sext_ln813_274"   --->   Operation 1350 'add' 'add_ln813_638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1351 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_639 = add i13 %add_ln813_638, i13 %zext_ln17_171"   --->   Operation 1351 'add' 'add_ln813_639' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i13 %add_ln813_639"   --->   Operation 1352 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i12 %add_ln813_641"   --->   Operation 1353 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1354 [1/1] (0.75ns)   --->   "%res_V_45 = add i14 %sext_ln813_277, i14 %sext_ln813_275"   --->   Operation 1354 'add' 'res_V_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_644)   --->   "%xor_ln813 = xor i9 %trunc_ln818_229, i9 256"   --->   Operation 1355 'xor' 'xor_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_644)   --->   "%zext_ln813_147 = zext i9 %xor_ln813"   --->   Operation 1356 'zext' 'zext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_644)   --->   "%sext_ln813_278 = sext i11 %add_ln813_643"   --->   Operation 1357 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1358 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln813_644 = add i12 %sext_ln813_278, i12 %zext_ln813_147"   --->   Operation 1358 'add' 'add_ln813_644' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i12 %add_ln813_644"   --->   Operation 1359 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (0.73ns)   --->   "%add_ln813_645 = add i12 %zext_ln1273_546, i12 %zext_ln17_166"   --->   Operation 1360 'add' 'add_ln813_645' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln813_148 = zext i12 %add_ln813_645"   --->   Operation 1361 'zext' 'zext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1362 [1/1] (0.74ns)   --->   "%add_ln813_646 = add i13 %zext_ln813_148, i13 %sext_ln813_279"   --->   Operation 1362 'add' 'add_ln813_646' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.72ns)   --->   "%add_ln813_647 = add i11 %sext_ln1273_225, i11 %sext_ln1273_215"   --->   Operation 1363 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i11 %add_ln813_647"   --->   Operation 1364 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.73ns)   --->   "%add_ln813_648 = add i12 %sext_ln813_281, i12 %sext_ln1273_210"   --->   Operation 1365 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln813_150 = zext i12 %add_ln813_653"   --->   Operation 1366 'zext' 'zext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_654 = add i14 %zext_ln813_150, i14 %sext_ln17_69"   --->   Operation 1367 'add' 'add_ln813_654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i12 %add_ln813_656"   --->   Operation 1368 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_657 = add i14 %sext_ln813_284, i14 %add_ln813_654"   --->   Operation 1369 'add' 'add_ln813_657' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i14 %add_ln813_657"   --->   Operation 1370 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.73ns)   --->   "%add_ln813_658 = add i12 %zext_ln818_84, i12 %zext_ln1273_563"   --->   Operation 1371 'add' 'add_ln813_658' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln813_151 = zext i12 %add_ln813_658"   --->   Operation 1372 'zext' 'zext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.76ns)   --->   "%add_ln813_659 = add i15 %zext_ln813_151, i15 %sext_ln813_133"   --->   Operation 1373 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_660 = add i12 %zext_ln1273_608, i12 %zext_ln17_174"   --->   Operation 1374 'add' 'add_ln813_660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln813_152 = zext i9 %add_ln813_661"   --->   Operation 1375 'zext' 'zext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_662 = add i12 %zext_ln813_152, i12 %add_ln813_660"   --->   Operation 1376 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i12 %add_ln813_666"   --->   Operation 1377 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i12 %add_ln813_667"   --->   Operation 1378 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (0.74ns)   --->   "%add_ln813_668 = add i13 %sext_ln813_286, i13 %sext_ln813_285"   --->   Operation 1379 'add' 'add_ln813_668' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_669 = add i13 %add_ln813_668, i13 %zext_ln17_182"   --->   Operation 1380 'add' 'add_ln813_669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1381 [1/1] (0.71ns)   --->   "%add_ln813_670 = add i10 %sext_ln1273_201, i10 %zext_ln17_163"   --->   Operation 1381 'add' 'add_ln813_670' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i10 %add_ln813_670"   --->   Operation 1382 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_50 = add i13 %sext_ln813_287, i13 %add_ln813_669"   --->   Operation 1383 'add' 'res_V_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i12 %add_ln813_674"   --->   Operation 1384 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln813_154 = zext i11 %add_ln813_675"   --->   Operation 1385 'zext' 'zext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (0.74ns)   --->   "%add_ln813_676 = add i13 %zext_ln813_154, i13 %sext_ln813_289"   --->   Operation 1386 'add' 'add_ln813_676' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i13 %add_ln813_676"   --->   Operation 1387 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_677 = add i13 %zext_ln17_148, i13 %sext_ln17_57"   --->   Operation 1388 'add' 'add_ln813_677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1389 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_678 = add i13 %add_ln813_677, i13 %zext_ln17_146"   --->   Operation 1389 'add' 'add_ln813_678' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i13 %add_ln813_678"   --->   Operation 1390 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (0.75ns)   --->   "%add_ln813_679 = add i14 %sext_ln813_291, i14 %sext_ln813_290"   --->   Operation 1391 'add' 'add_ln813_679' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.73ns)   --->   "%add_ln813_680 = add i12 %sext_ln17_84, i12 %sext_ln17_81"   --->   Operation 1392 'add' 'add_ln813_680' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i12 %add_ln813_680"   --->   Operation 1393 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_681 = add i14 %sext_ln813_292, i14 %add_ln813_679"   --->   Operation 1394 'add' 'add_ln813_681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln813_156 = zext i10 %add_ln813_683"   --->   Operation 1395 'zext' 'zext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_53 = add i14 %zext_ln813_156, i14 %add_ln813_681"   --->   Operation 1396 'add' 'res_V_53' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i13 %add_ln813_686"   --->   Operation 1397 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_687 = add i14 %sext_ln813_140, i14 %zext_ln17_128"   --->   Operation 1398 'add' 'add_ln813_687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln813_157 = zext i11 %add_ln813_688"   --->   Operation 1399 'zext' 'zext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1400 [1/1] (0.73ns)   --->   "%add_ln813_689 = add i13 %zext_ln813_157, i13 %sext_ln17_78"   --->   Operation 1400 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i13 %add_ln813_689"   --->   Operation 1401 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1402 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_690 = add i14 %sext_ln813_293, i14 %add_ln813_687"   --->   Operation 1402 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i14 %add_ln813_690"   --->   Operation 1403 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1404 [1/1] (0.76ns)   --->   "%res_V_54 = add i15 %sext_ln813_141, i15 %zext_ln17_179"   --->   Operation 1404 'add' 'res_V_54' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i12 %add_ln813_693"   --->   Operation 1405 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i12 %add_ln813_694"   --->   Operation 1406 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.74ns)   --->   "%add_ln813_695 = add i13 %sext_ln813_294, i13 %sext_ln813_142"   --->   Operation 1407 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i13 %add_ln813_695"   --->   Operation 1408 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.75ns)   --->   "%add_ln813_696 = add i14 %sext_ln813_143, i14 %sext_ln17_71"   --->   Operation 1409 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i10 %add_ln813_697"   --->   Operation 1410 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.72ns)   --->   "%add_ln813_698 = add i11 %sext_ln813_295, i11 %zext_ln17_168"   --->   Operation 1411 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i11 %add_ln813_698"   --->   Operation 1412 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_699 = add i14 %sext_ln813_296, i14 %add_ln813_696"   --->   Operation 1413 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1414 [1/1] (0.73ns)   --->   "%add_ln813_700 = add i13 %zext_ln1273_596, i13 %sext_ln1273_227"   --->   Operation 1414 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i13 %add_ln813_700"   --->   Operation 1415 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_55 = add i14 %sext_ln813_297, i14 %add_ln813_699"   --->   Operation 1416 'add' 'res_V_55' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i13 %add_ln813_704"   --->   Operation 1417 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln813_159 = zext i12 %add_ln813_705"   --->   Operation 1418 'zext' 'zext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_706 = add i14 %zext_ln813_159, i14 %sext_ln813_146"   --->   Operation 1419 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i11 %add_ln813_708"   --->   Operation 1420 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_709 = add i14 %sext_ln813_298, i14 %add_ln813_706"   --->   Operation 1421 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1422 [1/1] (0.73ns)   --->   "%add_ln813_710 = add i12 %sext_ln17_80, i12 %sext_ln17_85"   --->   Operation 1422 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i12 %add_ln813_713"   --->   Operation 1423 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln813_161 = zext i12 %add_ln813_714"   --->   Operation 1424 'zext' 'zext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (0.74ns)   --->   "%add_ln813_715 = add i13 %zext_ln813_161, i13 %sext_ln813_148"   --->   Operation 1425 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i13 %add_ln813_715"   --->   Operation 1426 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_716 = add i14 %sext_ln813_149, i14 %zext_ln17_164"   --->   Operation 1427 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1428 [1/1] (0.70ns)   --->   "%add_ln813_717 = add i8 %sext_ln70_43, i8 %zext_ln1273_598"   --->   Operation 1428 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i8 %add_ln813_717"   --->   Operation 1429 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1430 [1/1] (0.71ns)   --->   "%add_ln813_718 = add i10 %sext_ln813_300, i10 %zext_ln818_91"   --->   Operation 1430 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i10 %add_ln813_718"   --->   Operation 1431 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1432 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_58 = add i14 %sext_ln813_301, i14 %add_ln813_716"   --->   Operation 1432 'add' 'res_V_58' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 1433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer8_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 1433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer7_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 1434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1435 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 245, void @empty_10, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1435 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln17_173 = zext i11 %mult_V_286" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1436 'zext' 'zext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i8 %trunc_ln818_281"   --->   Operation 1437 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln1273_625 = zext i11 %sext_ln1273_226"   --->   Operation 1438 'zext' 'zext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i14 %add_ln813_542"   --->   Operation 1439 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_543 = add i15 %sext_ln813_106, i15 %zext_ln17_173"   --->   Operation 1440 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln813_120 = zext i11 %add_ln813_544"   --->   Operation 1441 'zext' 'zext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1442 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V = add i15 %zext_ln813_120, i15 %add_ln813_543"   --->   Operation 1442 'add' 'res_V' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i15 %res_V"   --->   Operation 1443 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i14 %add_ln813_591"   --->   Operation 1444 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i12 %add_ln813_592"   --->   Operation 1445 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1446 [1/1] (0.76ns)   --->   "%res_V_37 = add i15 %sext_ln813_263, i15 %sext_ln813_115"   --->   Operation 1446 'add' 'res_V_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i13 %add_ln813_646"   --->   Operation 1447 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i12 %add_ln813_648"   --->   Operation 1448 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1449 [1/1] (0.75ns)   --->   "%res_V_47 = add i14 %sext_ln813_282, i14 %sext_ln813_280"   --->   Operation 1449 'add' 'res_V_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln813_153 = zext i12 %add_ln813_662"   --->   Operation 1450 'zext' 'zext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_663 = add i15 %zext_ln813_153, i15 %add_ln813_659"   --->   Operation 1451 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1452 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_48 = add i15 %add_ln813_663, i15 %zext_ln1273_625"   --->   Operation 1452 'add' 'res_V_48' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i14 %add_ln813_709"   --->   Operation 1453 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i12 %add_ln813_710"   --->   Operation 1454 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1455 [1/1] (0.76ns)   --->   "%res_V_56 = add i15 %sext_ln813_299, i15 %sext_ln813_147"   --->   Operation 1455 'add' 'res_V_56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77 = sext i14 %res_V_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1456 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_55 = bitconcatenate i111 @_ssdm_op_BitConcatenate.i111.i15.i96, i15 %res_V_36, i96 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1457 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_24 = sext i111 %tmp_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1458 'sext' 'sext_ln77_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_56 = bitconcatenate i143 @_ssdm_op_BitConcatenate.i143.i15.i128, i15 %res_V_37, i128 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1459 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_25 = sext i143 %tmp_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1460 'sext' 'sext_ln77_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_26 = sext i15 %res_V_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1461 'sext' 'sext_ln77_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_57 = bitconcatenate i190 @_ssdm_op_BitConcatenate.i190.i14.i176, i14 %res_V_40, i176 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1462 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_27 = sext i190 %tmp_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1463 'sext' 'sext_ln77_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_28 = sext i14 %res_V_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1464 'sext' 'sext_ln77_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_63 = bitconcatenate i302 @_ssdm_op_BitConcatenate.i302.i14.i288, i14 %res_V_47, i288 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1465 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_29 = sext i302 %tmp_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1466 'sext' 'sext_ln77_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln77_30 = sext i14 %res_V_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1467 'sext' 'sext_ln77_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln77_31 = sext i15 %res_V_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1468 'sext' 'sext_ln77_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln77_32 = sext i15 %res_V_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1469 'sext' 'sext_ln77_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln77_33 = sext i14 %res_V_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1470 'sext' 'sext_ln77_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln77_34 = sext i11 %res_V_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1471 'sext' 'sext_ln77_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%or_ln77_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i14.i16.i16, i14 %res_V_34, i16 %sext_ln77, i16 %sext_ln813_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1472 'bitconcatenate' 'or_ln77_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_35 = sext i46 %or_ln77_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1473 'sext' 'sext_ln77_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i32, i15 %res_V_35, i32 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1474 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_36 = sext i47 %tmp" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1475 'sext' 'sext_ln77_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i48.i48, i16 0, i48 %sext_ln77_36, i48 %sext_ln77_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1476 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%or_ln77 = or i112 %tmp_s, i112 %sext_ln77_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1477 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_258 = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i32.i112, i32 0, i112 %or_ln77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1478 'bitconcatenate' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%or_ln77_8 = or i144 %tmp_258, i144 %sext_ln77_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1479 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_37 = sext i14 %res_V_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1480 'sext' 'sext_ln77_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_259 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i16.i16.i16.i144, i16 0, i16 %sext_ln77_26, i16 %sext_ln77_37, i144 %or_ln77_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1481 'bitconcatenate' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%or_ln77_9 = or i192 %tmp_259, i192 %sext_ln77_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1482 'or' 'or_ln77_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_38 = sext i14 %res_V_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1483 'sext' 'sext_ln77_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_642 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_42, i16 %sext_ln77_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1484 'bitconcatenate' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_39 = sext i30 %tmp_642" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1485 'sext' 'sext_ln77_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_643 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i32, i15 %res_V_43, i32 %sext_ln77_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1486 'bitconcatenate' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_40 = sext i47 %tmp_643" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1487 'sext' 'sext_ln77_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_644 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i48, i15 %res_V_44, i48 %sext_ln77_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1488 'bitconcatenate' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_41 = sext i63 %tmp_644" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1489 'sext' 'sext_ln77_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_645 = bitconcatenate i78 @_ssdm_op_BitConcatenate.i78.i14.i64, i14 %res_V_45, i64 %sext_ln77_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1490 'bitconcatenate' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%sext_ln77_42 = sext i78 %tmp_645" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1491 'sext' 'sext_ln77_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_10)   --->   "%tmp_260 = bitconcatenate i304 @_ssdm_op_BitConcatenate.i304.i16.i16.i80.i192, i16 0, i16 %sext_ln77_28, i80 %sext_ln77_42, i192 %or_ln77_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1492 'bitconcatenate' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1493 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln77_10 = or i304 %tmp_260, i304 %sext_ln77_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1493 'or' 'or_ln77_10' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln77_43 = sext i15 %res_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1494 'sext' 'sext_ln77_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i13.i16.i16, i13 %res_V_50, i16 %sext_ln77_34, i16 %sext_ln77_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1495 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln77_44 = sext i45 %tmp_70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1496 'sext' 'sext_ln77_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1497 [1/1] (0.00ns)   --->   "%or_ln77_1 = bitconcatenate i398 @_ssdm_op_BitConcatenate.i398.i14.i16.i16.i48.i304, i14 %res_V_53, i16 %sext_ln77_31, i16 %sext_ln77_30, i48 %sext_ln77_44, i304 %or_ln77_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1497 'bitconcatenate' 'or_ln77_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln77_45 = sext i398 %or_ln77_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1498 'sext' 'sext_ln77_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1499 [1/1] (0.00ns)   --->   "%or_ln77_2 = bitconcatenate i462 @_ssdm_op_BitConcatenate.i462.i14.i16.i16.i16.i400, i14 %res_V_55, i16 0, i16 %sext_ln77_32, i16 0, i400 %sext_ln77_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1499 'bitconcatenate' 'or_ln77_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln77_46 = sext i462 %or_ln77_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1500 'sext' 'sext_ln77_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1501 [1/1] (0.00ns)   --->   "%or_ln77_3 = bitconcatenate i479 @_ssdm_op_BitConcatenate.i479.i15.i464, i15 %res_V_56, i464 %sext_ln77_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1501 'bitconcatenate' 'or_ln77_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln77_47 = sext i479 %or_ln77_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1502 'sext' 'sext_ln77_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_261 = bitconcatenate i510 @_ssdm_op_BitConcatenate.i510.i14.i16.i480, i14 %res_V_58, i16 %sext_ln77_33, i480 %sext_ln77_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1503 'bitconcatenate' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1504 [1/1] (0.00ns)   --->   "%or_ln77_11 = or i510 %tmp_261, i510 1199020350392611373056" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1504 'or' 'or_ln77_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i494 @_ssdm_op_PartSelect.i494.i510.i32.i32, i510 %or_ln77_11, i32 16, i32 509" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1505 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_647 = bitconcatenate i510 @_ssdm_op_BitConcatenate.i510.i494.i16, i494 %tmp_646, i16 %sext_ln813_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1506 'bitconcatenate' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln77_48 = sext i510 %tmp_647" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1507 'sext' 'sext_ln77_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1508 [1/1] (1.21ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer8_out, i512 %sext_ln77_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 1508 'write' 'write_ln77' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 1> <FIFO>
ST_5 : Operation 1509 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 1509 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read operation ('layer7_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) on port 'layer7_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) [5]  (1.22 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'sub' operation ('r.V') [144]  (0.706 ns)
	'add' operation ('add_ln813_623') [1288]  (0.706 ns)
	'add' operation ('add_ln813_624') [1290]  (0.715 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	'sub' operation ('r.V') [186]  (0.706 ns)
	'add' operation ('add_ln813_650') [1338]  (0 ns)
	'add' operation ('add_ln813_651') [1339]  (0.818 ns)
	'add' operation ('add_ln813_653') [1342]  (0.756 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'sub' operation ('r.V') [723]  (0.735 ns)
	'add' operation ('add_ln813_526') [1122]  (0.735 ns)
	'add' operation ('res.V') [1124]  (0.765 ns)

 <State 5>: 2.29ns
The critical path consists of the following:
	'add' operation ('res.V') [1239]  (0.765 ns)
	'or' operation ('or_ln77_8', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [1476]  (0 ns)
	'or' operation ('or_ln77_9', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [1479]  (0 ns)
	'or' operation ('or_ln77_10', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [1490]  (0.309 ns)
	'or' operation ('or_ln77_11', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [1501]  (0 ns)
	fifo write operation ('write_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) on port 'layer8_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [1505]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
