In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_gcc_-Os:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>:
       0:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
       4:	cmp	x0, x1
       8:	b.ls	18 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0+0x18>  // b.plast
       c:	stp	x29, x30, [sp, #-16]!
      10:	mov	x29, sp
      14:	bl	0 <_ZSt17__throw_bad_allocv>
      18:	lsl	x0, x0, #5
      1c:	b	0 <_Znwm>

0000000000000020 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
      20:	stp	x29, x30, [sp, #-32]!
      24:	mov	x29, sp
      28:	str	x19, [sp, #16]
      2c:	mov	x19, x0
      30:	bl	0 <_ZN4llvm4errsEv>
      34:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
      38:	add	x1, x1, #0x0
      3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
      40:	ldp	x1, x2, [x19]
      44:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
      48:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
      4c:	add	x1, x1, #0x0
      50:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
      54:	mov	w0, #0x1                   	// #1
      58:	bl	0 <exit>

000000000000005c <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
      5c:	stp	x29, x30, [sp, #-192]!
      60:	mov	x29, sp
      64:	stp	x19, x20, [sp, #16]
      68:	mov	x19, x8
      6c:	stp	x21, x22, [sp, #32]
      70:	add	x21, x8, #0x38
      74:	str	x23, [sp, #48]
      78:	str	wzr, [x8, #4]
      7c:	ldrh	w0, [x8]
      80:	str	wzr, [x8, #20]
      84:	and	w0, w0, #0xfffffe00
      88:	str	xzr, [x8, #48]
      8c:	orr	w0, w0, #0x10
      90:	strh	w0, [x8]
      94:	ldrb	w0, [x8, #8]
      98:	and	w0, w0, #0xfffffff8
      9c:	orr	w0, w0, #0x1
      a0:	strb	w0, [x8, #8]
      a4:	mov	w0, #0x1                   	// #1
      a8:	str	w0, [x8, #12]
      ac:	ldrb	w0, [x8, #16]
      b0:	and	w0, w0, #0xfffffffc
      b4:	strb	w0, [x8, #16]
      b8:	ldr	x0, [x8, #24]
      bc:	and	x0, x0, #0xff800000
      c0:	orr	x0, x0, #0x8
      c4:	str	x0, [x8, #24]
      c8:	mov	x0, #0x1                   	// #1
      cc:	stp	x0, x0, [x8, #32]
      d0:	mov	x0, x21
      d4:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
      d8:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
      dc:	add	x2, x1, #0x0
      e0:	ldr	w0, [x2, #136]
      e4:	str	w0, [x19, #32]
      e8:	ldrb	w0, [x19]
      ec:	ldrb	w3, [x2, #744]
      f0:	bfi	w0, w3, #1, #1
      f4:	strb	w0, [x19]
      f8:	ldrb	w3, [x2, #944]
      fc:	bfi	w0, w3, #2, #1
     100:	strb	w0, [x19]
     104:	ldrb	w3, [x2, #1144]
     108:	bfi	w0, w3, #3, #1
     10c:	strb	w0, [x19]
     110:	ldrb	w3, [x2, #1344]
     114:	bfi	w0, w3, #5, #1
     118:	strb	w0, [x19]
     11c:	ldrb	w3, [x2, #1544]
     120:	bfi	w0, w3, #4, #1
     124:	strb	w0, [x19]
     128:	ldr	w3, [x2, #1744]
     12c:	str	w3, [x19, #48]
     130:	ldrb	w3, [x2, #2352]
     134:	bfi	w0, w3, #6, #1
     138:	strb	w0, [x19]
     13c:	ldr	w0, [x2, #2552]
     140:	cbz	w0, 148 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0xec>
     144:	str	w0, [x19, #28]
     148:	add	x0, x1, #0x0
     14c:	ldrb	w1, [x19]
     150:	adrp	x20, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     154:	add	x20, x20, #0x0
     158:	add	x22, sp, #0x60
     15c:	ldrb	w2, [x0, #3160]
     160:	add	x23, x22, #0x8
     164:	bfi	w1, w2, #7, #1
     168:	strb	w1, [x19]
     16c:	ldrb	w1, [x19, #1]
     170:	ldrb	w2, [x0, #3360]
     174:	bfxil	w1, w2, #0, #1
     178:	strb	w1, [x19, #1]
     17c:	ldr	w1, [x0, #3560]
     180:	str	w1, [x19, #4]
     184:	ldrb	w1, [x19, #8]
     188:	ldrb	w2, [x0, #3760]
     18c:	add	x0, x0, #0xfb8
     190:	bfxil	w1, w2, #0, #1
     194:	strb	w1, [x19, #8]
     198:	ldrb	w2, [x19, #16]
     19c:	ldurb	w1, [x0, #-64]
     1a0:	eor	w1, w1, #0x1
     1a4:	bfxil	w2, w1, #0, #1
     1a8:	strb	w2, [x19, #16]
     1ac:	ldrb	w1, [x0, #136]
     1b0:	ldrb	w0, [x19, #24]
     1b4:	bfxil	w0, w1, #0, #1
     1b8:	strb	w0, [x19, #24]
     1bc:	ldrb	w1, [x20, #8]
     1c0:	bfi	w0, w1, #2, #1
     1c4:	strb	w0, [x19, #24]
     1c8:	ldrb	w1, [x20, #208]
     1cc:	bfi	w0, w1, #1, #1
     1d0:	strb	w0, [x19, #24]
     1d4:	ldrb	w1, [x20, #408]
     1d8:	bfi	w0, w1, #3, #1
     1dc:	strb	w0, [x19, #24]
     1e0:	ldr	w1, [x20, #608]
     1e4:	ldrh	w0, [x19, #24]
     1e8:	bfi	w0, w1, #6, #8
     1ec:	strh	w0, [x19, #24]
     1f0:	ldrh	w0, [x20, #680]
     1f4:	ldrb	w1, [x20, #808]
     1f8:	cmp	w0, #0x0
     1fc:	cset	w0, ne  // ne = any
     200:	ubfiz	w1, w1, #6, #2
     204:	orr	w0, w1, w0, lsl #7
     208:	ldrb	w1, [x19, #25]
     20c:	and	w1, w1, #0x3f
     210:	orr	w0, w0, w1
     214:	strb	w0, [x19, #25]
     218:	ldr	w0, [x20, #1008]
     21c:	str	w0, [x19, #52]
     220:	ldrb	w1, [x20, #1616]
     224:	ldrb	w0, [x19, #26]
     228:	bfi	w0, w1, #1, #1
     22c:	strb	w0, [x19, #26]
     230:	ldrb	w1, [x20, #1816]
     234:	bfi	w0, w1, #4, #1
     238:	strb	w0, [x19, #26]
     23c:	ldrb	w1, [x20, #2016]
     240:	bfi	w0, w1, #5, #1
     244:	strb	w0, [x19, #26]
     248:	ldrb	w1, [x20, #2216]
     24c:	bfi	w0, w1, #6, #1
     250:	strb	w0, [x19, #26]
     254:	mov	x0, x22
     258:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     25c:	ldr	w1, [x20, #2816]
     260:	ldrb	w2, [x20, #2416]
     264:	ldrb	w0, [x20, #2616]
     268:	str	w1, [sp, #100]
     26c:	ldrb	w1, [x20, #3016]
     270:	orr	w0, w2, w0, lsl #7
     274:	mov	w2, #0xfffffd7e            	// #-642
     278:	ubfiz	w1, w1, #9, #7
     27c:	orr	w0, w0, w1
     280:	mov	w1, #0x281                 	// #641
     284:	and	w0, w0, w1
     288:	ldrh	w1, [sp, #96]
     28c:	and	w1, w1, w2
     290:	orr	w0, w0, w1
     294:	add	x1, x20, #0xc90
     298:	strh	w0, [sp, #96]
     29c:	mov	x0, x23
     2a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     2a4:	ldrb	w4, [x20, #3472]
     2a8:	ldrb	w1, [sp, #96]
     2ac:	ldrb	w0, [x20, #3672]
     2b0:	ldrb	w2, [x20, #3872]
     2b4:	bfi	w1, w4, #2, #1
     2b8:	bfi	w1, w0, #3, #1
     2bc:	bfi	w1, w2, #4, #1
     2c0:	strb	w1, [sp, #96]
     2c4:	and	x5, x1, #0x1
     2c8:	ubfx	x3, x1, #1, #1
     2cc:	ubfiz	w3, w3, #1, #15
     2d0:	orr	w3, w3, w5
     2d4:	orr	w3, w3, w4, lsl #2
     2d8:	orr	w0, w3, w0, lsl #3
     2dc:	orr	w2, w0, w2, lsl #4
     2e0:	ubfx	x0, x1, #5, #1
     2e4:	ubfiz	w0, w0, #5, #11
     2e8:	orr	w2, w2, w0
     2ec:	ubfx	x0, x1, #6, #1
     2f0:	ubfx	x1, x1, #7, #1
     2f4:	and	w1, w1, #0xff
     2f8:	ubfiz	w0, w0, #6, #10
     2fc:	orr	w2, w2, w0
     300:	ubfiz	w1, w1, #7, #9
     304:	orr	w1, w2, w1
     308:	ldrb	w2, [sp, #97]
     30c:	and	x0, x2, #0x1
     310:	ubfiz	w0, w0, #8, #8
     314:	orr	w1, w1, w0
     318:	ubfx	x0, x2, #1, #1
     31c:	ubfiz	w0, w0, #9, #7
     320:	orr	w1, w1, w0
     324:	ubfx	x0, x2, #2, #1
     328:	ubfx	x2, x2, #3, #1
     32c:	ubfiz	w0, w0, #10, #6
     330:	ubfiz	w2, w2, #11, #5
     334:	orr	w1, w1, w0
     338:	ldrh	w0, [x19, #56]
     33c:	orr	w1, w1, w2
     340:	bfxil	w0, w1, #0, #12
     344:	strh	w0, [x19, #56]
     348:	ldr	w0, [sp, #100]
     34c:	mov	x1, x23
     350:	str	w0, [x21, #4]
     354:	add	x0, x19, #0x40
     358:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
     35c:	add	x1, x22, #0x28
     360:	add	x0, x19, #0x60
     364:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
     368:	ldp	x3, x2, [x19, #128]
     36c:	add	x0, sp, #0x48
     370:	ldr	x4, [sp, #168]
     374:	str	x4, [x19, #128]
     378:	ldr	x4, [sp, #176]
     37c:	str	x4, [x19, #136]
     380:	ldr	x1, [x19, #144]
     384:	stp	x3, x2, [sp, #72]
     388:	ldr	x4, [sp, #184]
     38c:	str	x4, [x19, #144]
     390:	str	x1, [sp, #88]
     394:	stp	xzr, xzr, [sp, #168]
     398:	str	xzr, [sp, #184]
     39c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     3a0:	mov	x0, x22
     3a4:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     3a8:	ldr	w0, [x20, #4072]
     3ac:	str	w0, [x19, #36]
     3b0:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     3b4:	add	x0, x0, #0x0
     3b8:	ldr	w1, [x0, #328]
     3bc:	str	w1, [x19, #40]
     3c0:	ldr	w0, [x0, #936]
     3c4:	str	w0, [x19, #44]
     3c8:	mov	x0, x19
     3cc:	ldp	x19, x20, [sp, #16]
     3d0:	ldp	x21, x22, [sp, #32]
     3d4:	ldr	x23, [sp, #48]
     3d8:	ldp	x29, x30, [sp], #192
     3dc:	ret

00000000000003e0 <_ZL14getFeaturesStrv>:
     3e0:	stp	x29, x30, [sp, #-128]!
     3e4:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     3e8:	add	x1, x1, #0x0
     3ec:	mov	x29, sp
     3f0:	stp	x21, x22, [sp, #32]
     3f4:	add	x21, sp, #0x60
     3f8:	mov	x0, x21
     3fc:	stp	x19, x20, [sp, #16]
     400:	mov	x20, x8
     404:	add	x19, sp, #0x48
     408:	stp	x23, x24, [sp, #48]
     40c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     410:	mov	x0, x19
     414:	ldp	x1, x2, [sp, #96]
     418:	adrp	x22, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     41c:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     420:	add	x0, x22, #0x0
     424:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     428:	add	x0, x0, #0x608
     42c:	add	x1, x1, #0x0
     430:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     434:	cbnz	w0, 4a8 <_ZL14getFeaturesStrv+0xc8>
     438:	mov	x0, #0x1000000000          	// #68719476736
     43c:	stp	xzr, xzr, [sp, #96]
     440:	str	x0, [sp, #112]
     444:	mov	x0, x21
     448:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     44c:	tst	w0, #0xff
     450:	b.eq	4a0 <_ZL14getFeaturesStrv+0xc0>  // b.none
     454:	mov	x0, x21
     458:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     45c:	str	x0, [sp, #64]
     460:	add	x24, sp, #0x40
     464:	ldr	x0, [sp, #96]
     468:	ldr	w23, [sp, #104]
     46c:	add	x23, x0, x23, lsl #3
     470:	ldr	x0, [sp, #64]
     474:	cmp	x0, x23
     478:	b.eq	4a0 <_ZL14getFeaturesStrv+0xc0>  // b.none
     47c:	ldr	x0, [x0]
     480:	mov	x1, x0
     484:	ldrb	w3, [x0, #8]
     488:	mov	x0, x19
     48c:	ldr	x2, [x1], #16
     490:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     494:	mov	x0, x24
     498:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     49c:	b	470 <_ZL14getFeaturesStrv+0x90>
     4a0:	mov	x0, x21
     4a4:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     4a8:	add	x22, x22, #0x0
     4ac:	mov	w21, #0x0                   	// #0
     4b0:	ldr	x2, [x22, #1800]
     4b4:	mov	w1, w21
     4b8:	ldr	x0, [x22, #1808]
     4bc:	sub	x0, x0, x2
     4c0:	asr	x0, x0, #5
     4c4:	cmp	x0, w21, uxtw
     4c8:	b.eq	4f0 <_ZL14getFeaturesStrv+0x110>  // b.none
     4cc:	add	x0, x2, x1, lsl #5
     4d0:	lsl	x4, x1, #5
     4d4:	add	w21, w21, #0x1
     4d8:	mov	w3, #0x1                   	// #1
     4dc:	ldr	x1, [x2, x4]
     4e0:	ldr	x2, [x0, #8]
     4e4:	mov	x0, x19
     4e8:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     4ec:	b	4b0 <_ZL14getFeaturesStrv+0xd0>
     4f0:	mov	x8, x20
     4f4:	mov	x0, x19
     4f8:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
     4fc:	mov	x0, x19
     500:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     504:	mov	x0, x20
     508:	ldp	x19, x20, [sp, #16]
     50c:	ldp	x21, x22, [sp, #32]
     510:	ldp	x23, x24, [sp, #48]
     514:	ldp	x29, x30, [sp], #128
     518:	ret

000000000000051c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>:
     51c:	stp	x29, x30, [sp, #-32]!
     520:	mov	x29, sp
     524:	stp	x19, x20, [sp, #16]
     528:	mov	x20, x0
     52c:	add	x0, x0, #0x10
     530:	mov	x19, x1
     534:	str	x0, [x20]
     538:	cbz	x1, 560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x44>
     53c:	mov	x0, x1
     540:	bl	0 <strlen>
     544:	add	x2, x19, x0
     548:	mov	x1, x19
     54c:	mov	x0, x20
     550:	ldp	x19, x20, [sp, #16]
     554:	mov	w3, #0x0                   	// #0
     558:	ldp	x29, x30, [sp], #32
     55c:	b	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     560:	mov	x2, #0xffffffffffffffff    	// #-1
     564:	b	548 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x2c>

0000000000000568 <_ZL9getCPUStrv>:
     568:	stp	x29, x30, [sp, #-32]!
     56c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     570:	add	x1, x1, #0x0
     574:	mov	x29, sp
     578:	stp	x19, x20, [sp, #16]
     57c:	adrp	x20, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     580:	add	x20, x20, #0x0
     584:	add	x20, x20, #0x608
     588:	mov	x19, x8
     58c:	mov	x0, x20
     590:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     594:	cbnz	w0, 5d8 <_ZL9getCPUStrv+0x70>
     598:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     59c:	add	x2, x19, #0x10
     5a0:	str	x2, [x19]
     5a4:	cbnz	x0, 5c0 <_ZL9getCPUStrv+0x58>
     5a8:	str	xzr, [x19, #8]
     5ac:	strb	wzr, [x19, #16]
     5b0:	mov	x0, x19
     5b4:	ldp	x19, x20, [sp, #16]
     5b8:	ldp	x29, x30, [sp], #32
     5bc:	ret
     5c0:	add	x2, x0, x1
     5c4:	mov	w3, #0x0                   	// #0
     5c8:	mov	x1, x0
     5cc:	mov	x0, x19
     5d0:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     5d4:	b	5b0 <_ZL9getCPUStrv+0x48>
     5d8:	mov	x1, x20
     5dc:	mov	x0, x19
     5e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     5e4:	b	5b0 <_ZL9getCPUStrv+0x48>

00000000000005e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     5e8:	sub	sp, sp, #0x4b0
     5ec:	stp	x29, x30, [sp]
     5f0:	mov	x29, sp
     5f4:	stp	x21, x22, [sp, #32]
     5f8:	add	x21, sp, #0x188
     5fc:	add	x22, sp, #0xd0
     600:	stp	x19, x20, [sp, #16]
     604:	mov	x19, x0
     608:	add	x0, x21, #0x20
     60c:	stp	x0, xzr, [sp, #408]
     610:	add	x0, x21, #0x50
     614:	str	x0, [sp, #456]
     618:	add	x0, x21, #0x70
     61c:	str	x0, [sp, #488]
     620:	add	x0, x21, #0xa8
     624:	stp	x25, x26, [sp, #64]
     628:	add	x26, sp, #0xa0
     62c:	adrp	x25, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     630:	str	x0, [sp, #544]
     634:	mov	x0, #0x400000000           	// #17179869184
     638:	stp	x23, x24, [sp, #48]
     63c:	mov	w23, w1
     640:	add	x25, x25, #0x0
     644:	stp	x27, x28, [sp, #80]
     648:	add	x27, sp, #0xa8
     64c:	stp	xzr, xzr, [sp, #392]
     650:	strb	wzr, [sp, #424]
     654:	str	xzr, [sp, #440]
     658:	str	wzr, [sp, #448]
     65c:	str	xzr, [sp, #464]
     660:	strb	wzr, [sp, #472]
     664:	str	xzr, [sp, #496]
     668:	strb	wzr, [sp, #504]
     66c:	str	xzr, [sp, #520]
     670:	str	xzr, [sp, #528]
     674:	str	xzr, [sp, #536]
     678:	str	x0, [sp, #552]
     67c:	mov	x0, x26
     680:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     684:	ldp	x20, x19, [x19]
     688:	mov	x0, x22
     68c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     690:	add	x1, x1, #0x0
     694:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     698:	str	x19, [sp, #760]
     69c:	ldr	x0, [sp, #208]
     6a0:	add	x19, sp, #0xf0
     6a4:	str	x0, [sp, #768]
     6a8:	mov	x1, x25
     6ac:	ldr	x0, [sp, #216]
     6b0:	str	x20, [sp, #752]
     6b4:	str	x0, [sp, #776]
     6b8:	mov	x0, x19
     6bc:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     6c0:	add	x20, sp, #0x2f0
     6c4:	add	x0, sp, #0x220
     6c8:	mov	x8, x27
     6cc:	ldp	x4, x5, [sp, #240]
     6d0:	mov	x2, x26
     6d4:	ldp	x0, x1, [x0, #208]
     6d8:	stp	x0, x1, [sp, #128]
     6dc:	mov	w3, #0x1                   	// #1
     6e0:	add	x0, sp, #0x220
     6e4:	ldp	x0, x1, [x0, #224]
     6e8:	stp	x0, x1, [sp, #144]
     6ec:	mov	x1, x21
     6f0:	add	x0, sp, #0x80
     6f4:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     6f8:	ldr	x24, [sp, #168]
     6fc:	cbnz	x24, 718 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x130>
     700:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     704:	add	x1, x1, #0x0
     708:	mov	x0, x20
     70c:	bl	51c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
     710:	mov	x0, x20
     714:	bl	20 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     718:	mov	x0, x20
     71c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     720:	add	x1, x1, #0x0
     724:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     728:	add	x0, sp, #0x220
     72c:	ldp	x1, x2, [x0, #208]
     730:	mov	x0, x24
     734:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     738:	mov	x24, x0
     73c:	cbnz	x0, 74c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x164>
     740:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     744:	add	x1, x1, #0x0
     748:	b	708 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x120>
     74c:	mov	x1, x19
     750:	add	x0, x22, #0x10
     754:	stp	x0, xzr, [sp, #208]
     758:	adrp	x28, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     75c:	ldr	x0, [sp, #168]
     760:	str	xzr, [sp, #168]
     764:	strb	wzr, [sp, #224]
     768:	str	x0, [sp, #240]
     76c:	mov	x0, x20
     770:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     774:	mov	x0, x19
     778:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     77c:	add	x3, x28, #0x0
     780:	add	x0, x20, #0xe8
     784:	str	x3, [sp, #96]
     788:	ldr	x1, [x3, #2024]
     78c:	ldr	x2, [x3, #2032]
     790:	add	x2, x1, x2
     794:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     798:	mov	x8, x19
     79c:	bl	568 <_ZL9getCPUStrv>
     7a0:	ldp	x1, x2, [sp, #240]
     7a4:	add	x0, x20, #0x108
     7a8:	add	x2, x1, x2
     7ac:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     7b0:	mov	x0, x19
     7b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     7b8:	mov	x1, x25
     7bc:	mov	x0, x19
     7c0:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     7c4:	add	x25, sp, #0xb8
     7c8:	ldp	x1, x2, [sp, #240]
     7cc:	mov	x0, x25
     7d0:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     7d4:	ldr	x3, [sp, #96]
     7d8:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     7dc:	add	x1, x1, #0x0
     7e0:	add	x0, x3, #0x608
     7e4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     7e8:	str	x28, [sp, #96]
     7ec:	cbnz	w0, 868 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x280>
     7f0:	mov	x0, #0x1000000000          	// #68719476736
     7f4:	stp	xzr, xzr, [sp, #240]
     7f8:	str	x0, [sp, #256]
     7fc:	mov	x0, x19
     800:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     804:	tst	w0, #0xff
     808:	b.eq	860 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x278>  // b.none
     80c:	mov	x0, x19
     810:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     814:	str	x0, [sp, #176]
     818:	add	x28, sp, #0xb0
     81c:	ldr	x0, [sp, #240]
     820:	ldr	w4, [sp, #248]
     824:	add	x4, x0, x4, lsl #3
     828:	ldr	x0, [sp, #176]
     82c:	str	x4, [sp, #104]
     830:	cmp	x0, x4
     834:	b.eq	860 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x278>  // b.none
     838:	ldr	x0, [x0]
     83c:	mov	x1, x0
     840:	ldrb	w3, [x0, #8]
     844:	mov	x0, x25
     848:	ldr	x2, [x1], #16
     84c:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     850:	mov	x0, x28
     854:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     858:	ldr	x4, [sp, #104]
     85c:	b	828 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x240>
     860:	mov	x0, x19
     864:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     868:	ldr	x0, [sp, #96]
     86c:	mov	w28, #0x0                   	// #0
     870:	add	x4, x0, #0x0
     874:	ldr	x2, [x4, #1800]
     878:	str	x4, [sp, #96]
     87c:	ldr	x0, [x4, #1808]
     880:	mov	w1, w28
     884:	sub	x0, x0, x2
     888:	asr	x0, x0, #5
     88c:	cmp	x0, w28, uxtw
     890:	b.eq	8bc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d4>  // b.none
     894:	add	x0, x2, x1, lsl #5
     898:	lsl	x5, x1, #5
     89c:	mov	w3, #0x1                   	// #1
     8a0:	add	w28, w28, #0x1
     8a4:	ldr	x1, [x2, x5]
     8a8:	ldr	x2, [x0, #8]
     8ac:	mov	x0, x25
     8b0:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     8b4:	ldr	x4, [sp, #96]
     8b8:	b	874 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x28c>
     8bc:	ldp	x0, x1, [sp, #184]
     8c0:	stp	xzr, xzr, [sp, #240]
     8c4:	str	xzr, [sp, #256]
     8c8:	sub	x1, x1, x0
     8cc:	asr	x0, x1, #5
     8d0:	cmp	xzr, x1, asr #5
     8d4:	b.eq	928 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x340>  // b.none
     8d8:	str	x1, [sp, #96]
     8dc:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     8e0:	ldr	x1, [sp, #96]
     8e4:	mov	x28, x0
     8e8:	ldp	x3, x2, [sp, #184]
     8ec:	add	x1, x28, x1
     8f0:	mov	x0, x28
     8f4:	str	x1, [sp, #256]
     8f8:	stp	x28, x28, [sp, #240]
     8fc:	mov	x1, x3
     900:	cmp	x2, x1
     904:	b.eq	930 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x348>  // b.none
     908:	stp	x0, x1, [sp, #96]
     90c:	stp	x2, x3, [sp, #112]
     910:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     914:	ldp	x0, x1, [sp, #96]
     918:	ldp	x2, x3, [sp, #112]
     91c:	add	x0, x0, #0x20
     920:	add	x1, x1, #0x20
     924:	b	900 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>
     928:	mov	x28, #0x0                   	// #0
     92c:	b	8e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>
     930:	sub	x2, x2, x3
     934:	mov	x0, x25
     938:	add	x28, x28, x2
     93c:	str	x28, [sp, #248]
     940:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     944:	mov	x1, x19
     948:	mov	x0, x20
     94c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     950:	mov	x0, x19
     954:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     958:	str	x22, [sp, #768]
     95c:	mov	w0, #0x1                   	// #1
     960:	str	w0, [sp, #760]
     964:	mov	x0, #0x1010                	// #4112
     968:	bl	0 <_Znwm>
     96c:	mov	x1, #0x0                   	// #0
     970:	mov	x25, x0
     974:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
     978:	str	x25, [sp, #240]
     97c:	mov	x1, x19
     980:	mov	x0, x20
     984:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
     988:	ldr	x0, [sp, #240]
     98c:	cbz	x0, 99c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3b4>
     990:	ldr	x1, [x0]
     994:	ldr	x1, [x1, #8]
     998:	blr	x1
     99c:	mov	x8, x19
     9a0:	str	w23, [sp, #776]
     9a4:	bl	5c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     9a8:	ldrh	w0, [sp, #816]
     9ac:	ldrh	w1, [sp, #240]
     9b0:	bfxil	w0, w1, #0, #9
     9b4:	strh	w0, [sp, #816]
     9b8:	ldr	w0, [sp, #244]
     9bc:	ldrb	w1, [sp, #248]
     9c0:	str	w0, [sp, #820]
     9c4:	ldrb	w0, [sp, #824]
     9c8:	bfxil	w0, w1, #0, #3
     9cc:	strb	w0, [sp, #824]
     9d0:	ldr	w0, [sp, #252]
     9d4:	ldrb	w1, [sp, #256]
     9d8:	str	w0, [sp, #828]
     9dc:	ldrb	w0, [sp, #832]
     9e0:	bfxil	w0, w1, #0, #2
     9e4:	strb	w0, [sp, #832]
     9e8:	ldr	w0, [sp, #260]
     9ec:	str	w0, [sp, #836]
     9f0:	ldr	x1, [sp, #264]
     9f4:	ldr	x0, [sp, #840]
     9f8:	and	x1, x1, #0xffffffff007fffff
     9fc:	and	x0, x0, #0xff800000
     a00:	orr	x0, x0, x1
     a04:	str	x0, [sp, #840]
     a08:	ldr	x0, [sp, #272]
     a0c:	str	x0, [sp, #848]
     a10:	ldr	x0, [sp, #280]
     a14:	str	x0, [sp, #856]
     a18:	ldr	x0, [sp, #288]
     a1c:	str	x0, [sp, #864]
     a20:	ldrh	w1, [sp, #296]
     a24:	ldrh	w0, [sp, #872]
     a28:	bfxil	w0, w1, #0, #12
     a2c:	strh	w0, [sp, #872]
     a30:	ldr	w0, [sp, #300]
     a34:	add	x1, x19, #0x40
     a38:	str	w0, [sp, #876]
     a3c:	add	x0, x20, #0x80
     a40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     a44:	add	x1, x19, #0x60
     a48:	add	x0, x20, #0xa0
     a4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     a50:	add	x1, x19, #0x80
     a54:	add	x0, x20, #0xc0
     a58:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     a5c:	add	x0, x19, #0x38
     a60:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     a64:	mov	x0, x20
     a68:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
     a6c:	mov	x1, x0
     a70:	mov	x0, x20
     a74:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
     a78:	mov	x25, x0
     a7c:	cbnz	x0, a98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b0>
     a80:	mov	x0, x19
     a84:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     a88:	add	x1, x1, #0x0
     a8c:	bl	51c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
     a90:	mov	x0, x19
     a94:	b	714 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x12c>
     a98:	ldr	x1, [x0]
     a9c:	adrp	x19, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     aa0:	add	x19, x19, #0x0
     aa4:	ldr	x1, [x1, #112]
     aa8:	blr	x1
     aac:	ldr	x0, [x25]
     ab0:	mov	w1, #0x0                   	// #0
     ab4:	ldr	x2, [x0, #120]
     ab8:	mov	x0, x25
     abc:	blr	x2
     ac0:	ldr	x0, [x25]
     ac4:	mov	x1, x24
     ac8:	ldr	x2, [x0, #128]
     acc:	mov	x0, x25
     ad0:	blr	x2
     ad4:	mov	x24, x0
     ad8:	cmp	w23, #0x0
     adc:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     ae0:	add	x0, x0, #0x0
     ae4:	mov	x1, #0x1f00                	// #7936
     ae8:	csel	x19, x19, x0, eq  // eq = none
     aec:	mov	x23, x1
     af0:	add	x28, x19, x1
     af4:	mov	x4, #0x3e00                	// #15872
     af8:	add	x2, x19, x4
     afc:	add	x1, x19, x23
     b00:	mov	x0, x19
     b04:	mov	w3, #0x40                  	// #64
     b08:	add	x19, x19, #0x100
     b0c:	blr	x24
     b10:	cmp	x28, x19
     b14:	mov	x4, #0x3e00                	// #15872
     b18:	b.ne	af8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>  // b.any
     b1c:	ldr	x0, [x25]
     b20:	mov	w1, #0x1                   	// #1
     b24:	ldr	x2, [x0, #120]
     b28:	mov	x0, x25
     b2c:	blr	x2
     b30:	ldr	x0, [x25]
     b34:	ldr	x1, [x0, #16]
     b38:	mov	x0, x25
     b3c:	blr	x1
     b40:	mov	x0, x20
     b44:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
     b48:	mov	x0, x22
     b4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b50:	mov	x0, x27
     b54:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     b58:	mov	x0, x26
     b5c:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     b60:	mov	x0, x21
     b64:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     b68:	ldp	x29, x30, [sp]
     b6c:	ldp	x19, x20, [sp, #16]
     b70:	ldp	x21, x22, [sp, #32]
     b74:	ldp	x23, x24, [sp, #48]
     b78:	ldp	x25, x26, [sp, #64]
     b7c:	ldp	x27, x28, [sp, #80]
     b80:	add	sp, sp, #0x4b0
     b84:	ret

0000000000000b88 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     b88:	sub	sp, sp, #0x4f0
     b8c:	stp	x29, x30, [sp, #32]
     b90:	add	x29, sp, #0x20
     b94:	str	w1, [sp, #140]
     b98:	add	x1, sp, #0x388
     b9c:	stp	x27, x28, [sp, #112]
     ba0:	add	x28, sp, #0x388
     ba4:	stp	x19, x20, [sp, #48]
     ba8:	mov	x19, x0
     bac:	add	x0, x28, #0x20
     bb0:	stp	x21, x22, [sp, #64]
     bb4:	add	x22, sp, #0x1f8
     bb8:	adrp	x21, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     bbc:	stp	x23, x24, [sp, #80]
     bc0:	stp	x25, x26, [sp, #96]
     bc4:	stp	x0, xzr, [x1, #16]
     bc8:	add	x0, x28, #0x50
     bcc:	str	x0, [sp, #968]
     bd0:	add	x0, x28, #0x70
     bd4:	str	x0, [sp, #1000]
     bd8:	add	x0, x28, #0xa8
     bdc:	stp	xzr, xzr, [x1]
     be0:	str	x8, [sp, #184]
     be4:	strb	wzr, [sp, #936]
     be8:	str	xzr, [sp, #952]
     bec:	str	wzr, [sp, #960]
     bf0:	str	xzr, [sp, #976]
     bf4:	strb	wzr, [sp, #984]
     bf8:	str	xzr, [sp, #1008]
     bfc:	strb	wzr, [sp, #1016]
     c00:	str	xzr, [sp, #1032]
     c04:	str	xzr, [sp, #1040]
     c08:	str	xzr, [sp, #1048]
     c0c:	str	x0, [sp, #1056]
     c10:	mov	x0, #0x400000000           	// #17179869184
     c14:	str	x0, [sp, #1064]
     c18:	add	x0, sp, #0x158
     c1c:	str	x0, [sp, #144]
     c20:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     c24:	mov	x0, x22
     c28:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     c2c:	add	x1, x1, #0x0
     c30:	ldp	x20, x19, [x19]
     c34:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     c38:	ldr	x0, [sp, #504]
     c3c:	str	x0, [sp, #728]
     c40:	ldr	x0, [sp, #512]
     c44:	add	x1, x21, #0x0
     c48:	str	x20, [sp, #712]
     c4c:	str	x19, [sp, #720]
     c50:	add	x19, sp, #0x2c8
     c54:	str	x0, [sp, #736]
     c58:	add	x0, sp, #0x230
     c5c:	str	x0, [sp, #128]
     c60:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     c64:	add	x0, sp, #0x2b0
     c68:	mov	w3, #0x1                   	// #1
     c6c:	ldr	x2, [sp, #144]
     c70:	ldp	x0, x1, [x0, #24]
     c74:	stp	x0, x1, [sp, #304]
     c78:	add	x0, sp, #0x2b0
     c7c:	ldp	x0, x1, [x0, #40]
     c80:	stp	x0, x1, [sp, #320]
     c84:	add	x0, sp, #0x160
     c88:	str	x0, [sp, #192]
     c8c:	mov	x8, x0
     c90:	add	x0, sp, #0x200
     c94:	mov	x1, x28
     c98:	ldp	x4, x5, [x0, #48]
     c9c:	add	x0, sp, #0x130
     ca0:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     ca4:	str	x21, [sp, #256]
     ca8:	ldr	x20, [sp, #352]
     cac:	cbnz	x20, cc8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x140>
     cb0:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     cb4:	add	x1, x1, #0x0
     cb8:	mov	x0, x19
     cbc:	bl	51c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
     cc0:	mov	x0, x19
     cc4:	bl	20 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     cc8:	bl	0 <_ZN4llvm4errsEv>
     ccc:	mov	x1, x0
     cd0:	mov	x2, #0x0                   	// #0
     cd4:	mov	x0, x20
     cd8:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
     cdc:	tst	w0, #0xff
     ce0:	b.ne	cb0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x128>  // b.any
     ce4:	ldr	x0, [sp, #352]
     ce8:	mov	w1, #0x104                 	// #260
     cec:	str	xzr, [sp, #720]
     cf0:	add	x0, x0, #0xf0
     cf4:	str	x0, [sp, #712]
     cf8:	mov	x0, x19
     cfc:	strh	w1, [sp, #728]
     d00:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     d04:	tst	w0, #0xff
     d08:	b.ne	d2c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1a4>  // b.any
     d0c:	adrp	x3, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     d10:	add	x3, x3, #0x0
     d14:	mov	w2, #0x11b                 	// #283
     d18:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     d1c:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     d20:	add	x1, x1, #0x0
     d24:	add	x0, x0, #0x0
     d28:	bl	0 <__assert_fail>
     d2c:	mov	x1, x19
     d30:	mov	x0, x22
     d34:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     d38:	adrp	x24, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     d3c:	ldr	x8, [sp, #128]
     d40:	add	x20, sp, #0x1b8
     d44:	add	x21, sp, #0x1d8
     d48:	bl	5c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     d4c:	str	xzr, [sp, #416]
     d50:	add	x0, sp, #0x198
     d54:	str	x0, [sp, #152]
     d58:	add	x3, x24, #0x0
     d5c:	add	x0, x0, #0x10
     d60:	ldr	x2, [sp, #152]
     d64:	mov	x1, x22
     d68:	str	x3, [sp, #200]
     d6c:	str	x0, [sp, #408]
     d70:	add	x0, x3, #0x7e8
     d74:	strb	wzr, [sp, #424]
     d78:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
     d7c:	mov	x23, x0
     d80:	mov	x8, x20
     d84:	ldr	x0, [sp, #352]
     d88:	ldp	x26, x25, [x0, #240]
     d8c:	bl	568 <_ZL9getCPUStrv>
     d90:	ldr	x0, [sp, #440]
     d94:	str	x0, [sp, #168]
     d98:	ldr	x0, [sp, #448]
     d9c:	mov	x8, x21
     da0:	str	x0, [sp, #176]
     da4:	bl	3e0 <_ZL14getFeaturesStrv>
     da8:	ldr	x3, [sp, #200]
     dac:	ldp	x0, x27, [sp, #472]
     db0:	str	x0, [sp, #160]
     db4:	ldrh	w1, [x3, #2296]
     db8:	cbz	w1, e48 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2c0>
     dbc:	ldr	w1, [x3, #2424]
     dc0:	mov	x0, #0x0                   	// #0
     dc4:	mov	w2, #0x1                   	// #1
     dc8:	bfxil	x0, x1, #0, #32
     dcc:	add	x24, x24, #0x0
     dd0:	ldrh	w3, [x24, #2904]
     dd4:	cbz	w3, e54 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2cc>
     dd8:	ldr	w3, [x24, #3032]
     ddc:	mov	x1, #0x0                   	// #0
     de0:	bfxil	x1, x3, #0, #32
     de4:	mov	w3, #0x1                   	// #1
     de8:	stp	x26, x25, [sp, #368]
     dec:	mov	x25, #0x0                   	// #0
     df0:	mov	x26, #0x0                   	// #0
     df4:	ldr	x24, [x23, #88]
     df8:	bfxil	x25, x0, #0, #32
     dfc:	bfxil	x26, x1, #0, #32
     e00:	bfi	x25, x2, #32, #8
     e04:	bfi	x26, x3, #32, #8
     e08:	cbz	x24, f48 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c0>
     e0c:	add	x1, sp, #0x180
     e10:	mov	w0, #0x105                 	// #261
     e14:	strh	w0, [sp, #400]
     e18:	add	x0, sp, #0x170
     e1c:	str	x1, [sp, #200]
     e20:	stp	x0, xzr, [sp, #384]
     e24:	mov	x0, x1
     e28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     e2c:	tst	w0, #0xff
     e30:	ldr	x1, [sp, #200]
     e34:	b.ne	e60 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d8>  // b.any
     e38:	adrp	x3, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     e3c:	mov	w2, #0x121                 	// #289
     e40:	add	x3, x3, #0x0
     e44:	b	d18 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x190>
     e48:	mov	x0, #0x0                   	// #0
     e4c:	mov	w2, #0x0                   	// #0
     e50:	b	dcc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x244>
     e54:	mov	x1, #0x0                   	// #0
     e58:	mov	w3, #0x0                   	// #0
     e5c:	b	de8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x260>
     e60:	mov	x0, x19
     e64:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     e68:	ldp	x4, x2, [sp, #160]
     e6c:	mov	x7, x25
     e70:	ldr	x6, [sp, #128]
     e74:	mov	x5, x27
     e78:	ldr	x3, [sp, #176]
     e7c:	mov	x1, x19
     e80:	ldr	w0, [sp, #140]
     e84:	str	x26, [sp]
     e88:	str	w0, [sp, #8]
     e8c:	mov	x0, x23
     e90:	strb	wzr, [sp, #16]
     e94:	blr	x24
     e98:	mov	x24, x0
     e9c:	mov	x0, x19
     ea0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     ea4:	mov	x0, x21
     ea8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     eac:	mov	x0, x20
     eb0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     eb4:	mov	x8, x20
     eb8:	adrp	x27, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     ebc:	adrp	x25, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     ec0:	bl	568 <_ZL9getCPUStrv>
     ec4:	ldr	x0, [sp, #440]
     ec8:	str	x0, [sp, #224]
     ecc:	ldr	x0, [sp, #448]
     ed0:	mov	x8, x21
     ed4:	str	x0, [sp, #168]
     ed8:	bl	3e0 <_ZL14getFeaturesStrv>
     edc:	ldr	x0, [sp, #472]
     ee0:	str	x0, [sp, #216]
     ee4:	ldr	x0, [sp, #480]
     ee8:	str	x0, [sp, #160]
     eec:	ldr	x0, [sp, #352]
     ef0:	add	x0, x0, #0x18
     ef4:	ldr	x23, [x0, #8]
     ef8:	str	x0, [sp, #232]
     efc:	add	x0, x27, #0x0
     f00:	str	x0, [sp, #200]
     f04:	add	x0, x25, #0x0
     f08:	sub	x0, x0, #0xf0
     f0c:	str	x0, [sp, #208]
     f10:	ldr	x0, [sp, #232]
     f14:	cmp	x0, x23
     f18:	b.eq	1288 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x700>  // b.none
     f1c:	ldr	x0, [x23]
     f20:	tst	w0, #0x4
     f24:	b.eq	f50 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c8>  // b.none
     f28:	adrp	x3, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     f2c:	add	x3, x3, #0x0
     f30:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     f34:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     f38:	add	x1, x1, #0x0
     f3c:	add	x0, x0, #0x0
     f40:	mov	w2, #0x8b                  	// #139
     f44:	b	d28 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1a0>
     f48:	mov	x24, #0x0                   	// #0
     f4c:	b	ea4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x31c>
     f50:	sub	x0, x23, #0x38
     f54:	bl	0 <_ZNK4llvm8Function10getContextEv>
     f58:	str	x0, [sp, #176]
     f5c:	ldr	x0, [x23, #56]
     f60:	str	x0, [sp, #360]
     f64:	add	x0, sp, #0x310
     f68:	str	xzr, [sp, #712]
     f6c:	str	xzr, [sp, #720]
     f70:	str	wzr, [sp, #736]
     f74:	str	xzr, [sp, #744]
     f78:	str	xzr, [sp, #768]
     f7c:	strh	wzr, [sp, #776]
     f80:	strh	wzr, [sp, #778]
     f84:	stp	xzr, xzr, [x0]
     f88:	stp	xzr, xzr, [x0, #16]
     f8c:	add	x0, x19, #0x18
     f90:	str	x0, [sp, #752]
     f94:	str	x0, [sp, #760]
     f98:	ldr	x0, [sp, #168]
     f9c:	cbz	x0, fe4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x45c>
     fa0:	ldr	x1, [sp, #200]
     fa4:	add	x26, sp, #0x180
     fa8:	mov	x0, x26
     fac:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     fb0:	ldp	x1, x2, [sp, #384]
     fb4:	add	x0, x23, #0x38
     fb8:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
     fbc:	tst	w0, #0xff
     fc0:	b.ne	fe4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x45c>  // b.any
     fc4:	ldr	x1, [sp, #200]
     fc8:	mov	x0, x26
     fcc:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     fd0:	ldp	x1, x2, [sp, #384]
     fd4:	mov	x0, x19
     fd8:	ldr	x4, [sp, #168]
     fdc:	ldr	x3, [sp, #224]
     fe0:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     fe4:	ldr	x0, [sp, #160]
     fe8:	cbz	x0, 1010 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x488>
     fec:	add	x0, sp, #0x180
     ff0:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     ff4:	add	x1, x1, #0x0
     ff8:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
     ffc:	ldp	x1, x2, [sp, #384]
    1000:	mov	x0, x19
    1004:	ldr	x4, [sp, #160]
    1008:	ldr	x3, [sp, #216]
    100c:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1010:	ldr	x0, [sp, #208]
    1014:	ldrh	w0, [x0, #8]
    1018:	cbz	w0, 1058 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4d0>
    101c:	ldr	x0, [sp, #208]
    1020:	ldr	w0, [x0, #136]
    1024:	cbnz	w0, 112c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5a4>
    1028:	add	x0, sp, #0x180
    102c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1030:	add	x1, x1, #0x0
    1034:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1038:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    103c:	add	x1, x1, #0x0
    1040:	add	x0, sp, #0x170
    1044:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1048:	ldp	x3, x4, [sp, #368]
    104c:	mov	x0, x19
    1050:	ldp	x1, x2, [sp, #384]
    1054:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1058:	add	x0, x25, #0x0
    105c:	add	x26, x0, #0x170
    1060:	ldrh	w0, [x0, #376]
    1064:	cbz	w0, 10ac <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x524>
    1068:	add	x0, sp, #0x170
    106c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1070:	add	x1, x1, #0x0
    1074:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1078:	ldrb	w2, [x26, #136]
    107c:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1080:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1084:	add	x0, x0, #0x0
    1088:	cmp	w2, #0x0
    108c:	add	x1, x1, #0x0
    1090:	csel	x1, x1, x0, ne  // ne = any
    1094:	add	x0, sp, #0x180
    1098:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    109c:	ldp	x1, x2, [sp, #368]
    10a0:	mov	x0, x19
    10a4:	ldp	x3, x4, [sp, #384]
    10a8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    10ac:	add	x0, x25, #0x0
    10b0:	ldrb	w0, [x0, #704]
    10b4:	cbz	w0, 10dc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x554>
    10b8:	add	x0, sp, #0x180
    10bc:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    10c0:	add	x1, x1, #0x0
    10c4:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    10c8:	ldp	x1, x2, [sp, #384]
    10cc:	mov	x0, x19
    10d0:	mov	x3, #0x0                   	// #0
    10d4:	mov	x4, #0x0                   	// #0
    10d8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    10dc:	add	x0, x25, #0x0
    10e0:	ldrh	w0, [x0, #776]
    10e4:	cbz	w0, 125c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6d4>
    10e8:	add	x0, x23, #0x10
    10ec:	str	x0, [sp, #240]
    10f0:	ldr	x26, [x23, #24]
    10f4:	adrp	x0, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    10f8:	add	x0, x0, #0x0
    10fc:	str	x0, [sp, #280]
    1100:	add	x0, sp, #0x180
    1104:	str	x0, [sp, #288]
    1108:	ldr	x0, [sp, #240]
    110c:	cmp	x0, x26
    1110:	b.eq	125c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6d4>  // b.none
    1114:	ldr	x0, [x26]
    1118:	tst	w0, #0x4
    111c:	b.eq	1174 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5ec>  // b.none
    1120:	adrp	x3, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1124:	add	x3, x3, #0x0
    1128:	b	f30 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a8>
    112c:	cmp	w0, #0x1
    1130:	b.ne	1150 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5c8>  // b.any
    1134:	add	x0, sp, #0x180
    1138:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    113c:	add	x1, x1, #0x0
    1140:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1144:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1148:	add	x1, x1, #0x0
    114c:	b	1040 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b8>
    1150:	cmp	w0, #0x2
    1154:	b.ne	1058 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4d0>  // b.any
    1158:	add	x0, sp, #0x180
    115c:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1160:	add	x1, x1, #0x0
    1164:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1168:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    116c:	add	x1, x1, #0x0
    1170:	b	1040 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b8>
    1174:	add	x0, x26, #0x10
    1178:	str	x0, [sp, #248]
    117c:	ldr	x27, [x26, #24]
    1180:	add	x0, x25, #0x0
    1184:	str	x0, [sp, #264]
    1188:	add	x0, sp, #0x170
    118c:	str	x0, [sp, #272]
    1190:	ldr	x0, [sp, #248]
    1194:	cmp	x0, x27
    1198:	b.eq	1254 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6cc>  // b.none
    119c:	ldr	x0, [x27]
    11a0:	tst	w0, #0x4
    11a4:	b.eq	11b4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x62c>  // b.none
    11a8:	adrp	x3, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    11ac:	add	x3, x3, #0x0
    11b0:	b	f30 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a8>
    11b4:	sub	x0, x27, #0x18
    11b8:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    11bc:	tst	w0, #0xff
    11c0:	b.eq	124c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c4>  // b.none
    11c4:	ldur	x1, [x27, #-48]
    11c8:	cbz	x1, 124c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c4>
    11cc:	mov	x0, x1
    11d0:	str	x1, [sp, #296]
    11d4:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    11d8:	tst	w0, #0xff
    11dc:	b.eq	124c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c4>  // b.none
    11e0:	ldr	x1, [sp, #296]
    11e4:	ldr	w0, [x1, #36]
    11e8:	cmp	w0, #0x2d
    11ec:	b.eq	11f8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>  // b.none
    11f0:	cmp	w0, #0xf9
    11f4:	b.ne	124c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c4>  // b.any
    11f8:	ldp	x1, x0, [sp, #280]
    11fc:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1200:	ldr	x0, [sp, #264]
    1204:	ldp	x1, x2, [sp, #384]
    1208:	ldr	x3, [x0, #904]
    120c:	ldr	x4, [x0, #912]
    1210:	ldr	x0, [sp, #176]
    1214:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
    1218:	mov	x3, x0
    121c:	ldr	x0, [x27, #32]
    1220:	str	x3, [sp, #296]
    1224:	str	x0, [sp, #368]
    1228:	sub	x0, x27, #0x18
    122c:	bl	0 <_ZNK4llvm5Value10getContextEv>
    1230:	mov	x1, x0
    1234:	ldr	x0, [sp, #272]
    1238:	mov	w2, #0xffffffff            	// #-1
    123c:	ldr	x3, [sp, #296]
    1240:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
    1244:	str	x0, [sp, #368]
    1248:	str	x0, [x27, #32]
    124c:	ldr	x27, [x27, #8]
    1250:	b	1190 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x608>
    1254:	ldr	x26, [x26, #8]
    1258:	b	1108 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x580>
    125c:	ldr	x1, [sp, #176]
    1260:	mov	x3, x19
    1264:	mov	w2, #0xffffffff            	// #-1
    1268:	add	x0, sp, #0x168
    126c:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
    1270:	str	x0, [x23, #56]
    1274:	add	x0, x19, #0x10
    1278:	ldr	x1, [sp, #744]
    127c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1280:	ldr	x23, [x23, #8]
    1284:	b	f10 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x388>
    1288:	mov	x0, x21
    128c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1290:	add	x23, sp, #0x180
    1294:	mov	x0, x20
    1298:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    129c:	mov	x0, x23
    12a0:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
    12a4:	mov	x0, #0x118                 	// #280
    12a8:	bl	0 <_Znwm>
    12ac:	mov	x1, x22
    12b0:	mov	x25, x0
    12b4:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
    12b8:	mov	x1, x25
    12bc:	mov	x0, x23
    12c0:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    12c4:	mov	x8, x19
    12c8:	mov	x0, x24
    12cc:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
    12d0:	mov	x0, x19
    12d4:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
    12d8:	mov	x1, x0
    12dc:	mov	x0, x23
    12e0:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    12e4:	mov	x0, x19
    12e8:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    12ec:	ldr	x0, [x24]
    12f0:	mov	x1, x23
    12f4:	ldr	x2, [x0, #104]
    12f8:	mov	x0, x24
    12fc:	blr	x2
    1300:	mov	x1, x0
    1304:	mov	x0, x23
    1308:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    130c:	mov	w0, #0x1                   	// #1
    1310:	bl	0 <_ZN4llvm18createVerifierPassEb>
    1314:	mov	x1, x0
    1318:	mov	x0, x23
    131c:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1320:	mov	x0, x19
    1324:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
    1328:	str	wzr, [sp, #716]
    132c:	ldr	w0, [sp, #140]
    1330:	mov	w2, #0x0                   	// #0
    1334:	mov	w1, #0x0                   	// #0
    1338:	str	w0, [sp, #712]
    133c:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
    1340:	str	x0, [sp, #728]
    1344:	mov	x1, x23
    1348:	mov	w0, #0x1                   	// #1
    134c:	strb	w0, [sp, #755]
    1350:	mov	x0, x19
    1354:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
    1358:	mov	x0, x19
    135c:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
    1360:	add	x0, x20, #0x10
    1364:	stp	x0, xzr, [sp, #440]
    1368:	mov	w0, #0x1                   	// #1
    136c:	str	w0, [sp, #744]
    1370:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    1374:	strb	wzr, [sp, #456]
    1378:	ldr	x0, [x0]
    137c:	str	xzr, [sp, #720]
    1380:	str	xzr, [sp, #728]
    1384:	add	x0, x0, #0x10
    1388:	str	x0, [sp, #712]
    138c:	ldr	x0, [sp, #256]
    1390:	str	xzr, [sp, #736]
    1394:	str	x20, [sp, #752]
    1398:	add	x1, x0, #0x0
    139c:	mov	x0, x21
    13a0:	bl	51c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    13a4:	mov	x1, x21
    13a8:	mov	w2, #0x0                   	// #0
    13ac:	mov	x0, x19
    13b0:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
    13b4:	mov	x1, x0
    13b8:	mov	x0, x23
    13bc:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    13c0:	mov	x0, x21
    13c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    13c8:	ldr	x1, [sp, #352]
    13cc:	mov	x0, x23
    13d0:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
    13d4:	ldr	x0, [sp, #720]
    13d8:	ldr	x1, [sp, #736]
    13dc:	cmp	x1, x0
    13e0:	b.eq	13ec <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x864>  // b.none
    13e4:	mov	x0, x19
    13e8:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    13ec:	ldr	x0, [sp, #184]
    13f0:	ldr	x1, [sp, #752]
    13f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    13f8:	mov	x0, x19
    13fc:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    1400:	mov	x0, x20
    1404:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1408:	mov	x0, x23
    140c:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
    1410:	ldr	x0, [x24]
    1414:	ldr	x1, [x0, #8]
    1418:	mov	x0, x24
    141c:	blr	x1
    1420:	ldr	x0, [sp, #152]
    1424:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1428:	ldr	x0, [sp, #128]
    142c:	add	x0, x0, #0x38
    1430:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1434:	mov	x0, x22
    1438:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    143c:	ldr	x0, [sp, #192]
    1440:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1444:	ldr	x0, [sp, #144]
    1448:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    144c:	mov	x0, x28
    1450:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1454:	ldp	x29, x30, [sp, #32]
    1458:	ldp	x19, x20, [sp, #48]
    145c:	ldp	x21, x22, [sp, #64]
    1460:	ldp	x23, x24, [sp, #80]
    1464:	ldp	x25, x26, [sp, #96]
    1468:	ldp	x27, x28, [sp, #112]
    146c:	ldr	x0, [sp, #184]
    1470:	add	sp, sp, #0x4f0
    1474:	ret

0000000000001478 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
    1478:	stp	x29, x30, [sp, #-128]!
    147c:	mov	x2, #0x5d00                	// #23808
    1480:	mov	x29, sp
    1484:	str	x23, [sp, #48]
    1488:	adrp	x23, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    148c:	add	x23, x23, #0x0
    1490:	stp	x19, x20, [sp, #16]
    1494:	mov	x19, x1
    1498:	adrp	x20, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    149c:	mov	x1, x23
    14a0:	stp	x21, x22, [sp, #32]
    14a4:	mov	x22, x0
    14a8:	add	x0, x20, #0x0
    14ac:	bl	0 <memcpy>
    14b0:	adrp	x21, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    14b4:	mov	x2, #0x5d00                	// #23808
    14b8:	mov	x1, x23
    14bc:	add	x0, x21, #0x0
    14c0:	bl	0 <memcpy>
    14c4:	adrp	x2, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    14c8:	add	x2, x2, #0x0
    14cc:	ldp	x0, x3, [x19]
    14d0:	mov	w19, #0x2                   	// #2
    14d4:	cmp	x3, x0
    14d8:	b.eq	1554 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xdc>  // b.none
    14dc:	ldr	x1, [x0]
    14e0:	ldrb	w4, [x1]
    14e4:	cmp	w4, #0x2d
    14e8:	b.ne	151c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>  // b.any
    14ec:	ldrb	w4, [x1, #1]
    14f0:	cmp	w4, #0x4f
    14f4:	b.ne	151c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>  // b.any
    14f8:	ldrb	w1, [x1, #2]
    14fc:	sub	w1, w1, #0x30
    1500:	cmp	w1, #0x3
    1504:	b.hi	1534 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbc>  // b.pmore
    1508:	ldrb	w1, [x2, w1, uxtw]
    150c:	adr	x4, 1518 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa0>
    1510:	add	x1, x4, w1, sxtb #2
    1514:	br	x1
    1518:	mov	w19, #0x1                   	// #1
    151c:	add	x0, x0, #0x8
    1520:	b	14d4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5c>
    1524:	mov	w19, #0x2                   	// #2
    1528:	b	151c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>
    152c:	mov	w19, #0x3                   	// #3
    1530:	b	151c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>
    1534:	bl	0 <_ZN4llvm4errsEv>
    1538:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    153c:	add	x1, x1, #0x0
    1540:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1544:	mov	w0, #0x1                   	// #1
    1548:	bl	0 <exit>
    154c:	mov	w19, #0x0                   	// #0
    1550:	b	151c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>
    1554:	add	x23, sp, #0x40
    1558:	mov	w1, w19
    155c:	mov	x8, x23
    1560:	mov	x0, x22
    1564:	bl	b88 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1568:	mov	w1, w19
    156c:	mov	x0, x23
    1570:	bl	5e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1574:	mov	x0, x22
    1578:	mov	w1, #0x0                   	// #0
    157c:	bl	5e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1580:	add	x1, x21, #0x0
    1584:	add	x0, x20, #0x0
    1588:	mov	x2, #0x5d00                	// #23808
    158c:	bl	0 <memcmp>
    1590:	cbz	w0, 15b0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x138>
    1594:	adrp	x1, 0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv.isra.0>
    1598:	add	x1, x1, #0x0
    159c:	add	x19, sp, #0x60
    15a0:	mov	x0, x19
    15a4:	bl	51c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    15a8:	mov	x0, x19
    15ac:	bl	20 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    15b0:	mov	x0, x23
    15b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    15b8:	ldp	x19, x20, [sp, #16]
    15bc:	ldp	x21, x22, [sp, #32]
    15c0:	ldr	x23, [sp, #48]
    15c4:	ldp	x29, x30, [sp], #128
    15c8:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  24:	cbz	x2, 4c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x4c>
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	ldr	x1, [x1, #8]
  34:	ldr	x0, [x3, #8]
  38:	bl	0 <memcmp>
  3c:	cmp	w0, #0x0
  40:	cset	w0, ne  // ne = any
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	mov	w0, #0x0                   	// #0
  50:	ret
  54:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	x0, [x0, #160]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x21, x22, [x19, #136]
  2c:	cmp	x21, x22
  30:	b.eq	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>  // b.none
  34:	mov	x20, x21
  38:	mov	x0, x20
  3c:	add	x20, x20, #0x20
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  44:	cmp	x22, x20
  48:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  4c:	str	x21, [x19, #144]
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x21, x22, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	orr	x0, x0, x0, lsr #1
   4:	orr	x0, x0, x0, lsr #2
   8:	orr	x0, x0, x0, lsr #4
   c:	orr	x0, x0, x0, lsr #8
  10:	orr	x0, x0, x0, lsr #16
  14:	orr	x0, x0, x0, lsr #32
  18:	add	x0, x0, #0x1
  1c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x0, x19
  14:	bl	0 <malloc>
  18:	mov	x20, x0
  1c:	cbnz	x0, 34 <_ZN4llvm11safe_mallocEm+0x34>
  20:	cbz	x19, 44 <_ZN4llvm11safe_mallocEm+0x44>
  24:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  28:	mov	w1, #0x1                   	// #1
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	mov	x0, x20
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x19, #0x1                   	// #1
  48:	b	10 <_ZN4llvm11safe_mallocEm+0x10>

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	ldr	w2, [x0, #12]
   4:	cmp	x1, x2
   8:	b.ls	34 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x34>  // b.plast
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  14:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x43                  	// #67
  30:	bl	0 <__assert_fail>
  34:	str	w1, [x0, #8]
  38:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD1Ev>:
   0:	ldr	x3, [x0, #16]
   4:	mov	x1, x0
   8:	cbz	x3, 18 <_ZNSt14_Function_baseD1Ev+0x18>
   c:	mov	x16, x3
  10:	mov	w2, #0x3                   	// #3
  14:	br	x16
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	ldr	x3, [x0, #8]
   4:	cmp	x3, x2
   8:	b.ne	30 <_ZNK4llvm9StringRef6equalsES0_+0x30>  // b.any
   c:	cbz	x3, 38 <_ZNK4llvm9StringRef6equalsES0_+0x38>
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	ldr	x0, [x0]
  1c:	bl	0 <memcmp>
  20:	cmp	w0, #0x0
  24:	cset	w0, eq  // eq = none
  28:	ldp	x29, x30, [sp], #16
  2c:	ret
  30:	mov	w0, #0x0                   	// #0
  34:	ret
  38:	mov	w0, #0x1                   	// #1
  3c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w2, #0x101                 	// #257
   8:	mov	x29, sp
   c:	strh	w2, [x0, #16]
  10:	ldrb	w2, [x1]
  14:	stp	xzr, xzr, [x0]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	bl	0 <_ZN4llvm5TwineC1EPKc>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm5TwineC1EPKc+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKc>
  38:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKc>
  3c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x112                 	// #274
  50:	bl	0 <__assert_fail>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w4, #0x503                 	// #1283
   8:	mov	x29, sp
   c:	stp	x1, x2, [x0]
  10:	strh	w4, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x169                 	// #361
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	stp	x21, x22, [sp, #32]
  14:	str	x23, [sp, #48]
  18:	ldrb	w23, [x0, #16]
  1c:	cbz	w23, 2c <_ZNK4llvm5Twine6concatERKS0_+0x2c>
  20:	ldrb	w22, [x1, #16]
  24:	mov	x20, x1
  28:	cbnz	w22, 4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  2c:	mov	w0, #0x100                 	// #256
  30:	stp	xzr, xzr, [x19]
  34:	strh	w0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x21, x22, [sp, #32]
  40:	ldr	x23, [sp, #48]
  44:	ldp	x29, x30, [sp], #64
  48:	ret
  4c:	cmp	w23, #0x1
  50:	b.ne	68 <_ZNK4llvm5Twine6concatERKS0_+0x68>  // b.any
  54:	ldp	x0, x1, [x1]
  58:	stp	x0, x1, [x8]
  5c:	ldr	x0, [x20, #16]
  60:	str	x0, [x19, #16]
  64:	b	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>
  68:	mov	x21, x0
  6c:	cmp	w22, #0x1
  70:	b.ne	84 <_ZNK4llvm5Twine6concatERKS0_+0x84>  // b.any
  74:	ldp	x0, x1, [x0]
  78:	stp	x0, x1, [x8]
  7c:	ldr	x0, [x21, #16]
  80:	b	60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  84:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  88:	tst	w0, #0xff
  8c:	b.eq	e4 <_ZNK4llvm5Twine6concatERKS0_+0xe4>  // b.none
  90:	ldr	x21, [x21]
  94:	mov	x0, x20
  98:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  9c:	tst	w0, #0xff
  a0:	b.eq	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>  // b.none
  a4:	ldr	x20, [x20]
  a8:	stp	x21, x20, [x19]
  ac:	mov	x0, x19
  b0:	strb	w23, [x19, #16]
  b4:	strb	w22, [x19, #17]
  b8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  bc:	tst	w0, #0xff
  c0:	b.ne	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>  // b.any
  c4:	adrp	x3, 0 <_ZNK4llvm5Twine6concatERKS0_>
  c8:	adrp	x1, 0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	adrp	x0, 0 <_ZNK4llvm5Twine6concatERKS0_>
  d0:	add	x3, x3, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x0, x0, #0x0
  dc:	mov	w2, #0xb8                  	// #184
  e0:	bl	0 <__assert_fail>
  e4:	mov	w23, #0x2                   	// #2
  e8:	b	94 <_ZNK4llvm5Twine6concatERKS0_+0x94>
  ec:	mov	w22, #0x2                   	// #2
  f0:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  18:	ldp	x2, x0, [x19, #16]
  1c:	ldp	x1, x20, [sp, #32]
  20:	sub	x2, x2, x0
  24:	cmp	x20, x2
  28:	b.ls	4c <_ZN4llvm11raw_ostreamlsEPKc+0x4c>  // b.plast
  2c:	mov	x0, x19
  30:	mov	x2, x20
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	mov	x19, x0
  3c:	mov	x0, x19
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret
  4c:	cbz	x20, 3c <_ZN4llvm11raw_ostreamlsEPKc+0x3c>
  50:	mov	x2, x20
  54:	bl	0 <memcpy>
  58:	ldr	x2, [x19, #24]
  5c:	add	x2, x2, x20
  60:	str	x2, [x19, #24]
  64:	b	3c <_ZN4llvm11raw_ostreamlsEPKc+0x3c>

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	ubfiz	x1, x1, #16, #3
   4:	ubfiz	x2, x2, #21, #2
   8:	orr	x2, x2, x1
   c:	adrp	x3, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x1, [x0, #8]
  14:	stp	xzr, xzr, [x0, #16]
  18:	ldr	x3, [x3]
  1c:	and	x1, x1, #0x80000000
  20:	orr	x2, x2, x1
  24:	add	x1, x0, #0x50
  28:	add	x3, x3, #0x10
  2c:	stp	x3, x2, [x0]
  30:	adrp	x2, 0 <_ZN4llvm2cl15GeneralCategoryE>
  34:	str	x1, [x0, #64]
  38:	mov	x1, #0x100000000           	// #4294967296
  3c:	ldr	x2, [x2]
  40:	stp	x1, x2, [x0, #72]
  44:	add	x1, x0, #0x80
  48:	stp	xzr, xzr, [x0, #32]
  4c:	stp	xzr, xzr, [x0, #48]
  50:	str	xzr, [x0, #88]
  54:	stp	x1, x1, [x0, #96]
  58:	mov	x1, #0x1                   	// #1
  5c:	add	x0, x0, #0x40
  60:	str	x1, [x0, #48]
  64:	str	wzr, [x0, #56]
  68:	b	0 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	str	x25, [sp, #64]
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbnz	x1, b0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb0>
  28:	ldr	x1, [x0]
  2c:	mov	x20, x0
  30:	add	x25, x19, #0x10
  34:	mov	w21, #0x0                   	// #0
  38:	ldr	x1, [x1, #16]
  3c:	blr	x1
  40:	mov	w24, w0
  44:	cmp	w24, w21
  48:	b.eq	b0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb0>  // b.none
  4c:	ldr	x0, [x20]
  50:	mov	w1, w21
  54:	ldr	x2, [x0, #24]
  58:	mov	x0, x20
  5c:	blr	x2
  60:	mov	x23, x0
  64:	mov	x22, x1
  68:	ldp	w1, w0, [x19, #8]
  6c:	cmp	w1, w0
  70:	b.cc	88 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x88>  // b.lo, b.ul, b.last
  74:	mov	x1, x25
  78:	mov	x0, x19
  7c:	mov	x3, #0x10                  	// #16
  80:	mov	x2, #0x0                   	// #0
  84:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  88:	ldr	x0, [x19]
  8c:	add	w21, w21, #0x1
  90:	ldr	w2, [x19, #8]
  94:	add	x2, x0, x2, lsl #4
  98:	mov	x0, x19
  9c:	stp	x23, x22, [x2]
  a0:	ldr	w1, [x19, #8]
  a4:	add	x1, x1, #0x1
  a8:	bl	0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ac:	b	44 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x23, x24, [sp, #48]
  bc:	ldr	x25, [sp, #64]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm12SMDiagnosticD2Ev:

0000000000000000 <_ZN4llvm12SMDiagnosticD1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w0, #0x30                  	// #48
  14:	ldr	w20, [x19, #160]
  18:	str	x21, [sp, #32]
  1c:	ldr	x21, [x19, #152]
  20:	umaddl	x20, w20, w0, x21
  24:	cmp	x21, x20
  28:	b.eq	3c <_ZN4llvm12SMDiagnosticD1Ev+0x3c>  // b.none
  2c:	sub	x20, x20, #0x30
  30:	add	x0, x20, #0x10
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  38:	b	24 <_ZN4llvm12SMDiagnosticD1Ev+0x24>
  3c:	ldr	x0, [x19, #152]
  40:	add	x1, x19, #0xa8
  44:	cmp	x0, x1
  48:	b.eq	50 <_ZN4llvm12SMDiagnosticD1Ev+0x50>  // b.none
  4c:	bl	0 <free>
  50:	ldr	x0, [x19, #128]
  54:	cbz	x0, 5c <_ZN4llvm12SMDiagnosticD1Ev+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	add	x0, x19, #0x60
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  64:	add	x0, x19, #0x40
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  6c:	add	x0, x19, #0x10
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #48
  7c:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	str	x25, [sp, #64]
  20:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc8>  // b.none
  24:	ldp	x20, x25, [x1]
  28:	mov	x23, x1
  2c:	ldr	x24, [x0]
  30:	ldr	x0, [x0, #16]
  34:	sub	x22, x25, x20
  38:	sub	x0, x0, x24
  3c:	asr	x21, x22, #5
  40:	asr	x0, x0, #5
  44:	cmp	x0, x22, asr #5
  48:	b.cs	e4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xe4>  // b.hs, b.nlast
  4c:	cbz	x21, 80 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x80>
  50:	mov	x0, x21
  54:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
  58:	mov	x21, x0
  5c:	mov	x23, x21
  60:	cmp	x25, x20
  64:	b.eq	88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x88>  // b.none
  68:	mov	x1, x20
  6c:	mov	x0, x23
  70:	add	x20, x20, #0x20
  74:	add	x23, x23, #0x20
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  7c:	b	60 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x60>
  80:	mov	x21, #0x0                   	// #0
  84:	b	5c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x5c>
  88:	ldp	x20, x23, [x19]
  8c:	cmp	x23, x20
  90:	b.eq	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa4>  // b.none
  94:	mov	x0, x20
  98:	add	x20, x20, #0x20
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  a0:	b	8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x8c>
  a4:	ldr	x0, [x19]
  a8:	cbz	x0, b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xb0>
  ac:	bl	0 <_ZdlPv>
  b0:	str	x21, [x19]
  b4:	add	x21, x21, x22
  b8:	str	x21, [x19, #16]
  bc:	ldr	x0, [x19]
  c0:	add	x22, x0, x22
  c4:	str	x22, [x19, #8]
  c8:	mov	x0, x19
  cc:	ldp	x19, x20, [sp, #16]
  d0:	ldp	x21, x22, [sp, #32]
  d4:	ldp	x23, x24, [sp, #48]
  d8:	ldr	x25, [sp, #64]
  dc:	ldp	x29, x30, [sp], #80
  e0:	ret
  e4:	ldr	x0, [x19, #8]
  e8:	sub	x0, x0, x24
  ec:	asr	x25, x0, #5
  f0:	cmp	x21, x0, asr #5
  f4:	b.hi	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x14c>  // b.pmore
  f8:	mov	x23, x21
  fc:	mov	x25, x24
 100:	cmp	x23, #0x0
 104:	b.le	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x124>
 108:	mov	x1, x20
 10c:	mov	x0, x25
 110:	add	x20, x20, #0x20
 114:	add	x25, x25, #0x20
 118:	sub	x23, x23, #0x1
 11c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 120:	b	100 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x100>
 124:	cmp	x21, #0x0
 128:	csel	x21, x21, xzr, ge  // ge = tcont
 12c:	ldr	x20, [x19, #8]
 130:	add	x21, x24, x21, lsl #5
 134:	cmp	x20, x21
 138:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xbc>  // b.none
 13c:	mov	x0, x21
 140:	add	x21, x21, #0x20
 144:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 148:	b	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x134>
 14c:	cmp	x25, #0x0
 150:	b.le	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x170>
 154:	mov	x1, x20
 158:	mov	x0, x24
 15c:	add	x20, x20, #0x20
 160:	add	x24, x24, #0x20
 164:	sub	x25, x25, #0x1
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 16c:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x14c>
 170:	ldp	x1, x21, [x19]
 174:	ldp	x20, x23, [x23]
 178:	sub	x1, x21, x1
 17c:	add	x20, x20, x1
 180:	cmp	x23, x20
 184:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xbc>  // b.none
 188:	mov	x1, x20
 18c:	mov	x0, x21
 190:	add	x20, x20, #0x20
 194:	add	x21, x21, #0x20
 198:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 19c:	b	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x180>

Disassembly of section .text._ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC2ESt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x3, #0x400000000           	// #17179869184
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x1
  1c:	add	x1, x0, #0x10
  20:	stp	x1, x3, [x0]
  24:	mov	x3, #0x28                  	// #40
  28:	mul	x21, x2, x3
  2c:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  30:	movk	x2, #0xcccd
  34:	asr	x20, x21, #3
  38:	mul	x20, x20, x2
  3c:	cmp	x20, #0x4
  40:	b.ls	4c <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E+0x4c>  // b.plast
  44:	mov	x2, x20
  48:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  4c:	cbz	x21, 6c <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E+0x6c>
  50:	ldr	w4, [x19, #8]
  54:	mov	w0, #0x28                  	// #40
  58:	ldr	x3, [x19]
  5c:	mov	x2, x21
  60:	mov	x1, x22
  64:	umaddl	x0, w4, w0, x3
  68:	bl	0 <memcpy>
  6c:	ldr	w1, [x19, #8]
  70:	mov	x0, x19
  74:	ldp	x21, x22, [sp, #32]
  78:	add	x1, x1, x20
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	b	0 <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E>

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6OptionD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	40 <_ZN4llvm2cl6OptionD1Ev+0x40>  // b.none
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <free>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	adrp	x1, 0 <_ZTVN4llvm2cl5aliasE>
   4:	ldr	x1, [x1]
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZN4llvm2cl5aliasD1Ev>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #224
  20:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  24:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  28:	ldr	x0, [x0]
  2c:	add	x0, x0, #0x10
  30:	str	x0, [x19, #168]
  34:	add	x0, x19, #0xb0
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  3c:	add	x0, x19, #0x88
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	b	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6OptionD0Ev:

0000000000000000 <_ZN4llvm2cl6OptionD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6OptionD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x88                  	// #136
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl11opt_storageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ELb1EEC2Ev:

0000000000000000 <_ZN4llvm2cl11opt_storageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ELb1EEC1Ev>:
   0:	add	x1, x0, #0x10
   4:	stp	x1, xzr, [x0]
   8:	add	x1, x0, #0x38
   c:	str	x1, [x0, #40]
  10:	adrp	x1, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  14:	strb	wzr, [x0, #16]
  18:	ldr	x1, [x1]
  1c:	str	xzr, [x0, #48]
  20:	strb	wzr, [x0, #56]
  24:	add	x1, x1, #0x10
  28:	str	x1, [x0, #32]
  2c:	strb	wzr, [x0, #72]
  30:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	str	x21, [sp, #32]
  18:	ldr	x21, [x0, #8]
  1c:	cmp	x21, x20
  20:	b.eq	34 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x34>  // b.none
  24:	mov	x0, x20
  28:	add	x20, x20, #0x20
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  30:	b	1c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x1c>
  34:	ldr	x0, [x19]
  38:	cbz	x0, 4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x4c>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x48
  14:	bl	0 <_ZN4llvm15MCTargetOptionsD1Ev>
  18:	add	x0, x19, #0x28
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  20:	add	x0, x19, #0x8
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #192
  20:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  24:	ldr	x0, [x19, #160]
  28:	cbz	x0, 30 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x30>
  2c:	bl	0 <_ZdlPv>
  30:	add	x0, x19, #0x88
  34:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xe0                  	// #224
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x6, x7, [x0]
  14:	stp	x6, x7, [sp, #32]
  18:	ldp	x6, x7, [x0, #16]
  1c:	stp	x6, x7, [sp, #48]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #64]
  28:	ldp	x6, x7, [x1]
  2c:	stp	x6, x7, [sp, #72]
  30:	ldr	x0, [x1, #32]
  34:	str	x0, [sp, #104]
  38:	ldp	x6, x7, [x1, #16]
  3c:	stp	x6, x7, [sp, #88]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #112]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #128]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #144]
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [sp, #152]
  60:	mov	x2, #0x6                   	// #6
  64:	ldp	x0, x1, [x3, #16]
  68:	stp	x0, x1, [sp, #168]
  6c:	ldr	x0, [x3, #32]
  70:	str	x0, [sp, #184]
  74:	ldp	x0, x1, [x4]
  78:	stp	x0, x1, [sp, #192]
  7c:	ldp	x0, x1, [x4, #16]
  80:	stp	x0, x1, [sp, #208]
  84:	ldr	x0, [x4, #32]
  88:	str	x0, [sp, #224]
  8c:	ldp	x0, x1, [x5]
  90:	stp	x0, x1, [sp, #232]
  94:	ldp	x0, x1, [x5, #16]
  98:	stp	x0, x1, [sp, #248]
  9c:	ldr	x0, [x5, #32]
  a0:	add	x1, sp, #0x20
  a4:	str	x0, [sp, #264]
  a8:	mov	x0, x8
  ac:	bl	0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
  b0:	mov	x0, x19
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #272
  bc:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x4, x5, [x0]
  14:	stp	x4, x5, [sp, #40]
  18:	ldp	x4, x5, [x0, #16]
  1c:	stp	x4, x5, [sp, #56]
  20:	ldp	x4, x5, [x1]
  24:	stp	x4, x5, [sp, #80]
  28:	ldp	x4, x5, [x1, #16]
  2c:	stp	x4, x5, [sp, #96]
  30:	ldr	x0, [x0, #32]
  34:	str	x0, [sp, #72]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #112]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #120]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #136]
  50:	ldr	x0, [x2, #32]
  54:	add	x1, sp, #0x28
  58:	mov	x2, #0x3                   	// #3
  5c:	str	x0, [sp, #152]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>
  68:	mov	x0, x19
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #160
  74:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	x21, [sp, #32]
  14:	ldr	w0, [x0, #12]
  18:	cbz	w0, 4c <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x4c>
  1c:	ldr	w21, [x19, #8]
  20:	mov	x20, #0x0                   	// #0
  24:	cmp	w21, w20
  28:	ldr	x0, [x19]
  2c:	b.eq	4c <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x4c>  // b.none
  30:	ldr	x0, [x0, x20, lsl #3]
  34:	cbz	x0, 44 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x44>
  38:	cmn	x0, #0x8
  3c:	b.eq	44 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x44>  // b.none
  40:	bl	0 <free>
  44:	add	x20, x20, #0x1
  48:	b	24 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x24>
  4c:	ldr	x0, [x19]
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	b	0 <free>

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0]
   8:	ldr	w1, [x1, #8]
   c:	cbz	w1, 30 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv+0x30>
  10:	mov	x1, x0
  14:	ldr	x2, [x1]
  18:	mov	x0, x1
  1c:	cbz	x2, 28 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv+0x28>
  20:	cmn	x2, #0x8
  24:	b.ne	30 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv+0x30>  // b.any
  28:	add	x1, x1, #0x8
  2c:	b	14 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv+0x14>
  30:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv>:
   0:	ldr	x1, [x0]
   4:	add	x1, x1, #0x8
   8:	str	x1, [x0]
   c:	ldr	x1, [x0]
  10:	ldr	x2, [x1]
  14:	cbz	x2, 4 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv+0x4>
  18:	cmn	x2, #0x8
  1c:	b.eq	4 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv+0x4>  // b.none
  20:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignIPKcvEERS4_T_S9_:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignIPKcvEERS4_T_S9_>:
   0:	mov	x3, x1
   4:	mov	x4, x2
   8:	ldp	x1, x5, [x0]
   c:	add	x2, x1, x5
  10:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEN9__gnu_cxx17__normal_iteratorIPKcS4_EES9_S8_S8_>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldr	x19, [x0]
  10:	cbz	x19, 30 <_ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED1Ev+0x30>
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm6ModuleD1Ev>
  1c:	mov	x0, x19
  20:	mov	x1, #0x2c8                 	// #712
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_:

0000000000000000 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x1
  18:	stp	x23, x24, [sp, #48]
  1c:	add	x23, x0, #0x128
  20:	stp	x25, x26, [sp, #64]
  24:	stp	x27, x28, [sp, #80]
  28:	ldr	x22, [x0, #296]
  2c:	ldr	w20, [x0, #304]
  30:	add	x20, x22, x20, lsl #5
  34:	cmp	x22, x20
  38:	b.eq	4c <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x4c>  // b.none
  3c:	sub	x20, x20, #0x20
  40:	mov	x0, x20
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  48:	b	34 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x34>
  4c:	str	wzr, [x23, #8]
  50:	ldp	x20, x24, [x21]
  54:	ldr	w1, [x19, #308]
  58:	sub	x0, x24, x20
  5c:	asr	x22, x0, #5
  60:	cmp	x1, x0, asr #5
  64:	b.cs	144 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x144>  // b.hs, b.nlast
  68:	str	x22, [sp, #104]
  6c:	mov	x0, #0xffffffff            	// #4294967295
  70:	cmp	x22, x0
  74:	b.ls	88 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x88>  // b.plast
  78:	adrp	x0, 0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_>
  7c:	mov	w1, #0x1                   	// #1
  80:	add	x0, x0, #0x0
  84:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  88:	ldr	w0, [x19, #308]
  8c:	add	x0, x0, #0x2
  90:	bl	0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_>
  94:	add	x1, sp, #0x68
  98:	cmp	x22, x0
  9c:	str	x0, [sp, #112]
  a0:	add	x0, sp, #0x70
  a4:	csel	x0, x0, x1, ls  // ls = plast
  a8:	mov	x1, #0xffffffff            	// #4294967295
  ac:	str	x1, [sp, #120]
  b0:	ldr	x2, [x0]
  b4:	cmp	x2, x1
  b8:	b.ls	c0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0xc0>  // b.plast
  bc:	add	x0, sp, #0x78
  c0:	ldr	x26, [x0]
  c4:	lsl	x0, x26, #5
  c8:	bl	0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_>
  cc:	ldr	x21, [x19, #296]
  d0:	mov	x25, x0
  d4:	ldr	w28, [x19, #304]
  d8:	mov	x27, x0
  dc:	add	x28, x21, x28, lsl #5
  e0:	cmp	x28, x21
  e4:	b.eq	100 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x100>  // b.none
  e8:	mov	x1, x21
  ec:	mov	x0, x27
  f0:	add	x21, x21, #0x20
  f4:	add	x27, x27, #0x20
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  fc:	b	e0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0xe0>
 100:	ldr	x27, [x19, #296]
 104:	ldr	w21, [x19, #304]
 108:	add	x21, x27, x21, lsl #5
 10c:	cmp	x27, x21
 110:	b.eq	124 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x124>  // b.none
 114:	sub	x21, x21, #0x20
 118:	mov	x0, x21
 11c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 120:	b	10c <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x10c>
 124:	ldr	x0, [x19, #296]
 128:	add	x1, x19, #0x138
 12c:	add	x21, x19, #0x200
 130:	cmp	x0, x1
 134:	b.eq	13c <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x13c>  // b.none
 138:	bl	0 <free>
 13c:	stur	x25, [x21, #-216]
 140:	stur	w26, [x21, #-204]
 144:	ldr	x0, [x19, #296]
 148:	ldr	w21, [x19, #304]
 14c:	add	x21, x0, x21, lsl #5
 150:	cmp	x24, x20
 154:	b.eq	170 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x170>  // b.none
 158:	mov	x1, x20
 15c:	mov	x0, x21
 160:	add	x20, x20, #0x20
 164:	add	x21, x21, #0x20
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 16c:	b	150 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_+0x150>
 170:	ldr	w1, [x19, #304]
 174:	mov	x0, x23
 178:	add	x1, x1, x22
 17c:	bl	0 <_ZN4llvm13EngineBuilder9setMAttrsISt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EEEERS0_RKT_>
 180:	mov	x0, x19
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x21, x22, [sp, #32]
 18c:	ldp	x23, x24, [sp, #48]
 190:	ldp	x25, x26, [sp, #64]
 194:	ldp	x27, x28, [sp, #80]
 198:	ldp	x29, x30, [sp], #128
 19c:	ret

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	cbz	x19, 50 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x50>
  1c:	ldr	x1, [x19, #24]
  20:	mov	x0, x20
  24:	add	x22, x19, #0x20
  28:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  2c:	ldr	x21, [x19, #16]
  30:	add	x0, x19, #0x40
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  38:	mov	x0, x22
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  40:	mov	x0, x19
  44:	mov	x19, x21
  48:	bl	0 <_ZdlPv>
  4c:	b	18 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x18>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x21, x22, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x1], #16
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	b.eq	50 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x50>  // b.none
  1c:	ldr	w20, [x0, #8]
  20:	mov	x21, x1
  24:	ldr	w22, [x1, #8]
  28:	cmp	x22, x20
  2c:	b.hi	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>  // b.pmore
  30:	cbz	x22, 44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>
  34:	ldr	x0, [x0]
  38:	lsl	x2, x22, #3
  3c:	ldr	x1, [x1]
  40:	bl	0 <memmove>
  44:	mov	x1, x22
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  50:	mov	x0, x19
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	ldr	w1, [x0, #12]
  68:	cmp	x22, x1
  6c:	b.ls	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.plast
  70:	mov	x20, #0x0                   	// #0
  74:	mov	x1, #0x0                   	// #0
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  7c:	mov	x2, x22
  80:	add	x1, x19, #0x10
  84:	mov	x0, x19
  88:	mov	x3, #0x8                   	// #8
  8c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  90:	ldr	x4, [x21]
  94:	lsl	x0, x20, #3
  98:	ldr	w3, [x21, #8]
  9c:	add	x1, x4, x20, lsl #3
  a0:	lsl	x2, x3, #3
  a4:	add	x3, x4, x3, lsl #3
  a8:	cmp	x1, x3
  ac:	b.eq	44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>  // b.none
  b0:	ldr	x3, [x19]
  b4:	sub	x2, x2, x0
  b8:	add	x0, x3, x0
  bc:	bl	0 <memcpy>
  c0:	b	44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>
  c4:	cbz	x20, 90 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x90>
  c8:	ldr	x1, [x21]
  cc:	lsl	x2, x20, #3
  d0:	ldr	x0, [x0]
  d4:	bl	0 <memmove>
  d8:	b	90 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x90>

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	x21, [sp, #32]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, 4c <_ZN4llvm2cl5alias4doneEv+0x4c>
  1c:	add	x20, sp, #0x38
  20:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  24:	mov	x0, x20
  28:	add	x1, x1, #0x0
  2c:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  30:	bl	0 <_ZN4llvm4errsEv>
  34:	mov	x4, x0
  38:	mov	x1, x20
  3c:	mov	x0, x19
  40:	mov	x2, #0x0                   	// #0
  44:	mov	x3, #0x0                   	// #0
  48:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  4c:	ldr	x0, [x19, #136]
  50:	cbnz	x0, 84 <_ZN4llvm2cl5alias4doneEv+0x84>
  54:	add	x20, sp, #0x38
  58:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  5c:	mov	x0, x20
  60:	add	x1, x1, #0x0
  64:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  68:	bl	0 <_ZN4llvm4errsEv>
  6c:	mov	x4, x0
  70:	mov	x1, x20
  74:	mov	x0, x19
  78:	mov	x2, #0x0                   	// #0
  7c:	mov	x3, #0x0                   	// #0
  80:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  84:	add	x21, x19, #0x58
  88:	ldp	w1, w0, [x21, #28]
  8c:	cmp	w1, w0
  90:	b.eq	c4 <_ZN4llvm2cl5alias4doneEv+0xc4>  // b.none
  94:	add	x20, sp, #0x38
  98:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  9c:	mov	x0, x20
  a0:	add	x1, x1, #0x0
  a4:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  a8:	bl	0 <_ZN4llvm4errsEv>
  ac:	mov	x4, x0
  b0:	mov	x1, x20
  b4:	mov	x0, x19
  b8:	mov	x2, #0x0                   	// #0
  bc:	mov	x3, #0x0                   	// #0
  c0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  c4:	ldr	x1, [x19, #136]
  c8:	cmp	x1, x19
  cc:	b.eq	dc <_ZN4llvm2cl5alias4doneEv+0xdc>  // b.none
  d0:	add	x1, x1, #0x58
  d4:	mov	x0, x21
  d8:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  dc:	ldr	x1, [x19, #136]
  e0:	add	x0, x19, #0x40
  e4:	add	x1, x1, #0x40
  e8:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldr	x21, [sp, #32]
  fc:	ldp	x29, x30, [sp], #80
 100:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	ldp	x3, x1, [x1]
   4:	stp	x3, x1, [x0, #32]
   8:	ldr	x1, [x2]
   c:	ldrb	w2, [x1]
  10:	strb	w2, [x0, #136]
  14:	mov	w2, #0x1                   	// #1
  18:	strb	w2, [x0, #153]
  1c:	ldrb	w1, [x1]
  20:	strb	w1, [x0, #152]
  24:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	add	x19, sp, #0x20
  14:	ldp	x3, x0, [x1]
  18:	stp	x3, x0, [x20, #32]
  1c:	ldr	x1, [x2]
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  28:	mov	x1, x19
  2c:	mov	x0, x20
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEE15setInitialValueERKS7_>
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>:
   0:	cbnz	x0, 2c <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_+0x2c>
   4:	stp	x29, x30, [sp, #-16]!
   8:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
   c:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  10:	mov	x29, sp
  14:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  18:	add	x3, x3, #0x0
  1c:	add	x1, x1, #0x0
  20:	add	x0, x0, #0x0
  24:	mov	w2, #0x69                  	// #105
  28:	bl	0 <__assert_fail>
  2c:	ldrb	w0, [x0, #16]
  30:	cmp	w0, #0x0
  34:	cset	w0, eq  // eq = none
  38:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_>:
   0:	cbnz	x0, 2c <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_+0x2c>
   4:	stp	x29, x30, [sp, #-16]!
   8:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_>
   c:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_>
  10:	mov	x29, sp
  14:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_11InstructionEE4doitES4_>
  18:	add	x3, x3, #0x0
  1c:	add	x1, x1, #0x0
  20:	add	x0, x0, #0x0
  24:	mov	w2, #0x69                  	// #105
  28:	bl	0 <__assert_fail>
  2c:	ldrb	w0, [x0, #16]
  30:	cmp	w0, #0x50
  34:	cset	w0, eq  // eq = none
  38:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	w21, [x0, #8]
  28:	ldr	x22, [x24]
  2c:	ldr	x4, [x0]
  30:	mov	w0, #0x28                  	// #40
  34:	add	x22, x22, #0x10
  38:	mov	x27, x4
  3c:	umaddl	x21, w21, w0, x4
  40:	add	x0, sp, #0xa0
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	add	x2, x2, #0x30
 140:	ldur	w6, [x1, #-8]
 144:	stur	w6, [x2, #-8]
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w0, #0x30                  	// #48
 180:	ldr	x2, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	umull	x1, w1, w0
 18c:	add	x0, x2, x1
 190:	str	x19, [x2, x1]
 194:	ldr	x1, [sp, #104]
 198:	stp	x20, x1, [x0, #8]
 19c:	ldr	w2, [sp, #124]
 1a0:	ldr	x1, [sp, #112]
 1a4:	str	x1, [x0, #24]
 1a8:	ldr	x1, [x24]
 1ac:	str	w2, [x0, #40]
 1b0:	mov	w2, #0x1                   	// #1
 1b4:	strb	w2, [x0, #44]
 1b8:	add	x1, x1, #0x10
 1bc:	str	x1, [x0, #32]
 1c0:	mov	x0, x26
 1c4:	ldr	w1, [x28, #184]
 1c8:	add	x1, x1, #0x1
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa80
       4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	add	x1, x1, #0x0
       c:	stp	x29, x30, [sp]
      10:	mov	x29, sp
      14:	stp	x27, x28, [sp, #80]
      18:	add	x28, sp, #0x908
      1c:	mov	x0, x28
      20:	stp	x19, x20, [sp, #16]
      24:	add	x27, sp, #0x9b8
      28:	stp	x21, x22, [sp, #32]
      2c:	adrp	x22, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      30:	adrp	x21, 0 <_ZTVN4llvm2cl6parserIbEE>
      34:	stp	x23, x24, [sp, #48]
      38:	adrp	x23, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      3c:	adrp	x24, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      40:	stp	x25, x26, [sp, #64]
      44:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      48:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      4c:	ldr	x4, [sp, #2312]
      50:	add	x20, x5, #0x0
      54:	add	x19, x20, #0x8e8
      58:	mov	w2, #0x0                   	// #0
      5c:	mov	x0, x19
      60:	mov	w1, #0x0                   	// #0
      64:	adrp	x25, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      68:	str	x4, [sp, #112]
      6c:	ldr	x26, [sp, #2320]
      70:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      74:	ldr	x21, [x21]
      78:	mov	w0, #0x100                 	// #256
      7c:	ldr	x23, [x23]
      80:	strb	wzr, [x20, #2416]
      84:	ldr	x22, [x22]
      88:	add	x23, x23, #0x10
      8c:	ldr	x25, [x25]
      90:	add	x22, x22, #0x10
      94:	ldr	x24, [x24]
      98:	str	x22, [x20, #2280]
      9c:	str	x23, [x20, #2424]
      a0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      a4:	strh	w0, [x20, #2432]
      a8:	add	x0, x21, #0x10
      ac:	str	x0, [x20, #2440]
      b0:	add	x1, x1, #0x0
      b4:	str	x24, [x20, #2464]
      b8:	str	x25, [x20, #2472]
      bc:	str	x0, [sp, #104]
      c0:	mov	x0, x27
      c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      c8:	add	x0, sp, #0x8e0
      cc:	ldp	x1, x2, [x0, #216]
      d0:	mov	x0, x19
      d4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
      d8:	str	x26, [x20, #2320]
      dc:	ldr	x4, [sp, #112]
      e0:	str	x4, [x20, #2312]
      e4:	mov	x0, x19
      e8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
      ec:	adrp	x3, 0 <__dso_handle>
      f0:	add	x21, x3, #0x0
      f4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      f8:	mov	x2, x21
      fc:	add	x26, x4, #0x0
     100:	mov	x1, x19
     104:	mov	x0, x26
     108:	bl	0 <__cxa_atexit>
     10c:	mov	x0, x28
     110:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     114:	add	x1, x1, #0x0
     118:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     11c:	ldr	x7, [sp, #2312]
     120:	add	x19, x20, #0x9b0
     124:	ldr	x6, [sp, #2320]
     128:	mov	x0, x19
     12c:	mov	w2, #0x0                   	// #0
     130:	mov	w1, #0x0                   	// #0
     134:	stp	x6, x7, [sp, #112]
     138:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     13c:	mov	w0, #0x100                 	// #256
     140:	strh	w0, [x20, #2632]
     144:	ldr	x0, [sp, #104]
     148:	str	x22, [x20, #2480]
     14c:	strb	wzr, [x20, #2616]
     150:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     154:	str	x23, [x20, #2624]
     158:	add	x1, x1, #0x0
     15c:	str	x0, [x20, #2640]
     160:	mov	x0, x27
     164:	str	x24, [x20, #2664]
     168:	str	x25, [x20, #2672]
     16c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     170:	add	x0, sp, #0x8e0
     174:	ldp	x1, x2, [x0, #216]
     178:	mov	x0, x19
     17c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     180:	ldp	x6, x7, [sp, #112]
     184:	str	x7, [x20, #2512]
     188:	str	x6, [x20, #2520]
     18c:	mov	x0, x19
     190:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     194:	mov	x2, x21
     198:	mov	x1, x19
     19c:	mov	x0, x26
     1a0:	bl	0 <__cxa_atexit>
     1a4:	mov	x0, x28
     1a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1ac:	add	x1, x1, #0x0
     1b0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1b4:	ldr	x7, [sp, #2312]
     1b8:	add	x19, x20, #0xa78
     1bc:	ldr	x6, [sp, #2320]
     1c0:	mov	x0, x19
     1c4:	mov	w2, #0x0                   	// #0
     1c8:	mov	w1, #0x0                   	// #0
     1cc:	stp	x6, x7, [sp, #120]
     1d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1d4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1d8:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIiEE>
     1dc:	mov	w8, #0x1                   	// #1
     1e0:	str	wzr, [x20, #2816]
     1e4:	ldr	x0, [x0]
     1e8:	str	wzr, [x20, #2832]
     1ec:	ldr	x1, [x1]
     1f0:	add	x0, x0, #0x10
     1f4:	str	x0, [x20, #2824]
     1f8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     1fc:	add	x1, x1, #0x10
     200:	strb	w8, [x20, #2836]
     204:	ldr	x0, [x0]
     208:	str	x1, [x20, #2840]
     20c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     210:	add	x1, x1, #0x0
     214:	add	x0, x0, #0x10
     218:	str	x0, [x20, #2680]
     21c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     220:	str	w8, [sp, #112]
     224:	ldr	x0, [x0]
     228:	str	x0, [x20, #2872]
     22c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     230:	ldr	x0, [x0]
     234:	str	x0, [x20, #2864]
     238:	mov	x0, x27
     23c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     240:	add	x0, sp, #0x8e0
     244:	ldp	x1, x2, [x0, #216]
     248:	mov	x0, x19
     24c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     250:	str	wzr, [x20, #2816]
     254:	ldp	x6, x7, [sp, #120]
     258:	str	x7, [x20, #2712]
     25c:	ldr	w8, [sp, #112]
     260:	mov	x0, x19
     264:	str	x6, [x20, #2720]
     268:	str	wzr, [x20, #2832]
     26c:	strb	w8, [x20, #2836]
     270:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     274:	mov	x2, x21
     278:	mov	x1, x19
     27c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     280:	add	x0, x0, #0x0
     284:	bl	0 <__cxa_atexit>
     288:	add	x19, x20, #0xb40
     28c:	mov	x0, x28
     290:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     294:	add	x1, x1, #0x0
     298:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     29c:	ldr	x7, [sp, #2312]
     2a0:	mov	x0, x19
     2a4:	ldr	x6, [sp, #2320]
     2a8:	mov	w2, #0x0                   	// #0
     2ac:	mov	w1, #0x0                   	// #0
     2b0:	stp	x6, x7, [sp, #112]
     2b4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2b8:	str	x22, [x20, #2880]
     2bc:	mov	w0, #0x100                 	// #256
     2c0:	strh	w0, [x20, #3032]
     2c4:	ldr	x0, [sp, #104]
     2c8:	strb	wzr, [x20, #3016]
     2cc:	str	x23, [x20, #3024]
     2d0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2d4:	str	x0, [x20, #3040]
     2d8:	add	x1, x1, #0x0
     2dc:	str	x24, [x20, #3064]
     2e0:	mov	x0, x27
     2e4:	str	x25, [x20, #3072]
     2e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2ec:	add	x0, sp, #0x8e0
     2f0:	ldp	x1, x2, [x0, #216]
     2f4:	mov	x0, x19
     2f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     2fc:	ldp	x6, x7, [sp, #112]
     300:	str	x7, [x20, #2912]
     304:	str	x6, [x20, #2920]
     308:	mov	x0, x19
     30c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     310:	mov	x2, x21
     314:	mov	x1, x19
     318:	mov	x0, x26
     31c:	bl	0 <__cxa_atexit>
     320:	mov	x0, x28
     324:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     328:	add	x1, x1, #0x0
     32c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     330:	ldr	x7, [sp, #2312]
     334:	add	x19, x20, #0xd08
     338:	ldr	x6, [sp, #2320]
     33c:	mov	x0, x19
     340:	mov	w2, #0x0                   	// #0
     344:	mov	w1, #0x0                   	// #0
     348:	stp	x6, x7, [sp, #112]
     34c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     350:	mov	w0, #0x100                 	// #256
     354:	strh	w0, [x20, #3488]
     358:	ldr	x0, [sp, #104]
     35c:	str	x22, [x20, #3336]
     360:	strb	wzr, [x20, #3472]
     364:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     368:	str	x23, [x20, #3480]
     36c:	add	x1, x1, #0x0
     370:	str	x0, [x20, #3496]
     374:	mov	x0, x27
     378:	str	x24, [x20, #3520]
     37c:	str	x25, [x20, #3528]
     380:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     384:	add	x0, sp, #0x8e0
     388:	ldp	x1, x2, [x0, #216]
     38c:	mov	x0, x19
     390:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     394:	ldp	x6, x7, [sp, #112]
     398:	str	x7, [x20, #3368]
     39c:	str	x6, [x20, #3376]
     3a0:	mov	x0, x19
     3a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     3a8:	mov	x2, x21
     3ac:	mov	x1, x19
     3b0:	mov	x0, x26
     3b4:	bl	0 <__cxa_atexit>
     3b8:	mov	x0, x28
     3bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3c0:	add	x1, x1, #0x0
     3c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3c8:	ldr	x7, [sp, #2312]
     3cc:	add	x19, x20, #0xdd0
     3d0:	ldr	x6, [sp, #2320]
     3d4:	mov	x0, x19
     3d8:	mov	w2, #0x0                   	// #0
     3dc:	mov	w1, #0x0                   	// #0
     3e0:	stp	x6, x7, [sp, #112]
     3e4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3e8:	mov	w0, #0x100                 	// #256
     3ec:	strh	w0, [x20, #3688]
     3f0:	ldr	x0, [sp, #104]
     3f4:	str	x22, [x20, #3536]
     3f8:	strb	wzr, [x20, #3672]
     3fc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     400:	str	x23, [x20, #3680]
     404:	add	x1, x1, #0x0
     408:	str	x0, [x20, #3696]
     40c:	mov	x0, x27
     410:	str	x24, [x20, #3720]
     414:	str	x25, [x20, #3728]
     418:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     41c:	add	x0, sp, #0x8e0
     420:	ldp	x1, x2, [x0, #216]
     424:	mov	x0, x19
     428:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     42c:	ldp	x6, x7, [sp, #112]
     430:	str	x7, [x20, #3568]
     434:	str	x6, [x20, #3576]
     438:	mov	x0, x19
     43c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     440:	mov	x2, x21
     444:	mov	x1, x19
     448:	mov	x0, x26
     44c:	adrp	x21, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     450:	bl	0 <__cxa_atexit>
     454:	add	x20, x21, #0x0
     458:	add	x19, x20, #0x860
     45c:	mov	x0, x28
     460:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     464:	add	x1, x1, #0x0
     468:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     46c:	mov	w2, #0x1                   	// #1
     470:	mov	x0, x19
     474:	mov	w1, #0x0                   	// #0
     478:	ldr	x23, [sp, #2312]
     47c:	ldr	x22, [sp, #2320]
     480:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     484:	adrp	x1, 0 <_ZTVN4llvm2cl5aliasE>
     488:	str	xzr, [x20, #2280]
     48c:	mov	x0, x27
     490:	ldr	x1, [x1]
     494:	add	x1, x1, #0x10
     498:	str	x1, [x20, #2144]
     49c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4a0:	add	x1, x1, #0x0
     4a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4a8:	add	x0, sp, #0x8e0
     4ac:	ldp	x1, x2, [x0, #216]
     4b0:	mov	x0, x19
     4b4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     4b8:	str	x23, [x20, #2176]
     4bc:	ldr	x0, [x20, #2280]
     4c0:	str	x22, [x20, #2184]
     4c4:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4c8:	mov	x20, x5
     4cc:	cbz	x0, 4fc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x4fc>
     4d0:	mov	x0, x27
     4d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4d8:	add	x1, x1, #0x0
     4dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4e0:	bl	0 <_ZN4llvm4errsEv>
     4e4:	mov	x4, x0
     4e8:	mov	x1, x27
     4ec:	mov	x0, x19
     4f0:	mov	x2, #0x0                   	// #0
     4f4:	mov	x3, #0x0                   	// #0
     4f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
     4fc:	add	x0, x21, #0x0
     500:	str	x0, [sp, #112]
     504:	add	x19, x0, #0x860
     508:	add	x0, x20, #0x0
     50c:	str	x0, [sp, #104]
     510:	add	x0, x0, #0xdd0
     514:	adrp	x21, 0 <__dso_handle>
     518:	add	x21, x21, #0x0
     51c:	str	x0, [x19, #136]
     520:	mov	x0, x19
     524:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     528:	add	x22, sp, #0x908
     52c:	mov	x2, x21
     530:	mov	x1, x19
     534:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     538:	add	x0, x0, #0x0
     53c:	bl	0 <__cxa_atexit>
     540:	add	x19, sp, #0x9b8
     544:	mov	x0, x22
     548:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     54c:	add	x1, x1, #0x0
     550:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     554:	ldr	x0, [sp, #104]
     558:	mov	w2, #0x0                   	// #0
     55c:	mov	w1, #0x0                   	// #0
     560:	adrp	x26, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     564:	add	x20, x0, #0xe98
     568:	add	x26, x26, #0x0
     56c:	mov	x0, x20
     570:	ldr	x24, [sp, #2312]
     574:	ldr	x23, [sp, #2320]
     578:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     57c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     580:	strb	wzr, [x20, #136]
     584:	ldr	x1, [sp, #104]
     588:	ldr	x0, [x0]
     58c:	add	x0, x0, #0x10
     590:	str	x0, [x20, #144]
     594:	mov	w0, #0x100                 	// #256
     598:	strh	w0, [x20, #152]
     59c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
     5a0:	ldr	x0, [x0]
     5a4:	add	x0, x0, #0x10
     5a8:	str	x0, [x1, #3736]
     5ac:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
     5b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5b4:	add	x1, x1, #0x0
     5b8:	ldr	x0, [x0]
     5bc:	add	x0, x0, #0x10
     5c0:	str	x0, [x20, #160]
     5c4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5c8:	ldr	x0, [x0]
     5cc:	str	x0, [x20, #192]
     5d0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5d4:	ldr	x0, [x0]
     5d8:	str	x0, [x20, #184]
     5dc:	mov	x0, x19
     5e0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5e4:	add	x0, sp, #0x8e0
     5e8:	ldp	x1, x2, [x0, #216]
     5ec:	mov	x0, x20
     5f0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     5f4:	stp	x24, x23, [x20, #32]
     5f8:	mov	x0, x20
     5fc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     600:	add	x23, sp, #0x8e0
     604:	mov	x2, x21
     608:	mov	x1, x20
     60c:	mov	x0, x26
     610:	bl	0 <__cxa_atexit>
     614:	mov	x0, x23
     618:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     61c:	add	x1, x1, #0x0
     620:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     624:	ldr	x0, [sp, #2272]
     628:	str	x0, [sp, #2312]
     62c:	ldr	x0, [sp, #2280]
     630:	str	x0, [sp, #2320]
     634:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     638:	add	x0, x0, #0x0
     63c:	str	x0, [sp, #264]
     640:	mov	w2, #0x0                   	// #0
     644:	str	x0, [sp, #2232]
     648:	mov	w1, #0x0                   	// #0
     64c:	ldr	x0, [sp, #104]
     650:	add	x24, x0, #0xc08
     654:	mov	x0, x24
     658:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     65c:	ldr	x0, [sp, #104]
     660:	add	x0, x0, #0xc90
     664:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     668:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     66c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     670:	add	x1, x1, #0x0
     674:	ldr	x25, [x0]
     678:	ldr	x0, [sp, #104]
     67c:	add	x25, x25, #0x10
     680:	str	x25, [x0, #3080]
     684:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     688:	ldr	x20, [x0]
     68c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     690:	ldr	x28, [x0]
     694:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     698:	add	x20, x20, #0x10
     69c:	str	x20, [x24, #216]
     6a0:	ldr	x27, [x0]
     6a4:	stp	x27, x28, [x24, #240]
     6a8:	mov	x0, x19
     6ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6b0:	add	x0, sp, #0x8e0
     6b4:	ldp	x1, x2, [x0, #216]
     6b8:	mov	x0, x24
     6bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     6c0:	ldrb	w0, [x24, #10]
     6c4:	mov	w1, #0x1                   	// #1
     6c8:	bfi	w0, w1, #5, #2
     6cc:	strb	w0, [x24, #10]
     6d0:	add	x0, sp, #0x8b8
     6d4:	mov	x1, x22
     6d8:	mov	x2, x0
     6dc:	str	x0, [sp, #120]
     6e0:	mov	x0, x24
     6e4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6e8:	mov	x0, x24
     6ec:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     6f0:	mov	x2, x21
     6f4:	mov	x1, x24
     6f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6fc:	add	x0, x0, #0x0
     700:	str	x0, [sp, #256]
     704:	bl	0 <__cxa_atexit>
     708:	mov	x0, x22
     70c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     710:	add	x1, x1, #0x0
     714:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     718:	ldr	x0, [sp, #112]
     71c:	mov	w2, #0x0                   	// #0
     720:	ldr	x4, [sp, #2312]
     724:	add	x24, x0, #0x760
     728:	ldr	x3, [sp, #2320]
     72c:	mov	x0, x24
     730:	mov	w1, #0x0                   	// #0
     734:	str	x3, [sp, #128]
     738:	str	x4, [sp, #144]
     73c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     740:	ldr	x0, [sp, #112]
     744:	add	x0, x0, #0x7e8
     748:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     74c:	ldr	x0, [sp, #112]
     750:	str	x20, [x24, #216]
     754:	stp	x27, x28, [x24, #240]
     758:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     75c:	add	x1, x1, #0x0
     760:	str	x25, [x0, #1888]
     764:	mov	x0, x19
     768:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     76c:	add	x0, sp, #0x8e0
     770:	ldp	x1, x2, [x0, #216]
     774:	mov	x0, x24
     778:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     77c:	ldr	x3, [sp, #128]
     780:	mov	x0, x24
     784:	ldr	x4, [sp, #144]
     788:	stp	x4, x3, [x24, #32]
     78c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     790:	ldr	x0, [sp, #256]
     794:	mov	x2, x21
     798:	mov	x1, x24
     79c:	bl	0 <__cxa_atexit>
     7a0:	mov	x0, x22
     7a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7a8:	add	x1, x1, #0x0
     7ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7b0:	ldr	x6, [sp, #2312]
     7b4:	mov	x0, x23
     7b8:	ldr	x5, [sp, #2320]
     7bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7c0:	add	x1, x1, #0x0
     7c4:	str	x5, [sp, #160]
     7c8:	str	x6, [sp, #176]
     7cc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7d0:	ldr	x0, [sp, #112]
     7d4:	mov	w2, #0x0                   	// #0
     7d8:	ldr	x4, [sp, #2272]
     7dc:	add	x24, x0, #0x580
     7e0:	ldr	x3, [sp, #2280]
     7e4:	mov	x0, x24
     7e8:	mov	w1, #0x0                   	// #0
     7ec:	str	x3, [sp, #128]
     7f0:	str	x4, [sp, #144]
     7f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7f8:	ldr	x0, [sp, #112]
     7fc:	add	x0, x0, #0x608
     800:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     804:	ldr	x0, [sp, #112]
     808:	str	x20, [x24, #216]
     80c:	stp	x27, x28, [x24, #240]
     810:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     814:	add	x1, x1, #0x0
     818:	str	x25, [x0, #1408]
     81c:	mov	x0, x19
     820:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     824:	add	x0, sp, #0x8e0
     828:	ldp	x1, x2, [x0, #216]
     82c:	mov	x0, x24
     830:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     834:	ldr	x3, [sp, #128]
     838:	mov	x0, x19
     83c:	ldr	x4, [sp, #144]
     840:	stp	x4, x3, [x24, #48]
     844:	ldr	x5, [sp, #160]
     848:	ldr	x6, [sp, #176]
     84c:	stp	x6, x5, [x24, #32]
     850:	ldr	x1, [sp, #264]
     854:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     858:	mov	x1, x19
     85c:	mov	x0, x24
     860:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEE15setInitialValueERKS7_>
     864:	mov	x0, x19
     868:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     86c:	mov	x0, x24
     870:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     874:	ldr	x0, [sp, #256]
     878:	mov	x2, x21
     87c:	mov	x1, x24
     880:	bl	0 <__cxa_atexit>
     884:	mov	x0, x22
     888:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     88c:	add	x1, x1, #0x0
     890:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     894:	ldr	x3, [sp, #2312]
     898:	mov	x0, x23
     89c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a0:	add	x1, x1, #0x0
     8a4:	str	x3, [sp, #128]
     8a8:	ldr	x28, [sp, #2320]
     8ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8b0:	ldr	x0, [sp, #112]
     8b4:	mov	w2, #0x0                   	// #0
     8b8:	mov	w1, #0x1                   	// #1
     8bc:	add	x24, x0, #0x680
     8c0:	mov	x0, x24
     8c4:	ldr	x27, [sp, #2272]
     8c8:	ldr	x25, [sp, #2280]
     8cc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8d0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8d4:	stp	xzr, xzr, [x24, #136]
     8d8:	ldr	x0, [x0]
     8dc:	stp	xzr, xzr, [x24, #152]
     8e0:	ldr	x1, [sp, #112]
     8e4:	add	x0, x0, #0x10
     8e8:	stp	xzr, xzr, [x24, #168]
     8ec:	str	x0, [x1, #1664]
     8f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8f4:	str	x20, [x24, #184]
     8f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8fc:	ldr	x0, [x0]
     900:	str	x0, [x24, #216]
     904:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     908:	add	x1, x1, #0x0
     90c:	ldr	x0, [x0]
     910:	str	x0, [x24, #208]
     914:	mov	x0, x19
     918:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     91c:	add	x0, sp, #0x8e0
     920:	ldp	x1, x2, [x0, #216]
     924:	mov	x0, x24
     928:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     92c:	stp	x27, x25, [x24, #48]
     930:	ldrb	w0, [x24, #11]
     934:	adrp	x25, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     938:	add	x25, x25, #0x0
     93c:	orr	w0, w0, #0x2
     940:	strb	w0, [x24, #11]
     944:	mov	x0, x24
     948:	ldr	x3, [sp, #128]
     94c:	stp	x3, x28, [x24, #32]
     950:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     954:	mov	x2, x21
     958:	mov	x1, x24
     95c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     960:	add	x0, x0, #0x0
     964:	bl	0 <__cxa_atexit>
     968:	mov	x0, x23
     96c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     970:	add	x1, x1, #0x0
     974:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     978:	add	x17, sp, #0x200
     97c:	add	x10, sp, #0x230
     980:	ldp	x0, x1, [x25, #216]
     984:	stp	x0, x1, [sp, #128]
     988:	mov	x28, x10
     98c:	ldp	x0, x1, [x25]
     990:	ldr	x24, [sp, #2272]
     994:	ldr	x20, [sp, #2280]
     998:	stp	x0, x1, [x17, #48]
     99c:	ldp	x0, x1, [x25, #16]
     9a0:	stp	x0, x1, [x17, #64]
     9a4:	ldr	x11, [x25, #32]
     9a8:	str	x11, [sp, #592]
     9ac:	ldp	x0, x1, [x25, #40]
     9b0:	stp	x0, x1, [x17]
     9b4:	ldp	x8, x9, [x25, #56]
     9b8:	stp	x8, x9, [x17, #16]
     9bc:	ldp	x0, x1, [x25, #80]
     9c0:	stp	x0, x1, [sp, #464]
     9c4:	add	x9, sp, #0x1d0
     9c8:	ldr	x16, [x25, #72]
     9cc:	str	x16, [sp, #544]
     9d0:	ldp	x6, x7, [x25, #96]
     9d4:	stp	x6, x7, [sp, #480]
     9d8:	mov	x8, x19
     9dc:	ldr	x15, [x25, #112]
     9e0:	str	x15, [sp, #496]
     9e4:	ldp	x0, x1, [x25, #120]
     9e8:	stp	x0, x1, [sp, #416]
     9ec:	add	x6, sp, #0x1a0
     9f0:	ldp	x4, x5, [x25, #136]
     9f4:	stp	x4, x5, [sp, #432]
     9f8:	ldr	x14, [x25, #152]
     9fc:	str	x14, [sp, #448]
     a00:	ldp	x0, x1, [x25, #160]
     a04:	add	x4, sp, #0x170
     a08:	ldp	x2, x3, [x25, #176]
     a0c:	ldr	x13, [x25, #192]
     a10:	ldr	x12, [x25, #232]
     a14:	stp	x0, x1, [sp, #368]
     a18:	ldp	x0, x1, [x25, #200]
     a1c:	stp	x0, x1, [sp, #320]
     a20:	ldp	x0, x1, [sp, #128]
     a24:	stp	x2, x3, [sp, #384]
     a28:	add	x2, sp, #0x140
     a2c:	mov	x5, x2
     a30:	mov	x3, x6
     a34:	str	x17, [sp, #128]
     a38:	str	x6, [sp, #208]
     a3c:	str	x4, [sp, #224]
     a40:	str	x2, [sp, #240]
     a44:	mov	x2, x9
     a48:	str	x9, [sp, #304]
     a4c:	stp	x0, x1, [sp, #336]
     a50:	mov	x1, x17
     a54:	mov	x0, x10
     a58:	str	x12, [sp, #352]
     a5c:	str	x13, [sp, #400]
     a60:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a64:	ldr	x0, [sp, #112]
     a68:	mov	w2, #0x0                   	// #0
     a6c:	mov	w1, #0x0                   	// #0
     a70:	add	x27, x0, #0x8f0
     a74:	mov	x0, x27
     a78:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a7c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a80:	ldr	x1, [sp, #112]
     a84:	str	wzr, [x27, #136]
     a88:	ldr	x0, [x0]
     a8c:	str	wzr, [x27, #152]
     a90:	str	x27, [x27, #168]
     a94:	add	x0, x0, #0x10
     a98:	str	x0, [x27, #144]
     a9c:	mov	w0, #0x1                   	// #1
     aa0:	strb	w0, [x27, #156]
     aa4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     aa8:	ldr	x0, [x0]
     aac:	add	x0, x0, #0x10
     ab0:	str	x0, [x1, #2288]
     ab4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ab8:	ldr	x0, [x0]
     abc:	add	x0, x0, #0x10
     ac0:	str	x0, [x27, #160]
     ac4:	add	x0, x1, #0x9b0
     ac8:	str	x0, [x27, #176]
     acc:	mov	x0, #0x800000000           	// #34359738368
     ad0:	str	x0, [x27, #184]
     ad4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ad8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     adc:	add	x1, x1, #0x0
     ae0:	ldr	x0, [x0]
     ae4:	str	x0, [x27, #600]
     ae8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     aec:	ldr	x0, [x0]
     af0:	str	x0, [x27, #592]
     af4:	mov	x0, x22
     af8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     afc:	add	x0, sp, #0x8e0
     b00:	ldp	x1, x2, [x0, #40]
     b04:	mov	x0, x27
     b08:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     b0c:	stp	x24, x20, [x27, #32]
     b10:	mov	x1, x27
     b14:	mov	x0, x19
     b18:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b1c:	mov	x0, x27
     b20:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     b24:	mov	x0, x19
     b28:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b2c:	mov	x2, x21
     b30:	mov	x1, x27
     b34:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b38:	add	x0, x0, #0x0
     b3c:	bl	0 <__cxa_atexit>
     b40:	add	x0, sp, #0x890
     b44:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b48:	add	x1, x1, #0x0
     b4c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b50:	add	x8, x25, #0x118
     b54:	add	x10, sp, #0x8e0
     b58:	ldp	x6, x7, [x25, #240]
     b5c:	ldp	x2, x3, [x8]
     b60:	stp	x6, x7, [x10, #-40]
     b64:	ldp	x4, x5, [x25, #256]
     b68:	stp	x4, x5, [x10, #-24]
     b6c:	ldp	x0, x1, [x8, #16]
     b70:	stp	x2, x3, [x10]
     b74:	ldr	x9, [x25, #272]
     b78:	stp	x0, x1, [x10, #16]
     b7c:	ldr	x8, [x25, #312]
     b80:	stp	x6, x7, [x10, #40]
     b84:	stp	x4, x5, [x10, #56]
     b88:	stp	x2, x3, [x10, #80]
     b8c:	mov	x2, #0x2                   	// #2
     b90:	stp	x0, x1, [x10, #96]
     b94:	mov	x1, x22
     b98:	mov	x0, x19
     b9c:	str	x9, [sp, #2264]
     ba0:	str	x8, [sp, #2304]
     ba4:	str	x9, [sp, #2344]
     ba8:	str	x8, [sp, #2384]
     bac:	ldr	x24, [sp, #2192]
     bb0:	ldr	x20, [sp, #2200]
     bb4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bb8:	ldr	x0, [sp, #104]
     bbc:	mov	w2, #0x0                   	// #0
     bc0:	mov	w1, #0x0                   	// #0
     bc4:	add	x27, x0, #0xf60
     bc8:	mov	x0, x27
     bcc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bd0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bd4:	ldr	x1, [sp, #104]
     bd8:	str	wzr, [x27, #136]
     bdc:	ldr	x0, [x0]
     be0:	str	wzr, [x27, #152]
     be4:	str	x27, [x1, #4104]
     be8:	add	x0, x0, #0x10
     bec:	str	x0, [x27, #144]
     bf0:	mov	w0, #0x1                   	// #1
     bf4:	strb	w0, [x27, #156]
     bf8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bfc:	ldr	x0, [x0]
     c00:	add	x0, x0, #0x10
     c04:	str	x0, [x1, #3936]
     c08:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c0c:	ldr	x0, [x0]
     c10:	add	x0, x0, #0x10
     c14:	str	x0, [x27, #160]
     c18:	add	x0, x27, #0xc0
     c1c:	str	x0, [x1, #4112]
     c20:	mov	x0, x1
     c24:	mov	x1, #0x800000000           	// #34359738368
     c28:	str	x1, [x0, #4120]
     c2c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c30:	ldr	x1, [sp, #104]
     c34:	ldr	x0, [x0]
     c38:	str	x0, [x1, #4536]
     c3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c40:	ldr	x0, [x0]
     c44:	str	x0, [x1, #4528]
     c48:	mov	x0, x22
     c4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c50:	add	x1, x1, #0x0
     c54:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c58:	add	x0, sp, #0x8e0
     c5c:	ldp	x1, x2, [x0, #40]
     c60:	mov	x0, x27
     c64:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     c68:	stp	x24, x20, [x27, #32]
     c6c:	mov	x1, x27
     c70:	mov	w0, #0x1                   	// #1
     c74:	str	wzr, [x27, #136]
     c78:	str	wzr, [x27, #152]
     c7c:	strb	w0, [x27, #156]
     c80:	mov	x0, x19
     c84:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c88:	mov	x0, x27
     c8c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     c90:	mov	x0, x19
     c94:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c98:	mov	x2, x21
     c9c:	mov	x1, x27
     ca0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ca4:	add	x0, x0, #0x0
     ca8:	bl	0 <__cxa_atexit>
     cac:	add	x0, sp, #0x610
     cb0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     cb4:	add	x1, x1, #0x0
     cb8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     cbc:	add	x0, x25, #0x168
     cc0:	add	x16, sp, #0x8e0
     cc4:	mov	x18, x16
     cc8:	ldp	x2, x3, [x25, #336]
     ccc:	stp	x2, x3, [sp, #144]
     cd0:	ldp	x8, x9, [x0]
     cd4:	stp	x8, x9, [x16, #-120]
     cd8:	ldp	x10, x11, [x0, #16]
     cdc:	stp	x10, x11, [x16, #-104]
     ce0:	add	x0, x25, #0x1b8
     ce4:	ldp	x16, x17, [x25, #400]
     ce8:	stp	x16, x17, [x18, #-80]
     cec:	ldp	x16, x17, [x25, #480]
     cf0:	stp	x16, x17, [x18]
     cf4:	ldp	x16, x17, [x25, #320]
     cf8:	stp	x16, x17, [x18, #216]
     cfc:	ldp	x16, x17, [sp, #144]
     d00:	ldp	x4, x5, [x0]
     d04:	stp	x4, x5, [x18, #-40]
     d08:	ldp	x2, x3, [x0, #16]
     d0c:	stp	x2, x3, [x18, #-24]
     d10:	ldr	x15, [x25, #392]
     d14:	str	x15, [sp, #2184]
     d18:	ldp	x6, x7, [x25, #416]
     d1c:	stp	x6, x7, [x18, #-64]
     d20:	ldr	x14, [x25, #432]
     d24:	str	x14, [sp, #2224]
     d28:	ldr	x13, [x25, #472]
     d2c:	str	x13, [sp, #2264]
     d30:	ldp	x0, x1, [x25, #496]
     d34:	stp	x0, x1, [x18, #16]
     d38:	ldr	x12, [x25, #512]
     d3c:	str	x12, [sp, #2304]
     d40:	ldr	x27, [x25, #352]
     d44:	ldr	x24, [sp, #1552]
     d48:	ldr	x20, [sp, #1560]
     d4c:	stp	x16, x17, [x18, #232]
     d50:	add	x16, sp, #0xae0
     d54:	str	x27, [sp, #2520]
     d58:	str	x15, [sp, #2560]
     d5c:	stp	x8, x9, [x16, #-256]
     d60:	stp	x2, x3, [x16, #-160]
     d64:	ldp	x8, x9, [x25, #400]
     d68:	stp	x10, x11, [x16, #-240]
     d6c:	ldp	x2, x3, [x25, #480]
     d70:	stp	x8, x9, [x16, #-216]
     d74:	stp	x6, x7, [x16, #-200]
     d78:	stp	x4, x5, [x16, #-176]
     d7c:	stp	x2, x3, [x16, #-136]
     d80:	mov	x2, #0x5                   	// #5
     d84:	stp	x0, x1, [x16, #-120]
     d88:	mov	x0, x22
     d8c:	mov	x1, x19
     d90:	str	x14, [sp, #2600]
     d94:	str	x13, [sp, #2640]
     d98:	str	x12, [sp, #2680]
     d9c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     da0:	ldr	x0, [sp, #112]
     da4:	mov	w2, #0x0                   	// #0
     da8:	mov	w1, #0x0                   	// #0
     dac:	add	x27, x0, #0xb50
     db0:	mov	x0, x27
     db4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     db8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dbc:	ldr	x1, [sp, #112]
     dc0:	str	wzr, [x27, #136]
     dc4:	ldr	x0, [x0]
     dc8:	str	wzr, [x27, #152]
     dcc:	str	x27, [x27, #168]
     dd0:	add	x0, x0, #0x10
     dd4:	str	x0, [x27, #144]
     dd8:	mov	w0, #0x1                   	// #1
     ddc:	strb	w0, [x27, #156]
     de0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     de4:	ldr	x0, [x0]
     de8:	add	x0, x0, #0x10
     dec:	str	x0, [x1, #2896]
     df0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     df4:	ldr	x0, [x0]
     df8:	add	x0, x0, #0x10
     dfc:	str	x0, [x27, #160]
     e00:	add	x0, x1, #0xc10
     e04:	str	x0, [x27, #176]
     e08:	mov	x0, #0x800000000           	// #34359738368
     e0c:	str	x0, [x27, #184]
     e10:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e14:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e18:	add	x1, x1, #0x0
     e1c:	ldr	x0, [x0]
     e20:	str	x0, [x27, #600]
     e24:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e28:	ldr	x0, [x0]
     e2c:	str	x0, [x27, #592]
     e30:	mov	x0, x19
     e34:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e38:	add	x0, sp, #0x8e0
     e3c:	ldp	x1, x2, [x0, #216]
     e40:	mov	x0, x27
     e44:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     e48:	stp	x24, x20, [x27, #32]
     e4c:	mov	x1, x27
     e50:	mov	x0, x22
     e54:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e58:	mov	x0, x27
     e5c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     e60:	mov	x0, x22
     e64:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e68:	mov	x2, x21
     e6c:	mov	x1, x27
     e70:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e74:	add	x0, x0, #0x0
     e78:	bl	0 <__cxa_atexit>
     e7c:	mov	x0, x23
     e80:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e84:	add	x1, x1, #0x0
     e88:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e8c:	add	x0, x25, #0x208
     e90:	add	x4, x25, #0x230
     e94:	add	x14, x25, #0x2d0
     e98:	add	x5, sp, #0x6e0
     e9c:	ldr	x15, [x25, #592]
     ea0:	str	x15, [sp, #1584]
     ea4:	ldp	x2, x3, [x0]
     ea8:	stp	x2, x3, [sp, #144]
     eac:	ldp	x2, x3, [x0, #16]
     eb0:	add	x0, sp, #0x6e0
     eb4:	stp	x2, x3, [sp, #160]
     eb8:	ldp	x2, x3, [x4]
     ebc:	stp	x2, x3, [x0, #-208]
     ec0:	ldp	x0, x1, [x4, #16]
     ec4:	add	x4, x25, #0x258
     ec8:	stp	x0, x1, [x5, #-192]
     ecc:	ldp	x6, x7, [x4]
     ed0:	stp	x6, x7, [sp, #176]
     ed4:	ldp	x6, x7, [x4, #16]
     ed8:	add	x4, x25, #0x280
     edc:	stp	x6, x7, [sp, #192]
     ee0:	ldp	x12, x13, [x4]
     ee4:	ldp	x6, x7, [x4, #16]
     ee8:	add	x4, x25, #0x2a8
     eec:	stp	x6, x7, [sp, #272]
     ef0:	ldp	x8, x9, [x4]
     ef4:	ldp	x10, x11, [x4, #16]
     ef8:	ldp	x4, x5, [x14, #16]
     efc:	stp	x4, x5, [sp, #288]
     f00:	ldp	x4, x5, [sp, #144]
     f04:	stp	x4, x5, [sp, #320]
     f08:	ldp	x4, x5, [sp, #160]
     f0c:	ldp	x6, x7, [x14]
     f10:	ldr	x27, [x25, #552]
     f14:	ldr	x30, [x25, #632]
     f18:	ldr	x17, [x25, #672]
     f1c:	ldr	x16, [x25, #712]
     f20:	ldr	x14, [x25, #752]
     f24:	ldr	x24, [sp, #2272]
     f28:	ldr	x20, [sp, #2280]
     f2c:	stp	x4, x5, [sp, #336]
     f30:	mov	x5, x28
     f34:	stp	x0, x1, [sp, #384]
     f38:	ldp	x0, x1, [sp, #176]
     f3c:	stp	x0, x1, [sp, #416]
     f40:	ldp	x0, x1, [sp, #192]
     f44:	stp	x0, x1, [sp, #432]
     f48:	ldp	x0, x1, [sp, #272]
     f4c:	stp	x0, x1, [sp, #480]
     f50:	add	x0, sp, #0x200
     f54:	str	x27, [sp, #352]
     f58:	stp	x2, x3, [sp, #368]
     f5c:	add	x2, sp, #0x200
     f60:	str	x15, [sp, #400]
     f64:	str	x30, [sp, #448]
     f68:	stp	x12, x13, [sp, #464]
     f6c:	str	x17, [sp, #496]
     f70:	stp	x8, x9, [x0]
     f74:	mov	x8, x19
     f78:	stp	x10, x11, [x0, #16]
     f7c:	str	x16, [sp, #544]
     f80:	stp	x6, x7, [x0, #48]
     f84:	ldp	x0, x1, [sp, #288]
     f88:	stp	x0, x1, [x2, #64]
     f8c:	ldr	x4, [sp, #128]
     f90:	str	x14, [sp, #592]
     f94:	ldr	x2, [sp, #208]
     f98:	ldr	x1, [sp, #224]
     f9c:	ldr	x0, [sp, #240]
     fa0:	ldr	x18, [sp, #304]
     fa4:	mov	x3, x18
     fa8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fac:	ldr	x0, [sp, #104]
     fb0:	mov	w2, #0x0                   	// #0
     fb4:	mov	w1, #0x0                   	// #0
     fb8:	add	x27, x0, #0x368
     fbc:	mov	x0, x27
     fc0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fc4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fc8:	ldr	x1, [sp, #104]
     fcc:	str	wzr, [x27, #136]
     fd0:	ldr	x0, [x0]
     fd4:	str	wzr, [x27, #152]
     fd8:	str	x27, [x27, #168]
     fdc:	add	x0, x0, #0x10
     fe0:	str	x0, [x27, #144]
     fe4:	mov	w0, #0x1                   	// #1
     fe8:	strb	w0, [x27, #156]
     fec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ff0:	ldr	x0, [x0]
     ff4:	add	x0, x0, #0x10
     ff8:	str	x0, [x1, #872]
     ffc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1000:	ldr	x0, [x0]
    1004:	add	x0, x0, #0x10
    1008:	str	x0, [x27, #160]
    100c:	add	x0, x1, #0x428
    1010:	str	x0, [x27, #176]
    1014:	mov	x0, #0x800000000           	// #34359738368
    1018:	str	x0, [x27, #184]
    101c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1020:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1024:	add	x1, x1, #0x0
    1028:	ldr	x0, [x0]
    102c:	str	x0, [x27, #600]
    1030:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1034:	ldr	x0, [x0]
    1038:	str	x0, [x27, #592]
    103c:	mov	x0, x22
    1040:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1044:	add	x0, sp, #0x8e0
    1048:	ldp	x1, x2, [x0, #40]
    104c:	mov	x0, x27
    1050:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1054:	stp	x24, x20, [x27, #32]
    1058:	mov	x1, x27
    105c:	mov	w0, #0x1                   	// #1
    1060:	str	wzr, [x27, #136]
    1064:	str	wzr, [x27, #152]
    1068:	strb	w0, [x27, #156]
    106c:	mov	x0, x19
    1070:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1074:	mov	x0, x27
    1078:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    107c:	mov	x0, x19
    1080:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1084:	mov	x2, x21
    1088:	mov	x1, x27
    108c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1090:	add	x0, x0, #0x0
    1094:	bl	0 <__cxa_atexit>
    1098:	mov	x0, x23
    109c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10a0:	add	x1, x1, #0x0
    10a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10a8:	add	x0, x25, #0x2f8
    10ac:	add	x12, x25, #0x348
    10b0:	ldr	x14, [x25, #792]
    10b4:	str	x14, [sp, #352]
    10b8:	ldp	x10, x11, [x0]
    10bc:	stp	x10, x11, [sp, #320]
    10c0:	ldp	x8, x9, [x0, #16]
    10c4:	add	x0, x25, #0x320
    10c8:	ldp	x2, x3, [x12]
    10cc:	stp	x2, x3, [sp, #416]
    10d0:	ldp	x6, x7, [x0]
    10d4:	stp	x8, x9, [sp, #336]
    10d8:	mov	x8, x19
    10dc:	ldp	x4, x5, [x0, #16]
    10e0:	stp	x6, x7, [sp, #368]
    10e4:	ldp	x0, x1, [x12, #16]
    10e8:	stp	x0, x1, [sp, #432]
    10ec:	ldr	x2, [sp, #208]
    10f0:	stp	x4, x5, [sp, #384]
    10f4:	ldr	x1, [sp, #224]
    10f8:	ldr	x0, [sp, #240]
    10fc:	ldr	x13, [x25, #832]
    1100:	str	x13, [sp, #400]
    1104:	ldr	x12, [x25, #872]
    1108:	str	x12, [sp, #448]
    110c:	ldr	x24, [sp, #2272]
    1110:	ldr	x20, [sp, #2280]
    1114:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1118:	ldr	x0, [sp, #112]
    111c:	mov	w2, #0x0                   	// #0
    1120:	mov	w1, #0x0                   	// #0
    1124:	add	x27, x0, #0xdb0
    1128:	mov	x0, x27
    112c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1130:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1134:	ldr	x1, [sp, #112]
    1138:	str	wzr, [x27, #136]
    113c:	ldr	x0, [x0]
    1140:	str	wzr, [x27, #152]
    1144:	str	x27, [x27, #168]
    1148:	add	x0, x0, #0x10
    114c:	str	x0, [x27, #144]
    1150:	mov	w0, #0x1                   	// #1
    1154:	strb	w0, [x27, #156]
    1158:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    115c:	ldr	x0, [x0]
    1160:	add	x0, x0, #0x10
    1164:	str	x0, [x1, #3504]
    1168:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    116c:	ldr	x0, [x0]
    1170:	add	x0, x0, #0x10
    1174:	str	x0, [x27, #160]
    1178:	add	x0, x1, #0xe70
    117c:	str	x0, [x27, #176]
    1180:	mov	x0, #0x800000000           	// #34359738368
    1184:	str	x0, [x27, #184]
    1188:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    118c:	ldr	x0, [x0]
    1190:	str	x0, [x1, #4104]
    1194:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1198:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    119c:	add	x1, x1, #0x0
    11a0:	ldr	x0, [x0]
    11a4:	str	x0, [x27, #592]
    11a8:	mov	x0, x22
    11ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11b0:	add	x0, sp, #0x8e0
    11b4:	ldp	x1, x2, [x0, #40]
    11b8:	mov	x0, x27
    11bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    11c0:	stp	x24, x20, [x27, #32]
    11c4:	mov	x1, x27
    11c8:	mov	w0, #0x1                   	// #1
    11cc:	str	wzr, [x27, #136]
    11d0:	str	wzr, [x27, #152]
    11d4:	strb	w0, [x27, #156]
    11d8:	mov	x0, x19
    11dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11e0:	mov	x0, x27
    11e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    11e8:	mov	x0, x19
    11ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11f0:	mov	x2, x21
    11f4:	mov	x1, x27
    11f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11fc:	add	x0, x0, #0x0
    1200:	bl	0 <__cxa_atexit>
    1204:	adrp	x27, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1208:	mov	x0, x23
    120c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1210:	add	x1, x1, #0x0
    1214:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1218:	add	x0, x25, #0x370
    121c:	add	x12, x25, #0x3c0
    1220:	ldr	x14, [x25, #912]
    1224:	add	x27, x27, #0x0
    1228:	ldp	x10, x11, [x0]
    122c:	sub	x28, x27, #0xf0
    1230:	ldp	x8, x9, [x0, #16]
    1234:	add	x0, x25, #0x398
    1238:	ldp	x2, x3, [x12]
    123c:	stp	x2, x3, [sp, #416]
    1240:	ldp	x6, x7, [x0]
    1244:	stp	x8, x9, [sp, #336]
    1248:	mov	x8, x19
    124c:	ldp	x4, x5, [x0, #16]
    1250:	stp	x10, x11, [sp, #320]
    1254:	ldp	x0, x1, [x12, #16]
    1258:	stp	x0, x1, [sp, #432]
    125c:	ldr	x2, [sp, #208]
    1260:	str	x14, [sp, #352]
    1264:	ldr	x1, [sp, #224]
    1268:	stp	x6, x7, [sp, #368]
    126c:	ldr	x0, [sp, #240]
    1270:	stp	x4, x5, [sp, #384]
    1274:	ldr	x13, [x25, #952]
    1278:	str	x13, [sp, #400]
    127c:	ldr	x12, [x25, #992]
    1280:	str	x12, [sp, #448]
    1284:	ldr	x24, [sp, #2272]
    1288:	ldr	x20, [sp, #2280]
    128c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1290:	mov	x0, x28
    1294:	mov	w2, #0x0                   	// #0
    1298:	mov	w1, #0x0                   	// #0
    129c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12a0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12a4:	stur	wzr, [x27, #-104]
    12a8:	stur	wzr, [x27, #-88]
    12ac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12b0:	ldr	x0, [x0]
    12b4:	stur	x28, [x27, #-72]
    12b8:	add	x1, x1, #0x0
    12bc:	add	x0, x0, #0x10
    12c0:	stur	x0, [x27, #-96]
    12c4:	mov	w0, #0x1                   	// #1
    12c8:	sturb	w0, [x27, #-84]
    12cc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12d0:	ldr	x0, [x0]
    12d4:	add	x0, x0, #0x10
    12d8:	stur	x0, [x27, #-240]
    12dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12e0:	ldr	x0, [x0]
    12e4:	add	x0, x0, #0x10
    12e8:	stur	x0, [x27, #-80]
    12ec:	add	x0, x28, #0xc0
    12f0:	stur	x0, [x27, #-64]
    12f4:	mov	x0, #0x800000000           	// #34359738368
    12f8:	stur	x0, [x27, #-56]
    12fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1300:	ldr	x0, [x0]
    1304:	str	x0, [x27, #360]
    1308:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    130c:	ldr	x0, [x0]
    1310:	str	x0, [x27, #352]
    1314:	mov	x0, x22
    1318:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    131c:	add	x0, sp, #0x8e0
    1320:	ldp	x1, x2, [x0, #40]
    1324:	mov	x0, x28
    1328:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    132c:	stp	x24, x20, [x27, #-208]
    1330:	mov	w1, #0x1                   	// #1
    1334:	mov	w0, #0x2                   	// #2
    1338:	stur	w0, [x27, #-104]
    133c:	stur	w0, [x27, #-88]
    1340:	mov	x0, x19
    1344:	sturb	w1, [x27, #-84]
    1348:	mov	x1, x28
    134c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1350:	mov	x0, x28
    1354:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1358:	mov	x0, x19
    135c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1360:	mov	x2, x21
    1364:	mov	x1, x28
    1368:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    136c:	add	x0, x0, #0x0
    1370:	bl	0 <__cxa_atexit>
    1374:	mov	x0, x22
    1378:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    137c:	add	x1, x1, #0x0
    1380:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1384:	adrp	x18, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1388:	add	x20, x18, #0x0
    138c:	ldr	x0, [sp, #2312]
    1390:	add	x28, x20, #0x260
    1394:	str	x0, [sp, #2488]
    1398:	mov	x3, x23
    139c:	ldr	x24, [sp, #120]
    13a0:	mov	x2, x19
    13a4:	ldr	x0, [sp, #2320]
    13a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13ac:	add	x1, x1, #0x0
    13b0:	strb	wzr, [sp, #2232]
    13b4:	str	x24, [sp, #2272]
    13b8:	str	x0, [sp, #2496]
    13bc:	mov	x0, x28
    13c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13c4:	mov	x2, x21
    13c8:	mov	x1, x28
    13cc:	mov	x0, x26
    13d0:	bl	0 <__cxa_atexit>
    13d4:	mov	x0, x22
    13d8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13dc:	add	x1, x1, #0x0
    13e0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13e4:	ldr	x0, [sp, #2312]
    13e8:	add	x28, x20, #0x328
    13ec:	str	x0, [sp, #2488]
    13f0:	mov	x3, x23
    13f4:	ldr	x0, [sp, #2320]
    13f8:	mov	x2, x19
    13fc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1400:	add	x1, x1, #0x0
    1404:	strb	wzr, [sp, #2232]
    1408:	str	x24, [sp, #2272]
    140c:	str	x0, [sp, #2496]
    1410:	mov	x0, x28
    1414:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1418:	mov	x2, x21
    141c:	mov	x1, x28
    1420:	mov	x0, x26
    1424:	bl	0 <__cxa_atexit>
    1428:	mov	x0, x22
    142c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1430:	add	x1, x1, #0x0
    1434:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1438:	ldr	x0, [sp, #2312]
    143c:	add	x28, x20, #0x3f0
    1440:	str	x0, [sp, #2488]
    1444:	mov	x3, x23
    1448:	ldr	x0, [sp, #2320]
    144c:	mov	x2, x19
    1450:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1454:	add	x1, x1, #0x0
    1458:	strb	wzr, [sp, #2232]
    145c:	str	x24, [sp, #2272]
    1460:	str	x0, [sp, #2496]
    1464:	mov	x0, x28
    1468:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    146c:	mov	x2, x21
    1470:	mov	x1, x28
    1474:	mov	x0, x26
    1478:	bl	0 <__cxa_atexit>
    147c:	mov	x0, x23
    1480:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1484:	add	x1, x1, #0x0
    1488:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    148c:	ldr	x0, [sp, #2272]
    1490:	str	x0, [sp, #2312]
    1494:	ldr	x0, [sp, #2280]
    1498:	add	x28, x20, #0x4b8
    149c:	str	x0, [sp, #2320]
    14a0:	add	x0, sp, #0x890
    14a4:	mov	w2, #0x0                   	// #0
    14a8:	mov	w1, #0x0                   	// #0
    14ac:	str	x0, [sp, #120]
    14b0:	strb	wzr, [sp, #2192]
    14b4:	str	x0, [sp, #2232]
    14b8:	mov	x0, x28
    14bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c0:	strb	wzr, [x20, #1344]
    14c4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14cc:	add	x1, x1, #0x0
    14d0:	ldr	x0, [x0]
    14d4:	add	x0, x0, #0x10
    14d8:	str	x0, [sp, #128]
    14dc:	str	x0, [x20, #1352]
    14e0:	mov	w0, #0x100                 	// #256
    14e4:	strh	w0, [x20, #1360]
    14e8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    14ec:	ldr	x0, [x0]
    14f0:	add	x0, x0, #0x10
    14f4:	str	x0, [sp, #144]
    14f8:	str	x0, [x20, #1208]
    14fc:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1500:	ldr	x0, [x0]
    1504:	add	x0, x0, #0x10
    1508:	str	x0, [sp, #160]
    150c:	str	x0, [x20, #1368]
    1510:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1514:	ldr	x0, [x0]
    1518:	str	x0, [sp, #176]
    151c:	str	x0, [x20, #1400]
    1520:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1524:	ldr	x0, [x0]
    1528:	str	x0, [x20, #1392]
    152c:	str	x0, [sp, #192]
    1530:	mov	x0, x19
    1534:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1538:	add	x0, sp, #0x8e0
    153c:	ldp	x1, x2, [x0, #216]
    1540:	mov	x0, x28
    1544:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1548:	mov	x2, x24
    154c:	mov	x1, x22
    1550:	mov	x0, x28
    1554:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1558:	mov	x0, x28
    155c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1560:	mov	x2, x21
    1564:	mov	x1, x28
    1568:	mov	x0, x26
    156c:	bl	0 <__cxa_atexit>
    1570:	mov	x0, x23
    1574:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1578:	add	x1, x1, #0x0
    157c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1580:	ldr	x0, [sp, #2272]
    1584:	str	x0, [sp, #2312]
    1588:	ldr	x0, [sp, #2280]
    158c:	add	x28, x20, #0x580
    1590:	str	x0, [sp, #2320]
    1594:	mov	w2, #0x0                   	// #0
    1598:	ldr	x0, [sp, #120]
    159c:	mov	w1, #0x0                   	// #0
    15a0:	strb	wzr, [sp, #2192]
    15a4:	str	x0, [sp, #2232]
    15a8:	mov	x0, x28
    15ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15b0:	strb	wzr, [x20, #1544]
    15b4:	ldr	x0, [sp, #128]
    15b8:	str	x0, [x20, #1552]
    15bc:	mov	w0, #0x100                 	// #256
    15c0:	strh	w0, [x20, #1560]
    15c4:	ldr	x0, [sp, #144]
    15c8:	str	x0, [x20, #1408]
    15cc:	ldr	x0, [sp, #160]
    15d0:	str	x0, [x20, #1568]
    15d4:	ldr	x0, [sp, #176]
    15d8:	str	x0, [x20, #1600]
    15dc:	ldr	x0, [sp, #192]
    15e0:	str	x0, [x20, #1592]
    15e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15e8:	mov	x0, x19
    15ec:	add	x1, x1, #0x0
    15f0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15f4:	add	x0, sp, #0x8e0
    15f8:	ldp	x1, x2, [x0, #216]
    15fc:	mov	x0, x28
    1600:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1604:	mov	x2, x24
    1608:	mov	x1, x22
    160c:	mov	x0, x28
    1610:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1614:	mov	x0, x28
    1618:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    161c:	mov	x2, x21
    1620:	mov	x1, x28
    1624:	mov	x0, x26
    1628:	bl	0 <__cxa_atexit>
    162c:	mov	x0, x23
    1630:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1634:	add	x1, x1, #0x0
    1638:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    163c:	ldr	x0, [sp, #2272]
    1640:	str	x0, [sp, #272]
    1644:	add	x0, x25, #0x3e8
    1648:	add	x13, x25, #0x438
    164c:	ldr	x15, [x25, #1032]
    1650:	add	x28, x20, #0x648
    1654:	ldp	x10, x11, [x0]
    1658:	stp	x10, x11, [sp, #320]
    165c:	ldp	x8, x9, [x0, #16]
    1660:	add	x0, x25, #0x410
    1664:	ldp	x2, x3, [x13]
    1668:	stp	x2, x3, [sp, #416]
    166c:	ldp	x6, x7, [x0]
    1670:	stp	x8, x9, [sp, #336]
    1674:	mov	x8, x19
    1678:	ldp	x4, x5, [x0, #16]
    167c:	str	x15, [sp, #352]
    1680:	ldp	x0, x1, [x13, #16]
    1684:	stp	x0, x1, [sp, #432]
    1688:	ldr	x2, [sp, #208]
    168c:	stp	x6, x7, [sp, #368]
    1690:	ldr	x1, [sp, #224]
    1694:	stp	x4, x5, [sp, #384]
    1698:	ldr	x0, [sp, #240]
    169c:	ldr	x14, [x25, #1072]
    16a0:	str	x14, [sp, #400]
    16a4:	ldr	x13, [x25, #1112]
    16a8:	str	x13, [sp, #448]
    16ac:	ldr	x12, [sp, #2280]
    16b0:	str	x12, [sp, #288]
    16b4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16b8:	mov	x0, x28
    16bc:	mov	w2, #0x0                   	// #0
    16c0:	mov	w1, #0x0                   	// #0
    16c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16cc:	str	wzr, [x28, #136]
    16d0:	str	wzr, [x28, #152]
    16d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16d8:	ldr	x0, [x0]
    16dc:	str	x28, [x28, #168]
    16e0:	add	x1, x1, #0x0
    16e4:	add	x0, x0, #0x10
    16e8:	str	x0, [x28, #144]
    16ec:	mov	w0, #0x1                   	// #1
    16f0:	strb	w0, [x28, #156]
    16f4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16f8:	ldr	x0, [x0]
    16fc:	add	x0, x0, #0x10
    1700:	str	x0, [x20, #1608]
    1704:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1708:	ldr	x0, [x0]
    170c:	add	x0, x0, #0x10
    1710:	str	x0, [x28, #160]
    1714:	add	x0, x20, #0x708
    1718:	str	x0, [x28, #176]
    171c:	mov	x0, #0x800000000           	// #34359738368
    1720:	str	x0, [x28, #184]
    1724:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1728:	ldr	x0, [x0]
    172c:	str	x0, [x28, #600]
    1730:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1734:	ldr	x0, [x0]
    1738:	str	x0, [x28, #592]
    173c:	mov	x0, x22
    1740:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1744:	add	x0, sp, #0x8e0
    1748:	ldp	x1, x2, [x0, #40]
    174c:	mov	x0, x28
    1750:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1754:	str	wzr, [x28, #136]
    1758:	ldr	x0, [sp, #272]
    175c:	mov	x1, x28
    1760:	ldr	x12, [sp, #288]
    1764:	stp	x0, x12, [x28, #32]
    1768:	mov	w0, #0x1                   	// #1
    176c:	str	wzr, [x28, #152]
    1770:	strb	w0, [x28, #156]
    1774:	mov	x0, x19
    1778:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    177c:	mov	x0, x28
    1780:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1784:	mov	x0, x19
    1788:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    178c:	mov	x2, x21
    1790:	mov	x1, x28
    1794:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1798:	add	x0, x0, #0x0
    179c:	bl	0 <__cxa_atexit>
    17a0:	add	x28, x20, #0x8a8
    17a4:	mov	x0, x23
    17a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17ac:	add	x1, x1, #0x0
    17b0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17b4:	ldr	x0, [sp, #2272]
    17b8:	str	x0, [sp, #2312]
    17bc:	ldr	x0, [sp, #2280]
    17c0:	str	x0, [sp, #2320]
    17c4:	ldr	x0, [sp, #120]
    17c8:	mov	w2, #0x0                   	// #0
    17cc:	mov	w1, #0x0                   	// #0
    17d0:	strb	wzr, [sp, #2192]
    17d4:	str	x0, [sp, #2232]
    17d8:	mov	x0, x28
    17dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17e0:	strb	wzr, [x20, #2352]
    17e4:	ldr	x0, [sp, #128]
    17e8:	str	x0, [x20, #2360]
    17ec:	mov	w0, #0x100                 	// #256
    17f0:	strh	w0, [x20, #2368]
    17f4:	ldr	x0, [sp, #144]
    17f8:	str	x0, [x20, #2216]
    17fc:	ldr	x0, [sp, #160]
    1800:	str	x0, [x20, #2376]
    1804:	ldr	x0, [sp, #176]
    1808:	str	x0, [x20, #2408]
    180c:	ldr	x0, [sp, #192]
    1810:	str	x0, [x20, #2400]
    1814:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1818:	mov	x0, x19
    181c:	add	x1, x1, #0x0
    1820:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1824:	add	x0, sp, #0x8e0
    1828:	ldp	x1, x2, [x0, #216]
    182c:	mov	x0, x28
    1830:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1834:	ldrb	w0, [x20, #2226]
    1838:	mov	w1, #0x1                   	// #1
    183c:	mov	x2, x24
    1840:	bfi	w0, w1, #5, #2
    1844:	mov	x1, x22
    1848:	strb	w0, [x20, #2226]
    184c:	mov	x0, x28
    1850:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1854:	mov	x0, x28
    1858:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    185c:	mov	x2, x21
    1860:	mov	x1, x28
    1864:	mov	x0, x26
    1868:	bl	0 <__cxa_atexit>
    186c:	mov	x0, x23
    1870:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1874:	add	x1, x1, #0x0
    1878:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    187c:	ldr	x0, [sp, #2272]
    1880:	str	x0, [sp, #272]
    1884:	add	x0, x25, #0x460
    1888:	add	x13, x25, #0x4b0
    188c:	ldr	x15, [x25, #1152]
    1890:	add	x28, x20, #0x970
    1894:	ldp	x8, x9, [x0]
    1898:	stp	x8, x9, [sp, #320]
    189c:	ldp	x10, x11, [x0, #16]
    18a0:	add	x0, x25, #0x488
    18a4:	ldp	x2, x3, [x13]
    18a8:	stp	x2, x3, [sp, #416]
    18ac:	mov	x8, x19
    18b0:	ldp	x6, x7, [x0]
    18b4:	stp	x10, x11, [sp, #336]
    18b8:	ldp	x4, x5, [x0, #16]
    18bc:	str	x15, [sp, #352]
    18c0:	ldp	x0, x1, [x13, #16]
    18c4:	stp	x0, x1, [sp, #432]
    18c8:	ldr	x2, [sp, #208]
    18cc:	stp	x6, x7, [sp, #368]
    18d0:	ldr	x1, [sp, #224]
    18d4:	stp	x4, x5, [sp, #384]
    18d8:	ldr	x0, [sp, #240]
    18dc:	ldr	x14, [x25, #1192]
    18e0:	str	x14, [sp, #400]
    18e4:	ldr	x13, [x25, #1232]
    18e8:	str	x13, [sp, #448]
    18ec:	ldr	x12, [sp, #2280]
    18f0:	str	x12, [sp, #288]
    18f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18f8:	mov	x0, x28
    18fc:	mov	w2, #0x0                   	// #0
    1900:	mov	w1, #0x0                   	// #0
    1904:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1908:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    190c:	str	wzr, [x28, #136]
    1910:	str	wzr, [x28, #152]
    1914:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1918:	ldr	x0, [x0]
    191c:	str	x28, [x28, #168]
    1920:	add	x1, x1, #0x0
    1924:	add	x0, x0, #0x10
    1928:	str	x0, [x28, #144]
    192c:	mov	w0, #0x1                   	// #1
    1930:	strb	w0, [x28, #156]
    1934:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1938:	ldr	x0, [x0]
    193c:	add	x0, x0, #0x10
    1940:	str	x0, [x20, #2416]
    1944:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1948:	ldr	x0, [x0]
    194c:	add	x0, x0, #0x10
    1950:	str	x0, [x28, #160]
    1954:	add	x0, x20, #0xa30
    1958:	str	x0, [x28, #176]
    195c:	mov	x0, #0x800000000           	// #34359738368
    1960:	str	x0, [x28, #184]
    1964:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1968:	ldr	x0, [x0]
    196c:	str	x0, [x28, #600]
    1970:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1974:	ldr	x0, [x0]
    1978:	str	x0, [x28, #592]
    197c:	mov	x0, x22
    1980:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1984:	add	x0, sp, #0x8e0
    1988:	ldp	x1, x2, [x0, #40]
    198c:	mov	x0, x28
    1990:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1994:	str	wzr, [x28, #136]
    1998:	ldr	x0, [sp, #272]
    199c:	mov	x1, x28
    19a0:	ldr	x12, [sp, #288]
    19a4:	stp	x0, x12, [x28, #32]
    19a8:	mov	w0, #0x1                   	// #1
    19ac:	str	wzr, [x28, #152]
    19b0:	strb	w0, [x28, #156]
    19b4:	mov	x0, x19
    19b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19bc:	mov	x0, x28
    19c0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    19c4:	mov	x0, x19
    19c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19cc:	mov	x2, x21
    19d0:	mov	x1, x28
    19d4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19d8:	add	x0, x0, #0x0
    19dc:	bl	0 <__cxa_atexit>
    19e0:	mov	x0, x23
    19e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19e8:	add	x1, x1, #0x0
    19ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19f0:	add	x0, x25, #0x4d8
    19f4:	add	x13, x25, #0x528
    19f8:	ldr	x15, [x25, #1272]
    19fc:	str	x15, [sp, #352]
    1a00:	ldp	x8, x9, [x0]
    1a04:	stp	x8, x9, [sp, #320]
    1a08:	ldp	x10, x11, [x0, #16]
    1a0c:	add	x0, x25, #0x500
    1a10:	ldp	x2, x3, [x13]
    1a14:	stp	x2, x3, [sp, #416]
    1a18:	mov	x8, x19
    1a1c:	ldp	x6, x7, [x0]
    1a20:	stp	x10, x11, [sp, #336]
    1a24:	ldp	x4, x5, [x0, #16]
    1a28:	stp	x6, x7, [sp, #368]
    1a2c:	ldp	x0, x1, [x13, #16]
    1a30:	stp	x0, x1, [sp, #432]
    1a34:	ldr	x2, [sp, #208]
    1a38:	stp	x4, x5, [sp, #384]
    1a3c:	ldr	x1, [sp, #224]
    1a40:	ldr	x0, [sp, #240]
    1a44:	ldr	x14, [x25, #1312]
    1a48:	str	x14, [sp, #400]
    1a4c:	ldr	x13, [x25, #1352]
    1a50:	str	x13, [sp, #448]
    1a54:	ldr	x12, [sp, #2272]
    1a58:	str	x12, [sp, #272]
    1a5c:	ldr	x28, [sp, #2280]
    1a60:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a64:	mov	x0, x20
    1a68:	mov	w2, #0x0                   	// #0
    1a6c:	mov	w1, #0x0                   	// #0
    1a70:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a74:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a78:	adrp	x18, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a7c:	str	wzr, [x20, #136]
    1a80:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a84:	ldr	x0, [x0]
    1a88:	str	wzr, [x20, #152]
    1a8c:	str	x20, [x20, #168]
    1a90:	add	x1, x1, #0x0
    1a94:	add	x0, x0, #0x10
    1a98:	str	x0, [x20, #144]
    1a9c:	mov	w0, #0x1                   	// #1
    1aa0:	strb	w0, [x20, #156]
    1aa4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1aa8:	ldr	x0, [x0]
    1aac:	add	x0, x0, #0x10
    1ab0:	str	x0, [x18]
    1ab4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ab8:	ldr	x0, [x0]
    1abc:	add	x0, x0, #0x10
    1ac0:	str	x0, [x20, #160]
    1ac4:	add	x0, x20, #0xc0
    1ac8:	str	x0, [x20, #176]
    1acc:	mov	x0, #0x800000000           	// #34359738368
    1ad0:	str	x0, [x20, #184]
    1ad4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ad8:	ldr	x0, [x0]
    1adc:	str	x0, [x20, #600]
    1ae0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ae4:	ldr	x0, [x0]
    1ae8:	str	x0, [x20, #592]
    1aec:	mov	x0, x22
    1af0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1af4:	add	x0, sp, #0x8e0
    1af8:	ldp	x1, x2, [x0, #40]
    1afc:	mov	x0, x20
    1b00:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b04:	ldr	x12, [sp, #272]
    1b08:	mov	w0, #0x1                   	// #1
    1b0c:	mov	x1, x20
    1b10:	stp	x12, x28, [x20, #32]
    1b14:	add	x28, x20, #0xbd0
    1b18:	str	w0, [x20, #136]
    1b1c:	strb	w0, [x20, #156]
    1b20:	mov	w0, #0x1                   	// #1
    1b24:	str	w0, [x20, #152]
    1b28:	mov	x0, x19
    1b2c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b30:	mov	x0, x20
    1b34:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b38:	mov	x0, x19
    1b3c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b40:	mov	x2, x21
    1b44:	mov	x1, x20
    1b48:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b4c:	add	x0, x0, #0x0
    1b50:	bl	0 <__cxa_atexit>
    1b54:	mov	x0, x22
    1b58:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b5c:	add	x1, x1, #0x0
    1b60:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b64:	ldr	x0, [sp, #2312]
    1b68:	str	x0, [sp, #2488]
    1b6c:	ldr	x0, [sp, #2320]
    1b70:	mov	x3, x23
    1b74:	mov	x2, x19
    1b78:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b7c:	add	x1, x1, #0x0
    1b80:	strb	wzr, [sp, #2232]
    1b84:	str	x24, [sp, #2272]
    1b88:	str	x0, [sp, #2496]
    1b8c:	mov	x0, x28
    1b90:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b94:	mov	x2, x21
    1b98:	mov	x1, x28
    1b9c:	mov	x0, x26
    1ba0:	bl	0 <__cxa_atexit>
    1ba4:	mov	x0, x23
    1ba8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bac:	add	x1, x1, #0x0
    1bb0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bb4:	ldr	x0, [sp, #2272]
    1bb8:	str	x0, [sp, #2312]
    1bbc:	ldr	x0, [sp, #2280]
    1bc0:	add	x28, x20, #0xc98
    1bc4:	str	x0, [sp, #2320]
    1bc8:	mov	w2, #0x0                   	// #0
    1bcc:	ldr	x0, [sp, #120]
    1bd0:	mov	w1, #0x0                   	// #0
    1bd4:	strb	wzr, [sp, #2192]
    1bd8:	str	x0, [sp, #2232]
    1bdc:	mov	x0, x28
    1be0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1be4:	strb	wzr, [x20, #3360]
    1be8:	ldr	x0, [sp, #128]
    1bec:	str	x0, [x20, #3368]
    1bf0:	mov	w0, #0x100                 	// #256
    1bf4:	strh	w0, [x20, #3376]
    1bf8:	ldr	x0, [sp, #144]
    1bfc:	str	x0, [x20, #3224]
    1c00:	ldr	x0, [sp, #160]
    1c04:	str	x0, [x20, #3384]
    1c08:	ldr	x0, [sp, #176]
    1c0c:	str	x0, [x20, #3416]
    1c10:	ldr	x0, [sp, #192]
    1c14:	str	x0, [x20, #3408]
    1c18:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c1c:	mov	x0, x19
    1c20:	add	x1, x1, #0x0
    1c24:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c28:	add	x0, sp, #0x8e0
    1c2c:	ldp	x1, x2, [x0, #216]
    1c30:	mov	x0, x28
    1c34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1c38:	mov	x2, x24
    1c3c:	mov	x1, x22
    1c40:	mov	x0, x28
    1c44:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c48:	mov	x0, x28
    1c4c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c50:	mov	x2, x21
    1c54:	mov	x1, x28
    1c58:	mov	x0, x26
    1c5c:	bl	0 <__cxa_atexit>
    1c60:	mov	x0, x22
    1c64:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c68:	add	x1, x1, #0x0
    1c6c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c70:	ldr	x0, [sp, #2312]
    1c74:	add	x28, x27, #0x170
    1c78:	str	x0, [sp, #2488]
    1c7c:	mov	x3, x23
    1c80:	ldr	x0, [sp, #2320]
    1c84:	mov	x2, x19
    1c88:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c8c:	add	x1, x1, #0x0
    1c90:	strb	wzr, [sp, #2232]
    1c94:	str	x24, [sp, #2272]
    1c98:	str	x0, [sp, #2496]
    1c9c:	mov	x0, x28
    1ca0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ca4:	mov	x2, x21
    1ca8:	mov	x1, x28
    1cac:	mov	x0, x26
    1cb0:	bl	0 <__cxa_atexit>
    1cb4:	mov	x0, x22
    1cb8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cbc:	add	x1, x1, #0x0
    1cc0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cc4:	ldr	x0, [sp, #2312]
    1cc8:	str	x0, [sp, #2488]
    1ccc:	ldr	x0, [sp, #2320]
    1cd0:	add	x28, x20, #0xe28
    1cd4:	str	x0, [sp, #2496]
    1cd8:	mov	w0, #0x1                   	// #1
    1cdc:	mov	x3, x23
    1ce0:	mov	x2, x19
    1ce4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ce8:	add	x1, x1, #0x0
    1cec:	strb	w0, [sp, #2232]
    1cf0:	mov	x0, x28
    1cf4:	str	x24, [sp, #2272]
    1cf8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cfc:	mov	x2, x21
    1d00:	mov	x1, x28
    1d04:	mov	x0, x26
    1d08:	bl	0 <__cxa_atexit>
    1d0c:	mov	x0, x22
    1d10:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d14:	add	x1, x1, #0x0
    1d18:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d1c:	ldr	x7, [sp, #2312]
    1d20:	add	x28, x20, #0xd60
    1d24:	ldr	x3, [sp, #2320]
    1d28:	mov	x0, x28
    1d2c:	mov	w2, #0x0                   	// #0
    1d30:	mov	w1, #0x0                   	// #0
    1d34:	str	x3, [sp, #208]
    1d38:	str	x7, [sp, #312]
    1d3c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d40:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d44:	adrp	x5, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1d48:	adrp	x4, 0 <_ZTVN4llvm2cl6parserIjEE>
    1d4c:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d50:	ldr	x6, [x6]
    1d54:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d58:	ldr	x5, [x5]
    1d5c:	add	x6, x6, #0x10
    1d60:	ldr	x4, [x4]
    1d64:	add	x5, x5, #0x10
    1d68:	ldr	x9, [x9]
    1d6c:	add	x4, x4, #0x10
    1d70:	ldr	x8, [x8]
    1d74:	mov	w0, #0x1                   	// #1
    1d78:	str	x5, [x20, #3424]
    1d7c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d80:	str	wzr, [x20, #3560]
    1d84:	add	x1, x1, #0x0
    1d88:	str	x6, [x20, #3568]
    1d8c:	str	wzr, [x20, #3576]
    1d90:	strb	w0, [x20, #3580]
    1d94:	mov	x0, x19
    1d98:	str	x4, [x20, #3584]
    1d9c:	str	x8, [x20, #3608]
    1da0:	str	x9, [x20, #3616]
    1da4:	str	x8, [sp, #224]
    1da8:	str	x9, [sp, #240]
    1dac:	str	x4, [sp, #272]
    1db0:	str	x5, [sp, #288]
    1db4:	str	x6, [sp, #304]
    1db8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1dbc:	add	x0, sp, #0x8e0
    1dc0:	ldp	x1, x2, [x0, #216]
    1dc4:	mov	x0, x28
    1dc8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dcc:	str	wzr, [x20, #3560]
    1dd0:	ldr	x3, [sp, #208]
    1dd4:	mov	w0, #0x1                   	// #1
    1dd8:	ldr	x7, [sp, #312]
    1ddc:	str	x7, [x20, #3456]
    1de0:	str	x3, [x20, #3464]
    1de4:	str	wzr, [x20, #3576]
    1de8:	strb	w0, [x20, #3580]
    1dec:	mov	x0, x28
    1df0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1df4:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1df8:	add	x7, x7, #0x0
    1dfc:	mov	x2, x21
    1e00:	mov	x0, x7
    1e04:	mov	x1, x28
    1e08:	str	x7, [sp, #208]
    1e0c:	bl	0 <__cxa_atexit>
    1e10:	add	x28, x27, #0x238
    1e14:	mov	x0, x22
    1e18:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e1c:	add	x1, x1, #0x0
    1e20:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e24:	ldr	x0, [sp, #2312]
    1e28:	str	x0, [sp, #2488]
    1e2c:	ldr	x0, [sp, #2320]
    1e30:	mov	x3, x23
    1e34:	mov	x2, x19
    1e38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e3c:	add	x1, x1, #0x0
    1e40:	strb	wzr, [sp, #2232]
    1e44:	str	x24, [sp, #2272]
    1e48:	str	x0, [sp, #2496]
    1e4c:	mov	x0, x28
    1e50:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e54:	mov	x2, x21
    1e58:	mov	x1, x28
    1e5c:	mov	x0, x26
    1e60:	bl	0 <__cxa_atexit>
    1e64:	mov	x0, x23
    1e68:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e6c:	add	x1, x1, #0x0
    1e70:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e74:	ldr	x0, [sp, #2272]
    1e78:	str	x0, [sp, #2312]
    1e7c:	ldr	x0, [sp, #2280]
    1e80:	add	x28, x27, #0x300
    1e84:	mov	w2, #0x0                   	// #0
    1e88:	mov	w1, #0x0                   	// #0
    1e8c:	str	x0, [sp, #2320]
    1e90:	ldr	x0, [sp, #264]
    1e94:	str	x0, [sp, #2232]
    1e98:	mov	x0, x28
    1e9c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ea0:	add	x0, x27, #0x388
    1ea4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ea8:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1eac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1eb0:	add	x1, x1, #0x0
    1eb4:	ldr	x0, [x0]
    1eb8:	add	x0, x0, #0x10
    1ebc:	str	x0, [x27, #768]
    1ec0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1ec4:	ldr	x0, [x0]
    1ec8:	add	x0, x0, #0x10
    1ecc:	str	x0, [x27, #984]
    1ed0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ed4:	ldr	x0, [x0]
    1ed8:	str	x0, [x27, #1016]
    1edc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ee0:	ldr	x0, [x0]
    1ee4:	str	x0, [x27, #1008]
    1ee8:	mov	x0, x19
    1eec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ef0:	add	x0, sp, #0x8e0
    1ef4:	ldp	x1, x2, [x0, #216]
    1ef8:	mov	x0, x28
    1efc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f00:	ldrb	w0, [x27, #778]
    1f04:	mov	w1, #0x1                   	// #1
    1f08:	mov	x2, x24
    1f0c:	bfi	w0, w1, #5, #2
    1f10:	mov	x1, x22
    1f14:	strb	w0, [x27, #778]
    1f18:	mov	x0, x28
    1f1c:	add	x27, x20, #0xef0
    1f20:	add	x20, x20, #0xfb8
    1f24:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f28:	mov	x0, x28
    1f2c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f30:	ldr	x0, [sp, #256]
    1f34:	mov	x2, x21
    1f38:	mov	x1, x28
    1f3c:	bl	0 <__cxa_atexit>
    1f40:	mov	x0, x23
    1f44:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f48:	add	x1, x1, #0x0
    1f4c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f50:	ldr	x0, [sp, #2272]
    1f54:	str	x0, [sp, #2312]
    1f58:	ldr	x0, [sp, #2280]
    1f5c:	str	x0, [sp, #2320]
    1f60:	ldr	x0, [sp, #120]
    1f64:	mov	w2, #0x0                   	// #0
    1f68:	mov	w1, #0x0                   	// #0
    1f6c:	strb	wzr, [sp, #2192]
    1f70:	str	x0, [sp, #2232]
    1f74:	mov	x0, x27
    1f78:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f7c:	sturb	wzr, [x20, #-64]
    1f80:	ldr	x0, [sp, #128]
    1f84:	stur	x0, [x20, #-56]
    1f88:	mov	w0, #0x100                 	// #256
    1f8c:	sturh	w0, [x20, #-48]
    1f90:	ldr	x0, [sp, #144]
    1f94:	stur	x0, [x20, #-200]
    1f98:	ldr	x0, [sp, #160]
    1f9c:	stur	x0, [x20, #-40]
    1fa0:	ldr	x0, [sp, #176]
    1fa4:	stur	x0, [x20, #-8]
    1fa8:	ldr	x0, [sp, #192]
    1fac:	stur	x0, [x20, #-16]
    1fb0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fb4:	mov	x0, x19
    1fb8:	add	x1, x1, #0x0
    1fbc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fc0:	add	x0, sp, #0x8e0
    1fc4:	ldp	x1, x2, [x0, #216]
    1fc8:	mov	x0, x27
    1fcc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fd0:	mov	x2, x24
    1fd4:	mov	x1, x22
    1fd8:	mov	x0, x27
    1fdc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fe0:	mov	x0, x27
    1fe4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1fe8:	mov	x2, x21
    1fec:	mov	x1, x27
    1ff0:	mov	x0, x26
    1ff4:	bl	0 <__cxa_atexit>
    1ff8:	mov	x0, x22
    1ffc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2000:	add	x1, x1, #0x0
    2004:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2008:	ldr	x0, [sp, #2312]
    200c:	str	x0, [sp, #2488]
    2010:	ldr	x0, [sp, #2320]
    2014:	mov	x3, x23
    2018:	mov	x2, x19
    201c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2020:	add	x1, x1, #0x0
    2024:	strb	wzr, [sp, #2232]
    2028:	str	x24, [sp, #2272]
    202c:	str	x0, [sp, #2496]
    2030:	mov	x0, x20
    2034:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2038:	mov	x2, x21
    203c:	mov	x1, x20
    2040:	mov	x0, x26
    2044:	bl	0 <__cxa_atexit>
    2048:	mov	x0, x23
    204c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2050:	add	x1, x1, #0x0
    2054:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2058:	ldr	x0, [sp, #2272]
    205c:	str	x0, [sp, #2312]
    2060:	ldr	x0, [sp, #2280]
    2064:	str	x0, [sp, #2320]
    2068:	ldr	x0, [sp, #120]
    206c:	str	x0, [sp, #2232]
    2070:	ldr	x0, [sp, #104]
    2074:	mov	w2, #0x0                   	// #0
    2078:	mov	w1, #0x0                   	// #0
    207c:	strb	wzr, [sp, #2192]
    2080:	sub	x20, x0, #0x80
    2084:	mov	x0, x20
    2088:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    208c:	ldr	x0, [sp, #128]
    2090:	str	x0, [x20, #144]
    2094:	mov	w0, #0x100                 	// #256
    2098:	strh	w0, [x20, #152]
    209c:	ldr	x0, [sp, #104]
    20a0:	strb	wzr, [x20, #136]
    20a4:	ldr	x1, [sp, #144]
    20a8:	stur	x1, [x0, #-128]
    20ac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20b0:	ldr	x0, [sp, #160]
    20b4:	str	x0, [x20, #160]
    20b8:	ldr	x0, [sp, #176]
    20bc:	str	x0, [x20, #192]
    20c0:	ldr	x0, [sp, #192]
    20c4:	str	x0, [x20, #184]
    20c8:	add	x1, x1, #0x0
    20cc:	mov	x0, x19
    20d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20d4:	add	x0, sp, #0x8e0
    20d8:	ldp	x1, x2, [x0, #216]
    20dc:	mov	x0, x20
    20e0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    20e4:	mov	x2, x24
    20e8:	mov	x1, x22
    20ec:	mov	x0, x20
    20f0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20f4:	mov	x0, x20
    20f8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20fc:	mov	x2, x21
    2100:	mov	x1, x20
    2104:	mov	x0, x26
    2108:	bl	0 <__cxa_atexit>
    210c:	mov	x0, x23
    2110:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2114:	add	x1, x1, #0x0
    2118:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    211c:	ldr	x0, [sp, #2272]
    2120:	str	x0, [sp, #2312]
    2124:	ldr	x0, [sp, #2280]
    2128:	str	x0, [sp, #2320]
    212c:	ldr	x0, [sp, #120]
    2130:	str	x0, [sp, #2232]
    2134:	ldr	x0, [sp, #104]
    2138:	mov	w2, #0x0                   	// #0
    213c:	mov	w1, #0x0                   	// #0
    2140:	strb	wzr, [sp, #2192]
    2144:	add	x20, x0, #0x48
    2148:	mov	x0, x20
    214c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2150:	ldr	x0, [sp, #128]
    2154:	str	x0, [x20, #144]
    2158:	mov	w0, #0x100                 	// #256
    215c:	strh	w0, [x20, #152]
    2160:	ldr	x0, [sp, #104]
    2164:	strb	wzr, [x20, #136]
    2168:	ldr	x1, [sp, #144]
    216c:	str	x1, [x0, #72]
    2170:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2174:	ldr	x0, [sp, #160]
    2178:	str	x0, [x20, #160]
    217c:	ldr	x0, [sp, #176]
    2180:	str	x0, [x20, #192]
    2184:	ldr	x0, [sp, #192]
    2188:	str	x0, [x20, #184]
    218c:	add	x1, x1, #0x0
    2190:	mov	x0, x19
    2194:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2198:	add	x0, sp, #0x8e0
    219c:	ldp	x1, x2, [x0, #216]
    21a0:	mov	x0, x20
    21a4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    21a8:	mov	x2, x24
    21ac:	mov	x1, x22
    21b0:	mov	x0, x20
    21b4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21b8:	mov	x0, x20
    21bc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    21c0:	mov	x2, x21
    21c4:	mov	x1, x20
    21c8:	mov	x0, x26
    21cc:	bl	0 <__cxa_atexit>
    21d0:	mov	x0, x22
    21d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21d8:	add	x1, x1, #0x0
    21dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21e0:	ldr	x0, [sp, #104]
    21e4:	mov	w2, #0x0                   	// #0
    21e8:	mov	w1, #0x0                   	// #0
    21ec:	add	x20, x0, #0x1d8
    21f0:	mov	x0, x20
    21f4:	ldr	x28, [sp, #2312]
    21f8:	ldr	x27, [sp, #2320]
    21fc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2200:	mov	w0, #0x1                   	// #1
    2204:	strb	w0, [x20, #156]
    2208:	ldr	x0, [sp, #104]
    220c:	str	wzr, [x20, #136]
    2210:	ldr	x8, [sp, #224]
    2214:	str	wzr, [x20, #152]
    2218:	ldr	x9, [sp, #240]
    221c:	stp	x8, x9, [x20, #184]
    2220:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2224:	ldr	x4, [sp, #272]
    2228:	str	x4, [x20, #160]
    222c:	ldr	x5, [sp, #288]
    2230:	str	x5, [x0, #472]
    2234:	ldr	x6, [sp, #304]
    2238:	str	x6, [x20, #144]
    223c:	add	x1, x1, #0x0
    2240:	mov	x0, x19
    2244:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2248:	add	x0, sp, #0x8e0
    224c:	ldp	x1, x2, [x0, #216]
    2250:	mov	x0, x20
    2254:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2258:	stp	x28, x27, [x20, #32]
    225c:	mov	w0, #0x1                   	// #1
    2260:	str	wzr, [x20, #136]
    2264:	str	wzr, [x20, #152]
    2268:	strb	w0, [x20, #156]
    226c:	mov	x0, x20
    2270:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2274:	ldr	x7, [sp, #208]
    2278:	mov	x2, x21
    227c:	mov	x1, x20
    2280:	mov	x0, x7
    2284:	bl	0 <__cxa_atexit>
    2288:	mov	x0, x22
    228c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2290:	add	x1, x1, #0x0
    2294:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2298:	ldr	x0, [sp, #2312]
    229c:	str	x0, [sp, #2488]
    22a0:	ldr	x0, [sp, #2320]
    22a4:	str	x0, [sp, #2496]
    22a8:	ldr	x0, [sp, #104]
    22ac:	mov	x3, x23
    22b0:	mov	x2, x19
    22b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22b8:	add	x20, x0, #0x2a0
    22bc:	add	x1, x1, #0x0
    22c0:	mov	x0, x20
    22c4:	strb	wzr, [sp, #2232]
    22c8:	str	x24, [sp, #2272]
    22cc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22d0:	mov	x2, x21
    22d4:	mov	x1, x20
    22d8:	mov	x0, x26
    22dc:	bl	0 <__cxa_atexit>
    22e0:	mov	x0, x23
    22e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22e8:	add	x1, x1, #0x0
    22ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22f0:	ldr	x0, [sp, #2272]
    22f4:	str	x0, [sp, #2312]
    22f8:	ldr	x0, [sp, #2280]
    22fc:	str	x0, [sp, #2320]
    2300:	mov	w0, #0x1                   	// #1
    2304:	strb	w0, [sp, #2192]
    2308:	ldr	x0, [sp, #120]
    230c:	str	x0, [sp, #2232]
    2310:	ldr	x0, [sp, #104]
    2314:	mov	w2, #0x0                   	// #0
    2318:	mov	w1, #0x0                   	// #0
    231c:	add	x23, sp, #0x868
    2320:	add	x20, x0, #0x110
    2324:	mov	x0, x20
    2328:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    232c:	ldr	x0, [sp, #128]
    2330:	str	x0, [x20, #144]
    2334:	mov	w0, #0x100                 	// #256
    2338:	strh	w0, [x20, #152]
    233c:	ldr	x0, [sp, #104]
    2340:	strb	wzr, [x20, #136]
    2344:	ldr	x1, [sp, #144]
    2348:	str	x1, [x0, #272]
    234c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2350:	ldr	x0, [sp, #160]
    2354:	str	x0, [x20, #160]
    2358:	ldr	x0, [sp, #176]
    235c:	str	x0, [x20, #192]
    2360:	ldr	x0, [sp, #192]
    2364:	str	x0, [x20, #184]
    2368:	add	x1, x1, #0x0
    236c:	mov	x0, x19
    2370:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2374:	add	x0, sp, #0x8e0
    2378:	ldp	x1, x2, [x0, #216]
    237c:	mov	x0, x20
    2380:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2384:	mov	x2, x24
    2388:	mov	x1, x22
    238c:	mov	x0, x20
    2390:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2394:	mov	x0, x20
    2398:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    239c:	mov	x2, x21
    23a0:	mov	x1, x20
    23a4:	mov	x0, x26
    23a8:	add	x20, sp, #0x268
    23ac:	bl	0 <__cxa_atexit>
    23b0:	mov	x0, x20
    23b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23b8:	add	x1, x1, #0x0
    23bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23c0:	add	x0, x25, #0x550
    23c4:	ldr	x17, [x25, #1392]
    23c8:	str	x17, [sp, #2184]
    23cc:	ldp	x12, x13, [x0]
    23d0:	ldp	x10, x11, [x0, #16]
    23d4:	add	x0, x25, #0x578
    23d8:	ldr	x16, [x25, #1432]
    23dc:	str	x16, [sp, #2224]
    23e0:	ldp	x8, x9, [x0]
    23e4:	ldp	x6, x7, [x0, #16]
    23e8:	add	x0, x25, #0x5a0
    23ec:	ldr	x1, [x25, #1472]
    23f0:	str	x1, [sp, #2264]
    23f4:	ldp	x2, x3, [x0]
    23f8:	stp	x2, x3, [sp, #208]
    23fc:	ldp	x14, x15, [x0, #16]
    2400:	add	x0, x25, #0x5c8
    2404:	ldr	x27, [sp, #616]
    2408:	ldp	x2, x3, [x0]
    240c:	stp	x2, x3, [sp, #224]
    2410:	ldp	x2, x3, [x0, #16]
    2414:	stp	x2, x3, [sp, #240]
    2418:	add	x2, sp, #0x8e0
    241c:	mov	x18, x2
    2420:	ldp	x4, x5, [sp, #224]
    2424:	stp	x12, x13, [x2, #-120]
    2428:	stp	x10, x11, [x2, #-104]
    242c:	stp	x8, x9, [x2, #-80]
    2430:	stp	x6, x7, [x2, #-64]
    2434:	stp	x4, x5, [x18]
    2438:	ldp	x2, x3, [sp, #208]
    243c:	stp	x2, x3, [x18, #-40]
    2440:	ldp	x4, x5, [sp, #240]
    2444:	stp	x14, x15, [x18, #-24]
    2448:	ldr	x0, [x25, #1512]
    244c:	stp	x4, x5, [x18, #16]
    2450:	str	x0, [sp, #2304]
    2454:	ldr	x24, [sp, #624]
    2458:	stp	x12, x13, [x18, #40]
    245c:	ldp	x2, x3, [sp, #208]
    2460:	stp	x2, x3, [x18, #120]
    2464:	ldp	x2, x3, [sp, #224]
    2468:	stp	x2, x3, [x18, #160]
    246c:	mov	x3, x5
    2470:	mov	x2, x4
    2474:	stp	x10, x11, [x18, #56]
    2478:	stp	x8, x9, [x18, #80]
    247c:	stp	x6, x7, [x18, #96]
    2480:	stp	x14, x15, [x18, #136]
    2484:	stp	x2, x3, [x18, #176]
    2488:	mov	x2, #0x4                   	// #4
    248c:	str	x17, [sp, #2344]
    2490:	str	x16, [sp, #2384]
    2494:	str	x1, [sp, #2424]
    2498:	mov	x1, x22
    249c:	str	x0, [sp, #2464]
    24a0:	mov	x0, x19
    24a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24a8:	ldr	x0, [sp, #112]
    24ac:	mov	w2, #0x0                   	// #0
    24b0:	mov	w1, #0x0                   	// #0
    24b4:	add	x28, x0, #0xc0
    24b8:	mov	x0, x28
    24bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24c4:	ldr	x1, [sp, #112]
    24c8:	str	wzr, [x28, #136]
    24cc:	ldr	x0, [x0]
    24d0:	str	wzr, [x28, #152]
    24d4:	str	x28, [x28, #168]
    24d8:	add	x0, x0, #0x10
    24dc:	str	x0, [x28, #144]
    24e0:	mov	w0, #0x1                   	// #1
    24e4:	strb	w0, [x28, #156]
    24e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24ec:	ldr	x0, [x0]
    24f0:	add	x0, x0, #0x10
    24f4:	str	x0, [x1, #192]
    24f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24fc:	ldr	x0, [x0]
    2500:	add	x0, x0, #0x10
    2504:	str	x0, [x28, #160]
    2508:	add	x0, x1, #0x180
    250c:	str	x0, [x28, #176]
    2510:	mov	x0, #0x800000000           	// #34359738368
    2514:	str	x0, [x28, #184]
    2518:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    251c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2520:	add	x1, x1, #0x0
    2524:	ldr	x0, [x0]
    2528:	str	x0, [x28, #600]
    252c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2530:	ldr	x0, [x0]
    2534:	str	x0, [x28, #592]
    2538:	mov	x0, x22
    253c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2540:	add	x0, sp, #0x8e0
    2544:	ldp	x1, x2, [x0, #40]
    2548:	mov	x0, x28
    254c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2550:	stp	x27, x24, [x28, #32]
    2554:	mov	w0, #0x1                   	// #1
    2558:	mov	x1, x28
    255c:	str	w0, [x28, #136]
    2560:	strb	w0, [x28, #156]
    2564:	mov	w0, #0x1                   	// #1
    2568:	str	w0, [x28, #152]
    256c:	mov	x0, x19
    2570:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2574:	mov	x0, x28
    2578:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    257c:	mov	x0, x19
    2580:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2584:	mov	x2, x21
    2588:	mov	x1, x28
    258c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2590:	add	x0, x0, #0x0
    2594:	bl	0 <__cxa_atexit>
    2598:	mov	x0, x23
    259c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25a0:	add	x1, x1, #0x0
    25a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25a8:	add	x0, x25, #0x5f0
    25ac:	add	x1, sp, #0x8e0
    25b0:	ldr	x13, [x25, #1552]
    25b4:	add	x12, sp, #0x8e0
    25b8:	ldp	x8, x9, [x0]
    25bc:	stp	x8, x9, [x1, #40]
    25c0:	ldp	x6, x7, [x0, #16]
    25c4:	add	x0, x25, #0x618
    25c8:	add	x25, x25, #0x640
    25cc:	stp	x6, x7, [x1, #56]
    25d0:	ldur	x14, [x25, #-8]
    25d4:	str	x14, [sp, #2304]
    25d8:	ldp	x10, x11, [x25]
    25dc:	stp	x10, x11, [x1, #-40]
    25e0:	ldp	x4, x5, [x0]
    25e4:	stp	x4, x5, [x1]
    25e8:	ldp	x2, x3, [x0, #16]
    25ec:	stp	x2, x3, [x1, #16]
    25f0:	ldp	x0, x1, [x25, #16]
    25f4:	stp	x0, x1, [x12, #-24]
    25f8:	ldr	x12, [x25, #32]
    25fc:	stp	x8, x9, [sp, #320]
    2600:	mov	x8, x19
    2604:	stp	x6, x7, [sp, #336]
    2608:	str	x13, [sp, #352]
    260c:	stp	x4, x5, [sp, #368]
    2610:	stp	x2, x3, [sp, #384]
    2614:	add	x2, sp, #0x1a0
    2618:	str	x14, [sp, #400]
    261c:	stp	x10, x11, [sp, #416]
    2620:	stp	x0, x1, [sp, #432]
    2624:	add	x1, sp, #0x170
    2628:	add	x0, sp, #0x140
    262c:	str	x12, [sp, #448]
    2630:	str	x12, [sp, #2264]
    2634:	str	x13, [sp, #2344]
    2638:	ldr	x24, [sp, #2152]
    263c:	ldr	x22, [sp, #2160]
    2640:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2644:	ldr	x0, [sp, #112]
    2648:	mov	w2, #0x0                   	// #0
    264c:	mov	w1, #0x0                   	// #0
    2650:	add	x25, x0, #0x320
    2654:	mov	x0, x25
    2658:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    265c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2660:	ldr	x1, [sp, #112]
    2664:	str	wzr, [x25, #136]
    2668:	ldr	x0, [x0]
    266c:	str	wzr, [x25, #152]
    2670:	str	x25, [x25, #168]
    2674:	add	x0, x0, #0x10
    2678:	str	x0, [x25, #144]
    267c:	mov	w0, #0x1                   	// #1
    2680:	strb	w0, [x25, #156]
    2684:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2688:	ldr	x0, [x0]
    268c:	add	x0, x0, #0x10
    2690:	str	x0, [x1, #800]
    2694:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2698:	ldr	x0, [x0]
    269c:	add	x0, x0, #0x10
    26a0:	str	x0, [x25, #160]
    26a4:	add	x0, x1, #0x3e0
    26a8:	str	x0, [x25, #176]
    26ac:	mov	x0, #0x800000000           	// #34359738368
    26b0:	str	x0, [x25, #184]
    26b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    26b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    26bc:	add	x1, x1, #0x0
    26c0:	ldr	x0, [x0]
    26c4:	str	x0, [x25, #600]
    26c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    26cc:	ldr	x0, [x0]
    26d0:	str	x0, [x25, #592]
    26d4:	ldr	x0, [sp, #120]
    26d8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    26dc:	add	x0, sp, #0x8e0
    26e0:	ldp	x1, x2, [x0, #-80]
    26e4:	mov	x0, x25
    26e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    26ec:	stp	x24, x22, [x25, #32]
    26f0:	mov	x1, x25
    26f4:	mov	w0, #0x1                   	// #1
    26f8:	str	wzr, [x25, #136]
    26fc:	str	wzr, [x25, #152]
    2700:	strb	w0, [x25, #156]
    2704:	mov	x0, x19
    2708:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    270c:	mov	x0, x25
    2710:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2714:	mov	x0, x19
    2718:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    271c:	mov	x2, x21
    2720:	mov	x1, x25
    2724:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2728:	add	x0, x0, #0x0
    272c:	bl	0 <__cxa_atexit>
    2730:	ldr	x0, [sp, #120]
    2734:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2738:	add	x1, x1, #0x0
    273c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2740:	strb	wzr, [sp, #616]
    2744:	ldr	x0, [sp, #2192]
    2748:	str	x0, [sp, #2488]
    274c:	ldr	x0, [sp, #2200]
    2750:	str	x0, [sp, #2496]
    2754:	ldr	x0, [sp, #104]
    2758:	mov	x3, x23
    275c:	mov	x2, x19
    2760:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2764:	add	x22, x0, #0x5c8
    2768:	add	x1, x1, #0x0
    276c:	mov	x0, x22
    2770:	str	x20, [sp, #2152]
    2774:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2778:	mov	x2, x21
    277c:	mov	x1, x22
    2780:	mov	x0, x26
    2784:	bl	0 <__cxa_atexit>
    2788:	mov	x0, x23
    278c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2790:	add	x1, x1, #0x0
    2794:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2798:	ldr	x0, [sp, #2152]
    279c:	str	x0, [sp, #2192]
    27a0:	ldr	x0, [sp, #2160]
    27a4:	str	x0, [sp, #2200]
    27a8:	add	x0, sp, #0x267
    27ac:	str	x0, [sp, #616]
    27b0:	ldr	x0, [sp, #104]
    27b4:	mov	w2, #0x0                   	// #0
    27b8:	mov	w1, #0x0                   	// #0
    27bc:	strb	wzr, [sp, #615]
    27c0:	add	x22, x0, #0x690
    27c4:	mov	x0, x22
    27c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27cc:	ldr	x0, [sp, #128]
    27d0:	str	x0, [x22, #144]
    27d4:	mov	w0, #0x100                 	// #256
    27d8:	strh	w0, [x22, #152]
    27dc:	ldr	x0, [sp, #104]
    27e0:	strb	wzr, [x22, #136]
    27e4:	ldr	x1, [sp, #144]
    27e8:	str	x1, [x0, #1680]
    27ec:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27f0:	ldr	x0, [sp, #160]
    27f4:	str	x0, [x22, #160]
    27f8:	ldr	x0, [sp, #176]
    27fc:	str	x0, [x22, #192]
    2800:	ldr	x0, [sp, #192]
    2804:	str	x0, [x22, #184]
    2808:	add	x1, x1, #0x0
    280c:	mov	x0, x19
    2810:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2814:	add	x0, sp, #0x8e0
    2818:	ldp	x1, x2, [x0, #216]
    281c:	mov	x0, x22
    2820:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2824:	ldr	x1, [sp, #120]
    2828:	mov	x2, x20
    282c:	mov	x0, x22
    2830:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2834:	mov	x0, x22
    2838:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    283c:	mov	x2, x21
    2840:	mov	x1, x22
    2844:	mov	x0, x26
    2848:	bl	0 <__cxa_atexit>
    284c:	ldr	x0, [sp, #120]
    2850:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2854:	add	x1, x1, #0x0
    2858:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    285c:	strb	wzr, [sp, #616]
    2860:	ldr	x0, [sp, #2192]
    2864:	str	x0, [sp, #2488]
    2868:	ldr	x0, [sp, #2200]
    286c:	str	x0, [sp, #2496]
    2870:	ldr	x0, [sp, #104]
    2874:	mov	x3, x23
    2878:	mov	x2, x19
    287c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2880:	add	x22, x0, #0x758
    2884:	add	x1, x1, #0x0
    2888:	mov	x0, x22
    288c:	str	x20, [sp, #2152]
    2890:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2894:	mov	x2, x21
    2898:	mov	x1, x22
    289c:	mov	x0, x26
    28a0:	bl	0 <__cxa_atexit>
    28a4:	ldr	x0, [sp, #120]
    28a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28ac:	add	x1, x1, #0x0
    28b0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28b4:	str	x20, [sp, #2152]
    28b8:	ldr	x0, [sp, #2192]
    28bc:	str	x0, [sp, #2488]
    28c0:	ldr	x0, [sp, #2200]
    28c4:	str	x0, [sp, #2496]
    28c8:	ldr	x0, [sp, #104]
    28cc:	mov	x3, x23
    28d0:	mov	x2, x19
    28d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28d8:	add	x20, x0, #0x820
    28dc:	add	x1, x1, #0x0
    28e0:	mov	x0, x20
    28e4:	strb	wzr, [sp, #616]
    28e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28ec:	mov	x2, x21
    28f0:	mov	x1, x20
    28f4:	mov	x0, x26
    28f8:	bl	0 <__cxa_atexit>
    28fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2900:	add	x0, x0, #0x0
    2904:	bl	0 <getenv>
    2908:	cmn	x0, #0x1
    290c:	b.ne	2914 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2914>  // b.any
    2910:	bl	0 <LLVMLinkInMCJIT>
    2914:	ldp	x29, x30, [sp]
    2918:	ldp	x19, x20, [sp, #16]
    291c:	ldp	x21, x22, [sp, #32]
    2920:	ldp	x23, x24, [sp, #48]
    2924:	ldp	x25, x26, [sp, #64]
    2928:	ldp	x27, x28, [sp, #80]
    292c:	add	sp, sp, #0xa80
    2930:	ret

0000000000002934 <_GLOBAL__sub_I_handle_llvm.cpp>:
    2934:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl5aliasD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x90                  	// #144
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x100                 	// #256
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x6
  1c:	ldr	x1, [x0, #8]
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x22, x0
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	mov	x25, x1
  20:	ldp	x24, x23, [x0]
  24:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  28:	sub	x1, x23, x24
  2c:	cmp	x0, x1, asr #2
  30:	b.ne	40 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	asr	x19, x1, #2
  44:	mov	x26, x2
  48:	cmp	x19, #0x0
  4c:	sub	x20, x25, x24
  50:	csinc	x1, x19, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	f0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	mov	x21, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #2
  70:	bl	0 <_Znwm>
  74:	mov	x21, x0
  78:	ldr	w0, [x26]
  7c:	cmp	x20, #0x0
  80:	str	w0, [x21, x20]
  84:	b.le	98 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x98>
  88:	mov	x2, x20
  8c:	mov	x1, x24
  90:	mov	x0, x21
  94:	bl	0 <memmove>
  98:	add	x20, x20, #0x4
  9c:	sub	x23, x23, x25
  a0:	add	x20, x21, x20
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x20
  b8:	bl	0 <memcpy>
  bc:	add	x20, x20, x23
  c0:	cbz	x24, cc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	add	x19, x21, x19, lsl #2
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	stp	x21, x20, [x22]
  dc:	str	x19, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x19, x0
  f4:	b	6c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x1
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x0
  1c:	stp	x25, x26, [sp, #64]
  20:	str	x27, [sp, #80]
  24:	ldp	x24, x26, [x0]
  28:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  2c:	sub	x1, x26, x24
  30:	cmp	x0, x1, asr #5
  34:	b.ne	44 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	asr	x3, x1, #5
  48:	mov	x22, x2
  4c:	cmp	x3, #0x0
  50:	sub	x25, x21, x24
  54:	csinc	x19, x3, xzr, ne  // ne = any
  58:	adds	x19, x19, x3
  5c:	b.cs	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.hs, b.nlast
  60:	mov	x20, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  78:	mov	x20, x0
  7c:	add	x0, x20, x25
  80:	mov	x1, x22
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  88:	mov	x25, x24
  8c:	mov	x0, x20
  90:	add	x22, x0, #0x20
  94:	cmp	x21, x25
  98:	b.ne	e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>  // b.any
  9c:	sub	x21, x25, x24
  a0:	mov	x22, x25
  a4:	add	x21, x21, #0x20
  a8:	add	x21, x20, x21
  ac:	mov	x27, x21
  b0:	cmp	x22, x26
  b4:	b.eq	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>  // b.none
  b8:	mov	x1, x22
  bc:	mov	x0, x27
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  c4:	add	x27, x27, #0x20
  c8:	mov	x0, x22
  cc:	add	x22, x22, #0x20
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  d4:	b	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d8:	mov	x19, x0
  dc:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>
  e0:	mov	x1, x25
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  e8:	mov	x0, x25
  ec:	add	x25, x25, #0x20
  f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  f4:	mov	x0, x22
  f8:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  fc:	sub	x22, x22, x25
 100:	add	x21, x21, x22
 104:	cbz	x24, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>
 108:	mov	x0, x24
 10c:	bl	0 <_ZdlPv>
 110:	add	x19, x20, x19, lsl #5
 114:	ldp	x25, x26, [sp, #64]
 118:	ldr	x27, [sp, #80]
 11c:	stp	x20, x21, [x23]
 120:	str	x19, [x23, #16]
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x29, x30, [sp], #96
 134:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x40
  10:	mov	x19, x0
  14:	add	x0, x20, #0x10
  18:	str	x21, [sp, #32]
  1c:	str	w1, [sp, #60]
  20:	add	x21, sp, #0x60
  24:	stp	x0, xzr, [sp, #64]
  28:	strb	wzr, [sp, #80]
  2c:	cbnz	x4, a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa8>
  30:	add	x0, x21, #0x10
  34:	stp	x0, xzr, [sp, #96]
  38:	strb	wzr, [sp, #112]
  3c:	mov	x1, x21
  40:	mov	x0, x20
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  48:	mov	x0, x21
  4c:	add	x21, x19, #0x88
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  54:	ldp	x0, x1, [x21, #8]
  58:	cmp	x0, x1
  5c:	b.eq	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>  // b.none
  60:	mov	x1, x20
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  68:	ldr	x0, [x21, #8]
  6c:	add	x0, x0, #0x20
  70:	str	x0, [x21, #8]
  74:	ldr	w2, [sp, #60]
  78:	add	x0, x19, #0xa0
  7c:	strh	w2, [x19, #12]
  80:	ldp	x1, x3, [x0, #8]
  84:	cmp	x1, x3
  88:	b.eq	dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xdc>  // b.none
  8c:	str	w2, [x1]
  90:	ldr	x1, [x0, #8]
  94:	add	x1, x1, #0x4
  98:	str	x1, [x0, #8]
  9c:	ldr	x0, [x19, #208]
  a0:	cbnz	x0, e8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xe8>
  a4:	bl	0 <_ZSt25__throw_bad_function_callv>
  a8:	add	x0, x21, #0x10
  ac:	mov	x1, x4
  b0:	add	x2, x4, x5
  b4:	mov	w3, #0x0                   	// #0
  b8:	str	x0, [sp, #96]
  bc:	mov	x0, x21
  c0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  c4:	b	3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x3c>
  c8:	mov	x1, x0
  cc:	mov	x2, x20
  d0:	mov	x0, x21
  d4:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d8:	b	74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>
  dc:	add	x2, sp, #0x3c
  e0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  e4:	b	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x9c>
  e8:	ldr	x2, [x19, #216]
  ec:	mov	x1, x20
  f0:	add	x0, x19, #0xc0
  f4:	blr	x2
  f8:	mov	x0, x20
  fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 100:	mov	w0, #0x0                   	// #0
 104:	ldp	x19, x20, [sp, #16]
 108:	ldr	x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #128
 110:	ret
