
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.0.0.24.1

// backanno -o smack_buds_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui smack_buds_impl_1.udb 
// Netlist created on Sat Dec  3 16:55:00 2022
// Netlist written on Sat Dec  3 16:55:09 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( RGB, up, VSYNC, HSYNC, testPLLout, controller_latch, 
             controller_clock, ext12m, controller_in );
  input  ext12m, controller_in;
  output [5:0] RGB;
  output up, VSYNC, HSYNC, testPLLout, controller_latch, controller_clock;
  wire   \sixtyHZclock.n81[18] , \sixtyHZclock.n81[17] , \sixtyHZclock.n4556 , 
         \sixtyHZclock.clock_count[18] , \sixtyHZclock.n2311 , 
         \sixtyHZclock.clock_count[17] , internal25clk, \sixtyHZclock.n81[16] , 
         \sixtyHZclock.n81[15] , \sixtyHZclock.n4553 , 
         \sixtyHZclock.clock_count[16] , \sixtyHZclock.n2309 , 
         \sixtyHZclock.clock_count[15] , \sixtyHZclock.n81[14] , 
         \sixtyHZclock.n81[13] , \sixtyHZclock.n4550 , 
         \sixtyHZclock.clock_count[14] , \sixtyHZclock.n2307 , 
         \sixtyHZclock.clock_count[13] , \sixtyHZclock.n81[12] , 
         \sixtyHZclock.n81[11] , \sixtyHZclock.n4547 , 
         \sixtyHZclock.clock_count[12] , \sixtyHZclock.n2305 , 
         \sixtyHZclock.clock_count[11] , \sixtyHZclock.n81[10] , 
         \sixtyHZclock.n81[9] , \sixtyHZclock.n4544 , 
         \sixtyHZclock.clock_count[10] , \sixtyHZclock.n2303 , 
         \sixtyHZclock.clock_count[9] , \sixtyHZclock.n81[8] , 
         \sixtyHZclock.n81[7] , \sixtyHZclock.n4541 , 
         \sixtyHZclock.clock_count[8] , \sixtyHZclock.n2301 , 
         \sixtyHZclock.clock_count[7] , \sixtyHZclock.n81[6] , 
         \sixtyHZclock.n81[5] , \sixtyHZclock.n4538 , 
         \sixtyHZclock.clock_count[6] , \sixtyHZclock.n2299 , 
         \sixtyHZclock.clock_count[5] , \sixtyHZclock.n81[4] , 
         \sixtyHZclock.n81[3] , \sixtyHZclock.n4535 , 
         \sixtyHZclock.clock_count[4] , \sixtyHZclock.n2297 , 
         \sixtyHZclock.clock_count[3] , \sixtyHZclock.n81[2] , 
         \sixtyHZclock.n81[1] , \sixtyHZclock.n4532 , 
         \sixtyHZclock.clock_count[2] , \sixtyHZclock.n2295 , 
         \sixtyHZclock.clock_count[1] , \sixtyHZclock.n81[0] , 
         \sixtyHZclock.n4451 , \sixtyHZclock.clock_count[0] , \RGB_pad[2].vcc , 
         \internalvga.n57[6] , \internalvga.n57[5] , \internalvga.n4595 , 
         \internalrow[6] , \internalvga.n2372 , \internalrow[5] , n220, 
         row_9__N_112, \internalvga.n2374 , \internalvga.n45[6] , 
         \internalvga.n45[5] , \internalvga.n4610 , \internalcol[6] , 
         \internalvga.n2288 , \internalcol[5] , col_9__N_101, 
         \internalvga.n2290 , \internalvga.n57[4] , \internalvga.n57[3] , 
         \internalvga.n4592 , \internalrow[4] , \internalvga.n2370 , 
         \internalrow[3] , \internalvga.n57[2] , \internalvga.n57[1] , 
         \internalvga.n4589 , \internalrow[2] , \internalvga.n2368 , 
         \internalrow[1] , \internalvga.n57[0] , \internalvga.n4460 , 
         \internalrow[0] , \internalvga.n45[4] , \internalvga.n45[3] , 
         \internalvga.n4607 , \internalcol[4] , \internalvga.n2286 , 
         \internalcol[3] , \internalvga.n45[2] , \internalvga.n45[1] , 
         \internalvga.n4604 , \internalcol[2] , \internalvga.n2284 , 
         \internalcol[1] , \internalvga.n45[0] , \internalvga.n4499 , 
         \internalcol[0] , \internalvga.n45[9] , \internalvga.n4616 , 
         \internalvga.n2292 , \internalcol[9] , \internalvga.n57[9] , 
         \internalvga.n4601 , \internalvga.n2376 , \internalrow[9] , 
         \internalvga.n45[8] , \internalvga.n45[7] , \internalvga.n4613 , 
         \internalcol[8] , \internalcol[7] , \internalvga.n57[8] , 
         \internalvga.n57[7] , \internalvga.n4598 , \internalrow[8] , 
         \internalrow[7] , \patternmaker.n4436 , \ypos[3] , 
         \patternmaker.n2263 , \ypos[2] , \patternmaker.onsquarey_N_146[2] , 
         \patternmaker.onsquarey_N_146[3] , \patternmaker.n2265 , 
         \patternmaker.n4445 , \ypos[9] , \patternmaker.n2269 , \ypos[8] , 
         \patternmaker.onsquarey_N_146[8] , \patternmaker.onsquarey_N_146[9] , 
         \patternmaker.n4439 , \ypos[5] , \ypos[4] , 
         \patternmaker.onsquarey_N_146[4] , \patternmaker.onsquarey_N_146[5] , 
         \patternmaker.n2267 , \patternmaker.n4433 , \ypos[1] , 
         \patternmaker.onsquarey_N_146[1] , \patternmaker.n4442 , \ypos[7] , 
         \ypos[6] , \patternmaker.onsquarey_N_146[6] , 
         \patternmaker.onsquarey_N_146[7] , \patternmaker.n4430 , \xpos[9] , 
         \patternmaker.n2342 , \xpos[8] , \patternmaker.onsquarex_N_134[8] , 
         \patternmaker.onsquarex_N_134[9] , \patternmaker.n4427 , \xpos[7] , 
         \patternmaker.n2340 , \xpos[6] , \patternmaker.onsquarex_N_134[6] , 
         \patternmaker.onsquarex_N_134[7] , \patternmaker.n4424 , \xpos[5] , 
         \patternmaker.n2338 , \xpos[4] , \patternmaker.onsquarex_N_134[4] , 
         \patternmaker.onsquarex_N_134[5] , \patternmaker.n4421 , \xpos[3] , 
         \patternmaker.n2336 , \xpos[2] , \patternmaker.onsquarex_N_134[2] , 
         \patternmaker.onsquarex_N_134[3] , \patternmaker.n4418 , \xpos[1] , 
         \patternmaker.onsquarex_N_134[1] , \game.n45[9] , \game.n45[8] , 
         \game.n4529 , \game.n2321 , x_9__N_193, internal60hzclk, 
         \game.n45[7] , \game.n45[6] , \game.n4526 , \game.n2319 , 
         \game.n45[5] , \game.n45[4] , \game.n4523 , \game.n2317 , 
         \game.n43[4] , \game.n4469 , \game.n2275 , \game.n57[3] , 
         \game.n57[4] , \game.n2277 , \game.n4466 , \game.n2273 , 
         \game.n57[1] , \game.n57[2] , \game.n45[3] , \game.n45[2] , 
         \game.n4520 , \game.n43[3] , \game.n2315 , \game.n43[2] , 
         \game.n45[1] , \game.n45[0] , \game.n4448 , \game.n43[1] , \ypos[0] , 
         \game.n43[0] , \game.n4463 , \xpos[0] , \game.n57[0] , \game.n4478 , 
         \game.n2281 , \game.n114 , \game.n4475 , \game.n2279 , \game.n57[7] , 
         \game.n115 , \game.n4472 , \game.n57[5] , \game.n57[6] , \game.n4517 , 
         \game.n2333 , \game.n57_adj_239[9] , \game.n4508 , \game.n2387 , 
         \game.n508[9] , \game.n4514 , \game.n2331 , \game.n57_adj_239[7] , 
         \game.n57_adj_239[8] , \game.n4511 , \game.n2329 , 
         \game.n57_adj_239[5] , \game.n57_adj_239[6] , \game.n4505 , 
         \game.n2385 , \game.n508[7] , \game.n508[8] , \game.n4502 , 
         \game.n2383 , \game.n508[5] , \game.n508[6] , \game.n4496 , 
         \game.n2327 , \game.n57_adj_239[3] , \game.n57_adj_239[4] , 
         \game.n4487 , \game.n2381 , \game.n508[3] , \game.n508[4] , 
         \game.n4484 , \game.n2379 , \game.n508[1] , \game.n508[2] , 
         \game.n4481 , \game.n508[0] , \game.n4493 , \game.n2325 , 
         \game.n57_adj_239[1] , \game.n57_adj_239[2] , \game.n4490 , 
         \game.n57_adj_239[0] , \controller1.n89[20] , \controller1.n89[19] , 
         \controller1.n4586 , \controller1.counter[20] , \controller1.n2364 , 
         \controller1.counter[19] , \controller1.counter_20__N_51 , 
         \controller1.clk , \controller1.n89[18] , \controller1.n89[17] , 
         \controller1.n4583 , \controller1.counter[18] , \controller1.n2362 , 
         \controller1.counter[17] , \controller1.n89[16] , 
         \controller1.n89[15] , \controller1.n4580 , \controller1.counter[16] , 
         \controller1.n2360 , \controller1.counter[15] , \controller1.n89[14] , 
         \controller1.n89[13] , \controller1.n4577 , \controller1.counter[14] , 
         \controller1.n2358 , \controller1.counter[13] , \controller1.n89[12] , 
         \controller1.n89[11] , \controller1.n4574 , \controller1.counter[12] , 
         \controller1.n2356 , \controller1.counter[11] , \controller1.n89[10] , 
         \controller1.n89[9] , \controller1.n4571 , \controller1.counter[10] , 
         \controller1.n2354 , \controller1.counter[9] , \controller1.n89[8] , 
         \controller1.n89[7] , \controller1.n4568 , \controller1.counter[8] , 
         \controller1.n2352 , \controller1.counter[7] , \controller1.n89[6] , 
         \controller1.n89[5] , \controller1.n4565 , \controller1.counter[6] , 
         \controller1.n2350 , \controller1.counter[5] , \controller1.n89[4] , 
         \controller1.n89[3] , \controller1.n4562 , \controller1.counter[4] , 
         \controller1.n2348 , \controller1.counter[3] , \controller1.n89[2] , 
         \controller1.n89[1] , \controller1.n4559 , \controller1.counter[2] , 
         \controller1.n2346 , \controller1.n20 , \controller1.n89[0] , 
         \controller1.n4457 , \controller1.n21 , \game.x_9__N_183[5] , 
         \game.x_9__N_183[4] , \game.n19 , \game.n43_adj_238[5] , 
         \controller_buttons_signal[1] , \game.n43_adj_238[4] , \game.n1219 , 
         \game.x_9__N_183[2] , \game.x_9__N_183[3] , \game.n43_adj_238[2] , 
         \game.n43_adj_238[3] , \game.x_9__N_183[8] , \game.x_9__N_183[9] , 
         \game.n43_adj_238[8] , \game.n3556 , \game.yVelocity_4__N_207[0] , 
         \game.yVelocity_4__N_207[1] , \game.yVelocity[0] , \game.n1159 , 
         \controller_buttons_signal[7] , \game.yVelocity[1] , 
         \game.yVelocity_4__N_207[3] , \game.yVelocity_4__N_207[2] , 
         \game.yVelocity[3] , \game.n175[2] , \game.n4 , \game.yVelocity[2] , 
         \game.x_9__N_183[0] , \game.x_9__N_183[1] , \game.n43_adj_238[0] , 
         \game.n43_adj_238[1] , \game.x_9__N_183[6] , \game.x_9__N_183[7] , 
         \game.n43_adj_238[6] , \game.n43_adj_238[7] , 
         \controller1.output_7__N_1[7] , \controller1.shift[7] , 
         controller_latch_c, \controller1.output_7__N_1[0] , 
         \controller1.output_7__N_1[1] , \controller1.shift[0] , 
         \controller1.shift[1] , \controller_buttons_signal[0] , 
         \controller1.shift[6].sig_000.FeedThruLUT , \controller1.shift[6] , 
         controller_clock_c, \controller1.shift[4].sig_002.FeedThruLUT , 
         \controller1.shift[5].sig_001.FeedThruLUT , \controller1.shift[4] , 
         \controller1.shift[5] , \controller1.shift[2].sig_004.FeedThruLUT , 
         \controller1.shift[3].sig_003.FeedThruLUT , \controller1.shift[2] , 
         \controller1.shift[3] , \controller1.shift[0].sig_006.FeedThruLUT , 
         \controller1.shift[1].sig_005.FeedThruLUT , 
         \patternmaker.onsquarey_N_145 , \patternmaker.n18_adj_255 , 
         \patternmaker.n18_adj_254 , \patternmaker.n6_adj_264 , 
         \patternmaker.onsquarex_N_133 , \patternmaker.n18_adj_263 , 
         \patternmaker.n18 , \patternmaker.n5 , \game.n1895 , \game.n12 , 
         \game.n11 , \game.n6 , \game.yVelocity[4] , \internalvga.n16 , 
         \internalvga.n17 , \sixtyHZclock.n30 , \sixtyHZclock.n34 , 
         \sixtyHZclock.n3338 , \sixtyHZclock.n31 , \sixtyHZclock.n3340 , 
         \internalvga.n3318 , \internalvga.n3104 , \internalvga.n14 , 
         HSYNC_N_113, n3100, \internalvga.n10 , \internalvga.n6 , n1923, 
         \patternmaker.n4_adj_265 , RGB_c_0, \patternmaker.n4 , 
         \patternmaker.n6 , \patternmaker.n8 , \patternmaker.n10 , 
         \patternmaker.n12 , \patternmaker.n14 , \patternmaker.n16 , 
         \patternmaker.n4_adj_240 , \patternmaker.n6_adj_241 , 
         \patternmaker.n8_adj_242 , \patternmaker.n10_adj_243 , 
         \patternmaker.n12_adj_244 , \patternmaker.n14_adj_245 , 
         \patternmaker.n16_adj_246 , \patternmaker.n4_adj_247 , 
         \patternmaker.n6_adj_248 , \patternmaker.n8_adj_249 , 
         \patternmaker.n10_adj_250 , \patternmaker.n12_adj_251 , 
         \patternmaker.n14_adj_252 , \patternmaker.n16_adj_253 , 
         \patternmaker.n4_adj_256 , \patternmaker.n6_adj_257 , 
         \patternmaker.n8_adj_258 , \patternmaker.n10_adj_259 , 
         \patternmaker.n12_adj_260 , \patternmaker.n14_adj_261 , 
         \patternmaker.n16_adj_262 , \game.yVelocity_4__N_207[4] , \game.n8 , 
         \game.n16 , \game.n17 , \controller1.n1200 , 
         \controller1.n10_adj_212 , \controller1.n28 , \controller1.n3110 , 
         \controller1.n36 , \controller1.n10 , \controller1.n9 , 
         \controller1.n3108 , \controller1.n14 , \controller1.n3342 , 
         VSYNC_N_116, \controller1.output_7__N_1[4] , 
         \controller1.output_7__N_1[3] , ext12m_c, 
         \pll.lscc_pll_inst.feedback_w , testPLLout_c, controller_in_c, up_c;

  sixtyHZclock_SLICE_0 \sixtyHZclock.SLICE_0 ( .DI1(\sixtyHZclock.n81[18] ), 
    .DI0(\sixtyHZclock.n81[17] ), .D1(\sixtyHZclock.n4556 ), 
    .C1(\sixtyHZclock.clock_count[18] ), .D0(\sixtyHZclock.n2311 ), 
    .C0(\sixtyHZclock.clock_count[17] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2311 ), .CIN1(\sixtyHZclock.n4556 ), 
    .Q0(\sixtyHZclock.clock_count[17] ), .Q1(\sixtyHZclock.clock_count[18] ), 
    .F0(\sixtyHZclock.n81[17] ), .F1(\sixtyHZclock.n81[18] ), 
    .COUT0(\sixtyHZclock.n4556 ));
  sixtyHZclock_SLICE_1 \sixtyHZclock.SLICE_1 ( .DI1(\sixtyHZclock.n81[16] ), 
    .DI0(\sixtyHZclock.n81[15] ), .D1(\sixtyHZclock.n4553 ), 
    .C1(\sixtyHZclock.clock_count[16] ), .D0(\sixtyHZclock.n2309 ), 
    .C0(\sixtyHZclock.clock_count[15] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2309 ), .CIN1(\sixtyHZclock.n4553 ), 
    .Q0(\sixtyHZclock.clock_count[15] ), .Q1(\sixtyHZclock.clock_count[16] ), 
    .F0(\sixtyHZclock.n81[15] ), .F1(\sixtyHZclock.n81[16] ), 
    .COUT1(\sixtyHZclock.n2311 ), .COUT0(\sixtyHZclock.n4553 ));
  sixtyHZclock_SLICE_2 \sixtyHZclock.SLICE_2 ( .DI1(\sixtyHZclock.n81[14] ), 
    .DI0(\sixtyHZclock.n81[13] ), .D1(\sixtyHZclock.n4550 ), 
    .C1(\sixtyHZclock.clock_count[14] ), .D0(\sixtyHZclock.n2307 ), 
    .C0(\sixtyHZclock.clock_count[13] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2307 ), .CIN1(\sixtyHZclock.n4550 ), 
    .Q0(\sixtyHZclock.clock_count[13] ), .Q1(\sixtyHZclock.clock_count[14] ), 
    .F0(\sixtyHZclock.n81[13] ), .F1(\sixtyHZclock.n81[14] ), 
    .COUT1(\sixtyHZclock.n2309 ), .COUT0(\sixtyHZclock.n4550 ));
  sixtyHZclock_SLICE_3 \sixtyHZclock.SLICE_3 ( .DI1(\sixtyHZclock.n81[12] ), 
    .DI0(\sixtyHZclock.n81[11] ), .D1(\sixtyHZclock.n4547 ), 
    .C1(\sixtyHZclock.clock_count[12] ), .D0(\sixtyHZclock.n2305 ), 
    .C0(\sixtyHZclock.clock_count[11] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2305 ), .CIN1(\sixtyHZclock.n4547 ), 
    .Q0(\sixtyHZclock.clock_count[11] ), .Q1(\sixtyHZclock.clock_count[12] ), 
    .F0(\sixtyHZclock.n81[11] ), .F1(\sixtyHZclock.n81[12] ), 
    .COUT1(\sixtyHZclock.n2307 ), .COUT0(\sixtyHZclock.n4547 ));
  sixtyHZclock_SLICE_4 \sixtyHZclock.SLICE_4 ( .DI1(\sixtyHZclock.n81[10] ), 
    .DI0(\sixtyHZclock.n81[9] ), .D1(\sixtyHZclock.n4544 ), 
    .C1(\sixtyHZclock.clock_count[10] ), .D0(\sixtyHZclock.n2303 ), 
    .C0(\sixtyHZclock.clock_count[9] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2303 ), .CIN1(\sixtyHZclock.n4544 ), 
    .Q0(\sixtyHZclock.clock_count[9] ), .Q1(\sixtyHZclock.clock_count[10] ), 
    .F0(\sixtyHZclock.n81[9] ), .F1(\sixtyHZclock.n81[10] ), 
    .COUT1(\sixtyHZclock.n2305 ), .COUT0(\sixtyHZclock.n4544 ));
  sixtyHZclock_SLICE_5 \sixtyHZclock.SLICE_5 ( .DI1(\sixtyHZclock.n81[8] ), 
    .DI0(\sixtyHZclock.n81[7] ), .D1(\sixtyHZclock.n4541 ), 
    .C1(\sixtyHZclock.clock_count[8] ), .D0(\sixtyHZclock.n2301 ), 
    .C0(\sixtyHZclock.clock_count[7] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2301 ), .CIN1(\sixtyHZclock.n4541 ), 
    .Q0(\sixtyHZclock.clock_count[7] ), .Q1(\sixtyHZclock.clock_count[8] ), 
    .F0(\sixtyHZclock.n81[7] ), .F1(\sixtyHZclock.n81[8] ), 
    .COUT1(\sixtyHZclock.n2303 ), .COUT0(\sixtyHZclock.n4541 ));
  sixtyHZclock_SLICE_6 \sixtyHZclock.SLICE_6 ( .DI1(\sixtyHZclock.n81[6] ), 
    .DI0(\sixtyHZclock.n81[5] ), .D1(\sixtyHZclock.n4538 ), 
    .C1(\sixtyHZclock.clock_count[6] ), .D0(\sixtyHZclock.n2299 ), 
    .C0(\sixtyHZclock.clock_count[5] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2299 ), .CIN1(\sixtyHZclock.n4538 ), 
    .Q0(\sixtyHZclock.clock_count[5] ), .Q1(\sixtyHZclock.clock_count[6] ), 
    .F0(\sixtyHZclock.n81[5] ), .F1(\sixtyHZclock.n81[6] ), 
    .COUT1(\sixtyHZclock.n2301 ), .COUT0(\sixtyHZclock.n4538 ));
  sixtyHZclock_SLICE_7 \sixtyHZclock.SLICE_7 ( .DI1(\sixtyHZclock.n81[4] ), 
    .DI0(\sixtyHZclock.n81[3] ), .D1(\sixtyHZclock.n4535 ), 
    .C1(\sixtyHZclock.clock_count[4] ), .D0(\sixtyHZclock.n2297 ), 
    .C0(\sixtyHZclock.clock_count[3] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2297 ), .CIN1(\sixtyHZclock.n4535 ), 
    .Q0(\sixtyHZclock.clock_count[3] ), .Q1(\sixtyHZclock.clock_count[4] ), 
    .F0(\sixtyHZclock.n81[3] ), .F1(\sixtyHZclock.n81[4] ), 
    .COUT1(\sixtyHZclock.n2299 ), .COUT0(\sixtyHZclock.n4535 ));
  sixtyHZclock_SLICE_8 \sixtyHZclock.SLICE_8 ( .DI1(\sixtyHZclock.n81[2] ), 
    .DI0(\sixtyHZclock.n81[1] ), .D1(\sixtyHZclock.n4532 ), 
    .C1(\sixtyHZclock.clock_count[2] ), .D0(\sixtyHZclock.n2295 ), 
    .C0(\sixtyHZclock.clock_count[1] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2295 ), .CIN1(\sixtyHZclock.n4532 ), 
    .Q0(\sixtyHZclock.clock_count[1] ), .Q1(\sixtyHZclock.clock_count[2] ), 
    .F0(\sixtyHZclock.n81[1] ), .F1(\sixtyHZclock.n81[2] ), 
    .COUT1(\sixtyHZclock.n2297 ), .COUT0(\sixtyHZclock.n4532 ));
  sixtyHZclock_SLICE_9 \sixtyHZclock.SLICE_9 ( .DI1(\sixtyHZclock.n81[0] ), 
    .D1(\sixtyHZclock.n4451 ), .C1(\sixtyHZclock.clock_count[0] ), 
    .B1(\RGB_pad[2].vcc ), .CLK(internal25clk), .CIN1(\sixtyHZclock.n4451 ), 
    .Q1(\sixtyHZclock.clock_count[0] ), .F1(\sixtyHZclock.n81[0] ), 
    .COUT1(\sixtyHZclock.n2295 ), .COUT0(\sixtyHZclock.n4451 ));
  internalvga_SLICE_10 \internalvga.SLICE_10 ( .DI1(\internalvga.n57[6] ), 
    .DI0(\internalvga.n57[5] ), .D1(\internalvga.n4595 ), 
    .B1(\internalrow[6] ), .D0(\internalvga.n2372 ), .B0(\internalrow[5] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n2372 ), .CIN1(\internalvga.n4595 ), 
    .Q0(\internalrow[5] ), .Q1(\internalrow[6] ), .F0(\internalvga.n57[5] ), 
    .F1(\internalvga.n57[6] ), .COUT1(\internalvga.n2374 ), 
    .COUT0(\internalvga.n4595 ));
  internalvga_SLICE_11 \internalvga.SLICE_11 ( .DI1(\internalvga.n45[6] ), 
    .DI0(\internalvga.n45[5] ), .D1(\internalvga.n4610 ), 
    .C1(\internalcol[6] ), .D0(\internalvga.n2288 ), .C0(\internalcol[5] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n2288 ), 
    .CIN1(\internalvga.n4610 ), .Q0(\internalcol[5] ), .Q1(\internalcol[6] ), 
    .F0(\internalvga.n45[5] ), .F1(\internalvga.n45[6] ), 
    .COUT1(\internalvga.n2290 ), .COUT0(\internalvga.n4610 ));
  internalvga_SLICE_12 \internalvga.SLICE_12 ( .DI1(\internalvga.n57[4] ), 
    .DI0(\internalvga.n57[3] ), .D1(\internalvga.n4592 ), 
    .B1(\internalrow[4] ), .D0(\internalvga.n2370 ), .B0(\internalrow[3] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n2370 ), .CIN1(\internalvga.n4592 ), 
    .Q0(\internalrow[3] ), .Q1(\internalrow[4] ), .F0(\internalvga.n57[3] ), 
    .F1(\internalvga.n57[4] ), .COUT1(\internalvga.n2372 ), 
    .COUT0(\internalvga.n4592 ));
  internalvga_SLICE_13 \internalvga.SLICE_13 ( .DI1(\internalvga.n57[2] ), 
    .DI0(\internalvga.n57[1] ), .D1(\internalvga.n4589 ), 
    .B1(\internalrow[2] ), .D0(\internalvga.n2368 ), .B0(\internalrow[1] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n2368 ), .CIN1(\internalvga.n4589 ), 
    .Q0(\internalrow[1] ), .Q1(\internalrow[2] ), .F0(\internalvga.n57[1] ), 
    .F1(\internalvga.n57[2] ), .COUT1(\internalvga.n2370 ), 
    .COUT0(\internalvga.n4589 ));
  internalvga_SLICE_14 \internalvga.SLICE_14 ( .DI1(\internalvga.n57[0] ), 
    .D1(\internalvga.n4460 ), .C1(\RGB_pad[2].vcc ), .B1(\internalrow[0] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN1(\internalvga.n4460 ), .Q1(\internalrow[0] ), 
    .F1(\internalvga.n57[0] ), .COUT1(\internalvga.n2368 ), 
    .COUT0(\internalvga.n4460 ));
  internalvga_SLICE_15 \internalvga.SLICE_15 ( .DI1(\internalvga.n45[4] ), 
    .DI0(\internalvga.n45[3] ), .D1(\internalvga.n4607 ), 
    .C1(\internalcol[4] ), .D0(\internalvga.n2286 ), .C0(\internalcol[3] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n2286 ), 
    .CIN1(\internalvga.n4607 ), .Q0(\internalcol[3] ), .Q1(\internalcol[4] ), 
    .F0(\internalvga.n45[3] ), .F1(\internalvga.n45[4] ), 
    .COUT1(\internalvga.n2288 ), .COUT0(\internalvga.n4607 ));
  internalvga_SLICE_16 \internalvga.SLICE_16 ( .DI1(\internalvga.n45[2] ), 
    .DI0(\internalvga.n45[1] ), .D1(\internalvga.n4604 ), 
    .C1(\internalcol[2] ), .D0(\internalvga.n2284 ), .C0(\internalcol[1] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n2284 ), 
    .CIN1(\internalvga.n4604 ), .Q0(\internalcol[1] ), .Q1(\internalcol[2] ), 
    .F0(\internalvga.n45[1] ), .F1(\internalvga.n45[2] ), 
    .COUT1(\internalvga.n2286 ), .COUT0(\internalvga.n4604 ));
  internalvga_SLICE_17 \internalvga.SLICE_17 ( .DI1(\internalvga.n45[0] ), 
    .D1(\internalvga.n4499 ), .C1(\internalcol[0] ), .B1(\RGB_pad[2].vcc ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN1(\internalvga.n4499 ), 
    .Q1(\internalcol[0] ), .F1(\internalvga.n45[0] ), 
    .COUT1(\internalvga.n2284 ), .COUT0(\internalvga.n4499 ));
  internalvga_SLICE_18 \internalvga.SLICE_18 ( .DI0(\internalvga.n45[9] ), 
    .D1(\internalvga.n4616 ), .D0(\internalvga.n2292 ), .C0(\internalcol[9] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n2292 ), 
    .CIN1(\internalvga.n4616 ), .Q0(\internalcol[9] ), 
    .F0(\internalvga.n45[9] ), .COUT0(\internalvga.n4616 ));
  internalvga_SLICE_19 \internalvga.SLICE_19 ( .DI0(\internalvga.n57[9] ), 
    .D1(\internalvga.n4601 ), .D0(\internalvga.n2376 ), .B0(\internalrow[9] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n2376 ), .CIN1(\internalvga.n4601 ), 
    .Q0(\internalrow[9] ), .F0(\internalvga.n57[9] ), 
    .COUT0(\internalvga.n4601 ));
  internalvga_SLICE_20 \internalvga.SLICE_20 ( .DI1(\internalvga.n45[8] ), 
    .DI0(\internalvga.n45[7] ), .D1(\internalvga.n4613 ), 
    .C1(\internalcol[8] ), .D0(\internalvga.n2290 ), .C0(\internalcol[7] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n2290 ), 
    .CIN1(\internalvga.n4613 ), .Q0(\internalcol[7] ), .Q1(\internalcol[8] ), 
    .F0(\internalvga.n45[7] ), .F1(\internalvga.n45[8] ), 
    .COUT1(\internalvga.n2292 ), .COUT0(\internalvga.n4613 ));
  internalvga_SLICE_21 \internalvga.SLICE_21 ( .DI1(\internalvga.n57[8] ), 
    .DI0(\internalvga.n57[7] ), .D1(\internalvga.n4598 ), 
    .B1(\internalrow[8] ), .D0(\internalvga.n2374 ), .B0(\internalrow[7] ), 
    .CE(n220), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n2374 ), .CIN1(\internalvga.n4598 ), 
    .Q0(\internalrow[7] ), .Q1(\internalrow[8] ), .F0(\internalvga.n57[7] ), 
    .F1(\internalvga.n57[8] ), .COUT1(\internalvga.n2376 ), 
    .COUT0(\internalvga.n4598 ));
  patternmaker_SLICE_22 \patternmaker.SLICE_22 ( .D1(\patternmaker.n4436 ), 
    .B1(\ypos[3] ), .D0(\patternmaker.n2263 ), .B0(\ypos[2] ), 
    .CIN0(\patternmaker.n2263 ), .CIN1(\patternmaker.n4436 ), 
    .F0(\patternmaker.onsquarey_N_146[2] ), 
    .F1(\patternmaker.onsquarey_N_146[3] ), .COUT1(\patternmaker.n2265 ), 
    .COUT0(\patternmaker.n4436 ));
  patternmaker_SLICE_23 \patternmaker.SLICE_23 ( .D1(\patternmaker.n4445 ), 
    .B1(\ypos[9] ), .D0(\patternmaker.n2269 ), .B0(\ypos[8] ), 
    .CIN0(\patternmaker.n2269 ), .CIN1(\patternmaker.n4445 ), 
    .F0(\patternmaker.onsquarey_N_146[8] ), 
    .F1(\patternmaker.onsquarey_N_146[9] ), .COUT0(\patternmaker.n4445 ));
  patternmaker_SLICE_24 \patternmaker.SLICE_24 ( .D1(\patternmaker.n4439 ), 
    .B1(\ypos[5] ), .D0(\patternmaker.n2265 ), .B0(\ypos[4] ), 
    .CIN0(\patternmaker.n2265 ), .CIN1(\patternmaker.n4439 ), 
    .F0(\patternmaker.onsquarey_N_146[4] ), 
    .F1(\patternmaker.onsquarey_N_146[5] ), .COUT1(\patternmaker.n2267 ), 
    .COUT0(\patternmaker.n4439 ));
  patternmaker_SLICE_25 \patternmaker.SLICE_25 ( .D1(\patternmaker.n4433 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\ypos[1] ), .CIN1(\patternmaker.n4433 ), 
    .F1(\patternmaker.onsquarey_N_146[1] ), .COUT1(\patternmaker.n2263 ), 
    .COUT0(\patternmaker.n4433 ));
  patternmaker_SLICE_26 \patternmaker.SLICE_26 ( .D1(\patternmaker.n4442 ), 
    .B1(\ypos[7] ), .D0(\patternmaker.n2267 ), .B0(\ypos[6] ), 
    .CIN0(\patternmaker.n2267 ), .CIN1(\patternmaker.n4442 ), 
    .F0(\patternmaker.onsquarey_N_146[6] ), 
    .F1(\patternmaker.onsquarey_N_146[7] ), .COUT1(\patternmaker.n2269 ), 
    .COUT0(\patternmaker.n4442 ));
  patternmaker_SLICE_27 \patternmaker.SLICE_27 ( .D1(\patternmaker.n4430 ), 
    .B1(\xpos[9] ), .D0(\patternmaker.n2342 ), .B0(\xpos[8] ), 
    .CIN0(\patternmaker.n2342 ), .CIN1(\patternmaker.n4430 ), 
    .F0(\patternmaker.onsquarex_N_134[8] ), 
    .F1(\patternmaker.onsquarex_N_134[9] ), .COUT0(\patternmaker.n4430 ));
  patternmaker_SLICE_28 \patternmaker.SLICE_28 ( .D1(\patternmaker.n4427 ), 
    .B1(\xpos[7] ), .D0(\patternmaker.n2340 ), .B0(\xpos[6] ), 
    .CIN0(\patternmaker.n2340 ), .CIN1(\patternmaker.n4427 ), 
    .F0(\patternmaker.onsquarex_N_134[6] ), 
    .F1(\patternmaker.onsquarex_N_134[7] ), .COUT1(\patternmaker.n2342 ), 
    .COUT0(\patternmaker.n4427 ));
  patternmaker_SLICE_29 \patternmaker.SLICE_29 ( .D1(\patternmaker.n4424 ), 
    .B1(\xpos[5] ), .D0(\patternmaker.n2338 ), .B0(\xpos[4] ), 
    .CIN0(\patternmaker.n2338 ), .CIN1(\patternmaker.n4424 ), 
    .F0(\patternmaker.onsquarex_N_134[4] ), 
    .F1(\patternmaker.onsquarex_N_134[5] ), .COUT1(\patternmaker.n2340 ), 
    .COUT0(\patternmaker.n4424 ));
  patternmaker_SLICE_30 \patternmaker.SLICE_30 ( .D1(\patternmaker.n4421 ), 
    .B1(\xpos[3] ), .D0(\patternmaker.n2336 ), .B0(\xpos[2] ), 
    .CIN0(\patternmaker.n2336 ), .CIN1(\patternmaker.n4421 ), 
    .F0(\patternmaker.onsquarex_N_134[2] ), 
    .F1(\patternmaker.onsquarex_N_134[3] ), .COUT1(\patternmaker.n2338 ), 
    .COUT0(\patternmaker.n4421 ));
  patternmaker_SLICE_31 \patternmaker.SLICE_31 ( .D1(\patternmaker.n4418 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\xpos[1] ), .CIN1(\patternmaker.n4418 ), 
    .F1(\patternmaker.onsquarex_N_134[1] ), .COUT1(\patternmaker.n2336 ), 
    .COUT0(\patternmaker.n4418 ));
  game_SLICE_32 \game.SLICE_32 ( .DI1(\game.n45[9] ), .DI0(\game.n45[8] ), 
    .D1(\game.n4529 ), .C1(\ypos[9] ), .B1(\RGB_pad[2].vcc ), 
    .D0(\game.n2321 ), .C0(\ypos[8] ), .B0(\RGB_pad[2].vcc ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\game.n2321 ), .CIN1(\game.n4529 ), 
    .Q0(\ypos[8] ), .Q1(\ypos[9] ), .F0(\game.n45[8] ), .F1(\game.n45[9] ), 
    .COUT0(\game.n4529 ));
  game_SLICE_33 \game.SLICE_33 ( .DI1(\game.n45[7] ), .DI0(\game.n45[6] ), 
    .D1(\game.n4526 ), .C1(\ypos[7] ), .B1(\RGB_pad[2].vcc ), 
    .D0(\game.n2319 ), .C0(\ypos[6] ), .B0(\RGB_pad[2].vcc ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\game.n2319 ), .CIN1(\game.n4526 ), 
    .Q0(\ypos[6] ), .Q1(\ypos[7] ), .F0(\game.n45[6] ), .F1(\game.n45[7] ), 
    .COUT1(\game.n2321 ), .COUT0(\game.n4526 ));
  game_SLICE_34 \game.SLICE_34 ( .DI1(\game.n45[5] ), .DI0(\game.n45[4] ), 
    .D1(\game.n4523 ), .C1(\ypos[5] ), .B1(\RGB_pad[2].vcc ), 
    .D0(\game.n2317 ), .C0(\ypos[4] ), .B0(\game.n43[4] ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\game.n2317 ), .CIN1(\game.n4523 ), 
    .Q0(\ypos[4] ), .Q1(\ypos[5] ), .F0(\game.n45[4] ), .F1(\game.n45[5] ), 
    .COUT1(\game.n2319 ), .COUT0(\game.n4523 ));
  game_SLICE_35 \game.SLICE_35 ( .D1(\game.n4469 ), .B1(\xpos[4] ), 
    .D0(\game.n2275 ), .B0(\xpos[3] ), .CIN0(\game.n2275 ), 
    .CIN1(\game.n4469 ), .F0(\game.n57[3] ), .F1(\game.n57[4] ), 
    .COUT1(\game.n2277 ), .COUT0(\game.n4469 ));
  game_SLICE_36 \game.SLICE_36 ( .D1(\game.n4466 ), .B1(\xpos[2] ), 
    .D0(\game.n2273 ), .B0(\xpos[1] ), .CIN0(\game.n2273 ), 
    .CIN1(\game.n4466 ), .F0(\game.n57[1] ), .F1(\game.n57[2] ), 
    .COUT1(\game.n2275 ), .COUT0(\game.n4466 ));
  game_SLICE_37 \game.SLICE_37 ( .DI1(\game.n45[3] ), .DI0(\game.n45[2] ), 
    .D1(\game.n4520 ), .C1(\ypos[3] ), .B1(\game.n43[3] ), .D0(\game.n2315 ), 
    .C0(\ypos[2] ), .B0(\game.n43[2] ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\game.n2315 ), .CIN1(\game.n4520 ), 
    .Q0(\ypos[2] ), .Q1(\ypos[3] ), .F0(\game.n45[2] ), .F1(\game.n45[3] ), 
    .COUT1(\game.n2317 ), .COUT0(\game.n4520 ));
  game_SLICE_38 \game.SLICE_38 ( .DI1(\game.n45[1] ), .DI0(\game.n45[0] ), 
    .D1(\game.n4448 ), .C1(\ypos[1] ), .B1(\game.n43[1] ), 
    .D0(\RGB_pad[2].vcc ), .C0(\ypos[0] ), .B0(\game.n43[0] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .CIN1(\game.n4448 ), 
    .Q0(\ypos[0] ), .Q1(\ypos[1] ), .F0(\game.n45[0] ), .F1(\game.n45[1] ), 
    .COUT1(\game.n2315 ), .COUT0(\game.n4448 ));
  game_SLICE_39 \game.SLICE_39 ( .D1(\game.n4463 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[0] ), .CIN1(\game.n4463 ), .F1(\game.n57[0] ), 
    .COUT1(\game.n2273 ), .COUT0(\game.n4463 ));
  game_SLICE_40 \game.SLICE_40 ( .D1(\game.n4478 ), .D0(\game.n2281 ), 
    .B0(\xpos[9] ), .CIN0(\game.n2281 ), .CIN1(\game.n4478 ), .F0(\game.n114 ), 
    .COUT0(\game.n4478 ));
  game_SLICE_41 \game.SLICE_41 ( .D1(\game.n4475 ), .B1(\xpos[8] ), 
    .D0(\game.n2279 ), .B0(\xpos[7] ), .CIN0(\game.n2279 ), 
    .CIN1(\game.n4475 ), .F0(\game.n57[7] ), .F1(\game.n115 ), 
    .COUT1(\game.n2281 ), .COUT0(\game.n4475 ));
  game_SLICE_42 \game.SLICE_42 ( .D1(\game.n4472 ), .B1(\xpos[6] ), 
    .D0(\game.n2277 ), .B0(\xpos[5] ), .CIN0(\game.n2277 ), 
    .CIN1(\game.n4472 ), .F0(\game.n57[5] ), .F1(\game.n57[6] ), 
    .COUT1(\game.n2279 ), .COUT0(\game.n4472 ));
  game_SLICE_43 \game.SLICE_43 ( .D1(\game.n4517 ), .D0(\game.n2333 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\xpos[9] ), .CIN0(\game.n2333 ), 
    .CIN1(\game.n4517 ), .F0(\game.n57_adj_239[9] ), .COUT0(\game.n4517 ));
  game_SLICE_44 \game.SLICE_44 ( .D1(\game.n4508 ), .D0(\game.n2387 ), 
    .B0(\game.n114 ), .CIN0(\game.n2387 ), .CIN1(\game.n4508 ), 
    .F0(\game.n508[9] ), .COUT0(\game.n4508 ));
  game_SLICE_45 \game.SLICE_45 ( .D1(\game.n4514 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[8] ), .D0(\game.n2331 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[7] ), 
    .CIN0(\game.n2331 ), .CIN1(\game.n4514 ), .F0(\game.n57_adj_239[7] ), 
    .F1(\game.n57_adj_239[8] ), .COUT1(\game.n2333 ), .COUT0(\game.n4514 ));
  game_SLICE_46 \game.SLICE_46 ( .D1(\game.n4511 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[6] ), .D0(\game.n2329 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[5] ), 
    .CIN0(\game.n2329 ), .CIN1(\game.n4511 ), .F0(\game.n57_adj_239[5] ), 
    .F1(\game.n57_adj_239[6] ), .COUT1(\game.n2331 ), .COUT0(\game.n4511 ));
  game_SLICE_47 \game.SLICE_47 ( .D1(\game.n4505 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n115 ), .D0(\game.n2385 ), .C0(\RGB_pad[2].vcc ), 
    .B0(\game.n57[7] ), .CIN0(\game.n2385 ), .CIN1(\game.n4505 ), 
    .F0(\game.n508[7] ), .F1(\game.n508[8] ), .COUT1(\game.n2387 ), 
    .COUT0(\game.n4505 ));
  game_SLICE_48 \game.SLICE_48 ( .D1(\game.n4502 ), .B1(\game.n57[6] ), 
    .D0(\game.n2383 ), .B0(\game.n57[5] ), .CIN0(\game.n2383 ), 
    .CIN1(\game.n4502 ), .F0(\game.n508[5] ), .F1(\game.n508[6] ), 
    .COUT1(\game.n2385 ), .COUT0(\game.n4502 ));
  game_SLICE_49 \game.SLICE_49 ( .D1(\game.n4496 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[4] ), .D0(\game.n2327 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[3] ), 
    .CIN0(\game.n2327 ), .CIN1(\game.n4496 ), .F0(\game.n57_adj_239[3] ), 
    .F1(\game.n57_adj_239[4] ), .COUT1(\game.n2329 ), .COUT0(\game.n4496 ));
  game_SLICE_50 \game.SLICE_50 ( .D1(\game.n4487 ), .B1(\game.n57[4] ), 
    .D0(\game.n2381 ), .B0(\game.n57[3] ), .CIN0(\game.n2381 ), 
    .CIN1(\game.n4487 ), .F0(\game.n508[3] ), .F1(\game.n508[4] ), 
    .COUT1(\game.n2383 ), .COUT0(\game.n4487 ));
  game_SLICE_51 \game.SLICE_51 ( .D1(\game.n4484 ), .B1(\game.n57[2] ), 
    .D0(\game.n2379 ), .B0(\game.n57[1] ), .CIN0(\game.n2379 ), 
    .CIN1(\game.n4484 ), .F0(\game.n508[1] ), .F1(\game.n508[2] ), 
    .COUT1(\game.n2381 ), .COUT0(\game.n4484 ));
  game_SLICE_52 \game.SLICE_52 ( .D1(\game.n4481 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n57[0] ), .CIN1(\game.n4481 ), .F1(\game.n508[0] ), 
    .COUT1(\game.n2379 ), .COUT0(\game.n4481 ));
  game_SLICE_53 \game.SLICE_53 ( .D1(\game.n4493 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[2] ), .D0(\game.n2325 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[1] ), 
    .CIN0(\game.n2325 ), .CIN1(\game.n4493 ), .F0(\game.n57_adj_239[1] ), 
    .F1(\game.n57_adj_239[2] ), .COUT1(\game.n2327 ), .COUT0(\game.n4493 ));
  game_SLICE_54 \game.SLICE_54 ( .D1(\game.n4490 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[0] ), .CIN1(\game.n4490 ), .F1(\game.n57_adj_239[0] ), 
    .COUT1(\game.n2325 ), .COUT0(\game.n4490 ));
  controller1_SLICE_55 \controller1.SLICE_55 ( .DI1(\controller1.n89[20] ), 
    .DI0(\controller1.n89[19] ), .D1(\controller1.n4586 ), 
    .C1(\controller1.counter[20] ), .D0(\controller1.n2364 ), 
    .C0(\controller1.counter[19] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2364 ), 
    .CIN1(\controller1.n4586 ), .Q0(\controller1.counter[19] ), 
    .Q1(\controller1.counter[20] ), .F0(\controller1.n89[19] ), 
    .F1(\controller1.n89[20] ), .COUT0(\controller1.n4586 ));
  controller1_SLICE_56 \controller1.SLICE_56 ( .DI1(\controller1.n89[18] ), 
    .DI0(\controller1.n89[17] ), .D1(\controller1.n4583 ), 
    .C1(\controller1.counter[18] ), .D0(\controller1.n2362 ), 
    .C0(\controller1.counter[17] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2362 ), 
    .CIN1(\controller1.n4583 ), .Q0(\controller1.counter[17] ), 
    .Q1(\controller1.counter[18] ), .F0(\controller1.n89[17] ), 
    .F1(\controller1.n89[18] ), .COUT1(\controller1.n2364 ), 
    .COUT0(\controller1.n4583 ));
  controller1_SLICE_57 \controller1.SLICE_57 ( .DI1(\controller1.n89[16] ), 
    .DI0(\controller1.n89[15] ), .D1(\controller1.n4580 ), 
    .C1(\controller1.counter[16] ), .D0(\controller1.n2360 ), 
    .C0(\controller1.counter[15] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2360 ), 
    .CIN1(\controller1.n4580 ), .Q0(\controller1.counter[15] ), 
    .Q1(\controller1.counter[16] ), .F0(\controller1.n89[15] ), 
    .F1(\controller1.n89[16] ), .COUT1(\controller1.n2362 ), 
    .COUT0(\controller1.n4580 ));
  controller1_SLICE_58 \controller1.SLICE_58 ( .DI1(\controller1.n89[14] ), 
    .DI0(\controller1.n89[13] ), .D1(\controller1.n4577 ), 
    .C1(\controller1.counter[14] ), .D0(\controller1.n2358 ), 
    .C0(\controller1.counter[13] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2358 ), 
    .CIN1(\controller1.n4577 ), .Q0(\controller1.counter[13] ), 
    .Q1(\controller1.counter[14] ), .F0(\controller1.n89[13] ), 
    .F1(\controller1.n89[14] ), .COUT1(\controller1.n2360 ), 
    .COUT0(\controller1.n4577 ));
  controller1_SLICE_59 \controller1.SLICE_59 ( .DI1(\controller1.n89[12] ), 
    .DI0(\controller1.n89[11] ), .D1(\controller1.n4574 ), 
    .C1(\controller1.counter[12] ), .D0(\controller1.n2356 ), 
    .C0(\controller1.counter[11] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2356 ), 
    .CIN1(\controller1.n4574 ), .Q0(\controller1.counter[11] ), 
    .Q1(\controller1.counter[12] ), .F0(\controller1.n89[11] ), 
    .F1(\controller1.n89[12] ), .COUT1(\controller1.n2358 ), 
    .COUT0(\controller1.n4574 ));
  controller1_SLICE_60 \controller1.SLICE_60 ( .DI1(\controller1.n89[10] ), 
    .DI0(\controller1.n89[9] ), .D1(\controller1.n4571 ), 
    .C1(\controller1.counter[10] ), .D0(\controller1.n2354 ), 
    .C0(\controller1.counter[9] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2354 ), 
    .CIN1(\controller1.n4571 ), .Q0(\controller1.counter[9] ), 
    .Q1(\controller1.counter[10] ), .F0(\controller1.n89[9] ), 
    .F1(\controller1.n89[10] ), .COUT1(\controller1.n2356 ), 
    .COUT0(\controller1.n4571 ));
  controller1_SLICE_61 \controller1.SLICE_61 ( .DI1(\controller1.n89[8] ), 
    .DI0(\controller1.n89[7] ), .D1(\controller1.n4568 ), 
    .C1(\controller1.counter[8] ), .D0(\controller1.n2352 ), 
    .C0(\controller1.counter[7] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2352 ), 
    .CIN1(\controller1.n4568 ), .Q0(\controller1.counter[7] ), 
    .Q1(\controller1.counter[8] ), .F0(\controller1.n89[7] ), 
    .F1(\controller1.n89[8] ), .COUT1(\controller1.n2354 ), 
    .COUT0(\controller1.n4568 ));
  controller1_SLICE_62 \controller1.SLICE_62 ( .DI1(\controller1.n89[6] ), 
    .DI0(\controller1.n89[5] ), .D1(\controller1.n4565 ), 
    .C1(\controller1.counter[6] ), .D0(\controller1.n2350 ), 
    .C0(\controller1.counter[5] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2350 ), 
    .CIN1(\controller1.n4565 ), .Q0(\controller1.counter[5] ), 
    .Q1(\controller1.counter[6] ), .F0(\controller1.n89[5] ), 
    .F1(\controller1.n89[6] ), .COUT1(\controller1.n2352 ), 
    .COUT0(\controller1.n4565 ));
  controller1_SLICE_63 \controller1.SLICE_63 ( .DI1(\controller1.n89[4] ), 
    .DI0(\controller1.n89[3] ), .D1(\controller1.n4562 ), 
    .C1(\controller1.counter[4] ), .D0(\controller1.n2348 ), 
    .C0(\controller1.counter[3] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2348 ), 
    .CIN1(\controller1.n4562 ), .Q0(\controller1.counter[3] ), 
    .Q1(\controller1.counter[4] ), .F0(\controller1.n89[3] ), 
    .F1(\controller1.n89[4] ), .COUT1(\controller1.n2350 ), 
    .COUT0(\controller1.n4562 ));
  controller1_SLICE_64 \controller1.SLICE_64 ( .DI1(\controller1.n89[2] ), 
    .DI0(\controller1.n89[1] ), .D1(\controller1.n4559 ), 
    .C1(\controller1.counter[2] ), .D0(\controller1.n2346 ), 
    .C0(\controller1.n20 ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2346 ), 
    .CIN1(\controller1.n4559 ), .Q0(\controller1.n20 ), 
    .Q1(\controller1.counter[2] ), .F0(\controller1.n89[1] ), 
    .F1(\controller1.n89[2] ), .COUT1(\controller1.n2348 ), 
    .COUT0(\controller1.n4559 ));
  controller1_SLICE_65 \controller1.SLICE_65 ( .DI1(\controller1.n89[0] ), 
    .D1(\controller1.n4457 ), .C1(\controller1.n21 ), .B1(\RGB_pad[2].vcc ), 
    .LSR(\controller1.counter_20__N_51 ), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n4457 ), .Q1(\controller1.n21 ), 
    .F1(\controller1.n89[0] ), .COUT1(\controller1.n2346 ), 
    .COUT0(\controller1.n4457 ));
  game_SLICE_66 \game.SLICE_66 ( .DI1(\game.x_9__N_183[5] ), 
    .DI0(\game.x_9__N_183[4] ), .D1(\game.n19 ), .C1(\game.n43_adj_238[5] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n57_adj_239[5] ), 
    .D0(\game.n57_adj_239[4] ), .C0(\game.n43_adj_238[4] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\game.n19 ), .CE(\game.n1219 ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\xpos[4] ), .Q1(\xpos[5] ), 
    .F0(\game.x_9__N_183[4] ), .F1(\game.x_9__N_183[5] ));
  game_SLICE_67 \game.SLICE_67 ( .DI1(\game.x_9__N_183[2] ), 
    .DI0(\game.x_9__N_183[3] ), .D1(\controller_buttons_signal[1] ), 
    .C1(\game.n57_adj_239[2] ), .B1(\game.n19 ), .A1(\game.n43_adj_238[2] ), 
    .D0(\game.n19 ), .C0(\game.n57_adj_239[3] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\game.n43_adj_238[3] ), 
    .CE(\game.n1219 ), .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\xpos[3] ), 
    .Q1(\xpos[2] ), .F0(\game.x_9__N_183[3] ), .F1(\game.x_9__N_183[2] ));
  game_SLICE_68 \game.SLICE_68 ( .DI1(\game.x_9__N_183[8] ), 
    .DI0(\game.x_9__N_183[9] ), .D1(\game.n43_adj_238[8] ), .C1(\game.n19 ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n57_adj_239[8] ), 
    .D0(\game.n19 ), .C0(\controller_buttons_signal[1] ), 
    .B0(\game.n57_adj_239[9] ), .A0(\game.n3556 ), .CE(\game.n1219 ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\xpos[9] ), .Q1(\xpos[8] ), 
    .F0(\game.x_9__N_183[9] ), .F1(\game.x_9__N_183[8] ));
  game_SLICE_70 \game.SLICE_70 ( .DI1(\game.yVelocity_4__N_207[0] ), 
    .DI0(\game.yVelocity_4__N_207[1] ), .D1(\game.yVelocity[0] ), 
    .C1(\game.n1159 ), .A1(\controller_buttons_signal[7] ), 
    .C0(\game.yVelocity[1] ), .B0(\game.n1159 ), .A0(\game.yVelocity[0] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\game.yVelocity[1] ), 
    .Q1(\game.yVelocity[0] ), .F0(\game.yVelocity_4__N_207[1] ), 
    .F1(\game.yVelocity_4__N_207[0] ));
  game_SLICE_71 \game.SLICE_71 ( .DI1(\game.yVelocity_4__N_207[3] ), 
    .DI0(\game.yVelocity_4__N_207[2] ), .D1(\game.yVelocity[3] ), 
    .C1(\game.n175[2] ), .A1(\game.n4 ), .D0(\controller_buttons_signal[7] ), 
    .C0(\game.yVelocity[2] ), .B0(\game.n1159 ), .A0(\game.n4 ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\game.yVelocity[2] ), 
    .Q1(\game.yVelocity[3] ), .F0(\game.yVelocity_4__N_207[2] ), 
    .F1(\game.yVelocity_4__N_207[3] ));
  game_SLICE_76 \game.SLICE_76 ( .DI1(\game.x_9__N_183[0] ), 
    .DI0(\game.x_9__N_183[1] ), .D1(\controller_buttons_signal[1] ), 
    .C1(\game.n57_adj_239[0] ), .B1(\game.n19 ), .A1(\game.n43_adj_238[0] ), 
    .D0(\game.n43_adj_238[1] ), .C0(\controller_buttons_signal[1] ), 
    .B0(\game.n19 ), .A0(\game.n57_adj_239[1] ), .CE(\game.n1219 ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q0(\xpos[1] ), .Q1(\xpos[0] ), 
    .F0(\game.x_9__N_183[1] ), .F1(\game.x_9__N_183[0] ));
  game_SLICE_78 \game.SLICE_78 ( .DI1(\game.x_9__N_183[6] ), 
    .DI0(\game.x_9__N_183[7] ), .D1(\game.n19 ), .C1(\game.n57_adj_239[6] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n43_adj_238[6] ), 
    .D0(\game.n43_adj_238[7] ), .C0(\game.n19 ), .B0(\game.n57_adj_239[7] ), 
    .A0(\controller_buttons_signal[1] ), .CE(\game.n1219 ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .Q0(\xpos[7] ), .Q1(\xpos[6] ), 
    .F0(\game.x_9__N_183[7] ), .F1(\game.x_9__N_183[6] ));
  controller1_SLICE_81 \controller1.SLICE_81 ( 
    .DI0(\controller1.output_7__N_1[7] ), .B0(\controller1.shift[7] ), 
    .CLK(controller_latch_c), .Q0(\controller_buttons_signal[7] ), 
    .F0(\controller1.output_7__N_1[7] ));
  controller1_SLICE_83 \controller1.SLICE_83 ( 
    .DI1(\controller1.output_7__N_1[0] ), .DI0(\controller1.output_7__N_1[1] ), 
    .C1(\controller1.shift[0] ), .C0(\controller1.shift[1] ), 
    .CLK(controller_latch_c), .Q0(\controller_buttons_signal[1] ), 
    .Q1(\controller_buttons_signal[0] ), .F0(\controller1.output_7__N_1[1] ), 
    .F1(\controller1.output_7__N_1[0] ));
  controller1_SLICE_84 \controller1.SLICE_84 ( 
    .DI0(\controller1.shift[6].sig_000.FeedThruLUT ), 
    .B0(\controller1.shift[6] ), .CLK(controller_clock_c), 
    .Q0(\controller1.shift[7] ), 
    .F0(\controller1.shift[6].sig_000.FeedThruLUT ));
  controller1_SLICE_85 \controller1.SLICE_85 ( 
    .DI1(\controller1.shift[4].sig_002.FeedThruLUT ), 
    .DI0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .D1(\controller1.shift[4] ), .C0(\controller1.shift[5] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[6] ), 
    .Q1(\controller1.shift[5] ), 
    .F0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .F1(\controller1.shift[4].sig_002.FeedThruLUT ));
  controller1_SLICE_87 \controller1.SLICE_87 ( 
    .DI1(\controller1.shift[2].sig_004.FeedThruLUT ), 
    .DI0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .A1(\controller1.shift[2] ), .C0(\controller1.shift[3] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[4] ), 
    .Q1(\controller1.shift[3] ), 
    .F0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .F1(\controller1.shift[2].sig_004.FeedThruLUT ));
  controller1_SLICE_89 \controller1.SLICE_89 ( 
    .DI1(\controller1.shift[0].sig_006.FeedThruLUT ), 
    .DI0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .C1(\controller1.shift[0] ), .B0(\controller1.shift[1] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[2] ), 
    .Q1(\controller1.shift[1] ), 
    .F0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .F1(\controller1.shift[0].sig_006.FeedThruLUT ));
  patternmaker_SLICE_92 \patternmaker.SLICE_92 ( .D1(\internalrow[9] ), 
    .C1(\patternmaker.onsquarey_N_145 ), .B1(\patternmaker.n18_adj_255 ), 
    .A1(\ypos[9] ), .C0(\patternmaker.n18_adj_254 ), 
    .B0(\patternmaker.onsquarey_N_146[9] ), .A0(\internalrow[9] ), 
    .F0(\patternmaker.onsquarey_N_145 ), .F1(\patternmaker.n6_adj_264 ));
  patternmaker_SLICE_94 \patternmaker.SLICE_94 ( .D1(\xpos[9] ), 
    .C1(\patternmaker.onsquarex_N_133 ), .B1(\patternmaker.n18_adj_263 ), 
    .A1(\internalcol[9] ), .C0(\patternmaker.n18 ), .B0(\internalcol[9] ), 
    .A0(\patternmaker.onsquarex_N_134[9] ), 
    .F0(\patternmaker.onsquarex_N_133 ), .F1(\patternmaker.n5 ));
  game_SLICE_96 \game.SLICE_96 ( .D1(\game.n1895 ), .C1(\game.n508[8] ), 
    .B1(\game.n114 ), .A1(\game.n115 ), .D0(\game.n114 ), .C0(\game.n1895 ), 
    .B0(\game.n57[7] ), .A0(\game.n508[7] ), .F0(\game.n43_adj_238[7] ), 
    .F1(\game.n43_adj_238[8] ));
  game_SLICE_97 \game.SLICE_97 ( .D1(\game.n12 ), .C1(\game.n11 ), 
    .B1(\game.n57[7] ), .A1(\game.n115 ), .C0(\game.n57[3] ), 
    .B0(\game.n57[4] ), .A0(\game.n57[0] ), .F0(\game.n11 ), .F1(\game.n1895 ));
  game_SLICE_98 \game.SLICE_98 ( .B1(\game.yVelocity[2] ), 
    .D0(\controller_buttons_signal[7] ), .C0(\game.n1159 ), 
    .A0(\game.yVelocity[2] ), .F0(\game.n175[2] ), .F1(\game.n43[2] ));
  game_SLICE_99 \game.SLICE_99 ( .D1(\game.yVelocity[2] ), .C1(\game.n6 ), 
    .B1(\game.yVelocity[3] ), .A1(\game.yVelocity[0] ), 
    .C0(\game.yVelocity[4] ), .A0(\game.yVelocity[1] ), .F0(\game.n6 ), 
    .F1(\game.n1159 ));
  SLICE_100 SLICE_100( .C0(row_9__N_112), .A0(col_9__N_101), .F0(n220));
  internalvga_SLICE_101 \internalvga.SLICE_101 ( .D1(\internalvga.n16 ), 
    .C1(\internalvga.n17 ), .B1(\internalrow[1] ), .A1(\internalrow[5] ), 
    .D0(\internalrow[9] ), .C0(\internalrow[0] ), .B0(\internalrow[8] ), 
    .A0(\internalrow[2] ), .F0(\internalvga.n17 ), .F1(row_9__N_112));
  sixtyHZclock_SLICE_102 \sixtyHZclock.SLICE_102 ( 
    .D1(\sixtyHZclock.clock_count[7] ), .C1(\sixtyHZclock.n30 ), 
    .B1(\sixtyHZclock.clock_count[12] ), .A1(\sixtyHZclock.clock_count[2] ), 
    .D0(\sixtyHZclock.clock_count[17] ), .C0(\sixtyHZclock.clock_count[1] ), 
    .B0(\sixtyHZclock.clock_count[4] ), .A0(\sixtyHZclock.clock_count[0] ), 
    .F0(\sixtyHZclock.n30 ), .F1(\sixtyHZclock.n34 ));
  sixtyHZclock_SLICE_104 \sixtyHZclock.SLICE_104 ( 
    .D0(\sixtyHZclock.clock_count[10] ), .C0(\sixtyHZclock.clock_count[6] ), 
    .B0(\sixtyHZclock.clock_count[9] ), .A0(\sixtyHZclock.clock_count[3] ), 
    .F0(\sixtyHZclock.n3338 ));
  sixtyHZclock_SLICE_105 \sixtyHZclock.SLICE_105 ( .D1(\sixtyHZclock.n34 ), 
    .C1(\sixtyHZclock.n31 ), .B1(\sixtyHZclock.n3338 ), 
    .A1(\sixtyHZclock.n3340 ), .D0(\sixtyHZclock.clock_count[13] ), 
    .C0(\sixtyHZclock.clock_count[18] ), .B0(\sixtyHZclock.clock_count[11] ), 
    .A0(\sixtyHZclock.clock_count[8] ), .F0(\sixtyHZclock.n31 ), 
    .F1(internal60hzclk));
  internalvga_SLICE_106 \internalvga.SLICE_106 ( .D1(\internalcol[7] ), 
    .C1(\internalvga.n3318 ), .B1(\internalcol[4] ), .A1(\internalvga.n3104 ), 
    .D0(\internalcol[8] ), .C0(\internalcol[0] ), .F0(\internalvga.n3318 ), 
    .F1(col_9__N_101));
  internalvga_SLICE_108 \internalvga.SLICE_108 ( .D1(\internalcol[7] ), 
    .C1(\internalvga.n14 ), .B1(\internalcol[8] ), .A1(\internalcol[9] ), 
    .C0(\internalcol[5] ), .B0(\internalcol[6] ), .A0(\internalcol[4] ), 
    .F0(\internalvga.n14 ), .F1(HSYNC_N_113));
  internalvga_SLICE_110 \internalvga.SLICE_110 ( .D1(\internalrow[9] ), 
    .C1(n3100), .B1(\internalrow[3] ), .A1(\internalrow[1] ), 
    .D0(\internalrow[5] ), .C0(\internalrow[7] ), .B0(\internalrow[8] ), 
    .A0(\internalrow[6] ), .F0(n3100), .F1(\internalvga.n10 ));
  internalvga_SLICE_112 \internalvga.SLICE_112 ( .D1(\internalcol[3] ), 
    .C1(\internalvga.n6 ), .B1(\internalcol[2] ), .A1(\internalcol[1] ), 
    .D0(\internalcol[9] ), .B0(\internalcol[6] ), .A0(\internalcol[5] ), 
    .F0(\internalvga.n6 ), .F1(\internalvga.n3104 ));
  internalvga_SLICE_114 \internalvga.SLICE_114 ( .C0(\internalcol[7] ), 
    .B0(\internalcol[8] ), .A0(\internalcol[9] ), .F0(n1923));
  patternmaker_SLICE_115 \patternmaker.SLICE_115 ( .D1(\patternmaker.n5 ), 
    .C1(\patternmaker.n4_adj_265 ), .B1(\patternmaker.n6_adj_264 ), .A1(n1923), 
    .B0(n3100), .A0(\internalrow[9] ), .F0(\patternmaker.n4_adj_265 ), 
    .F1(RGB_c_0));
  patternmaker_SLICE_116 \patternmaker.SLICE_116 ( .C1(\patternmaker.n4 ), 
    .B1(\internalcol[2] ), .A1(\patternmaker.onsquarex_N_134[2] ), 
    .D0(\xpos[0] ), .C0(\internalcol[0] ), .B0(\internalcol[1] ), 
    .A0(\patternmaker.onsquarex_N_134[1] ), .F0(\patternmaker.n4 ), 
    .F1(\patternmaker.n6 ));
  patternmaker_SLICE_118 \patternmaker.SLICE_118 ( .C1(\patternmaker.n8 ), 
    .B1(\patternmaker.onsquarex_N_134[4] ), .A1(\internalcol[4] ), 
    .D0(\patternmaker.onsquarex_N_134[3] ), .C0(\patternmaker.n6 ), 
    .A0(\internalcol[3] ), .F0(\patternmaker.n8 ), .F1(\patternmaker.n10 ));
  patternmaker_SLICE_120 \patternmaker.SLICE_120 ( 
    .D1(\patternmaker.onsquarex_N_134[6] ), .C1(\patternmaker.n12 ), 
    .A1(\internalcol[6] ), .C0(\patternmaker.n10 ), .B0(\internalcol[5] ), 
    .A0(\patternmaker.onsquarex_N_134[5] ), .F0(\patternmaker.n12 ), 
    .F1(\patternmaker.n14 ));
  patternmaker_SLICE_122 \patternmaker.SLICE_122 ( .D1(\internalcol[8] ), 
    .C1(\patternmaker.n16 ), .A1(\patternmaker.onsquarex_N_134[8] ), 
    .D0(\internalcol[7] ), .C0(\patternmaker.n14 ), 
    .B0(\patternmaker.onsquarex_N_134[7] ), .F0(\patternmaker.n16 ), 
    .F1(\patternmaker.n18 ));
  patternmaker_SLICE_124 \patternmaker.SLICE_124 ( .D1(\internalrow[2] ), 
    .C1(\patternmaker.n4_adj_240 ), .A1(\patternmaker.onsquarey_N_146[2] ), 
    .D0(\internalrow[1] ), .C0(\internalrow[0] ), 
    .B0(\patternmaker.onsquarey_N_146[1] ), .A0(\ypos[0] ), 
    .F0(\patternmaker.n4_adj_240 ), .F1(\patternmaker.n6_adj_241 ));
  patternmaker_SLICE_126 \patternmaker.SLICE_126 ( 
    .C1(\patternmaker.n8_adj_242 ), .B1(\patternmaker.onsquarey_N_146[4] ), 
    .A1(\internalrow[4] ), .C0(\patternmaker.n6_adj_241 ), 
    .B0(\internalrow[3] ), .A0(\patternmaker.onsquarey_N_146[3] ), 
    .F0(\patternmaker.n8_adj_242 ), .F1(\patternmaker.n10_adj_243 ));
  patternmaker_SLICE_128 \patternmaker.SLICE_128 ( 
    .D1(\patternmaker.onsquarey_N_146[6] ), .C1(\patternmaker.n12_adj_244 ), 
    .B1(\internalrow[6] ), .C0(\patternmaker.n10_adj_243 ), 
    .B0(\internalrow[5] ), .A0(\patternmaker.onsquarey_N_146[5] ), 
    .F0(\patternmaker.n12_adj_244 ), .F1(\patternmaker.n14_adj_245 ));
  patternmaker_SLICE_130 \patternmaker.SLICE_130 ( 
    .C1(\patternmaker.n16_adj_246 ), .B1(\internalrow[8] ), 
    .A1(\patternmaker.onsquarey_N_146[8] ), .C0(\patternmaker.n14_adj_245 ), 
    .B0(\patternmaker.onsquarey_N_146[7] ), .A0(\internalrow[7] ), 
    .F0(\patternmaker.n16_adj_246 ), .F1(\patternmaker.n18_adj_254 ));
  patternmaker_SLICE_132 \patternmaker.SLICE_132 ( .D1(\ypos[2] ), 
    .C1(\patternmaker.n4_adj_247 ), .B1(\internalrow[2] ), 
    .D0(\internalrow[0] ), .C0(\ypos[1] ), .B0(\ypos[0] ), 
    .A0(\internalrow[1] ), .F0(\patternmaker.n4_adj_247 ), 
    .F1(\patternmaker.n6_adj_248 ));
  patternmaker_SLICE_134 \patternmaker.SLICE_134 ( .D1(\internalrow[4] ), 
    .C1(\patternmaker.n8_adj_249 ), .B1(\ypos[4] ), .D0(\internalrow[3] ), 
    .C0(\patternmaker.n6_adj_248 ), .A0(\ypos[3] ), 
    .F0(\patternmaker.n8_adj_249 ), .F1(\patternmaker.n10_adj_250 ));
  patternmaker_SLICE_136 \patternmaker.SLICE_136 ( .D1(\internalrow[6] ), 
    .C1(\patternmaker.n12_adj_251 ), .A1(\ypos[6] ), 
    .C0(\patternmaker.n10_adj_250 ), .B0(\ypos[5] ), .A0(\internalrow[5] ), 
    .F0(\patternmaker.n12_adj_251 ), .F1(\patternmaker.n14_adj_252 ));
  patternmaker_SLICE_138 \patternmaker.SLICE_138 ( 
    .C1(\patternmaker.n16_adj_253 ), .B1(\ypos[8] ), .A1(\internalrow[8] ), 
    .D0(\ypos[7] ), .C0(\patternmaker.n14_adj_252 ), .B0(\internalrow[7] ), 
    .F0(\patternmaker.n16_adj_253 ), .F1(\patternmaker.n18_adj_255 ));
  patternmaker_SLICE_140 \patternmaker.SLICE_140 ( .D1(\internalcol[2] ), 
    .C1(\patternmaker.n4_adj_256 ), .A1(\xpos[2] ), .D0(\internalcol[1] ), 
    .C0(\internalcol[0] ), .B0(\xpos[1] ), .A0(\xpos[0] ), 
    .F0(\patternmaker.n4_adj_256 ), .F1(\patternmaker.n6_adj_257 ));
  patternmaker_SLICE_142 \patternmaker.SLICE_142 ( 
    .C1(\patternmaker.n8_adj_258 ), .B1(\internalcol[4] ), .A1(\xpos[4] ), 
    .D0(\xpos[3] ), .C0(\patternmaker.n6_adj_257 ), .A0(\internalcol[3] ), 
    .F0(\patternmaker.n8_adj_258 ), .F1(\patternmaker.n10_adj_259 ));
  patternmaker_SLICE_144 \patternmaker.SLICE_144 ( .D1(\xpos[6] ), 
    .C1(\patternmaker.n12_adj_260 ), .A1(\internalcol[6] ), 
    .C0(\patternmaker.n10_adj_259 ), .B0(\xpos[5] ), .A0(\internalcol[5] ), 
    .F0(\patternmaker.n12_adj_260 ), .F1(\patternmaker.n14_adj_261 ));
  patternmaker_SLICE_146 \patternmaker.SLICE_146 ( 
    .C1(\patternmaker.n16_adj_262 ), .B1(\internalcol[8] ), .A1(\xpos[8] ), 
    .D0(\internalcol[7] ), .C0(\patternmaker.n14_adj_261 ), .A0(\xpos[7] ), 
    .F0(\patternmaker.n16_adj_262 ), .F1(\patternmaker.n18_adj_263 ));
  game_SLICE_149 \game.SLICE_149 ( .DI1(\game.yVelocity_4__N_207[4] ), 
    .D1(\game.yVelocity[4] ), .C1(\game.n8 ), .B1(\game.yVelocity[1] ), 
    .A1(\game.yVelocity[0] ), .D0(\game.yVelocity[0] ), 
    .C0(\game.yVelocity[3] ), .B0(\game.n6 ), .A0(\game.yVelocity[2] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .Q1(\game.yVelocity[4] ), 
    .F0(\game.n8 ), .F1(\game.yVelocity_4__N_207[4] ));
  game_SLICE_150 \game.SLICE_150 ( .D0(\xpos[3] ), .C0(\xpos[6] ), 
    .B0(\xpos[7] ), .A0(\xpos[4] ), .F0(\game.n16 ));
  game_SLICE_151 \game.SLICE_151 ( .D1(\xpos[1] ), .C1(\game.n17 ), 
    .B1(\game.n16 ), .A1(\xpos[5] ), .D0(\xpos[2] ), .C0(\xpos[8] ), 
    .B0(\xpos[9] ), .A0(\xpos[0] ), .F0(\game.n17 ), .F1(\game.n19 ));
  controller1_SLICE_152 \controller1.SLICE_152 ( 
    .C1(\controller1.counter[15] ), .A1(\controller1.counter[16] ), 
    .D0(\controller1.counter[16] ), .B0(\controller1.counter[15] ), 
    .F0(\controller1.n1200 ), .F1(\controller1.n10_adj_212 ));
  controller1_SLICE_153 \controller1.SLICE_153 ( 
    .D1(\controller1.counter[14] ), .C1(\controller1.n28 ), 
    .B1(\controller1.n1200 ), .A1(\controller1.counter[17] ), 
    .D0(\controller1.counter[13] ), .C0(\controller1.n3110 ), 
    .B0(\controller1.counter[12] ), .A0(\controller1.counter[11] ), 
    .F0(\controller1.n28 ), .F1(\controller1.n36 ));
  controller1_SLICE_154 \controller1.SLICE_154 ( .D1(\controller1.n10 ), 
    .C1(\controller1.n9 ), .B1(\controller1.n3108 ), 
    .A1(\controller1.counter[8] ), .D0(\controller1.counter[9] ), 
    .A0(\controller1.counter[10] ), .F0(\controller1.n3108 ), 
    .F1(\controller1.n3110 ));
  controller1_SLICE_155 \controller1.SLICE_155 ( 
    .D1(\controller1.counter[11] ), .C1(\controller1.n14 ), 
    .B1(\controller1.counter[13] ), .A1(\controller1.n10_adj_212 ), 
    .D0(\controller1.counter[17] ), .C0(\controller1.n3108 ), 
    .B0(\controller1.counter[12] ), .A0(\controller1.counter[14] ), 
    .F0(\controller1.n14 ), .F1(controller_latch_c));
  controller1_SLICE_156 \controller1.SLICE_156 ( .D0(\controller1.counter[4] ), 
    .C0(\controller1.counter[6] ), .B0(\controller1.counter[2] ), 
    .A0(\controller1.counter[3] ), .F0(\controller1.n10 ));
  controller1_SLICE_158 \controller1.SLICE_158 ( .D1(\controller1.counter[8] ), 
    .C1(\controller1.n3342 ), .B1(\controller1.counter[14] ), 
    .A1(\controller1.counter[17] ), .D0(\controller1.counter[12] ), 
    .C0(\controller1.counter[16] ), .B0(\controller1.counter[15] ), 
    .A0(\controller1.counter[13] ), .F0(\controller1.n3342 ), 
    .F1(controller_clock_c));
  controller1_SLICE_162 \controller1.SLICE_162 ( 
    .D0(\controller1.counter[19] ), .C0(\controller1.n36 ), 
    .B0(\controller1.counter[20] ), .A0(\controller1.counter[18] ), 
    .F0(\controller1.counter_20__N_51 ));
  sixtyHZclock_SLICE_165 \sixtyHZclock.SLICE_165 ( 
    .D0(\sixtyHZclock.clock_count[14] ), .C0(\sixtyHZclock.clock_count[16] ), 
    .B0(\sixtyHZclock.clock_count[5] ), .A0(\sixtyHZclock.clock_count[15] ), 
    .F0(\sixtyHZclock.n3340 ));
  internalvga_SLICE_167 \internalvga.SLICE_167 ( .D1(\internalrow[4] ), 
    .C1(\internalrow[2] ), .B1(\internalvga.n10 ), .D0(\internalrow[3] ), 
    .C0(\internalrow[6] ), .B0(\internalrow[7] ), .A0(\internalrow[4] ), 
    .F0(\internalvga.n16 ), .F1(VSYNC_N_116));
  game_SLICE_170 \game.SLICE_170 ( .D1(\game.n508[4] ), .C1(\game.n1895 ), 
    .B1(\game.n114 ), .A1(\game.n57[4] ), .D0(\game.n1895 ), .C0(\game.n114 ), 
    .B0(\game.n57[3] ), .A0(\game.n508[3] ), .F0(\game.n43_adj_238[3] ), 
    .F1(\game.n43_adj_238[4] ));
  game_SLICE_171 \game.SLICE_171 ( .DI1(\controller1.output_7__N_1[4] ), 
    .B1(\controller1.shift[4] ), .C0(\controller_buttons_signal[1] ), 
    .B0(x_9__N_193), .A0(\controller_buttons_signal[0] ), 
    .CLK(controller_latch_c), .Q1(x_9__N_193), .F0(\game.n1219 ), 
    .F1(\controller1.output_7__N_1[4] ));
  game_SLICE_173 \game.SLICE_173 ( .D0(\game.n57[6] ), .C0(\game.n57[5] ), 
    .B0(\game.n57[2] ), .A0(\game.n57[1] ), .F0(\game.n12 ));
  game_SLICE_174 \game.SLICE_174 ( .D1(\game.n1895 ), .C1(\game.n114 ), 
    .B1(\game.n508[5] ), .A1(\game.n57[5] ), .D0(\game.n508[9] ), 
    .C0(\game.n1895 ), .A0(\game.n114 ), .F0(\game.n3556 ), 
    .F1(\game.n43_adj_238[5] ));
  game_SLICE_176 \game.SLICE_176 ( .D1(\game.n57[1] ), .C1(\game.n508[1] ), 
    .B1(\game.n114 ), .A1(\game.n1895 ), .D0(\game.n1895 ), .C0(\game.n114 ), 
    .B0(\game.n57[2] ), .A0(\game.n508[2] ), .F0(\game.n43_adj_238[2] ), 
    .F1(\game.n43_adj_238[1] ));
  game_SLICE_178 \game.SLICE_178 ( .D1(\game.n508[6] ), .C1(\game.n57[6] ), 
    .B1(\game.n114 ), .A1(\game.n1895 ), .D0(\game.n57[0] ), .C0(\game.n1895 ), 
    .B0(\game.n508[0] ), .A0(\game.n114 ), .F0(\game.n43_adj_238[0] ), 
    .F1(\game.n43_adj_238[6] ));
  game_SLICE_182 \game.SLICE_182 ( .D1(\game.yVelocity[4] ), 
    .A0(\game.yVelocity[1] ), .F0(\game.n43[1] ), .F1(\game.n43[4] ));
  game_SLICE_183 \game.SLICE_183 ( .D1(\game.yVelocity[0] ), .C1(\game.n1159 ), 
    .B1(\game.yVelocity[1] ), .A0(\game.yVelocity[0] ), .F0(\game.n43[0] ), 
    .F1(\game.n4 ));
  game_SLICE_186 \game.SLICE_186 ( .D0(\game.yVelocity[3] ), 
    .F0(\game.n43[3] ));
  controller1_SLICE_189 \controller1.SLICE_189 ( .D0(\controller1.counter[7] ), 
    .B0(\controller1.counter[5] ), .F0(\controller1.n9 ));
  controller1_SLICE_190 \controller1.SLICE_190 ( .C0(\controller1.shift[3] ), 
    .F0(\controller1.output_7__N_1[3] ));
  RGB_pad_2__SLICE_191 \RGB_pad[2].SLICE_191 ( .F0(\RGB_pad[2].vcc ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ext12m_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[2].vcc ), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(testPLLout_c), .OUTGLOBAL(internal25clk));
  controller1_shift_i0 \controller1.shift_i0 ( .PADDI(controller_in_c), 
    .INCLK(controller_clock_c), .DI0(\controller1.shift[0] ));
  controller1_output_i3 \controller1.output_i3 ( 
    .DO0(\controller1.output_7__N_1[3] ), .OUTCLK(controller_latch_c), 
    .PADDO(up_c));
  controller1_the_hsosc \controller1.the_hsosc ( .CLKHFPU(\RGB_pad[2].vcc ), 
    .CLKHFEN(\RGB_pad[2].vcc ), .CLKHF(\controller1.clk ));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_0), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_0), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_0), .RGB4(RGB[4]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_0), .RGB1(RGB[1]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_0), .RGB5(RGB[5]));
  up up_I( .PADDO(up_c), .up(up));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_116), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_N_113), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  testPLLout testPLLout_I( .PADDO(testPLLout_c), .testPLLout(testPLLout));
  controller_latch controller_latch_I( .PADDO(controller_latch_c), 
    .controller_latch(controller_latch));
  controller_clock controller_clock_I( .PADDO(controller_clock_c), 
    .controller_clock(controller_clock));
  ext12m ext12m_I( .PADDI(ext12m_c), .ext12m(ext12m));
  controller_in controller_in_I( .PADDI(controller_in_c), 
    .controller_in(controller_in));
endmodule

module sixtyHZclock_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module sixtyHZclock_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_9 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module internalvga_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_14 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/row__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_17 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_18 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_19 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_24 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_215_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_31 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_214_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_32 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_84_add_4_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_84__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_84__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_84_add_4_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_84__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_84__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_84_add_4_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_84__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_84__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_11_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_11_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_84_add_4_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_84__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_84__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_84_add_4_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_84__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 \game/y_84__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/add_11_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_40 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \game/add_11_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_11_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_11_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_43 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \game/sub_40_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_44 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \game/mod_12_add_354_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_40_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_40_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/mod_12_add_354_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_12_add_354_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_40_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_12_add_354_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_51 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_12_add_354_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_52 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/mod_12_add_354_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_40_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_54 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/sub_40_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_65 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_66 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \game/mux_14_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \game/mux_14_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xB8FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \game/mux_14_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \game/mux_14_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xE2EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_68 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \game/mux_14_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \game/mux_14_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_70 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \game/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \game/i1_2_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \game/yVelocity__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/yVelocity__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xB4B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_71 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \game/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \game/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/yVelocity__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/yVelocity__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFA05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_76 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \game/mux_14_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \game/mux_14_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xBFB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_78 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \game/mux_14_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \game/mux_14_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xE2EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_81 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40013 \controller1/shift_7__I_0_i8_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/output_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_83 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \controller1/shift_7__I_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \controller1/shift_7__I_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \controller1/output_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/output_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_84 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40016 \controller1.SLICE_84_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/shift_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_85 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \controller1.SLICE_85_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \controller1.SLICE_85_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/shift_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_87 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \controller1.SLICE_87_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \controller1.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/shift_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_89 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \controller1.SLICE_89_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \controller1.SLICE_89_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/shift_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_92 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \patternmaker/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \patternmaker/row_9__I_0_i20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_94 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \patternmaker/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \patternmaker/col_9__I_0_i20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \game/mod_12_i357_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \game/mod_12_i358_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_97 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \game/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \game/i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_98 ( input B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \game/y_84_inv_2_i3_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \game/i1499_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_99 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \game/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \game/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40032 i2949_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module internalvga_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \internalvga/i2959_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \internalvga/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40035 \sixtyHZclock/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \sixtyHZclock/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_104 ( input D0, C0, B0, A0, output F0 );

  lut40037 \sixtyHZclock/i2640_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40038 \sixtyHZclock/i2952_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \sixtyHZclock/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_106 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40040 \internalvga/i2955_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \internalvga/i2620_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_108 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \internalvga/i2944_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \internalvga/i29_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40044 \internalvga/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \internalvga/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_112 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \internalvga/i4_4_lut_adj_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \internalvga/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_114 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40048 \internalvga/i1555_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_115 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \patternmaker/i2964_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \patternmaker/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_116 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40051 \patternmaker/col_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \patternmaker/col_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xBB2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_118 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \patternmaker/col_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \patternmaker/col_9__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_120 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \patternmaker/col_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \patternmaker/col_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_122 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \patternmaker/col_9__I_0_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \patternmaker/col_9__I_0_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_124 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40056 \patternmaker/row_9__I_0_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \patternmaker/row_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_126 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \patternmaker/row_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \patternmaker/row_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_128 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \patternmaker/row_9__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \patternmaker/row_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_130 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \patternmaker/row_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \patternmaker/row_9__I_0_i16_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_132 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \patternmaker/y_9__I_0_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \patternmaker/y_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xAF2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_134 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \patternmaker/y_9__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \patternmaker/y_9__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_136 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \patternmaker/y_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \patternmaker/y_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_138 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40051 \patternmaker/y_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \patternmaker/y_9__I_0_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_140 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40055 \patternmaker/x_9__I_0_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \patternmaker/x_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_142 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \patternmaker/x_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \patternmaker/x_9__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_144 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \patternmaker/x_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \patternmaker/x_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_146 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \patternmaker/x_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \patternmaker/x_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_149 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40064 \game/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \game.i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/yVelocity__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xEF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_150 ( input D0, C0, B0, A0, output F0 );

  lut40066 \game/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40067 \game/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \game/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_152 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \controller1/i2_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \controller1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \controller1/i214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \controller1/i230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_154 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \controller1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \controller1/i1_2_lut_adj_8 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40075 \controller1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \controller1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_156 ( input D0, C0, B0, A0, output F0 );

  lut40077 \controller1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40078 \controller1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \controller1/i2644_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_162 ( input D0, C0, B0, A0, output F0 );

  lut40080 \controller1/i213_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_165 ( input D0, C0, B0, A0, output F0 );

  lut40081 \sixtyHZclock/i2642_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_167 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \internalvga/i2946_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \internalvga/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \game/mod_12_i361_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \game/mod_12_i362_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_171 ( input DI1, B1, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40029 \controller1/shift_7__I_0_i5_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \game/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \controller1/output_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_173 ( input D0, C0, B0, A0, output F0 );

  lut40087 \game/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_174 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \game/mod_12_i360_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \game/i2795_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \game/mod_12_i364_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \game/mod_12_i363_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \game/mod_12_i359_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \game/mod_12_i365_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_182 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \game/y_84_inv_2_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \game/y_84_inv_2_i2_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_183 ( input D1, C1, B1, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \game/i104_2_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \game/y_84_inv_2_i1_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_186 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \game/y_84_inv_2_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_189 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40070 \controller1/i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_190 ( input C0, output F0 );
  wire   GNDI;

  lut40015 \controller1/shift_7__I_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_2__SLICE_191 ( output F0 );
  wire   GNDI;

  lut40097 \RGB_pad[2].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controller1_shift_i0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \controller1/shift_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_output_i3 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B0098 \controller1/output_i3 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B0098 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_the_hsosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/the_hsosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module up ( input PADDO, output up );
  wire   VCCI;

  BB_B_B \up_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(up));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => up) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module testPLLout ( input PADDO, output testPLLout );
  wire   VCCI;

  BB_B_B \testPLLout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(testPLLout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => testPLLout) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_latch ( input PADDO, output controller_latch );
  wire   VCCI;

  BB_B_B \controller_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_clock ( input PADDO, output controller_clock );
  wire   VCCI;

  BB_B_B \controller_clock_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_clock));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_clock) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext12m ( output PADDI, input ext12m );
  wire   GNDI;

  BB_B_B \ext12m_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ext12m));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ext12m => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_in ( output PADDI, input controller_in );
  wire   GNDI;

  BB_B_B \controller_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controller_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controller_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
