// Seed: 2421354613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_15 = id_1;
  wire id_22;
endmodule
module module_1 #(
    parameter id_14 = 32'd46,
    parameter id_19 = 32'd29,
    parameter id_28 = 32'd13,
    parameter id_32 = 32'd57,
    parameter id_40 = 32'd24,
    parameter id_44 = 32'd95,
    parameter id_45 = 32'd82,
    parameter id_5  = 32'd45,
    parameter id_59 = 32'd14,
    parameter id_60 = 32'd67
) (
    input tri0 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wire id_3,
    output wand id_4,
    output tri _id_5,
    input tri id_6,
    input tri id_7,
    output wire id_8
    , id_49,
    input tri0 id_9,
    output wire id_10,
    input wor id_11,
    output wire id_12,
    output wand id_13,
    input tri1 _id_14,
    input tri0 id_15,
    output wand id_16,
    output tri0 id_17,
    output uwire id_18,
    output tri _id_19
    , id_50,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    output tri id_23,
    output supply1 id_24,
    output supply1 id_25,
    input tri id_26,
    input supply0 id_27,
    input wor _id_28,
    output wire id_29,
    output supply0 id_30,
    input uwire id_31,
    output wor _id_32,
    input wor id_33,
    input tri id_34,
    output uwire id_35,
    output tri0 id_36,
    input wor id_37,
    output tri1 id_38,
    input supply1 id_39,
    output uwire _id_40,
    output wor id_41,
    output wor id_42,
    input wand id_43,
    input supply1 _id_44,
    input wor _id_45,
    input supply1 id_46,
    output tri0 id_47
    , id_51
);
  logic [-1 : -1 'b0 ==  -1 'h0] id_52;
  logic [id_44 : id_32] id_53[id_19 : 1];
  always @(1 or posedge id_28) if (1) id_50 <= ~id_9;
  wire id_54;
  logic [id_40 : 1  <  1 'b0] id_55, id_56;
  logic id_57;
  logic id_58;
  parameter id_59 = -1'b0;
  wire _id_60;
  wire [-1 : id_59] id_61;
  wire id_62[-1 : 1  >=  1];
  ;
  assign id_42 = 1;
  module_0 modCall_1 (
      id_52,
      id_53,
      id_52,
      id_52,
      id_53,
      id_57,
      id_53,
      id_62,
      id_62,
      id_52,
      id_52,
      id_55,
      id_58,
      id_57,
      id_55,
      id_56,
      id_54,
      id_54,
      id_61,
      id_54,
      id_58
  );
  logic [-1  &&  id_45  &&  (  id_28  ==  id_14  )  &&  1 'b0 !=  id_5 : id_60  <  id_32] id_63;
endmodule
