============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  05:56:25 am
  Module:                 exclusive_min
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5330 ps) Late External Delay Assertion at pin q
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) q
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     270                  
             Slack:=    5330                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1 
  output_delay             2000            chip.sdc_line_8     

#---------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  b               -       -     F     (arrival)                 3  2.6     0     0    2000    (-,-) 
  g201__6783/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_R      2  1.7    28    25    2025    (-,-) 
  g200/Y          -       A->Y  R     INVx1_ASAP7_75t_R         1  0.6    14    13    2038    (-,-) 
  sr/g24__2398/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.4    34    22    2060    (-,-) 
  g225__2802/Y    -       A2->Y F     OA21x2_ASAP7_75t_R        2  1.6    12    33    2093    (-,-) 
  g223__1617/Y    -       B->Y  F     OR2x2_ASAP7_75t_R         2  1.3    11    24    2118    (-,-) 
  g222__3680/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1  0.6    27    17    2135    (-,-) 
  sr1/g25__4319/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    20    18    2153    (-,-) 
  sr1/g24__6260/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      2  1.2    37    25    2178    (-,-) 
  g207__1705/Y    -       A2->Y R     AO22x1_ASAP7_75t_R        1 15.3   137    91    2268    (-,-) 
  q               -       -     R     (port)                    -    -     -     1    2270    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (7515 ps) Setup Check with Pin prev_temp_out_reg/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) prev_temp_out_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      89                  
             Slack:=    7515                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#-----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  b                   -       -     R     (arrival)                     3  2.6     0     0    2000    (-,-) 
  g201__6783/Y        -       A->Y  R     XNOR2xp5_ASAP7_75t_R          2  1.7    38    20    2020    (-,-) 
  g200/Y              -       A->Y  F     INVx1_ASAP7_75t_R             1  0.6    13    12    2033    (-,-) 
  sr/g24__2398/Y      -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.4    41    25    2058    (-,-) 
  g225__2802/Y        -       A2->Y R     OA21x2_ASAP7_75t_R            2  1.6    14    31    2089    (-,-) 
  prev_temp_out_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2089    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (7591 ps) Setup Check with Pin prev_a_reg/CLK->D
          Group: aclk
     Startpoint: (F) a
          Clock: (R) aclk
       Endpoint: (R) prev_a_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      11                  
             Slack:=    7591                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  a              -       -     F     (arrival)                     3  2.6     0     0    2000    (-,-) 
  g227/Y         -       A->Y  R     INVx1_ASAP7_75t_R             3  2.2    21    11    2011    (-,-) 
  prev_a_reg/D   -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0    2011    (-,-) 
#------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

