###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:32:16 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 22.004
= Slack Time                  -19.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.062 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.678 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.569 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.406 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.193 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -18.011 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.919 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.705 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.364 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.163 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.921 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.772 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.665 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.048 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.230 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.190 | 
     | \tx_core/tx_crc/crcpkt2 /U3623                    | B v -> Y ^   | AOI21X1 |  0.722 | 0.689 |  21.941 |    2.879 | 
     | \tx_core/tx_crc/crcpkt2 /U3624                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.063 |  22.004 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0]        | D v          | DFFSR   |  0.141 | 0.000 |  22.004 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.062 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.062 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.062 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.996
= Slack Time                  -19.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.053 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.383 |  -18.670 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.560 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.397 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.184 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -18.003 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.910 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.696 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.355 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.154 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.140 |  -16.913 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.763 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.657 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.039 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.221 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.199 | 
     | \tx_core/tx_crc/crcpkt2 /U3718                    | B v -> Y ^   | AOI21X1 |  0.718 | 0.681 |  21.933 |    2.880 | 
     | \tx_core/tx_crc/crcpkt2 /U3719                    | C ^ -> Y v   | OAI21X1 |  0.138 | 0.063 |  21.996 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13]       | D v          | DFFSR   |  0.138 | 0.000 |  21.996 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.053 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.053 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.053 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.996
= Slack Time                  -19.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.053 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.383 |  -18.670 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.560 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.397 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.184 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -18.002 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.910 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.696 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.355 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.154 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.140 |  -16.913 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.763 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.656 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.039 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.221 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.199 | 
     | \tx_core/tx_crc/crcpkt2 /U3669                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.679 |  21.931 |    2.878 | 
     | \tx_core/tx_crc/crcpkt2 /U3670                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.064 |  21.995 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14]       | D v          | DFFSR   |  0.141 | 0.000 |  21.996 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.053 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.053 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.053 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 21.995
= Slack Time                  -19.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.051 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.667 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.557 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.395 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.182 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -18.000 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.908 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.694 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.352 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.151 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.910 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.761 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.654 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.037 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.219 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.201 | 
     | \tx_core/tx_crc/crcpkt2 /U3501                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.686 |  21.938 |    2.888 | 
     | \tx_core/tx_crc/crcpkt2 /U3502                    | C ^ -> Y v   | OAI21X1 |  0.133 | 0.056 |  21.995 |    2.944 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3]        | D v          | DFFSR   |  0.133 | 0.000 |  21.995 |    2.944 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.051 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.051 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.051 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 21.988
= Slack Time                  -19.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.046 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.383 |  -18.663 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.553 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.390 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.177 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.996 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.904 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.689 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.348 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.147 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.140 |  -16.906 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.757 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.650 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.032 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.214 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.206 | 
     | \tx_core/tx_crc/crcpkt2 /U3489                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.675 |  21.927 |    2.881 | 
     | \tx_core/tx_crc/crcpkt2 /U3490                    | C ^ -> Y v   | OAI21X1 |  0.148 | 0.060 |  21.988 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29]       | D v          | DFFSR   |  0.148 | 0.000 |  21.988 |    2.941 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.046 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.046 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.987
= Slack Time                  -19.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.045 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.661 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.551 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.388 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.175 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.994 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.902 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.687 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.346 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.145 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.904 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.755 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.648 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.030 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.213 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.208 | 
     | \tx_core/tx_crc/crcpkt2 /U3607                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.674 |  21.927 |    2.882 | 
     | \tx_core/tx_crc/crcpkt2 /U3608                    | C ^ -> Y v   | OAI21X1 |  0.140 | 0.061 |  21.987 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4]        | D v          | DFFSR   |  0.140 | 0.000 |  21.987 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.045 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.045 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.045 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.984
= Slack Time                  -19.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.043 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.659 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.549 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.386 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.173 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.992 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.900 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.685 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.344 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.143 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.902 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.753 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.646 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.028 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.211 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.210 | 
     | \tx_core/tx_crc/crcpkt2 /U3636                    | B v -> Y ^   | AOI21X1 |  0.718 | 0.673 |  21.926 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3637                    | C ^ -> Y v   | OAI21X1 |  0.144 | 0.059 |  21.984 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11]       | D v          | DFFSR   |  0.144 | 0.000 |  21.984 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.043 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.043 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.043 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.985
= Slack Time                  -19.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.042 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.659 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.549 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.386 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.173 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.992 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.899 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.685 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.344 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.143 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.902 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.752 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.646 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.028 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.210 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.210 | 
     | \tx_core/tx_crc/crcpkt2 /U3630                    | B v -> Y ^   | AOI21X1 |  0.727 | 0.669 |  21.922 |    2.879 | 
     | \tx_core/tx_crc/crcpkt2 /U3631                    | C ^ -> Y v   | OAI21X1 |  0.140 | 0.063 |  21.985 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18]       | D v          | DFFSR   |  0.140 | 0.000 |  21.985 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.042 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.042 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.042 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.984
= Slack Time                  -19.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.041 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.657 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.548 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.385 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.172 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.990 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.898 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.684 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.343 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.142 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.900 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.751 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.644 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.027 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.209 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.211 | 
     | \tx_core/tx_crc/crcpkt2 /U3693                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.672 |  21.924 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3694                    | C ^ -> Y v   | OAI21X1 |  0.140 | 0.059 |  21.983 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22]       | D v          | DFFSR   |  0.140 | 0.000 |  21.984 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.041 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.041 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.041 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 21.984
= Slack Time                  -19.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.040 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.657 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.547 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.384 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.171 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.990 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.898 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.683 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.342 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.141 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.900 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.750 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.644 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.026 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.209 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.212 | 
     | \tx_core/tx_crc/crcpkt2 /U3611                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.672 |  21.924 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3612                    | C ^ -> Y v   | OAI21X1 |  0.135 | 0.060 |  21.984 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6]        | D v          | DFFSR   |  0.135 | 0.000 |  21.984 |    2.944 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.041 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.041 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.041 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.982
= Slack Time                  -19.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.039 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.655 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.545 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.382 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.170 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.988 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.896 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.681 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.340 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.139 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.898 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.749 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.642 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.025 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.207 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.213 | 
     | \tx_core/tx_crc/crcpkt2 /U3671                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.671 |  21.924 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3672                    | C ^ -> Y v   | OAI21X1 |  0.137 | 0.058 |  21.982 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1]        | D v          | DFFSR   |  0.137 | 0.000 |  21.982 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.039 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.039 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.039 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 21.981
= Slack Time                  -19.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.037 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.383 |  -18.654 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.544 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.381 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.168 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.987 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.894 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.680 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.339 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.138 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.140 |  -16.897 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.747 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.641 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.023 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.205 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.215 | 
     | \tx_core/tx_crc/crcpkt2 /U3503                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.667 |  21.920 |    2.882 | 
     | \tx_core/tx_crc/crcpkt2 /U3504                    | C ^ -> Y v   | OAI21X1 |  0.136 | 0.061 |  21.981 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5]        | D v          | DFFSR   |  0.136 | 0.000 |  21.981 |    2.944 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.037 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.037 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.037 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.979
= Slack Time                  -19.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.037 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.653 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.543 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.380 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.167 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.986 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.894 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.679 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.338 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.137 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.896 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.747 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.640 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.022 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.205 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.216 | 
     | \tx_core/tx_crc/crcpkt2 /U3793                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.667 |  21.920 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3794                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.060 |  21.979 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8]        | D v          | DFFSR   |  0.141 | 0.000 |  21.979 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.037 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.037 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.037 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 21.979
= Slack Time                  -19.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.036 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.652 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.542 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.380 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.167 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.985 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.893 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.679 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.337 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.136 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.895 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.746 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.639 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.022 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.204 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.217 | 
     | \tx_core/tx_crc/crcpkt2 /U3615                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.667 |  21.919 |    2.884 | 
     | \tx_core/tx_crc/crcpkt2 /U3616                    | C ^ -> Y v   | OAI21X1 |  0.135 | 0.060 |  21.979 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7]        | D v          | DFFSR   |  0.135 | 0.000 |  21.979 |    2.944 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.036 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.036 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.036 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 21.971
= Slack Time                  -19.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.030 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.646 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.536 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.374 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.161 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.979 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.887 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.673 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.331 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.130 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.889 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.740 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.633 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.016 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.198 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.222 | 
     | \tx_core/tx_crc/crcpkt2 /U3609                    | B v -> Y ^   | AOI21X1 |  0.713 | 0.657 |  21.910 |    2.880 | 
     | \tx_core/tx_crc/crcpkt2 /U3610                    | C ^ -> Y v   | OAI21X1 |  0.147 | 0.061 |  21.971 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12]       | D v          | DFFSR   |  0.147 | 0.000 |  21.971 |    2.941 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.030 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.030 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.030 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 21.966
= Slack Time                  -19.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.026 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.642 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.533 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.370 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.157 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.975 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.883 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.669 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.328 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.127 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.885 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.736 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.629 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.012 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.194 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.226 | 
     | \tx_core/tx_crc/crcpkt2 /U3628                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.647 |  21.899 |    2.873 | 
     | \tx_core/tx_crc/crcpkt2 /U3629                    | C ^ -> Y v   | OAI21X1 |  0.153 | 0.066 |  21.966 |    2.940 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]       | D v          | DFFSR   |  0.153 | 0.000 |  21.966 |    2.940 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.026 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.026 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.026 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.968
= Slack Time                  -19.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.025 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.383 |  -18.642 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.532 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.369 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.156 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.975 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.883 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.668 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.327 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.126 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.140 |  -16.885 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.735 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.629 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.011 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.193 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.227 | 
     | \tx_core/tx_crc/crcpkt2 /U3495                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.657 |  21.909 |    2.884 | 
     | \tx_core/tx_crc/crcpkt2 /U3496                    | C ^ -> Y v   | OAI21X1 |  0.140 | 0.059 |  21.968 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10]       | D v          | DFFSR   |  0.140 | 0.000 |  21.968 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.025 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.025 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.025 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 21.960
= Slack Time                  -19.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.021 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.637 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.527 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.364 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.151 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.970 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.878 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.663 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.322 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.121 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.880 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.731 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.624 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.006 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.189 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.232 | 
     | \tx_core/tx_crc/crcpkt2 /U3505                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.646 |  21.899 |    2.878 | 
     | \tx_core/tx_crc/crcpkt2 /U3506                    | C ^ -> Y v   | OAI21X1 |  0.155 | 0.061 |  21.960 |    2.939 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]       | D v          | DFFSR   |  0.155 | 0.000 |  21.960 |    2.940 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.021 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.021 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.021 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 21.959
= Slack Time                  -19.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.018 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.635 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.525 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.362 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.149 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.968 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.875 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.661 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.320 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.119 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.878 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.728 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.622 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -16.004 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.186 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.234 | 
     | \tx_core/tx_crc/crcpkt2 /U3613                    | B v -> Y ^   | AOI21X1 |  0.718 | 0.646 |  21.898 |    2.880 | 
     | \tx_core/tx_crc/crcpkt2 /U3614                    | C ^ -> Y v   | OAI21X1 |  0.149 | 0.060 |  21.959 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27]       | D v          | DFFSR   |  0.149 | 0.000 |  21.959 |    2.941 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.018 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.018 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.018 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.955
= Slack Time                  -19.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.013 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.630 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.520 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.357 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.144 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.963 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.871 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.656 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.315 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.114 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.873 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.723 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.617 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.999 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.181 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.239 | 
     | \tx_core/tx_crc/crcpkt2 /U3617                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.646 |  21.898 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3618                    | C ^ -> Y v   | OAI21X1 |  0.145 | 0.057 |  21.955 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23]       | D v          | DFFSR   |  0.145 | 0.000 |  21.955 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.013 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.013 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.013 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.953
= Slack Time                  -19.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.010 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.627 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.517 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.354 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.141 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.960 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.868 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.653 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.312 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.111 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.870 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.720 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.614 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.996 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.242 | 
     | \tx_core/tx_crc/crcpkt2 /U3507                    | B v -> Y ^   | AOI21X1 |  0.711 | 0.643 |  21.895 |    2.884 | 
     | \tx_core/tx_crc/crcpkt2 /U3508                    | C ^ -> Y v   | OAI21X1 |  0.139 | 0.058 |  21.953 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21]       | D v          | DFFSR   |  0.139 | 0.000 |  21.953 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.010 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.010 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.010 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.952
= Slack Time                  -19.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.010 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.626 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.517 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.354 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.141 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.959 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.867 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.653 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.312 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.111 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.869 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.720 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.613 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.996 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.242 | 
     | \tx_core/tx_crc/crcpkt2 /U3632                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.644 |  21.896 |    2.886 | 
     | \tx_core/tx_crc/crcpkt2 /U3633                    | C ^ -> Y v   | OAI21X1 |  0.143 | 0.056 |  21.952 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16]       | D v          | DFFSR   |  0.143 | 0.000 |  21.952 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.010 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.010 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.010 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.951
= Slack Time                  -19.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.009 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.625 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.516 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.353 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.140 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.958 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.866 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.652 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.311 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.110 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.868 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.719 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.612 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.995 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.243 | 
     | \tx_core/tx_crc/crcpkt2 /U3493                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.640 |  21.892 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3494                    | C ^ -> Y v   | OAI21X1 |  0.142 | 0.059 |  21.951 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30]       | D v          | DFFSR   |  0.142 | 0.000 |  21.951 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.009 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.009 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.009 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.951
= Slack Time                  -19.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.009 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.625 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.515 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.353 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.140 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.958 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.866 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.652 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.310 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.109 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.868 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.719 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.612 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.995 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.243 | 
     | \tx_core/tx_crc/crcpkt2 /U3497                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.638 |  21.890 |    2.882 | 
     | \tx_core/tx_crc/crcpkt2 /U3498                    | C ^ -> Y v   | OAI21X1 |  0.144 | 0.060 |  21.951 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20]       | D v          | DFFSR   |  0.144 | 0.000 |  21.951 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.009 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.009 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.009 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 21.949
= Slack Time                  -19.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.008 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.625 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.515 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.352 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.139 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.958 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.866 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.651 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.310 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.109 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.868 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.718 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.612 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.994 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.244 | 
     | \tx_core/tx_crc/crcpkt2 /U3529                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.638 |  21.890 |    2.881 | 
     | \tx_core/tx_crc/crcpkt2 /U3530                    | C ^ -> Y v   | OAI21X1 |  0.153 | 0.059 |  21.948 |    2.940 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24]       | D v          | DFFSR   |  0.153 | 0.000 |  21.949 |    2.940 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.009 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.009 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.009 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.950
= Slack Time                  -19.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.008 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.625 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.515 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.352 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.139 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.958 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.865 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.651 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.310 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.109 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.868 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.718 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.612 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.994 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.176 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.244 | 
     | \tx_core/tx_crc/crcpkt2 /U3499                    | B v -> Y ^   | AOI21X1 |  0.715 | 0.638 |  21.890 |    2.882 | 
     | \tx_core/tx_crc/crcpkt2 /U3500                    | C ^ -> Y v   | OAI21X1 |  0.145 | 0.060 |  21.950 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19]       | D v          | DFFSR   |  0.145 | 0.000 |  21.950 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.008 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.008 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 21.950
= Slack Time                  -19.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.007 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.624 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.514 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.351 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.138 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.957 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.864 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.650 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.309 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.108 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.867 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.717 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.611 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.993 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.175 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.245 | 
     | \tx_core/tx_crc/crcpkt2 /U3621                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.641 |  21.893 |    2.886 | 
     | \tx_core/tx_crc/crcpkt2 /U3622                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.057 |  21.950 |    2.943 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26]       | D v          | DFFSR   |  0.141 | 0.000 |  21.950 |    2.943 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.007 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.007 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 21.946
= Slack Time                  -19.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.005 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.622 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.512 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.349 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.136 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.955 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.862 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.648 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.307 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.106 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.865 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.715 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.609 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.991 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.173 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.247 | 
     | \tx_core/tx_crc/crcpkt2 /U3716                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.627 |  21.880 |    2.874 | 
     | \tx_core/tx_crc/crcpkt2 /U3717                    | C ^ -> Y v   | OAI21X1 |  0.152 | 0.066 |  21.946 |    2.940 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9]        | D v          | DFFSR   |  0.152 | 0.000 |  21.946 |    2.940 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.005 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 21.946
= Slack Time                  -19.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.005 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.621 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.512 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.349 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.136 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.954 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.862 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.648 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.307 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.106 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.864 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.715 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.608 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.991 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.173 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.247 | 
     | \tx_core/tx_crc/crcpkt2 /U3619                    | B v -> Y ^   | AOI21X1 |  0.717 | 0.635 |  21.887 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3620                    | C ^ -> Y v   | OAI21X1 |  0.149 | 0.058 |  21.946 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25]       | D v          | DFFSR   |  0.149 | 0.000 |  21.946 |    2.941 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.005 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 21.948
= Slack Time                  -19.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.004 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.621 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.511 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.348 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.135 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.954 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.862 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.647 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.306 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.105 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.864 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.714 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.608 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.990 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.173 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.248 | 
     | \tx_core/tx_crc/crcpkt2 /U3491                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.637 |  21.889 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3492                    | C ^ -> Y v   | OAI21X1 |  0.134 | 0.059 |  21.948 |    2.944 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2]        | D v          | DFFSR   |  0.134 | 0.000 |  21.948 |    2.944 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   19.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   19.005 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   19.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.937
= Slack Time                  -18.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -18.996 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.612 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.502 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.340 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.127 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.945 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.853 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.639 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.297 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.096 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.855 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.706 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.599 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.982 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.164 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.256 | 
     | \tx_core/tx_crc/crcpkt2 /U3634                    | B v -> Y ^   | AOI21X1 |  0.714 | 0.629 |  21.881 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3635                    | C ^ -> Y v   | OAI21X1 |  0.145 | 0.056 |  21.937 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15]       | D v          | DFFSR   |  0.145 | 0.000 |  21.937 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   18.996 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   18.996 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   18.996 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 21.927
= Slack Time                  -18.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -18.985 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   |  0.260 | 0.384 |   0.384 |  -18.602 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   0.493 |  -18.492 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^   | NAND2X1 |  0.182 | 0.163 |   0.656 |  -18.329 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.195 | 0.213 |   0.869 |  -18.116 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.181 |   1.051 |  -17.935 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   1.143 |  -17.842 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.156 | 0.214 |   1.357 |  -17.628 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.327 | 0.341 |   1.698 |  -17.287 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.166 | 0.201 |   1.899 |  -17.086 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.156 | 0.241 |   2.141 |  -16.845 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   2.290 |  -16.695 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   2.397 |  -16.589 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.791 | 0.617 |   3.014 |  -15.971 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.888 | 9.818 |  12.832 |   -6.153 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.003 | 8.420 |  21.252 |    2.267 | 
     | \tx_core/tx_crc/crcpkt2 /U3638                    | B v -> Y ^   | AOI21X1 |  0.718 | 0.618 |  21.870 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3639                    | C ^ -> Y v   | OAI21X1 |  0.146 | 0.056 |  21.927 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31]       | D v          | DFFSR   |  0.146 | 0.000 |  21.927 |    2.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   18.985 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   18.985 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   18.985 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.112
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.938
- Arrival Time                 15.800
= Slack Time                  -12.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.262 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.220 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.014 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.127 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -9.000 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.702 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.519 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.429 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.322 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.195 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.929 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /U3488              | B v -> Y ^         | AOI21X1 | 0.451 | 0.448 |  15.733 |    2.872 | 
     | \tx_core/tx_crc/crcpkt1 /U3489              | C ^ -> Y v         | OAI21X1 | 0.160 | 0.067 |  15.800 |    2.938 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20] | D v                | DFFSR   | 0.160 | 0.000 |  15.800 |    2.938 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.862 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.862 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.862 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 15.806
= Slack Time                  -12.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.261 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.220 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.013 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.127 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -9.000 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.702 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.519 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.428 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.322 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.195 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.929 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /U3484              | B v -> Y ^         | AOI21X1 | 0.451 | 0.459 |  15.745 |    2.883 | 
     | \tx_core/tx_crc/crcpkt1 /U3485              | C ^ -> Y v         | OAI21X1 | 0.132 | 0.061 |  15.806 |    2.944 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30] | D v                | DFFSR   | 0.132 | 0.000 |  15.806 |    2.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.862 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.862 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.862 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 15.799
= Slack Time                  -12.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.257 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.215 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.009 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.123 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.996 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.698 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.515 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.424 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.318 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.191 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.925 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.429 | 
     | \tx_core/tx_crc/crcpkt1 /U3623              | B v -> Y ^         | AOI21X1 | 0.444 | 0.446 |  15.731 |    2.874 | 
     | \tx_core/tx_crc/crcpkt1 /U3624              | C ^ -> Y v         | OAI21X1 | 0.147 | 0.067 |  15.798 |    2.941 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] | D v                | DFFSR   | 0.147 | 0.000 |  15.799 |    2.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.857 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.857 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.857 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 15.796
= Slack Time                  -12.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.256 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.214 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.008 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.121 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.994 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.696 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.513 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.423 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.316 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.189 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.923 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /U3638              | B v -> Y ^         | AOI21X1 | 0.444 | 0.445 |  15.731 |    2.875 | 
     | \tx_core/tx_crc/crcpkt1 /U3639              | C ^ -> Y v         | OAI21X1 | 0.152 | 0.065 |  15.796 |    2.940 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] | D v                | DFFSR   | 0.152 | 0.000 |  15.796 |    2.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.856 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.856 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.856 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 15.797
= Slack Time                  -12.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.255 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.214 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.007 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.121 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.994 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.696 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.513 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.422 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.316 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.189 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.923 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /U3498              | B v -> Y ^         | AOI21X1 | 0.446 | 0.450 |  15.736 |    2.880 | 
     | \tx_core/tx_crc/crcpkt1 /U3499              | C ^ -> Y v         | OAI21X1 | 0.146 | 0.061 |  15.797 |    2.941 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] | D v                | DFFSR   | 0.146 | 0.000 |  15.797 |    2.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.856 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.856 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.856 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 15.798
= Slack Time                  -12.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.255 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.214 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.007 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.121 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.994 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.696 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.513 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.422 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.316 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.189 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.923 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /U3486              | B v -> Y ^         | AOI21X1 | 0.444 | 0.445 |  15.731 |    2.876 | 
     | \tx_core/tx_crc/crcpkt1 /U3487              | C ^ -> Y v         | OAI21X1 | 0.140 | 0.067 |  15.798 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] | D v                | DFFSR   | 0.140 | 0.000 |  15.798 |    2.943 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.856 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.856 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.856 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.940
- Arrival Time                 15.796
= Slack Time                  -12.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.255 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.213 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.007 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.121 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.994 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.696 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.513 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.422 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.316 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.189 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.923 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /U3490              | B v -> Y ^         | AOI21X1 | 0.445 | 0.442 |  15.728 |    2.872 | 
     | \tx_core/tx_crc/crcpkt1 /U3491              | C ^ -> Y v         | OAI21X1 | 0.152 | 0.068 |  15.796 |    2.940 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] | D v                | DFFSR   | 0.152 | 0.000 |  15.796 |    2.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.855 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.855 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.855 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 15.796
= Slack Time                  -12.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.253 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.211 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.005 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.119 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.991 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.694 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.510 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.420 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.314 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.187 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.921 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.433 | 
     | \tx_core/tx_crc/crcpkt1 /U3496              | B v -> Y ^         | AOI21X1 | 0.444 | 0.445 |  15.731 |    2.878 | 
     | \tx_core/tx_crc/crcpkt1 /U3497              | C ^ -> Y v         | OAI21X1 | 0.139 | 0.065 |  15.796 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] | D v                | DFFSR   | 0.139 | 0.000 |  15.796 |    2.943 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.853 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.853 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.853 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.944
- Arrival Time                 15.795
= Slack Time                  -12.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.251 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.209 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.003 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.117 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.989 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.692 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.508 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.418 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.312 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.185 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.919 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /U3613             | B v -> Y ^         | AOI21X1 | 0.448 | 0.441 |  15.727 |    2.876 | 
     | \tx_core/tx_crc/crcpkt1 /U3614             | C ^ -> Y v         | OAI21X1 | 0.135 | 0.067 |  15.795 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] | D v                | DFFSR   | 0.135 | 0.000 |  15.795 |    2.944 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.851 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.851 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 15.793
= Slack Time                  -12.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.251 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.209 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.003 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.116 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.989 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.691 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.508 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.417 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.311 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.184 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.918 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /U3634              | B v -> Y ^         | AOI21X1 | 0.442 | 0.442 |  15.728 |    2.877 | 
     | \tx_core/tx_crc/crcpkt1 /U3635              | C ^ -> Y v         | OAI21X1 | 0.141 | 0.065 |  15.793 |    2.942 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28] | D v                | DFFSR   | 0.141 | 0.000 |  15.793 |    2.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.851 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[28]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.851 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.941
- Arrival Time                 15.792
= Slack Time                  -12.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.251 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.209 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.002 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.116 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.989 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.691 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.508 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.417 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.311 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.184 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.918 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /U3625              | B v -> Y ^         | AOI21X1 | 0.448 | 0.434 |  15.720 |    2.870 | 
     | \tx_core/tx_crc/crcpkt1 /U3626              | C ^ -> Y v         | OAI21X1 | 0.146 | 0.072 |  15.792 |    2.941 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] | D v                | DFFSR   | 0.146 | 0.000 |  15.792 |    2.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.851 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.851 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 15.793
= Slack Time                  -12.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.249 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.207 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.001 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.115 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.988 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.690 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.507 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.416 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.310 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.183 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.917 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.437 | 
     | \tx_core/tx_crc/crcpkt1 /U3795             | B v -> Y ^         | AOI21X1 | 0.444 | 0.442 |  15.728 |    2.878 | 
     | \tx_core/tx_crc/crcpkt1 /U3796             | C ^ -> Y v         | OAI21X1 | 0.137 | 0.065 |  15.793 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] | D v                | DFFSR   | 0.137 | 0.000 |  15.793 |    2.943 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.849 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.849 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 15.791
= Slack Time                  -12.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.249 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.207 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.001 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.115 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.988 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.690 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.507 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.416 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.310 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.183 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.917 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.437 | 
     | \tx_core/tx_crc/crcpkt1 /U3644              | B v -> Y ^         | AOI21X1 | 0.445 | 0.442 |  15.728 |    2.879 | 
     | \tx_core/tx_crc/crcpkt1 /U3645              | C ^ -> Y v         | OAI21X1 | 0.144 | 0.063 |  15.791 |    2.942 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] | D v                | DFFSR   | 0.144 | 0.000 |  15.791 |    2.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.849 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.849 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.942
- Arrival Time                 15.790
= Slack Time                  -12.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.248 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.207 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.000 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.114 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.987 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.689 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.506 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.415 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.309 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.182 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.916 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.437 | 
     | \tx_core/tx_crc/crcpkt1 /U3615              | B v -> Y ^         | AOI21X1 | 0.443 | 0.441 |  15.727 |    2.879 | 
     | \tx_core/tx_crc/crcpkt1 /U3616              | C ^ -> Y v         | OAI21X1 | 0.145 | 0.063 |  15.790 |    2.942 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] | D v                | DFFSR   | 0.145 | 0.000 |  15.790 |    2.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.849 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.849 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.945
- Arrival Time                 15.793
= Slack Time                  -12.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.248 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.206 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |  -10.000 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.114 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.987 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.689 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.506 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.415 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.309 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.182 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.916 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.438 | 
     | \tx_core/tx_crc/crcpkt1 /U3642              | B v -> Y ^         | AOI21X1 | 0.445 | 0.446 |  15.732 |    2.884 | 
     | \tx_core/tx_crc/crcpkt1 /U3643              | C ^ -> Y v         | OAI21X1 | 0.130 | 0.061 |  15.793 |    2.945 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] | D v                | DFFSR   | 0.130 | 0.000 |  15.793 |    2.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.848 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.848 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.848 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 15.791
= Slack Time                  -12.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.248 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.206 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |   -9.999 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.113 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.986 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.688 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.505 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.414 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.308 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.181 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.915 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.438 | 
     | \tx_core/tx_crc/crcpkt1 /U3482             | B v -> Y ^         | AOI21X1 | 0.445 | 0.438 |  15.724 |    2.876 | 
     | \tx_core/tx_crc/crcpkt1 /U3483             | C ^ -> Y v         | OAI21X1 | 0.137 | 0.067 |  15.791 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2] | D v                | DFFSR   | 0.137 | 0.000 |  15.791 |    2.943 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.848 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.848 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.848 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.946
- Arrival Time                 15.793
= Slack Time                  -12.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.247 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.205 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |   -9.999 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.112 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.985 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.687 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.504 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.414 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.307 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.180 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.914 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.439 | 
     | \tx_core/tx_crc/crcpkt1 /U3674              | B v -> Y ^         | AOI21X1 | 0.444 | 0.443 |  15.729 |    2.882 | 
     | \tx_core/tx_crc/crcpkt1 /U3675              | C ^ -> Y v         | OAI21X1 | 0.126 | 0.063 |  15.792 |    2.945 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] | D v                | DFFSR   | 0.126 | 0.000 |  15.793 |    2.946 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.847 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.847 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.847 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.943
- Arrival Time                 15.788
= Slack Time                  -12.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -12.244 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.042 |   0.642 |  -12.202 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.638 | 2.206 |   2.848 |   -9.996 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.886 |   3.735 |   -9.110 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.862 |   -8.983 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.323 | 0.298 |   4.160 |   -8.685 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.183 |   4.343 |   -8.502 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.433 |   -8.411 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.540 |   -8.305 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.132 | 0.127 |   4.667 |   -8.178 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.744 | 4.266 |   8.933 |   -3.912 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.038 | 6.353 |  15.286 |    2.442 | 
     | \tx_core/tx_crc/crcpkt1 /U3722             | B v -> Y ^         | AOI21X1 | 0.442 | 0.438 |  15.724 |    2.880 | 
     | \tx_core/tx_crc/crcpkt1 /U3723             | C ^ -> Y v         | OAI21X1 | 0.138 | 0.063 |  15.787 |    2.943 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] | D v                | DFFSR   | 0.138 | 0.000 |  15.788 |    2.943 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |   12.844 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |   12.844 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |   12.844 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

