============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     BigPig
   Run Date =   Sun Jul  9 17:12:15 2023

   Run on =     DESKTOP-9MNJBAS
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net cmos_pclk_syn_4 will be merged with clock cmos_pclk_dup_1
PHY-1001 : clock net iic_ctrl_m0/iic_master_m0/scl_x2_syn_4 will be merged with clock iic_ctrl_m0/iic_master_m0/scl_x2
PHY-1001 : net video_timing_data_m0/video_clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for video_pll_m0/pll_inst.fbclk[0]
PHY-1001 : 5 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top_pr.db" in  2.854668s wall, 2.812500s user + 0.031250s system = 2.843750s CPU (99.6%)

RUN-1004 : used memory is 465 MB, reserved memory is 425 MB, peak memory is 494 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/video_pll.v(57)
HDL-1007 : analyze verilog file al_ip/video_fifo.v
HDL-1007 : analyze verilog file src/rgb_timing.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'cmos_16bit_wr', assumed default net type 'wire' in src/top.v(67)
HDL-1007 : analyze verilog file src/cmos_8_16bit.v
HDL-1007 : analyze verilog file src/iic_init/iic_ctrl.sv
HDL-5007 WARNING: parameter 'DELAY' becomes localparam in 'iic_ctrl' with formal parameter declaration list in src/iic_init/iic_ctrl.sv(14)
HDL-5007 WARNING: parameter 'STATE_DELAY' becomes localparam in 'iic_ctrl' with formal parameter declaration list in src/iic_init/iic_ctrl.sv(16)
HDL-5007 WARNING: parameter 'STATE_INIT' becomes localparam in 'iic_ctrl' with formal parameter declaration list in src/iic_init/iic_ctrl.sv(17)
HDL-5007 WARNING: parameter 'STATE_FINISH' becomes localparam in 'iic_ctrl' with formal parameter declaration list in src/iic_init/iic_ctrl.sv(18)
HDL-5007 WARNING: parameter 'STATE_WAIT_BUSY' becomes localparam in 'iic_ctrl' with formal parameter declaration list in src/iic_init/iic_ctrl.sv(19)
HDL-1007 : analyze verilog file src/iic_init/iic_master.sv
HDL-5007 WARNING: non-net output port 'recv_data' cannot be initialized at declaration in SystemVerilog mode in src/iic_init/iic_master.sv(19)
HDL-5007 WARNING: non-net output port 'iic_scl' cannot be initialized at declaration in SystemVerilog mode in src/iic_init/iic_master.sv(24)
HDL-5007 WARNING: parameter 'CLK_DIV' becomes localparam in 'iic_master' with formal parameter declaration list in src/iic_init/iic_master.sv(35)
HDL-1007 : analyze verilog file src/video_timing_data.v
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
RUN-1001 : reset_run syn_1 phy_1.
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |    gpio    
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 4 dedicate IOs in total.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net cmos_pclk_syn_4 will be merged with clock cmos_pclk_dup_1
PHY-1001 : clock net iic_ctrl_m0/iic_master_m0/scl_x2_syn_4 will be merged with clock iic_ctrl_m0/iic_master_m0/scl_x2
PHY-1001 : net video_timing_data_m0/video_clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for video_pll_m0/pll_inst.fbclk[0]
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top_pr.db" in  2.883803s wall, 2.812500s user + 0.125000s system = 2.937500s CPU (101.9%)

RUN-1004 : used memory is 498 MB, reserved memory is 462 MB, peak memory is 524 MB
RUN-1002 : start command "download -bit top_Runs\phy_1\top.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 12 -bit top_Runs/phy_1/top.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 9 -p" in  15.334088s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (1.2%)

RUN-1004 : used memory is 542 MB, reserved memory is 482 MB, peak memory is 558 MB
RUN-1003 : finish command "download -bit top_Runs\phy_1\top.bit -mode jtag -spd 9 -sec 64 -cable 0" in  15.559386s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (1.7%)

RUN-1004 : used memory is 542 MB, reserved memory is 482 MB, peak memory is 558 MB
GUI-1001 : Downloading succeeded!
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-1001 : User opens ChipWatcher ...
KIT-8425 ERROR: Node lcd_rgb does not exist or is invalid, please specify a valid one.
PRG-1000 : <!-- HMAC is: 54ba158de0343a6ca6cd0f34d5d7e946c3b708b7325b492a16cf86b62073aa69 -->
GUI-1001 : User closes ChipWatcher ...
GUI-1001 : User opens ChipProbe ...
GUI-1001 : User closes ChipProbe ...
RUN-1002 : start command "config_chipwatcher -sync a.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 11 trigger nets, 11 data nets.
GUI-1001 : Import a.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/FPGA_work/Anlogic/An1_020/fifo_ov5640_lcd480/top_Runs/phy_1/top_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net cmos_pclk_syn_4 will be merged with clock cmos_pclk_dup_1
PHY-1001 : clock net iic_ctrl_m0/iic_master_m0/scl_x2_syn_4 will be merged with clock iic_ctrl_m0/iic_master_m0/scl_x2
PHY-1001 : net video_timing_data_m0/video_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for video_pll_m0/pll_inst.fbclk[0]
PHY-1001 : 6 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher -sync a.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 11 trigger nets, 11 data nets.
GUI-1001 : Import a.cwc success!
RUN-1002 : start command "download -bit top_Runs/phy_1/top.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit top_Runs/phy_1/top.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  14.448656s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (0.2%)

RUN-1004 : used memory is 559 MB, reserved memory is 490 MB, peak memory is 577 MB
RUN-1003 : finish command "download -bit top_Runs/phy_1/top.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  14.662309s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (0.6%)

RUN-1004 : used memory is 559 MB, reserved memory is 490 MB, peak memory is 577 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000010000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000110000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-8409 ERROR: RdbkData: end position invalid(65535).
RUN-1002 : start command "rdbk_bram -bram 0X0004 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0004 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0005 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0005 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0006 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0006 successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000010000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000110000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000010000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001011101011101011100001000000000000000110000
KIT-1004 : ChipWatcher: the value of status register = 001111111111111111
GUI-1001 : User closes ChipWatcher ...
