<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="oving0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RPNSystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RPNSystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RPNSystem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RPNSystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RPNSystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RPNSystem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RPNSystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="stack.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="stack.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_machine_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_machine_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stack_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="storage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="storage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="storage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="storage_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1440603324" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1440603324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440612265" xil_pn:in_ck="-6482193831070543351" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1440612265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/control.vhd"/>
      <outfile xil_pn:name="src/defs.vhd"/>
      <outfile xil_pn:name="src/framework/InstructionBuffer.vhd"/>
      <outfile xil_pn:name="src/framework/RPNSystem.vhd"/>
      <outfile xil_pn:name="src/framework/rpnsystem_tb.vhd"/>
      <outfile xil_pn:name="src/framework/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartTx.vhd"/>
      <outfile xil_pn:name="src/stack.vhd"/>
      <outfile xil_pn:name="src/stack_machine.vhd"/>
      <outfile xil_pn:name="src/tests/control_tb.vhd"/>
      <outfile xil_pn:name="src/tests/stack_machine_tb.vhd"/>
      <outfile xil_pn:name="src/tests/stack_tb.vhd"/>
      <outfile xil_pn:name="src/tests/testutil.vhd"/>
      <outfile xil_pn:name="storage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1440610759" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4247879096546271427" xil_pn:start_ts="1440610759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440610759" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8125882014316946623" xil_pn:start_ts="1440610759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606280" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6778166555152907940" xil_pn:start_ts="1440606280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440612274" xil_pn:in_ck="-6482193831070543351" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1440612274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/control.vhd"/>
      <outfile xil_pn:name="src/defs.vhd"/>
      <outfile xil_pn:name="src/framework/InstructionBuffer.vhd"/>
      <outfile xil_pn:name="src/framework/RPNSystem.vhd"/>
      <outfile xil_pn:name="src/framework/rpnsystem_tb.vhd"/>
      <outfile xil_pn:name="src/framework/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/framework/uart/uartTx.vhd"/>
      <outfile xil_pn:name="src/stack.vhd"/>
      <outfile xil_pn:name="src/stack_machine.vhd"/>
      <outfile xil_pn:name="src/tests/control_tb.vhd"/>
      <outfile xil_pn:name="src/tests/stack_machine_tb.vhd"/>
      <outfile xil_pn:name="src/tests/stack_tb.vhd"/>
      <outfile xil_pn:name="src/tests/testutil.vhd"/>
      <outfile xil_pn:name="storage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1440612275" xil_pn:in_ck="-6482193831070543351" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-239522230717025212" xil_pn:start_ts="1440612274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stack_tb_beh.prj"/>
      <outfile xil_pn:name="stack_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1440612275" xil_pn:in_ck="5143962204633885037" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2182413946976994671" xil_pn:start_ts="1440612275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stack_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1440606112" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1440606112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606112" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1296809819318503178" xil_pn:start_ts="1440606112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606222" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6778166555152907940" xil_pn:start_ts="1440606222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606207" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1440606207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606207" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2956259529044207288" xil_pn:start_ts="1440606207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606222" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1440606222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606222" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7980840202149923218" xil_pn:start_ts="1440606222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440606227" xil_pn:in_ck="-8806557173240304517" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4973649906021911101" xil_pn:start_ts="1440606222">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
