.. _yosys:

Yosys
===============

Yosys is a Verilog RTL synthesis framework to perform logic synthesis, elaboration, and converting a subset of the Verilog Hardware Description Language (HDL) into a BLIF netlist.
Please see `Yosys GitHub <https://github.com/YosysHQ/yosys.git>`_ repository for more information.
