{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608546026804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608546026805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:20:26 2020 " "Processing started: Mon Dec 21 18:20:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608546026805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608546026805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608546026805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1608546026989 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(9) " "Verilog HDL Expression warning at seven_segment.v(9): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(10) " "Verilog HDL Expression warning at seven_segment.v(10): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(11) " "Verilog HDL Expression warning at seven_segment.v(11): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(12) " "Verilog HDL Expression warning at seven_segment.v(12): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(13) " "Verilog HDL Expression warning at seven_segment.v(13): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(14) " "Verilog HDL Expression warning at seven_segment.v(14): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(15) " "Verilog HDL Expression warning at seven_segment.v(15): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(16) " "Verilog HDL Expression warning at seven_segment.v(16): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(17) " "Verilog HDL Expression warning at seven_segment.v(17): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(18) " "Verilog HDL Expression warning at seven_segment.v(18): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(19) " "Verilog HDL Expression warning at seven_segment.v(19): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(20) " "Verilog HDL Expression warning at seven_segment.v(20): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(21) " "Verilog HDL Expression warning at seven_segment.v(21): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(22) " "Verilog HDL Expression warning at seven_segment.v(22): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(23) " "Verilog HDL Expression warning at seven_segment.v(23): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(24) " "Verilog HDL Expression warning at seven_segment.v(24): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608546027023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_128x8.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_128x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "single_port_ram_128x8.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/single_port_ram_128x8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "Program_Rom.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Program_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU.v(101) " "Verilog HDL warning at CPU.v(101): extended using \"x\" or \"z\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608546027028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546027030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit CPU.v(88) " "Verilog HDL Implicit Net warning at CPU.v(88): created implicit net for \"btfsc_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit CPU.v(89) " "Verilog HDL Implicit Net warning at CPU.v(89): created implicit net for \"btfss_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b CPU.v(179) " "Verilog HDL Implicit Net warning at CPU.v(179): created implicit net for \"addr_port_b\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW CPU.v(187) " "Verilog HDL Implicit Net warning at CPU.v(187): created implicit net for \"MOVLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW CPU.v(188) " "Verilog HDL Implicit Net warning at CPU.v(188): created implicit net for \"ADDLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW CPU.v(189) " "Verilog HDL Implicit Net warning at CPU.v(189): created implicit net for \"SUBLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW CPU.v(190) " "Verilog HDL Implicit Net warning at CPU.v(190): created implicit net for \"ANDLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW CPU.v(191) " "Verilog HDL Implicit Net warning at CPU.v(191): created implicit net for \"IORLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW CPU.v(192) " "Verilog HDL Implicit Net warning at CPU.v(192): created implicit net for \"XORLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF CPU.v(194) " "Verilog HDL Implicit Net warning at CPU.v(194): created implicit net for \"ADDWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF CPU.v(195) " "Verilog HDL Implicit Net warning at CPU.v(195): created implicit net for \"ANDWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF CPU.v(196) " "Verilog HDL Implicit Net warning at CPU.v(196): created implicit net for \"CLRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW CPU.v(197) " "Verilog HDL Implicit Net warning at CPU.v(197): created implicit net for \"CLRW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF CPU.v(198) " "Verilog HDL Implicit Net warning at CPU.v(198): created implicit net for \"COMF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF CPU.v(199) " "Verilog HDL Implicit Net warning at CPU.v(199): created implicit net for \"DECF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO CPU.v(200) " "Verilog HDL Implicit Net warning at CPU.v(200): created implicit net for \"GOTO\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF CPU.v(202) " "Verilog HDL Implicit Net warning at CPU.v(202): created implicit net for \"INCF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF CPU.v(203) " "Verilog HDL Implicit Net warning at CPU.v(203): created implicit net for \"IORWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF CPU.v(204) " "Verilog HDL Implicit Net warning at CPU.v(204): created implicit net for \"MOVF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF CPU.v(205) " "Verilog HDL Implicit Net warning at CPU.v(205): created implicit net for \"MOVWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF CPU.v(206) " "Verilog HDL Implicit Net warning at CPU.v(206): created implicit net for \"SUBWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF CPU.v(207) " "Verilog HDL Implicit Net warning at CPU.v(207): created implicit net for \"XORWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ CPU.v(209) " "Verilog HDL Implicit Net warning at CPU.v(209): created implicit net for \"DECFSZ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ CPU.v(210) " "Verilog HDL Implicit Net warning at CPU.v(210): created implicit net for \"INCFSZ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF CPU.v(212) " "Verilog HDL Implicit Net warning at CPU.v(212): created implicit net for \"BCF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF CPU.v(213) " "Verilog HDL Implicit Net warning at CPU.v(213): created implicit net for \"BSF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC CPU.v(214) " "Verilog HDL Implicit Net warning at CPU.v(214): created implicit net for \"BTFSC\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS CPU.v(215) " "Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for \"BTFSS\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit CPU.v(216) " "Verilog HDL Implicit Net warning at CPU.v(216): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF CPU.v(218) " "Verilog HDL Implicit Net warning at CPU.v(218): created implicit net for \"ASRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF CPU.v(219) " "Verilog HDL Implicit Net warning at CPU.v(219): created implicit net for \"LSLF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF CPU.v(220) " "Verilog HDL Implicit Net warning at CPU.v(220): created implicit net for \"LSRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF CPU.v(221) " "Verilog HDL Implicit Net warning at CPU.v(221): created implicit net for \"RLF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF CPU.v(222) " "Verilog HDL Implicit Net warning at CPU.v(222): created implicit net for \"RRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF CPU.v(223) " "Verilog HDL Implicit Net warning at CPU.v(223): created implicit net for \"SWAPF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL CPU.v(225) " "Verilog HDL Implicit Net warning at CPU.v(225): created implicit net for \"CALL\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN CPU.v(226) " "Verilog HDL Implicit Net warning at CPU.v(226): created implicit net for \"RETURN\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546027032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608546027056 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608546027088 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608546027088 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.v(18) " "Output port \"LED\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608546027088 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:s1 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:s1\"" {  } { { "mcu.v" "s1" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546027088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:c1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:c1\"" {  } { { "mcu.v" "c1" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546027090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.v(46) " "Verilog HDL assignment warning at CPU.v(46): truncated value with size 32 to match size of target (11)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027091 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(150) " "Verilog HDL assignment warning at CPU.v(150): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027093 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(151) " "Verilog HDL assignment warning at CPU.v(151): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027093 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_alu CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"sel_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608546027103 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608546027103 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_bus CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"sel_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608546027104 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bus CPU.v(237) " "Inferred latch for \"sel_bus\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027116 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1111 CPU.v(237) " "Inferred latch for \"op.1111\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027116 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1110 CPU.v(237) " "Inferred latch for \"op.1110\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027117 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1101 CPU.v(237) " "Inferred latch for \"op.1101\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027117 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1100 CPU.v(237) " "Inferred latch for \"op.1100\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027117 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1011 CPU.v(237) " "Inferred latch for \"op.1011\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027117 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1010 CPU.v(237) " "Inferred latch for \"op.1010\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027118 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1001 CPU.v(237) " "Inferred latch for \"op.1001\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027118 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1000 CPU.v(237) " "Inferred latch for \"op.1000\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027118 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0111 CPU.v(237) " "Inferred latch for \"op.0111\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027118 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0110 CPU.v(237) " "Inferred latch for \"op.0110\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027118 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0101 CPU.v(237) " "Inferred latch for \"op.0101\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027119 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0100 CPU.v(237) " "Inferred latch for \"op.0100\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027119 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0011 CPU.v(237) " "Inferred latch for \"op.0011\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027119 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0010 CPU.v(237) " "Inferred latch for \"op.0010\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027119 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0001 CPU.v(237) " "Inferred latch for \"op.0001\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027119 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0000 CPU.v(237) " "Inferred latch for \"op.0000\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027120 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_alu CPU.v(237) " "Inferred latch for \"sel_alu\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608546027120 "|mcu|CPU:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack CPU:c1\|Stack:st " "Elaborating entity \"Stack\" for hierarchy \"CPU:c1\|Stack:st\"" {  } { { "CPU.v" "st" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546027202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(19) " "Verilog HDL assignment warning at Stack.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027216 "|mcu|CPU:c1|Stack:st"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(30) " "Verilog HDL assignment warning at Stack.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027217 "|mcu|CPU:c1|Stack:st"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(33) " "Verilog HDL assignment warning at Stack.v(33): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608546027217 "|mcu|CPU:c1|Stack:st"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom CPU:c1\|Program_Rom:Rom " "Elaborating entity \"Program_Rom\" for hierarchy \"CPU:c1\|Program_Rom:Rom\"" {  } { { "CPU.v" "Rom" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546027251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 CPU:c1\|single_port_ram_128x8:Ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"CPU:c1\|single_port_ram_128x8:Ram\"" {  } { { "CPU.v" "Ram" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546027268 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0 " "Inferred RAM node \"CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1608546028490 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:c1\|Stack:st\|stack_rtl_0 " "Inferred RAM node \"CPU:c1\|Stack:st\|stack_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1608546028492 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:c1\|Stack:st\|stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:c1\|Stack:st\|stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608546029069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1608546029069 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608546029069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546029408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608546029425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8c1 " "Found entity 1: altsyncram_v8c1" {  } { { "db/altsyncram_v8c1.tdf" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/db/altsyncram_v8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546029667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546029667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:c1\|Stack:st\|altsyncram:stack_rtl_0 " "Elaborated megafunction instantiation \"CPU:c1\|Stack:st\|altsyncram:stack_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:c1\|Stack:st\|altsyncram:stack_rtl_0 " "Instantiated megafunction \"CPU:c1\|Stack:st\|altsyncram:stack_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608546029726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608546029726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bc1 " "Found entity 1: altsyncram_9bc1" {  } { { "db/altsyncram_9bc1.tdf" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/db/altsyncram_9bc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608546029781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608546029781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1111_2023 " "Latch CPU:c1\|op.1111_2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030357 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|sel_alu " "Latch CPU:c1\|sel_alu has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[12\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[12\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030357 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1101_2147 " "Latch CPU:c1\|op.1101_2147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030357 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1010_2333 " "Latch CPU:c1\|op.1010_2333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030357 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1110_2085 " "Latch CPU:c1\|op.1110_2085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030358 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1100_2209 " "Latch CPU:c1\|op.1100_2209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030358 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1001_2395 " "Latch CPU:c1\|op.1001_2395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030358 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0101_2643 " "Latch CPU:c1\|op.0101_2643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030358 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0100_2705 " "Latch CPU:c1\|op.0100_2705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030359 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0011_2767 " "Latch CPU:c1\|op.0011_2767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030359 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0010_2829 " "Latch CPU:c1\|op.0010_2829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030359 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0000_2953 " "Latch CPU:c1\|op.0000_2953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[2\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030359 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0111_2519 " "Latch CPU:c1\|op.0111_2519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030359 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0110_2581 " "Latch CPU:c1\|op.0110_2581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[12\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[12\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030360 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0001_2891 " "Latch CPU:c1\|op.0001_2891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030360 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|sel_bus " "Latch CPU:c1\|sel_bus has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[7\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030360 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1011_2271 " "Latch CPU:c1\|op.1011_2271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608546030360 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608546030360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608546030574 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1608546030574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608546030887 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608546031595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608546031762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608546032020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546032020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608546033520 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608546033520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608546033540 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608546033540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "499 " "Implemented 499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608546033540 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1608546033540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608546033540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608546033586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:20:33 2020 " "Processing ended: Mon Dec 21 18:20:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608546033586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608546033586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608546033586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608546033586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608546036645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608546036646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:20:34 2020 " "Processing started: Mon Dec 21 18:20:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608546036646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608546036646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608546036646 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608546036787 ""}
{ "Info" "0" "" "Project  = mcu" {  } {  } 0 0 "Project  = mcu" 0 0 "Fitter" 0 0 1608546036788 ""}
{ "Info" "0" "" "Revision = mcu" {  } {  } 0 0 "Revision = mcu" 0 0 "Fitter" 0 0 1608546036804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1608546036996 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"mcu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608546037045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608546037115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608546037116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608546037116 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608546037664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608546037761 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608546038638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608546038638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608546038638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608546038638 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1151 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608546038688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1153 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608546038688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1155 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608546038688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1157 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608546038688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1159 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608546038688 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608546038688 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608546038709 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608546038724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1608546040642 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608546040643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608546040646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1608546040647 ""}  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608546040647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1608546040647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608546040657 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0000~7  from: datac  to: combout " "Cell: c1\|op.0000~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546040660 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0100~3  from: datab  to: combout " "Cell: c1\|op.0100~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546040660 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1608546040660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608546040663 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608546040684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[4\] " "Destination node CPU:c1\|ir_out\[4\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[7\] " "Destination node CPU:c1\|ir_out\[7\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[8\] " "Destination node CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[9\] " "Destination node CPU:c1\|ir_out\[9\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[11\] " "Destination node CPU:c1\|ir_out\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[12\] " "Destination node CPU:c1\|ir_out\[12\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[13\] " "Destination node CPU:c1\|ir_out\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ps.100 " "Destination node CPU:c1\|ps.100" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ps.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[5\] " "Destination node CPU:c1\|ir_out\[5\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:c1\|ir_out\[3\] " "Destination node CPU:c1\|ir_out\[3\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|ir_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608546040724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1608546040724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608546040724 ""}  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 1146 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608546040724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:c1\|op.0001~1  " "Automatically promoted node CPU:c1\|op.0001~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608546040725 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:c1|op.0001~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 0 { 0 ""} 0 622 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608546040725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608546041068 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608546041070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608546041070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608546041071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608546041072 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608546041076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608546041076 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608546041076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608546041113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1608546041114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608546041114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608546041207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608546041934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608546042131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608546042162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608546043018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608546043018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608546043240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1608546044144 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608546044144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608546046523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1608546046524 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608546046524 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1608546046618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608546046663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608546046977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608546047001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608546047118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608546047494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608546048429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1097 " "Peak virtual memory: 1097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608546048833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:20:48 2020 " "Processing ended: Mon Dec 21 18:20:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608546048833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608546048833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608546048833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608546048833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608546050679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608546050680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:20:50 2020 " "Processing started: Mon Dec 21 18:20:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608546050680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608546050680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608546050680 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608546051726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608546051764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608546052123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:20:52 2020 " "Processing ended: Mon Dec 21 18:20:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608546052123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608546052123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608546052123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608546052123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608546052689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608546053676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608546053677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:20:53 2020 " "Processing started: Mon Dec 21 18:20:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608546053677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608546053677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu -c mcu " "Command: quartus_sta mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608546053677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1608546053738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1608546053873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608546053873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608546053934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608546053934 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1608546054086 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1608546054117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1608546054118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054119 ""}  } { { "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1608546054119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1608546054119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1608546054120 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054121 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:c1\|ir_out\[10\] CPU:c1\|ir_out\[10\] " "create_clock -period 1.000 -name CPU:c1\|ir_out\[10\] CPU:c1\|ir_out\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054121 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054121 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0000~7  from: dataa  to: combout " "Cell: c1\|op.0000~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0100~3  from: datad  to: combout " "Cell: c1\|op.0100~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1608546054223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054224 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1608546054235 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1608546054241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608546054311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608546054311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.516 " "Worst-case setup slack is -9.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.516            -472.152 CLK  " "   -9.516            -472.152 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -41.173 CPU:c1\|ir_out\[10\]  " "   -2.789             -41.173 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546054312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.532 " "Worst-case hold slack is -3.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -51.165 CPU:c1\|ir_out\[10\]  " "   -3.532             -51.165 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -1.047 CLK  " "   -1.047              -1.047 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546054317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546054319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546054320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.392 CLK  " "   -3.000            -121.392 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536            -202.728 CPU:c1\|ir_out\[10\]  " "   -1.536            -202.728 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546054321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546054321 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608546054567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1608546054598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1608546055313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0000~7  from: dataa  to: combout " "Cell: c1\|op.0000~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0100~3  from: datad  to: combout " "Cell: c1\|op.0100~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1608546055366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608546055380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608546055380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.554 " "Worst-case setup slack is -8.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.554            -416.038 CLK  " "   -8.554            -416.038 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563             -38.058 CPU:c1\|ir_out\[10\]  " "   -2.563             -38.058 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.073 " "Worst-case hold slack is -3.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.073             -44.835 CPU:c1\|ir_out\[10\]  " "   -3.073             -44.835 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -0.977 CLK  " "   -0.977              -0.977 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546055399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546055403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.392 CLK  " "   -3.000            -121.392 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.362            -172.383 CPU:c1\|ir_out\[10\]  " "   -1.362            -172.383 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055405 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608546055566 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0000~7  from: dataa  to: combout " "Cell: c1\|op.0000~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|op.0100~3  from: datad  to: combout " "Cell: c1\|op.0100~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1608546055650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608546055655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608546055655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.882 " "Worst-case setup slack is -4.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882            -226.380 CLK  " "   -4.882            -226.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429             -20.780 CPU:c1\|ir_out\[10\]  " "   -1.429             -20.780 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.068 " "Worst-case hold slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068             -29.923 CPU:c1\|ir_out\[10\]  " "   -2.068             -29.923 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -0.700 CLK  " "   -0.700              -0.700 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546055671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608546055676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.367 CLK  " "   -3.000            -118.367 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642             -72.523 CPU:c1\|ir_out\[10\]  " "   -0.642             -72.523 CPU:c1\|ir_out\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608546055680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608546055680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608546056010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608546056010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608546056097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:20:56 2020 " "Processing ended: Mon Dec 21 18:20:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608546056097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608546056097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608546056097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608546056097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608546058104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608546058104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:20:57 2020 " "Processing started: Mon Dec 21 18:20:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608546058104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608546058104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608546058105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_slow.vo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_slow.vo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546058682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_slow.vo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_slow.vo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546058748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_fast.vo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546058814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu.vo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu.vo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546058880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_v_slow.sdo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546059004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_v_slow.sdo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546059057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_v_fast.sdo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546059109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_v.sdo C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/ simulation " "Generated file mcu_v.sdo in folder \"C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608546059164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608546059217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:20:59 2020 " "Processing ended: Mon Dec 21 18:20:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608546059217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608546059217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608546059217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608546059217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus II Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608546059806 ""}
