strict digraph "" {
	node [label="\N"];
	"3005:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6935e10>",
		fillcolor=firebrick,
		label="3005:NS
bit_stuff_cnt_tx <= #Tp 3'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6935e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3000:AL"	 [def_var="['bit_stuff_cnt_tx']",
		label="Leaf_3000:AL"];
	"3005:NS" -> "Leaf_3000:AL"	 [cond="[]",
		lineno=None];
	"3002:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6944050>",
		fillcolor=springgreen,
		label="3002:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3003:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6944c50>",
		fillcolor=firebrick,
		label="3003:NS
bit_stuff_cnt_tx <= 3'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6944c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3002:IF" -> "3003:NS"	 [cond="['rst']",
		label=rst,
		lineno=3002];
	"3004:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6944090>",
		fillcolor=springgreen,
		label="3004:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3002:IF" -> "3004:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3002];
	"3006:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69440d0>",
		fillcolor=springgreen,
		label="3006:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3007:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6944110>",
		fillcolor=turquoise,
		label="3007:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3006:IF" -> "3007:BL"	 [cond="['tx_point_q', 'bit_stuff_cnt_en']",
		label="(tx_point_q & bit_stuff_cnt_en)",
		lineno=3006];
	"3000:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6944e10>",
		clk_sens=True,
		fillcolor=gold,
		label="3000:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['tx_point_q', 'tx', 'reset_mode', 'tx_q', 'bit_stuff_cnt_tx', 'bit_stuff_cnt_en', 'rst', 'bit_de_stuff_reset']"];
	"3001:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6944f90>",
		fillcolor=turquoise,
		label="3001:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3000:AL" -> "3001:BL"	 [cond="[]",
		lineno=None];
	"3003:NS" -> "Leaf_3000:AL"	 [cond="[]",
		lineno=None];
	"3008:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6944150>",
		fillcolor=springgreen,
		label="3008:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3009:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6944750>",
		fillcolor=firebrick,
		label="3009:NS
bit_stuff_cnt_tx <= #Tp 3'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6944750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3008:IF" -> "3009:NS"	 [cond="['bit_stuff_cnt_tx']",
		label="(bit_stuff_cnt_tx == 3'h5)",
		lineno=3008];
	"3010:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6944190>",
		fillcolor=springgreen,
		label="3010:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3008:IF" -> "3010:IF"	 [cond="['bit_stuff_cnt_tx']",
		label="!((bit_stuff_cnt_tx == 3'h5))",
		lineno=3008];
	"3004:IF" -> "3005:NS"	 [cond="['reset_mode', 'bit_de_stuff_reset']",
		label="(reset_mode || bit_de_stuff_reset)",
		lineno=3004];
	"3004:IF" -> "3006:IF"	 [cond="['reset_mode', 'bit_de_stuff_reset']",
		label="!((reset_mode || bit_de_stuff_reset))",
		lineno=3004];
	"3007:BL" -> "3008:IF"	 [cond="[]",
		lineno=None];
	"3013:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69441d0>",
		fillcolor=firebrick,
		label="3013:NS
bit_stuff_cnt_tx <= #Tp 3'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69441d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3013:NS" -> "Leaf_3000:AL"	 [cond="[]",
		lineno=None];
	"3009:NS" -> "Leaf_3000:AL"	 [cond="[]",
		lineno=None];
	"3010:IF" -> "3013:NS"	 [cond="['tx', 'tx_q']",
		label="!((tx == tx_q))",
		lineno=3010];
	"3011:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69443d0>",
		fillcolor=firebrick,
		label="3011:NS
bit_stuff_cnt_tx <= #Tp bit_stuff_cnt_tx + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69443d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3010:IF" -> "3011:NS"	 [cond="['tx', 'tx_q']",
		label="(tx == tx_q)",
		lineno=3010];
	"3001:BL" -> "3002:IF"	 [cond="[]",
		lineno=None];
	"3011:NS" -> "Leaf_3000:AL"	 [cond="[]",
		lineno=None];
}
