hmLoadTopic({
hmKeywords:"",
hmTitle:"9.11 Exception and Interrupt Isolation",
hmDescription:"In SMP, exceptions and interrupts are strictly isolated per-CPU:",
hmPrevLink:"9_10-barriers-in-smp-context.html",
hmNextLink:"9_12-exception-and-interrupt-i.html",
hmParentLink:"chapter9-smparchitecture.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter9-smparchitecture.html\">Chapter 9 - SMP Architecture<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 9 - SMP Architecture > 9.11 Exception and Interrupt Isolation",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">9.11 Exception and Interrupt Isolation<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">In SMP, exceptions and interrupts are strictly isolated per-CPU:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Exceptions affect only the faulting CPU — a DTB miss on CPU 0 does not stall or affect CPU 1<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Interrupts are delivered per-CPU — each CPU has its own IRQPendingState with independent pending levels and source masks<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>FaultDispatcher is per-CPU — each CPU has its own event queue and pending flags<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Faults do not propagate across CPUs — no CPU can see another CPU\'s pending events<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>System-wide effects occur only through explicit coordination — IPIs, global barriers, or shared GuestMemory writes<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The one exception: machine checks triggered by SMP barrier timeouts (MachineCheckReason::SMP_BARRIER_TIMEOUT) are raised on the initiating CPU\'s FaultDispatcher but carry metadata about all participating CPUs (initiatingCpu, participatingCpus, acknowledgedCpus in PendingPropertyInfo).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-7---interrupt-and-ipi-.html\" class=\"topiclink\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>; <a href=\"chapter-7_9-interrupt-handling.html\" class=\"topiclink\">7.10 Interrupt Handling<\/a>.<\/span><\/p>\n\r"
})
