INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/impartire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module impartire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/inmultire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inmultire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/registru.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/scadere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
