<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>16. UART &mdash; BL808 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="17. I2C" href="I2C.html" />
    <link rel="prev" title="15. SPI" href="SPI.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">13. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">16. UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">16.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">16.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#functional-description">16.3. Functional Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#data-formats">16.3.1. Data Formats</a></li>
<li class="toctree-l3"><a class="reference internal" href="#basic-architecture">16.3.2. Basic Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#clock-source">16.3.3. Clock Source</a></li>
<li class="toctree-l3"><a class="reference internal" href="#baud-rate-setting">16.3.4. Baud Rate Setting</a></li>
<li class="toctree-l3"><a class="reference internal" href="#filtering">16.3.5. Filtering</a></li>
<li class="toctree-l3"><a class="reference internal" href="#transmitter">16.3.6. Transmitter</a></li>
<li class="toctree-l3"><a class="reference internal" href="#receiver">16.3.7. Receiver</a></li>
<li class="toctree-l3"><a class="reference internal" href="#automatic-baud-rate-detection">16.3.8. Automatic Baud Rate Detection</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hardware-flow-control">16.3.9. Hardware Flow Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma-transfer-mode">16.3.10. DMA Transfer Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#support-for-lin-bus">16.3.11. Support for LIN Bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rs485-mode">16.3.12. RS485 mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-interrupt">16.3.13. UART Interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tx-rx-end-of-transfer-interrupt">16.3.14. TX/RX end of transfer interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tx-rx-fifo-request-interrupt">16.3.15. TX/RX FIFO request interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rx-timeout-interrupt">16.3.16. RX timeout interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rx-parity-check-error-interrupt">16.3.17. RX parity check error interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tx-rx-fifo-overflow-interrupt">16.3.18. TX/RX FIFO overflow interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rx-bcr-interrupt">16.3.19. RX BCR interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#lin-synchronization-error-interrupt">16.3.20. LIN synchronization error interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#auto-baud-rate-detection-universal-fixed-characters-mode-interrupt">16.3.21. Auto baud rate detection (universal/fixed characters mode) interrupt</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">16.4. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#utx-config">16.4.1. utx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-config">16.4.2. urx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-bit-prd">16.4.3. uart_bit_prd</a></li>
<li class="toctree-l3"><a class="reference internal" href="#data-config">16.4.4. data_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#utx-ir-position">16.4.5. utx_ir_position</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-ir-position">16.4.6. urx_ir_position</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-rto-timer">16.4.7. urx_rto_timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-sw-mode">16.4.8. uart_sw_mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-sts">16.4.9. uart_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-mask">16.4.10. uart_int_mask</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-clear">16.4.11. uart_int_clear</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-en">16.4.12. uart_int_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-status">16.4.13. uart_status</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sts-urx-abr-prd">16.4.14. sts_urx_abr_prd</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-abr-prd-b01">16.4.15. urx_abr_prd_b01</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-abr-prd-b23">16.4.16. urx_abr_prd_b23</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-abr-prd-b45">16.4.17. urx_abr_prd_b45</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-abr-prd-b67">16.4.18. urx_abr_prd_b67</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-abr-pw-tol">16.4.19. urx_abr_pw_tol</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-bcr-int-cfg">16.4.20. urx_bcr_int_cfg</a></li>
<li class="toctree-l3"><a class="reference internal" href="#utx-rs485-cfg">16.4.21. utx_rs485_cfg</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-config-0">16.4.22. uart_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-config-1">16.4.23. uart_fifo_config_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-wdata">16.4.24. uart_fifo_wdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-rdata">16.4.25. uart_fifo_rdata</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">26. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">27. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">28. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">29. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">30. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">31. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">32. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">33. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">34. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">35. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">36. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">16. </span>UART</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="uart">
<h1><span class="section-number">16. </span>UART<a class="headerlink" href="#uart" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">16.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>The Universal Asynchronous Receiver/Transmitter (UART) provides a flexible way to exchange full-duplex data with external devices.
BL808 is provided with four UARTs, which can be used together with DMA to achieve efficient data communication.</p>
</section>
<section id="features">
<h2><span class="section-number">16.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>Full-duplex asynchronous communication</p></li>
<li><p>Optional data bit length: 5/6/7/8-bit</p></li>
<li><p>Optional stop bit length: 0.5/1/1.5/2-bit</p></li>
<li><p>Supports odd/even/none check bit</p></li>
<li><p>Error-detectable start bit</p></li>
<li><p>Abundant interrupt control modes</p></li>
<li><p>Hardware flow control (RTS/CTS)</p></li>
<li><p>Convenient baud rate programming</p></li>
<li><p>Configurable MSB/LSB transfer priority</p></li>
<li><p>Automatic baud rate detection of ordinary/fixed characters</p></li>
<li><p>32-byte TX/RX FIFO</p></li>
<li><p>Supports DMA transfer mode</p></li>
<li><p>Supports baud rate of 10 Mbps and above</p></li>
<li><p>Supports the LIN bus protocol</p></li>
<li><p>Supports the RS485 mode</p></li>
<li><p>Optional clock sources: 160M/BCLK/XCLk</p></li>
<li><p>Support filter function</p></li>
</ul>
</section>
<section id="functional-description">
<h2><span class="section-number">16.3. </span>Functional Description<a class="headerlink" href="#functional-description" title="Permalink to this headline"></a></h2>
<section id="data-formats">
<h3><span class="section-number">16.3.1. </span>Data Formats<a class="headerlink" href="#data-formats" title="Permalink to this headline"></a></h3>
<p>The normal UART communication data consists of start bits, data bits, parity check bits, and stop bits. The UART of xx supports configurable data bits, parity check bits, and stop bits, which are set in registers utx_config and urx_config. The waveform of a frame of data is shown as follows:</p>
<figure class="align-center" id="id1">
<img alt="../_images/UARTData.svg" src="../_images/UARTData.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.1 </span><span class="caption-text">UART Data Format</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The start bit of the data frame occupies 1 bit, and the stop bit can be 0.5/1/1.5/2-bit wide by configuring the cr_utx_bit_cnt_p bit in the register utx_config. The start bit is at a low level and the stop bit is at a high level.
The data bit width can be set to 5/6/7/8-bit by the cr_utx_bit_cnt_d bit in the register utx_config.</p>
<p>When the cr_utx_prt_en bit in the register utx_config and the cr_urx_prt_en bit in the register urx_config are set, the data frame adds a parity check bit after the data. The cr_utx_prt_sel bit in the register utx_config and the cr_urx_prt_sel bit in the register urx_config are used to select odd or even parity check. When the receiver detects the check bit error of the input data, it will generate the check error interrupt. However, the received data will still be stored into the FIFO.</p>
<p>Calculation method of odd parity check: If there is an odd number of “1” in the current data bit, the odd parity check bit is set to 0. Otherwise, it is set to 1.</p>
<p>Calculation method of even parity check: If there is an odd number of “1” in the current data bit, the even parity check bit is set to 1. Otherwise, it is set to 0.</p>
</section>
<section id="basic-architecture">
<h3><span class="section-number">16.3.2. </span>Basic Architecture<a class="headerlink" href="#basic-architecture" title="Permalink to this headline"></a></h3>
<figure class="align-center" id="id2">
<img alt="../_images/UARTFramework.svg" src="../_images/UARTFramework.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.2 </span><span class="caption-text">UART Architecture</span><a class="headerlink" href="#id2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="clock-source">
<h3><span class="section-number">16.3.3. </span>Clock Source<a class="headerlink" href="#clock-source" title="Permalink to this headline"></a></h3>
<p>UART’s clock sources include XCLK, 160 Mhz CLK, and BCLK. The frequency divider in the clock is used to divide the clock source and then generate the clock signal to drive UART, as shown below:</p>
<figure class="align-center" id="id3">
<img alt="../_images/UARTClk.svg" src="../_images/UARTClk.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.3 </span><span class="caption-text">UART clock</span><a class="headerlink" href="#id3" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="baud-rate-setting">
<h3><span class="section-number">16.3.4. </span>Baud Rate Setting<a class="headerlink" href="#baud-rate-setting" title="Permalink to this headline"></a></h3>
<p>The user can set the register UART_BIT_PRD to generate the required baud rate. The high 16 bits cr_urx_bit_prd and low 16 bits cr_utx_bit_prd of this register correspond to RX and TX respectively. That is, the baud rates of RX and TX can be set separately. The 16 bits value is calculated by the following formula:
baud rate = UART clock/(16-bit width factor + 1), that is, 16-bit width factor = UART clock/baud rate-1. This factor means the count value obtained by counting the bit width of the current baud rate with UART clock. Since the maximum 16-bit width factor is 65535, the minimum baud rate supported by UART is UART clock/65536.</p>
<p>Before sampling the data, UART will filter the data to remove the burrs in the waveform. Then, the data will be sampled at the intermediate value of the 16-bit width factor, so that the sampling time can be adjusted based on baud rates, to ensure that the intermediate value is always sampled, providing much higher flexibility and accuracy. The sampling process is shown as follows:</p>
<figure class="align-center" id="id4">
<img alt="../_images/UARTSample.svg" src="../_images/UARTSample.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.4 </span><span class="caption-text">UART Sampling Waveform</span><a class="headerlink" href="#id4" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="filtering">
<h3><span class="section-number">16.3.5. </span>Filtering<a class="headerlink" href="#filtering" title="Permalink to this headline"></a></h3>
<p>When this function is enabled by configuring cr_urx_deg_en and the threshold is set by configuring cr_urx_deg_cnt in the register urx_config, UART will filter out the data that cannot meet the width threshold.
As shown in the figure below, when the data width is 4, setting cr_urx_deg_cnt to 4 can meet this condition. “Input” is the initial data and “output” is the filtered data.</p>
<p>Filtering logic process:</p>
<ul class="simple">
<li><p>“Tgl” is the exclusive OR result of input and output.</p></li>
<li><p>“Deg_cnt” counts from 0, and the counting condition is that “tgl” is at the high level and “reached” is at the low level.</p></li>
<li><p>If the count value of deg_cnt reaches the value set by cr_urx_deg_cnt, reached is high level.</p></li>
<li><p>When “reached” is at a high level, “input” is output to “output”.</p></li>
<li><p>Note: user-defined condition for deg_cnt: “tgl” is at a high level and “reached” is at a low level. In other cases, “deg_cnt” will be cleared to 0.</p></li>
</ul>
<figure class="align-center" id="id5">
<img alt="../_images/UARTDeg.svg" src="../_images/UARTDeg.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.5 </span><span class="caption-text">UART Filter Waveform</span><a class="headerlink" href="#id5" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="transmitter">
<h3><span class="section-number">16.3.6. </span>Transmitter<a class="headerlink" href="#transmitter" title="Permalink to this headline"></a></h3>
<p>The transmitter contains a 32-byte TX FIFO to store the data to be sent. When the transmission enable (TxE) bit is set, the data stored in FIFO will be output from the TX pin. Software can transfer data into TX FIFO through DMA or APB bus. Software can check the status of transmitter by querying the remaining free space count value of TX FIFO through tx_fifo_cnt in the register uart_fifo_config_1.</p>
<p>FreeRun mode of transmitter:</p>
<ul class="simple">
<li><p>If the FreeRun mode is disabled, transmission will be terminated and an interrupt will be generated when the sent bytes reach the specified length. Before next transmission, you need to re-disable and enable the TxE bit.</p></li>
<li><p>If the FreeRun mode is enabled, the transmitter will send when there is data in the TX FIFO, and will not stop working because the sent bytes reach the specified length.</p></li>
</ul>
</section>
<section id="receiver">
<h3><span class="section-number">16.3.7. </span>Receiver<a class="headerlink" href="#receiver" title="Permalink to this headline"></a></h3>
<p>The receiver contains a 32-byte RX FIFO to store the received data. Software can check the status of receiver by querying the available data count value of RX FIFO through rx_fifo_cnt in the register uart_fifo_config_1. The low 8 bits of the register URX_RTO_TIMER are used to set a receiving timeout threshold, which will trigger an interrupt when the receiver fails to receive data beyond the threshold. The cr_urx_deg_en and cr_urx_deg_cnt in the register urx_config are used to enable the deburring function and set the threshold, which control the filtering part before sampling by UART. UART will filter out the burrs whose width is lower than the threshold in the waveform and then send it to sampling.</p>
</section>
<section id="automatic-baud-rate-detection">
<h3><span class="section-number">16.3.8. </span>Automatic Baud Rate Detection<a class="headerlink" href="#automatic-baud-rate-detection" title="Permalink to this headline"></a></h3>
<p>UART supports automatic baud rate detection, which includes the general mode and fixed character mode. The two modes will be enabled every time cr_urx_abr_en in the register urx_config is set.</p>
<p><strong>Common mode</strong></p>
<p>For any character data received, UART will count the number of clocks in the start bit width, which will then be written into the low 16 bits sts_urx_abr_prd_start in the register STS_URX_ABR_PRD and used to calculate the baud rate. So the correct baud rate can be obtained when the first received data bit is 1, such as ‘0x01’ under LSBFIRST.</p>
<p><strong>Fixed character mode</strong></p>
<p>In this mode, after UART counts the clocks in the start bit width, it will continue to count the clocks of the subsequent data bits and compare them with that of the start bit. If the fluctuation is within the allowable error range, the detection is passed, and otherwise, count values will be discarded. The allowable error can be set by configuring the cr_urx_abr_pw_tol bit in the register urx_abr_pw_tol, and the unit is the clock source of UART.</p>
<p>Thus, only when the fixed characters ‘0x55’/’0xD5’ under LSBFIRST or the ‘0xAA’/’0xAB’ under MSBFIRST are received, UART will write the clock count value in the start bit width into the high 16 bits sts_urx_abr_prd_0x55 in the register STS_URX_ABR_PRD, as shown below:</p>
<figure class="align-center" id="id6">
<img alt="../_images/UARTAbr.svg" src="../_images/UARTAbr.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.6 </span><span class="caption-text">Waveform of UART in fixed character mode</span><a class="headerlink" href="#id6" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>For an unknown baud rate, UART uses UART_CLK to count the width of the start bit and gets a count value of 1000, and the width of the second bit is 1001. If the width fluctuates for not more than four UART_CLK from the previous bit, UART will continue to count the third bit and get a count value of 1005. If the difference between the start bit and the third bit exceeds 4, the detection fails and the data will be discarded. UART compares the width of the first six data bits with that of the start bit in turn.</p>
<p>Formula for calculating the detected baud rate: baud rate = source clock/(16-bit detection value + 1)</p>
</section>
<section id="hardware-flow-control">
<h3><span class="section-number">16.3.9. </span>Hardware Flow Control<a class="headerlink" href="#hardware-flow-control" title="Permalink to this headline"></a></h3>
<p>UART supports hardware flow control in CTS/RTS mode to prevent data in FIFO from being lost due to too late processing. Hardware flow control connection is shown as follows:</p>
<figure class="align-center" id="id7">
<img alt="../_images/UARTCTSRTS.svg" src="../_images/UARTCTSRTS.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.7 </span><span class="caption-text">UART hardware flow control</span><a class="headerlink" href="#id7" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>Require To Send (RTS) is an output signal, which indicates whether the chip is ready to receive data from the other side. This is valid at a low level denoting that the chip can receive data.</p>
<p>Clear To Send (CTS) is an input signal, which determines whether the chip can send data to the other side. This is valid at a low level denoting that the chip can send data to the other side.</p>
<p>When the hardware flow control function is enabled, the low level of chip’s RTS indicates requesting the other side to send data, and the high level of that indicates informing the other side to stop sending data.
When the chip detects that CTS goes high, TX will stop sending data, and continue sending until CTS goes low. If CTS goes high or low at any time during communication, it does not affect the continuity of data sent by TX, and the other side also can receive continuous data.</p>
<p>Two ways for hardware flow control of the transmitter:</p>
<ul class="simple">
<li><p>The cr_urx_rts_sw_mode in the register uart_sw_mode is 0: RTS goes high when cr_urx_en in the register urx_config is not turned on or the RX FIFO is almost full (one byte left).</p></li>
<li><p>The cr_urx_rts_sw_mode in the register uart_sw_mode is 1: The level of RTS can be changed by configuring cr_urx_rts_sw_val in the register URX_SW_MODE.</p></li>
</ul>
</section>
<section id="dma-transfer-mode">
<h3><span class="section-number">16.3.10. </span>DMA Transfer Mode<a class="headerlink" href="#dma-transfer-mode" title="Permalink to this headline"></a></h3>
<p>UART supports the DMA transfer mode. To enable this mode, you must set the thresholds of TX FIFO and RX FIFO through tx_fifo_th and rx_fifo_th in the register uart_fifo_config_1. When this mode is enabled, if tx_fifo_cnt in the uart_fifo_config_1 is greater than tx_fifo_th, the DMA TX request will be triggered. After DMA is configured, when receiving this request, DMA will transfer data from memory to TX FIFO as configured. If the rx_fifo_cnt in uart_fifo_config_1 is larger than rx_fifo_th, the DMA RX request will be triggered. After DMA is configured, when receiving this request, DMA will transfer the data in RX FIFO to the memory as configured. In the transmission mode, to ensure correct data transfer by the DMA TX Channel, the Channel configuration must meet the condition that transferWidth multiplied by burstSize is less than or equal to the preset tx_fifo_th plus 1.</p>
<p>In the transmission mode, to ensure complete data transfer by the DMA RX Channel, the Channel configuration must meet the condition that transferWidth multiplied by burstSize is equal to the preset tx_fifo_th plus 1.</p>
</section>
<section id="support-for-lin-bus">
<h3><span class="section-number">16.3.11. </span>Support for LIN Bus<a class="headerlink" href="#support-for-lin-bus" title="Permalink to this headline"></a></h3>
<p>The protocol for the Local Interconnect Network (LIN) is based on the Volcano-Lite technology developed by the Volvo spin-out company—Volcano Communications Technology (VCT).
LIN is a complementary protocol to CAN and SAE J1850, suitable for applications that have low requirement for time or require no precise fault tolerance (as LIN is not as reliable as CAN).
LIN aims to be easy to use as a low-cost alternative to CAN. The vehicle parts where LIN can be used include window regulator, rearview mirror, wiper, and rain sensor.</p>
<p>UART supports the LIN bus mode, and a typical LIN data transfer is shown as follows.</p>
<figure class="align-center" id="id8">
<img alt="../_images/UARTLinFrame.svg" src="../_images/UARTLinFrame.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.8 </span><span class="caption-text">A typical LIN frame</span><a class="headerlink" href="#id8" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The LIN bus is under the master-slave mode, and data is always initiated by the master node. The frame (header) sent by the master node contains synchronization interval field, synchronization byte field, and identifier field.</p>
<p>The synchronization interval field indicates the start of the message, with at least 13 dominant bits (including the start bit). The synchronization interval ends with an “interval separator”, which contains at least one recessive bit.</p>
<figure class="align-center" id="id9">
<img alt="../_images/UARTLinBreak.svg" src="../_images/UARTLinBreak.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.9 </span><span class="caption-text">Break Field of LIN</span><a class="headerlink" href="#id9" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The length of the Break in the LIN frame can be set by cr_utx_bit_cnt_b in utx_config.</p>
<p>A synchronization byte field is sent to determine the time between two falling edges, to determine the transmission rate used by the master node. The bit pattern is 0x55 (01010101, maximum number of falling edges).</p>
<figure class="align-center" id="id10">
<img alt="../_images/UARTLinSync.svg" src="../_images/UARTLinSync.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.10 </span><span class="caption-text">Sync Field of LIN</span><a class="headerlink" href="#id10" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The identifier field contains a 6-bit identifier and two parity check bits. The 6-bit identifier contains information about the sender and receiver, and the number of bytes required in the response. The parity check bit is calculated as follows: The check bit P0 is the result of logical OR operation among ID0, ID1, ID2, and ID4. The check bit P1 is the result of inversion after logical OR operation among ID1, ID3, ID4, and ID5.</p>
<figure class="align-center" id="id11">
<img alt="../_images/UARTLinId.svg" src="../_images/UARTLinId.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.11 </span><span class="caption-text">ID Field of LIN</span><a class="headerlink" href="#id11" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The slave node waits for the synchronization interval field, and then starts to synchronize between master and slave nodes through the synchronization byte field. Depending on the identifier sent by the master node, the slave node will receive, send or do not respond. The slave node that should send data sends the number of bytes requested by the master node, and then ends the transmission with a checksum field.</p>
<p>UART supports the LIN transfer mode. To enable this mode, you need to configure the cr_utx_bit_cnt_b by setting cr_utx_lin_en in the register utx_config so that the synchronization interval field consists of at least a 13-bit dominant level.</p>
</section>
<section id="rs485-mode">
<h3><span class="section-number">16.3.12. </span>RS485 mode<a class="headerlink" href="#rs485-mode" title="Permalink to this headline"></a></h3>
<p>UART supports the RS485 mode. After the cr_utx_rs485_en in the register UTX_RS485_CFG is set, UART can work in the RS485 mode. Then, UART can be connected to the RS485 bus through an external RS485 transceiver. In this mode, the RTS pin in the module performs the Dir function of transceiver. When UART has data to send, it will automatically control the RTS pin at a high level, so that the transceiver can send data to the bus. Contrarily, when UART has no data to send, it will automatically control the RTS at a low level, to keep the transceiver in the RX state.</p>
<p>UART supports the RS485 transfer mode. To enable this mode, you need to set cr_utx_rs485_pol and cr_utx_rs485_en in the register UTX_RS485_CFG.</p>
</section>
<section id="uart-interrupt">
<h3><span class="section-number">16.3.13. </span>UART Interrupt<a class="headerlink" href="#uart-interrupt" title="Permalink to this headline"></a></h3>
<p>UART supports the following interrupt control modes:</p>
<ul class="simple">
<li><p>TX end of transfer interrupt</p></li>
<li><p>RX end interrupt</p></li>
<li><p>TX FIFO request interrupt</p></li>
<li><p>RX FIFO request interrupt</p></li>
<li><p>RX timeout interrupt</p></li>
<li><p>RX parity check error interrupt</p></li>
<li><p>TX FIFO overflow interrupt</p></li>
<li><p>RX FIFO overflow interrupt</p></li>
<li><p>RX BCR interrupt</p></li>
<li><p>LIN synchronization error interrupt</p></li>
<li><p>Auto baud rate detection (universal mode) interrupt</p></li>
<li><p>Auto baud rate detection (fixed characters mode) interrupt</p></li>
</ul>
</section>
<section id="tx-rx-end-of-transfer-interrupt">
<h3><span class="section-number">16.3.14. </span>TX/RX end of transfer interrupt<a class="headerlink" href="#tx-rx-end-of-transfer-interrupt" title="Permalink to this headline"></a></h3>
<p>You can set a transfer length for TX and RX respectively by configuring the high 16 bits of the registers utx_config and urx_config. When the number of transferred bytes reaches this value, the corresponding TX/RX end of transfer interrupt will be triggered.
While this interrupt is generated, TX stops working. To continue to use TX, you must re-initialize this module. Then, RX resumes to work.
If the preset transfer length of TX is less than the data volume actually sent by TX, the other side can only receive the data equal to the transfer length, and the remaining data will be stored in TX FIFO. After this module is re-initialized, the data in TX FIFO can be sent out.</p>
<p>For example, if the TX/RX transfer length is 64 bytes, when the chip sends 63 bytes, no interrupt will be generated; when it sends 1 byte again, a TX end interrupt will be generated as the number of transferred bytes reaches the preset transfer length of TX. After that, no data can be sent out again and all the data is stored in TX FIFO.
When the other side sends 63 bytes to the chip, no interrupt will be generated; but when it sends 1 byte again, a RX end interrupt will be generated as the number of bytes received by the chip reaches the preset transfer length of RX. Then, if it sends 64 bytes to the chip again, UART can receive data and the FIFO data is not empty.
When transferlen=15 is set, if TX sends 16-byte data, RX will receive 15-byte data only. The extra one byte is stored in TX FIFO, and the value of TX FIFO COUNT is 1 by default. After TX/RX is disabled and enabled again, the remaining data in TX FIFO will be sent out.</p>
</section>
<section id="tx-rx-fifo-request-interrupt">
<h3><span class="section-number">16.3.15. </span>TX/RX FIFO request interrupt<a class="headerlink" href="#tx-rx-fifo-request-interrupt" title="Permalink to this headline"></a></h3>
<p>A TX FIFO request interrupt will be generated when tx_fifo_cnt in uart_fifo_config_1 is greater than tx_fifo_th. When the condition is not met, the interrupt flag will be cleared automatically.</p>
<p>A RX FIFO request interrupt will be generated when rx_fifo_cnt in uart_fifo_config_1 is greater than rx_fifo_th. When the condition is not met, the interrupt flag will be cleared automatically.</p>
<p>TX/RX supports multiple rounds of transmission/receiving, instead of reaching the value set by tx_fifo_th/rx_fifo_th at a time.</p>
<p>For example, you can set tx_fifo_th/rx_fifo_th to 16 by configuring tx_fifo_th/rx_fifo_th in the register uart_fifo_config_1; enable the free run mode by setting cr_utx_frm_en in the register utx_config; enable the TX/RX FIFO interrupts by setting cr_utx_frdy_mask/cr_urx_frdy_mask in the register uart_int_mask to 0; enable TX/RX by setting cr_utx_en/cr_urx_en in the register utx_config/urx_config. TX FIFO interrupt: TX will always generate FIFO interrupts. After the chip sends 128 bytes, cr_utx_frdy_mask is set to 1 to mask this interrupt. To enable the TX FIFO interrupt again, you need to set cr_utx_frdy_mask to 0. RX FIFO interrupt: When the other side sends 15 bytes, no interrupt is generated and the value of rx_fifo_cnt is 15. When one byte is sent again, an interrupt will be generated as the preset value of rx_fifo_th is met. After a TX interrupt is generated, if the other side sends data again, the chip can receive the data.</p>
</section>
<section id="rx-timeout-interrupt">
<h3><span class="section-number">16.3.16. </span>RX timeout interrupt<a class="headerlink" href="#rx-timeout-interrupt" title="Permalink to this headline"></a></h3>
<p>The RX timeout interrupt will be triggered when the receiver fails to receive data beyond the timeout threshold. The timeout threshold is measured by Bit.</p>
<p>When the other side sends data to the chip, a timeout interrupt will be generated after the preset timeout threshold is reached.
For example, you can enable the timeout interrupt by setting the cr_urx_rto_mask bit in the register uart_int_mask to 0, and data is received during the timeout interrupt. Through the printed RX buffer and the print log, you can confirm the timeout interrupt state and that correct data is received.</p>
</section>
<section id="rx-parity-check-error-interrupt">
<h3><span class="section-number">16.3.17. </span>RX parity check error interrupt<a class="headerlink" href="#rx-parity-check-error-interrupt" title="Permalink to this headline"></a></h3>
<p>The RX parity check error interrupt will be generated when a parity check error occurs. But it does not affect the RX, which still can correctly receive and analyze the data sent by the other side. When receiving data, RX takes the first 8 bits as data bits and ignores parity check bits, ensuring data consistency.</p>
<p>For example, you can enable parity check by setting cr_utx_prt_en/cr_urx_prt_en in the register utx_config/urx_config, and select the parity check type by setting cr_utx_prt_sel/cr_urx_prt_sel in the register utx_config/urx_config. When the other side sends data to the chip through odd/even parity check, the parity check of RX is disabled, but RX can receive correct data.</p>
</section>
<section id="tx-rx-fifo-overflow-interrupt">
<h3><span class="section-number">16.3.18. </span>TX/RX FIFO overflow interrupt<a class="headerlink" href="#tx-rx-fifo-overflow-interrupt" title="Permalink to this headline"></a></h3>
<p>If the TX/RX FIFO overflows or underflows, it will trigger the corresponding overflow interrupt. When the tx_fifo_clr and rx_fifo_clr bits in the FIFO clear bit register UART_FIFO_CONFIG_0 are set to 1, the corresponding FIFO will be cleared and the overflow interrupt flag will be cleared automatically.
You can query the interrupt status through the register UART_INT_STS, and clear the interrupt by writing 1 to the corresponding bit in the register UART_INT_CLEAR.</p>
</section>
<section id="rx-bcr-interrupt">
<h3><span class="section-number">16.3.19. </span>RX BCR interrupt<a class="headerlink" href="#rx-bcr-interrupt" title="Permalink to this headline"></a></h3>
<p>A BCR interrupt will be generated when the data received by RX reaches the value set by cr_urx_bcr_value in the register urx_bcr_int_cfg.</p>
<p>The difference from RX END interrupt is that END interrupt is suitable for receiving data of known length, while BCR interrupt can be used to receive interrupts of unknown length. The trigger position of the END interrupt is controlled by cr_urx_len, and the counter will be cleared to 0 when an interrupt is triggered. The trigger position of BCR interrupt is controlled by cr_urx_bcr_value. When the interrupt is triggered, the counter will accumulate instead of being cleared to 0, but it can be cleared by software (cr_urx_bcr_clr). When the BCR interrupt is used together with the chained DMA, if you do not know how much data has been transferred by DMA, you can check it through “count”.</p>
</section>
<section id="lin-synchronization-error-interrupt">
<h3><span class="section-number">16.3.20. </span>LIN synchronization error interrupt<a class="headerlink" href="#lin-synchronization-error-interrupt" title="Permalink to this headline"></a></h3>
<p>When cr_utx_lin_en in utx_config is enabled, the LIN mode is enabled. Then, if the synchronization field of the LIN bus is not detected when data is received in this mode, the LIN synchronization error interrupt will be generated.</p>
</section>
<section id="auto-baud-rate-detection-universal-fixed-characters-mode-interrupt">
<h3><span class="section-number">16.3.21. </span>Auto baud rate detection (universal/fixed characters mode) interrupt<a class="headerlink" href="#auto-baud-rate-detection-universal-fixed-characters-mode-interrupt" title="Permalink to this headline"></a></h3>
<p>In the auto baud rate detection mode, when a baud rate is detected, the auto baud rate detection (universal/fixed characters mode) interrupt will be generated as configured.</p>
</section>
</section>
<section id="register-description">
<h2><span class="section-number">16.4. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#utx-config">utx_config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-config">urx_config</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-bit-prd">uart_bit_prd</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#data-config">data_config</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#utx-ir-position">utx_ir_position</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-ir-position">urx_ir_position</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#urx-rto-timer">urx_rto_timer</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-sw-mode">uart_sw_mode</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-int-sts">uart_int_sts</a></p></td>
<td><p>UART interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-int-mask">uart_int_mask</a></p></td>
<td><p>UART interrupt mask</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-int-clear">uart_int_clear</a></p></td>
<td><p>UART interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-int-en">uart_int_en</a></p></td>
<td><p>UART interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-status">uart_status</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#sts-urx-abr-prd">sts_urx_abr_prd</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#urx-abr-prd-b01">urx_abr_prd_b01</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-abr-prd-b23">urx_abr_prd_b23</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#urx-abr-prd-b45">urx_abr_prd_b45</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-abr-prd-b67">urx_abr_prd_b67</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#urx-abr-pw-tol">urx_abr_pw_tol</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-bcr-int-cfg">urx_bcr_int_cfg</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#utx-rs485-cfg">utx_rs485_cfg</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-fifo-config-0">uart_fifo_config_0</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-fifo-config-1">uart_fifo_config_1</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-fifo-wdata">uart_fifo_wdata</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-fifo-rdata">uart_fifo_rdata</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="utx-config">
<h3><span class="section-number">16.4.1. </span>utx_config<a class="headerlink" href="#utx-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002000</p>
<figure class="align-center">
<img alt="../_images/uart_utx_config.svg" src="../_images/uart_utx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_utx_len</p></td>
<td><p>r/w</p></td>
<td><p>16’d0</p></td>
<td><p>Length of UART TX data transfer (Unit: character/byte) (Don’t-care if cr_utx_frm_en is enabled)</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>15:13</p></td>
<td rowspan="2"><p>cr_utx_bit_cnt_b</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3’d4</p></td>
<td rowspan="2"><p>UART TX BREAK bit count (for LIN protocol)</p>
<p>Note: Additional 8 bit times will be added since LIN Break field requires at least 13 bit times</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>12:11</p></td>
<td><p>cr_utx_bit_cnt_p</p></td>
<td><p>r/w</p></td>
<td><p>2’d1</p></td>
<td><p>UART TX STOP bit count (unit: 0.5 bit)</p></td>
</tr>
<tr class="row-even"><td><p>10:8</p></td>
<td><p>cr_utx_bit_cnt_d</p></td>
<td><p>r/w</p></td>
<td><p>3’d7</p></td>
<td><p>UART TX DATA bit count for each character</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_utx_ir_inv</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Inverse signal of UART TX output in IR mode</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_utx_ir_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART TX IR mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_utx_prt_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Select signal of UART TX parity bit</p>
<p>1: Odd parity</p>
<p>0: Even parity</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_utx_prt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART TX parity bit</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_utx_lin_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART TX LIN mode (LIN header will be sent before sending data)</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_utx_frm_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART TX freerun mode (utx_end_int will be disabled)</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_utx_cts_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART TX CTS flow control function</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_utx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Enable signal of UART TX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="urx-config">
<h3><span class="section-number">16.4.2. </span>urx_config<a class="headerlink" href="#urx-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002004</p>
<figure class="align-center">
<img alt="../_images/uart_urx_config.svg" src="../_images/uart_urx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:16</p></td>
<td rowspan="2"><p>cr_urx_len</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>16’d0</p></td>
<td rowspan="2"><p>Length of UART RX data transfer (Unit: character/byte)</p>
<p>urx_end_int will assert when this length is reached</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>cr_urx_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4’d0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_urx_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of RXD input de-glitch function</p></td>
</tr>
<tr class="row-even"><td><p>10:8</p></td>
<td><p>cr_urx_bit_cnt_d</p></td>
<td><p>r/w</p></td>
<td><p>3’d7</p></td>
<td><p>UART RX DATA bit count for each character</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_urx_ir_inv</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Inverse signal of UART RX input in IR mode</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_urx_ir_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART RX IR mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_urx_prt_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Select signal of UART RX parity bit</p>
<p>1: Odd parity</p>
<p>0: Even parity</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_prt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART RX parity bit</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_lin_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART RX LIN mode (LIN header will be required and checked before receiving data)</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_urx_abr_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART RX Auto Baud Rate detection function</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_urx_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of UART RX function</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-bit-prd">
<h3><span class="section-number">16.4.3. </span>uart_bit_prd<a class="headerlink" href="#uart-bit-prd" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002008</p>
<figure class="align-center">
<img alt="../_images/uart_uart_bit_prd.svg" src="../_images/uart_uart_bit_prd.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_urx_bit_prd</p></td>
<td><p>r/w</p></td>
<td><p>16’d255</p></td>
<td><p>Period of each UART RX bit, related to baud rate</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_utx_bit_prd</p></td>
<td><p>r/w</p></td>
<td><p>16’d255</p></td>
<td><p>Period of each UART TX bit, related to baud rate</p></td>
</tr>
</tbody>
</table>
</section>
<section id="data-config">
<h3><span class="section-number">16.4.4. </span>data_config<a class="headerlink" href="#data-config" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3000200c</p>
<figure class="align-center">
<img alt="../_images/uart_data_config.svg" src="../_images/uart_data_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>cr_uart_bit_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Bit-inverse signal for each data byte</p>
<p>0: Each byte is sent out LSB-first</p>
<p>1: Each byte is sent out MSB-first</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="utx-ir-position">
<h3><span class="section-number">16.4.5. </span>utx_ir_position<a class="headerlink" href="#utx-ir-position" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002010</p>
<figure class="align-center">
<img alt="../_images/uart_utx_ir_position.svg" src="../_images/uart_utx_ir_position.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_utx_ir_pos_p</p></td>
<td><p>r/w</p></td>
<td><p>16’d159</p></td>
<td><p>STOP position of UART TX IR pulse</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_utx_ir_pos_s</p></td>
<td><p>r/w</p></td>
<td><p>16’d112</p></td>
<td><p>START position of UART TX IR pulse</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-ir-position">
<h3><span class="section-number">16.4.6. </span>urx_ir_position<a class="headerlink" href="#urx-ir-position" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002014</p>
<figure class="align-center">
<img alt="../_images/uart_urx_ir_position.svg" src="../_images/uart_urx_ir_position.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_urx_ir_pos_s</p></td>
<td><p>r/w</p></td>
<td><p>16’d111</p></td>
<td><p>START position of UART RXD pulse recovered from IR signal</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-rto-timer">
<h3><span class="section-number">16.4.7. </span>urx_rto_timer<a class="headerlink" href="#urx-rto-timer" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002018</p>
<figure class="align-center">
<img alt="../_images/uart_urx_rto_timer.svg" src="../_images/uart_urx_rto_timer.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_urx_rto_value</p></td>
<td><p>r/w</p></td>
<td><p>8’d15</p></td>
<td><p>Time-out value for triggering RTO interrupt (unit: bit time)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-sw-mode">
<h3><span class="section-number">16.4.8. </span>uart_sw_mode<a class="headerlink" href="#uart-sw-mode" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3000201c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_sw_mode.svg" src="../_images/uart_uart_sw_mode.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_rts_sw_val</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX RTS output SW control value</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_urx_rts_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX RTS output SW control mode</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_utx_txd_sw_val</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>UART TX TXD output SW control value</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_utx_txd_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>UART TX TXD output SW control mode</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-sts">
<h3><span class="section-number">16.4.9. </span>uart_int_sts<a class="headerlink" href="#uart-int-sts" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002020</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_sts.svg" src="../_images/uart_uart_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>urx_ad5_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX ABR Detection finish interrupt using codeword 0x55</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>urx_ads_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX ABR Detection finish interrupt using START bit</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>urx_bcr_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX byte count reached interrupt</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>urx_lse_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX LIN mode sync field error interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>urx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>utx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART TX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>urx_pce_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX parity check error interrupt</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>urx_rto_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX Time-out interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>urx_frdy_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>utx_frdy_int</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>UART TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>urx_end_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART RX transfer end interrupt (set according to cr_urx_len)</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>utx_end_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>UART TX transfer end interrupt (set according to cr_utx_len)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-mask">
<h3><span class="section-number">16.4.10. </span>uart_int_mask<a class="headerlink" href="#uart-int-mask" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002024</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_mask.svg" src="../_images/uart_uart_int_mask.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_urx_ad5_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_ad5_int</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_urx_ads_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_ads_int</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>cr_urx_bcr_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_bcr_int</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_urx_lse_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_lse_int</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_urx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_utx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of utx_fer_int</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>cr_urx_pce_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_pce_int</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_rto_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_rto_int</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_frdy_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_frdy_int</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_utx_frdy_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of utx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_urx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of urx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_utx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-clear">
<h3><span class="section-number">16.4.11. </span>uart_int_clear<a class="headerlink" href="#uart-int-clear" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002028</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_clear.svg" src="../_images/uart_uart_int_clear.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_urx_ad5_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_ad5_int</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_urx_ads_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_ads_int</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>cr_urx_bcr_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_bcr_int</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_urx_lse_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_lse_int</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1’b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1’b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>cr_urx_pce_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_pce_int</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_rto_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_rto_int</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1’b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1’b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_urx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of urx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_utx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-en">
<h3><span class="section-number">16.4.12. </span>uart_int_en<a class="headerlink" href="#uart-int-en" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3000202c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_en.svg" src="../_images/uart_uart_int_en.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_urx_ad5_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_ad5_int</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_urx_ads_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_ads_int</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>cr_urx_bcr_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_bcr_int</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_urx_lse_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_lse_int</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_urx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_utx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of utx_fer_int</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>cr_urx_pce_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_pce_int</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_rto_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_rto_int</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_frdy_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_frdy_int</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_utx_frdy_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of utx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_urx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of urx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_utx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-status">
<h3><span class="section-number">16.4.13. </span>uart_status<a class="headerlink" href="#uart-status" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002030</p>
<figure class="align-center">
<img alt="../_images/uart_uart_status.svg" src="../_images/uart_uart_status.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>sts_urx_bus_busy</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Indicator of UART RX bus busy</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>sts_utx_bus_busy</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Indicator of UART TX bus busy</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sts-urx-abr-prd">
<h3><span class="section-number">16.4.14. </span>sts_urx_abr_prd<a class="headerlink" href="#sts-urx-abr-prd" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002034</p>
<figure class="align-center">
<img alt="../_images/uart_sts_urx_abr_prd.svg" src="../_images/uart_sts_urx_abr_prd.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_0x55</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection using codeword 0x55</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_start</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection using START bit</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-abr-prd-b01">
<h3><span class="section-number">16.4.15. </span>urx_abr_prd_b01<a class="headerlink" href="#urx-abr-prd-b01" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002038</p>
<figure class="align-center">
<img alt="../_images/uart_urx_abr_prd_b01.svg" src="../_images/uart_urx_abr_prd_b01.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_bit1</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[1]</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_bit0</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[0]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-abr-prd-b23">
<h3><span class="section-number">16.4.16. </span>urx_abr_prd_b23<a class="headerlink" href="#urx-abr-prd-b23" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3000203c</p>
<figure class="align-center">
<img alt="../_images/uart_urx_abr_prd_b23.svg" src="../_images/uart_urx_abr_prd_b23.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_bit3</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[3]</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_bit2</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[2]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-abr-prd-b45">
<h3><span class="section-number">16.4.17. </span>urx_abr_prd_b45<a class="headerlink" href="#urx-abr-prd-b45" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002040</p>
<figure class="align-center">
<img alt="../_images/uart_urx_abr_prd_b45.svg" src="../_images/uart_urx_abr_prd_b45.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_bit5</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[5]</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_bit4</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[4]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-abr-prd-b67">
<h3><span class="section-number">16.4.18. </span>urx_abr_prd_b67<a class="headerlink" href="#urx-abr-prd-b67" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002044</p>
<figure class="align-center">
<img alt="../_images/uart_urx_abr_prd_b67.svg" src="../_images/uart_urx_abr_prd_b67.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_bit7</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[7]</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_bit6</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Bit period of Auto Baud Rate detection - bit[6]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-abr-pw-tol">
<h3><span class="section-number">16.4.19. </span>urx_abr_pw_tol<a class="headerlink" href="#urx-abr-pw-tol" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002048</p>
<figure class="align-center">
<img alt="../_images/uart_urx_abr_pw_tol.svg" src="../_images/uart_urx_abr_pw_tol.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_urx_abr_pw_tol</p></td>
<td><p>r/w</p></td>
<td><p>8’d3</p></td>
<td><p>Auto Baud Rate detection pulse-width tolerance for using codeword 0x55</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-bcr-int-cfg">
<h3><span class="section-number">16.4.20. </span>urx_bcr_int_cfg<a class="headerlink" href="#urx-bcr-int-cfg" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002050</p>
<figure class="align-center">
<img alt="../_images/uart_urx_bcr_int_cfg.svg" src="../_images/uart_urx_bcr_int_cfg.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_bcr_count</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>Current byte count of urx_bcr_int counter, auto-cleared bt cr_urx_bcr_clr</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_urx_bcr_value</p></td>
<td><p>r/w</p></td>
<td><p>16’hFFFF</p></td>
<td><p>Byte count setting for urx_bcr_int counter</p></td>
</tr>
</tbody>
</table>
</section>
<section id="utx-rs485-cfg">
<h3><span class="section-number">16.4.21. </span>utx_rs485_cfg<a class="headerlink" href="#utx-rs485-cfg" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002054</p>
<figure class="align-center">
<img alt="../_images/uart_utx_rs485_cfg.svg" src="../_images/uart_utx_rs485_cfg.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>cr_utx_rs485_pol</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>DE pin polarity in RS-485 transceiver mode</p>
<p>1’b0: DE is active-low</p>
<p>1’b1: DE is active-high</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>cr_utx_rs485_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Enable signal for RS-485 transceiver mode</p>
<p>1’b0: Disabled, normal UART</p>
<p>1’b1: Enabled, IO is connected to RS-485 transceiver and RTS_O becomes DE function</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="uart-fifo-config-0">
<h3><span class="section-number">16.4.22. </span>uart_fifo_config_0<a class="headerlink" href="#uart-fifo-config-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002080</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_config_0.svg" src="../_images/uart_uart_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Clear signal of RX FIFO</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Clear signal of TX FIFO</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>uart_dma_rx_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of dma_rx_req/ack interface</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>uart_dma_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-config-1">
<h3><span class="section-number">16.4.23. </span>uart_fifo_config_1<a class="headerlink" href="#uart-fifo-config-1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002084</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_config_1.svg" src="../_images/uart_uart_fifo_config_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>28:24</p></td>
<td><p>rx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>5’d0</p></td>
<td><p>RX FIFO threshold, dma_rx_req will not be asserted if rx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20:16</p></td>
<td><p>tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>5’d0</p></td>
<td><p>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13:8</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>6’d0</p></td>
<td><p>RX FIFO available count</p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>5:0</p></td>
<td><p>tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>6’d32</p></td>
<td><p>TX FIFO available count</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-wdata">
<h3><span class="section-number">16.4.24. </span>uart_fifo_wdata<a class="headerlink" href="#uart-fifo-wdata" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30002088</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_wdata.svg" src="../_images/uart_uart_fifo_wdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>uart_fifo_wdata</p></td>
<td><p>w</p></td>
<td><p>x</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-rdata">
<h3><span class="section-number">16.4.25. </span>uart_fifo_rdata<a class="headerlink" href="#uart-fifo-rdata" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3000208c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_rdata.svg" src="../_images/uart_uart_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>uart_fifo_rdata</p></td>
<td><p>r</p></td>
<td><p>8’h0</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="SPI.html" class="btn btn-neutral float-left" title="15. SPI" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="I2C.html" class="btn btn-neutral float-right" title="17. I2C" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>