package redilog.synthesis;

public class OrNode extends Node {
    public Node input1, input2;
}
