
LV4_App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a94c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800aadc  0800aadc  0001aadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0b0  0800b0b0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0b0  0800b0b0  0001b0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0b8  0800b0b8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0b8  0800b0b8  0001b0b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0bc  0800b0bc  0001b0bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b0c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000047b4  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000482c  2000482c  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001bb27  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004627  00000000  00000000  0003bc12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001880  00000000  00000000  00040240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000131f  00000000  00000000  00041ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026871  00000000  00000000  00042ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021bb7  00000000  00000000  00069650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000da8cd  00000000  00000000  0008b207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006eb0  00000000  00000000  00165ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  0016c984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aac4 	.word	0x0800aac4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800aac4 	.word	0x0800aac4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_dmul>:
 80001e4:	b570      	push	{r4, r5, r6, lr}
 80001e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001f2:	bf1d      	ittte	ne
 80001f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001f8:	ea94 0f0c 	teqne	r4, ip
 80001fc:	ea95 0f0c 	teqne	r5, ip
 8000200:	f000 f8de 	bleq	80003c0 <__aeabi_dmul+0x1dc>
 8000204:	442c      	add	r4, r5
 8000206:	ea81 0603 	eor.w	r6, r1, r3
 800020a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800020e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000212:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000216:	bf18      	it	ne
 8000218:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800021c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000224:	d038      	beq.n	8000298 <__aeabi_dmul+0xb4>
 8000226:	fba0 ce02 	umull	ip, lr, r0, r2
 800022a:	f04f 0500 	mov.w	r5, #0
 800022e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000232:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000236:	fbe0 e503 	umlal	lr, r5, r0, r3
 800023a:	f04f 0600 	mov.w	r6, #0
 800023e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000242:	f09c 0f00 	teq	ip, #0
 8000246:	bf18      	it	ne
 8000248:	f04e 0e01 	orrne.w	lr, lr, #1
 800024c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000250:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000254:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000258:	d204      	bcs.n	8000264 <__aeabi_dmul+0x80>
 800025a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800025e:	416d      	adcs	r5, r5
 8000260:	eb46 0606 	adc.w	r6, r6, r6
 8000264:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000268:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800026c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000270:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000274:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000278:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800027c:	bf88      	it	hi
 800027e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000282:	d81e      	bhi.n	80002c2 <__aeabi_dmul+0xde>
 8000284:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000288:	bf08      	it	eq
 800028a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800028e:	f150 0000 	adcs.w	r0, r0, #0
 8000292:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000296:	bd70      	pop	{r4, r5, r6, pc}
 8000298:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800029c:	ea46 0101 	orr.w	r1, r6, r1
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	ea81 0103 	eor.w	r1, r1, r3
 80002a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002ac:	bfc2      	ittt	gt
 80002ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002b6:	bd70      	popgt	{r4, r5, r6, pc}
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f04f 0e00 	mov.w	lr, #0
 80002c0:	3c01      	subs	r4, #1
 80002c2:	f300 80ab 	bgt.w	800041c <__aeabi_dmul+0x238>
 80002c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ca:	bfde      	ittt	le
 80002cc:	2000      	movle	r0, #0
 80002ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002d2:	bd70      	pople	{r4, r5, r6, pc}
 80002d4:	f1c4 0400 	rsb	r4, r4, #0
 80002d8:	3c20      	subs	r4, #32
 80002da:	da35      	bge.n	8000348 <__aeabi_dmul+0x164>
 80002dc:	340c      	adds	r4, #12
 80002de:	dc1b      	bgt.n	8000318 <__aeabi_dmul+0x134>
 80002e0:	f104 0414 	add.w	r4, r4, #20
 80002e4:	f1c4 0520 	rsb	r5, r4, #32
 80002e8:	fa00 f305 	lsl.w	r3, r0, r5
 80002ec:	fa20 f004 	lsr.w	r0, r0, r4
 80002f0:	fa01 f205 	lsl.w	r2, r1, r5
 80002f4:	ea40 0002 	orr.w	r0, r0, r2
 80002f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000300:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000304:	fa21 f604 	lsr.w	r6, r1, r4
 8000308:	eb42 0106 	adc.w	r1, r2, r6
 800030c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000310:	bf08      	it	eq
 8000312:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000316:	bd70      	pop	{r4, r5, r6, pc}
 8000318:	f1c4 040c 	rsb	r4, r4, #12
 800031c:	f1c4 0520 	rsb	r5, r4, #32
 8000320:	fa00 f304 	lsl.w	r3, r0, r4
 8000324:	fa20 f005 	lsr.w	r0, r0, r5
 8000328:	fa01 f204 	lsl.w	r2, r1, r4
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	f141 0100 	adc.w	r1, r1, #0
 800033c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000340:	bf08      	it	eq
 8000342:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000346:	bd70      	pop	{r4, r5, r6, pc}
 8000348:	f1c4 0520 	rsb	r5, r4, #32
 800034c:	fa00 f205 	lsl.w	r2, r0, r5
 8000350:	ea4e 0e02 	orr.w	lr, lr, r2
 8000354:	fa20 f304 	lsr.w	r3, r0, r4
 8000358:	fa01 f205 	lsl.w	r2, r1, r5
 800035c:	ea43 0302 	orr.w	r3, r3, r2
 8000360:	fa21 f004 	lsr.w	r0, r1, r4
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	fa21 f204 	lsr.w	r2, r1, r4
 800036c:	ea20 0002 	bic.w	r0, r0, r2
 8000370:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000374:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000378:	bf08      	it	eq
 800037a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037e:	bd70      	pop	{r4, r5, r6, pc}
 8000380:	f094 0f00 	teq	r4, #0
 8000384:	d10f      	bne.n	80003a6 <__aeabi_dmul+0x1c2>
 8000386:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800038a:	0040      	lsls	r0, r0, #1
 800038c:	eb41 0101 	adc.w	r1, r1, r1
 8000390:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000394:	bf08      	it	eq
 8000396:	3c01      	subeq	r4, #1
 8000398:	d0f7      	beq.n	800038a <__aeabi_dmul+0x1a6>
 800039a:	ea41 0106 	orr.w	r1, r1, r6
 800039e:	f095 0f00 	teq	r5, #0
 80003a2:	bf18      	it	ne
 80003a4:	4770      	bxne	lr
 80003a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003aa:	0052      	lsls	r2, r2, #1
 80003ac:	eb43 0303 	adc.w	r3, r3, r3
 80003b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b4:	bf08      	it	eq
 80003b6:	3d01      	subeq	r5, #1
 80003b8:	d0f7      	beq.n	80003aa <__aeabi_dmul+0x1c6>
 80003ba:	ea43 0306 	orr.w	r3, r3, r6
 80003be:	4770      	bx	lr
 80003c0:	ea94 0f0c 	teq	r4, ip
 80003c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003c8:	bf18      	it	ne
 80003ca:	ea95 0f0c 	teqne	r5, ip
 80003ce:	d00c      	beq.n	80003ea <__aeabi_dmul+0x206>
 80003d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d4:	bf18      	it	ne
 80003d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003da:	d1d1      	bne.n	8000380 <__aeabi_dmul+0x19c>
 80003dc:	ea81 0103 	eor.w	r1, r1, r3
 80003e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd70      	pop	{r4, r5, r6, pc}
 80003ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003ee:	bf06      	itte	eq
 80003f0:	4610      	moveq	r0, r2
 80003f2:	4619      	moveq	r1, r3
 80003f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f8:	d019      	beq.n	800042e <__aeabi_dmul+0x24a>
 80003fa:	ea94 0f0c 	teq	r4, ip
 80003fe:	d102      	bne.n	8000406 <__aeabi_dmul+0x222>
 8000400:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000404:	d113      	bne.n	800042e <__aeabi_dmul+0x24a>
 8000406:	ea95 0f0c 	teq	r5, ip
 800040a:	d105      	bne.n	8000418 <__aeabi_dmul+0x234>
 800040c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000410:	bf1c      	itt	ne
 8000412:	4610      	movne	r0, r2
 8000414:	4619      	movne	r1, r3
 8000416:	d10a      	bne.n	800042e <__aeabi_dmul+0x24a>
 8000418:	ea81 0103 	eor.w	r1, r1, r3
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000420:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000424:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000432:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000436:	bd70      	pop	{r4, r5, r6, pc}

08000438 <__aeabi_drsub>:
 8000438:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800043c:	e002      	b.n	8000444 <__adddf3>
 800043e:	bf00      	nop

08000440 <__aeabi_dsub>:
 8000440:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000444 <__adddf3>:
 8000444:	b530      	push	{r4, r5, lr}
 8000446:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800044a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	bf1f      	itttt	ne
 800045a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800045e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000462:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000466:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800046a:	f000 80e2 	beq.w	8000632 <__adddf3+0x1ee>
 800046e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000472:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000476:	bfb8      	it	lt
 8000478:	426d      	neglt	r5, r5
 800047a:	dd0c      	ble.n	8000496 <__adddf3+0x52>
 800047c:	442c      	add	r4, r5
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	ea82 0000 	eor.w	r0, r2, r0
 800048a:	ea83 0101 	eor.w	r1, r3, r1
 800048e:	ea80 0202 	eor.w	r2, r0, r2
 8000492:	ea81 0303 	eor.w	r3, r1, r3
 8000496:	2d36      	cmp	r5, #54	; 0x36
 8000498:	bf88      	it	hi
 800049a:	bd30      	pophi	{r4, r5, pc}
 800049c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004ac:	d002      	beq.n	80004b4 <__adddf3+0x70>
 80004ae:	4240      	negs	r0, r0
 80004b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c0:	d002      	beq.n	80004c8 <__adddf3+0x84>
 80004c2:	4252      	negs	r2, r2
 80004c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c8:	ea94 0f05 	teq	r4, r5
 80004cc:	f000 80a7 	beq.w	800061e <__adddf3+0x1da>
 80004d0:	f1a4 0401 	sub.w	r4, r4, #1
 80004d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004d8:	db0d      	blt.n	80004f6 <__adddf3+0xb2>
 80004da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004de:	fa22 f205 	lsr.w	r2, r2, r5
 80004e2:	1880      	adds	r0, r0, r2
 80004e4:	f141 0100 	adc.w	r1, r1, #0
 80004e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004ec:	1880      	adds	r0, r0, r2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	4159      	adcs	r1, r3
 80004f4:	e00e      	b.n	8000514 <__adddf3+0xd0>
 80004f6:	f1a5 0520 	sub.w	r5, r5, #32
 80004fa:	f10e 0e20 	add.w	lr, lr, #32
 80004fe:	2a01      	cmp	r2, #1
 8000500:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000504:	bf28      	it	cs
 8000506:	f04c 0c02 	orrcs.w	ip, ip, #2
 800050a:	fa43 f305 	asr.w	r3, r3, r5
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000514:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000518:	d507      	bpl.n	800052a <__adddf3+0xe6>
 800051a:	f04f 0e00 	mov.w	lr, #0
 800051e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000522:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000526:	eb6e 0101 	sbc.w	r1, lr, r1
 800052a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800052e:	d31b      	bcc.n	8000568 <__adddf3+0x124>
 8000530:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000534:	d30c      	bcc.n	8000550 <__adddf3+0x10c>
 8000536:	0849      	lsrs	r1, r1, #1
 8000538:	ea5f 0030 	movs.w	r0, r0, rrx
 800053c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000540:	f104 0401 	add.w	r4, r4, #1
 8000544:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000548:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800054c:	f080 809a 	bcs.w	8000684 <__adddf3+0x240>
 8000550:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000554:	bf08      	it	eq
 8000556:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800055a:	f150 0000 	adcs.w	r0, r0, #0
 800055e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000562:	ea41 0105 	orr.w	r1, r1, r5
 8000566:	bd30      	pop	{r4, r5, pc}
 8000568:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800056c:	4140      	adcs	r0, r0
 800056e:	eb41 0101 	adc.w	r1, r1, r1
 8000572:	3c01      	subs	r4, #1
 8000574:	bf28      	it	cs
 8000576:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800057a:	d2e9      	bcs.n	8000550 <__adddf3+0x10c>
 800057c:	f091 0f00 	teq	r1, #0
 8000580:	bf04      	itt	eq
 8000582:	4601      	moveq	r1, r0
 8000584:	2000      	moveq	r0, #0
 8000586:	fab1 f381 	clz	r3, r1
 800058a:	bf08      	it	eq
 800058c:	3320      	addeq	r3, #32
 800058e:	f1a3 030b 	sub.w	r3, r3, #11
 8000592:	f1b3 0220 	subs.w	r2, r3, #32
 8000596:	da0c      	bge.n	80005b2 <__adddf3+0x16e>
 8000598:	320c      	adds	r2, #12
 800059a:	dd08      	ble.n	80005ae <__adddf3+0x16a>
 800059c:	f102 0c14 	add.w	ip, r2, #20
 80005a0:	f1c2 020c 	rsb	r2, r2, #12
 80005a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005a8:	fa21 f102 	lsr.w	r1, r1, r2
 80005ac:	e00c      	b.n	80005c8 <__adddf3+0x184>
 80005ae:	f102 0214 	add.w	r2, r2, #20
 80005b2:	bfd8      	it	le
 80005b4:	f1c2 0c20 	rsble	ip, r2, #32
 80005b8:	fa01 f102 	lsl.w	r1, r1, r2
 80005bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c0:	bfdc      	itt	le
 80005c2:	ea41 010c 	orrle.w	r1, r1, ip
 80005c6:	4090      	lslle	r0, r2
 80005c8:	1ae4      	subs	r4, r4, r3
 80005ca:	bfa2      	ittt	ge
 80005cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d0:	4329      	orrge	r1, r5
 80005d2:	bd30      	popge	{r4, r5, pc}
 80005d4:	ea6f 0404 	mvn.w	r4, r4
 80005d8:	3c1f      	subs	r4, #31
 80005da:	da1c      	bge.n	8000616 <__adddf3+0x1d2>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc0e      	bgt.n	80005fe <__adddf3+0x1ba>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0220 	rsb	r2, r4, #32
 80005e8:	fa20 f004 	lsr.w	r0, r0, r4
 80005ec:	fa01 f302 	lsl.w	r3, r1, r2
 80005f0:	ea40 0003 	orr.w	r0, r0, r3
 80005f4:	fa21 f304 	lsr.w	r3, r1, r4
 80005f8:	ea45 0103 	orr.w	r1, r5, r3
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	f1c4 040c 	rsb	r4, r4, #12
 8000602:	f1c4 0220 	rsb	r2, r4, #32
 8000606:	fa20 f002 	lsr.w	r0, r0, r2
 800060a:	fa01 f304 	lsl.w	r3, r1, r4
 800060e:	ea40 0003 	orr.w	r0, r0, r3
 8000612:	4629      	mov	r1, r5
 8000614:	bd30      	pop	{r4, r5, pc}
 8000616:	fa21 f004 	lsr.w	r0, r1, r4
 800061a:	4629      	mov	r1, r5
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	f094 0f00 	teq	r4, #0
 8000622:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000626:	bf06      	itte	eq
 8000628:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800062c:	3401      	addeq	r4, #1
 800062e:	3d01      	subne	r5, #1
 8000630:	e74e      	b.n	80004d0 <__adddf3+0x8c>
 8000632:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000636:	bf18      	it	ne
 8000638:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800063c:	d029      	beq.n	8000692 <__adddf3+0x24e>
 800063e:	ea94 0f05 	teq	r4, r5
 8000642:	bf08      	it	eq
 8000644:	ea90 0f02 	teqeq	r0, r2
 8000648:	d005      	beq.n	8000656 <__adddf3+0x212>
 800064a:	ea54 0c00 	orrs.w	ip, r4, r0
 800064e:	bf04      	itt	eq
 8000650:	4619      	moveq	r1, r3
 8000652:	4610      	moveq	r0, r2
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	ea91 0f03 	teq	r1, r3
 800065a:	bf1e      	ittt	ne
 800065c:	2100      	movne	r1, #0
 800065e:	2000      	movne	r0, #0
 8000660:	bd30      	popne	{r4, r5, pc}
 8000662:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000666:	d105      	bne.n	8000674 <__adddf3+0x230>
 8000668:	0040      	lsls	r0, r0, #1
 800066a:	4149      	adcs	r1, r1
 800066c:	bf28      	it	cs
 800066e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000672:	bd30      	pop	{r4, r5, pc}
 8000674:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000678:	bf3c      	itt	cc
 800067a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800067e:	bd30      	popcc	{r4, r5, pc}
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000684:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000688:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800068c:	f04f 0000 	mov.w	r0, #0
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000696:	bf1a      	itte	ne
 8000698:	4619      	movne	r1, r3
 800069a:	4610      	movne	r0, r2
 800069c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a0:	bf1c      	itt	ne
 80006a2:	460b      	movne	r3, r1
 80006a4:	4602      	movne	r2, r0
 80006a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006aa:	bf06      	itte	eq
 80006ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b0:	ea91 0f03 	teqeq	r1, r3
 80006b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	bf00      	nop

080006bc <__aeabi_ui2d>:
 80006bc:	f090 0f00 	teq	r0, #0
 80006c0:	bf04      	itt	eq
 80006c2:	2100      	moveq	r1, #0
 80006c4:	4770      	bxeq	lr
 80006c6:	b530      	push	{r4, r5, lr}
 80006c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d0:	f04f 0500 	mov.w	r5, #0
 80006d4:	f04f 0100 	mov.w	r1, #0
 80006d8:	e750      	b.n	800057c <__adddf3+0x138>
 80006da:	bf00      	nop

080006dc <__aeabi_i2d>:
 80006dc:	f090 0f00 	teq	r0, #0
 80006e0:	bf04      	itt	eq
 80006e2:	2100      	moveq	r1, #0
 80006e4:	4770      	bxeq	lr
 80006e6:	b530      	push	{r4, r5, lr}
 80006e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f4:	bf48      	it	mi
 80006f6:	4240      	negmi	r0, r0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e73e      	b.n	800057c <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_f2d>:
 8000700:	0042      	lsls	r2, r0, #1
 8000702:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000706:	ea4f 0131 	mov.w	r1, r1, rrx
 800070a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800070e:	bf1f      	itttt	ne
 8000710:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000714:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000718:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800071c:	4770      	bxne	lr
 800071e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000722:	bf08      	it	eq
 8000724:	4770      	bxeq	lr
 8000726:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800072a:	bf04      	itt	eq
 800072c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800073c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000740:	e71c      	b.n	800057c <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_ul2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f04f 0500 	mov.w	r5, #0
 8000752:	e00a      	b.n	800076a <__aeabi_l2d+0x16>

08000754 <__aeabi_l2d>:
 8000754:	ea50 0201 	orrs.w	r2, r0, r1
 8000758:	bf08      	it	eq
 800075a:	4770      	bxeq	lr
 800075c:	b530      	push	{r4, r5, lr}
 800075e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000762:	d502      	bpl.n	800076a <__aeabi_l2d+0x16>
 8000764:	4240      	negs	r0, r0
 8000766:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800076a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800076e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000772:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000776:	f43f aed8 	beq.w	800052a <__adddf3+0xe6>
 800077a:	f04f 0203 	mov.w	r2, #3
 800077e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000782:	bf18      	it	ne
 8000784:	3203      	addne	r2, #3
 8000786:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078a:	bf18      	it	ne
 800078c:	3203      	addne	r2, #3
 800078e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000792:	f1c2 0320 	rsb	r3, r2, #32
 8000796:	fa00 fc03 	lsl.w	ip, r0, r3
 800079a:	fa20 f002 	lsr.w	r0, r0, r2
 800079e:	fa01 fe03 	lsl.w	lr, r1, r3
 80007a2:	ea40 000e 	orr.w	r0, r0, lr
 80007a6:	fa21 f102 	lsr.w	r1, r1, r2
 80007aa:	4414      	add	r4, r2
 80007ac:	e6bd      	b.n	800052a <__adddf3+0xe6>
 80007ae:	bf00      	nop

080007b0 <__aeabi_d2f>:
 80007b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007b4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007b8:	bf24      	itt	cs
 80007ba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007be:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007c2:	d90d      	bls.n	80007e0 <__aeabi_d2f+0x30>
 80007c4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007c8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007cc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007d0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007d4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007d8:	bf08      	it	eq
 80007da:	f020 0001 	biceq.w	r0, r0, #1
 80007de:	4770      	bx	lr
 80007e0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007e4:	d121      	bne.n	800082a <__aeabi_d2f+0x7a>
 80007e6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007ea:	bfbc      	itt	lt
 80007ec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007f0:	4770      	bxlt	lr
 80007f2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007fa:	f1c2 0218 	rsb	r2, r2, #24
 80007fe:	f1c2 0c20 	rsb	ip, r2, #32
 8000802:	fa10 f30c 	lsls.w	r3, r0, ip
 8000806:	fa20 f002 	lsr.w	r0, r0, r2
 800080a:	bf18      	it	ne
 800080c:	f040 0001 	orrne.w	r0, r0, #1
 8000810:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000814:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000818:	fa03 fc0c 	lsl.w	ip, r3, ip
 800081c:	ea40 000c 	orr.w	r0, r0, ip
 8000820:	fa23 f302 	lsr.w	r3, r3, r2
 8000824:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000828:	e7cc      	b.n	80007c4 <__aeabi_d2f+0x14>
 800082a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800082e:	d107      	bne.n	8000840 <__aeabi_d2f+0x90>
 8000830:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000834:	bf1e      	ittt	ne
 8000836:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800083a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800083e:	4770      	bxne	lr
 8000840:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000844:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000848:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop

08000850 <__aeabi_uldivmod>:
 8000850:	b953      	cbnz	r3, 8000868 <__aeabi_uldivmod+0x18>
 8000852:	b94a      	cbnz	r2, 8000868 <__aeabi_uldivmod+0x18>
 8000854:	2900      	cmp	r1, #0
 8000856:	bf08      	it	eq
 8000858:	2800      	cmpeq	r0, #0
 800085a:	bf1c      	itt	ne
 800085c:	f04f 31ff 	movne.w	r1, #4294967295
 8000860:	f04f 30ff 	movne.w	r0, #4294967295
 8000864:	f000 b970 	b.w	8000b48 <__aeabi_idiv0>
 8000868:	f1ad 0c08 	sub.w	ip, sp, #8
 800086c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000870:	f000 f806 	bl	8000880 <__udivmoddi4>
 8000874:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000878:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800087c:	b004      	add	sp, #16
 800087e:	4770      	bx	lr

08000880 <__udivmoddi4>:
 8000880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000884:	9e08      	ldr	r6, [sp, #32]
 8000886:	460d      	mov	r5, r1
 8000888:	4604      	mov	r4, r0
 800088a:	460f      	mov	r7, r1
 800088c:	2b00      	cmp	r3, #0
 800088e:	d14a      	bne.n	8000926 <__udivmoddi4+0xa6>
 8000890:	428a      	cmp	r2, r1
 8000892:	4694      	mov	ip, r2
 8000894:	d965      	bls.n	8000962 <__udivmoddi4+0xe2>
 8000896:	fab2 f382 	clz	r3, r2
 800089a:	b143      	cbz	r3, 80008ae <__udivmoddi4+0x2e>
 800089c:	fa02 fc03 	lsl.w	ip, r2, r3
 80008a0:	f1c3 0220 	rsb	r2, r3, #32
 80008a4:	409f      	lsls	r7, r3
 80008a6:	fa20 f202 	lsr.w	r2, r0, r2
 80008aa:	4317      	orrs	r7, r2
 80008ac:	409c      	lsls	r4, r3
 80008ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80008b2:	fa1f f58c 	uxth.w	r5, ip
 80008b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80008ba:	0c22      	lsrs	r2, r4, #16
 80008bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80008c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80008c4:	fb01 f005 	mul.w	r0, r1, r5
 80008c8:	4290      	cmp	r0, r2
 80008ca:	d90a      	bls.n	80008e2 <__udivmoddi4+0x62>
 80008cc:	eb1c 0202 	adds.w	r2, ip, r2
 80008d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80008d4:	f080 811c 	bcs.w	8000b10 <__udivmoddi4+0x290>
 80008d8:	4290      	cmp	r0, r2
 80008da:	f240 8119 	bls.w	8000b10 <__udivmoddi4+0x290>
 80008de:	3902      	subs	r1, #2
 80008e0:	4462      	add	r2, ip
 80008e2:	1a12      	subs	r2, r2, r0
 80008e4:	b2a4      	uxth	r4, r4
 80008e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80008ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80008ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008f2:	fb00 f505 	mul.w	r5, r0, r5
 80008f6:	42a5      	cmp	r5, r4
 80008f8:	d90a      	bls.n	8000910 <__udivmoddi4+0x90>
 80008fa:	eb1c 0404 	adds.w	r4, ip, r4
 80008fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000902:	f080 8107 	bcs.w	8000b14 <__udivmoddi4+0x294>
 8000906:	42a5      	cmp	r5, r4
 8000908:	f240 8104 	bls.w	8000b14 <__udivmoddi4+0x294>
 800090c:	4464      	add	r4, ip
 800090e:	3802      	subs	r0, #2
 8000910:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000914:	1b64      	subs	r4, r4, r5
 8000916:	2100      	movs	r1, #0
 8000918:	b11e      	cbz	r6, 8000922 <__udivmoddi4+0xa2>
 800091a:	40dc      	lsrs	r4, r3
 800091c:	2300      	movs	r3, #0
 800091e:	e9c6 4300 	strd	r4, r3, [r6]
 8000922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000926:	428b      	cmp	r3, r1
 8000928:	d908      	bls.n	800093c <__udivmoddi4+0xbc>
 800092a:	2e00      	cmp	r6, #0
 800092c:	f000 80ed 	beq.w	8000b0a <__udivmoddi4+0x28a>
 8000930:	2100      	movs	r1, #0
 8000932:	e9c6 0500 	strd	r0, r5, [r6]
 8000936:	4608      	mov	r0, r1
 8000938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800093c:	fab3 f183 	clz	r1, r3
 8000940:	2900      	cmp	r1, #0
 8000942:	d149      	bne.n	80009d8 <__udivmoddi4+0x158>
 8000944:	42ab      	cmp	r3, r5
 8000946:	d302      	bcc.n	800094e <__udivmoddi4+0xce>
 8000948:	4282      	cmp	r2, r0
 800094a:	f200 80f8 	bhi.w	8000b3e <__udivmoddi4+0x2be>
 800094e:	1a84      	subs	r4, r0, r2
 8000950:	eb65 0203 	sbc.w	r2, r5, r3
 8000954:	2001      	movs	r0, #1
 8000956:	4617      	mov	r7, r2
 8000958:	2e00      	cmp	r6, #0
 800095a:	d0e2      	beq.n	8000922 <__udivmoddi4+0xa2>
 800095c:	e9c6 4700 	strd	r4, r7, [r6]
 8000960:	e7df      	b.n	8000922 <__udivmoddi4+0xa2>
 8000962:	b902      	cbnz	r2, 8000966 <__udivmoddi4+0xe6>
 8000964:	deff      	udf	#255	; 0xff
 8000966:	fab2 f382 	clz	r3, r2
 800096a:	2b00      	cmp	r3, #0
 800096c:	f040 8090 	bne.w	8000a90 <__udivmoddi4+0x210>
 8000970:	1a8a      	subs	r2, r1, r2
 8000972:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000976:	fa1f fe8c 	uxth.w	lr, ip
 800097a:	2101      	movs	r1, #1
 800097c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000980:	fb07 2015 	mls	r0, r7, r5, r2
 8000984:	0c22      	lsrs	r2, r4, #16
 8000986:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800098a:	fb0e f005 	mul.w	r0, lr, r5
 800098e:	4290      	cmp	r0, r2
 8000990:	d908      	bls.n	80009a4 <__udivmoddi4+0x124>
 8000992:	eb1c 0202 	adds.w	r2, ip, r2
 8000996:	f105 38ff 	add.w	r8, r5, #4294967295
 800099a:	d202      	bcs.n	80009a2 <__udivmoddi4+0x122>
 800099c:	4290      	cmp	r0, r2
 800099e:	f200 80cb 	bhi.w	8000b38 <__udivmoddi4+0x2b8>
 80009a2:	4645      	mov	r5, r8
 80009a4:	1a12      	subs	r2, r2, r0
 80009a6:	b2a4      	uxth	r4, r4
 80009a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80009ac:	fb07 2210 	mls	r2, r7, r0, r2
 80009b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009b4:	fb0e fe00 	mul.w	lr, lr, r0
 80009b8:	45a6      	cmp	lr, r4
 80009ba:	d908      	bls.n	80009ce <__udivmoddi4+0x14e>
 80009bc:	eb1c 0404 	adds.w	r4, ip, r4
 80009c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80009c4:	d202      	bcs.n	80009cc <__udivmoddi4+0x14c>
 80009c6:	45a6      	cmp	lr, r4
 80009c8:	f200 80bb 	bhi.w	8000b42 <__udivmoddi4+0x2c2>
 80009cc:	4610      	mov	r0, r2
 80009ce:	eba4 040e 	sub.w	r4, r4, lr
 80009d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80009d6:	e79f      	b.n	8000918 <__udivmoddi4+0x98>
 80009d8:	f1c1 0720 	rsb	r7, r1, #32
 80009dc:	408b      	lsls	r3, r1
 80009de:	fa22 fc07 	lsr.w	ip, r2, r7
 80009e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80009e6:	fa05 f401 	lsl.w	r4, r5, r1
 80009ea:	fa20 f307 	lsr.w	r3, r0, r7
 80009ee:	40fd      	lsrs	r5, r7
 80009f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009f4:	4323      	orrs	r3, r4
 80009f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80009fa:	fa1f fe8c 	uxth.w	lr, ip
 80009fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000a02:	0c1c      	lsrs	r4, r3, #16
 8000a04:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a08:	fb08 f50e 	mul.w	r5, r8, lr
 8000a0c:	42a5      	cmp	r5, r4
 8000a0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000a12:	fa00 f001 	lsl.w	r0, r0, r1
 8000a16:	d90b      	bls.n	8000a30 <__udivmoddi4+0x1b0>
 8000a18:	eb1c 0404 	adds.w	r4, ip, r4
 8000a1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a20:	f080 8088 	bcs.w	8000b34 <__udivmoddi4+0x2b4>
 8000a24:	42a5      	cmp	r5, r4
 8000a26:	f240 8085 	bls.w	8000b34 <__udivmoddi4+0x2b4>
 8000a2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000a2e:	4464      	add	r4, ip
 8000a30:	1b64      	subs	r4, r4, r5
 8000a32:	b29d      	uxth	r5, r3
 8000a34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a38:	fb09 4413 	mls	r4, r9, r3, r4
 8000a3c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000a40:	fb03 fe0e 	mul.w	lr, r3, lr
 8000a44:	45a6      	cmp	lr, r4
 8000a46:	d908      	bls.n	8000a5a <__udivmoddi4+0x1da>
 8000a48:	eb1c 0404 	adds.w	r4, ip, r4
 8000a4c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000a50:	d26c      	bcs.n	8000b2c <__udivmoddi4+0x2ac>
 8000a52:	45a6      	cmp	lr, r4
 8000a54:	d96a      	bls.n	8000b2c <__udivmoddi4+0x2ac>
 8000a56:	3b02      	subs	r3, #2
 8000a58:	4464      	add	r4, ip
 8000a5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a5e:	fba3 9502 	umull	r9, r5, r3, r2
 8000a62:	eba4 040e 	sub.w	r4, r4, lr
 8000a66:	42ac      	cmp	r4, r5
 8000a68:	46c8      	mov	r8, r9
 8000a6a:	46ae      	mov	lr, r5
 8000a6c:	d356      	bcc.n	8000b1c <__udivmoddi4+0x29c>
 8000a6e:	d053      	beq.n	8000b18 <__udivmoddi4+0x298>
 8000a70:	b156      	cbz	r6, 8000a88 <__udivmoddi4+0x208>
 8000a72:	ebb0 0208 	subs.w	r2, r0, r8
 8000a76:	eb64 040e 	sbc.w	r4, r4, lr
 8000a7a:	fa04 f707 	lsl.w	r7, r4, r7
 8000a7e:	40ca      	lsrs	r2, r1
 8000a80:	40cc      	lsrs	r4, r1
 8000a82:	4317      	orrs	r7, r2
 8000a84:	e9c6 7400 	strd	r7, r4, [r6]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a90:	f1c3 0120 	rsb	r1, r3, #32
 8000a94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a98:	fa20 f201 	lsr.w	r2, r0, r1
 8000a9c:	fa25 f101 	lsr.w	r1, r5, r1
 8000aa0:	409d      	lsls	r5, r3
 8000aa2:	432a      	orrs	r2, r5
 8000aa4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aa8:	fa1f fe8c 	uxth.w	lr, ip
 8000aac:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ab0:	fb07 1510 	mls	r5, r7, r0, r1
 8000ab4:	0c11      	lsrs	r1, r2, #16
 8000ab6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000aba:	fb00 f50e 	mul.w	r5, r0, lr
 8000abe:	428d      	cmp	r5, r1
 8000ac0:	fa04 f403 	lsl.w	r4, r4, r3
 8000ac4:	d908      	bls.n	8000ad8 <__udivmoddi4+0x258>
 8000ac6:	eb1c 0101 	adds.w	r1, ip, r1
 8000aca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ace:	d22f      	bcs.n	8000b30 <__udivmoddi4+0x2b0>
 8000ad0:	428d      	cmp	r5, r1
 8000ad2:	d92d      	bls.n	8000b30 <__udivmoddi4+0x2b0>
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	4461      	add	r1, ip
 8000ad8:	1b49      	subs	r1, r1, r5
 8000ada:	b292      	uxth	r2, r2
 8000adc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ae0:	fb07 1115 	mls	r1, r7, r5, r1
 8000ae4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ae8:	fb05 f10e 	mul.w	r1, r5, lr
 8000aec:	4291      	cmp	r1, r2
 8000aee:	d908      	bls.n	8000b02 <__udivmoddi4+0x282>
 8000af0:	eb1c 0202 	adds.w	r2, ip, r2
 8000af4:	f105 38ff 	add.w	r8, r5, #4294967295
 8000af8:	d216      	bcs.n	8000b28 <__udivmoddi4+0x2a8>
 8000afa:	4291      	cmp	r1, r2
 8000afc:	d914      	bls.n	8000b28 <__udivmoddi4+0x2a8>
 8000afe:	3d02      	subs	r5, #2
 8000b00:	4462      	add	r2, ip
 8000b02:	1a52      	subs	r2, r2, r1
 8000b04:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000b08:	e738      	b.n	800097c <__udivmoddi4+0xfc>
 8000b0a:	4631      	mov	r1, r6
 8000b0c:	4630      	mov	r0, r6
 8000b0e:	e708      	b.n	8000922 <__udivmoddi4+0xa2>
 8000b10:	4639      	mov	r1, r7
 8000b12:	e6e6      	b.n	80008e2 <__udivmoddi4+0x62>
 8000b14:	4610      	mov	r0, r2
 8000b16:	e6fb      	b.n	8000910 <__udivmoddi4+0x90>
 8000b18:	4548      	cmp	r0, r9
 8000b1a:	d2a9      	bcs.n	8000a70 <__udivmoddi4+0x1f0>
 8000b1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000b20:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000b24:	3b01      	subs	r3, #1
 8000b26:	e7a3      	b.n	8000a70 <__udivmoddi4+0x1f0>
 8000b28:	4645      	mov	r5, r8
 8000b2a:	e7ea      	b.n	8000b02 <__udivmoddi4+0x282>
 8000b2c:	462b      	mov	r3, r5
 8000b2e:	e794      	b.n	8000a5a <__udivmoddi4+0x1da>
 8000b30:	4640      	mov	r0, r8
 8000b32:	e7d1      	b.n	8000ad8 <__udivmoddi4+0x258>
 8000b34:	46d0      	mov	r8, sl
 8000b36:	e77b      	b.n	8000a30 <__udivmoddi4+0x1b0>
 8000b38:	3d02      	subs	r5, #2
 8000b3a:	4462      	add	r2, ip
 8000b3c:	e732      	b.n	80009a4 <__udivmoddi4+0x124>
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e70a      	b.n	8000958 <__udivmoddi4+0xd8>
 8000b42:	4464      	add	r4, ip
 8000b44:	3802      	subs	r0, #2
 8000b46:	e742      	b.n	80009ce <__udivmoddi4+0x14e>

08000b48 <__aeabi_idiv0>:
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <init_AudioReset>:
uint32_t sineFrequency = 440;
float sineAmplitude = 0.5f;   // 0.0 to 1.0
uint16_t sineTable[SINE_BUFFER_SIZE] = {0};
uint16_t dmaBuffer[SINE_BUFFER_SIZE];

void init_AudioReset(){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	2110      	movs	r1, #16
 8000b54:	4802      	ldr	r0, [pc, #8]	; (8000b60 <init_AudioReset+0x14>)
 8000b56:	f002 f985 	bl	8002e64 <HAL_GPIO_WritePin>
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40020c00 	.word	0x40020c00

08000b64 <configAudio>:

void configAudio(){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af02      	add	r7, sp, #8
	uint8_t bytes [2];
	init_AudioReset();
 8000b6a:	f7ff ffef 	bl	8000b4c <init_AudioReset>

	/** Power sequence **/
	// Set Power Control Register to "on" state
	bytes [0] = 0x02;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x01;
 8000b72:	2301      	movs	r3, #1
 8000b74:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100) ;
 8000b76:	1d3a      	adds	r2, r7, #4
 8000b78:	2364      	movs	r3, #100	; 0x64
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	2194      	movs	r1, #148	; 0x94
 8000b80:	4870      	ldr	r0, [pc, #448]	; (8000d44 <configAudio+0x1e0>)
 8000b82:	f002 fae5 	bl	8003150 <HAL_I2C_Master_Transmit>

	/** Initialisation sequence **/
	bytes [0] = 0x00;
 8000b86:	2300      	movs	r3, #0
 8000b88:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x99;
 8000b8a:	2399      	movs	r3, #153	; 0x99
 8000b8c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000b8e:	1d3a      	adds	r2, r7, #4
 8000b90:	2364      	movs	r3, #100	; 0x64
 8000b92:	9300      	str	r3, [sp, #0]
 8000b94:	2302      	movs	r3, #2
 8000b96:	2194      	movs	r1, #148	; 0x94
 8000b98:	486a      	ldr	r0, [pc, #424]	; (8000d44 <configAudio+0x1e0>)
 8000b9a:	f002 fad9 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x47;
 8000b9e:	2347      	movs	r3, #71	; 0x47
 8000ba0:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x80;
 8000ba2:	2380      	movs	r3, #128	; 0x80
 8000ba4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000ba6:	1d3a      	adds	r2, r7, #4
 8000ba8:	2364      	movs	r3, #100	; 0x64
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	2302      	movs	r3, #2
 8000bae:	2194      	movs	r1, #148	; 0x94
 8000bb0:	4864      	ldr	r0, [pc, #400]	; (8000d44 <configAudio+0x1e0>)
 8000bb2:	f002 facd 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x32;
 8000bb6:	2332      	movs	r3, #50	; 0x32
 8000bb8:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x80;
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000bbe:	1d3a      	adds	r2, r7, #4
 8000bc0:	2364      	movs	r3, #100	; 0x64
 8000bc2:	9300      	str	r3, [sp, #0]
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	2194      	movs	r1, #148	; 0x94
 8000bc8:	485e      	ldr	r0, [pc, #376]	; (8000d44 <configAudio+0x1e0>)
 8000bca:	f002 fac1 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x32;
 8000bce:	2332      	movs	r3, #50	; 0x32
 8000bd0:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000bd6:	1d3a      	adds	r2, r7, #4
 8000bd8:	2364      	movs	r3, #100	; 0x64
 8000bda:	9300      	str	r3, [sp, #0]
 8000bdc:	2302      	movs	r3, #2
 8000bde:	2194      	movs	r1, #148	; 0x94
 8000be0:	4858      	ldr	r0, [pc, #352]	; (8000d44 <configAudio+0x1e0>)
 8000be2:	f002 fab5 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x00;
 8000be6:	2300      	movs	r3, #0
 8000be8:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x00;
 8000bea:	2300      	movs	r3, #0
 8000bec:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000bee:	1d3a      	adds	r2, r7, #4
 8000bf0:	2364      	movs	r3, #100	; 0x64
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	2194      	movs	r1, #148	; 0x94
 8000bf8:	4852      	ldr	r0, [pc, #328]	; (8000d44 <configAudio+0x1e0>)
 8000bfa:	f002 faa9 	bl	8003150 <HAL_I2C_Master_Transmit>

	/** Ctl registers configuration **/
	bytes [0] = 0x04;
 8000bfe:	2304      	movs	r3, #4
 8000c00:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0xAF;
 8000c02:	23af      	movs	r3, #175	; 0xaf
 8000c04:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c06:	1d3a      	adds	r2, r7, #4
 8000c08:	2364      	movs	r3, #100	; 0x64
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	2194      	movs	r1, #148	; 0x94
 8000c10:	484c      	ldr	r0, [pc, #304]	; (8000d44 <configAudio+0x1e0>)
 8000c12:	f002 fa9d 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x0D;
 8000c16:	230d      	movs	r3, #13
 8000c18:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x70;
 8000c1a:	2370      	movs	r3, #112	; 0x70
 8000c1c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c1e:	1d3a      	adds	r2, r7, #4
 8000c20:	2364      	movs	r3, #100	; 0x64
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2302      	movs	r3, #2
 8000c26:	2194      	movs	r1, #148	; 0x94
 8000c28:	4846      	ldr	r0, [pc, #280]	; (8000d44 <configAudio+0x1e0>)
 8000c2a:	f002 fa91 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x05;
 8000c2e:	2305      	movs	r3, #5
 8000c30:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x81;
 8000c32:	2381      	movs	r3, #129	; 0x81
 8000c34:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c36:	1d3a      	adds	r2, r7, #4
 8000c38:	2364      	movs	r3, #100	; 0x64
 8000c3a:	9300      	str	r3, [sp, #0]
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	2194      	movs	r1, #148	; 0x94
 8000c40:	4840      	ldr	r0, [pc, #256]	; (8000d44 <configAudio+0x1e0>)
 8000c42:	f002 fa85 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x06;
 8000c46:	2306      	movs	r3, #6
 8000c48:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x07;
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1 , AUDIO_I2C_ADDRESS , bytes , 2, 100);
 8000c4e:	1d3a      	adds	r2, r7, #4
 8000c50:	2364      	movs	r3, #100	; 0x64
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	2302      	movs	r3, #2
 8000c56:	2194      	movs	r1, #148	; 0x94
 8000c58:	483a      	ldr	r0, [pc, #232]	; (8000d44 <configAudio+0x1e0>)
 8000c5a:	f002 fa79 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x0A;
 8000c5e:	230a      	movs	r3, #10
 8000c60:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x00;
 8000c62:	2300      	movs	r3, #0
 8000c64:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c66:	1d3a      	adds	r2, r7, #4
 8000c68:	2364      	movs	r3, #100	; 0x64
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	2194      	movs	r1, #148	; 0x94
 8000c70:	4834      	ldr	r0, [pc, #208]	; (8000d44 <configAudio+0x1e0>)
 8000c72:	f002 fa6d 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x27;
 8000c76:	2327      	movs	r3, #39	; 0x27
 8000c78:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x00;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c7e:	1d3a      	adds	r2, r7, #4
 8000c80:	2364      	movs	r3, #100	; 0x64
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	2302      	movs	r3, #2
 8000c86:	2194      	movs	r1, #148	; 0x94
 8000c88:	482e      	ldr	r0, [pc, #184]	; (8000d44 <configAudio+0x1e0>)
 8000c8a:	f002 fa61 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x1F;
 8000c8e:	231f      	movs	r3, #31
 8000c90:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x0F;
 8000c92:	230f      	movs	r3, #15
 8000c94:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000c96:	1d3a      	adds	r2, r7, #4
 8000c98:	2364      	movs	r3, #100	; 0x64
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	2194      	movs	r1, #148	; 0x94
 8000ca0:	4828      	ldr	r0, [pc, #160]	; (8000d44 <configAudio+0x1e0>)
 8000ca2:	f002 fa55 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x22;
 8000ca6:	2322      	movs	r3, #34	; 0x22
 8000ca8:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0xC0;
 8000caa:	23c0      	movs	r3, #192	; 0xc0
 8000cac:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000cae:	1d3a      	adds	r2, r7, #4
 8000cb0:	2364      	movs	r3, #100	; 0x64
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	2194      	movs	r1, #148	; 0x94
 8000cb8:	4822      	ldr	r0, [pc, #136]	; (8000d44 <configAudio+0x1e0>)
 8000cba:	f002 fa49 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x14;
 8000cbe:	2314      	movs	r3, #20
 8000cc0:	713b      	strb	r3, [r7, #4]
	bytes [1] = 2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit (&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000cc6:	1d3a      	adds	r2, r7, #4
 8000cc8:	2364      	movs	r3, #100	; 0x64
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	2302      	movs	r3, #2
 8000cce:	2194      	movs	r1, #148	; 0x94
 8000cd0:	481c      	ldr	r0, [pc, #112]	; (8000d44 <configAudio+0x1e0>)
 8000cd2:	f002 fa3d 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x15;
 8000cd6:	2315      	movs	r3, #21
 8000cd8:	713b      	strb	r3, [r7, #4]
	bytes [1] = 2;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000cde:	1d3a      	adds	r2, r7, #4
 8000ce0:	2364      	movs	r3, #100	; 0x64
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	2194      	movs	r1, #148	; 0x94
 8000ce8:	4816      	ldr	r0, [pc, #88]	; (8000d44 <configAudio+0x1e0>)
 8000cea:	f002 fa31 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x20;
 8000cee:	2320      	movs	r3, #32
 8000cf0:	713b      	strb	r3, [r7, #4]
	bytes [1] = 24;
 8000cf2:	2318      	movs	r3, #24
 8000cf4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000cf6:	1d3a      	adds	r2, r7, #4
 8000cf8:	2364      	movs	r3, #100	; 0x64
 8000cfa:	9300      	str	r3, [sp, #0]
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	2194      	movs	r1, #148	; 0x94
 8000d00:	4810      	ldr	r0, [pc, #64]	; (8000d44 <configAudio+0x1e0>)
 8000d02:	f002 fa25 	bl	8003150 <HAL_I2C_Master_Transmit>

	bytes [0] = 0x21;
 8000d06:	2321      	movs	r3, #33	; 0x21
 8000d08:	713b      	strb	r3, [r7, #4]
	bytes [1] = 24;
 8000d0a:	2318      	movs	r3, #24
 8000d0c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000d0e:	1d3a      	adds	r2, r7, #4
 8000d10:	2364      	movs	r3, #100	; 0x64
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2302      	movs	r3, #2
 8000d16:	2194      	movs	r1, #148	; 0x94
 8000d18:	480a      	ldr	r0, [pc, #40]	; (8000d44 <configAudio+0x1e0>)
 8000d1a:	f002 fa19 	bl	8003150 <HAL_I2C_Master_Transmit>

	/** Power up **/
	bytes [0] = 0x02;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	713b      	strb	r3, [r7, #4]
	bytes [1] = 0x9E;
 8000d22:	239e      	movs	r3, #158	; 0x9e
 8000d24:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000d26:	1d3a      	adds	r2, r7, #4
 8000d28:	2364      	movs	r3, #100	; 0x64
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	2194      	movs	r1, #148	; 0x94
 8000d30:	4804      	ldr	r0, [pc, #16]	; (8000d44 <configAudio+0x1e0>)
 8000d32:	f002 fa0d 	bl	8003150 <HAL_I2C_Master_Transmit>

	generateSineTable();
 8000d36:	f000 f807 	bl	8000d48 <generateSineTable>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200006f0 	.word	0x200006f0

08000d48 <generateSineTable>:

void generateSineTable()
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
    for (int i = 0; i < SINE_BUFFER_SIZE; i++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	e035      	b.n	8000dc0 <generateSineTable+0x78>
    {
        float t = (float)i / SINE_BUFFER_SIZE;   // 0..1
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	ee07 3a90 	vmov	s15, r3
 8000d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d5e:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000de0 <generateSineTable+0x98>
 8000d62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d66:	edc7 7a02 	vstr	s15, [r7, #8]
        float sample = sinf(2.0f * M_PI * t);      // -1..1
 8000d6a:	68b8      	ldr	r0, [r7, #8]
 8000d6c:	f7ff fcc8 	bl	8000700 <__aeabi_f2d>
 8000d70:	a319      	add	r3, pc, #100	; (adr r3, 8000dd8 <generateSineTable+0x90>)
 8000d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d76:	f7ff fa35 	bl	80001e4 <__aeabi_dmul>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	4610      	mov	r0, r2
 8000d80:	4619      	mov	r1, r3
 8000d82:	f7ff fd15 	bl	80007b0 <__aeabi_d2f>
 8000d86:	4603      	mov	r3, r0
 8000d88:	ee00 3a10 	vmov	s0, r3
 8000d8c:	f009 f960 	bl	800a050 <sinf>
 8000d90:	ed87 0a01 	vstr	s0, [r7, #4]
        sineTable[i] = (uint16_t)((sample + 1.0f) * 16000.f);
 8000d94:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000da0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000de4 <generateSineTable+0x9c>
 8000da4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000da8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dac:	ee17 3a90 	vmov	r3, s15
 8000db0:	b299      	uxth	r1, r3
 8000db2:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <generateSineTable+0xa0>)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < SINE_BUFFER_SIZE; i++)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2bff      	cmp	r3, #255	; 0xff
 8000dc4:	ddc6      	ble.n	8000d54 <generateSineTable+0xc>
    }
    fillDmaBuffer();
 8000dc6:	f000 f811 	bl	8000dec <fillDmaBuffer>
}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	f3af 8000 	nop.w
 8000dd8:	54442d18 	.word	0x54442d18
 8000ddc:	401921fb 	.word	0x401921fb
 8000de0:	43800000 	.word	0x43800000
 8000de4:	467a0000 	.word	0x467a0000
 8000de8:	20000094 	.word	0x20000094

08000dec <fillDmaBuffer>:

void fillDmaBuffer()
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
    static float phase = 0.0f;  // phase accumulator
    float phaseStep = sineFrequency * SINE_BUFFER_SIZE / SAMPLE_RATE; // samples per output
 8000df2:	4b38      	ldr	r3, [pc, #224]	; (8000ed4 <fillDmaBuffer+0xe8>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	021b      	lsls	r3, r3, #8
 8000df8:	4a37      	ldr	r2, [pc, #220]	; (8000ed8 <fillDmaBuffer+0xec>)
 8000dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfe:	0a9b      	lsrs	r3, r3, #10
 8000e00:	ee07 3a90 	vmov	s15, r3
 8000e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e08:	edc7 7a02 	vstr	s15, [r7, #8]

    for (int i = 0; i < SINE_BUFFER_SIZE; i++)
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	e055      	b.n	8000ebe <fillDmaBuffer+0xd2>
    {
        uint16_t index = (uint16_t)phase % SINE_BUFFER_SIZE;
 8000e12:	4b32      	ldr	r3, [pc, #200]	; (8000edc <fillDmaBuffer+0xf0>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e1c:	ee17 3a90 	vmov	r3, s15
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	80fb      	strh	r3, [r7, #6]
        float sample = sineTable[index];
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	4a2d      	ldr	r2, [pc, #180]	; (8000ee0 <fillDmaBuffer+0xf4>)
 8000e2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e2e:	ee07 3a90 	vmov	s15, r3
 8000e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e36:	edc7 7a00 	vstr	s15, [r7]

        // amplitude scaling
        sample = sample * sineAmplitude + (1.0f - sineAmplitude) * 16000.f;
 8000e3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <fillDmaBuffer+0xf8>)
 8000e3c:	ed93 7a00 	vldr	s14, [r3]
 8000e40:	edd7 7a00 	vldr	s15, [r7]
 8000e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e48:	4b26      	ldr	r3, [pc, #152]	; (8000ee4 <fillDmaBuffer+0xf8>)
 8000e4a:	edd3 7a00 	vldr	s15, [r3]
 8000e4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000e52:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e56:	eddf 6a24 	vldr	s13, [pc, #144]	; 8000ee8 <fillDmaBuffer+0xfc>
 8000e5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e62:	edc7 7a00 	vstr	s15, [r7]
        dmaBuffer[i] = (uint16_t)sample;
 8000e66:	edd7 7a00 	vldr	s15, [r7]
 8000e6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e6e:	ee17 3a90 	vmov	r3, s15
 8000e72:	b299      	uxth	r1, r3
 8000e74:	4a1d      	ldr	r2, [pc, #116]	; (8000eec <fillDmaBuffer+0x100>)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // advance phase
        phase += phaseStep;
 8000e7c:	4b17      	ldr	r3, [pc, #92]	; (8000edc <fillDmaBuffer+0xf0>)
 8000e7e:	ed93 7a00 	vldr	s14, [r3]
 8000e82:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <fillDmaBuffer+0xf0>)
 8000e8c:	edc3 7a00 	vstr	s15, [r3]
        if (phase >= SINE_BUFFER_SIZE)
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <fillDmaBuffer+0xf0>)
 8000e92:	edd3 7a00 	vldr	s15, [r3]
 8000e96:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000ef0 <fillDmaBuffer+0x104>
 8000e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	db09      	blt.n	8000eb8 <fillDmaBuffer+0xcc>
            phase -= SINE_BUFFER_SIZE;
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <fillDmaBuffer+0xf0>)
 8000ea6:	edd3 7a00 	vldr	s15, [r3]
 8000eaa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000ef0 <fillDmaBuffer+0x104>
 8000eae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <fillDmaBuffer+0xf0>)
 8000eb4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < SINE_BUFFER_SIZE; i++)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	2bff      	cmp	r3, #255	; 0xff
 8000ec2:	dda6      	ble.n	8000e12 <fillDmaBuffer+0x26>
    }
}
 8000ec4:	bf00      	nop
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	057619f1 	.word	0x057619f1
 8000edc:	20000494 	.word	0x20000494
 8000ee0:	20000094 	.word	0x20000094
 8000ee4:	20000004 	.word	0x20000004
 8000ee8:	467a0000 	.word	0x467a0000
 8000eec:	20000294 	.word	0x20000294
 8000ef0:	43800000 	.word	0x43800000

08000ef4 <changeAudioFrequency>:

void changeAudioFrequency(uint32_t frequency){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	sineFrequency = frequency;
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <changeAudioFrequency+0x1c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
	fillDmaBuffer();
 8000f02:	f7ff ff73 	bl	8000dec <fillDmaBuffer>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000000 	.word	0x20000000

08000f14 <changeAudioAmplitude>:

void changeAudioAmplitude(float amplitude){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	ed87 0a01 	vstr	s0, [r7, #4]
	sineAmplitude = amplitude;
 8000f1e:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <changeAudioAmplitude+0x1c>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6013      	str	r3, [r2, #0]
	fillDmaBuffer();
 8000f24:	f7ff ff62 	bl	8000dec <fillDmaBuffer>
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000004 	.word	0x20000004

08000f34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <MX_DMA_Init+0x5c>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	4a13      	ldr	r2, [pc, #76]	; (8000f90 <MX_DMA_Init+0x5c>)
 8000f44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f48:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4a:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <MX_DMA_Init+0x5c>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2105      	movs	r1, #5
 8000f5a:	2010      	movs	r0, #16
 8000f5c:	f001 f9ad 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f60:	2010      	movs	r0, #16
 8000f62:	f001 f9c6 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2105      	movs	r1, #5
 8000f6a:	2011      	movs	r0, #17
 8000f6c:	f001 f9a5 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f70:	2011      	movs	r0, #17
 8000f72:	f001 f9be 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2105      	movs	r1, #5
 8000f7a:	202f      	movs	r0, #47	; 0x2f
 8000f7c:	f001 f99d 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000f80:	202f      	movs	r0, #47	; 0x2f
 8000f82:	f001 f9b6 	bl	80022f2 <HAL_NVIC_EnableIRQ>

}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800

08000f94 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fa4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	4a06      	ldr	r2, [pc, #24]	; (8000fc4 <vApplicationGetIdleTaskMemory+0x30>)
 8000faa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2280      	movs	r2, #128	; 0x80
 8000fb0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	2000049c 	.word	0x2000049c
 8000fc4:	200004f0 	.word	0x200004f0

08000fc8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000fc8:	b5b0      	push	{r4, r5, r7, lr}
 8000fca:	b08a      	sub	sp, #40	; 0x28
 8000fcc:	af02      	add	r7, sp, #8
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	passwordOkSem = xSemaphoreCreateBinary();
 8000fce:	2203      	movs	r2, #3
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f006 f9a4 	bl	8007320 <xQueueGenericCreate>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	4a2c      	ldr	r2, [pc, #176]	; (800108c <MX_FREERTOS_Init+0xc4>)
 8000fdc:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(16, sizeof(uint8_t));
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	2010      	movs	r0, #16
 8000fe4:	f006 f99c 	bl	8007320 <xQueueGenericCreate>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4a29      	ldr	r2, [pc, #164]	; (8001090 <MX_FREERTOS_Init+0xc8>)
 8000fec:	6013      	str	r3, [r2, #0]
	freqQueue = xQueueCreate(4, sizeof(uint32_t));
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	2004      	movs	r0, #4
 8000ff4:	f006 f994 	bl	8007320 <xQueueGenericCreate>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	4a26      	ldr	r2, [pc, #152]	; (8001094 <MX_FREERTOS_Init+0xcc>)
 8000ffc:	6013      	str	r3, [r2, #0]
	ampQueue  = xQueueCreate(4, sizeof(float));
 8000ffe:	2200      	movs	r2, #0
 8001000:	2104      	movs	r1, #4
 8001002:	2004      	movs	r0, #4
 8001004:	f006 f98c 	bl	8007320 <xQueueGenericCreate>
 8001008:	4603      	mov	r3, r0
 800100a:	4a23      	ldr	r2, [pc, #140]	; (8001098 <MX_FREERTOS_Init+0xd0>)
 800100c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800100e:	4b23      	ldr	r3, [pc, #140]	; (800109c <MX_FREERTOS_Init+0xd4>)
 8001010:	1d3c      	adds	r4, r7, #4
 8001012:	461d      	mov	r5, r3
 8001014:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001016:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001018:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800101c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f005 fff8 	bl	800701a <osThreadCreate>
 800102a:	4603      	mov	r3, r0
 800102c:	4a1c      	ldr	r2, [pc, #112]	; (80010a0 <MX_FREERTOS_Init+0xd8>)
 800102e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(vTaskLed, "TASK LED", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8001030:	2300      	movs	r3, #0
 8001032:	9301      	str	r3, [sp, #4]
 8001034:	2302      	movs	r3, #2
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2300      	movs	r3, #0
 800103a:	2280      	movs	r2, #128	; 0x80
 800103c:	4919      	ldr	r1, [pc, #100]	; (80010a4 <MX_FREERTOS_Init+0xdc>)
 800103e:	481a      	ldr	r0, [pc, #104]	; (80010a8 <MX_FREERTOS_Init+0xe0>)
 8001040:	f006 fed3 	bl	8007dea <xTaskCreate>
  xTaskCreate(vTaskPassword, "TASK PASSWORD", 2048, NULL, 1, NULL);
 8001044:	2300      	movs	r3, #0
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	2301      	movs	r3, #1
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2300      	movs	r3, #0
 800104e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001052:	4916      	ldr	r1, [pc, #88]	; (80010ac <MX_FREERTOS_Init+0xe4>)
 8001054:	4816      	ldr	r0, [pc, #88]	; (80010b0 <MX_FREERTOS_Init+0xe8>)
 8001056:	f006 fec8 	bl	8007dea <xTaskCreate>
  xTaskCreate(vTaskAudio, "TASK AUDIO", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 800105a:	2300      	movs	r3, #0
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	2302      	movs	r3, #2
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	2300      	movs	r3, #0
 8001064:	2280      	movs	r2, #128	; 0x80
 8001066:	4913      	ldr	r1, [pc, #76]	; (80010b4 <MX_FREERTOS_Init+0xec>)
 8001068:	4813      	ldr	r0, [pc, #76]	; (80010b8 <MX_FREERTOS_Init+0xf0>)
 800106a:	f006 febe 	bl	8007dea <xTaskCreate>
  xTaskCreate(vTaskUartCmd, "TASK CMD", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 800106e:	2300      	movs	r3, #0
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	2302      	movs	r3, #2
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2300      	movs	r3, #0
 8001078:	2280      	movs	r2, #128	; 0x80
 800107a:	4910      	ldr	r1, [pc, #64]	; (80010bc <MX_FREERTOS_Init+0xf4>)
 800107c:	4810      	ldr	r0, [pc, #64]	; (80010c0 <MX_FREERTOS_Init+0xf8>)
 800107e:	f006 feb4 	bl	8007dea <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

}
 8001082:	bf00      	nop
 8001084:	3720      	adds	r7, #32
 8001086:	46bd      	mov	sp, r7
 8001088:	bdb0      	pop	{r4, r5, r7, pc}
 800108a:	bf00      	nop
 800108c:	200007ec 	.word	0x200007ec
 8001090:	2000088c 	.word	0x2000088c
 8001094:	200007f4 	.word	0x200007f4
 8001098:	200007f8 	.word	0x200007f8
 800109c:	0800ab1c 	.word	0x0800ab1c
 80010a0:	20000498 	.word	0x20000498
 80010a4:	0800aadc 	.word	0x0800aadc
 80010a8:	080014fd 	.word	0x080014fd
 80010ac:	0800aae8 	.word	0x0800aae8
 80010b0:	08001575 	.word	0x08001575
 80010b4:	0800aaf8 	.word	0x0800aaf8
 80010b8:	0800164d 	.word	0x0800164d
 80010bc:	0800ab04 	.word	0x0800ab04
 80010c0:	080016e1 	.word	0x080016e1

080010c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010cc:	2001      	movs	r0, #1
 80010ce:	f005 fff1 	bl	80070b4 <osDelay>
 80010d2:	e7fb      	b.n	80010cc <StartDefaultTask+0x8>

080010d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	4b40      	ldr	r3, [pc, #256]	; (80011f0 <MX_GPIO_Init+0x11c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	4a3f      	ldr	r2, [pc, #252]	; (80011f0 <MX_GPIO_Init+0x11c>)
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	6313      	str	r3, [r2, #48]	; 0x30
 80010fa:	4b3d      	ldr	r3, [pc, #244]	; (80011f0 <MX_GPIO_Init+0x11c>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f003 0304 	and.w	r3, r3, #4
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	4b39      	ldr	r3, [pc, #228]	; (80011f0 <MX_GPIO_Init+0x11c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a38      	ldr	r2, [pc, #224]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b36      	ldr	r3, [pc, #216]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	4b32      	ldr	r3, [pc, #200]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4a31      	ldr	r2, [pc, #196]	; (80011f0 <MX_GPIO_Init+0x11c>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	4b2b      	ldr	r3, [pc, #172]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a2a      	ldr	r2, [pc, #168]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001148:	f043 0308 	orr.w	r3, r3, #8
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b28      	ldr	r3, [pc, #160]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0308 	and.w	r3, r3, #8
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	603b      	str	r3, [r7, #0]
 800115e:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4a23      	ldr	r2, [pc, #140]	; (80011f0 <MX_GPIO_Init+0x11c>)
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <MX_GPIO_Init+0x11c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_4, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f241 0110 	movw	r1, #4112	; 0x1010
 800117c:	481d      	ldr	r0, [pc, #116]	; (80011f4 <MX_GPIO_Init+0x120>)
 800117e:	f001 fe71 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001182:	2301      	movs	r3, #1
 8001184:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001186:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	4619      	mov	r1, r3
 8001196:	4818      	ldr	r0, [pc, #96]	; (80011f8 <MX_GPIO_Init+0x124>)
 8001198:	f001 fcc8 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a2:	2301      	movs	r3, #1
 80011a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011aa:	2303      	movs	r3, #3
 80011ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	480f      	ldr	r0, [pc, #60]	; (80011f4 <MX_GPIO_Init+0x120>)
 80011b6:	f001 fcb9 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011ba:	2310      	movs	r3, #16
 80011bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011be:	2301      	movs	r3, #1
 80011c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4808      	ldr	r0, [pc, #32]	; (80011f4 <MX_GPIO_Init+0x120>)
 80011d2:	f001 fcab 	bl	8002b2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2100      	movs	r1, #0
 80011da:	2006      	movs	r0, #6
 80011dc:	f001 f86d 	bl	80022ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80011e0:	2006      	movs	r0, #6
 80011e2:	f001 f886 	bl	80022f2 <HAL_NVIC_EnableIRQ>

}
 80011e6:	bf00      	nop
 80011e8:	3728      	adds	r7, #40	; 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40020c00 	.word	0x40020c00
 80011f8:	40020000 	.word	0x40020000

080011fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_BUTTON_PIN){
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d107      	bne.n	800121c <HAL_GPIO_EXTI_Callback+0x20>
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_GPIO_EXTI_Callback+0x2c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim2);
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001216:	f004 f891 	bl	800533c <HAL_TIM_Base_Start_IT>
	}
	else{
		__NOP () ;
	}
}
 800121a:	e000      	b.n	800121e <HAL_GPIO_EXTI_Callback+0x22>
		__NOP () ;
 800121c:	bf00      	nop
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000800 	.word	0x20000800

0800122c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <MX_I2C1_Init+0x50>)
 8001232:	4a13      	ldr	r2, [pc, #76]	; (8001280 <MX_I2C1_Init+0x54>)
 8001234:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_I2C1_Init+0x50>)
 8001238:	4a12      	ldr	r2, [pc, #72]	; (8001284 <MX_I2C1_Init+0x58>)
 800123a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <MX_I2C1_Init+0x50>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_I2C1_Init+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_I2C1_Init+0x50>)
 800124a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800124e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <MX_I2C1_Init+0x50>)
 8001252:	2200      	movs	r2, #0
 8001254:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_I2C1_Init+0x50>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001268:	4804      	ldr	r0, [pc, #16]	; (800127c <MX_I2C1_Init+0x50>)
 800126a:	f001 fe2d 	bl	8002ec8 <HAL_I2C_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001274:	f000 fb7a 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200006f0 	.word	0x200006f0
 8001280:	40005400 	.word	0x40005400
 8001284:	000186a0 	.word	0x000186a0

08001288 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	; 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a19      	ldr	r2, [pc, #100]	; (800130c <HAL_I2C_MspInit+0x84>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d12c      	bne.n	8001304 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	4b18      	ldr	r3, [pc, #96]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a17      	ldr	r2, [pc, #92]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80012c6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80012ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012cc:	2312      	movs	r3, #18
 80012ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d4:	2303      	movs	r3, #3
 80012d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012d8:	2304      	movs	r3, #4
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	480c      	ldr	r0, [pc, #48]	; (8001314 <HAL_I2C_MspInit+0x8c>)
 80012e4:	f001 fc22 	bl	8002b2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f0:	4a07      	ldr	r2, [pc, #28]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012f6:	6413      	str	r3, [r2, #64]	; 0x40
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <HAL_I2C_MspInit+0x88>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001304:	bf00      	nop
 8001306:	3728      	adds	r7, #40	; 0x28
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40005400 	.word	0x40005400
 8001310:	40023800 	.word	0x40023800
 8001314:	40020400 	.word	0x40020400

08001318 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800131c:	4b13      	ldr	r3, [pc, #76]	; (800136c <MX_I2S3_Init+0x54>)
 800131e:	4a14      	ldr	r2, [pc, #80]	; (8001370 <MX_I2S3_Init+0x58>)
 8001320:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <MX_I2S3_Init+0x54>)
 8001324:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001328:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <MX_I2S3_Init+0x54>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001330:	4b0e      	ldr	r3, [pc, #56]	; (800136c <MX_I2S3_Init+0x54>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <MX_I2S3_Init+0x54>)
 8001338:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <MX_I2S3_Init+0x54>)
 8001340:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001344:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <MX_I2S3_Init+0x54>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800134c:	4b07      	ldr	r3, [pc, #28]	; (800136c <MX_I2S3_Init+0x54>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001352:	4b06      	ldr	r3, [pc, #24]	; (800136c <MX_I2S3_Init+0x54>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001358:	4804      	ldr	r0, [pc, #16]	; (800136c <MX_I2S3_Init+0x54>)
 800135a:	f002 fa01 	bl	8003760 <HAL_I2S_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001364:	f000 fb02 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000744 	.word	0x20000744
 8001370:	40003c00 	.word	0x40003c00

08001374 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08e      	sub	sp, #56	; 0x38
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a51      	ldr	r2, [pc, #324]	; (80014e4 <HAL_I2S_MspInit+0x170>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	f040 809a 	bne.w	80014da <HAL_I2S_MspInit+0x166>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80013a6:	2301      	movs	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80013aa:	23c0      	movs	r3, #192	; 0xc0
 80013ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	4618      	mov	r0, r3
 80013b8:	f003 fe30 	bl	800501c <HAL_RCCEx_PeriphCLKConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80013c2:	f000 fad3 	bl	800196c <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	4b47      	ldr	r3, [pc, #284]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a46      	ldr	r2, [pc, #280]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40
 80013d6:	4b44      	ldr	r3, [pc, #272]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	4b40      	ldr	r3, [pc, #256]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a3f      	ldr	r2, [pc, #252]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b3d      	ldr	r3, [pc, #244]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a38      	ldr	r2, [pc, #224]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <HAL_I2S_MspInit+0x174>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800141a:	2310      	movs	r3, #16
 800141c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	2302      	movs	r3, #2
 8001420:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001426:	2300      	movs	r3, #0
 8001428:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800142a:	2306      	movs	r3, #6
 800142c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001432:	4619      	mov	r1, r3
 8001434:	482d      	ldr	r0, [pc, #180]	; (80014ec <HAL_I2S_MspInit+0x178>)
 8001436:	f001 fb79 	bl	8002b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 800143a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800144c:	2306      	movs	r3, #6
 800144e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001450:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001454:	4619      	mov	r1, r3
 8001456:	4826      	ldr	r0, [pc, #152]	; (80014f0 <HAL_I2S_MspInit+0x17c>)
 8001458:	f001 fb68 	bl	8002b2c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 800145c:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 800145e:	4a26      	ldr	r2, [pc, #152]	; (80014f8 <HAL_I2S_MspInit+0x184>)
 8001460:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001462:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 800146a:	2240      	movs	r2, #64	; 0x40
 800146c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800146e:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001476:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800147a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800147c:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 800147e:	2200      	movs	r2, #0
 8001480:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001482:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 800148a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800148e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001490:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001492:	2200      	movs	r2, #0
 8001494:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001496:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 8001498:	2204      	movs	r2, #4
 800149a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 800149e:	2203      	movs	r2, #3
 80014a0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80014a2:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80014ae:	4811      	ldr	r0, [pc, #68]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 80014b0:	f000 ff3a 	bl	8002328 <HAL_DMA_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_I2S_MspInit+0x14a>
    {
      Error_Handler();
 80014ba:	f000 fa57 	bl	800196c <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a0c      	ldr	r2, [pc, #48]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 80014c2:	639a      	str	r2, [r3, #56]	; 0x38
 80014c4:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <HAL_I2S_MspInit+0x180>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2105      	movs	r1, #5
 80014ce:	2033      	movs	r0, #51	; 0x33
 80014d0:	f000 fef3 	bl	80022ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80014d4:	2033      	movs	r0, #51	; 0x33
 80014d6:	f000 ff0c 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80014da:	bf00      	nop
 80014dc:	3738      	adds	r7, #56	; 0x38
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40003c00 	.word	0x40003c00
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000
 80014f0:	40020800 	.word	0x40020800
 80014f4:	2000078c 	.word	0x2000078c
 80014f8:	400260b8 	.word	0x400260b8

080014fc <vTaskLed>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
QueueHandle_t freqQueue;
QueueHandle_t ampQueue;

void vTaskLed(void *pvParameters){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8001504:	f006 fff4 	bl	80084f0 <xTaskGetTickCount>
 8001508:	4603      	mov	r3, r0
 800150a:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001512:	4817      	ldr	r0, [pc, #92]	; (8001570 <vTaskLed+0x74>)
 8001514:	f001 fca6 	bl	8002e64 <HAL_GPIO_WritePin>
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	210a      	movs	r1, #10
 800151e:	4618      	mov	r0, r3
 8001520:	f006 fe2a 	bl	8008178 <vTaskDelayUntil>

        HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800152a:	4811      	ldr	r0, [pc, #68]	; (8001570 <vTaskLed+0x74>)
 800152c:	f001 fc9a 	bl	8002e64 <HAL_GPIO_WritePin>
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	2114      	movs	r1, #20
 8001536:	4618      	mov	r0, r3
 8001538:	f006 fe1e 	bl	8008178 <vTaskDelayUntil>

		HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001542:	480b      	ldr	r0, [pc, #44]	; (8001570 <vTaskLed+0x74>)
 8001544:	f001 fc8e 	bl	8002e64 <HAL_GPIO_WritePin>
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	210a      	movs	r1, #10
 800154e:	4618      	mov	r0, r3
 8001550:	f006 fe12 	bl	8008178 <vTaskDelayUntil>

        HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <vTaskLed+0x74>)
 800155c:	f001 fc82 	bl	8002e64 <HAL_GPIO_WritePin>
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(600));
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	213c      	movs	r1, #60	; 0x3c
 8001566:	4618      	mov	r0, r3
 8001568:	f006 fe06 	bl	8008178 <vTaskDelayUntil>
		HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 800156c:	e7ce      	b.n	800150c <vTaskLed+0x10>
 800156e:	bf00      	nop
 8001570:	40020c00 	.word	0x40020c00

08001574 <vTaskPassword>:
	}
}

void vTaskPassword(void *pvParameters)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
    uint8_t buf[sizeof(PASSWORD)];
    uint8_t tmp;
    uint8_t index = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	75fb      	strb	r3, [r7, #23]

    printf("Lab 4: Programming industrial embedded systems. Please enter password:\r\n");
 8001580:	482b      	ldr	r0, [pc, #172]	; (8001630 <vTaskPassword+0xbc>)
 8001582:	f008 f9c1 	bl	8009908 <puts>

    while(1)
    {
        if (xQueueReceive(uartRxQueue, &tmp, portMAX_DELAY) == pdTRUE)
 8001586:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <vTaskPassword+0xc0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f107 010b 	add.w	r1, r7, #11
 800158e:	f04f 32ff 	mov.w	r2, #4294967295
 8001592:	4618      	mov	r0, r3
 8001594:	f006 f8b8 	bl	8007708 <xQueueReceive>
 8001598:	4603      	mov	r3, r0
 800159a:	2b01      	cmp	r3, #1
 800159c:	d1f3      	bne.n	8001586 <vTaskPassword+0x12>
        {
            if (tmp == '\r' || tmp == '\n')
 800159e:	7afb      	ldrb	r3, [r7, #11]
 80015a0:	2b0d      	cmp	r3, #13
 80015a2:	d042      	beq.n	800162a <vTaskPassword+0xb6>
 80015a4:	7afb      	ldrb	r3, [r7, #11]
 80015a6:	2b0a      	cmp	r3, #10
 80015a8:	d03f      	beq.n	800162a <vTaskPassword+0xb6>
                continue;

            if (index < sizeof(buf) - 1)
 80015aa:	7dfb      	ldrb	r3, [r7, #23]
 80015ac:	2b09      	cmp	r3, #9
 80015ae:	d807      	bhi.n	80015c0 <vTaskPassword+0x4c>
            {
                buf[index++] = tmp;
 80015b0:	7dfb      	ldrb	r3, [r7, #23]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	75fa      	strb	r2, [r7, #23]
 80015b6:	7afa      	ldrb	r2, [r7, #11]
 80015b8:	3318      	adds	r3, #24
 80015ba:	443b      	add	r3, r7
 80015bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
            }

            if (index == (sizeof(buf) - 1))
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
 80015c2:	2b0a      	cmp	r3, #10
 80015c4:	d1df      	bne.n	8001586 <vTaskPassword+0x12>
            {
                buf[index] = '\0';
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	3318      	adds	r3, #24
 80015ca:	443b      	add	r3, r7
 80015cc:	2200      	movs	r2, #0
 80015ce:	f803 2c0c 	strb.w	r2, [r3, #-12]

                if (strcmp((char *)buf, PASSWORD) == 0)
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	4918      	ldr	r1, [pc, #96]	; (8001638 <vTaskPassword+0xc4>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f7fe fdf9 	bl	80001d0 <strcmp>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d11c      	bne.n	800161e <vTaskPassword+0xaa>
                {
                    printf("OK\r\n");
 80015e4:	4815      	ldr	r0, [pc, #84]	; (800163c <vTaskPassword+0xc8>)
 80015e6:	f008 f98f 	bl	8009908 <puts>
                    systemState = SYS_NORMAL_PLAY;
 80015ea:	4b15      	ldr	r3, [pc, #84]	; (8001640 <vTaskPassword+0xcc>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	701a      	strb	r2, [r3, #0]
                    uint8_t delete;
					while (xQueueReceive(uartRxQueue, &delete, 0) == pdTRUE)
 80015f0:	bf00      	nop
 80015f2:	4b10      	ldr	r3, [pc, #64]	; (8001634 <vTaskPassword+0xc0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f107 010a 	add.w	r1, r7, #10
 80015fa:	2200      	movs	r2, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f006 f883 	bl	8007708 <xQueueReceive>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d0f4      	beq.n	80015f2 <vTaskPassword+0x7e>
					{
						// make queue empty
					}
					xSemaphoreGive(passwordOkSem);
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <vTaskPassword+0xd0>)
 800160a:	6818      	ldr	r0, [r3, #0]
 800160c:	2300      	movs	r3, #0
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	f005 fedf 	bl	80073d4 <xQueueGenericSend>
                    vTaskDelete(NULL);
 8001616:	2000      	movs	r0, #0
 8001618:	f006 fd1e 	bl	8008058 <vTaskDelete>
 800161c:	e7b3      	b.n	8001586 <vTaskPassword+0x12>
                }
                else
                {
                    index = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	75fb      	strb	r3, [r7, #23]
                    printf("Wrong password. Try again:\r\n");
 8001622:	4809      	ldr	r0, [pc, #36]	; (8001648 <vTaskPassword+0xd4>)
 8001624:	f008 f970 	bl	8009908 <puts>
 8001628:	e7ad      	b.n	8001586 <vTaskPassword+0x12>
                continue;
 800162a:	bf00      	nop
        if (xQueueReceive(uartRxQueue, &tmp, portMAX_DELAY) == pdTRUE)
 800162c:	e7ab      	b.n	8001586 <vTaskPassword+0x12>
 800162e:	bf00      	nop
 8001630:	0800ab38 	.word	0x0800ab38
 8001634:	2000088c 	.word	0x2000088c
 8001638:	0800ab80 	.word	0x0800ab80
 800163c:	0800ab8c 	.word	0x0800ab8c
 8001640:	200007f0 	.word	0x200007f0
 8001644:	200007ec 	.word	0x200007ec
 8001648:	0800ab90 	.word	0x0800ab90

0800164c <vTaskAudio>:
        }
    }
}

void vTaskAudio(void *pvParameters)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	configAudio();
 8001654:	f7ff fa86 	bl	8000b64 <configAudio>
    uint32_t newFreq;
    float newAmp;

    while (1)
    {
        if (systemState == SYS_NORMAL_PLAY)
 8001658:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <vTaskAudio+0x80>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b01      	cmp	r3, #1
 8001660:	d12f      	bne.n	80016c2 <vTaskAudio+0x76>
        {
        	HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)dmaBuffer, SINE_BUFFER_SIZE);
 8001662:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001666:	491a      	ldr	r1, [pc, #104]	; (80016d0 <vTaskAudio+0x84>)
 8001668:	481a      	ldr	r0, [pc, #104]	; (80016d4 <vTaskAudio+0x88>)
 800166a:	f002 f9b9 	bl	80039e0 <HAL_I2S_Transmit_DMA>

            while (systemState == SYS_NORMAL_PLAY)
 800166e:	e01f      	b.n	80016b0 <vTaskAudio+0x64>
            {
            	if (xQueueReceive(freqQueue, &newFreq, pdMS_TO_TICKS(10)) == pdTRUE)
 8001670:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <vTaskAudio+0x8c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f107 010c 	add.w	r1, r7, #12
 8001678:	2201      	movs	r2, #1
 800167a:	4618      	mov	r0, r3
 800167c:	f006 f844 	bl	8007708 <xQueueReceive>
 8001680:	4603      	mov	r3, r0
 8001682:	2b01      	cmp	r3, #1
 8001684:	d103      	bne.n	800168e <vTaskAudio+0x42>
				{
					changeAudioFrequency(newFreq);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fc33 	bl	8000ef4 <changeAudioFrequency>
				}
                if (xQueueReceive(ampQueue, &newAmp, pdMS_TO_TICKS(10)) == pdTRUE)
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <vTaskAudio+0x90>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f107 0108 	add.w	r1, r7, #8
 8001696:	2201      	movs	r2, #1
 8001698:	4618      	mov	r0, r3
 800169a:	f006 f835 	bl	8007708 <xQueueReceive>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d105      	bne.n	80016b0 <vTaskAudio+0x64>
                {
                    changeAudioAmplitude(newAmp);
 80016a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80016a8:	eeb0 0a67 	vmov.f32	s0, s15
 80016ac:	f7ff fc32 	bl	8000f14 <changeAudioAmplitude>
            while (systemState == SYS_NORMAL_PLAY)
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <vTaskAudio+0x80>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d0da      	beq.n	8001670 <vTaskAudio+0x24>
                }
            }

            HAL_I2S_DMAStop(&hi2s3);
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <vTaskAudio+0x88>)
 80016bc:	f002 fa38 	bl	8003b30 <HAL_I2S_DMAStop>
 80016c0:	e7ca      	b.n	8001658 <vTaskAudio+0xc>
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(50));
 80016c2:	2005      	movs	r0, #5
 80016c4:	f006 fdd6 	bl	8008274 <vTaskDelay>
        if (systemState == SYS_NORMAL_PLAY)
 80016c8:	e7c6      	b.n	8001658 <vTaskAudio+0xc>
 80016ca:	bf00      	nop
 80016cc:	200007f0 	.word	0x200007f0
 80016d0:	20000294 	.word	0x20000294
 80016d4:	20000744 	.word	0x20000744
 80016d8:	200007f4 	.word	0x200007f4
 80016dc:	200007f8 	.word	0x200007f8

080016e0 <vTaskUartCmd>:
        }
    }
}

void vTaskUartCmd(void *pvParameters)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    char cmdBuf[8];
    uint8_t tmp;
    uint8_t idx = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    xSemaphoreTake(passwordOkSem, portMAX_DELAY);
 80016ee:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <vTaskUartCmd+0x118>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f04f 31ff 	mov.w	r1, #4294967295
 80016f6:	4618      	mov	r0, r3
 80016f8:	f006 f8e6 	bl	80078c8 <xQueueSemaphoreTake>

    while(1)
    {
        xQueueReceive(uartRxQueue, &tmp, portMAX_DELAY);
 80016fc:	4b3f      	ldr	r3, [pc, #252]	; (80017fc <vTaskUartCmd+0x11c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f107 0117 	add.w	r1, r7, #23
 8001704:	f04f 32ff 	mov.w	r2, #4294967295
 8001708:	4618      	mov	r0, r3
 800170a:	f005 fffd 	bl	8007708 <xQueueReceive>
        if (tmp == '\r' || tmp == '\n')
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	2b0d      	cmp	r3, #13
 8001712:	d002      	beq.n	800171a <vTaskUartCmd+0x3a>
 8001714:	7dfb      	ldrb	r3, [r7, #23]
 8001716:	2b0a      	cmp	r3, #10
 8001718:	d157      	bne.n	80017ca <vTaskUartCmd+0xea>
        {
            cmdBuf[idx] = '\0';
 800171a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800171e:	3328      	adds	r3, #40	; 0x28
 8001720:	443b      	add	r3, r7
 8001722:	2200      	movs	r2, #0
 8001724:	f803 2c10 	strb.w	r2, [r3, #-16]
            idx = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if (cmdBuf[0] == 'f')
 800172e:	7e3b      	ldrb	r3, [r7, #24]
 8001730:	2b66      	cmp	r3, #102	; 0x66
 8001732:	d11a      	bne.n	800176a <vTaskUartCmd+0x8a>
            {
                int freq = atoi(&cmdBuf[1]);
 8001734:	f107 0318 	add.w	r3, r7, #24
 8001738:	3301      	adds	r3, #1
 800173a:	4618      	mov	r0, r3
 800173c:	f007 ff3e 	bl	80095bc <atoi>
 8001740:	4603      	mov	r3, r0
 8001742:	613b      	str	r3, [r7, #16]

                if (freq > 0)
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	2b00      	cmp	r3, #0
 8001748:	dd0b      	ble.n	8001762 <vTaskUartCmd+0x82>
                {
                    //changeAudioFrequency((uint32_t)freq);
                	xQueueSend(freqQueue, &freq, 0);
 800174a:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <vTaskUartCmd+0x120>)
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	f107 0110 	add.w	r1, r7, #16
 8001752:	2300      	movs	r3, #0
 8001754:	2200      	movs	r2, #0
 8001756:	f005 fe3d 	bl	80073d4 <xQueueGenericSend>
                    printf("OK\r\n");
 800175a:	482a      	ldr	r0, [pc, #168]	; (8001804 <vTaskUartCmd+0x124>)
 800175c:	f008 f8d4 	bl	8009908 <puts>
            if (cmdBuf[0] == 'f')
 8001760:	e048      	b.n	80017f4 <vTaskUartCmd+0x114>
                }
                else
                {
                    printf("ERR\r\n");
 8001762:	4829      	ldr	r0, [pc, #164]	; (8001808 <vTaskUartCmd+0x128>)
 8001764:	f008 f8d0 	bl	8009908 <puts>
            if (cmdBuf[0] == 'f')
 8001768:	e044      	b.n	80017f4 <vTaskUartCmd+0x114>
                }
            }
            else if (cmdBuf[0] == 'a')
 800176a:	7e3b      	ldrb	r3, [r7, #24]
 800176c:	2b61      	cmp	r3, #97	; 0x61
 800176e:	d128      	bne.n	80017c2 <vTaskUartCmd+0xe2>
            {
                int ampPercent = atoi(&cmdBuf[1]);
 8001770:	f107 0318 	add.w	r3, r7, #24
 8001774:	3301      	adds	r3, #1
 8001776:	4618      	mov	r0, r3
 8001778:	f007 ff20 	bl	80095bc <atoi>
 800177c:	6238      	str	r0, [r7, #32]

                if (ampPercent >= 0 && ampPercent <= 100)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b00      	cmp	r3, #0
 8001782:	db1a      	blt.n	80017ba <vTaskUartCmd+0xda>
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	2b64      	cmp	r3, #100	; 0x64
 8001788:	dc17      	bgt.n	80017ba <vTaskUartCmd+0xda>
                {
                    float amp = ampPercent / 100.0f;
 800178a:	6a3b      	ldr	r3, [r7, #32]
 800178c:	ee07 3a90 	vmov	s15, r3
 8001790:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001794:	eddf 6a1d 	vldr	s13, [pc, #116]	; 800180c <vTaskUartCmd+0x12c>
 8001798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800179c:	edc7 7a03 	vstr	s15, [r7, #12]
                    //changeAudioAmplitude(amp);
                    xQueueSend(ampQueue, &amp, 0);
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <vTaskUartCmd+0x130>)
 80017a2:	6818      	ldr	r0, [r3, #0]
 80017a4:	f107 010c 	add.w	r1, r7, #12
 80017a8:	2300      	movs	r3, #0
 80017aa:	2200      	movs	r2, #0
 80017ac:	f005 fe12 	bl	80073d4 <xQueueGenericSend>
                    printf("OK\r\n");
 80017b0:	4814      	ldr	r0, [pc, #80]	; (8001804 <vTaskUartCmd+0x124>)
 80017b2:	f008 f8a9 	bl	8009908 <puts>
                {
 80017b6:	bf00      	nop
            if (cmdBuf[0] == 'f')
 80017b8:	e01c      	b.n	80017f4 <vTaskUartCmd+0x114>
                }
                else
                {
                    printf("ERR\r\n");
 80017ba:	4813      	ldr	r0, [pc, #76]	; (8001808 <vTaskUartCmd+0x128>)
 80017bc:	f008 f8a4 	bl	8009908 <puts>
            if (cmdBuf[0] == 'f')
 80017c0:	e018      	b.n	80017f4 <vTaskUartCmd+0x114>
                }
            }
            else
            {
                printf("ERR\r\n");
 80017c2:	4811      	ldr	r0, [pc, #68]	; (8001808 <vTaskUartCmd+0x128>)
 80017c4:	f008 f8a0 	bl	8009908 <puts>
            if (cmdBuf[0] == 'f')
 80017c8:	e014      	b.n	80017f4 <vTaskUartCmd+0x114>
            }
        }
        else
        {
            if (idx < (sizeof(cmdBuf) - 1))
 80017ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ce:	2b06      	cmp	r3, #6
 80017d0:	d80a      	bhi.n	80017e8 <vTaskUartCmd+0x108>
            {
                cmdBuf[idx++] = tmp;
 80017d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80017dc:	7dfa      	ldrb	r2, [r7, #23]
 80017de:	3328      	adds	r3, #40	; 0x28
 80017e0:	443b      	add	r3, r7
 80017e2:	f803 2c10 	strb.w	r2, [r3, #-16]
 80017e6:	e789      	b.n	80016fc <vTaskUartCmd+0x1c>
            }
            else
            {
                idx = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                printf("ERR\r\n");
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <vTaskUartCmd+0x128>)
 80017f0:	f008 f88a 	bl	8009908 <puts>
        xQueueReceive(uartRxQueue, &tmp, portMAX_DELAY);
 80017f4:	e782      	b.n	80016fc <vTaskUartCmd+0x1c>
 80017f6:	bf00      	nop
 80017f8:	200007ec 	.word	0x200007ec
 80017fc:	2000088c 	.word	0x2000088c
 8001800:	200007f4 	.word	0x200007f4
 8001804:	0800ab8c 	.word	0x0800ab8c
 8001808:	0800abac 	.word	0x0800abac
 800180c:	42c80000 	.word	0x42c80000
 8001810:	200007f8 	.word	0x200007f8

08001814 <toggleAudioPlayingState>:
            }
        }
    }
}

void toggleAudioPlayingState(){
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
	if(systemState == SYS_NORMAL_PLAY){
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <toggleAudioPlayingState+0x30>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b01      	cmp	r3, #1
 8001820:	d103      	bne.n	800182a <toggleAudioPlayingState+0x16>
		systemState = SYS_NORMAL_PAUSE;
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <toggleAudioPlayingState+0x30>)
 8001824:	2202      	movs	r2, #2
 8001826:	701a      	strb	r2, [r3, #0]
	} else if (systemState == SYS_NORMAL_PAUSE){
		systemState = SYS_NORMAL_PLAY;
	}
}
 8001828:	e007      	b.n	800183a <toggleAudioPlayingState+0x26>
	} else if (systemState == SYS_NORMAL_PAUSE){
 800182a:	4b06      	ldr	r3, [pc, #24]	; (8001844 <toggleAudioPlayingState+0x30>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d102      	bne.n	800183a <toggleAudioPlayingState+0x26>
		systemState = SYS_NORMAL_PLAY;
 8001834:	4b03      	ldr	r3, [pc, #12]	; (8001844 <toggleAudioPlayingState+0x30>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	200007f0 	.word	0x200007f0

08001848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800184c:	f000 fbe8 	bl	8002020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001850:	f000 f822 	bl	8001898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001854:	f7ff fc3e 	bl	80010d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001858:	f7ff fb6c 	bl	8000f34 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800185c:	f000 fa5a 	bl	8001d14 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001860:	f7ff fce4 	bl	800122c <MX_I2C1_Init>
  MX_I2S3_Init();
 8001864:	f7ff fd58 	bl	8001318 <MX_I2S3_Init>
  MX_TIM2_Init();
 8001868:	f000 f9ca 	bl	8001c00 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2, uartRxDmaBuf, RX_DMA_BUF_SIZE);
 800186c:	2240      	movs	r2, #64	; 0x40
 800186e:	4908      	ldr	r1, [pc, #32]	; (8001890 <main+0x48>)
 8001870:	4808      	ldr	r0, [pc, #32]	; (8001894 <main+0x4c>)
 8001872:	f004 fa8f 	bl	8005d94 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8001876:	4b07      	ldr	r3, [pc, #28]	; (8001894 <main+0x4c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	68da      	ldr	r2, [r3, #12]
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <main+0x4c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0210 	orr.w	r2, r2, #16
 8001884:	60da      	str	r2, [r3, #12]

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001886:	f7ff fb9f 	bl	8000fc8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800188a:	f005 fbbf 	bl	800700c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800188e:	e7fe      	b.n	800188e <main+0x46>
 8001890:	20000848 	.word	0x20000848
 8001894:	20000890 	.word	0x20000890

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b094      	sub	sp, #80	; 0x50
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0320 	add.w	r3, r7, #32
 80018a2:	2230      	movs	r2, #48	; 0x30
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f008 f90e 	bl	8009ac8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b28      	ldr	r3, [pc, #160]	; (8001964 <SystemClock_Config+0xcc>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c4:	4a27      	ldr	r2, [pc, #156]	; (8001964 <SystemClock_Config+0xcc>)
 80018c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ca:	6413      	str	r3, [r2, #64]	; 0x40
 80018cc:	4b25      	ldr	r3, [pc, #148]	; (8001964 <SystemClock_Config+0xcc>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d8:	2300      	movs	r3, #0
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	4b22      	ldr	r3, [pc, #136]	; (8001968 <SystemClock_Config+0xd0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a21      	ldr	r2, [pc, #132]	; (8001968 <SystemClock_Config+0xd0>)
 80018e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <SystemClock_Config+0xd0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018f4:	2301      	movs	r3, #1
 80018f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fe:	2302      	movs	r3, #2
 8001900:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001902:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001906:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001908:	2304      	movs	r3, #4
 800190a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800190c:	23a8      	movs	r3, #168	; 0xa8
 800190e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001910:	2302      	movs	r3, #2
 8001912:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001914:	2304      	movs	r3, #4
 8001916:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001918:	f107 0320 	add.w	r3, r7, #32
 800191c:	4618      	mov	r0, r3
 800191e:	f002 fee5 	bl	80046ec <HAL_RCC_OscConfig>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001928:	f000 f820 	bl	800196c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192c:	230f      	movs	r3, #15
 800192e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001930:	2302      	movs	r3, #2
 8001932:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001938:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800193c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800193e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001942:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2105      	movs	r1, #5
 800194a:	4618      	mov	r0, r3
 800194c:	f003 f946 	bl	8004bdc <HAL_RCC_ClockConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001956:	f000 f809 	bl	800196c <Error_Handler>
  }
}
 800195a:	bf00      	nop
 800195c:	3750      	adds	r7, #80	; 0x50
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	40007000 	.word	0x40007000

0800196c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001970:	b672      	cpsid	i
}
 8001972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001974:	e7fe      	b.n	8001974 <Error_Handler+0x8>
	...

08001978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	4b12      	ldr	r3, [pc, #72]	; (80019cc <HAL_MspInit+0x54>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	4a11      	ldr	r2, [pc, #68]	; (80019cc <HAL_MspInit+0x54>)
 8001988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800198c:	6453      	str	r3, [r2, #68]	; 0x44
 800198e:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <HAL_MspInit+0x54>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <HAL_MspInit+0x54>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <HAL_MspInit+0x54>)
 80019a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a8:	6413      	str	r3, [r2, #64]	; 0x40
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <HAL_MspInit+0x54>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	210f      	movs	r1, #15
 80019ba:	f06f 0001 	mvn.w	r0, #1
 80019be:	f000 fc7c 	bl	80022ba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <NMI_Handler+0x4>

080019d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <MemManage_Handler+0x4>

080019e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e6:	e7fe      	b.n	80019e6 <BusFault_Handler+0x4>

080019e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <UsageFault_Handler+0x4>

080019ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a00:	f000 fb60 	bl	80020c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a04:	f007 f878 	bl	8008af8 <xTaskGetSchedulerState>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d001      	beq.n	8001a12 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001a0e:	f007 fc53 	bl	80092b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f001 fa3c 	bl	8002e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <DMA1_Stream5_IRQHandler+0x10>)
 8001a2a:	f000 fe15 	bl	8002658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200008d4 	.word	0x200008d4

08001a38 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <DMA1_Stream6_IRQHandler+0x10>)
 8001a3e:	f000 fe0b 	bl	8002658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000934 	.word	0x20000934

08001a4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <TIM2_IRQHandler+0x10>)
 8001a52:	f003 fd12 	bl	800547a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000800 	.word	0x20000800

08001a60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <USART2_IRQHandler+0x40>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0310 	and.w	r3, r3, #16
 8001a70:	2b10      	cmp	r3, #16
 8001a72:	d10d      	bne.n	8001a90 <USART2_IRQHandler+0x30>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8001a74:	2300      	movs	r3, #0
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <USART2_IRQHandler+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <USART2_IRQHandler+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
        UART_IdleCallback(&huart2);
 8001a8a:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <USART2_IRQHandler+0x40>)
 8001a8c:	f000 fa22 	bl	8001ed4 <UART_IdleCallback>
    }

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a90:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <USART2_IRQHandler+0x40>)
 8001a92:	f004 f9af 	bl	8005df4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000890 	.word	0x20000890

08001aa4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001aa8:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <DMA1_Stream7_IRQHandler+0x10>)
 8001aaa:	f000 fdd5 	bl	8002658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000078c 	.word	0x2000078c

08001ab8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <SPI3_IRQHandler+0x10>)
 8001abe:	f002 fa11 	bl	8003ee4 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000744 	.word	0x20000744

08001acc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e00a      	b.n	8001af4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ade:	f3af 8000 	nop.w
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	b2ca      	uxtb	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf0      	blt.n	8001ade <_read+0x12>
  }

  return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b2e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <_isatty>:

int _isatty(int file)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <_sbrk+0x5c>)
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <_sbrk+0x60>)
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d102      	bne.n	8001b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <_sbrk+0x64>)
 8001b8e:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <_sbrk+0x68>)
 8001b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d207      	bcs.n	8001bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba0:	f007 ffe0 	bl	8009b64 <__errno>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001baa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bae:	e009      	b.n	8001bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <_sbrk+0x64>)
 8001bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20020000 	.word	0x20020000
 8001bd0:	00000400 	.word	0x00000400
 8001bd4:	200007fc 	.word	0x200007fc
 8001bd8:	20004830 	.word	0x20004830

08001bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <SystemInit+0x20>)
 8001be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001be6:	4a05      	ldr	r2, [pc, #20]	; (8001bfc <SystemInit+0x20>)
 8001be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c06:	f107 0308 	add.w	r3, r7, #8
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	463b      	mov	r3, r7
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000000;
 8001c30:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c32:	4a19      	ldr	r2, [pc, #100]	; (8001c98 <MX_TIM2_Init+0x98>)
 8001c34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c36:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c42:	4814      	ldr	r0, [pc, #80]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c44:	f003 fb2a 	bl	800529c <HAL_TIM_Base_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001c4e:	f7ff fe8d 	bl	800196c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c58:	f107 0308 	add.w	r3, r7, #8
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480d      	ldr	r0, [pc, #52]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c60:	f003 fd13 	bl	800568a <HAL_TIM_ConfigClockSource>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001c6a:	f7ff fe7f 	bl	800196c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c76:	463b      	mov	r3, r7
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4806      	ldr	r0, [pc, #24]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c7c:	f003 ff2e 	bl	8005adc <HAL_TIMEx_MasterConfigSynchronization>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001c86:	f7ff fe71 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000800 	.word	0x20000800
 8001c98:	003d0900 	.word	0x003d0900

08001c9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cac:	d115      	bne.n	8001cda <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <HAL_TIM_Base_MspInit+0x48>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <HAL_TIM_Base_MspInit+0x48>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_TIM_Base_MspInit+0x48>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2105      	movs	r1, #5
 8001cce:	201c      	movs	r0, #28
 8001cd0:	f000 faf3 	bl	80022ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cd4:	201c      	movs	r0, #28
 8001cd6:	f000 fb0c 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800

08001ce8 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    if (htim->Instance == htim2.Instance)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d104      	bne.n	8001d06 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        HAL_TIM_Base_Stop_IT(htim);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f003 fb8d 	bl	800541c <HAL_TIM_Base_Stop_IT>
        toggleAudioPlayingState();
 8001d02:	f7ff fd87 	bl	8001814 <toggleAudioPlayingState>
    }
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000800 	.word	0x20000800

08001d14 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d1a:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <MX_USART2_UART_Init+0x50>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d4c:	f003 ff56 	bl	8005bfc <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d56:	f7ff fe09 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000890 	.word	0x20000890
 8001d64:	40004400 	.word	0x40004400

08001d68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08a      	sub	sp, #40	; 0x28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a4c      	ldr	r2, [pc, #304]	; (8001eb8 <HAL_UART_MspInit+0x150>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	f040 8091 	bne.w	8001eae <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	4b4a      	ldr	r3, [pc, #296]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	4a49      	ldr	r2, [pc, #292]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9c:	4b47      	ldr	r3, [pc, #284]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	4b43      	ldr	r3, [pc, #268]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	4a42      	ldr	r2, [pc, #264]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	6313      	str	r3, [r2, #48]	; 0x30
 8001db8:	4b40      	ldr	r3, [pc, #256]	; (8001ebc <HAL_UART_MspInit+0x154>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dc4:	230c      	movs	r3, #12
 8001dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dd4:	2307      	movs	r3, #7
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4838      	ldr	r0, [pc, #224]	; (8001ec0 <HAL_UART_MspInit+0x158>)
 8001de0:	f000 fea4 	bl	8002b2c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001de4:	4b37      	ldr	r3, [pc, #220]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001de6:	4a38      	ldr	r2, [pc, #224]	; (8001ec8 <HAL_UART_MspInit+0x160>)
 8001de8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001dea:	4b36      	ldr	r3, [pc, #216]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001dec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001df0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001df2:	4b34      	ldr	r3, [pc, #208]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001df8:	4b32      	ldr	r3, [pc, #200]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dfe:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e04:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e06:	4b2f      	ldr	r3, [pc, #188]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e12:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e18:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e20:	4b28      	ldr	r3, [pc, #160]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e26:	4827      	ldr	r0, [pc, #156]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e28:	f000 fa7e 	bl	8002328 <HAL_DMA_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001e32:	f7ff fd9b 	bl	800196c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a22      	ldr	r2, [pc, #136]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e3a:	639a      	str	r2, [r3, #56]	; 0x38
 8001e3c:	4a21      	ldr	r2, [pc, #132]	; (8001ec4 <HAL_UART_MspInit+0x15c>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e44:	4a22      	ldr	r2, [pc, #136]	; (8001ed0 <HAL_UART_MspInit+0x168>)
 8001e46:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001e48:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e4e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e50:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e52:	2240      	movs	r2, #64	; 0x40
 8001e54:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e62:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e6a:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e7c:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e82:	4812      	ldr	r0, [pc, #72]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e84:	f000 fa50 	bl	8002328 <HAL_DMA_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001e8e:	f7ff fd6d 	bl	800196c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e96:	635a      	str	r2, [r3, #52]	; 0x34
 8001e98:	4a0c      	ldr	r2, [pc, #48]	; (8001ecc <HAL_UART_MspInit+0x164>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2105      	movs	r1, #5
 8001ea2:	2026      	movs	r0, #38	; 0x26
 8001ea4:	f000 fa09 	bl	80022ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ea8:	2026      	movs	r0, #38	; 0x26
 8001eaa:	f000 fa22 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001eae:	bf00      	nop
 8001eb0:	3728      	adds	r7, #40	; 0x28
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40004400 	.word	0x40004400
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	200008d4 	.word	0x200008d4
 8001ec8:	40026088 	.word	0x40026088
 8001ecc:	20000934 	.word	0x20000934
 8001ed0:	400260a0 	.word	0x400260a0

08001ed4 <UART_IdleCallback>:
void USART2_SendChar(uint8_t c) {
	HAL_UART_Transmit_DMA(&huart2, &c, sizeof(c));
}

void UART_IdleCallback(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART2) return;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a2c      	ldr	r2, [pc, #176]	; (8001f94 <UART_IdleCallback+0xc0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d152      	bne.n	8001f8c <UART_IdleCallback+0xb8>

    uint16_t rxNewPos = RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001ef4:	813b      	strh	r3, [r7, #8]

    if (rxNewPos != rxOldPos)
 8001ef6:	4b28      	ldr	r3, [pc, #160]	; (8001f98 <UART_IdleCallback+0xc4>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	893a      	ldrh	r2, [r7, #8]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d040      	beq.n	8001f84 <UART_IdleCallback+0xb0>
    {
        if (rxNewPos > rxOldPos)
 8001f02:	4b25      	ldr	r3, [pc, #148]	; (8001f98 <UART_IdleCallback+0xc4>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	893a      	ldrh	r2, [r7, #8]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d914      	bls.n	8001f38 <UART_IdleCallback+0x64>
        {
            for (uint16_t i = rxOldPos; i < rxNewPos; i++)
 8001f0e:	4b22      	ldr	r3, [pc, #136]	; (8001f98 <UART_IdleCallback+0xc4>)
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	81fb      	strh	r3, [r7, #14]
 8001f14:	e00b      	b.n	8001f2e <UART_IdleCallback+0x5a>
                xQueueSendFromISR(uartRxQueue, &uartRxDmaBuf[i], NULL);
 8001f16:	4b21      	ldr	r3, [pc, #132]	; (8001f9c <UART_IdleCallback+0xc8>)
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	89fb      	ldrh	r3, [r7, #14]
 8001f1c:	4a20      	ldr	r2, [pc, #128]	; (8001fa0 <UART_IdleCallback+0xcc>)
 8001f1e:	1899      	adds	r1, r3, r2
 8001f20:	2300      	movs	r3, #0
 8001f22:	2200      	movs	r2, #0
 8001f24:	f005 fb54 	bl	80075d0 <xQueueGenericSendFromISR>
            for (uint16_t i = rxOldPos; i < rxNewPos; i++)
 8001f28:	89fb      	ldrh	r3, [r7, #14]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	81fb      	strh	r3, [r7, #14]
 8001f2e:	89fa      	ldrh	r2, [r7, #14]
 8001f30:	893b      	ldrh	r3, [r7, #8]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d3ef      	bcc.n	8001f16 <UART_IdleCallback+0x42>
 8001f36:	e025      	b.n	8001f84 <UART_IdleCallback+0xb0>
        }
        else
        {
            for (uint16_t i = rxOldPos; i < RX_DMA_BUF_SIZE; i++)
 8001f38:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <UART_IdleCallback+0xc4>)
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	81bb      	strh	r3, [r7, #12]
 8001f3e:	e00b      	b.n	8001f58 <UART_IdleCallback+0x84>
                xQueueSendFromISR(uartRxQueue, &uartRxDmaBuf[i], NULL);
 8001f40:	4b16      	ldr	r3, [pc, #88]	; (8001f9c <UART_IdleCallback+0xc8>)
 8001f42:	6818      	ldr	r0, [r3, #0]
 8001f44:	89bb      	ldrh	r3, [r7, #12]
 8001f46:	4a16      	ldr	r2, [pc, #88]	; (8001fa0 <UART_IdleCallback+0xcc>)
 8001f48:	1899      	adds	r1, r3, r2
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f005 fb3f 	bl	80075d0 <xQueueGenericSendFromISR>
            for (uint16_t i = rxOldPos; i < RX_DMA_BUF_SIZE; i++)
 8001f52:	89bb      	ldrh	r3, [r7, #12]
 8001f54:	3301      	adds	r3, #1
 8001f56:	81bb      	strh	r3, [r7, #12]
 8001f58:	89bb      	ldrh	r3, [r7, #12]
 8001f5a:	2b3f      	cmp	r3, #63	; 0x3f
 8001f5c:	d9f0      	bls.n	8001f40 <UART_IdleCallback+0x6c>
            for (uint16_t i = 0; i < rxNewPos; i++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	817b      	strh	r3, [r7, #10]
 8001f62:	e00b      	b.n	8001f7c <UART_IdleCallback+0xa8>
                xQueueSendFromISR(uartRxQueue, &uartRxDmaBuf[i], NULL);
 8001f64:	4b0d      	ldr	r3, [pc, #52]	; (8001f9c <UART_IdleCallback+0xc8>)
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	897b      	ldrh	r3, [r7, #10]
 8001f6a:	4a0d      	ldr	r2, [pc, #52]	; (8001fa0 <UART_IdleCallback+0xcc>)
 8001f6c:	1899      	adds	r1, r3, r2
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2200      	movs	r2, #0
 8001f72:	f005 fb2d 	bl	80075d0 <xQueueGenericSendFromISR>
            for (uint16_t i = 0; i < rxNewPos; i++)
 8001f76:	897b      	ldrh	r3, [r7, #10]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	817b      	strh	r3, [r7, #10]
 8001f7c:	897a      	ldrh	r2, [r7, #10]
 8001f7e:	893b      	ldrh	r3, [r7, #8]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d3ef      	bcc.n	8001f64 <UART_IdleCallback+0x90>
        }
    }

    rxOldPos = rxNewPos;
 8001f84:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <UART_IdleCallback+0xc4>)
 8001f86:	893b      	ldrh	r3, [r7, #8]
 8001f88:	8013      	strh	r3, [r2, #0]
 8001f8a:	e000      	b.n	8001f8e <UART_IdleCallback+0xba>
    if (huart->Instance != USART2) return;
 8001f8c:	bf00      	nop
}
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40004400 	.word	0x40004400
 8001f98:	20000888 	.word	0x20000888
 8001f9c:	2000088c 	.word	0x2000088c
 8001fa0:	20000848 	.word	0x20000848

08001fa4 <_write>:

int _write(int file, char *ptr, int len)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_DMA(&huart2, ptr, len);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	68b9      	ldr	r1, [r7, #8]
 8001fb8:	4803      	ldr	r0, [pc, #12]	; (8001fc8 <_write+0x24>)
 8001fba:	f003 fe6d 	bl	8005c98 <HAL_UART_Transmit_DMA>
}
 8001fbe:	bf00      	nop
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000890 	.word	0x20000890

08001fcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002004 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fd0:	480d      	ldr	r0, [pc, #52]	; (8002008 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fd2:	490e      	ldr	r1, [pc, #56]	; (800200c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fd4:	4a0e      	ldr	r2, [pc, #56]	; (8002010 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd8:	e002      	b.n	8001fe0 <LoopCopyDataInit>

08001fda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fde:	3304      	adds	r3, #4

08001fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe4:	d3f9      	bcc.n	8001fda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe6:	4a0b      	ldr	r2, [pc, #44]	; (8002014 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fe8:	4c0b      	ldr	r4, [pc, #44]	; (8002018 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fec:	e001      	b.n	8001ff2 <LoopFillZerobss>

08001fee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff0:	3204      	adds	r2, #4

08001ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff4:	d3fb      	bcc.n	8001fee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ff6:	f7ff fdf1 	bl	8001bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ffa:	f007 fdb9 	bl	8009b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ffe:	f7ff fc23 	bl	8001848 <main>
  bx  lr    
 8002002:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002004:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800200c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002010:	0800b0c0 	.word	0x0800b0c0
  ldr r2, =_sbss
 8002014:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002018:	2000482c 	.word	0x2000482c

0800201c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800201c:	e7fe      	b.n	800201c <ADC_IRQHandler>
	...

08002020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002024:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <HAL_Init+0x40>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0d      	ldr	r2, [pc, #52]	; (8002060 <HAL_Init+0x40>)
 800202a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800202e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002030:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <HAL_Init+0x40>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a0a      	ldr	r2, [pc, #40]	; (8002060 <HAL_Init+0x40>)
 8002036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800203a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_Init+0x40>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a07      	ldr	r2, [pc, #28]	; (8002060 <HAL_Init+0x40>)
 8002042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002048:	2003      	movs	r0, #3
 800204a:	f000 f92b 	bl	80022a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800204e:	200f      	movs	r0, #15
 8002050:	f000 f808 	bl	8002064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002054:	f7ff fc90 	bl	8001978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023c00 	.word	0x40023c00

08002064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800206c:	4b12      	ldr	r3, [pc, #72]	; (80020b8 <HAL_InitTick+0x54>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4b12      	ldr	r3, [pc, #72]	; (80020bc <HAL_InitTick+0x58>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	4619      	mov	r1, r3
 8002076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800207a:	fbb3 f3f1 	udiv	r3, r3, r1
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f943 	bl	800230e <HAL_SYSTICK_Config>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e00e      	b.n	80020b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b0f      	cmp	r3, #15
 8002096:	d80a      	bhi.n	80020ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002098:	2200      	movs	r2, #0
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f000 f90b 	bl	80022ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020a4:	4a06      	ldr	r2, [pc, #24]	; (80020c0 <HAL_InitTick+0x5c>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	e000      	b.n	80020b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000008 	.word	0x20000008
 80020bc:	20000010 	.word	0x20000010
 80020c0:	2000000c 	.word	0x2000000c

080020c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020c8:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <HAL_IncTick+0x20>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	461a      	mov	r2, r3
 80020ce:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <HAL_IncTick+0x24>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4413      	add	r3, r2
 80020d4:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <HAL_IncTick+0x24>)
 80020d6:	6013      	str	r3, [r2, #0]
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000010 	.word	0x20000010
 80020e8:	20000994 	.word	0x20000994

080020ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return uwTick;
 80020f0:	4b03      	ldr	r3, [pc, #12]	; (8002100 <HAL_GetTick+0x14>)
 80020f2:	681b      	ldr	r3, [r3, #0]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	20000994 	.word	0x20000994

08002104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <__NVIC_SetPriorityGrouping+0x44>)
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002120:	4013      	ands	r3, r2
 8002122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800212c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002136:	4a04      	ldr	r2, [pc, #16]	; (8002148 <__NVIC_SetPriorityGrouping+0x44>)
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	60d3      	str	r3, [r2, #12]
}
 800213c:	bf00      	nop
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000ed00 	.word	0xe000ed00

0800214c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002150:	4b04      	ldr	r3, [pc, #16]	; (8002164 <__NVIC_GetPriorityGrouping+0x18>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	0a1b      	lsrs	r3, r3, #8
 8002156:	f003 0307 	and.w	r3, r3, #7
}
 800215a:	4618      	mov	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	2b00      	cmp	r3, #0
 8002178:	db0b      	blt.n	8002192 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	f003 021f 	and.w	r2, r3, #31
 8002180:	4907      	ldr	r1, [pc, #28]	; (80021a0 <__NVIC_EnableIRQ+0x38>)
 8002182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	2001      	movs	r0, #1
 800218a:	fa00 f202 	lsl.w	r2, r0, r2
 800218e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	e000e100 	.word	0xe000e100

080021a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	6039      	str	r1, [r7, #0]
 80021ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	db0a      	blt.n	80021ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	490c      	ldr	r1, [pc, #48]	; (80021f0 <__NVIC_SetPriority+0x4c>)
 80021be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c2:	0112      	lsls	r2, r2, #4
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	440b      	add	r3, r1
 80021c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021cc:	e00a      	b.n	80021e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	4908      	ldr	r1, [pc, #32]	; (80021f4 <__NVIC_SetPriority+0x50>)
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	3b04      	subs	r3, #4
 80021dc:	0112      	lsls	r2, r2, #4
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	440b      	add	r3, r1
 80021e2:	761a      	strb	r2, [r3, #24]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	e000e100 	.word	0xe000e100
 80021f4:	e000ed00 	.word	0xe000ed00

080021f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b089      	sub	sp, #36	; 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f1c3 0307 	rsb	r3, r3, #7
 8002212:	2b04      	cmp	r3, #4
 8002214:	bf28      	it	cs
 8002216:	2304      	movcs	r3, #4
 8002218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3304      	adds	r3, #4
 800221e:	2b06      	cmp	r3, #6
 8002220:	d902      	bls.n	8002228 <NVIC_EncodePriority+0x30>
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	3b03      	subs	r3, #3
 8002226:	e000      	b.n	800222a <NVIC_EncodePriority+0x32>
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	f04f 32ff 	mov.w	r2, #4294967295
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43da      	mvns	r2, r3
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	401a      	ands	r2, r3
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002240:	f04f 31ff 	mov.w	r1, #4294967295
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	fa01 f303 	lsl.w	r3, r1, r3
 800224a:	43d9      	mvns	r1, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002250:	4313      	orrs	r3, r2
         );
}
 8002252:	4618      	mov	r0, r3
 8002254:	3724      	adds	r7, #36	; 0x24
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3b01      	subs	r3, #1
 800226c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002270:	d301      	bcc.n	8002276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002272:	2301      	movs	r3, #1
 8002274:	e00f      	b.n	8002296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <SysTick_Config+0x40>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3b01      	subs	r3, #1
 800227c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800227e:	210f      	movs	r1, #15
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f7ff ff8e 	bl	80021a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <SysTick_Config+0x40>)
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <SysTick_Config+0x40>)
 8002290:	2207      	movs	r2, #7
 8002292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	e000e010 	.word	0xe000e010

080022a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ff29 	bl	8002104 <__NVIC_SetPriorityGrouping>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b086      	sub	sp, #24
 80022be:	af00      	add	r7, sp, #0
 80022c0:	4603      	mov	r3, r0
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022cc:	f7ff ff3e 	bl	800214c <__NVIC_GetPriorityGrouping>
 80022d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	6978      	ldr	r0, [r7, #20]
 80022d8:	f7ff ff8e 	bl	80021f8 <NVIC_EncodePriority>
 80022dc:	4602      	mov	r2, r0
 80022de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022e2:	4611      	mov	r1, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff5d 	bl	80021a4 <__NVIC_SetPriority>
}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	4603      	mov	r3, r0
 80022fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff31 	bl	8002168 <__NVIC_EnableIRQ>
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b082      	sub	sp, #8
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7ff ffa2 	bl	8002260 <SysTick_Config>
 800231c:	4603      	mov	r3, r0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002334:	f7ff feda 	bl	80020ec <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e099      	b.n	8002478 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2202      	movs	r2, #2
 8002348:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0201 	bic.w	r2, r2, #1
 8002362:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002364:	e00f      	b.n	8002386 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002366:	f7ff fec1 	bl	80020ec <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b05      	cmp	r3, #5
 8002372:	d908      	bls.n	8002386 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2220      	movs	r2, #32
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2203      	movs	r2, #3
 800237e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e078      	b.n	8002478 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e8      	bne.n	8002366 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	4b38      	ldr	r3, [pc, #224]	; (8002480 <HAL_DMA_Init+0x158>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d107      	bne.n	80023f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4313      	orrs	r3, r2
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f023 0307 	bic.w	r3, r3, #7
 8002406:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	4313      	orrs	r3, r2
 8002410:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	2b04      	cmp	r3, #4
 8002418:	d117      	bne.n	800244a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	4313      	orrs	r3, r2
 8002422:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00e      	beq.n	800244a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 fb01 	bl	8002a34 <DMA_CheckFifoParam>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d008      	beq.n	800244a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2240      	movs	r2, #64	; 0x40
 800243c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002446:	2301      	movs	r3, #1
 8002448:	e016      	b.n	8002478 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fab8 	bl	80029c8 <DMA_CalcBaseAndBitshift>
 8002458:	4603      	mov	r3, r0
 800245a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002460:	223f      	movs	r2, #63	; 0x3f
 8002462:	409a      	lsls	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	f010803f 	.word	0xf010803f

08002484 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_DMA_Start_IT+0x26>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e040      	b.n	800252c <HAL_DMA_Start_IT+0xa8>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d12f      	bne.n	800251e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2202      	movs	r2, #2
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 fa4a 	bl	800296c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024dc:	223f      	movs	r2, #63	; 0x3f
 80024de:	409a      	lsls	r2, r3
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0216 	orr.w	r2, r2, #22
 80024f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d007      	beq.n	800250c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0208 	orr.w	r2, r2, #8
 800250a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0201 	orr.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	e005      	b.n	800252a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800252a:	7dfb      	ldrb	r3, [r7, #23]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002540:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002542:	f7ff fdd3 	bl	80020ec <HAL_GetTick>
 8002546:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d008      	beq.n	8002566 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2280      	movs	r2, #128	; 0x80
 8002558:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e052      	b.n	800260c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 0216 	bic.w	r2, r2, #22
 8002574:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695a      	ldr	r2, [r3, #20]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002584:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	2b00      	cmp	r3, #0
 800258c:	d103      	bne.n	8002596 <HAL_DMA_Abort+0x62>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002592:	2b00      	cmp	r3, #0
 8002594:	d007      	beq.n	80025a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0208 	bic.w	r2, r2, #8
 80025a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0201 	bic.w	r2, r2, #1
 80025b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b6:	e013      	b.n	80025e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025b8:	f7ff fd98 	bl	80020ec <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b05      	cmp	r3, #5
 80025c4:	d90c      	bls.n	80025e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2220      	movs	r2, #32
 80025ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2203      	movs	r2, #3
 80025d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e015      	b.n	800260c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1e4      	bne.n	80025b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	223f      	movs	r2, #63	; 0x3f
 80025f4:	409a      	lsls	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d004      	beq.n	8002632 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2280      	movs	r2, #128	; 0x80
 800262c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e00c      	b.n	800264c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2205      	movs	r2, #5
 8002636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0201 	bic.w	r2, r2, #1
 8002648:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002664:	4b8e      	ldr	r3, [pc, #568]	; (80028a0 <HAL_DMA_IRQHandler+0x248>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a8e      	ldr	r2, [pc, #568]	; (80028a4 <HAL_DMA_IRQHandler+0x24c>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	0a9b      	lsrs	r3, r3, #10
 8002670:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002676:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002682:	2208      	movs	r2, #8
 8002684:	409a      	lsls	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4013      	ands	r3, r2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d01a      	beq.n	80026c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b00      	cmp	r3, #0
 800269a:	d013      	beq.n	80026c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0204 	bic.w	r2, r2, #4
 80026aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b0:	2208      	movs	r2, #8
 80026b2:	409a      	lsls	r2, r3
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026bc:	f043 0201 	orr.w	r2, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c8:	2201      	movs	r2, #1
 80026ca:	409a      	lsls	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d012      	beq.n	80026fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00b      	beq.n	80026fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e6:	2201      	movs	r2, #1
 80026e8:	409a      	lsls	r2, r3
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f2:	f043 0202 	orr.w	r2, r3, #2
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fe:	2204      	movs	r2, #4
 8002700:	409a      	lsls	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4013      	ands	r3, r2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d012      	beq.n	8002730 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00b      	beq.n	8002730 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271c:	2204      	movs	r2, #4
 800271e:	409a      	lsls	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002728:	f043 0204 	orr.w	r2, r3, #4
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002734:	2210      	movs	r2, #16
 8002736:	409a      	lsls	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4013      	ands	r3, r2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d043      	beq.n	80027c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d03c      	beq.n	80027c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002752:	2210      	movs	r2, #16
 8002754:	409a      	lsls	r2, r3
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d018      	beq.n	800279a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d108      	bne.n	8002788 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	2b00      	cmp	r3, #0
 800277c:	d024      	beq.n	80027c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	4798      	blx	r3
 8002786:	e01f      	b.n	80027c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800278c:	2b00      	cmp	r3, #0
 800278e:	d01b      	beq.n	80027c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	4798      	blx	r3
 8002798:	e016      	b.n	80027c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d107      	bne.n	80027b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0208 	bic.w	r2, r2, #8
 80027b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d003      	beq.n	80027c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027cc:	2220      	movs	r2, #32
 80027ce:	409a      	lsls	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 808f 	beq.w	80028f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	f000 8087 	beq.w	80028f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	2220      	movs	r2, #32
 80027f0:	409a      	lsls	r2, r3
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b05      	cmp	r3, #5
 8002800:	d136      	bne.n	8002870 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 0216 	bic.w	r2, r2, #22
 8002810:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	695a      	ldr	r2, [r3, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002820:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	2b00      	cmp	r3, #0
 8002828:	d103      	bne.n	8002832 <HAL_DMA_IRQHandler+0x1da>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800282e:	2b00      	cmp	r3, #0
 8002830:	d007      	beq.n	8002842 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 0208 	bic.w	r2, r2, #8
 8002840:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002846:	223f      	movs	r2, #63	; 0x3f
 8002848:	409a      	lsls	r2, r3
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002862:	2b00      	cmp	r3, #0
 8002864:	d07e      	beq.n	8002964 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	4798      	blx	r3
        }
        return;
 800286e:	e079      	b.n	8002964 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d01d      	beq.n	80028ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d10d      	bne.n	80028a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002890:	2b00      	cmp	r3, #0
 8002892:	d031      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
 800289c:	e02c      	b.n	80028f8 <HAL_DMA_IRQHandler+0x2a0>
 800289e:	bf00      	nop
 80028a0:	20000008 	.word	0x20000008
 80028a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d023      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	4798      	blx	r3
 80028b8:	e01e      	b.n	80028f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10f      	bne.n	80028e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0210 	bic.w	r2, r2, #16
 80028d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d032      	beq.n	8002966 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b00      	cmp	r3, #0
 800290a:	d022      	beq.n	8002952 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2205      	movs	r2, #5
 8002910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	3301      	adds	r3, #1
 8002928:	60bb      	str	r3, [r7, #8]
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	429a      	cmp	r2, r3
 800292e:	d307      	bcc.n	8002940 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f2      	bne.n	8002924 <HAL_DMA_IRQHandler+0x2cc>
 800293e:	e000      	b.n	8002942 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002940:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	4798      	blx	r3
 8002962:	e000      	b.n	8002966 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002964:	bf00      	nop
    }
  }
}
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002988:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b40      	cmp	r3, #64	; 0x40
 8002998:	d108      	bne.n	80029ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029aa:	e007      	b.n	80029bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	60da      	str	r2, [r3, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	3b10      	subs	r3, #16
 80029d8:	4a14      	ldr	r2, [pc, #80]	; (8002a2c <DMA_CalcBaseAndBitshift+0x64>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029e2:	4a13      	ldr	r2, [pc, #76]	; (8002a30 <DMA_CalcBaseAndBitshift+0x68>)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4413      	add	r3, r2
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d909      	bls.n	8002a0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	1d1a      	adds	r2, r3, #4
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	659a      	str	r2, [r3, #88]	; 0x58
 8002a08:	e007      	b.n	8002a1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	aaaaaaab 	.word	0xaaaaaaab
 8002a30:	0800abd4 	.word	0x0800abd4

08002a34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d11f      	bne.n	8002a8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d856      	bhi.n	8002b02 <DMA_CheckFifoParam+0xce>
 8002a54:	a201      	add	r2, pc, #4	; (adr r2, 8002a5c <DMA_CheckFifoParam+0x28>)
 8002a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5a:	bf00      	nop
 8002a5c:	08002a6d 	.word	0x08002a6d
 8002a60:	08002a7f 	.word	0x08002a7f
 8002a64:	08002a6d 	.word	0x08002a6d
 8002a68:	08002b03 	.word	0x08002b03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d046      	beq.n	8002b06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a7c:	e043      	b.n	8002b06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a82:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a86:	d140      	bne.n	8002b0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a8c:	e03d      	b.n	8002b0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a96:	d121      	bne.n	8002adc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d837      	bhi.n	8002b0e <DMA_CheckFifoParam+0xda>
 8002a9e:	a201      	add	r2, pc, #4	; (adr r2, 8002aa4 <DMA_CheckFifoParam+0x70>)
 8002aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002abb 	.word	0x08002abb
 8002aac:	08002ab5 	.word	0x08002ab5
 8002ab0:	08002acd 	.word	0x08002acd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab8:	e030      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d025      	beq.n	8002b12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aca:	e022      	b.n	8002b12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ad4:	d11f      	bne.n	8002b16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ada:	e01c      	b.n	8002b16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d903      	bls.n	8002aea <DMA_CheckFifoParam+0xb6>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d003      	beq.n	8002af0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ae8:	e018      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
      break;
 8002aee:	e015      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
      break;
 8002b00:	e00b      	b.n	8002b1a <DMA_CheckFifoParam+0xe6>
      break;
 8002b02:	bf00      	nop
 8002b04:	e00a      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b06:	bf00      	nop
 8002b08:	e008      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0a:	bf00      	nop
 8002b0c:	e006      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0e:	bf00      	nop
 8002b10:	e004      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b12:	bf00      	nop
 8002b14:	e002      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;   
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b1a:	bf00      	nop
    }
  } 
  
  return status; 
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	; 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	e16b      	b.n	8002e20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b48:	2201      	movs	r2, #1
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	f040 815a 	bne.w	8002e1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d005      	beq.n	8002b7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d130      	bne.n	8002be0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d017      	beq.n	8002c1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4013      	ands	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d123      	bne.n	8002c70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	220f      	movs	r2, #15
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	69b9      	ldr	r1, [r7, #24]
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80b4 	beq.w	8002e1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	4b60      	ldr	r3, [pc, #384]	; (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	4a5f      	ldr	r2, [pc, #380]	; (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cc2:	4b5d      	ldr	r3, [pc, #372]	; (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cce:	4a5b      	ldr	r2, [pc, #364]	; (8002e3c <HAL_GPIO_Init+0x310>)
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	089b      	lsrs	r3, r3, #2
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	220f      	movs	r2, #15
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a52      	ldr	r2, [pc, #328]	; (8002e40 <HAL_GPIO_Init+0x314>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d02b      	beq.n	8002d52 <HAL_GPIO_Init+0x226>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a51      	ldr	r2, [pc, #324]	; (8002e44 <HAL_GPIO_Init+0x318>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d025      	beq.n	8002d4e <HAL_GPIO_Init+0x222>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a50      	ldr	r2, [pc, #320]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d01f      	beq.n	8002d4a <HAL_GPIO_Init+0x21e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4f      	ldr	r2, [pc, #316]	; (8002e4c <HAL_GPIO_Init+0x320>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d019      	beq.n	8002d46 <HAL_GPIO_Init+0x21a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a4e      	ldr	r2, [pc, #312]	; (8002e50 <HAL_GPIO_Init+0x324>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d013      	beq.n	8002d42 <HAL_GPIO_Init+0x216>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4d      	ldr	r2, [pc, #308]	; (8002e54 <HAL_GPIO_Init+0x328>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d00d      	beq.n	8002d3e <HAL_GPIO_Init+0x212>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4c      	ldr	r2, [pc, #304]	; (8002e58 <HAL_GPIO_Init+0x32c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d007      	beq.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4b      	ldr	r2, [pc, #300]	; (8002e5c <HAL_GPIO_Init+0x330>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d101      	bne.n	8002d36 <HAL_GPIO_Init+0x20a>
 8002d32:	2307      	movs	r3, #7
 8002d34:	e00e      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d36:	2308      	movs	r3, #8
 8002d38:	e00c      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d3a:	2306      	movs	r3, #6
 8002d3c:	e00a      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d3e:	2305      	movs	r3, #5
 8002d40:	e008      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d42:	2304      	movs	r3, #4
 8002d44:	e006      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d46:	2303      	movs	r3, #3
 8002d48:	e004      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e002      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e000      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d52:	2300      	movs	r3, #0
 8002d54:	69fa      	ldr	r2, [r7, #28]
 8002d56:	f002 0203 	and.w	r2, r2, #3
 8002d5a:	0092      	lsls	r2, r2, #2
 8002d5c:	4093      	lsls	r3, r2
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d64:	4935      	ldr	r1, [pc, #212]	; (8002e3c <HAL_GPIO_Init+0x310>)
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	089b      	lsrs	r3, r3, #2
 8002d6a:	3302      	adds	r3, #2
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d72:	4b3b      	ldr	r3, [pc, #236]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d96:	4a32      	ldr	r2, [pc, #200]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d9c:	4b30      	ldr	r3, [pc, #192]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dc0:	4a27      	ldr	r2, [pc, #156]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dc6:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dea:	4a1d      	ldr	r2, [pc, #116]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df0:	4b1b      	ldr	r3, [pc, #108]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e14:	4a12      	ldr	r2, [pc, #72]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	61fb      	str	r3, [r7, #28]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	2b0f      	cmp	r3, #15
 8002e24:	f67f ae90 	bls.w	8002b48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	3724      	adds	r7, #36	; 0x24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	40013800 	.word	0x40013800
 8002e40:	40020000 	.word	0x40020000
 8002e44:	40020400 	.word	0x40020400
 8002e48:	40020800 	.word	0x40020800
 8002e4c:	40020c00 	.word	0x40020c00
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40021400 	.word	0x40021400
 8002e58:	40021800 	.word	0x40021800
 8002e5c:	40021c00 	.word	0x40021c00
 8002e60:	40013c00 	.word	0x40013c00

08002e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
 8002e70:	4613      	mov	r3, r2
 8002e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e74:	787b      	ldrb	r3, [r7, #1]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e80:	e003      	b.n	8002e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	041a      	lsls	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ea2:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	88fb      	ldrh	r3, [r7, #6]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d006      	beq.n	8002ebc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002eae:	4a05      	ldr	r2, [pc, #20]	; (8002ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fe f9a0 	bl	80011fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40013c00 	.word	0x40013c00

08002ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e12b      	b.n	8003132 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d106      	bne.n	8002ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7fe f9ca 	bl	8001288 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2224      	movs	r2, #36	; 0x24
 8002ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0201 	bic.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f2c:	f002 f84e 	bl	8004fcc <HAL_RCC_GetPCLK1Freq>
 8002f30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	4a81      	ldr	r2, [pc, #516]	; (800313c <HAL_I2C_Init+0x274>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d807      	bhi.n	8002f4c <HAL_I2C_Init+0x84>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4a80      	ldr	r2, [pc, #512]	; (8003140 <HAL_I2C_Init+0x278>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	bf94      	ite	ls
 8002f44:	2301      	movls	r3, #1
 8002f46:	2300      	movhi	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e006      	b.n	8002f5a <HAL_I2C_Init+0x92>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4a7d      	ldr	r2, [pc, #500]	; (8003144 <HAL_I2C_Init+0x27c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	bf94      	ite	ls
 8002f54:	2301      	movls	r3, #1
 8002f56:	2300      	movhi	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e0e7      	b.n	8003132 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4a78      	ldr	r2, [pc, #480]	; (8003148 <HAL_I2C_Init+0x280>)
 8002f66:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6a:	0c9b      	lsrs	r3, r3, #18
 8002f6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4a6a      	ldr	r2, [pc, #424]	; (800313c <HAL_I2C_Init+0x274>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d802      	bhi.n	8002f9c <HAL_I2C_Init+0xd4>
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	e009      	b.n	8002fb0 <HAL_I2C_Init+0xe8>
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fa2:	fb02 f303 	mul.w	r3, r2, r3
 8002fa6:	4a69      	ldr	r2, [pc, #420]	; (800314c <HAL_I2C_Init+0x284>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	099b      	lsrs	r3, r3, #6
 8002fae:	3301      	adds	r3, #1
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6812      	ldr	r2, [r2, #0]
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fc2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	495c      	ldr	r1, [pc, #368]	; (800313c <HAL_I2C_Init+0x274>)
 8002fcc:	428b      	cmp	r3, r1
 8002fce:	d819      	bhi.n	8003004 <HAL_I2C_Init+0x13c>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1e59      	subs	r1, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fde:	1c59      	adds	r1, r3, #1
 8002fe0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fe4:	400b      	ands	r3, r1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00a      	beq.n	8003000 <HAL_I2C_Init+0x138>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1e59      	subs	r1, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffe:	e051      	b.n	80030a4 <HAL_I2C_Init+0x1dc>
 8003000:	2304      	movs	r3, #4
 8003002:	e04f      	b.n	80030a4 <HAL_I2C_Init+0x1dc>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d111      	bne.n	8003030 <HAL_I2C_Init+0x168>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	1e58      	subs	r0, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6859      	ldr	r1, [r3, #4]
 8003014:	460b      	mov	r3, r1
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	440b      	add	r3, r1
 800301a:	fbb0 f3f3 	udiv	r3, r0, r3
 800301e:	3301      	adds	r3, #1
 8003020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003024:	2b00      	cmp	r3, #0
 8003026:	bf0c      	ite	eq
 8003028:	2301      	moveq	r3, #1
 800302a:	2300      	movne	r3, #0
 800302c:	b2db      	uxtb	r3, r3
 800302e:	e012      	b.n	8003056 <HAL_I2C_Init+0x18e>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1e58      	subs	r0, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6859      	ldr	r1, [r3, #4]
 8003038:	460b      	mov	r3, r1
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	0099      	lsls	r1, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	fbb0 f3f3 	udiv	r3, r0, r3
 8003046:	3301      	adds	r3, #1
 8003048:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800304c:	2b00      	cmp	r3, #0
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_I2C_Init+0x196>
 800305a:	2301      	movs	r3, #1
 800305c:	e022      	b.n	80030a4 <HAL_I2C_Init+0x1dc>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10e      	bne.n	8003084 <HAL_I2C_Init+0x1bc>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	1e58      	subs	r0, r3, #1
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6859      	ldr	r1, [r3, #4]
 800306e:	460b      	mov	r3, r1
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	440b      	add	r3, r1
 8003074:	fbb0 f3f3 	udiv	r3, r0, r3
 8003078:	3301      	adds	r3, #1
 800307a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800307e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003082:	e00f      	b.n	80030a4 <HAL_I2C_Init+0x1dc>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1e58      	subs	r0, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	0099      	lsls	r1, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	fbb0 f3f3 	udiv	r3, r0, r3
 800309a:	3301      	adds	r3, #1
 800309c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	6809      	ldr	r1, [r1, #0]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	69da      	ldr	r2, [r3, #28]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6911      	ldr	r1, [r2, #16]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	68d2      	ldr	r2, [r2, #12]
 80030de:	4311      	orrs	r1, r2
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6812      	ldr	r2, [r2, #0]
 80030e4:	430b      	orrs	r3, r1
 80030e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695a      	ldr	r2, [r3, #20]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	430a      	orrs	r2, r1
 8003102:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	000186a0 	.word	0x000186a0
 8003140:	001e847f 	.word	0x001e847f
 8003144:	003d08ff 	.word	0x003d08ff
 8003148:	431bde83 	.word	0x431bde83
 800314c:	10624dd3 	.word	0x10624dd3

08003150 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b088      	sub	sp, #32
 8003154:	af02      	add	r7, sp, #8
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	607a      	str	r2, [r7, #4]
 800315a:	461a      	mov	r2, r3
 800315c:	460b      	mov	r3, r1
 800315e:	817b      	strh	r3, [r7, #10]
 8003160:	4613      	mov	r3, r2
 8003162:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003164:	f7fe ffc2 	bl	80020ec <HAL_GetTick>
 8003168:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b20      	cmp	r3, #32
 8003174:	f040 80e0 	bne.w	8003338 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2319      	movs	r3, #25
 800317e:	2201      	movs	r2, #1
 8003180:	4970      	ldr	r1, [pc, #448]	; (8003344 <HAL_I2C_Master_Transmit+0x1f4>)
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 f964 	bl	8003450 <I2C_WaitOnFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800318e:	2302      	movs	r3, #2
 8003190:	e0d3      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <HAL_I2C_Master_Transmit+0x50>
 800319c:	2302      	movs	r3, #2
 800319e:	e0cc      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d007      	beq.n	80031c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 0201 	orr.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2221      	movs	r2, #33	; 0x21
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2210      	movs	r2, #16
 80031e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	893a      	ldrh	r2, [r7, #8]
 80031f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4a50      	ldr	r2, [pc, #320]	; (8003348 <HAL_I2C_Master_Transmit+0x1f8>)
 8003206:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003208:	8979      	ldrh	r1, [r7, #10]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	6a3a      	ldr	r2, [r7, #32]
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f89c 	bl	800334c <I2C_MasterRequestWrite>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e08d      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003234:	e066      	b.n	8003304 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	6a39      	ldr	r1, [r7, #32]
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 f9de 	bl	80035fc <I2C_WaitOnTXEFlagUntilTimeout>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00d      	beq.n	8003262 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	2b04      	cmp	r3, #4
 800324c:	d107      	bne.n	800325e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800325c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e06b      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003266:	781a      	ldrb	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b04      	cmp	r3, #4
 800329e:	d11b      	bne.n	80032d8 <HAL_I2C_Master_Transmit+0x188>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d017      	beq.n	80032d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	6a39      	ldr	r1, [r7, #32]
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f9ce 	bl	800367e <I2C_WaitOnBTFFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00d      	beq.n	8003304 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	2b04      	cmp	r3, #4
 80032ee:	d107      	bne.n	8003300 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e01a      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003308:	2b00      	cmp	r3, #0
 800330a:	d194      	bne.n	8003236 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2220      	movs	r2, #32
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	00100002 	.word	0x00100002
 8003348:	ffff0000 	.word	0xffff0000

0800334c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af02      	add	r7, sp, #8
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	607a      	str	r2, [r7, #4]
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	460b      	mov	r3, r1
 800335a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003360:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	2b08      	cmp	r3, #8
 8003366:	d006      	beq.n	8003376 <I2C_MasterRequestWrite+0x2a>
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d003      	beq.n	8003376 <I2C_MasterRequestWrite+0x2a>
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003374:	d108      	bne.n	8003388 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	e00b      	b.n	80033a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	2b12      	cmp	r3, #18
 800338e:	d107      	bne.n	80033a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800339e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f84f 	bl	8003450 <I2C_WaitOnFlagUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00d      	beq.n	80033d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c6:	d103      	bne.n	80033d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e035      	b.n	8003440 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033dc:	d108      	bne.n	80033f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033de:	897b      	ldrh	r3, [r7, #10]
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033ec:	611a      	str	r2, [r3, #16]
 80033ee:	e01b      	b.n	8003428 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033f0:	897b      	ldrh	r3, [r7, #10]
 80033f2:	11db      	asrs	r3, r3, #7
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	f003 0306 	and.w	r3, r3, #6
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	f063 030f 	orn	r3, r3, #15
 8003400:	b2da      	uxtb	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	490e      	ldr	r1, [pc, #56]	; (8003448 <I2C_MasterRequestWrite+0xfc>)
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f875 	bl	80034fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e010      	b.n	8003440 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800341e:	897b      	ldrh	r3, [r7, #10]
 8003420:	b2da      	uxtb	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4907      	ldr	r1, [pc, #28]	; (800344c <I2C_MasterRequestWrite+0x100>)
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f865 	bl	80034fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	00010008 	.word	0x00010008
 800344c:	00010002 	.word	0x00010002

08003450 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	4613      	mov	r3, r2
 800345e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003460:	e025      	b.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003468:	d021      	beq.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346a:	f7fe fe3f 	bl	80020ec <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d302      	bcc.n	8003480 <I2C_WaitOnFlagUntilTimeout+0x30>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d116      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2220      	movs	r2, #32
 800348a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f043 0220 	orr.w	r2, r3, #32
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e023      	b.n	80034f6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	0c1b      	lsrs	r3, r3, #16
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d10d      	bne.n	80034d4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	43da      	mvns	r2, r3
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	4013      	ands	r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	bf0c      	ite	eq
 80034ca:	2301      	moveq	r3, #1
 80034cc:	2300      	movne	r3, #0
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	461a      	mov	r2, r3
 80034d2:	e00c      	b.n	80034ee <I2C_WaitOnFlagUntilTimeout+0x9e>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	43da      	mvns	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4013      	ands	r3, r2
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d0b6      	beq.n	8003462 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
 800350a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800350c:	e051      	b.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800351c:	d123      	bne.n	8003566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003536:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	f043 0204 	orr.w	r2, r3, #4
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e046      	b.n	80035f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356c:	d021      	beq.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356e:	f7fe fdbd 	bl	80020ec <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	429a      	cmp	r2, r3
 800357c:	d302      	bcc.n	8003584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d116      	bne.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f043 0220 	orr.w	r2, r3, #32
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e020      	b.n	80035f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	0c1b      	lsrs	r3, r3, #16
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d10c      	bne.n	80035d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	43da      	mvns	r2, r3
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	4013      	ands	r3, r2
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bf14      	ite	ne
 80035ce:	2301      	movne	r3, #1
 80035d0:	2300      	moveq	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	e00b      	b.n	80035ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	43da      	mvns	r2, r3
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	4013      	ands	r3, r2
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	bf14      	ite	ne
 80035e8:	2301      	movne	r3, #1
 80035ea:	2300      	moveq	r3, #0
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d18d      	bne.n	800350e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003608:	e02d      	b.n	8003666 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f878 	bl	8003700 <I2C_IsAcknowledgeFailed>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e02d      	b.n	8003676 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003620:	d021      	beq.n	8003666 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003622:	f7fe fd63 	bl	80020ec <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d116      	bne.n	8003666 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003652:	f043 0220 	orr.w	r2, r3, #32
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e007      	b.n	8003676 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003670:	2b80      	cmp	r3, #128	; 0x80
 8003672:	d1ca      	bne.n	800360a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b084      	sub	sp, #16
 8003682:	af00      	add	r7, sp, #0
 8003684:	60f8      	str	r0, [r7, #12]
 8003686:	60b9      	str	r1, [r7, #8]
 8003688:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800368a:	e02d      	b.n	80036e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800368c:	68f8      	ldr	r0, [r7, #12]
 800368e:	f000 f837 	bl	8003700 <I2C_IsAcknowledgeFailed>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e02d      	b.n	80036f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a2:	d021      	beq.n	80036e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a4:	f7fe fd22 	bl	80020ec <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d302      	bcc.n	80036ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d116      	bne.n	80036e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	f043 0220 	orr.w	r2, r3, #32
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e007      	b.n	80036f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d1ca      	bne.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003716:	d11b      	bne.n	8003750 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003720:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	f043 0204 	orr.w	r2, r3, #4
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e000      	b.n	8003752 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
	...

08003760 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e128      	b.n	80039c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d109      	bne.n	8003792 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a90      	ldr	r2, [pc, #576]	; (80039cc <HAL_I2S_Init+0x26c>)
 800378a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7fd fdf1 	bl	8001374 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2202      	movs	r2, #2
 8003796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80037a8:	f023 030f 	bic.w	r3, r3, #15
 80037ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2202      	movs	r2, #2
 80037b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d060      	beq.n	8003880 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80037c6:	2310      	movs	r3, #16
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e001      	b.n	80037d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80037cc:	2320      	movs	r3, #32
 80037ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	2b20      	cmp	r3, #32
 80037d6:	d802      	bhi.n	80037de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80037de:	2001      	movs	r0, #1
 80037e0:	f001 fcfe 	bl	80051e0 <HAL_RCCEx_GetPeriphCLKFreq>
 80037e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037ee:	d125      	bne.n	800383c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d010      	beq.n	800381a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	461a      	mov	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	fbb2 f3f3 	udiv	r3, r2, r3
 8003814:	3305      	adds	r3, #5
 8003816:	613b      	str	r3, [r7, #16]
 8003818:	e01f      	b.n	800385a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	00db      	lsls	r3, r3, #3
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	fbb2 f2f3 	udiv	r2, r2, r3
 8003824:	4613      	mov	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	461a      	mov	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	fbb2 f3f3 	udiv	r3, r2, r3
 8003836:	3305      	adds	r3, #5
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	e00e      	b.n	800385a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	fbb2 f2f3 	udiv	r2, r2, r3
 8003844:	4613      	mov	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	461a      	mov	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	fbb2 f3f3 	udiv	r3, r2, r3
 8003856:	3305      	adds	r3, #5
 8003858:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	4a5c      	ldr	r2, [pc, #368]	; (80039d0 <HAL_I2S_Init+0x270>)
 800385e:	fba2 2303 	umull	r2, r3, r2, r3
 8003862:	08db      	lsrs	r3, r3, #3
 8003864:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	085b      	lsrs	r3, r3, #1
 8003876:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	021b      	lsls	r3, r3, #8
 800387c:	61bb      	str	r3, [r7, #24]
 800387e:	e003      	b.n	8003888 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003880:	2302      	movs	r3, #2
 8003882:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d902      	bls.n	8003894 <HAL_I2S_Init+0x134>
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	2bff      	cmp	r3, #255	; 0xff
 8003892:	d907      	bls.n	80038a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003898:	f043 0210 	orr.w	r2, r3, #16
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e08f      	b.n	80039c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	ea42 0103 	orr.w	r1, r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	69fa      	ldr	r2, [r7, #28]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80038c2:	f023 030f 	bic.w	r3, r3, #15
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6851      	ldr	r1, [r2, #4]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6892      	ldr	r2, [r2, #8]
 80038ce:	4311      	orrs	r1, r2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	68d2      	ldr	r2, [r2, #12]
 80038d4:	4311      	orrs	r1, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6992      	ldr	r2, [r2, #24]
 80038da:	430a      	orrs	r2, r1
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d161      	bne.n	80039b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a38      	ldr	r2, [pc, #224]	; (80039d4 <HAL_I2S_Init+0x274>)
 80038f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a37      	ldr	r2, [pc, #220]	; (80039d8 <HAL_I2S_Init+0x278>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d101      	bne.n	8003904 <HAL_I2S_Init+0x1a4>
 8003900:	4b36      	ldr	r3, [pc, #216]	; (80039dc <HAL_I2S_Init+0x27c>)
 8003902:	e001      	b.n	8003908 <HAL_I2S_Init+0x1a8>
 8003904:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003908:	69db      	ldr	r3, [r3, #28]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	4932      	ldr	r1, [pc, #200]	; (80039d8 <HAL_I2S_Init+0x278>)
 8003910:	428a      	cmp	r2, r1
 8003912:	d101      	bne.n	8003918 <HAL_I2S_Init+0x1b8>
 8003914:	4a31      	ldr	r2, [pc, #196]	; (80039dc <HAL_I2S_Init+0x27c>)
 8003916:	e001      	b.n	800391c <HAL_I2S_Init+0x1bc>
 8003918:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800391c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003920:	f023 030f 	bic.w	r3, r3, #15
 8003924:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a2b      	ldr	r2, [pc, #172]	; (80039d8 <HAL_I2S_Init+0x278>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d101      	bne.n	8003934 <HAL_I2S_Init+0x1d4>
 8003930:	4b2a      	ldr	r3, [pc, #168]	; (80039dc <HAL_I2S_Init+0x27c>)
 8003932:	e001      	b.n	8003938 <HAL_I2S_Init+0x1d8>
 8003934:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003938:	2202      	movs	r2, #2
 800393a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a25      	ldr	r2, [pc, #148]	; (80039d8 <HAL_I2S_Init+0x278>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d101      	bne.n	800394a <HAL_I2S_Init+0x1ea>
 8003946:	4b25      	ldr	r3, [pc, #148]	; (80039dc <HAL_I2S_Init+0x27c>)
 8003948:	e001      	b.n	800394e <HAL_I2S_Init+0x1ee>
 800394a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800395a:	d003      	beq.n	8003964 <HAL_I2S_Init+0x204>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d103      	bne.n	800396c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	e001      	b.n	8003970 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800396c:	2300      	movs	r3, #0
 800396e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800397a:	4313      	orrs	r3, r2
 800397c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003984:	4313      	orrs	r3, r2
 8003986:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800398e:	4313      	orrs	r3, r2
 8003990:	b29a      	uxth	r2, r3
 8003992:	897b      	ldrh	r3, [r7, #10]
 8003994:	4313      	orrs	r3, r2
 8003996:	b29b      	uxth	r3, r3
 8003998:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800399c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a0d      	ldr	r2, [pc, #52]	; (80039d8 <HAL_I2S_Init+0x278>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d101      	bne.n	80039ac <HAL_I2S_Init+0x24c>
 80039a8:	4b0c      	ldr	r3, [pc, #48]	; (80039dc <HAL_I2S_Init+0x27c>)
 80039aa:	e001      	b.n	80039b0 <HAL_I2S_Init+0x250>
 80039ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039b0:	897a      	ldrh	r2, [r7, #10]
 80039b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3720      	adds	r7, #32
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	080040b1 	.word	0x080040b1
 80039d0:	cccccccd 	.word	0xcccccccd
 80039d4:	08004239 	.word	0x08004239
 80039d8:	40003800 	.word	0x40003800
 80039dc:	40003400 	.word	0x40003400

080039e0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	4613      	mov	r3, r2
 80039ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <HAL_I2S_Transmit_DMA+0x1a>
 80039f4:	88fb      	ldrh	r3, [r7, #6]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e08e      	b.n	8003b1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d101      	bne.n	8003a0e <HAL_I2S_Transmit_DMA+0x2e>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e086      	b.n	8003b1c <HAL_I2S_Transmit_DMA+0x13c>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d005      	beq.n	8003a2e <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e076      	b.n	8003b1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2203      	movs	r2, #3
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d002      	beq.n	8003a5a <HAL_I2S_Transmit_DMA+0x7a>
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	2b05      	cmp	r3, #5
 8003a58:	d10a      	bne.n	8003a70 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003a5a:	88fb      	ldrh	r3, [r7, #6]
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a6e:	e005      	b.n	8003a7c <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	88fa      	ldrh	r2, [r7, #6]
 8003a74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	88fa      	ldrh	r2, [r7, #6]
 8003a7a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	4a28      	ldr	r2, [pc, #160]	; (8003b24 <HAL_I2S_Transmit_DMA+0x144>)
 8003a82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a88:	4a27      	ldr	r2, [pc, #156]	; (8003b28 <HAL_I2S_Transmit_DMA+0x148>)
 8003a8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a90:	4a26      	ldr	r2, [pc, #152]	; (8003b2c <HAL_I2S_Transmit_DMA+0x14c>)
 8003a92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003a9c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003aa4:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aaa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003aac:	f7fe fcea 	bl	8002484 <HAL_DMA_Start_IT>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00f      	beq.n	8003ad6 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aba:	f043 0208 	orr.w	r2, r3, #8
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e022      	b.n	8003b1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d107      	bne.n	8003af4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003af2:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d107      	bne.n	8003b12 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f042 0202 	orr.w	r2, r2, #2
 8003b10:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3718      	adds	r7, #24
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	08003f8f 	.word	0x08003f8f
 8003b28:	08003f4d 	.word	0x08003f4d
 8003b2c:	08003fab 	.word	0x08003fab

08003b30 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b44:	d004      	beq.n	8003b50 <HAL_I2S_DMAStop+0x20>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f040 80d1 	bne.w	8003cf2 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00f      	beq.n	8003b78 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7fe fce9 	bl	8002534 <HAL_DMA_Abort>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6c:	f043 0208 	orr.w	r2, r3, #8
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8003b78:	2364      	movs	r3, #100	; 0x64
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	2102      	movs	r1, #2
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fb20 	bl	80041c4 <I2S_WaitFlagStateUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00b      	beq.n	8003ba2 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8e:	f043 0201 	orr.w	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8003ba2:	2364      	movs	r3, #100	; 0x64
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2180      	movs	r1, #128	; 0x80
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fb0b 	bl	80041c4 <I2S_WaitFlagStateUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00b      	beq.n	8003bcc <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb8:	f043 0201 	orr.w	r2, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	69da      	ldr	r2, [r3, #28]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bda:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0202 	bic.w	r2, r2, #2
 8003bf8:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b05      	cmp	r3, #5
 8003c04:	f040 8165 	bne.w	8003ed2 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00f      	beq.n	8003c30 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fe fc8d 	bl	8002534 <HAL_DMA_Abort>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d007      	beq.n	8003c30 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c24:	f043 0208 	orr.w	r2, r3, #8
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a8a      	ldr	r2, [pc, #552]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d101      	bne.n	8003c3e <HAL_I2S_DMAStop+0x10e>
 8003c3a:	4b8a      	ldr	r3, [pc, #552]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003c3c:	e001      	b.n	8003c42 <HAL_I2S_DMAStop+0x112>
 8003c3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c42:	69da      	ldr	r2, [r3, #28]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4985      	ldr	r1, [pc, #532]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003c4a:	428b      	cmp	r3, r1
 8003c4c:	d101      	bne.n	8003c52 <HAL_I2S_DMAStop+0x122>
 8003c4e:	4b85      	ldr	r3, [pc, #532]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003c50:	e001      	b.n	8003c56 <HAL_I2S_DMAStop+0x126>
 8003c52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c5a:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	613b      	str	r3, [r7, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a7e      	ldr	r2, [pc, #504]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d101      	bne.n	8003c6e <HAL_I2S_DMAStop+0x13e>
 8003c6a:	4b7e      	ldr	r3, [pc, #504]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003c6c:	e001      	b.n	8003c72 <HAL_I2S_DMAStop+0x142>
 8003c6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	613b      	str	r3, [r7, #16]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a79      	ldr	r2, [pc, #484]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d101      	bne.n	8003c84 <HAL_I2S_DMAStop+0x154>
 8003c80:	4b78      	ldr	r3, [pc, #480]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003c82:	e001      	b.n	8003c88 <HAL_I2S_DMAStop+0x158>
 8003c84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	613b      	str	r3, [r7, #16]
 8003c8c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a73      	ldr	r2, [pc, #460]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d101      	bne.n	8003c9c <HAL_I2S_DMAStop+0x16c>
 8003c98:	4b72      	ldr	r3, [pc, #456]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003c9a:	e001      	b.n	8003ca0 <HAL_I2S_DMAStop+0x170>
 8003c9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	496e      	ldr	r1, [pc, #440]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003ca8:	428b      	cmp	r3, r1
 8003caa:	d101      	bne.n	8003cb0 <HAL_I2S_DMAStop+0x180>
 8003cac:	4b6d      	ldr	r3, [pc, #436]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003cae:	e001      	b.n	8003cb4 <HAL_I2S_DMAStop+0x184>
 8003cb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cb4:	f022 0201 	bic.w	r2, r2, #1
 8003cb8:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10c      	bne.n	8003cdc <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003cda:	e0fa      	b.n	8003ed2 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a5f      	ldr	r2, [pc, #380]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d101      	bne.n	8003cea <HAL_I2S_DMAStop+0x1ba>
 8003ce6:	4b5f      	ldr	r3, [pc, #380]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003ce8:	e001      	b.n	8003cee <HAL_I2S_DMAStop+0x1be>
 8003cea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cee:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003cf0:	e0ef      	b.n	8003ed2 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cfa:	d005      	beq.n	8003d08 <HAL_I2S_DMAStop+0x1d8>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d04:	f040 80e5 	bne.w	8003ed2 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00f      	beq.n	8003d30 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fe fc0d 	bl	8002534 <HAL_DMA_Abort>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d007      	beq.n	8003d30 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	f043 0208 	orr.w	r2, r3, #8
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	f040 809a 	bne.w	8003e72 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00f      	beq.n	8003d66 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fe fbf2 	bl	8002534 <HAL_DMA_Abort>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	f043 0208 	orr.w	r2, r3, #8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8003d66:	f7fe f9c1 	bl	80020ec <HAL_GetTick>
 8003d6a:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8003d6c:	e012      	b.n	8003d94 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8003d6e:	f7fe f9bd 	bl	80020ec <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b64      	cmp	r3, #100	; 0x64
 8003d7a:	d90b      	bls.n	8003d94 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	f043 0201 	orr.w	r2, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a31      	ldr	r2, [pc, #196]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d101      	bne.n	8003da2 <HAL_I2S_DMAStop+0x272>
 8003d9e:	4b31      	ldr	r3, [pc, #196]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003da0:	e001      	b.n	8003da6 <HAL_I2S_DMAStop+0x276>
 8003da2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d1de      	bne.n	8003d6e <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003db0:	e012      	b.n	8003dd8 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8003db2:	f7fe f99b 	bl	80020ec <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b64      	cmp	r3, #100	; 0x64
 8003dbe:	d90b      	bls.n	8003dd8 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc4:	f043 0201 	orr.w	r2, r3, #1
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a20      	ldr	r2, [pc, #128]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d101      	bne.n	8003de6 <HAL_I2S_DMAStop+0x2b6>
 8003de2:	4b20      	ldr	r3, [pc, #128]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003de4:	e001      	b.n	8003dea <HAL_I2S_DMAStop+0x2ba>
 8003de6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df0:	2b80      	cmp	r3, #128	; 0x80
 8003df2:	d0de      	beq.n	8003db2 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a19      	ldr	r2, [pc, #100]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d101      	bne.n	8003e02 <HAL_I2S_DMAStop+0x2d2>
 8003dfe:	4b19      	ldr	r3, [pc, #100]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003e00:	e001      	b.n	8003e06 <HAL_I2S_DMAStop+0x2d6>
 8003e02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4914      	ldr	r1, [pc, #80]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003e0e:	428b      	cmp	r3, r1
 8003e10:	d101      	bne.n	8003e16 <HAL_I2S_DMAStop+0x2e6>
 8003e12:	4b14      	ldr	r3, [pc, #80]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003e14:	e001      	b.n	8003e1a <HAL_I2S_DMAStop+0x2ea>
 8003e16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e1e:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8003e20:	2300      	movs	r3, #0
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0d      	ldr	r2, [pc, #52]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d101      	bne.n	8003e32 <HAL_I2S_DMAStop+0x302>
 8003e2e:	4b0d      	ldr	r3, [pc, #52]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003e30:	e001      	b.n	8003e36 <HAL_I2S_DMAStop+0x306>
 8003e32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a07      	ldr	r2, [pc, #28]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d101      	bne.n	8003e4a <HAL_I2S_DMAStop+0x31a>
 8003e46:	4b07      	ldr	r3, [pc, #28]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003e48:	e001      	b.n	8003e4e <HAL_I2S_DMAStop+0x31e>
 8003e4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4902      	ldr	r1, [pc, #8]	; (8003e60 <HAL_I2S_DMAStop+0x330>)
 8003e56:	428b      	cmp	r3, r1
 8003e58:	d106      	bne.n	8003e68 <HAL_I2S_DMAStop+0x338>
 8003e5a:	4b02      	ldr	r3, [pc, #8]	; (8003e64 <HAL_I2S_DMAStop+0x334>)
 8003e5c:	e006      	b.n	8003e6c <HAL_I2S_DMAStop+0x33c>
 8003e5e:	bf00      	nop
 8003e60:	40003800 	.word	0x40003800
 8003e64:	40003400 	.word	0x40003400
 8003e68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e6c:	f022 0202 	bic.w	r2, r2, #2
 8003e70:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	69da      	ldr	r2, [r3, #28]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e80:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e82:	2300      	movs	r3, #0
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0201 	bic.w	r2, r2, #1
 8003ea6:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb0:	d10c      	bne.n	8003ecc <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	77fb      	strb	r3, [r7, #31]
 8003eca:	e002      	b.n	8003ed2 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8003eda:	7ffb      	ldrb	r3, [r7, #31]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3720      	adds	r7, #32
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
}
 8003ef4:	bf00      	nop
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10e      	bne.n	8003f80 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0202 	bic.w	r2, r2, #2
 8003f70:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7ff ffc5 	bl	8003f10 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003f86:	bf00      	nop
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ffad 	bl	8003efc <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f022 0203 	bic.w	r2, r2, #3
 8003fc6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe0:	f043 0208 	orr.w	r2, r3, #8
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f7ff ffa5 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003fee:	bf00      	nop
 8003ff0:	3710      	adds	r7, #16
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	1c9a      	adds	r2, r3, #2
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10e      	bne.n	800404a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800403a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff ff63 	bl	8003f10 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68da      	ldr	r2, [r3, #12]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004064:	b292      	uxth	r2, r2
 8004066:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	1c9a      	adds	r2, r3, #2
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004076:	b29b      	uxth	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10e      	bne.n	80040a8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004098:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff ff3e 	bl	8003f24 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80040a8:	bf00      	nop
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d13a      	bne.n	8004142 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d109      	bne.n	80040ea <I2S_IRQHandler+0x3a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e0:	2b40      	cmp	r3, #64	; 0x40
 80040e2:	d102      	bne.n	80040ea <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff ffb4 	bl	8004052 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f0:	2b40      	cmp	r3, #64	; 0x40
 80040f2:	d126      	bne.n	8004142 <I2S_IRQHandler+0x92>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 0320 	and.w	r3, r3, #32
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d11f      	bne.n	8004142 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004110:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004112:	2300      	movs	r3, #0
 8004114:	613b      	str	r3, [r7, #16]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	613b      	str	r3, [r7, #16]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	f043 0202 	orr.w	r2, r3, #2
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7ff fefb 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b03      	cmp	r3, #3
 800414c:	d136      	bne.n	80041bc <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b02      	cmp	r3, #2
 8004156:	d109      	bne.n	800416c <I2S_IRQHandler+0xbc>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004162:	2b80      	cmp	r3, #128	; 0x80
 8004164:	d102      	bne.n	800416c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff ff45 	bl	8003ff6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b08      	cmp	r3, #8
 8004174:	d122      	bne.n	80041bc <I2S_IRQHandler+0x10c>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f003 0320 	and.w	r3, r3, #32
 8004180:	2b20      	cmp	r3, #32
 8004182:	d11b      	bne.n	80041bc <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004192:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ae:	f043 0204 	orr.w	r2, r3, #4
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7ff febe 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041bc:	bf00      	nop
 80041be:	3718      	adds	r7, #24
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	4613      	mov	r3, r2
 80041d2:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80041d4:	f7fd ff8a 	bl	80020ec <HAL_GetTick>
 80041d8:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80041da:	e018      	b.n	800420e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e2:	d014      	beq.n	800420e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80041e4:	f7fd ff82 	bl	80020ec <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d902      	bls.n	80041fa <I2S_WaitFlagStateUntilTimeout+0x36>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e00f      	b.n	800422e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4013      	ands	r3, r2
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	429a      	cmp	r2, r3
 800421c:	bf0c      	ite	eq
 800421e:	2301      	moveq	r3, #1
 8004220:	2300      	movne	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	461a      	mov	r2, r3
 8004226:	79fb      	ldrb	r3, [r7, #7]
 8004228:	429a      	cmp	r2, r3
 800422a:	d1d7      	bne.n	80041dc <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b088      	sub	sp, #32
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a92      	ldr	r2, [pc, #584]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d101      	bne.n	8004256 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004252:	4b92      	ldr	r3, [pc, #584]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004254:	e001      	b.n	800425a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004256:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a8b      	ldr	r2, [pc, #556]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d101      	bne.n	8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004270:	4b8a      	ldr	r3, [pc, #552]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004272:	e001      	b.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004274:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004284:	d004      	beq.n	8004290 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	f040 8099 	bne.w	80043c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b02      	cmp	r3, #2
 8004298:	d107      	bne.n	80042aa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f925 	bl	80044f4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d107      	bne.n	80042c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f9c8 	bl	8004654 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b40      	cmp	r3, #64	; 0x40
 80042cc:	d13a      	bne.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d035      	beq.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a6e      	ldr	r2, [pc, #440]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d101      	bne.n	80042e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80042e2:	4b6e      	ldr	r3, [pc, #440]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042e4:	e001      	b.n	80042ea <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80042e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4969      	ldr	r1, [pc, #420]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042f2:	428b      	cmp	r3, r1
 80042f4:	d101      	bne.n	80042fa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80042f6:	4b69      	ldr	r3, [pc, #420]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042f8:	e001      	b.n	80042fe <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80042fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004302:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004312:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004336:	f043 0202 	orr.w	r2, r3, #2
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7ff fdfa 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b08      	cmp	r3, #8
 800434c:	f040 80c3 	bne.w	80044d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f003 0320 	and.w	r3, r3, #32
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80bd 	beq.w	80044d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800436a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a49      	ldr	r2, [pc, #292]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d101      	bne.n	800437a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004376:	4b49      	ldr	r3, [pc, #292]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004378:	e001      	b.n	800437e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800437a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4944      	ldr	r1, [pc, #272]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004386:	428b      	cmp	r3, r1
 8004388:	d101      	bne.n	800438e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800438a:	4b44      	ldr	r3, [pc, #272]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800438c:	e001      	b.n	8004392 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800438e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004392:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004396:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004398:	2300      	movs	r3, #0
 800439a:	60bb      	str	r3, [r7, #8]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b2:	f043 0204 	orr.w	r2, r3, #4
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7ff fdbc 	bl	8003f38 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043c0:	e089      	b.n	80044d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d107      	bne.n	80043dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f8be 	bl	8004558 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d107      	bne.n	80043f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d002      	beq.n	80043f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f8fd 	bl	80045f0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fc:	2b40      	cmp	r3, #64	; 0x40
 80043fe:	d12f      	bne.n	8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d02a      	beq.n	8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004418:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1e      	ldr	r2, [pc, #120]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d101      	bne.n	8004428 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004424:	4b1d      	ldr	r3, [pc, #116]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004426:	e001      	b.n	800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004428:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4919      	ldr	r1, [pc, #100]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004434:	428b      	cmp	r3, r1
 8004436:	d101      	bne.n	800443c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004438:	4b18      	ldr	r3, [pc, #96]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800443a:	e001      	b.n	8004440 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800443c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004440:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004444:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004452:	f043 0202 	orr.w	r2, r3, #2
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff fd6c 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b08      	cmp	r3, #8
 8004468:	d136      	bne.n	80044d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f003 0320 	and.w	r3, r3, #32
 8004470:	2b00      	cmp	r3, #0
 8004472:	d031      	beq.n	80044d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a07      	ldr	r2, [pc, #28]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d101      	bne.n	8004482 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800447e:	4b07      	ldr	r3, [pc, #28]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004480:	e001      	b.n	8004486 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004482:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004486:	685a      	ldr	r2, [r3, #4]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4902      	ldr	r1, [pc, #8]	; (8004498 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800448e:	428b      	cmp	r3, r1
 8004490:	d106      	bne.n	80044a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004492:	4b02      	ldr	r3, [pc, #8]	; (800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004494:	e006      	b.n	80044a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004496:	bf00      	nop
 8004498:	40003800 	.word	0x40003800
 800449c:	40003400 	.word	0x40003400
 80044a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044a8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c6:	f043 0204 	orr.w	r2, r3, #4
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff fd32 	bl	8003f38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044d4:	e000      	b.n	80044d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80044d6:	bf00      	nop
}
 80044d8:	bf00      	nop
 80044da:	3720      	adds	r7, #32
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	1c99      	adds	r1, r3, #2
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	6251      	str	r1, [r2, #36]	; 0x24
 8004506:	881a      	ldrh	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d113      	bne.n	800454e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004534:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800453a:	b29b      	uxth	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7ff ffc9 	bl	80044e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	1c99      	adds	r1, r3, #2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6251      	str	r1, [r2, #36]	; 0x24
 800456a:	8819      	ldrh	r1, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1d      	ldr	r2, [pc, #116]	; (80045e8 <I2SEx_TxISR_I2SExt+0x90>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d101      	bne.n	800457a <I2SEx_TxISR_I2SExt+0x22>
 8004576:	4b1d      	ldr	r3, [pc, #116]	; (80045ec <I2SEx_TxISR_I2SExt+0x94>)
 8004578:	e001      	b.n	800457e <I2SEx_TxISR_I2SExt+0x26>
 800457a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800457e:	460a      	mov	r2, r1
 8004580:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d121      	bne.n	80045de <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a12      	ldr	r2, [pc, #72]	; (80045e8 <I2SEx_TxISR_I2SExt+0x90>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d101      	bne.n	80045a8 <I2SEx_TxISR_I2SExt+0x50>
 80045a4:	4b11      	ldr	r3, [pc, #68]	; (80045ec <I2SEx_TxISR_I2SExt+0x94>)
 80045a6:	e001      	b.n	80045ac <I2SEx_TxISR_I2SExt+0x54>
 80045a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	490d      	ldr	r1, [pc, #52]	; (80045e8 <I2SEx_TxISR_I2SExt+0x90>)
 80045b4:	428b      	cmp	r3, r1
 80045b6:	d101      	bne.n	80045bc <I2SEx_TxISR_I2SExt+0x64>
 80045b8:	4b0c      	ldr	r3, [pc, #48]	; (80045ec <I2SEx_TxISR_I2SExt+0x94>)
 80045ba:	e001      	b.n	80045c0 <I2SEx_TxISR_I2SExt+0x68>
 80045bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045c4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f7ff ff81 	bl	80044e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40003800 	.word	0x40003800
 80045ec:	40003400 	.word	0x40003400

080045f0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68d8      	ldr	r0, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	1c99      	adds	r1, r3, #2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004608:	b282      	uxth	r2, r0
 800460a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004610:	b29b      	uxth	r3, r3
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	d113      	bne.n	800464c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004632:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7ff ff4a 	bl	80044e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800464c:	bf00      	nop
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a20      	ldr	r2, [pc, #128]	; (80046e4 <I2SEx_RxISR_I2SExt+0x90>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d101      	bne.n	800466a <I2SEx_RxISR_I2SExt+0x16>
 8004666:	4b20      	ldr	r3, [pc, #128]	; (80046e8 <I2SEx_RxISR_I2SExt+0x94>)
 8004668:	e001      	b.n	800466e <I2SEx_RxISR_I2SExt+0x1a>
 800466a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800466e:	68d8      	ldr	r0, [r3, #12]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004674:	1c99      	adds	r1, r3, #2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	62d1      	str	r1, [r2, #44]	; 0x2c
 800467a:	b282      	uxth	r2, r0
 800467c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d121      	bne.n	80046da <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a12      	ldr	r2, [pc, #72]	; (80046e4 <I2SEx_RxISR_I2SExt+0x90>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d101      	bne.n	80046a4 <I2SEx_RxISR_I2SExt+0x50>
 80046a0:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <I2SEx_RxISR_I2SExt+0x94>)
 80046a2:	e001      	b.n	80046a8 <I2SEx_RxISR_I2SExt+0x54>
 80046a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	490d      	ldr	r1, [pc, #52]	; (80046e4 <I2SEx_RxISR_I2SExt+0x90>)
 80046b0:	428b      	cmp	r3, r1
 80046b2:	d101      	bne.n	80046b8 <I2SEx_RxISR_I2SExt+0x64>
 80046b4:	4b0c      	ldr	r3, [pc, #48]	; (80046e8 <I2SEx_RxISR_I2SExt+0x94>)
 80046b6:	e001      	b.n	80046bc <I2SEx_RxISR_I2SExt+0x68>
 80046b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046bc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046c0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d106      	bne.n	80046da <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7ff ff03 	bl	80044e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	40003800 	.word	0x40003800
 80046e8:	40003400 	.word	0x40003400

080046ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e267      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d075      	beq.n	80047f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800470a:	4b88      	ldr	r3, [pc, #544]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f003 030c 	and.w	r3, r3, #12
 8004712:	2b04      	cmp	r3, #4
 8004714:	d00c      	beq.n	8004730 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004716:	4b85      	ldr	r3, [pc, #532]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800471e:	2b08      	cmp	r3, #8
 8004720:	d112      	bne.n	8004748 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004722:	4b82      	ldr	r3, [pc, #520]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800472a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800472e:	d10b      	bne.n	8004748 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004730:	4b7e      	ldr	r3, [pc, #504]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d05b      	beq.n	80047f4 <HAL_RCC_OscConfig+0x108>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d157      	bne.n	80047f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e242      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004750:	d106      	bne.n	8004760 <HAL_RCC_OscConfig+0x74>
 8004752:	4b76      	ldr	r3, [pc, #472]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a75      	ldr	r2, [pc, #468]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	e01d      	b.n	800479c <HAL_RCC_OscConfig+0xb0>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004768:	d10c      	bne.n	8004784 <HAL_RCC_OscConfig+0x98>
 800476a:	4b70      	ldr	r3, [pc, #448]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a6f      	ldr	r2, [pc, #444]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004774:	6013      	str	r3, [r2, #0]
 8004776:	4b6d      	ldr	r3, [pc, #436]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a6c      	ldr	r2, [pc, #432]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800477c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0xb0>
 8004784:	4b69      	ldr	r3, [pc, #420]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a68      	ldr	r2, [pc, #416]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800478a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	4b66      	ldr	r3, [pc, #408]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a65      	ldr	r2, [pc, #404]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800479a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d013      	beq.n	80047cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fd fca2 	bl	80020ec <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047ac:	f7fd fc9e 	bl	80020ec <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b64      	cmp	r3, #100	; 0x64
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e207      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047be:	4b5b      	ldr	r3, [pc, #364]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0f0      	beq.n	80047ac <HAL_RCC_OscConfig+0xc0>
 80047ca:	e014      	b.n	80047f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047cc:	f7fd fc8e 	bl	80020ec <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d4:	f7fd fc8a 	bl	80020ec <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b64      	cmp	r3, #100	; 0x64
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e1f3      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047e6:	4b51      	ldr	r3, [pc, #324]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0xe8>
 80047f2:	e000      	b.n	80047f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d063      	beq.n	80048ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004802:	4b4a      	ldr	r3, [pc, #296]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 030c 	and.w	r3, r3, #12
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800480e:	4b47      	ldr	r3, [pc, #284]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004816:	2b08      	cmp	r3, #8
 8004818:	d11c      	bne.n	8004854 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800481a:	4b44      	ldr	r3, [pc, #272]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d116      	bne.n	8004854 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004826:	4b41      	ldr	r3, [pc, #260]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_RCC_OscConfig+0x152>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d001      	beq.n	800483e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e1c7      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800483e:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	4937      	ldr	r1, [pc, #220]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800484e:	4313      	orrs	r3, r2
 8004850:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004852:	e03a      	b.n	80048ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d020      	beq.n	800489e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800485c:	4b34      	ldr	r3, [pc, #208]	; (8004930 <HAL_RCC_OscConfig+0x244>)
 800485e:	2201      	movs	r2, #1
 8004860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004862:	f7fd fc43 	bl	80020ec <HAL_GetTick>
 8004866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004868:	e008      	b.n	800487c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800486a:	f7fd fc3f 	bl	80020ec <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b02      	cmp	r3, #2
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e1a8      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487c:	4b2b      	ldr	r3, [pc, #172]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0f0      	beq.n	800486a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004888:	4b28      	ldr	r3, [pc, #160]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	4925      	ldr	r1, [pc, #148]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004898:	4313      	orrs	r3, r2
 800489a:	600b      	str	r3, [r1, #0]
 800489c:	e015      	b.n	80048ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800489e:	4b24      	ldr	r3, [pc, #144]	; (8004930 <HAL_RCC_OscConfig+0x244>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fd fc22 	bl	80020ec <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ac:	f7fd fc1e 	bl	80020ec <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e187      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048be:	4b1b      	ldr	r3, [pc, #108]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d036      	beq.n	8004944 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048de:	4b15      	ldr	r3, [pc, #84]	; (8004934 <HAL_RCC_OscConfig+0x248>)
 80048e0:	2201      	movs	r2, #1
 80048e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e4:	f7fd fc02 	bl	80020ec <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048ec:	f7fd fbfe 	bl	80020ec <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e167      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048fe:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d0f0      	beq.n	80048ec <HAL_RCC_OscConfig+0x200>
 800490a:	e01b      	b.n	8004944 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_RCC_OscConfig+0x248>)
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004912:	f7fd fbeb 	bl	80020ec <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004918:	e00e      	b.n	8004938 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800491a:	f7fd fbe7 	bl	80020ec <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d907      	bls.n	8004938 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e150      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
 800492c:	40023800 	.word	0x40023800
 8004930:	42470000 	.word	0x42470000
 8004934:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004938:	4b88      	ldr	r3, [pc, #544]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 800493a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1ea      	bne.n	800491a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 8097 	beq.w	8004a80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004952:	2300      	movs	r3, #0
 8004954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004956:	4b81      	ldr	r3, [pc, #516]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10f      	bne.n	8004982 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004962:	2300      	movs	r3, #0
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	4b7d      	ldr	r3, [pc, #500]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	4a7c      	ldr	r2, [pc, #496]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 800496c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004970:	6413      	str	r3, [r2, #64]	; 0x40
 8004972:	4b7a      	ldr	r3, [pc, #488]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497e:	2301      	movs	r3, #1
 8004980:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004982:	4b77      	ldr	r3, [pc, #476]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d118      	bne.n	80049c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800498e:	4b74      	ldr	r3, [pc, #464]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a73      	ldr	r2, [pc, #460]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499a:	f7fd fba7 	bl	80020ec <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a2:	f7fd fba3 	bl	80020ec <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e10c      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b4:	4b6a      	ldr	r3, [pc, #424]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0f0      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d106      	bne.n	80049d6 <HAL_RCC_OscConfig+0x2ea>
 80049c8:	4b64      	ldr	r3, [pc, #400]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049cc:	4a63      	ldr	r2, [pc, #396]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	6713      	str	r3, [r2, #112]	; 0x70
 80049d4:	e01c      	b.n	8004a10 <HAL_RCC_OscConfig+0x324>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	2b05      	cmp	r3, #5
 80049dc:	d10c      	bne.n	80049f8 <HAL_RCC_OscConfig+0x30c>
 80049de:	4b5f      	ldr	r3, [pc, #380]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e2:	4a5e      	ldr	r2, [pc, #376]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049e4:	f043 0304 	orr.w	r3, r3, #4
 80049e8:	6713      	str	r3, [r2, #112]	; 0x70
 80049ea:	4b5c      	ldr	r3, [pc, #368]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ee:	4a5b      	ldr	r2, [pc, #364]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049f0:	f043 0301 	orr.w	r3, r3, #1
 80049f4:	6713      	str	r3, [r2, #112]	; 0x70
 80049f6:	e00b      	b.n	8004a10 <HAL_RCC_OscConfig+0x324>
 80049f8:	4b58      	ldr	r3, [pc, #352]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fc:	4a57      	ldr	r2, [pc, #348]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049fe:	f023 0301 	bic.w	r3, r3, #1
 8004a02:	6713      	str	r3, [r2, #112]	; 0x70
 8004a04:	4b55      	ldr	r3, [pc, #340]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a08:	4a54      	ldr	r2, [pc, #336]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a0a:	f023 0304 	bic.w	r3, r3, #4
 8004a0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d015      	beq.n	8004a44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a18:	f7fd fb68 	bl	80020ec <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	e00a      	b.n	8004a36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a20:	f7fd fb64 	bl	80020ec <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e0cb      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a36:	4b49      	ldr	r3, [pc, #292]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0ee      	beq.n	8004a20 <HAL_RCC_OscConfig+0x334>
 8004a42:	e014      	b.n	8004a6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a44:	f7fd fb52 	bl	80020ec <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a4a:	e00a      	b.n	8004a62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a4c:	f7fd fb4e 	bl	80020ec <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e0b5      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a62:	4b3e      	ldr	r3, [pc, #248]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1ee      	bne.n	8004a4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a6e:	7dfb      	ldrb	r3, [r7, #23]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d105      	bne.n	8004a80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a74:	4b39      	ldr	r3, [pc, #228]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a78:	4a38      	ldr	r2, [pc, #224]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 80a1 	beq.w	8004bcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a8a:	4b34      	ldr	r3, [pc, #208]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d05c      	beq.n	8004b50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d141      	bne.n	8004b22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a9e:	4b31      	ldr	r3, [pc, #196]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa4:	f7fd fb22 	bl	80020ec <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aac:	f7fd fb1e 	bl	80020ec <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e087      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004abe:	4b27      	ldr	r3, [pc, #156]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	69da      	ldr	r2, [r3, #28]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	019b      	lsls	r3, r3, #6
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae0:	085b      	lsrs	r3, r3, #1
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	041b      	lsls	r3, r3, #16
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	061b      	lsls	r3, r3, #24
 8004aee:	491b      	ldr	r1, [pc, #108]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004af4:	4b1b      	ldr	r3, [pc, #108]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fd faf7 	bl	80020ec <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b02:	f7fd faf3 	bl	80020ec <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e05c      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b14:	4b11      	ldr	r3, [pc, #68]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x416>
 8004b20:	e054      	b.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b22:	4b10      	ldr	r3, [pc, #64]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fd fae0 	bl	80020ec <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fd fadc 	bl	80020ec <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e045      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b42:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x444>
 8004b4e:	e03d      	b.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d107      	bne.n	8004b68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e038      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	40007000 	.word	0x40007000
 8004b64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b68:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <HAL_RCC_OscConfig+0x4ec>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d028      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d121      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d11a      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b98:	4013      	ands	r3, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d111      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	085b      	lsrs	r3, r3, #1
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d107      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d001      	beq.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e000      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800

08004bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0cc      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bf0:	4b68      	ldr	r3, [pc, #416]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d90c      	bls.n	8004c18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bfe:	4b65      	ldr	r3, [pc, #404]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c06:	4b63      	ldr	r3, [pc, #396]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d001      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0b8      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d020      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d005      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c30:	4b59      	ldr	r3, [pc, #356]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a58      	ldr	r2, [pc, #352]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0308 	and.w	r3, r3, #8
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c48:	4b53      	ldr	r3, [pc, #332]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	4a52      	ldr	r2, [pc, #328]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c54:	4b50      	ldr	r3, [pc, #320]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	494d      	ldr	r1, [pc, #308]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d044      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d107      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7a:	4b47      	ldr	r3, [pc, #284]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d119      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e07f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d003      	beq.n	8004c9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d107      	bne.n	8004caa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c9a:	4b3f      	ldr	r3, [pc, #252]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e06f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004caa:	4b3b      	ldr	r3, [pc, #236]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e067      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cba:	4b37      	ldr	r3, [pc, #220]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f023 0203 	bic.w	r2, r3, #3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	4934      	ldr	r1, [pc, #208]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ccc:	f7fd fa0e 	bl	80020ec <HAL_GetTick>
 8004cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd2:	e00a      	b.n	8004cea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cd4:	f7fd fa0a 	bl	80020ec <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e04f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cea:	4b2b      	ldr	r3, [pc, #172]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 020c 	and.w	r2, r3, #12
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d1eb      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cfc:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0307 	and.w	r3, r3, #7
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d20c      	bcs.n	8004d24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0a:	4b22      	ldr	r3, [pc, #136]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d12:	4b20      	ldr	r3, [pc, #128]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0307 	and.w	r3, r3, #7
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d001      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e032      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d008      	beq.n	8004d42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d30:	4b19      	ldr	r3, [pc, #100]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	4916      	ldr	r1, [pc, #88]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d4e:	4b12      	ldr	r3, [pc, #72]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	490e      	ldr	r1, [pc, #56]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d62:	f000 f821 	bl	8004da8 <HAL_RCC_GetSysClockFreq>
 8004d66:	4602      	mov	r2, r0
 8004d68:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	091b      	lsrs	r3, r3, #4
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	490a      	ldr	r1, [pc, #40]	; (8004d9c <HAL_RCC_ClockConfig+0x1c0>)
 8004d74:	5ccb      	ldrb	r3, [r1, r3]
 8004d76:	fa22 f303 	lsr.w	r3, r2, r3
 8004d7a:	4a09      	ldr	r2, [pc, #36]	; (8004da0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d7e:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fd f96e 	bl	8002064 <HAL_InitTick>

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40023c00 	.word	0x40023c00
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	0800abbc 	.word	0x0800abbc
 8004da0:	20000008 	.word	0x20000008
 8004da4:	2000000c 	.word	0x2000000c

08004da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dac:	b094      	sub	sp, #80	; 0x50
 8004dae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	647b      	str	r3, [r7, #68]	; 0x44
 8004db4:	2300      	movs	r3, #0
 8004db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004db8:	2300      	movs	r3, #0
 8004dba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dc0:	4b79      	ldr	r3, [pc, #484]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 030c 	and.w	r3, r3, #12
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	d00d      	beq.n	8004de8 <HAL_RCC_GetSysClockFreq+0x40>
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	f200 80e1 	bhi.w	8004f94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <HAL_RCC_GetSysClockFreq+0x34>
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	d003      	beq.n	8004de2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004dda:	e0db      	b.n	8004f94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ddc:	4b73      	ldr	r3, [pc, #460]	; (8004fac <HAL_RCC_GetSysClockFreq+0x204>)
 8004dde:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004de0:	e0db      	b.n	8004f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004de2:	4b73      	ldr	r3, [pc, #460]	; (8004fb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004de4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004de6:	e0d8      	b.n	8004f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004de8:	4b6f      	ldr	r3, [pc, #444]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004df0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004df2:	4b6d      	ldr	r3, [pc, #436]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d063      	beq.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dfe:	4b6a      	ldr	r3, [pc, #424]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	099b      	lsrs	r3, r3, #6
 8004e04:	2200      	movs	r2, #0
 8004e06:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e10:	633b      	str	r3, [r7, #48]	; 0x30
 8004e12:	2300      	movs	r3, #0
 8004e14:	637b      	str	r3, [r7, #52]	; 0x34
 8004e16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e1a:	4622      	mov	r2, r4
 8004e1c:	462b      	mov	r3, r5
 8004e1e:	f04f 0000 	mov.w	r0, #0
 8004e22:	f04f 0100 	mov.w	r1, #0
 8004e26:	0159      	lsls	r1, r3, #5
 8004e28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e2c:	0150      	lsls	r0, r2, #5
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	4621      	mov	r1, r4
 8004e34:	1a51      	subs	r1, r2, r1
 8004e36:	6139      	str	r1, [r7, #16]
 8004e38:	4629      	mov	r1, r5
 8004e3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e4c:	4659      	mov	r1, fp
 8004e4e:	018b      	lsls	r3, r1, #6
 8004e50:	4651      	mov	r1, sl
 8004e52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e56:	4651      	mov	r1, sl
 8004e58:	018a      	lsls	r2, r1, #6
 8004e5a:	4651      	mov	r1, sl
 8004e5c:	ebb2 0801 	subs.w	r8, r2, r1
 8004e60:	4659      	mov	r1, fp
 8004e62:	eb63 0901 	sbc.w	r9, r3, r1
 8004e66:	f04f 0200 	mov.w	r2, #0
 8004e6a:	f04f 0300 	mov.w	r3, #0
 8004e6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e7a:	4690      	mov	r8, r2
 8004e7c:	4699      	mov	r9, r3
 8004e7e:	4623      	mov	r3, r4
 8004e80:	eb18 0303 	adds.w	r3, r8, r3
 8004e84:	60bb      	str	r3, [r7, #8]
 8004e86:	462b      	mov	r3, r5
 8004e88:	eb49 0303 	adc.w	r3, r9, r3
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	f04f 0300 	mov.w	r3, #0
 8004e96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	024b      	lsls	r3, r1, #9
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	024a      	lsls	r2, r1, #9
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4619      	mov	r1, r3
 8004eac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eae:	2200      	movs	r2, #0
 8004eb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004eb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004eb8:	f7fb fcca 	bl	8000850 <__aeabi_uldivmod>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec4:	e058      	b.n	8004f78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ec6:	4b38      	ldr	r3, [pc, #224]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	099b      	lsrs	r3, r3, #6
 8004ecc:	2200      	movs	r2, #0
 8004ece:	4618      	mov	r0, r3
 8004ed0:	4611      	mov	r1, r2
 8004ed2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ed6:	623b      	str	r3, [r7, #32]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24
 8004edc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ee0:	4642      	mov	r2, r8
 8004ee2:	464b      	mov	r3, r9
 8004ee4:	f04f 0000 	mov.w	r0, #0
 8004ee8:	f04f 0100 	mov.w	r1, #0
 8004eec:	0159      	lsls	r1, r3, #5
 8004eee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ef2:	0150      	lsls	r0, r2, #5
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4641      	mov	r1, r8
 8004efa:	ebb2 0a01 	subs.w	sl, r2, r1
 8004efe:	4649      	mov	r1, r9
 8004f00:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f18:	ebb2 040a 	subs.w	r4, r2, sl
 8004f1c:	eb63 050b 	sbc.w	r5, r3, fp
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	00eb      	lsls	r3, r5, #3
 8004f2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f2e:	00e2      	lsls	r2, r4, #3
 8004f30:	4614      	mov	r4, r2
 8004f32:	461d      	mov	r5, r3
 8004f34:	4643      	mov	r3, r8
 8004f36:	18e3      	adds	r3, r4, r3
 8004f38:	603b      	str	r3, [r7, #0]
 8004f3a:	464b      	mov	r3, r9
 8004f3c:	eb45 0303 	adc.w	r3, r5, r3
 8004f40:	607b      	str	r3, [r7, #4]
 8004f42:	f04f 0200 	mov.w	r2, #0
 8004f46:	f04f 0300 	mov.w	r3, #0
 8004f4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f4e:	4629      	mov	r1, r5
 8004f50:	028b      	lsls	r3, r1, #10
 8004f52:	4621      	mov	r1, r4
 8004f54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f58:	4621      	mov	r1, r4
 8004f5a:	028a      	lsls	r2, r1, #10
 8004f5c:	4610      	mov	r0, r2
 8004f5e:	4619      	mov	r1, r3
 8004f60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f62:	2200      	movs	r2, #0
 8004f64:	61bb      	str	r3, [r7, #24]
 8004f66:	61fa      	str	r2, [r7, #28]
 8004f68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f6c:	f7fb fc70 	bl	8000850 <__aeabi_uldivmod>
 8004f70:	4602      	mov	r2, r0
 8004f72:	460b      	mov	r3, r1
 8004f74:	4613      	mov	r3, r2
 8004f76:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f78:	4b0b      	ldr	r3, [pc, #44]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	0c1b      	lsrs	r3, r3, #16
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	3301      	adds	r3, #1
 8004f84:	005b      	lsls	r3, r3, #1
 8004f86:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f92:	e002      	b.n	8004f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f94:	4b05      	ldr	r3, [pc, #20]	; (8004fac <HAL_RCC_GetSysClockFreq+0x204>)
 8004f96:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3750      	adds	r7, #80	; 0x50
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	00f42400 	.word	0x00f42400
 8004fb0:	007a1200 	.word	0x007a1200

08004fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fb8:	4b03      	ldr	r3, [pc, #12]	; (8004fc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fba:	681b      	ldr	r3, [r3, #0]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	20000008 	.word	0x20000008

08004fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fd0:	f7ff fff0 	bl	8004fb4 <HAL_RCC_GetHCLKFreq>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	4b05      	ldr	r3, [pc, #20]	; (8004fec <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	0a9b      	lsrs	r3, r3, #10
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	4903      	ldr	r1, [pc, #12]	; (8004ff0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fe2:	5ccb      	ldrb	r3, [r1, r3]
 8004fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	0800abcc 	.word	0x0800abcc

08004ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ff8:	f7ff ffdc 	bl	8004fb4 <HAL_RCC_GetHCLKFreq>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	0b5b      	lsrs	r3, r3, #13
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	4903      	ldr	r1, [pc, #12]	; (8005018 <HAL_RCC_GetPCLK2Freq+0x24>)
 800500a:	5ccb      	ldrb	r3, [r1, r3]
 800500c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005010:	4618      	mov	r0, r3
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40023800 	.word	0x40023800
 8005018:	0800abcc 	.word	0x0800abcc

0800501c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d105      	bne.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005040:	2b00      	cmp	r3, #0
 8005042:	d035      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005044:	4b62      	ldr	r3, [pc, #392]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005046:	2200      	movs	r2, #0
 8005048:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800504a:	f7fd f84f 	bl	80020ec <HAL_GetTick>
 800504e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005050:	e008      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005052:	f7fd f84b 	bl	80020ec <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d901      	bls.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e0b0      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005064:	4b5b      	ldr	r3, [pc, #364]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1f0      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	019a      	lsls	r2, r3, #6
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	071b      	lsls	r3, r3, #28
 800507c:	4955      	ldr	r1, [pc, #340]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800507e:	4313      	orrs	r3, r2
 8005080:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005084:	4b52      	ldr	r3, [pc, #328]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005086:	2201      	movs	r2, #1
 8005088:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800508a:	f7fd f82f 	bl	80020ec <HAL_GetTick>
 800508e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005090:	e008      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005092:	f7fd f82b 	bl	80020ec <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e090      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050a4:	4b4b      	ldr	r3, [pc, #300]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0f0      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0302 	and.w	r3, r3, #2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8083 	beq.w	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	4b44      	ldr	r3, [pc, #272]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	4a43      	ldr	r2, [pc, #268]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050cc:	6413      	str	r3, [r2, #64]	; 0x40
 80050ce:	4b41      	ldr	r3, [pc, #260]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050da:	4b3f      	ldr	r3, [pc, #252]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a3e      	ldr	r2, [pc, #248]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050e6:	f7fd f801 	bl	80020ec <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80050ee:	f7fc fffd 	bl	80020ec <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e062      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005100:	4b35      	ldr	r3, [pc, #212]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0f0      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800510c:	4b31      	ldr	r3, [pc, #196]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800510e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005110:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005114:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d02f      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	429a      	cmp	r2, r3
 8005128:	d028      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800512a:	4b2a      	ldr	r3, [pc, #168]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800512c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005132:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005134:	4b29      	ldr	r3, [pc, #164]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005136:	2201      	movs	r2, #1
 8005138:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800513a:	4b28      	ldr	r3, [pc, #160]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005140:	4a24      	ldr	r2, [pc, #144]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005146:	4b23      	ldr	r3, [pc, #140]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b01      	cmp	r3, #1
 8005150:	d114      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005152:	f7fc ffcb 	bl	80020ec <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005158:	e00a      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800515a:	f7fc ffc7 	bl	80020ec <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	f241 3288 	movw	r2, #5000	; 0x1388
 8005168:	4293      	cmp	r3, r2
 800516a:	d901      	bls.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e02a      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005170:	4b18      	ldr	r3, [pc, #96]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0ee      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005184:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005188:	d10d      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800518a:	4b12      	ldr	r3, [pc, #72]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800519a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800519e:	490d      	ldr	r1, [pc, #52]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	608b      	str	r3, [r1, #8]
 80051a4:	e005      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051a6:	4b0b      	ldr	r3, [pc, #44]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	4a0a      	ldr	r2, [pc, #40]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051ac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051b0:	6093      	str	r3, [r2, #8]
 80051b2:	4b08      	ldr	r3, [pc, #32]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051be:	4905      	ldr	r1, [pc, #20]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3718      	adds	r7, #24
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	42470068 	.word	0x42470068
 80051d4:	40023800 	.word	0x40023800
 80051d8:	40007000 	.word	0x40007000
 80051dc:	42470e40 	.word	0x42470e40

080051e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d13e      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80051fe:	4b23      	ldr	r3, [pc, #140]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005206:	60fb      	str	r3, [r7, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d005      	beq.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d12f      	bne.n	8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005214:	4b1e      	ldr	r3, [pc, #120]	; (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005216:	617b      	str	r3, [r7, #20]
          break;
 8005218:	e02f      	b.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800521a:	4b1c      	ldr	r3, [pc, #112]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005226:	d108      	bne.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005228:	4b18      	ldr	r3, [pc, #96]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005230:	4a18      	ldr	r2, [pc, #96]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005232:	fbb2 f3f3 	udiv	r3, r2, r3
 8005236:	613b      	str	r3, [r7, #16]
 8005238:	e007      	b.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800523a:	4b14      	ldr	r3, [pc, #80]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005242:	4a15      	ldr	r2, [pc, #84]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005244:	fbb2 f3f3 	udiv	r3, r2, r3
 8005248:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800524a:	4b10      	ldr	r3, [pc, #64]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800524c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005250:	099b      	lsrs	r3, r3, #6
 8005252:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	fb02 f303 	mul.w	r3, r2, r3
 800525c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800525e:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005260:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005264:	0f1b      	lsrs	r3, r3, #28
 8005266:	f003 0307 	and.w	r3, r3, #7
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005270:	617b      	str	r3, [r7, #20]
          break;
 8005272:	e002      	b.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	617b      	str	r3, [r7, #20]
          break;
 8005278:	bf00      	nop
        }
      }
      break;
 800527a:	bf00      	nop
    }
  }
  return frequency;
 800527c:	697b      	ldr	r3, [r7, #20]
}
 800527e:	4618      	mov	r0, r3
 8005280:	371c      	adds	r7, #28
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800
 8005290:	00bb8000 	.word	0x00bb8000
 8005294:	007a1200 	.word	0x007a1200
 8005298:	00f42400 	.word	0x00f42400

0800529c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e041      	b.n	8005332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fc fcea 	bl	8001c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3304      	adds	r3, #4
 80052d8:	4619      	mov	r1, r3
 80052da:	4610      	mov	r0, r2
 80052dc:	f000 fac4 	bl	8005868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
	...

0800533c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b01      	cmp	r3, #1
 800534e:	d001      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e04e      	b.n	80053f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f042 0201 	orr.w	r2, r2, #1
 800536a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a23      	ldr	r2, [pc, #140]	; (8005400 <HAL_TIM_Base_Start_IT+0xc4>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d022      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537e:	d01d      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a1f      	ldr	r2, [pc, #124]	; (8005404 <HAL_TIM_Base_Start_IT+0xc8>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d018      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <HAL_TIM_Base_Start_IT+0xcc>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d013      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1c      	ldr	r2, [pc, #112]	; (800540c <HAL_TIM_Base_Start_IT+0xd0>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00e      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1b      	ldr	r2, [pc, #108]	; (8005410 <HAL_TIM_Base_Start_IT+0xd4>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d009      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a19      	ldr	r2, [pc, #100]	; (8005414 <HAL_TIM_Base_Start_IT+0xd8>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a18      	ldr	r2, [pc, #96]	; (8005418 <HAL_TIM_Base_Start_IT+0xdc>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d111      	bne.n	80053e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 0307 	and.w	r3, r3, #7
 80053c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b06      	cmp	r3, #6
 80053cc:	d010      	beq.n	80053f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f042 0201 	orr.w	r2, r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053de:	e007      	b.n	80053f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	40010000 	.word	0x40010000
 8005404:	40000400 	.word	0x40000400
 8005408:	40000800 	.word	0x40000800
 800540c:	40000c00 	.word	0x40000c00
 8005410:	40010400 	.word	0x40010400
 8005414:	40014000 	.word	0x40014000
 8005418:	40001800 	.word	0x40001800

0800541c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0201 	bic.w	r2, r2, #1
 8005432:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6a1a      	ldr	r2, [r3, #32]
 800543a:	f241 1311 	movw	r3, #4369	; 0x1111
 800543e:	4013      	ands	r3, r2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10f      	bne.n	8005464 <HAL_TIM_Base_Stop_IT+0x48>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6a1a      	ldr	r2, [r3, #32]
 800544a:	f240 4344 	movw	r3, #1092	; 0x444
 800544e:	4013      	ands	r3, r2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d107      	bne.n	8005464 <HAL_TIM_Base_Stop_IT+0x48>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f022 0201 	bic.w	r2, r2, #1
 8005462:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b02      	cmp	r3, #2
 800548e:	d122      	bne.n	80054d6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	2b02      	cmp	r3, #2
 800549c:	d11b      	bne.n	80054d6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f06f 0202 	mvn.w	r2, #2
 80054a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f9b5 	bl	800582c <HAL_TIM_IC_CaptureCallback>
 80054c2:	e005      	b.n	80054d0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f000 f9a7 	bl	8005818 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 f9b8 	bl	8005840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d122      	bne.n	800552a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	f003 0304 	and.w	r3, r3, #4
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d11b      	bne.n	800552a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f06f 0204 	mvn.w	r2, #4
 80054fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f98b 	bl	800582c <HAL_TIM_IC_CaptureCallback>
 8005516:	e005      	b.n	8005524 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f97d 	bl	8005818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f98e 	bl	8005840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b08      	cmp	r3, #8
 8005536:	d122      	bne.n	800557e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	2b08      	cmp	r3, #8
 8005544:	d11b      	bne.n	800557e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f06f 0208 	mvn.w	r2, #8
 800554e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2204      	movs	r2, #4
 8005554:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	69db      	ldr	r3, [r3, #28]
 800555c:	f003 0303 	and.w	r3, r3, #3
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f961 	bl	800582c <HAL_TIM_IC_CaptureCallback>
 800556a:	e005      	b.n	8005578 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f953 	bl	8005818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f964 	bl	8005840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	f003 0310 	and.w	r3, r3, #16
 8005588:	2b10      	cmp	r3, #16
 800558a:	d122      	bne.n	80055d2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f003 0310 	and.w	r3, r3, #16
 8005596:	2b10      	cmp	r3, #16
 8005598:	d11b      	bne.n	80055d2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f06f 0210 	mvn.w	r2, #16
 80055a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2208      	movs	r2, #8
 80055a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d003      	beq.n	80055c0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 f937 	bl	800582c <HAL_TIM_IC_CaptureCallback>
 80055be:	e005      	b.n	80055cc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f929 	bl	8005818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f93a 	bl	8005840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d10e      	bne.n	80055fe <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d107      	bne.n	80055fe <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f06f 0201 	mvn.w	r2, #1
 80055f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7fc fb75 	bl	8001ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005608:	2b80      	cmp	r3, #128	; 0x80
 800560a:	d10e      	bne.n	800562a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005616:	2b80      	cmp	r3, #128	; 0x80
 8005618:	d107      	bne.n	800562a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fadf 	bl	8005be8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005634:	2b40      	cmp	r3, #64	; 0x40
 8005636:	d10e      	bne.n	8005656 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005642:	2b40      	cmp	r3, #64	; 0x40
 8005644:	d107      	bne.n	8005656 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800564e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f8ff 	bl	8005854 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	f003 0320 	and.w	r3, r3, #32
 8005660:	2b20      	cmp	r3, #32
 8005662:	d10e      	bne.n	8005682 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b20      	cmp	r3, #32
 8005670:	d107      	bne.n	8005682 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f06f 0220 	mvn.w	r2, #32
 800567a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 faa9 	bl	8005bd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005682:	bf00      	nop
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b084      	sub	sp, #16
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005694:	2300      	movs	r3, #0
 8005696:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_TIM_ConfigClockSource+0x1c>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0b4      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x186>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056c4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056cc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056de:	d03e      	beq.n	800575e <HAL_TIM_ConfigClockSource+0xd4>
 80056e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056e4:	f200 8087 	bhi.w	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 80056e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ec:	f000 8086 	beq.w	80057fc <HAL_TIM_ConfigClockSource+0x172>
 80056f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f4:	d87f      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 80056f6:	2b70      	cmp	r3, #112	; 0x70
 80056f8:	d01a      	beq.n	8005730 <HAL_TIM_ConfigClockSource+0xa6>
 80056fa:	2b70      	cmp	r3, #112	; 0x70
 80056fc:	d87b      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 80056fe:	2b60      	cmp	r3, #96	; 0x60
 8005700:	d050      	beq.n	80057a4 <HAL_TIM_ConfigClockSource+0x11a>
 8005702:	2b60      	cmp	r3, #96	; 0x60
 8005704:	d877      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 8005706:	2b50      	cmp	r3, #80	; 0x50
 8005708:	d03c      	beq.n	8005784 <HAL_TIM_ConfigClockSource+0xfa>
 800570a:	2b50      	cmp	r3, #80	; 0x50
 800570c:	d873      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 800570e:	2b40      	cmp	r3, #64	; 0x40
 8005710:	d058      	beq.n	80057c4 <HAL_TIM_ConfigClockSource+0x13a>
 8005712:	2b40      	cmp	r3, #64	; 0x40
 8005714:	d86f      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 8005716:	2b30      	cmp	r3, #48	; 0x30
 8005718:	d064      	beq.n	80057e4 <HAL_TIM_ConfigClockSource+0x15a>
 800571a:	2b30      	cmp	r3, #48	; 0x30
 800571c:	d86b      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 800571e:	2b20      	cmp	r3, #32
 8005720:	d060      	beq.n	80057e4 <HAL_TIM_ConfigClockSource+0x15a>
 8005722:	2b20      	cmp	r3, #32
 8005724:	d867      	bhi.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
 8005726:	2b00      	cmp	r3, #0
 8005728:	d05c      	beq.n	80057e4 <HAL_TIM_ConfigClockSource+0x15a>
 800572a:	2b10      	cmp	r3, #16
 800572c:	d05a      	beq.n	80057e4 <HAL_TIM_ConfigClockSource+0x15a>
 800572e:	e062      	b.n	80057f6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6818      	ldr	r0, [r3, #0]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	6899      	ldr	r1, [r3, #8]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f000 f9ac 	bl	8005a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005752:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	609a      	str	r2, [r3, #8]
      break;
 800575c:	e04f      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	6899      	ldr	r1, [r3, #8]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f000 f995 	bl	8005a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	689a      	ldr	r2, [r3, #8]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005780:	609a      	str	r2, [r3, #8]
      break;
 8005782:	e03c      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	6859      	ldr	r1, [r3, #4]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	461a      	mov	r2, r3
 8005792:	f000 f909 	bl	80059a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2150      	movs	r1, #80	; 0x50
 800579c:	4618      	mov	r0, r3
 800579e:	f000 f962 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 80057a2:	e02c      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6818      	ldr	r0, [r3, #0]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	6859      	ldr	r1, [r3, #4]
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	461a      	mov	r2, r3
 80057b2:	f000 f928 	bl	8005a06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2160      	movs	r1, #96	; 0x60
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 f952 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 80057c2:	e01c      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6818      	ldr	r0, [r3, #0]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	6859      	ldr	r1, [r3, #4]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	461a      	mov	r2, r3
 80057d2:	f000 f8e9 	bl	80059a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2140      	movs	r1, #64	; 0x40
 80057dc:	4618      	mov	r0, r3
 80057de:	f000 f942 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 80057e2:	e00c      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4619      	mov	r1, r3
 80057ee:	4610      	mov	r0, r2
 80057f0:	f000 f939 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 80057f4:	e003      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	73fb      	strb	r3, [r7, #15]
      break;
 80057fa:	e000      	b.n	80057fe <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800580e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a40      	ldr	r2, [pc, #256]	; (800597c <TIM_Base_SetConfig+0x114>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d013      	beq.n	80058a8 <TIM_Base_SetConfig+0x40>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005886:	d00f      	beq.n	80058a8 <TIM_Base_SetConfig+0x40>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a3d      	ldr	r2, [pc, #244]	; (8005980 <TIM_Base_SetConfig+0x118>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00b      	beq.n	80058a8 <TIM_Base_SetConfig+0x40>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a3c      	ldr	r2, [pc, #240]	; (8005984 <TIM_Base_SetConfig+0x11c>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d007      	beq.n	80058a8 <TIM_Base_SetConfig+0x40>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a3b      	ldr	r2, [pc, #236]	; (8005988 <TIM_Base_SetConfig+0x120>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_Base_SetConfig+0x40>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a3a      	ldr	r2, [pc, #232]	; (800598c <TIM_Base_SetConfig+0x124>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d108      	bne.n	80058ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2f      	ldr	r2, [pc, #188]	; (800597c <TIM_Base_SetConfig+0x114>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d02b      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058c8:	d027      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a2c      	ldr	r2, [pc, #176]	; (8005980 <TIM_Base_SetConfig+0x118>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d023      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a2b      	ldr	r2, [pc, #172]	; (8005984 <TIM_Base_SetConfig+0x11c>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d01f      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a2a      	ldr	r2, [pc, #168]	; (8005988 <TIM_Base_SetConfig+0x120>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d01b      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a29      	ldr	r2, [pc, #164]	; (800598c <TIM_Base_SetConfig+0x124>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d017      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a28      	ldr	r2, [pc, #160]	; (8005990 <TIM_Base_SetConfig+0x128>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d013      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a27      	ldr	r2, [pc, #156]	; (8005994 <TIM_Base_SetConfig+0x12c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d00f      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a26      	ldr	r2, [pc, #152]	; (8005998 <TIM_Base_SetConfig+0x130>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d00b      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a25      	ldr	r2, [pc, #148]	; (800599c <TIM_Base_SetConfig+0x134>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d007      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a24      	ldr	r2, [pc, #144]	; (80059a0 <TIM_Base_SetConfig+0x138>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d003      	beq.n	800591a <TIM_Base_SetConfig+0xb2>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a23      	ldr	r2, [pc, #140]	; (80059a4 <TIM_Base_SetConfig+0x13c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d108      	bne.n	800592c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	689a      	ldr	r2, [r3, #8]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a0a      	ldr	r2, [pc, #40]	; (800597c <TIM_Base_SetConfig+0x114>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d003      	beq.n	8005960 <TIM_Base_SetConfig+0xf8>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a0c      	ldr	r2, [pc, #48]	; (800598c <TIM_Base_SetConfig+0x124>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d103      	bne.n	8005968 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	615a      	str	r2, [r3, #20]
}
 800596e:	bf00      	nop
 8005970:	3714      	adds	r7, #20
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40010000 	.word	0x40010000
 8005980:	40000400 	.word	0x40000400
 8005984:	40000800 	.word	0x40000800
 8005988:	40000c00 	.word	0x40000c00
 800598c:	40010400 	.word	0x40010400
 8005990:	40014000 	.word	0x40014000
 8005994:	40014400 	.word	0x40014400
 8005998:	40014800 	.word	0x40014800
 800599c:	40001800 	.word	0x40001800
 80059a0:	40001c00 	.word	0x40001c00
 80059a4:	40002000 	.word	0x40002000

080059a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b087      	sub	sp, #28
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	f023 0201 	bic.w	r2, r3, #1
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f023 030a 	bic.w	r3, r3, #10
 80059e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	621a      	str	r2, [r3, #32]
}
 80059fa:	bf00      	nop
 80059fc:	371c      	adds	r7, #28
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b087      	sub	sp, #28
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	f023 0210 	bic.w	r2, r3, #16
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	031b      	lsls	r3, r3, #12
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	621a      	str	r2, [r3, #32]
}
 8005a5a:	bf00      	nop
 8005a5c:	371c      	adds	r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	f043 0307 	orr.w	r3, r3, #7
 8005a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	609a      	str	r2, [r3, #8]
}
 8005a90:	bf00      	nop
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	021a      	lsls	r2, r3, #8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	609a      	str	r2, [r3, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e05a      	b.n	8005baa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a21      	ldr	r2, [pc, #132]	; (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d022      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b40:	d01d      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a1d      	ldr	r2, [pc, #116]	; (8005bbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d018      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a1b      	ldr	r2, [pc, #108]	; (8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d013      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a1a      	ldr	r2, [pc, #104]	; (8005bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d00e      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a18      	ldr	r2, [pc, #96]	; (8005bc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d009      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a17      	ldr	r2, [pc, #92]	; (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d004      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a15      	ldr	r2, [pc, #84]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d10c      	bne.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40000c00 	.word	0x40000c00
 8005bc8:	40010400 	.word	0x40010400
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40001800 	.word	0x40001800

08005bd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d101      	bne.n	8005c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e03f      	b.n	8005c8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d106      	bne.n	8005c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7fc f8a0 	bl	8001d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2224      	movs	r2, #36	; 0x24
 8005c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 ff57 	bl	8006af4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	691a      	ldr	r2, [r3, #16]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	695a      	ldr	r2, [r3, #20]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68da      	ldr	r2, [r3, #12]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2220      	movs	r2, #32
 8005c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b08c      	sub	sp, #48	; 0x30
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b20      	cmp	r3, #32
 8005cb0:	d165      	bne.n	8005d7e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d002      	beq.n	8005cbe <HAL_UART_Transmit_DMA+0x26>
 8005cb8:	88fb      	ldrh	r3, [r7, #6]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e05e      	b.n	8005d80 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d101      	bne.n	8005cd0 <HAL_UART_Transmit_DMA+0x38>
 8005ccc:	2302      	movs	r3, #2
 8005cce:	e057      	b.n	8005d80 <HAL_UART_Transmit_DMA+0xe8>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	88fa      	ldrh	r2, [r7, #6]
 8005ce2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	88fa      	ldrh	r2, [r7, #6]
 8005ce8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2221      	movs	r2, #33	; 0x21
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfc:	4a22      	ldr	r2, [pc, #136]	; (8005d88 <HAL_UART_Transmit_DMA+0xf0>)
 8005cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d04:	4a21      	ldr	r2, [pc, #132]	; (8005d8c <HAL_UART_Transmit_DMA+0xf4>)
 8005d06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0c:	4a20      	ldr	r2, [pc, #128]	; (8005d90 <HAL_UART_Transmit_DMA+0xf8>)
 8005d0e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d14:	2200      	movs	r2, #0
 8005d16:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005d18:	f107 0308 	add.w	r3, r7, #8
 8005d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d24:	6819      	ldr	r1, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3304      	adds	r3, #4
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	88fb      	ldrh	r3, [r7, #6]
 8005d30:	f7fc fba8 	bl	8002484 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d3c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3314      	adds	r3, #20
 8005d4c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	617b      	str	r3, [r7, #20]
   return(result);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3314      	adds	r3, #20
 8005d64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d66:	627a      	str	r2, [r7, #36]	; 0x24
 8005d68:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6a39      	ldr	r1, [r7, #32]
 8005d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e5      	bne.n	8005d46 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	e000      	b.n	8005d80 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8005d7e:	2302      	movs	r3, #2
  }
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3730      	adds	r7, #48	; 0x30
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	0800638d 	.word	0x0800638d
 8005d8c:	08006427 	.word	0x08006427
 8005d90:	0800659f 	.word	0x0800659f

08005d94 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b20      	cmp	r3, #32
 8005dac:	d11d      	bne.n	8005dea <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d002      	beq.n	8005dba <HAL_UART_Receive_DMA+0x26>
 8005db4:	88fb      	ldrh	r3, [r7, #6]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e016      	b.n	8005dec <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d101      	bne.n	8005dcc <HAL_UART_Receive_DMA+0x38>
 8005dc8:	2302      	movs	r3, #2
 8005dca:	e00f      	b.n	8005dec <HAL_UART_Receive_DMA+0x58>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005dda:	88fb      	ldrh	r3, [r7, #6]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	68b9      	ldr	r1, [r7, #8]
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f000 fc27 	bl	8006634 <UART_Start_Receive_DMA>
 8005de6:	4603      	mov	r3, r0
 8005de8:	e000      	b.n	8005dec <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
  }
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b0ba      	sub	sp, #232	; 0xe8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e2a:	f003 030f 	and.w	r3, r3, #15
 8005e2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005e32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10f      	bne.n	8005e5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3e:	f003 0320 	and.w	r3, r3, #32
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d009      	beq.n	8005e5a <HAL_UART_IRQHandler+0x66>
 8005e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e4a:	f003 0320 	and.w	r3, r3, #32
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d003      	beq.n	8005e5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 fd93 	bl	800697e <UART_Receive_IT>
      return;
 8005e58:	e256      	b.n	8006308 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005e5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 80de 	beq.w	8006020 <HAL_UART_IRQHandler+0x22c>
 8005e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d106      	bne.n	8005e7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e74:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 80d1 	beq.w	8006020 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00b      	beq.n	8005ea2 <HAL_UART_IRQHandler+0xae>
 8005e8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d005      	beq.n	8005ea2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e9a:	f043 0201 	orr.w	r2, r3, #1
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00b      	beq.n	8005ec6 <HAL_UART_IRQHandler+0xd2>
 8005eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005eb2:	f003 0301 	and.w	r3, r3, #1
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d005      	beq.n	8005ec6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	f043 0202 	orr.w	r2, r3, #2
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00b      	beq.n	8005eea <HAL_UART_IRQHandler+0xf6>
 8005ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d005      	beq.n	8005eea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	f043 0204 	orr.w	r2, r3, #4
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d011      	beq.n	8005f1a <HAL_UART_IRQHandler+0x126>
 8005ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005efa:	f003 0320 	and.w	r3, r3, #32
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d105      	bne.n	8005f0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d005      	beq.n	8005f1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	f043 0208 	orr.w	r2, r3, #8
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 81ed 	beq.w	80062fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d008      	beq.n	8005f42 <HAL_UART_IRQHandler+0x14e>
 8005f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f34:	f003 0320 	and.w	r3, r3, #32
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d002      	beq.n	8005f42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 fd1e 	bl	800697e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4c:	2b40      	cmp	r3, #64	; 0x40
 8005f4e:	bf0c      	ite	eq
 8005f50:	2301      	moveq	r3, #1
 8005f52:	2300      	movne	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d103      	bne.n	8005f6e <HAL_UART_IRQHandler+0x17a>
 8005f66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d04f      	beq.n	800600e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 fc26 	bl	80067c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7e:	2b40      	cmp	r3, #64	; 0x40
 8005f80:	d141      	bne.n	8006006 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3314      	adds	r3, #20
 8005f88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005f98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3314      	adds	r3, #20
 8005faa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005fae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005fba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1d9      	bne.n	8005f82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d013      	beq.n	8005ffe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fda:	4a7d      	ldr	r2, [pc, #500]	; (80061d0 <HAL_UART_IRQHandler+0x3dc>)
 8005fdc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7fc fb16 	bl	8002614 <HAL_DMA_Abort_IT>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d016      	beq.n	800601c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ff8:	4610      	mov	r0, r2
 8005ffa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ffc:	e00e      	b.n	800601c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f9ae 	bl	8006360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006004:	e00a      	b.n	800601c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f9aa 	bl	8006360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800600c:	e006      	b.n	800601c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f9a6 	bl	8006360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800601a:	e170      	b.n	80062fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800601c:	bf00      	nop
    return;
 800601e:	e16e      	b.n	80062fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	2b01      	cmp	r3, #1
 8006026:	f040 814a 	bne.w	80062be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800602a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800602e:	f003 0310 	and.w	r3, r3, #16
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 8143 	beq.w	80062be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 813c 	beq.w	80062be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006046:	2300      	movs	r3, #0
 8006048:	60bb      	str	r3, [r7, #8]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	60bb      	str	r3, [r7, #8]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	60bb      	str	r3, [r7, #8]
 800605a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006066:	2b40      	cmp	r3, #64	; 0x40
 8006068:	f040 80b4 	bne.w	80061d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006078:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 8140 	beq.w	8006302 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006086:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800608a:	429a      	cmp	r2, r3
 800608c:	f080 8139 	bcs.w	8006302 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006096:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060a2:	f000 8088 	beq.w	80061b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	330c      	adds	r3, #12
 80060ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80060bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	330c      	adds	r3, #12
 80060ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80060d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80060d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80060de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80060e2:	e841 2300 	strex	r3, r2, [r1]
 80060e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80060ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1d9      	bne.n	80060a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	3314      	adds	r3, #20
 80060f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060fc:	e853 3f00 	ldrex	r3, [r3]
 8006100:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006102:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006104:	f023 0301 	bic.w	r3, r3, #1
 8006108:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	3314      	adds	r3, #20
 8006112:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006116:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800611a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800611e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006122:	e841 2300 	strex	r3, r2, [r1]
 8006126:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006128:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1e1      	bne.n	80060f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3314      	adds	r3, #20
 8006134:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006136:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800613e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006140:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	3314      	adds	r3, #20
 800614e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006152:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006154:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006158:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e3      	bne.n	800612e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	330c      	adds	r3, #12
 800617a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800617e:	e853 3f00 	ldrex	r3, [r3]
 8006182:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006186:	f023 0310 	bic.w	r3, r3, #16
 800618a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	330c      	adds	r3, #12
 8006194:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006198:	65ba      	str	r2, [r7, #88]	; 0x58
 800619a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800619e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061a0:	e841 2300 	strex	r3, r2, [r1]
 80061a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1e3      	bne.n	8006174 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7fc f9bf 	bl	8002534 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061be:	b29b      	uxth	r3, r3
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	4619      	mov	r1, r3
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f8d4 	bl	8006374 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061cc:	e099      	b.n	8006302 <HAL_UART_IRQHandler+0x50e>
 80061ce:	bf00      	nop
 80061d0:	08006887 	.word	0x08006887
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061dc:	b29b      	uxth	r3, r3
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f000 808b 	beq.w	8006306 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80061f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8086 	beq.w	8006306 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	330c      	adds	r3, #12
 8006200:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006204:	e853 3f00 	ldrex	r3, [r3]
 8006208:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800620a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006210:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800621e:	647a      	str	r2, [r7, #68]	; 0x44
 8006220:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006224:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006226:	e841 2300 	strex	r3, r2, [r1]
 800622a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800622c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1e3      	bne.n	80061fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	3314      	adds	r3, #20
 8006238:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623c:	e853 3f00 	ldrex	r3, [r3]
 8006240:	623b      	str	r3, [r7, #32]
   return(result);
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	f023 0301 	bic.w	r3, r3, #1
 8006248:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3314      	adds	r3, #20
 8006252:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006256:	633a      	str	r2, [r7, #48]	; 0x30
 8006258:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800625c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e3      	bne.n	8006232 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	330c      	adds	r3, #12
 800627e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	e853 3f00 	ldrex	r3, [r3]
 8006286:	60fb      	str	r3, [r7, #12]
   return(result);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 0310 	bic.w	r3, r3, #16
 800628e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	330c      	adds	r3, #12
 8006298:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800629c:	61fa      	str	r2, [r7, #28]
 800629e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a0:	69b9      	ldr	r1, [r7, #24]
 80062a2:	69fa      	ldr	r2, [r7, #28]
 80062a4:	e841 2300 	strex	r3, r2, [r1]
 80062a8:	617b      	str	r3, [r7, #20]
   return(result);
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1e3      	bne.n	8006278 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062b4:	4619      	mov	r1, r3
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f85c 	bl	8006374 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062bc:	e023      	b.n	8006306 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d009      	beq.n	80062de <HAL_UART_IRQHandler+0x4ea>
 80062ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d003      	beq.n	80062de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 fae9 	bl	80068ae <UART_Transmit_IT>
    return;
 80062dc:	e014      	b.n	8006308 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00e      	beq.n	8006308 <HAL_UART_IRQHandler+0x514>
 80062ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d008      	beq.n	8006308 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fb29 	bl	800694e <UART_EndTransmit_IT>
    return;
 80062fc:	e004      	b.n	8006308 <HAL_UART_IRQHandler+0x514>
    return;
 80062fe:	bf00      	nop
 8006300:	e002      	b.n	8006308 <HAL_UART_IRQHandler+0x514>
      return;
 8006302:	bf00      	nop
 8006304:	e000      	b.n	8006308 <HAL_UART_IRQHandler+0x514>
      return;
 8006306:	bf00      	nop
  }
}
 8006308:	37e8      	adds	r7, #232	; 0xe8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop

08006310 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b090      	sub	sp, #64	; 0x40
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006398:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d137      	bne.n	8006418 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80063a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063aa:	2200      	movs	r2, #0
 80063ac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3314      	adds	r3, #20
 80063b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	623b      	str	r3, [r7, #32]
   return(result);
 80063be:	6a3b      	ldr	r3, [r7, #32]
 80063c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80063c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3314      	adds	r3, #20
 80063cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063ce:	633a      	str	r2, [r7, #48]	; 0x30
 80063d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e5      	bne.n	80063ae <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	330c      	adds	r3, #12
 80063e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	e853 3f00 	ldrex	r3, [r3]
 80063f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34
 80063fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	330c      	adds	r3, #12
 8006400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006402:	61fa      	str	r2, [r7, #28]
 8006404:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006406:	69b9      	ldr	r1, [r7, #24]
 8006408:	69fa      	ldr	r2, [r7, #28]
 800640a:	e841 2300 	strex	r3, r2, [r1]
 800640e:	617b      	str	r3, [r7, #20]
   return(result);
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1e5      	bne.n	80063e2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006416:	e002      	b.n	800641e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006418:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800641a:	f7ff ff79 	bl	8006310 <HAL_UART_TxCpltCallback>
}
 800641e:	bf00      	nop
 8006420:	3740      	adds	r7, #64	; 0x40
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006432:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f7ff ff75 	bl	8006324 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800643a:	bf00      	nop
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b09c      	sub	sp, #112	; 0x70
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800644e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800645a:	2b00      	cmp	r3, #0
 800645c:	d172      	bne.n	8006544 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800645e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006460:	2200      	movs	r2, #0
 8006462:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	330c      	adds	r3, #12
 800646a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800646e:	e853 3f00 	ldrex	r3, [r3]
 8006472:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006474:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006476:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800647a:	66bb      	str	r3, [r7, #104]	; 0x68
 800647c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	330c      	adds	r3, #12
 8006482:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006484:	65ba      	str	r2, [r7, #88]	; 0x58
 8006486:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006488:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800648a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800648c:	e841 2300 	strex	r3, r2, [r1]
 8006490:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1e5      	bne.n	8006464 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3314      	adds	r3, #20
 800649e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064aa:	f023 0301 	bic.w	r3, r3, #1
 80064ae:	667b      	str	r3, [r7, #100]	; 0x64
 80064b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3314      	adds	r3, #20
 80064b6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80064b8:	647a      	str	r2, [r7, #68]	; 0x44
 80064ba:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064c0:	e841 2300 	strex	r3, r2, [r1]
 80064c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e5      	bne.n	8006498 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3314      	adds	r3, #20
 80064d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	e853 3f00 	ldrex	r3, [r3]
 80064da:	623b      	str	r3, [r7, #32]
   return(result);
 80064dc:	6a3b      	ldr	r3, [r7, #32]
 80064de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064e2:	663b      	str	r3, [r7, #96]	; 0x60
 80064e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3314      	adds	r3, #20
 80064ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80064ec:	633a      	str	r2, [r7, #48]	; 0x30
 80064ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064f4:	e841 2300 	strex	r3, r2, [r1]
 80064f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e5      	bne.n	80064cc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006502:	2220      	movs	r2, #32
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800650a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650c:	2b01      	cmp	r3, #1
 800650e:	d119      	bne.n	8006544 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006510:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	330c      	adds	r3, #12
 8006516:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f023 0310 	bic.w	r3, r3, #16
 8006526:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	330c      	adds	r3, #12
 800652e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006530:	61fa      	str	r2, [r7, #28]
 8006532:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006534:	69b9      	ldr	r1, [r7, #24]
 8006536:	69fa      	ldr	r2, [r7, #28]
 8006538:	e841 2300 	strex	r3, r2, [r1]
 800653c:	617b      	str	r3, [r7, #20]
   return(result);
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e5      	bne.n	8006510 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006548:	2b01      	cmp	r3, #1
 800654a:	d106      	bne.n	800655a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800654c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800654e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006550:	4619      	mov	r1, r3
 8006552:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006554:	f7ff ff0e 	bl	8006374 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006558:	e002      	b.n	8006560 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800655a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800655c:	f7ff feec 	bl	8006338 <HAL_UART_RxCpltCallback>
}
 8006560:	bf00      	nop
 8006562:	3770      	adds	r7, #112	; 0x70
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006574:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800657a:	2b01      	cmp	r3, #1
 800657c:	d108      	bne.n	8006590 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006582:	085b      	lsrs	r3, r3, #1
 8006584:	b29b      	uxth	r3, r3
 8006586:	4619      	mov	r1, r3
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f7ff fef3 	bl	8006374 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800658e:	e002      	b.n	8006596 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f7ff fedb 	bl	800634c <HAL_UART_RxHalfCpltCallback>
}
 8006596:	bf00      	nop
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ba:	2b80      	cmp	r3, #128	; 0x80
 80065bc:	bf0c      	ite	eq
 80065be:	2301      	moveq	r3, #1
 80065c0:	2300      	movne	r3, #0
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b21      	cmp	r3, #33	; 0x21
 80065d0:	d108      	bne.n	80065e4 <UART_DMAError+0x46>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d005      	beq.n	80065e4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2200      	movs	r2, #0
 80065dc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80065de:	68b8      	ldr	r0, [r7, #8]
 80065e0:	f000 f8c6 	bl	8006770 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ee:	2b40      	cmp	r3, #64	; 0x40
 80065f0:	bf0c      	ite	eq
 80065f2:	2301      	moveq	r3, #1
 80065f4:	2300      	movne	r3, #0
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006600:	b2db      	uxtb	r3, r3
 8006602:	2b22      	cmp	r3, #34	; 0x22
 8006604:	d108      	bne.n	8006618 <UART_DMAError+0x7a>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d005      	beq.n	8006618 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	2200      	movs	r2, #0
 8006610:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006612:	68b8      	ldr	r0, [r7, #8]
 8006614:	f000 f8d4 	bl	80067c0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661c:	f043 0210 	orr.w	r2, r3, #16
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006624:	68b8      	ldr	r0, [r7, #8]
 8006626:	f7ff fe9b 	bl	8006360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800662a:	bf00      	nop
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
	...

08006634 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b098      	sub	sp, #96	; 0x60
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	4613      	mov	r3, r2
 8006640:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	88fa      	ldrh	r2, [r7, #6]
 800664c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2222      	movs	r2, #34	; 0x22
 8006658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	4a40      	ldr	r2, [pc, #256]	; (8006764 <UART_Start_Receive_DMA+0x130>)
 8006662:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006668:	4a3f      	ldr	r2, [pc, #252]	; (8006768 <UART_Start_Receive_DMA+0x134>)
 800666a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006670:	4a3e      	ldr	r2, [pc, #248]	; (800676c <UART_Start_Receive_DMA+0x138>)
 8006672:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006678:	2200      	movs	r2, #0
 800667a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800667c:	f107 0308 	add.w	r3, r7, #8
 8006680:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3304      	adds	r3, #4
 800668c:	4619      	mov	r1, r3
 800668e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	88fb      	ldrh	r3, [r7, #6]
 8006694:	f7fb fef6 	bl	8002484 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006698:	2300      	movs	r3, #0
 800669a:	613b      	str	r3, [r7, #16]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	613b      	str	r3, [r7, #16]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	613b      	str	r3, [r7, #16]
 80066ac:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d019      	beq.n	80066f2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	330c      	adds	r3, #12
 80066c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066d4:	65bb      	str	r3, [r7, #88]	; 0x58
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	330c      	adds	r3, #12
 80066dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066de:	64fa      	str	r2, [r7, #76]	; 0x4c
 80066e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80066e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80066e6:	e841 2300 	strex	r3, r2, [r1]
 80066ea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80066ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1e5      	bne.n	80066be <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3314      	adds	r3, #20
 80066f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	e853 3f00 	ldrex	r3, [r3]
 8006700:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006704:	f043 0301 	orr.w	r3, r3, #1
 8006708:	657b      	str	r3, [r7, #84]	; 0x54
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3314      	adds	r3, #20
 8006710:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006712:	63ba      	str	r2, [r7, #56]	; 0x38
 8006714:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006718:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e5      	bne.n	80066f2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3314      	adds	r3, #20
 800672c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	617b      	str	r3, [r7, #20]
   return(result);
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800673c:	653b      	str	r3, [r7, #80]	; 0x50
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3314      	adds	r3, #20
 8006744:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006746:	627a      	str	r2, [r7, #36]	; 0x24
 8006748:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674a:	6a39      	ldr	r1, [r7, #32]
 800674c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	61fb      	str	r3, [r7, #28]
   return(result);
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e5      	bne.n	8006726 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3760      	adds	r7, #96	; 0x60
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	08006443 	.word	0x08006443
 8006768:	08006569 	.word	0x08006569
 800676c:	0800659f 	.word	0x0800659f

08006770 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006770:	b480      	push	{r7}
 8006772:	b089      	sub	sp, #36	; 0x24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	330c      	adds	r3, #12
 800677e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	60bb      	str	r3, [r7, #8]
   return(result);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800678e:	61fb      	str	r3, [r7, #28]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	330c      	adds	r3, #12
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	61ba      	str	r2, [r7, #24]
 800679a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	6979      	ldr	r1, [r7, #20]
 800679e:	69ba      	ldr	r2, [r7, #24]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	613b      	str	r3, [r7, #16]
   return(result);
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e5      	bne.n	8006778 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2220      	movs	r2, #32
 80067b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80067b4:	bf00      	nop
 80067b6:	3724      	adds	r7, #36	; 0x24
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b095      	sub	sp, #84	; 0x54
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	330c      	adds	r3, #12
 80067ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067d2:	e853 3f00 	ldrex	r3, [r3]
 80067d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	330c      	adds	r3, #12
 80067e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067e8:	643a      	str	r2, [r7, #64]	; 0x40
 80067ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80067ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067f0:	e841 2300 	strex	r3, r2, [r1]
 80067f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e5      	bne.n	80067c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3314      	adds	r3, #20
 8006802:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	e853 3f00 	ldrex	r3, [r3]
 800680a:	61fb      	str	r3, [r7, #28]
   return(result);
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	f023 0301 	bic.w	r3, r3, #1
 8006812:	64bb      	str	r3, [r7, #72]	; 0x48
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3314      	adds	r3, #20
 800681a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800681c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800681e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006820:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006822:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006824:	e841 2300 	strex	r3, r2, [r1]
 8006828:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800682a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1e5      	bne.n	80067fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006834:	2b01      	cmp	r3, #1
 8006836:	d119      	bne.n	800686c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	330c      	adds	r3, #12
 800683e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	e853 3f00 	ldrex	r3, [r3]
 8006846:	60bb      	str	r3, [r7, #8]
   return(result);
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	f023 0310 	bic.w	r3, r3, #16
 800684e:	647b      	str	r3, [r7, #68]	; 0x44
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	330c      	adds	r3, #12
 8006856:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006858:	61ba      	str	r2, [r7, #24]
 800685a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685c:	6979      	ldr	r1, [r7, #20]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	e841 2300 	strex	r3, r2, [r1]
 8006864:	613b      	str	r3, [r7, #16]
   return(result);
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1e5      	bne.n	8006838 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	631a      	str	r2, [r3, #48]	; 0x30
}
 800687a:	bf00      	nop
 800687c:	3754      	adds	r7, #84	; 0x54
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b084      	sub	sp, #16
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006892:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f7ff fd5d 	bl	8006360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068a6:	bf00      	nop
 80068a8:	3710      	adds	r7, #16
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}

080068ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b085      	sub	sp, #20
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	2b21      	cmp	r3, #33	; 0x21
 80068c0:	d13e      	bne.n	8006940 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ca:	d114      	bne.n	80068f6 <UART_Transmit_IT+0x48>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d110      	bne.n	80068f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a1b      	ldr	r3, [r3, #32]
 80068d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	881b      	ldrh	r3, [r3, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	1c9a      	adds	r2, r3, #2
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	621a      	str	r2, [r3, #32]
 80068f4:	e008      	b.n	8006908 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	1c59      	adds	r1, r3, #1
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	6211      	str	r1, [r2, #32]
 8006900:	781a      	ldrb	r2, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800690c:	b29b      	uxth	r3, r3
 800690e:	3b01      	subs	r3, #1
 8006910:	b29b      	uxth	r3, r3
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	4619      	mov	r1, r3
 8006916:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10f      	bne.n	800693c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68da      	ldr	r2, [r3, #12]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800692a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68da      	ldr	r2, [r3, #12]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800693a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800693c:	2300      	movs	r3, #0
 800693e:	e000      	b.n	8006942 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006940:	2302      	movs	r3, #2
  }
}
 8006942:	4618      	mov	r0, r3
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b082      	sub	sp, #8
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006964:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2220      	movs	r2, #32
 800696a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7ff fcce 	bl	8006310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b08c      	sub	sp, #48	; 0x30
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800698c:	b2db      	uxtb	r3, r3
 800698e:	2b22      	cmp	r3, #34	; 0x22
 8006990:	f040 80ab 	bne.w	8006aea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800699c:	d117      	bne.n	80069ce <UART_Receive_IT+0x50>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d113      	bne.n	80069ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069bc:	b29a      	uxth	r2, r3
 80069be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c6:	1c9a      	adds	r2, r3, #2
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	629a      	str	r2, [r3, #40]	; 0x28
 80069cc:	e026      	b.n	8006a1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80069d4:	2300      	movs	r3, #0
 80069d6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e0:	d007      	beq.n	80069f2 <UART_Receive_IT+0x74>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10a      	bne.n	8006a00 <UART_Receive_IT+0x82>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fc:	701a      	strb	r2, [r3, #0]
 80069fe:	e008      	b.n	8006a12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	4619      	mov	r1, r3
 8006a2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d15a      	bne.n	8006ae6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68da      	ldr	r2, [r3, #12]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 0220 	bic.w	r2, r2, #32
 8006a3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	695a      	ldr	r2, [r3, #20]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f022 0201 	bic.w	r2, r2, #1
 8006a5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d135      	bne.n	8006adc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	330c      	adds	r3, #12
 8006a7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	613b      	str	r3, [r7, #16]
   return(result);
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f023 0310 	bic.w	r3, r3, #16
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	330c      	adds	r3, #12
 8006a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a96:	623a      	str	r2, [r7, #32]
 8006a98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	69f9      	ldr	r1, [r7, #28]
 8006a9c:	6a3a      	ldr	r2, [r7, #32]
 8006a9e:	e841 2300 	strex	r3, r2, [r1]
 8006aa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1e5      	bne.n	8006a76 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0310 	and.w	r3, r3, #16
 8006ab4:	2b10      	cmp	r3, #16
 8006ab6:	d10a      	bne.n	8006ace <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ab8:	2300      	movs	r3, #0
 8006aba:	60fb      	str	r3, [r7, #12]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	60fb      	str	r3, [r7, #12]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	60fb      	str	r3, [r7, #12]
 8006acc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7ff fc4d 	bl	8006374 <HAL_UARTEx_RxEventCallback>
 8006ada:	e002      	b.n	8006ae2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7ff fc2b 	bl	8006338 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e002      	b.n	8006aec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e000      	b.n	8006aec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006aea:	2302      	movs	r3, #2
  }
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3730      	adds	r7, #48	; 0x30
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006af4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006af8:	b0c0      	sub	sp, #256	; 0x100
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b10:	68d9      	ldr	r1, [r3, #12]
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	ea40 0301 	orr.w	r3, r0, r1
 8006b1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b22:	689a      	ldr	r2, [r3, #8]
 8006b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	431a      	orrs	r2, r3
 8006b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b4c:	f021 010c 	bic.w	r1, r1, #12
 8006b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b5a:	430b      	orrs	r3, r1
 8006b5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b6e:	6999      	ldr	r1, [r3, #24]
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	ea40 0301 	orr.w	r3, r0, r1
 8006b7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	4b8f      	ldr	r3, [pc, #572]	; (8006dc0 <UART_SetConfig+0x2cc>)
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d005      	beq.n	8006b94 <UART_SetConfig+0xa0>
 8006b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	4b8d      	ldr	r3, [pc, #564]	; (8006dc4 <UART_SetConfig+0x2d0>)
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d104      	bne.n	8006b9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b94:	f7fe fa2e 	bl	8004ff4 <HAL_RCC_GetPCLK2Freq>
 8006b98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006b9c:	e003      	b.n	8006ba6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b9e:	f7fe fa15 	bl	8004fcc <HAL_RCC_GetPCLK1Freq>
 8006ba2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006baa:	69db      	ldr	r3, [r3, #28]
 8006bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bb0:	f040 810c 	bne.w	8006dcc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006bbe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006bc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	462b      	mov	r3, r5
 8006bca:	1891      	adds	r1, r2, r2
 8006bcc:	65b9      	str	r1, [r7, #88]	; 0x58
 8006bce:	415b      	adcs	r3, r3
 8006bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006bd6:	4621      	mov	r1, r4
 8006bd8:	eb12 0801 	adds.w	r8, r2, r1
 8006bdc:	4629      	mov	r1, r5
 8006bde:	eb43 0901 	adc.w	r9, r3, r1
 8006be2:	f04f 0200 	mov.w	r2, #0
 8006be6:	f04f 0300 	mov.w	r3, #0
 8006bea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bf6:	4690      	mov	r8, r2
 8006bf8:	4699      	mov	r9, r3
 8006bfa:	4623      	mov	r3, r4
 8006bfc:	eb18 0303 	adds.w	r3, r8, r3
 8006c00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006c04:	462b      	mov	r3, r5
 8006c06:	eb49 0303 	adc.w	r3, r9, r3
 8006c0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006c1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006c1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006c22:	460b      	mov	r3, r1
 8006c24:	18db      	adds	r3, r3, r3
 8006c26:	653b      	str	r3, [r7, #80]	; 0x50
 8006c28:	4613      	mov	r3, r2
 8006c2a:	eb42 0303 	adc.w	r3, r2, r3
 8006c2e:	657b      	str	r3, [r7, #84]	; 0x54
 8006c30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c38:	f7f9 fe0a 	bl	8000850 <__aeabi_uldivmod>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	460b      	mov	r3, r1
 8006c40:	4b61      	ldr	r3, [pc, #388]	; (8006dc8 <UART_SetConfig+0x2d4>)
 8006c42:	fba3 2302 	umull	r2, r3, r3, r2
 8006c46:	095b      	lsrs	r3, r3, #5
 8006c48:	011c      	lsls	r4, r3, #4
 8006c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006c58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006c5c:	4642      	mov	r2, r8
 8006c5e:	464b      	mov	r3, r9
 8006c60:	1891      	adds	r1, r2, r2
 8006c62:	64b9      	str	r1, [r7, #72]	; 0x48
 8006c64:	415b      	adcs	r3, r3
 8006c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006c6c:	4641      	mov	r1, r8
 8006c6e:	eb12 0a01 	adds.w	sl, r2, r1
 8006c72:	4649      	mov	r1, r9
 8006c74:	eb43 0b01 	adc.w	fp, r3, r1
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	f04f 0300 	mov.w	r3, #0
 8006c80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c8c:	4692      	mov	sl, r2
 8006c8e:	469b      	mov	fp, r3
 8006c90:	4643      	mov	r3, r8
 8006c92:	eb1a 0303 	adds.w	r3, sl, r3
 8006c96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c9a:	464b      	mov	r3, r9
 8006c9c:	eb4b 0303 	adc.w	r3, fp, r3
 8006ca0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006cb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006cb8:	460b      	mov	r3, r1
 8006cba:	18db      	adds	r3, r3, r3
 8006cbc:	643b      	str	r3, [r7, #64]	; 0x40
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	eb42 0303 	adc.w	r3, r2, r3
 8006cc4:	647b      	str	r3, [r7, #68]	; 0x44
 8006cc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006cca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006cce:	f7f9 fdbf 	bl	8000850 <__aeabi_uldivmod>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	4b3b      	ldr	r3, [pc, #236]	; (8006dc8 <UART_SetConfig+0x2d4>)
 8006cda:	fba3 2301 	umull	r2, r3, r3, r1
 8006cde:	095b      	lsrs	r3, r3, #5
 8006ce0:	2264      	movs	r2, #100	; 0x64
 8006ce2:	fb02 f303 	mul.w	r3, r2, r3
 8006ce6:	1acb      	subs	r3, r1, r3
 8006ce8:	00db      	lsls	r3, r3, #3
 8006cea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006cee:	4b36      	ldr	r3, [pc, #216]	; (8006dc8 <UART_SetConfig+0x2d4>)
 8006cf0:	fba3 2302 	umull	r2, r3, r3, r2
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006cfc:	441c      	add	r4, r3
 8006cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d02:	2200      	movs	r2, #0
 8006d04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006d0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006d10:	4642      	mov	r2, r8
 8006d12:	464b      	mov	r3, r9
 8006d14:	1891      	adds	r1, r2, r2
 8006d16:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d18:	415b      	adcs	r3, r3
 8006d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d20:	4641      	mov	r1, r8
 8006d22:	1851      	adds	r1, r2, r1
 8006d24:	6339      	str	r1, [r7, #48]	; 0x30
 8006d26:	4649      	mov	r1, r9
 8006d28:	414b      	adcs	r3, r1
 8006d2a:	637b      	str	r3, [r7, #52]	; 0x34
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	f04f 0300 	mov.w	r3, #0
 8006d34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d38:	4659      	mov	r1, fp
 8006d3a:	00cb      	lsls	r3, r1, #3
 8006d3c:	4651      	mov	r1, sl
 8006d3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d42:	4651      	mov	r1, sl
 8006d44:	00ca      	lsls	r2, r1, #3
 8006d46:	4610      	mov	r0, r2
 8006d48:	4619      	mov	r1, r3
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	4642      	mov	r2, r8
 8006d4e:	189b      	adds	r3, r3, r2
 8006d50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d54:	464b      	mov	r3, r9
 8006d56:	460a      	mov	r2, r1
 8006d58:	eb42 0303 	adc.w	r3, r2, r3
 8006d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006d6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006d70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006d74:	460b      	mov	r3, r1
 8006d76:	18db      	adds	r3, r3, r3
 8006d78:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	eb42 0303 	adc.w	r3, r2, r3
 8006d80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006d8a:	f7f9 fd61 	bl	8000850 <__aeabi_uldivmod>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4b0d      	ldr	r3, [pc, #52]	; (8006dc8 <UART_SetConfig+0x2d4>)
 8006d94:	fba3 1302 	umull	r1, r3, r3, r2
 8006d98:	095b      	lsrs	r3, r3, #5
 8006d9a:	2164      	movs	r1, #100	; 0x64
 8006d9c:	fb01 f303 	mul.w	r3, r1, r3
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	00db      	lsls	r3, r3, #3
 8006da4:	3332      	adds	r3, #50	; 0x32
 8006da6:	4a08      	ldr	r2, [pc, #32]	; (8006dc8 <UART_SetConfig+0x2d4>)
 8006da8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dac:	095b      	lsrs	r3, r3, #5
 8006dae:	f003 0207 	and.w	r2, r3, #7
 8006db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4422      	add	r2, r4
 8006dba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006dbc:	e106      	b.n	8006fcc <UART_SetConfig+0x4d8>
 8006dbe:	bf00      	nop
 8006dc0:	40011000 	.word	0x40011000
 8006dc4:	40011400 	.word	0x40011400
 8006dc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006dd6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006dda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006dde:	4642      	mov	r2, r8
 8006de0:	464b      	mov	r3, r9
 8006de2:	1891      	adds	r1, r2, r2
 8006de4:	6239      	str	r1, [r7, #32]
 8006de6:	415b      	adcs	r3, r3
 8006de8:	627b      	str	r3, [r7, #36]	; 0x24
 8006dea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006dee:	4641      	mov	r1, r8
 8006df0:	1854      	adds	r4, r2, r1
 8006df2:	4649      	mov	r1, r9
 8006df4:	eb43 0501 	adc.w	r5, r3, r1
 8006df8:	f04f 0200 	mov.w	r2, #0
 8006dfc:	f04f 0300 	mov.w	r3, #0
 8006e00:	00eb      	lsls	r3, r5, #3
 8006e02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e06:	00e2      	lsls	r2, r4, #3
 8006e08:	4614      	mov	r4, r2
 8006e0a:	461d      	mov	r5, r3
 8006e0c:	4643      	mov	r3, r8
 8006e0e:	18e3      	adds	r3, r4, r3
 8006e10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006e14:	464b      	mov	r3, r9
 8006e16:	eb45 0303 	adc.w	r3, r5, r3
 8006e1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e2e:	f04f 0200 	mov.w	r2, #0
 8006e32:	f04f 0300 	mov.w	r3, #0
 8006e36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	008b      	lsls	r3, r1, #2
 8006e3e:	4621      	mov	r1, r4
 8006e40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e44:	4621      	mov	r1, r4
 8006e46:	008a      	lsls	r2, r1, #2
 8006e48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e4c:	f7f9 fd00 	bl	8000850 <__aeabi_uldivmod>
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4b60      	ldr	r3, [pc, #384]	; (8006fd8 <UART_SetConfig+0x4e4>)
 8006e56:	fba3 2302 	umull	r2, r3, r3, r2
 8006e5a:	095b      	lsrs	r3, r3, #5
 8006e5c:	011c      	lsls	r4, r3, #4
 8006e5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006e68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006e6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006e70:	4642      	mov	r2, r8
 8006e72:	464b      	mov	r3, r9
 8006e74:	1891      	adds	r1, r2, r2
 8006e76:	61b9      	str	r1, [r7, #24]
 8006e78:	415b      	adcs	r3, r3
 8006e7a:	61fb      	str	r3, [r7, #28]
 8006e7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e80:	4641      	mov	r1, r8
 8006e82:	1851      	adds	r1, r2, r1
 8006e84:	6139      	str	r1, [r7, #16]
 8006e86:	4649      	mov	r1, r9
 8006e88:	414b      	adcs	r3, r1
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e98:	4659      	mov	r1, fp
 8006e9a:	00cb      	lsls	r3, r1, #3
 8006e9c:	4651      	mov	r1, sl
 8006e9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ea2:	4651      	mov	r1, sl
 8006ea4:	00ca      	lsls	r2, r1, #3
 8006ea6:	4610      	mov	r0, r2
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	4603      	mov	r3, r0
 8006eac:	4642      	mov	r2, r8
 8006eae:	189b      	adds	r3, r3, r2
 8006eb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006eb4:	464b      	mov	r3, r9
 8006eb6:	460a      	mov	r2, r1
 8006eb8:	eb42 0303 	adc.w	r3, r2, r3
 8006ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	67bb      	str	r3, [r7, #120]	; 0x78
 8006eca:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006ecc:	f04f 0200 	mov.w	r2, #0
 8006ed0:	f04f 0300 	mov.w	r3, #0
 8006ed4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ed8:	4649      	mov	r1, r9
 8006eda:	008b      	lsls	r3, r1, #2
 8006edc:	4641      	mov	r1, r8
 8006ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ee2:	4641      	mov	r1, r8
 8006ee4:	008a      	lsls	r2, r1, #2
 8006ee6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006eea:	f7f9 fcb1 	bl	8000850 <__aeabi_uldivmod>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4611      	mov	r1, r2
 8006ef4:	4b38      	ldr	r3, [pc, #224]	; (8006fd8 <UART_SetConfig+0x4e4>)
 8006ef6:	fba3 2301 	umull	r2, r3, r3, r1
 8006efa:	095b      	lsrs	r3, r3, #5
 8006efc:	2264      	movs	r2, #100	; 0x64
 8006efe:	fb02 f303 	mul.w	r3, r2, r3
 8006f02:	1acb      	subs	r3, r1, r3
 8006f04:	011b      	lsls	r3, r3, #4
 8006f06:	3332      	adds	r3, #50	; 0x32
 8006f08:	4a33      	ldr	r2, [pc, #204]	; (8006fd8 <UART_SetConfig+0x4e4>)
 8006f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0e:	095b      	lsrs	r3, r3, #5
 8006f10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f14:	441c      	add	r4, r3
 8006f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	673b      	str	r3, [r7, #112]	; 0x70
 8006f1e:	677a      	str	r2, [r7, #116]	; 0x74
 8006f20:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006f24:	4642      	mov	r2, r8
 8006f26:	464b      	mov	r3, r9
 8006f28:	1891      	adds	r1, r2, r2
 8006f2a:	60b9      	str	r1, [r7, #8]
 8006f2c:	415b      	adcs	r3, r3
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f34:	4641      	mov	r1, r8
 8006f36:	1851      	adds	r1, r2, r1
 8006f38:	6039      	str	r1, [r7, #0]
 8006f3a:	4649      	mov	r1, r9
 8006f3c:	414b      	adcs	r3, r1
 8006f3e:	607b      	str	r3, [r7, #4]
 8006f40:	f04f 0200 	mov.w	r2, #0
 8006f44:	f04f 0300 	mov.w	r3, #0
 8006f48:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f4c:	4659      	mov	r1, fp
 8006f4e:	00cb      	lsls	r3, r1, #3
 8006f50:	4651      	mov	r1, sl
 8006f52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f56:	4651      	mov	r1, sl
 8006f58:	00ca      	lsls	r2, r1, #3
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	4603      	mov	r3, r0
 8006f60:	4642      	mov	r2, r8
 8006f62:	189b      	adds	r3, r3, r2
 8006f64:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f66:	464b      	mov	r3, r9
 8006f68:	460a      	mov	r2, r1
 8006f6a:	eb42 0303 	adc.w	r3, r2, r3
 8006f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	663b      	str	r3, [r7, #96]	; 0x60
 8006f7a:	667a      	str	r2, [r7, #100]	; 0x64
 8006f7c:	f04f 0200 	mov.w	r2, #0
 8006f80:	f04f 0300 	mov.w	r3, #0
 8006f84:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006f88:	4649      	mov	r1, r9
 8006f8a:	008b      	lsls	r3, r1, #2
 8006f8c:	4641      	mov	r1, r8
 8006f8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f92:	4641      	mov	r1, r8
 8006f94:	008a      	lsls	r2, r1, #2
 8006f96:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006f9a:	f7f9 fc59 	bl	8000850 <__aeabi_uldivmod>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	4b0d      	ldr	r3, [pc, #52]	; (8006fd8 <UART_SetConfig+0x4e4>)
 8006fa4:	fba3 1302 	umull	r1, r3, r3, r2
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	2164      	movs	r1, #100	; 0x64
 8006fac:	fb01 f303 	mul.w	r3, r1, r3
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	3332      	adds	r3, #50	; 0x32
 8006fb6:	4a08      	ldr	r2, [pc, #32]	; (8006fd8 <UART_SetConfig+0x4e4>)
 8006fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbc:	095b      	lsrs	r3, r3, #5
 8006fbe:	f003 020f 	and.w	r2, r3, #15
 8006fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4422      	add	r2, r4
 8006fca:	609a      	str	r2, [r3, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fd8:	51eb851f 	.word	0x51eb851f

08006fdc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006fee:	2b84      	cmp	r3, #132	; 0x84
 8006ff0:	d005      	beq.n	8006ffe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006ff2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	3303      	adds	r3, #3
 8006ffc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3714      	adds	r7, #20
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007010:	f001 f964 	bl	80082dc <vTaskStartScheduler>
  
  return osOK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	bd80      	pop	{r7, pc}

0800701a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800701a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800701c:	b089      	sub	sp, #36	; 0x24
 800701e:	af04      	add	r7, sp, #16
 8007020:	6078      	str	r0, [r7, #4]
 8007022:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d020      	beq.n	800706e <osThreadCreate+0x54>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d01c      	beq.n	800706e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685c      	ldr	r4, [r3, #4]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	691e      	ldr	r6, [r3, #16]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007046:	4618      	mov	r0, r3
 8007048:	f7ff ffc8 	bl	8006fdc <makeFreeRtosPriority>
 800704c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007056:	9202      	str	r2, [sp, #8]
 8007058:	9301      	str	r3, [sp, #4]
 800705a:	9100      	str	r1, [sp, #0]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	4632      	mov	r2, r6
 8007060:	4629      	mov	r1, r5
 8007062:	4620      	mov	r0, r4
 8007064:	f000 fe64 	bl	8007d30 <xTaskCreateStatic>
 8007068:	4603      	mov	r3, r0
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	e01c      	b.n	80070a8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685c      	ldr	r4, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800707a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff ffaa 	bl	8006fdc <makeFreeRtosPriority>
 8007088:	4602      	mov	r2, r0
 800708a:	f107 030c 	add.w	r3, r7, #12
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	9200      	str	r2, [sp, #0]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	4632      	mov	r2, r6
 8007096:	4629      	mov	r1, r5
 8007098:	4620      	mov	r0, r4
 800709a:	f000 fea6 	bl	8007dea <xTaskCreate>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d001      	beq.n	80070a8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80070a4:	2300      	movs	r3, #0
 80070a6:	e000      	b.n	80070aa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80070a8:	68fb      	ldr	r3, [r7, #12]
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3714      	adds	r7, #20
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080070b4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a09      	ldr	r2, [pc, #36]	; (80070e4 <osDelay+0x30>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	08db      	lsrs	r3, r3, #3
 80070c6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <osDelay+0x1e>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	e000      	b.n	80070d4 <osDelay+0x20>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4618      	mov	r0, r3
 80070d6:	f001 f8cd 	bl	8008274 <vTaskDelay>
  
  return osOK;
 80070da:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	cccccccd 	.word	0xcccccccd

080070e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f103 0208 	add.w	r2, r3, #8
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007100:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f103 0208 	add.w	r2, r3, #8
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f103 0208 	add.w	r2, r3, #8
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007136:	bf00      	nop
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007142:	b480      	push	{r7}
 8007144:	b085      	sub	sp, #20
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	601a      	str	r2, [r3, #0]
}
 800717e:	bf00      	nop
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr

0800718a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800718a:	b480      	push	{r7}
 800718c:	b085      	sub	sp, #20
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
 8007192:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a0:	d103      	bne.n	80071aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	60fb      	str	r3, [r7, #12]
 80071a8:	e00c      	b.n	80071c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	3308      	adds	r3, #8
 80071ae:	60fb      	str	r3, [r7, #12]
 80071b0:	e002      	b.n	80071b8 <vListInsert+0x2e>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d2f6      	bcs.n	80071b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	683a      	ldr	r2, [r7, #0]
 80071d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	601a      	str	r2, [r3, #0]
}
 80071f0:	bf00      	nop
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6892      	ldr	r2, [r2, #8]
 8007212:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6852      	ldr	r2, [r2, #4]
 800721c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	429a      	cmp	r2, r3
 8007226:	d103      	bne.n	8007230 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	1e5a      	subs	r2, r3, #1
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10a      	bne.n	800727a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007276:	bf00      	nop
 8007278:	e7fe      	b.n	8007278 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800727a:	f001 ff8b 	bl	8009194 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007286:	68f9      	ldr	r1, [r7, #12]
 8007288:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800728a:	fb01 f303 	mul.w	r3, r1, r3
 800728e:	441a      	add	r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072aa:	3b01      	subs	r3, #1
 80072ac:	68f9      	ldr	r1, [r7, #12]
 80072ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80072b0:	fb01 f303 	mul.w	r3, r1, r3
 80072b4:	441a      	add	r2, r3
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	22ff      	movs	r2, #255	; 0xff
 80072be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	22ff      	movs	r2, #255	; 0xff
 80072c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d114      	bne.n	80072fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d01a      	beq.n	800730e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	3310      	adds	r3, #16
 80072dc:	4618      	mov	r0, r3
 80072de:	f001 fa4f 	bl	8008780 <xTaskRemoveFromEventList>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d012      	beq.n	800730e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80072e8:	4b0c      	ldr	r3, [pc, #48]	; (800731c <xQueueGenericReset+0xcc>)
 80072ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072ee:	601a      	str	r2, [r3, #0]
 80072f0:	f3bf 8f4f 	dsb	sy
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	e009      	b.n	800730e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3310      	adds	r3, #16
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff fef2 	bl	80070e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	3324      	adds	r3, #36	; 0x24
 8007308:	4618      	mov	r0, r3
 800730a:	f7ff feed 	bl	80070e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800730e:	f001 ff71 	bl	80091f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007312:	2301      	movs	r3, #1
}
 8007314:	4618      	mov	r0, r3
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	e000ed04 	.word	0xe000ed04

08007320 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007320:	b580      	push	{r7, lr}
 8007322:	b08a      	sub	sp, #40	; 0x28
 8007324:	af02      	add	r7, sp, #8
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	4613      	mov	r3, r2
 800732c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d10a      	bne.n	800734a <xQueueGenericCreate+0x2a>
	__asm volatile
 8007334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007338:	f383 8811 	msr	BASEPRI, r3
 800733c:	f3bf 8f6f 	isb	sy
 8007340:	f3bf 8f4f 	dsb	sy
 8007344:	613b      	str	r3, [r7, #16]
}
 8007346:	bf00      	nop
 8007348:	e7fe      	b.n	8007348 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	fb02 f303 	mul.w	r3, r2, r3
 8007352:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	3348      	adds	r3, #72	; 0x48
 8007358:	4618      	mov	r0, r3
 800735a:	f002 f83d 	bl	80093d8 <pvPortMalloc>
 800735e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d011      	beq.n	800738a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	3348      	adds	r3, #72	; 0x48
 800736e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007378:	79fa      	ldrb	r2, [r7, #7]
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	4613      	mov	r3, r2
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	68b9      	ldr	r1, [r7, #8]
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 f805 	bl	8007394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800738a:	69bb      	ldr	r3, [r7, #24]
	}
 800738c:	4618      	mov	r0, r3
 800738e:	3720      	adds	r7, #32
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d103      	bne.n	80073b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	69ba      	ldr	r2, [r7, #24]
 80073ac:	601a      	str	r2, [r3, #0]
 80073ae:	e002      	b.n	80073b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	68ba      	ldr	r2, [r7, #8]
 80073c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80073c2:	2101      	movs	r1, #1
 80073c4:	69b8      	ldr	r0, [r7, #24]
 80073c6:	f7ff ff43 	bl	8007250 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073ca:	bf00      	nop
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
	...

080073d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08e      	sub	sp, #56	; 0x38
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
 80073e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073e2:	2300      	movs	r3, #0
 80073e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80073ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10a      	bne.n	8007406 <xQueueGenericSend+0x32>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007402:	bf00      	nop
 8007404:	e7fe      	b.n	8007404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d103      	bne.n	8007414 <xQueueGenericSend+0x40>
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <xQueueGenericSend+0x44>
 8007414:	2301      	movs	r3, #1
 8007416:	e000      	b.n	800741a <xQueueGenericSend+0x46>
 8007418:	2300      	movs	r3, #0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10a      	bne.n	8007434 <xQueueGenericSend+0x60>
	__asm volatile
 800741e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007422:	f383 8811 	msr	BASEPRI, r3
 8007426:	f3bf 8f6f 	isb	sy
 800742a:	f3bf 8f4f 	dsb	sy
 800742e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007430:	bf00      	nop
 8007432:	e7fe      	b.n	8007432 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b02      	cmp	r3, #2
 8007438:	d103      	bne.n	8007442 <xQueueGenericSend+0x6e>
 800743a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743e:	2b01      	cmp	r3, #1
 8007440:	d101      	bne.n	8007446 <xQueueGenericSend+0x72>
 8007442:	2301      	movs	r3, #1
 8007444:	e000      	b.n	8007448 <xQueueGenericSend+0x74>
 8007446:	2300      	movs	r3, #0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <xQueueGenericSend+0x8e>
	__asm volatile
 800744c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	623b      	str	r3, [r7, #32]
}
 800745e:	bf00      	nop
 8007460:	e7fe      	b.n	8007460 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007462:	f001 fb49 	bl	8008af8 <xTaskGetSchedulerState>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d102      	bne.n	8007472 <xQueueGenericSend+0x9e>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <xQueueGenericSend+0xa2>
 8007472:	2301      	movs	r3, #1
 8007474:	e000      	b.n	8007478 <xQueueGenericSend+0xa4>
 8007476:	2300      	movs	r3, #0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10a      	bne.n	8007492 <xQueueGenericSend+0xbe>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	61fb      	str	r3, [r7, #28]
}
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007492:	f001 fe7f 	bl	8009194 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800749a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800749e:	429a      	cmp	r2, r3
 80074a0:	d302      	bcc.n	80074a8 <xQueueGenericSend+0xd4>
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d129      	bne.n	80074fc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074a8:	683a      	ldr	r2, [r7, #0]
 80074aa:	68b9      	ldr	r1, [r7, #8]
 80074ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074ae:	f000 fb2f 	bl	8007b10 <prvCopyDataToQueue>
 80074b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d010      	beq.n	80074de <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074be:	3324      	adds	r3, #36	; 0x24
 80074c0:	4618      	mov	r0, r3
 80074c2:	f001 f95d 	bl	8008780 <xTaskRemoveFromEventList>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d013      	beq.n	80074f4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80074cc:	4b3f      	ldr	r3, [pc, #252]	; (80075cc <xQueueGenericSend+0x1f8>)
 80074ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	e00a      	b.n	80074f4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d007      	beq.n	80074f4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074e4:	4b39      	ldr	r3, [pc, #228]	; (80075cc <xQueueGenericSend+0x1f8>)
 80074e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074f4:	f001 fe7e 	bl	80091f4 <vPortExitCritical>
				return pdPASS;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e063      	b.n	80075c4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d103      	bne.n	800750a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007502:	f001 fe77 	bl	80091f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007506:	2300      	movs	r3, #0
 8007508:	e05c      	b.n	80075c4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800750a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800750c:	2b00      	cmp	r3, #0
 800750e:	d106      	bne.n	800751e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007510:	f107 0314 	add.w	r3, r7, #20
 8007514:	4618      	mov	r0, r3
 8007516:	f001 f995 	bl	8008844 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800751a:	2301      	movs	r3, #1
 800751c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800751e:	f001 fe69 	bl	80091f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007522:	f000 ff3b 	bl	800839c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007526:	f001 fe35 	bl	8009194 <vPortEnterCritical>
 800752a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007530:	b25b      	sxtb	r3, r3
 8007532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007536:	d103      	bne.n	8007540 <xQueueGenericSend+0x16c>
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007546:	b25b      	sxtb	r3, r3
 8007548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754c:	d103      	bne.n	8007556 <xQueueGenericSend+0x182>
 800754e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007556:	f001 fe4d 	bl	80091f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800755a:	1d3a      	adds	r2, r7, #4
 800755c:	f107 0314 	add.w	r3, r7, #20
 8007560:	4611      	mov	r1, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f001 f984 	bl	8008870 <xTaskCheckForTimeOut>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d124      	bne.n	80075b8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800756e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007570:	f000 fbc6 	bl	8007d00 <prvIsQueueFull>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d018      	beq.n	80075ac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800757a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757c:	3310      	adds	r3, #16
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	4611      	mov	r1, r2
 8007582:	4618      	mov	r0, r3
 8007584:	f001 f8d8 	bl	8008738 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800758a:	f000 fb51 	bl	8007c30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800758e:	f000 ff13 	bl	80083b8 <xTaskResumeAll>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	f47f af7c 	bne.w	8007492 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800759a:	4b0c      	ldr	r3, [pc, #48]	; (80075cc <xQueueGenericSend+0x1f8>)
 800759c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	e772      	b.n	8007492 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80075ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075ae:	f000 fb3f 	bl	8007c30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075b2:	f000 ff01 	bl	80083b8 <xTaskResumeAll>
 80075b6:	e76c      	b.n	8007492 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80075b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075ba:	f000 fb39 	bl	8007c30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075be:	f000 fefb 	bl	80083b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80075c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3738      	adds	r7, #56	; 0x38
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	e000ed04 	.word	0xe000ed04

080075d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b090      	sub	sp, #64	; 0x40
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80075e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10a      	bne.n	80075fe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80075fa:	bf00      	nop
 80075fc:	e7fe      	b.n	80075fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d103      	bne.n	800760c <xQueueGenericSendFromISR+0x3c>
 8007604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <xQueueGenericSendFromISR+0x40>
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <xQueueGenericSendFromISR+0x42>
 8007610:	2300      	movs	r3, #0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10a      	bne.n	800762c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761a:	f383 8811 	msr	BASEPRI, r3
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f3bf 8f4f 	dsb	sy
 8007626:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007628:	bf00      	nop
 800762a:	e7fe      	b.n	800762a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	2b02      	cmp	r3, #2
 8007630:	d103      	bne.n	800763a <xQueueGenericSendFromISR+0x6a>
 8007632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007636:	2b01      	cmp	r3, #1
 8007638:	d101      	bne.n	800763e <xQueueGenericSendFromISR+0x6e>
 800763a:	2301      	movs	r3, #1
 800763c:	e000      	b.n	8007640 <xQueueGenericSendFromISR+0x70>
 800763e:	2300      	movs	r3, #0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10a      	bne.n	800765a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	623b      	str	r3, [r7, #32]
}
 8007656:	bf00      	nop
 8007658:	e7fe      	b.n	8007658 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800765a:	f001 fe7d 	bl	8009358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800765e:	f3ef 8211 	mrs	r2, BASEPRI
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	61fa      	str	r2, [r7, #28]
 8007674:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007676:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007678:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800767a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007682:	429a      	cmp	r2, r3
 8007684:	d302      	bcc.n	800768c <xQueueGenericSendFromISR+0xbc>
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	2b02      	cmp	r3, #2
 800768a:	d12f      	bne.n	80076ec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	68b9      	ldr	r1, [r7, #8]
 80076a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076a2:	f000 fa35 	bl	8007b10 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80076a6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80076aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ae:	d112      	bne.n	80076d6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d016      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ba:	3324      	adds	r3, #36	; 0x24
 80076bc:	4618      	mov	r0, r3
 80076be:	f001 f85f 	bl	8008780 <xTaskRemoveFromEventList>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00e      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00b      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	e007      	b.n	80076e6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80076da:	3301      	adds	r3, #1
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	b25a      	sxtb	r2, r3
 80076e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80076e6:	2301      	movs	r3, #1
 80076e8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80076ea:	e001      	b.n	80076f0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076ec:	2300      	movs	r3, #0
 80076ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076f2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3740      	adds	r7, #64	; 0x40
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
	...

08007708 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b08c      	sub	sp, #48	; 0x30
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007714:	2300      	movs	r3, #0
 8007716:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800771c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10a      	bne.n	8007738 <xQueueReceive+0x30>
	__asm volatile
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	f383 8811 	msr	BASEPRI, r3
 800772a:	f3bf 8f6f 	isb	sy
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	623b      	str	r3, [r7, #32]
}
 8007734:	bf00      	nop
 8007736:	e7fe      	b.n	8007736 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d103      	bne.n	8007746 <xQueueReceive+0x3e>
 800773e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <xQueueReceive+0x42>
 8007746:	2301      	movs	r3, #1
 8007748:	e000      	b.n	800774c <xQueueReceive+0x44>
 800774a:	2300      	movs	r3, #0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d10a      	bne.n	8007766 <xQueueReceive+0x5e>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	61fb      	str	r3, [r7, #28]
}
 8007762:	bf00      	nop
 8007764:	e7fe      	b.n	8007764 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007766:	f001 f9c7 	bl	8008af8 <xTaskGetSchedulerState>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d102      	bne.n	8007776 <xQueueReceive+0x6e>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <xQueueReceive+0x72>
 8007776:	2301      	movs	r3, #1
 8007778:	e000      	b.n	800777c <xQueueReceive+0x74>
 800777a:	2300      	movs	r3, #0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10a      	bne.n	8007796 <xQueueReceive+0x8e>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	61bb      	str	r3, [r7, #24]
}
 8007792:	bf00      	nop
 8007794:	e7fe      	b.n	8007794 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007796:	f001 fcfd 	bl	8009194 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800779a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800779c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d01f      	beq.n	80077e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077a6:	68b9      	ldr	r1, [r7, #8]
 80077a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077aa:	f000 fa1b 	bl	8007be4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b0:	1e5a      	subs	r2, r3, #1
 80077b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00f      	beq.n	80077de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c0:	3310      	adds	r3, #16
 80077c2:	4618      	mov	r0, r3
 80077c4:	f000 ffdc 	bl	8008780 <xTaskRemoveFromEventList>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d007      	beq.n	80077de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077ce:	4b3d      	ldr	r3, [pc, #244]	; (80078c4 <xQueueReceive+0x1bc>)
 80077d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077de:	f001 fd09 	bl	80091f4 <vPortExitCritical>
				return pdPASS;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e069      	b.n	80078ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d103      	bne.n	80077f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077ec:	f001 fd02 	bl	80091f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077f0:	2300      	movs	r3, #0
 80077f2:	e062      	b.n	80078ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d106      	bne.n	8007808 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077fa:	f107 0310 	add.w	r3, r7, #16
 80077fe:	4618      	mov	r0, r3
 8007800:	f001 f820 	bl	8008844 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007804:	2301      	movs	r3, #1
 8007806:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007808:	f001 fcf4 	bl	80091f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800780c:	f000 fdc6 	bl	800839c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007810:	f001 fcc0 	bl	8009194 <vPortEnterCritical>
 8007814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800781a:	b25b      	sxtb	r3, r3
 800781c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007820:	d103      	bne.n	800782a <xQueueReceive+0x122>
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800782a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007830:	b25b      	sxtb	r3, r3
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	d103      	bne.n	8007840 <xQueueReceive+0x138>
 8007838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007840:	f001 fcd8 	bl	80091f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007844:	1d3a      	adds	r2, r7, #4
 8007846:	f107 0310 	add.w	r3, r7, #16
 800784a:	4611      	mov	r1, r2
 800784c:	4618      	mov	r0, r3
 800784e:	f001 f80f 	bl	8008870 <xTaskCheckForTimeOut>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d123      	bne.n	80078a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800785a:	f000 fa3b 	bl	8007cd4 <prvIsQueueEmpty>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d017      	beq.n	8007894 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007866:	3324      	adds	r3, #36	; 0x24
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	4611      	mov	r1, r2
 800786c:	4618      	mov	r0, r3
 800786e:	f000 ff63 	bl	8008738 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007874:	f000 f9dc 	bl	8007c30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007878:	f000 fd9e 	bl	80083b8 <xTaskResumeAll>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d189      	bne.n	8007796 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007882:	4b10      	ldr	r3, [pc, #64]	; (80078c4 <xQueueReceive+0x1bc>)
 8007884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007888:	601a      	str	r2, [r3, #0]
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	e780      	b.n	8007796 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007896:	f000 f9cb 	bl	8007c30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800789a:	f000 fd8d 	bl	80083b8 <xTaskResumeAll>
 800789e:	e77a      	b.n	8007796 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80078a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078a2:	f000 f9c5 	bl	8007c30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078a6:	f000 fd87 	bl	80083b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078ac:	f000 fa12 	bl	8007cd4 <prvIsQueueEmpty>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f43f af6f 	beq.w	8007796 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80078b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3730      	adds	r7, #48	; 0x30
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	e000ed04 	.word	0xe000ed04

080078c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b08e      	sub	sp, #56	; 0x38
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80078d2:	2300      	movs	r3, #0
 80078d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80078da:	2300      	movs	r3, #0
 80078dc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80078de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10a      	bne.n	80078fa <xQueueSemaphoreTake+0x32>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	623b      	str	r3, [r7, #32]
}
 80078f6:	bf00      	nop
 80078f8:	e7fe      	b.n	80078f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80078fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	61fb      	str	r3, [r7, #28]
}
 8007914:	bf00      	nop
 8007916:	e7fe      	b.n	8007916 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007918:	f001 f8ee 	bl	8008af8 <xTaskGetSchedulerState>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d102      	bne.n	8007928 <xQueueSemaphoreTake+0x60>
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <xQueueSemaphoreTake+0x64>
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <xQueueSemaphoreTake+0x66>
 800792c:	2300      	movs	r3, #0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10a      	bne.n	8007948 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007936:	f383 8811 	msr	BASEPRI, r3
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	f3bf 8f4f 	dsb	sy
 8007942:	61bb      	str	r3, [r7, #24]
}
 8007944:	bf00      	nop
 8007946:	e7fe      	b.n	8007946 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007948:	f001 fc24 	bl	8009194 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800794c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007950:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007954:	2b00      	cmp	r3, #0
 8007956:	d024      	beq.n	80079a2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795a:	1e5a      	subs	r2, r3, #1
 800795c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d104      	bne.n	8007972 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007968:	f001 fa6e 	bl	8008e48 <pvTaskIncrementMutexHeldCount>
 800796c:	4602      	mov	r2, r0
 800796e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007970:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00f      	beq.n	800799a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800797a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800797c:	3310      	adds	r3, #16
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fefe 	bl	8008780 <xTaskRemoveFromEventList>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d007      	beq.n	800799a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800798a:	4b54      	ldr	r3, [pc, #336]	; (8007adc <xQueueSemaphoreTake+0x214>)
 800798c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007990:	601a      	str	r2, [r3, #0]
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800799a:	f001 fc2b 	bl	80091f4 <vPortExitCritical>
				return pdPASS;
 800799e:	2301      	movs	r3, #1
 80079a0:	e097      	b.n	8007ad2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d111      	bne.n	80079cc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80079a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00a      	beq.n	80079c4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	617b      	str	r3, [r7, #20]
}
 80079c0:	bf00      	nop
 80079c2:	e7fe      	b.n	80079c2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80079c4:	f001 fc16 	bl	80091f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80079c8:	2300      	movs	r3, #0
 80079ca:	e082      	b.n	8007ad2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d106      	bne.n	80079e0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079d2:	f107 030c 	add.w	r3, r7, #12
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 ff34 	bl	8008844 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079dc:	2301      	movs	r3, #1
 80079de:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079e0:	f001 fc08 	bl	80091f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079e4:	f000 fcda 	bl	800839c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079e8:	f001 fbd4 	bl	8009194 <vPortEnterCritical>
 80079ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079f2:	b25b      	sxtb	r3, r3
 80079f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f8:	d103      	bne.n	8007a02 <xQueueSemaphoreTake+0x13a>
 80079fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a08:	b25b      	sxtb	r3, r3
 8007a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a0e:	d103      	bne.n	8007a18 <xQueueSemaphoreTake+0x150>
 8007a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a18:	f001 fbec 	bl	80091f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a1c:	463a      	mov	r2, r7
 8007a1e:	f107 030c 	add.w	r3, r7, #12
 8007a22:	4611      	mov	r1, r2
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 ff23 	bl	8008870 <xTaskCheckForTimeOut>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d132      	bne.n	8007a96 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a32:	f000 f94f 	bl	8007cd4 <prvIsQueueEmpty>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d026      	beq.n	8007a8a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d109      	bne.n	8007a58 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007a44:	f001 fba6 	bl	8009194 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f001 f871 	bl	8008b34 <xTaskPriorityInherit>
 8007a52:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007a54:	f001 fbce 	bl	80091f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5a:	3324      	adds	r3, #36	; 0x24
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	4611      	mov	r1, r2
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 fe69 	bl	8008738 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a68:	f000 f8e2 	bl	8007c30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a6c:	f000 fca4 	bl	80083b8 <xTaskResumeAll>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f47f af68 	bne.w	8007948 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007a78:	4b18      	ldr	r3, [pc, #96]	; (8007adc <xQueueSemaphoreTake+0x214>)
 8007a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a7e:	601a      	str	r2, [r3, #0]
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	e75e      	b.n	8007948 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007a8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a8c:	f000 f8d0 	bl	8007c30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a90:	f000 fc92 	bl	80083b8 <xTaskResumeAll>
 8007a94:	e758      	b.n	8007948 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007a96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a98:	f000 f8ca 	bl	8007c30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a9c:	f000 fc8c 	bl	80083b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007aa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007aa2:	f000 f917 	bl	8007cd4 <prvIsQueueEmpty>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f43f af4d 	beq.w	8007948 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00d      	beq.n	8007ad0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007ab4:	f001 fb6e 	bl	8009194 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007ab8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007aba:	f000 f811 	bl	8007ae0 <prvGetDisinheritPriorityAfterTimeout>
 8007abe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f001 f930 	bl	8008d2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007acc:	f001 fb92 	bl	80091f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ad0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3738      	adds	r7, #56	; 0x38
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	e000ed04 	.word	0xe000ed04

08007ae0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d006      	beq.n	8007afe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f1c3 0307 	rsb	r3, r3, #7
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	e001      	b.n	8007b02 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007afe:	2300      	movs	r3, #0
 8007b00:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007b02:	68fb      	ldr	r3, [r7, #12]
	}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3714      	adds	r7, #20
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d10d      	bne.n	8007b4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d14d      	bne.n	8007bd2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f001 f870 	bl	8008c20 <xTaskPriorityDisinherit>
 8007b40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2200      	movs	r2, #0
 8007b46:	609a      	str	r2, [r3, #8]
 8007b48:	e043      	b.n	8007bd2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d119      	bne.n	8007b84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6858      	ldr	r0, [r3, #4]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b58:	461a      	mov	r2, r3
 8007b5a:	68b9      	ldr	r1, [r7, #8]
 8007b5c:	f002 f82f 	bl	8009bbe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b68:	441a      	add	r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d32b      	bcc.n	8007bd2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	605a      	str	r2, [r3, #4]
 8007b82:	e026      	b.n	8007bd2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	68d8      	ldr	r0, [r3, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	68b9      	ldr	r1, [r7, #8]
 8007b90:	f002 f815 	bl	8009bbe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	68da      	ldr	r2, [r3, #12]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	425b      	negs	r3, r3
 8007b9e:	441a      	add	r2, r3
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	68da      	ldr	r2, [r3, #12]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d207      	bcs.n	8007bc0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	689a      	ldr	r2, [r3, #8]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb8:	425b      	negs	r3, r3
 8007bba:	441a      	add	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2b02      	cmp	r3, #2
 8007bc4:	d105      	bne.n	8007bd2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007bda:	697b      	ldr	r3, [r7, #20]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d018      	beq.n	8007c28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68da      	ldr	r2, [r3, #12]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfe:	441a      	add	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68da      	ldr	r2, [r3, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d303      	bcc.n	8007c18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68d9      	ldr	r1, [r3, #12]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c20:	461a      	mov	r2, r3
 8007c22:	6838      	ldr	r0, [r7, #0]
 8007c24:	f001 ffcb 	bl	8009bbe <memcpy>
	}
}
 8007c28:	bf00      	nop
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c38:	f001 faac 	bl	8009194 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c44:	e011      	b.n	8007c6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d012      	beq.n	8007c74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	3324      	adds	r3, #36	; 0x24
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 fd94 	bl	8008780 <xTaskRemoveFromEventList>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d001      	beq.n	8007c62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c5e:	f000 fe69 	bl	8008934 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c62:	7bfb      	ldrb	r3, [r7, #15]
 8007c64:	3b01      	subs	r3, #1
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dce9      	bgt.n	8007c46 <prvUnlockQueue+0x16>
 8007c72:	e000      	b.n	8007c76 <prvUnlockQueue+0x46>
					break;
 8007c74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	22ff      	movs	r2, #255	; 0xff
 8007c7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007c7e:	f001 fab9 	bl	80091f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007c82:	f001 fa87 	bl	8009194 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c8e:	e011      	b.n	8007cb4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d012      	beq.n	8007cbe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	3310      	adds	r3, #16
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f000 fd6f 	bl	8008780 <xTaskRemoveFromEventList>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d001      	beq.n	8007cac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007ca8:	f000 fe44 	bl	8008934 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007cac:	7bbb      	ldrb	r3, [r7, #14]
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	dce9      	bgt.n	8007c90 <prvUnlockQueue+0x60>
 8007cbc:	e000      	b.n	8007cc0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007cbe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	22ff      	movs	r2, #255	; 0xff
 8007cc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007cc8:	f001 fa94 	bl	80091f4 <vPortExitCritical>
}
 8007ccc:	bf00      	nop
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cdc:	f001 fa5a 	bl	8009194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d102      	bne.n	8007cee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	60fb      	str	r3, [r7, #12]
 8007cec:	e001      	b.n	8007cf2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007cf2:	f001 fa7f 	bl	80091f4 <vPortExitCritical>

	return xReturn;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3710      	adds	r7, #16
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d08:	f001 fa44 	bl	8009194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d102      	bne.n	8007d1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	e001      	b.n	8007d22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d22:	f001 fa67 	bl	80091f4 <vPortExitCritical>

	return xReturn;
 8007d26:	68fb      	ldr	r3, [r7, #12]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b08e      	sub	sp, #56	; 0x38
 8007d34:	af04      	add	r7, sp, #16
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	607a      	str	r2, [r7, #4]
 8007d3c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d10a      	bne.n	8007d5a <xTaskCreateStatic+0x2a>
	__asm volatile
 8007d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	623b      	str	r3, [r7, #32]
}
 8007d56:	bf00      	nop
 8007d58:	e7fe      	b.n	8007d58 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10a      	bne.n	8007d76 <xTaskCreateStatic+0x46>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	61fb      	str	r3, [r7, #28]
}
 8007d72:	bf00      	nop
 8007d74:	e7fe      	b.n	8007d74 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d76:	2354      	movs	r3, #84	; 0x54
 8007d78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	2b54      	cmp	r3, #84	; 0x54
 8007d7e:	d00a      	beq.n	8007d96 <xTaskCreateStatic+0x66>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	61bb      	str	r3, [r7, #24]
}
 8007d92:	bf00      	nop
 8007d94:	e7fe      	b.n	8007d94 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007d96:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d01e      	beq.n	8007ddc <xTaskCreateStatic+0xac>
 8007d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d01b      	beq.n	8007ddc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007daa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db0:	2202      	movs	r2, #2
 8007db2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007db6:	2300      	movs	r3, #0
 8007db8:	9303      	str	r3, [sp, #12]
 8007dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbc:	9302      	str	r3, [sp, #8]
 8007dbe:	f107 0314 	add.w	r3, r7, #20
 8007dc2:	9301      	str	r3, [sp, #4]
 8007dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc6:	9300      	str	r3, [sp, #0]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	68b9      	ldr	r1, [r7, #8]
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f000 f850 	bl	8007e74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007dd6:	f000 f8d5 	bl	8007f84 <prvAddNewTaskToReadyList>
 8007dda:	e001      	b.n	8007de0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007de0:	697b      	ldr	r3, [r7, #20]
	}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3728      	adds	r7, #40	; 0x28
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b08c      	sub	sp, #48	; 0x30
 8007dee:	af04      	add	r7, sp, #16
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	603b      	str	r3, [r7, #0]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007dfa:	88fb      	ldrh	r3, [r7, #6]
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f001 faea 	bl	80093d8 <pvPortMalloc>
 8007e04:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00e      	beq.n	8007e2a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e0c:	2054      	movs	r0, #84	; 0x54
 8007e0e:	f001 fae3 	bl	80093d8 <pvPortMalloc>
 8007e12:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	697a      	ldr	r2, [r7, #20]
 8007e1e:	631a      	str	r2, [r3, #48]	; 0x30
 8007e20:	e005      	b.n	8007e2e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007e22:	6978      	ldr	r0, [r7, #20]
 8007e24:	f001 fb66 	bl	80094f4 <vPortFree>
 8007e28:	e001      	b.n	8007e2e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d017      	beq.n	8007e64 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e3c:	88fa      	ldrh	r2, [r7, #6]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9303      	str	r3, [sp, #12]
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	9302      	str	r3, [sp, #8]
 8007e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4c:	9300      	str	r3, [sp, #0]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f000 f80e 	bl	8007e74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e58:	69f8      	ldr	r0, [r7, #28]
 8007e5a:	f000 f893 	bl	8007f84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	61bb      	str	r3, [r7, #24]
 8007e62:	e002      	b.n	8007e6a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e64:	f04f 33ff 	mov.w	r3, #4294967295
 8007e68:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e6a:	69bb      	ldr	r3, [r7, #24]
	}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3720      	adds	r7, #32
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b088      	sub	sp, #32
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
 8007e80:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	f023 0307 	bic.w	r3, r3, #7
 8007e9a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	f003 0307 	and.w	r3, r3, #7
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00a      	beq.n	8007ebc <prvInitialiseNewTask+0x48>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	617b      	str	r3, [r7, #20]
}
 8007eb8:	bf00      	nop
 8007eba:	e7fe      	b.n	8007eba <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d01f      	beq.n	8007f02 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	61fb      	str	r3, [r7, #28]
 8007ec6:	e012      	b.n	8007eee <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ec8:	68ba      	ldr	r2, [r7, #8]
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	4413      	add	r3, r2
 8007ece:	7819      	ldrb	r1, [r3, #0]
 8007ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	3334      	adds	r3, #52	; 0x34
 8007ed8:	460a      	mov	r2, r1
 8007eda:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007edc:	68ba      	ldr	r2, [r7, #8]
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d006      	beq.n	8007ef6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	3301      	adds	r3, #1
 8007eec:	61fb      	str	r3, [r7, #28]
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	2b0f      	cmp	r3, #15
 8007ef2:	d9e9      	bls.n	8007ec8 <prvInitialiseNewTask+0x54>
 8007ef4:	e000      	b.n	8007ef8 <prvInitialiseNewTask+0x84>
			{
				break;
 8007ef6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f00:	e003      	b.n	8007f0a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0c:	2b06      	cmp	r3, #6
 8007f0e:	d901      	bls.n	8007f14 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007f10:	2306      	movs	r3, #6
 8007f12:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f18:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f1e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f22:	2200      	movs	r2, #0
 8007f24:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f28:	3304      	adds	r3, #4
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7ff f8fc 	bl	8007128 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f32:	3318      	adds	r3, #24
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7ff f8f7 	bl	8007128 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f3e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f42:	f1c3 0207 	rsb	r2, r3, #7
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f4e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f52:	2200      	movs	r2, #0
 8007f54:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f5e:	683a      	ldr	r2, [r7, #0]
 8007f60:	68f9      	ldr	r1, [r7, #12]
 8007f62:	69b8      	ldr	r0, [r7, #24]
 8007f64:	f000 ffea 	bl	8008f3c <pxPortInitialiseStack>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f7a:	bf00      	nop
 8007f7c:	3720      	adds	r7, #32
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f8c:	f001 f902 	bl	8009194 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f90:	4b2a      	ldr	r3, [pc, #168]	; (800803c <prvAddNewTaskToReadyList+0xb8>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3301      	adds	r3, #1
 8007f96:	4a29      	ldr	r2, [pc, #164]	; (800803c <prvAddNewTaskToReadyList+0xb8>)
 8007f98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f9a:	4b29      	ldr	r3, [pc, #164]	; (8008040 <prvAddNewTaskToReadyList+0xbc>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d109      	bne.n	8007fb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007fa2:	4a27      	ldr	r2, [pc, #156]	; (8008040 <prvAddNewTaskToReadyList+0xbc>)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007fa8:	4b24      	ldr	r3, [pc, #144]	; (800803c <prvAddNewTaskToReadyList+0xb8>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d110      	bne.n	8007fd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007fb0:	f000 fce4 	bl	800897c <prvInitialiseTaskLists>
 8007fb4:	e00d      	b.n	8007fd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007fb6:	4b23      	ldr	r3, [pc, #140]	; (8008044 <prvAddNewTaskToReadyList+0xc0>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d109      	bne.n	8007fd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007fbe:	4b20      	ldr	r3, [pc, #128]	; (8008040 <prvAddNewTaskToReadyList+0xbc>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d802      	bhi.n	8007fd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007fcc:	4a1c      	ldr	r2, [pc, #112]	; (8008040 <prvAddNewTaskToReadyList+0xbc>)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007fd2:	4b1d      	ldr	r3, [pc, #116]	; (8008048 <prvAddNewTaskToReadyList+0xc4>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	4a1b      	ldr	r2, [pc, #108]	; (8008048 <prvAddNewTaskToReadyList+0xc4>)
 8007fda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	409a      	lsls	r2, r3
 8007fe4:	4b19      	ldr	r3, [pc, #100]	; (800804c <prvAddNewTaskToReadyList+0xc8>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	4a18      	ldr	r2, [pc, #96]	; (800804c <prvAddNewTaskToReadyList+0xc8>)
 8007fec:	6013      	str	r3, [r2, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4a15      	ldr	r2, [pc, #84]	; (8008050 <prvAddNewTaskToReadyList+0xcc>)
 8007ffc:	441a      	add	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	3304      	adds	r3, #4
 8008002:	4619      	mov	r1, r3
 8008004:	4610      	mov	r0, r2
 8008006:	f7ff f89c 	bl	8007142 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800800a:	f001 f8f3 	bl	80091f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800800e:	4b0d      	ldr	r3, [pc, #52]	; (8008044 <prvAddNewTaskToReadyList+0xc0>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00e      	beq.n	8008034 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008016:	4b0a      	ldr	r3, [pc, #40]	; (8008040 <prvAddNewTaskToReadyList+0xbc>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008020:	429a      	cmp	r2, r3
 8008022:	d207      	bcs.n	8008034 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008024:	4b0b      	ldr	r3, [pc, #44]	; (8008054 <prvAddNewTaskToReadyList+0xd0>)
 8008026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800802a:	601a      	str	r2, [r3, #0]
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	20000a98 	.word	0x20000a98
 8008040:	20000998 	.word	0x20000998
 8008044:	20000aa4 	.word	0x20000aa4
 8008048:	20000ab4 	.word	0x20000ab4
 800804c:	20000aa0 	.word	0x20000aa0
 8008050:	2000099c 	.word	0x2000099c
 8008054:	e000ed04 	.word	0xe000ed04

08008058 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008060:	f001 f898 	bl	8009194 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d102      	bne.n	8008070 <vTaskDelete+0x18>
 800806a:	4b39      	ldr	r3, [pc, #228]	; (8008150 <vTaskDelete+0xf8>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	e000      	b.n	8008072 <vTaskDelete+0x1a>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3304      	adds	r3, #4
 8008078:	4618      	mov	r0, r3
 800807a:	f7ff f8bf 	bl	80071fc <uxListRemove>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d115      	bne.n	80080b0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008088:	4932      	ldr	r1, [pc, #200]	; (8008154 <vTaskDelete+0xfc>)
 800808a:	4613      	mov	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	440b      	add	r3, r1
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10a      	bne.n	80080b0 <vTaskDelete+0x58>
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809e:	2201      	movs	r2, #1
 80080a0:	fa02 f303 	lsl.w	r3, r2, r3
 80080a4:	43da      	mvns	r2, r3
 80080a6:	4b2c      	ldr	r3, [pc, #176]	; (8008158 <vTaskDelete+0x100>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4013      	ands	r3, r2
 80080ac:	4a2a      	ldr	r2, [pc, #168]	; (8008158 <vTaskDelete+0x100>)
 80080ae:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d004      	beq.n	80080c2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	3318      	adds	r3, #24
 80080bc:	4618      	mov	r0, r3
 80080be:	f7ff f89d 	bl	80071fc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80080c2:	4b26      	ldr	r3, [pc, #152]	; (800815c <vTaskDelete+0x104>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	3301      	adds	r3, #1
 80080c8:	4a24      	ldr	r2, [pc, #144]	; (800815c <vTaskDelete+0x104>)
 80080ca:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80080cc:	4b20      	ldr	r3, [pc, #128]	; (8008150 <vTaskDelete+0xf8>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d10b      	bne.n	80080ee <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	3304      	adds	r3, #4
 80080da:	4619      	mov	r1, r3
 80080dc:	4820      	ldr	r0, [pc, #128]	; (8008160 <vTaskDelete+0x108>)
 80080de:	f7ff f830 	bl	8007142 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80080e2:	4b20      	ldr	r3, [pc, #128]	; (8008164 <vTaskDelete+0x10c>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	3301      	adds	r3, #1
 80080e8:	4a1e      	ldr	r2, [pc, #120]	; (8008164 <vTaskDelete+0x10c>)
 80080ea:	6013      	str	r3, [r2, #0]
 80080ec:	e009      	b.n	8008102 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80080ee:	4b1e      	ldr	r3, [pc, #120]	; (8008168 <vTaskDelete+0x110>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3b01      	subs	r3, #1
 80080f4:	4a1c      	ldr	r2, [pc, #112]	; (8008168 <vTaskDelete+0x110>)
 80080f6:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f000 fcad 	bl	8008a58 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80080fe:	f000 fcdb 	bl	8008ab8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008102:	f001 f877 	bl	80091f4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008106:	4b19      	ldr	r3, [pc, #100]	; (800816c <vTaskDelete+0x114>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d01b      	beq.n	8008146 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 800810e:	4b10      	ldr	r3, [pc, #64]	; (8008150 <vTaskDelete+0xf8>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	429a      	cmp	r2, r3
 8008116:	d116      	bne.n	8008146 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008118:	4b15      	ldr	r3, [pc, #84]	; (8008170 <vTaskDelete+0x118>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00a      	beq.n	8008136 <vTaskDelete+0xde>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	60bb      	str	r3, [r7, #8]
}
 8008132:	bf00      	nop
 8008134:	e7fe      	b.n	8008134 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8008136:	4b0f      	ldr	r3, [pc, #60]	; (8008174 <vTaskDelete+0x11c>)
 8008138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800813c:	601a      	str	r2, [r3, #0]
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008146:	bf00      	nop
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20000998 	.word	0x20000998
 8008154:	2000099c 	.word	0x2000099c
 8008158:	20000aa0 	.word	0x20000aa0
 800815c:	20000ab4 	.word	0x20000ab4
 8008160:	20000a6c 	.word	0x20000a6c
 8008164:	20000a80 	.word	0x20000a80
 8008168:	20000a98 	.word	0x20000a98
 800816c:	20000aa4 	.word	0x20000aa4
 8008170:	20000ac0 	.word	0x20000ac0
 8008174:	e000ed04 	.word	0xe000ed04

08008178 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008178:	b580      	push	{r7, lr}
 800817a:	b08a      	sub	sp, #40	; 0x28
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008182:	2300      	movs	r3, #0
 8008184:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d10a      	bne.n	80081a2 <vTaskDelayUntil+0x2a>
	__asm volatile
 800818c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	617b      	str	r3, [r7, #20]
}
 800819e:	bf00      	nop
 80081a0:	e7fe      	b.n	80081a0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d10a      	bne.n	80081be <vTaskDelayUntil+0x46>
	__asm volatile
 80081a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ac:	f383 8811 	msr	BASEPRI, r3
 80081b0:	f3bf 8f6f 	isb	sy
 80081b4:	f3bf 8f4f 	dsb	sy
 80081b8:	613b      	str	r3, [r7, #16]
}
 80081ba:	bf00      	nop
 80081bc:	e7fe      	b.n	80081bc <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80081be:	4b2a      	ldr	r3, [pc, #168]	; (8008268 <vTaskDelayUntil+0xf0>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00a      	beq.n	80081dc <vTaskDelayUntil+0x64>
	__asm volatile
 80081c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ca:	f383 8811 	msr	BASEPRI, r3
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	60fb      	str	r3, [r7, #12]
}
 80081d8:	bf00      	nop
 80081da:	e7fe      	b.n	80081da <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80081dc:	f000 f8de 	bl	800839c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80081e0:	4b22      	ldr	r3, [pc, #136]	; (800826c <vTaskDelayUntil+0xf4>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	4413      	add	r3, r2
 80081ee:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	6a3a      	ldr	r2, [r7, #32]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d20b      	bcs.n	8008212 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69fa      	ldr	r2, [r7, #28]
 8008200:	429a      	cmp	r2, r3
 8008202:	d211      	bcs.n	8008228 <vTaskDelayUntil+0xb0>
 8008204:	69fa      	ldr	r2, [r7, #28]
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	429a      	cmp	r2, r3
 800820a:	d90d      	bls.n	8008228 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800820c:	2301      	movs	r3, #1
 800820e:	627b      	str	r3, [r7, #36]	; 0x24
 8008210:	e00a      	b.n	8008228 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	69fa      	ldr	r2, [r7, #28]
 8008218:	429a      	cmp	r2, r3
 800821a:	d303      	bcc.n	8008224 <vTaskDelayUntil+0xac>
 800821c:	69fa      	ldr	r2, [r7, #28]
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	429a      	cmp	r2, r3
 8008222:	d901      	bls.n	8008228 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8008224:	2301      	movs	r3, #1
 8008226:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	69fa      	ldr	r2, [r7, #28]
 800822c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800822e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008230:	2b00      	cmp	r3, #0
 8008232:	d006      	beq.n	8008242 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008234:	69fa      	ldr	r2, [r7, #28]
 8008236:	6a3b      	ldr	r3, [r7, #32]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	2100      	movs	r1, #0
 800823c:	4618      	mov	r0, r3
 800823e:	f000 fe17 	bl	8008e70 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008242:	f000 f8b9 	bl	80083b8 <xTaskResumeAll>
 8008246:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d107      	bne.n	800825e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800824e:	4b08      	ldr	r3, [pc, #32]	; (8008270 <vTaskDelayUntil+0xf8>)
 8008250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008254:	601a      	str	r2, [r3, #0]
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800825e:	bf00      	nop
 8008260:	3728      	adds	r7, #40	; 0x28
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000ac0 	.word	0x20000ac0
 800826c:	20000a9c 	.word	0x20000a9c
 8008270:	e000ed04 	.word	0xe000ed04

08008274 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800827c:	2300      	movs	r3, #0
 800827e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d017      	beq.n	80082b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008286:	4b13      	ldr	r3, [pc, #76]	; (80082d4 <vTaskDelay+0x60>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00a      	beq.n	80082a4 <vTaskDelay+0x30>
	__asm volatile
 800828e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008292:	f383 8811 	msr	BASEPRI, r3
 8008296:	f3bf 8f6f 	isb	sy
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	60bb      	str	r3, [r7, #8]
}
 80082a0:	bf00      	nop
 80082a2:	e7fe      	b.n	80082a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80082a4:	f000 f87a 	bl	800839c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80082a8:	2100      	movs	r1, #0
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fde0 	bl	8008e70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082b0:	f000 f882 	bl	80083b8 <xTaskResumeAll>
 80082b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d107      	bne.n	80082cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80082bc:	4b06      	ldr	r3, [pc, #24]	; (80082d8 <vTaskDelay+0x64>)
 80082be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082c2:	601a      	str	r2, [r3, #0]
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082cc:	bf00      	nop
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}
 80082d4:	20000ac0 	.word	0x20000ac0
 80082d8:	e000ed04 	.word	0xe000ed04

080082dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08a      	sub	sp, #40	; 0x28
 80082e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80082ea:	463a      	mov	r2, r7
 80082ec:	1d39      	adds	r1, r7, #4
 80082ee:	f107 0308 	add.w	r3, r7, #8
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7f8 fe4e 	bl	8000f94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80082f8:	6839      	ldr	r1, [r7, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	68ba      	ldr	r2, [r7, #8]
 80082fe:	9202      	str	r2, [sp, #8]
 8008300:	9301      	str	r3, [sp, #4]
 8008302:	2300      	movs	r3, #0
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	2300      	movs	r3, #0
 8008308:	460a      	mov	r2, r1
 800830a:	491e      	ldr	r1, [pc, #120]	; (8008384 <vTaskStartScheduler+0xa8>)
 800830c:	481e      	ldr	r0, [pc, #120]	; (8008388 <vTaskStartScheduler+0xac>)
 800830e:	f7ff fd0f 	bl	8007d30 <xTaskCreateStatic>
 8008312:	4603      	mov	r3, r0
 8008314:	4a1d      	ldr	r2, [pc, #116]	; (800838c <vTaskStartScheduler+0xb0>)
 8008316:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008318:	4b1c      	ldr	r3, [pc, #112]	; (800838c <vTaskStartScheduler+0xb0>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d002      	beq.n	8008326 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008320:	2301      	movs	r3, #1
 8008322:	617b      	str	r3, [r7, #20]
 8008324:	e001      	b.n	800832a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008326:	2300      	movs	r3, #0
 8008328:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	2b01      	cmp	r3, #1
 800832e:	d116      	bne.n	800835e <vTaskStartScheduler+0x82>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	613b      	str	r3, [r7, #16]
}
 8008342:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008344:	4b12      	ldr	r3, [pc, #72]	; (8008390 <vTaskStartScheduler+0xb4>)
 8008346:	f04f 32ff 	mov.w	r2, #4294967295
 800834a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800834c:	4b11      	ldr	r3, [pc, #68]	; (8008394 <vTaskStartScheduler+0xb8>)
 800834e:	2201      	movs	r2, #1
 8008350:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008352:	4b11      	ldr	r3, [pc, #68]	; (8008398 <vTaskStartScheduler+0xbc>)
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008358:	f000 fe7a 	bl	8009050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800835c:	e00e      	b.n	800837c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008364:	d10a      	bne.n	800837c <vTaskStartScheduler+0xa0>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	60fb      	str	r3, [r7, #12]
}
 8008378:	bf00      	nop
 800837a:	e7fe      	b.n	800837a <vTaskStartScheduler+0x9e>
}
 800837c:	bf00      	nop
 800837e:	3718      	adds	r7, #24
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	0800abb4 	.word	0x0800abb4
 8008388:	0800894d 	.word	0x0800894d
 800838c:	20000abc 	.word	0x20000abc
 8008390:	20000ab8 	.word	0x20000ab8
 8008394:	20000aa4 	.word	0x20000aa4
 8008398:	20000a9c 	.word	0x20000a9c

0800839c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800839c:	b480      	push	{r7}
 800839e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80083a0:	4b04      	ldr	r3, [pc, #16]	; (80083b4 <vTaskSuspendAll+0x18>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3301      	adds	r3, #1
 80083a6:	4a03      	ldr	r2, [pc, #12]	; (80083b4 <vTaskSuspendAll+0x18>)
 80083a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80083aa:	bf00      	nop
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr
 80083b4:	20000ac0 	.word	0x20000ac0

080083b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083be:	2300      	movs	r3, #0
 80083c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80083c2:	2300      	movs	r3, #0
 80083c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80083c6:	4b41      	ldr	r3, [pc, #260]	; (80084cc <xTaskResumeAll+0x114>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10a      	bne.n	80083e4 <xTaskResumeAll+0x2c>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	603b      	str	r3, [r7, #0]
}
 80083e0:	bf00      	nop
 80083e2:	e7fe      	b.n	80083e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80083e4:	f000 fed6 	bl	8009194 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80083e8:	4b38      	ldr	r3, [pc, #224]	; (80084cc <xTaskResumeAll+0x114>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	4a37      	ldr	r2, [pc, #220]	; (80084cc <xTaskResumeAll+0x114>)
 80083f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083f2:	4b36      	ldr	r3, [pc, #216]	; (80084cc <xTaskResumeAll+0x114>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d161      	bne.n	80084be <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083fa:	4b35      	ldr	r3, [pc, #212]	; (80084d0 <xTaskResumeAll+0x118>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d05d      	beq.n	80084be <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008402:	e02e      	b.n	8008462 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008404:	4b33      	ldr	r3, [pc, #204]	; (80084d4 <xTaskResumeAll+0x11c>)
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	3318      	adds	r3, #24
 8008410:	4618      	mov	r0, r3
 8008412:	f7fe fef3 	bl	80071fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	3304      	adds	r3, #4
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe feee 	bl	80071fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008424:	2201      	movs	r2, #1
 8008426:	409a      	lsls	r2, r3
 8008428:	4b2b      	ldr	r3, [pc, #172]	; (80084d8 <xTaskResumeAll+0x120>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4313      	orrs	r3, r2
 800842e:	4a2a      	ldr	r2, [pc, #168]	; (80084d8 <xTaskResumeAll+0x120>)
 8008430:	6013      	str	r3, [r2, #0]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008436:	4613      	mov	r3, r2
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	4413      	add	r3, r2
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4a27      	ldr	r2, [pc, #156]	; (80084dc <xTaskResumeAll+0x124>)
 8008440:	441a      	add	r2, r3
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	3304      	adds	r3, #4
 8008446:	4619      	mov	r1, r3
 8008448:	4610      	mov	r0, r2
 800844a:	f7fe fe7a 	bl	8007142 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008452:	4b23      	ldr	r3, [pc, #140]	; (80084e0 <xTaskResumeAll+0x128>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008458:	429a      	cmp	r2, r3
 800845a:	d302      	bcc.n	8008462 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800845c:	4b21      	ldr	r3, [pc, #132]	; (80084e4 <xTaskResumeAll+0x12c>)
 800845e:	2201      	movs	r2, #1
 8008460:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008462:	4b1c      	ldr	r3, [pc, #112]	; (80084d4 <xTaskResumeAll+0x11c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1cc      	bne.n	8008404 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008470:	f000 fb22 	bl	8008ab8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008474:	4b1c      	ldr	r3, [pc, #112]	; (80084e8 <xTaskResumeAll+0x130>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d010      	beq.n	80084a2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008480:	f000 f846 	bl	8008510 <xTaskIncrementTick>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d002      	beq.n	8008490 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800848a:	4b16      	ldr	r3, [pc, #88]	; (80084e4 <xTaskResumeAll+0x12c>)
 800848c:	2201      	movs	r2, #1
 800848e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	3b01      	subs	r3, #1
 8008494:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1f1      	bne.n	8008480 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800849c:	4b12      	ldr	r3, [pc, #72]	; (80084e8 <xTaskResumeAll+0x130>)
 800849e:	2200      	movs	r2, #0
 80084a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084a2:	4b10      	ldr	r3, [pc, #64]	; (80084e4 <xTaskResumeAll+0x12c>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d009      	beq.n	80084be <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084aa:	2301      	movs	r3, #1
 80084ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084ae:	4b0f      	ldr	r3, [pc, #60]	; (80084ec <xTaskResumeAll+0x134>)
 80084b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	f3bf 8f4f 	dsb	sy
 80084ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084be:	f000 fe99 	bl	80091f4 <vPortExitCritical>

	return xAlreadyYielded;
 80084c2:	68bb      	ldr	r3, [r7, #8]
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	20000ac0 	.word	0x20000ac0
 80084d0:	20000a98 	.word	0x20000a98
 80084d4:	20000a58 	.word	0x20000a58
 80084d8:	20000aa0 	.word	0x20000aa0
 80084dc:	2000099c 	.word	0x2000099c
 80084e0:	20000998 	.word	0x20000998
 80084e4:	20000aac 	.word	0x20000aac
 80084e8:	20000aa8 	.word	0x20000aa8
 80084ec:	e000ed04 	.word	0xe000ed04

080084f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80084f6:	4b05      	ldr	r3, [pc, #20]	; (800850c <xTaskGetTickCount+0x1c>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80084fc:	687b      	ldr	r3, [r7, #4]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	370c      	adds	r7, #12
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	20000a9c 	.word	0x20000a9c

08008510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b086      	sub	sp, #24
 8008514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008516:	2300      	movs	r3, #0
 8008518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800851a:	4b4e      	ldr	r3, [pc, #312]	; (8008654 <xTaskIncrementTick+0x144>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2b00      	cmp	r3, #0
 8008520:	f040 808e 	bne.w	8008640 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008524:	4b4c      	ldr	r3, [pc, #304]	; (8008658 <xTaskIncrementTick+0x148>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	3301      	adds	r3, #1
 800852a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800852c:	4a4a      	ldr	r2, [pc, #296]	; (8008658 <xTaskIncrementTick+0x148>)
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d120      	bne.n	800857a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008538:	4b48      	ldr	r3, [pc, #288]	; (800865c <xTaskIncrementTick+0x14c>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00a      	beq.n	8008558 <xTaskIncrementTick+0x48>
	__asm volatile
 8008542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008546:	f383 8811 	msr	BASEPRI, r3
 800854a:	f3bf 8f6f 	isb	sy
 800854e:	f3bf 8f4f 	dsb	sy
 8008552:	603b      	str	r3, [r7, #0]
}
 8008554:	bf00      	nop
 8008556:	e7fe      	b.n	8008556 <xTaskIncrementTick+0x46>
 8008558:	4b40      	ldr	r3, [pc, #256]	; (800865c <xTaskIncrementTick+0x14c>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	60fb      	str	r3, [r7, #12]
 800855e:	4b40      	ldr	r3, [pc, #256]	; (8008660 <xTaskIncrementTick+0x150>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a3e      	ldr	r2, [pc, #248]	; (800865c <xTaskIncrementTick+0x14c>)
 8008564:	6013      	str	r3, [r2, #0]
 8008566:	4a3e      	ldr	r2, [pc, #248]	; (8008660 <xTaskIncrementTick+0x150>)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6013      	str	r3, [r2, #0]
 800856c:	4b3d      	ldr	r3, [pc, #244]	; (8008664 <xTaskIncrementTick+0x154>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	3301      	adds	r3, #1
 8008572:	4a3c      	ldr	r2, [pc, #240]	; (8008664 <xTaskIncrementTick+0x154>)
 8008574:	6013      	str	r3, [r2, #0]
 8008576:	f000 fa9f 	bl	8008ab8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800857a:	4b3b      	ldr	r3, [pc, #236]	; (8008668 <xTaskIncrementTick+0x158>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	693a      	ldr	r2, [r7, #16]
 8008580:	429a      	cmp	r2, r3
 8008582:	d348      	bcc.n	8008616 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008584:	4b35      	ldr	r3, [pc, #212]	; (800865c <xTaskIncrementTick+0x14c>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d104      	bne.n	8008598 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800858e:	4b36      	ldr	r3, [pc, #216]	; (8008668 <xTaskIncrementTick+0x158>)
 8008590:	f04f 32ff 	mov.w	r2, #4294967295
 8008594:	601a      	str	r2, [r3, #0]
					break;
 8008596:	e03e      	b.n	8008616 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008598:	4b30      	ldr	r3, [pc, #192]	; (800865c <xTaskIncrementTick+0x14c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d203      	bcs.n	80085b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085b0:	4a2d      	ldr	r2, [pc, #180]	; (8008668 <xTaskIncrementTick+0x158>)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085b6:	e02e      	b.n	8008616 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	3304      	adds	r3, #4
 80085bc:	4618      	mov	r0, r3
 80085be:	f7fe fe1d 	bl	80071fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d004      	beq.n	80085d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	3318      	adds	r3, #24
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7fe fe14 	bl	80071fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d8:	2201      	movs	r2, #1
 80085da:	409a      	lsls	r2, r3
 80085dc:	4b23      	ldr	r3, [pc, #140]	; (800866c <xTaskIncrementTick+0x15c>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	4a22      	ldr	r2, [pc, #136]	; (800866c <xTaskIncrementTick+0x15c>)
 80085e4:	6013      	str	r3, [r2, #0]
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ea:	4613      	mov	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	4a1f      	ldr	r2, [pc, #124]	; (8008670 <xTaskIncrementTick+0x160>)
 80085f4:	441a      	add	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	3304      	adds	r3, #4
 80085fa:	4619      	mov	r1, r3
 80085fc:	4610      	mov	r0, r2
 80085fe:	f7fe fda0 	bl	8007142 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008606:	4b1b      	ldr	r3, [pc, #108]	; (8008674 <xTaskIncrementTick+0x164>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860c:	429a      	cmp	r2, r3
 800860e:	d3b9      	bcc.n	8008584 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008610:	2301      	movs	r3, #1
 8008612:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008614:	e7b6      	b.n	8008584 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008616:	4b17      	ldr	r3, [pc, #92]	; (8008674 <xTaskIncrementTick+0x164>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800861c:	4914      	ldr	r1, [pc, #80]	; (8008670 <xTaskIncrementTick+0x160>)
 800861e:	4613      	mov	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4413      	add	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	440b      	add	r3, r1
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d901      	bls.n	8008632 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800862e:	2301      	movs	r3, #1
 8008630:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008632:	4b11      	ldr	r3, [pc, #68]	; (8008678 <xTaskIncrementTick+0x168>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d007      	beq.n	800864a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800863a:	2301      	movs	r3, #1
 800863c:	617b      	str	r3, [r7, #20]
 800863e:	e004      	b.n	800864a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008640:	4b0e      	ldr	r3, [pc, #56]	; (800867c <xTaskIncrementTick+0x16c>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3301      	adds	r3, #1
 8008646:	4a0d      	ldr	r2, [pc, #52]	; (800867c <xTaskIncrementTick+0x16c>)
 8008648:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800864a:	697b      	ldr	r3, [r7, #20]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	20000ac0 	.word	0x20000ac0
 8008658:	20000a9c 	.word	0x20000a9c
 800865c:	20000a50 	.word	0x20000a50
 8008660:	20000a54 	.word	0x20000a54
 8008664:	20000ab0 	.word	0x20000ab0
 8008668:	20000ab8 	.word	0x20000ab8
 800866c:	20000aa0 	.word	0x20000aa0
 8008670:	2000099c 	.word	0x2000099c
 8008674:	20000998 	.word	0x20000998
 8008678:	20000aac 	.word	0x20000aac
 800867c:	20000aa8 	.word	0x20000aa8

08008680 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008680:	b480      	push	{r7}
 8008682:	b087      	sub	sp, #28
 8008684:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008686:	4b27      	ldr	r3, [pc, #156]	; (8008724 <vTaskSwitchContext+0xa4>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d003      	beq.n	8008696 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800868e:	4b26      	ldr	r3, [pc, #152]	; (8008728 <vTaskSwitchContext+0xa8>)
 8008690:	2201      	movs	r2, #1
 8008692:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008694:	e03f      	b.n	8008716 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8008696:	4b24      	ldr	r3, [pc, #144]	; (8008728 <vTaskSwitchContext+0xa8>)
 8008698:	2200      	movs	r2, #0
 800869a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800869c:	4b23      	ldr	r3, [pc, #140]	; (800872c <vTaskSwitchContext+0xac>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	fab3 f383 	clz	r3, r3
 80086a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80086aa:	7afb      	ldrb	r3, [r7, #11]
 80086ac:	f1c3 031f 	rsb	r3, r3, #31
 80086b0:	617b      	str	r3, [r7, #20]
 80086b2:	491f      	ldr	r1, [pc, #124]	; (8008730 <vTaskSwitchContext+0xb0>)
 80086b4:	697a      	ldr	r2, [r7, #20]
 80086b6:	4613      	mov	r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	4413      	add	r3, r2
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	440b      	add	r3, r1
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10a      	bne.n	80086dc <vTaskSwitchContext+0x5c>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	607b      	str	r3, [r7, #4]
}
 80086d8:	bf00      	nop
 80086da:	e7fe      	b.n	80086da <vTaskSwitchContext+0x5a>
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4613      	mov	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4413      	add	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4a12      	ldr	r2, [pc, #72]	; (8008730 <vTaskSwitchContext+0xb0>)
 80086e8:	4413      	add	r3, r2
 80086ea:	613b      	str	r3, [r7, #16]
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	685a      	ldr	r2, [r3, #4]
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	605a      	str	r2, [r3, #4]
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	3308      	adds	r3, #8
 80086fe:	429a      	cmp	r2, r3
 8008700:	d104      	bne.n	800870c <vTaskSwitchContext+0x8c>
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	605a      	str	r2, [r3, #4]
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	4a08      	ldr	r2, [pc, #32]	; (8008734 <vTaskSwitchContext+0xb4>)
 8008714:	6013      	str	r3, [r2, #0]
}
 8008716:	bf00      	nop
 8008718:	371c      	adds	r7, #28
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	20000ac0 	.word	0x20000ac0
 8008728:	20000aac 	.word	0x20000aac
 800872c:	20000aa0 	.word	0x20000aa0
 8008730:	2000099c 	.word	0x2000099c
 8008734:	20000998 	.word	0x20000998

08008738 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10a      	bne.n	800875e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874c:	f383 8811 	msr	BASEPRI, r3
 8008750:	f3bf 8f6f 	isb	sy
 8008754:	f3bf 8f4f 	dsb	sy
 8008758:	60fb      	str	r3, [r7, #12]
}
 800875a:	bf00      	nop
 800875c:	e7fe      	b.n	800875c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800875e:	4b07      	ldr	r3, [pc, #28]	; (800877c <vTaskPlaceOnEventList+0x44>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3318      	adds	r3, #24
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7fe fd0f 	bl	800718a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800876c:	2101      	movs	r1, #1
 800876e:	6838      	ldr	r0, [r7, #0]
 8008770:	f000 fb7e 	bl	8008e70 <prvAddCurrentTaskToDelayedList>
}
 8008774:	bf00      	nop
 8008776:	3710      	adds	r7, #16
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}
 800877c:	20000998 	.word	0x20000998

08008780 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d10a      	bne.n	80087ac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800879a:	f383 8811 	msr	BASEPRI, r3
 800879e:	f3bf 8f6f 	isb	sy
 80087a2:	f3bf 8f4f 	dsb	sy
 80087a6:	60fb      	str	r3, [r7, #12]
}
 80087a8:	bf00      	nop
 80087aa:	e7fe      	b.n	80087aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	3318      	adds	r3, #24
 80087b0:	4618      	mov	r0, r3
 80087b2:	f7fe fd23 	bl	80071fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087b6:	4b1d      	ldr	r3, [pc, #116]	; (800882c <xTaskRemoveFromEventList+0xac>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d11c      	bne.n	80087f8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	3304      	adds	r3, #4
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7fe fd1a 	bl	80071fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087cc:	2201      	movs	r2, #1
 80087ce:	409a      	lsls	r2, r3
 80087d0:	4b17      	ldr	r3, [pc, #92]	; (8008830 <xTaskRemoveFromEventList+0xb0>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	4a16      	ldr	r2, [pc, #88]	; (8008830 <xTaskRemoveFromEventList+0xb0>)
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087de:	4613      	mov	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4413      	add	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4a13      	ldr	r2, [pc, #76]	; (8008834 <xTaskRemoveFromEventList+0xb4>)
 80087e8:	441a      	add	r2, r3
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	3304      	adds	r3, #4
 80087ee:	4619      	mov	r1, r3
 80087f0:	4610      	mov	r0, r2
 80087f2:	f7fe fca6 	bl	8007142 <vListInsertEnd>
 80087f6:	e005      	b.n	8008804 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	3318      	adds	r3, #24
 80087fc:	4619      	mov	r1, r3
 80087fe:	480e      	ldr	r0, [pc, #56]	; (8008838 <xTaskRemoveFromEventList+0xb8>)
 8008800:	f7fe fc9f 	bl	8007142 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008808:	4b0c      	ldr	r3, [pc, #48]	; (800883c <xTaskRemoveFromEventList+0xbc>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880e:	429a      	cmp	r2, r3
 8008810:	d905      	bls.n	800881e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008812:	2301      	movs	r3, #1
 8008814:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008816:	4b0a      	ldr	r3, [pc, #40]	; (8008840 <xTaskRemoveFromEventList+0xc0>)
 8008818:	2201      	movs	r2, #1
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	e001      	b.n	8008822 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800881e:	2300      	movs	r3, #0
 8008820:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008822:	697b      	ldr	r3, [r7, #20]
}
 8008824:	4618      	mov	r0, r3
 8008826:	3718      	adds	r7, #24
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	20000ac0 	.word	0x20000ac0
 8008830:	20000aa0 	.word	0x20000aa0
 8008834:	2000099c 	.word	0x2000099c
 8008838:	20000a58 	.word	0x20000a58
 800883c:	20000998 	.word	0x20000998
 8008840:	20000aac 	.word	0x20000aac

08008844 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800884c:	4b06      	ldr	r3, [pc, #24]	; (8008868 <vTaskInternalSetTimeOutState+0x24>)
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008854:	4b05      	ldr	r3, [pc, #20]	; (800886c <vTaskInternalSetTimeOutState+0x28>)
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	605a      	str	r2, [r3, #4]
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr
 8008868:	20000ab0 	.word	0x20000ab0
 800886c:	20000a9c 	.word	0x20000a9c

08008870 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b088      	sub	sp, #32
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d10a      	bne.n	8008896 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	613b      	str	r3, [r7, #16]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10a      	bne.n	80088b2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800889c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	60fb      	str	r3, [r7, #12]
}
 80088ae:	bf00      	nop
 80088b0:	e7fe      	b.n	80088b0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80088b2:	f000 fc6f 	bl	8009194 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80088b6:	4b1d      	ldr	r3, [pc, #116]	; (800892c <xTaskCheckForTimeOut+0xbc>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	69ba      	ldr	r2, [r7, #24]
 80088c2:	1ad3      	subs	r3, r2, r3
 80088c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ce:	d102      	bne.n	80088d6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80088d0:	2300      	movs	r3, #0
 80088d2:	61fb      	str	r3, [r7, #28]
 80088d4:	e023      	b.n	800891e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	4b15      	ldr	r3, [pc, #84]	; (8008930 <xTaskCheckForTimeOut+0xc0>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d007      	beq.n	80088f2 <xTaskCheckForTimeOut+0x82>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d302      	bcc.n	80088f2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80088ec:	2301      	movs	r3, #1
 80088ee:	61fb      	str	r3, [r7, #28]
 80088f0:	e015      	b.n	800891e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	697a      	ldr	r2, [r7, #20]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d20b      	bcs.n	8008914 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	1ad2      	subs	r2, r2, r3
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f7ff ff9b 	bl	8008844 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800890e:	2300      	movs	r3, #0
 8008910:	61fb      	str	r3, [r7, #28]
 8008912:	e004      	b.n	800891e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	2200      	movs	r2, #0
 8008918:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800891a:	2301      	movs	r3, #1
 800891c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800891e:	f000 fc69 	bl	80091f4 <vPortExitCritical>

	return xReturn;
 8008922:	69fb      	ldr	r3, [r7, #28]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3720      	adds	r7, #32
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	20000a9c 	.word	0x20000a9c
 8008930:	20000ab0 	.word	0x20000ab0

08008934 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008934:	b480      	push	{r7}
 8008936:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008938:	4b03      	ldr	r3, [pc, #12]	; (8008948 <vTaskMissedYield+0x14>)
 800893a:	2201      	movs	r2, #1
 800893c:	601a      	str	r2, [r3, #0]
}
 800893e:	bf00      	nop
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr
 8008948:	20000aac 	.word	0x20000aac

0800894c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008954:	f000 f852 	bl	80089fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008958:	4b06      	ldr	r3, [pc, #24]	; (8008974 <prvIdleTask+0x28>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d9f9      	bls.n	8008954 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008960:	4b05      	ldr	r3, [pc, #20]	; (8008978 <prvIdleTask+0x2c>)
 8008962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008966:	601a      	str	r2, [r3, #0]
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008970:	e7f0      	b.n	8008954 <prvIdleTask+0x8>
 8008972:	bf00      	nop
 8008974:	2000099c 	.word	0x2000099c
 8008978:	e000ed04 	.word	0xe000ed04

0800897c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008982:	2300      	movs	r3, #0
 8008984:	607b      	str	r3, [r7, #4]
 8008986:	e00c      	b.n	80089a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	4613      	mov	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	4413      	add	r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4a12      	ldr	r2, [pc, #72]	; (80089dc <prvInitialiseTaskLists+0x60>)
 8008994:	4413      	add	r3, r2
 8008996:	4618      	mov	r0, r3
 8008998:	f7fe fba6 	bl	80070e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	3301      	adds	r3, #1
 80089a0:	607b      	str	r3, [r7, #4]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2b06      	cmp	r3, #6
 80089a6:	d9ef      	bls.n	8008988 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80089a8:	480d      	ldr	r0, [pc, #52]	; (80089e0 <prvInitialiseTaskLists+0x64>)
 80089aa:	f7fe fb9d 	bl	80070e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80089ae:	480d      	ldr	r0, [pc, #52]	; (80089e4 <prvInitialiseTaskLists+0x68>)
 80089b0:	f7fe fb9a 	bl	80070e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80089b4:	480c      	ldr	r0, [pc, #48]	; (80089e8 <prvInitialiseTaskLists+0x6c>)
 80089b6:	f7fe fb97 	bl	80070e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80089ba:	480c      	ldr	r0, [pc, #48]	; (80089ec <prvInitialiseTaskLists+0x70>)
 80089bc:	f7fe fb94 	bl	80070e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80089c0:	480b      	ldr	r0, [pc, #44]	; (80089f0 <prvInitialiseTaskLists+0x74>)
 80089c2:	f7fe fb91 	bl	80070e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80089c6:	4b0b      	ldr	r3, [pc, #44]	; (80089f4 <prvInitialiseTaskLists+0x78>)
 80089c8:	4a05      	ldr	r2, [pc, #20]	; (80089e0 <prvInitialiseTaskLists+0x64>)
 80089ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80089cc:	4b0a      	ldr	r3, [pc, #40]	; (80089f8 <prvInitialiseTaskLists+0x7c>)
 80089ce:	4a05      	ldr	r2, [pc, #20]	; (80089e4 <prvInitialiseTaskLists+0x68>)
 80089d0:	601a      	str	r2, [r3, #0]
}
 80089d2:	bf00      	nop
 80089d4:	3708      	adds	r7, #8
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	2000099c 	.word	0x2000099c
 80089e0:	20000a28 	.word	0x20000a28
 80089e4:	20000a3c 	.word	0x20000a3c
 80089e8:	20000a58 	.word	0x20000a58
 80089ec:	20000a6c 	.word	0x20000a6c
 80089f0:	20000a84 	.word	0x20000a84
 80089f4:	20000a50 	.word	0x20000a50
 80089f8:	20000a54 	.word	0x20000a54

080089fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a02:	e019      	b.n	8008a38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a04:	f000 fbc6 	bl	8009194 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a08:	4b10      	ldr	r3, [pc, #64]	; (8008a4c <prvCheckTasksWaitingTermination+0x50>)
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	3304      	adds	r3, #4
 8008a14:	4618      	mov	r0, r3
 8008a16:	f7fe fbf1 	bl	80071fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a1a:	4b0d      	ldr	r3, [pc, #52]	; (8008a50 <prvCheckTasksWaitingTermination+0x54>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	4a0b      	ldr	r2, [pc, #44]	; (8008a50 <prvCheckTasksWaitingTermination+0x54>)
 8008a22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008a24:	4b0b      	ldr	r3, [pc, #44]	; (8008a54 <prvCheckTasksWaitingTermination+0x58>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	4a0a      	ldr	r2, [pc, #40]	; (8008a54 <prvCheckTasksWaitingTermination+0x58>)
 8008a2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008a2e:	f000 fbe1 	bl	80091f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 f810 	bl	8008a58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a38:	4b06      	ldr	r3, [pc, #24]	; (8008a54 <prvCheckTasksWaitingTermination+0x58>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1e1      	bne.n	8008a04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008a40:	bf00      	nop
 8008a42:	bf00      	nop
 8008a44:	3708      	adds	r7, #8
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop
 8008a4c:	20000a6c 	.word	0x20000a6c
 8008a50:	20000a98 	.word	0x20000a98
 8008a54:	20000a80 	.word	0x20000a80

08008a58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d108      	bne.n	8008a7c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 fd40 	bl	80094f4 <vPortFree>
				vPortFree( pxTCB );
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fd3d 	bl	80094f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008a7a:	e018      	b.n	8008aae <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d103      	bne.n	8008a8e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fd34 	bl	80094f4 <vPortFree>
	}
 8008a8c:	e00f      	b.n	8008aae <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d00a      	beq.n	8008aae <prvDeleteTCB+0x56>
	__asm volatile
 8008a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9c:	f383 8811 	msr	BASEPRI, r3
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	60fb      	str	r3, [r7, #12]
}
 8008aaa:	bf00      	nop
 8008aac:	e7fe      	b.n	8008aac <prvDeleteTCB+0x54>
	}
 8008aae:	bf00      	nop
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
	...

08008ab8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008abe:	4b0c      	ldr	r3, [pc, #48]	; (8008af0 <prvResetNextTaskUnblockTime+0x38>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d104      	bne.n	8008ad2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <prvResetNextTaskUnblockTime+0x3c>)
 8008aca:	f04f 32ff 	mov.w	r2, #4294967295
 8008ace:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008ad0:	e008      	b.n	8008ae4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ad2:	4b07      	ldr	r3, [pc, #28]	; (8008af0 <prvResetNextTaskUnblockTime+0x38>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	68db      	ldr	r3, [r3, #12]
 8008ada:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	4a04      	ldr	r2, [pc, #16]	; (8008af4 <prvResetNextTaskUnblockTime+0x3c>)
 8008ae2:	6013      	str	r3, [r2, #0]
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr
 8008af0:	20000a50 	.word	0x20000a50
 8008af4:	20000ab8 	.word	0x20000ab8

08008af8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008afe:	4b0b      	ldr	r3, [pc, #44]	; (8008b2c <xTaskGetSchedulerState+0x34>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d102      	bne.n	8008b0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008b06:	2301      	movs	r3, #1
 8008b08:	607b      	str	r3, [r7, #4]
 8008b0a:	e008      	b.n	8008b1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b0c:	4b08      	ldr	r3, [pc, #32]	; (8008b30 <xTaskGetSchedulerState+0x38>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d102      	bne.n	8008b1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008b14:	2302      	movs	r3, #2
 8008b16:	607b      	str	r3, [r7, #4]
 8008b18:	e001      	b.n	8008b1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008b1e:	687b      	ldr	r3, [r7, #4]
	}
 8008b20:	4618      	mov	r0, r3
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	20000aa4 	.word	0x20000aa4
 8008b30:	20000ac0 	.word	0x20000ac0

08008b34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008b40:	2300      	movs	r3, #0
 8008b42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d05e      	beq.n	8008c08 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b4e:	4b31      	ldr	r3, [pc, #196]	; (8008c14 <xTaskPriorityInherit+0xe0>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d24e      	bcs.n	8008bf6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	699b      	ldr	r3, [r3, #24]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	db06      	blt.n	8008b6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b60:	4b2c      	ldr	r3, [pc, #176]	; (8008c14 <xTaskPriorityInherit+0xe0>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b66:	f1c3 0207 	rsb	r2, r3, #7
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6959      	ldr	r1, [r3, #20]
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b76:	4613      	mov	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4a26      	ldr	r2, [pc, #152]	; (8008c18 <xTaskPriorityInherit+0xe4>)
 8008b80:	4413      	add	r3, r2
 8008b82:	4299      	cmp	r1, r3
 8008b84:	d12f      	bne.n	8008be6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	3304      	adds	r3, #4
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fe fb36 	bl	80071fc <uxListRemove>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d10a      	bne.n	8008bac <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba0:	43da      	mvns	r2, r3
 8008ba2:	4b1e      	ldr	r3, [pc, #120]	; (8008c1c <xTaskPriorityInherit+0xe8>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4013      	ands	r3, r2
 8008ba8:	4a1c      	ldr	r2, [pc, #112]	; (8008c1c <xTaskPriorityInherit+0xe8>)
 8008baa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008bac:	4b19      	ldr	r3, [pc, #100]	; (8008c14 <xTaskPriorityInherit+0xe0>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bba:	2201      	movs	r2, #1
 8008bbc:	409a      	lsls	r2, r3
 8008bbe:	4b17      	ldr	r3, [pc, #92]	; (8008c1c <xTaskPriorityInherit+0xe8>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	4a15      	ldr	r2, [pc, #84]	; (8008c1c <xTaskPriorityInherit+0xe8>)
 8008bc6:	6013      	str	r3, [r2, #0]
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	4a10      	ldr	r2, [pc, #64]	; (8008c18 <xTaskPriorityInherit+0xe4>)
 8008bd6:	441a      	add	r2, r3
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	3304      	adds	r3, #4
 8008bdc:	4619      	mov	r1, r3
 8008bde:	4610      	mov	r0, r2
 8008be0:	f7fe faaf 	bl	8007142 <vListInsertEnd>
 8008be4:	e004      	b.n	8008bf0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008be6:	4b0b      	ldr	r3, [pc, #44]	; (8008c14 <xTaskPriorityInherit+0xe0>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	60fb      	str	r3, [r7, #12]
 8008bf4:	e008      	b.n	8008c08 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bfa:	4b06      	ldr	r3, [pc, #24]	; (8008c14 <xTaskPriorityInherit+0xe0>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d201      	bcs.n	8008c08 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008c04:	2301      	movs	r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c08:	68fb      	ldr	r3, [r7, #12]
	}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	20000998 	.word	0x20000998
 8008c18:	2000099c 	.word	0x2000099c
 8008c1c:	20000aa0 	.word	0x20000aa0

08008c20 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d06e      	beq.n	8008d14 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008c36:	4b3a      	ldr	r3, [pc, #232]	; (8008d20 <xTaskPriorityDisinherit+0x100>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d00a      	beq.n	8008c56 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c44:	f383 8811 	msr	BASEPRI, r3
 8008c48:	f3bf 8f6f 	isb	sy
 8008c4c:	f3bf 8f4f 	dsb	sy
 8008c50:	60fb      	str	r3, [r7, #12]
}
 8008c52:	bf00      	nop
 8008c54:	e7fe      	b.n	8008c54 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10a      	bne.n	8008c74 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c62:	f383 8811 	msr	BASEPRI, r3
 8008c66:	f3bf 8f6f 	isb	sy
 8008c6a:	f3bf 8f4f 	dsb	sy
 8008c6e:	60bb      	str	r3, [r7, #8]
}
 8008c70:	bf00      	nop
 8008c72:	e7fe      	b.n	8008c72 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c78:	1e5a      	subs	r2, r3, #1
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d044      	beq.n	8008d14 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d140      	bne.n	8008d14 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	3304      	adds	r3, #4
 8008c96:	4618      	mov	r0, r3
 8008c98:	f7fe fab0 	bl	80071fc <uxListRemove>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d115      	bne.n	8008cce <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ca6:	491f      	ldr	r1, [pc, #124]	; (8008d24 <xTaskPriorityDisinherit+0x104>)
 8008ca8:	4613      	mov	r3, r2
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4413      	add	r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	440b      	add	r3, r1
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <xTaskPriorityDisinherit+0xae>
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc2:	43da      	mvns	r2, r3
 8008cc4:	4b18      	ldr	r3, [pc, #96]	; (8008d28 <xTaskPriorityDisinherit+0x108>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4013      	ands	r3, r2
 8008cca:	4a17      	ldr	r2, [pc, #92]	; (8008d28 <xTaskPriorityDisinherit+0x108>)
 8008ccc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cda:	f1c3 0207 	rsb	r2, r3, #7
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	409a      	lsls	r2, r3
 8008cea:	4b0f      	ldr	r3, [pc, #60]	; (8008d28 <xTaskPriorityDisinherit+0x108>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	4a0d      	ldr	r2, [pc, #52]	; (8008d28 <xTaskPriorityDisinherit+0x108>)
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	4413      	add	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	4a08      	ldr	r2, [pc, #32]	; (8008d24 <xTaskPriorityDisinherit+0x104>)
 8008d02:	441a      	add	r2, r3
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	3304      	adds	r3, #4
 8008d08:	4619      	mov	r1, r3
 8008d0a:	4610      	mov	r0, r2
 8008d0c:	f7fe fa19 	bl	8007142 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d10:	2301      	movs	r3, #1
 8008d12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d14:	697b      	ldr	r3, [r7, #20]
	}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3718      	adds	r7, #24
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	20000998 	.word	0x20000998
 8008d24:	2000099c 	.word	0x2000099c
 8008d28:	20000aa0 	.word	0x20000aa0

08008d2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b088      	sub	sp, #32
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d077      	beq.n	8008e34 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10a      	bne.n	8008d62 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d50:	f383 8811 	msr	BASEPRI, r3
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	60fb      	str	r3, [r7, #12]
}
 8008d5e:	bf00      	nop
 8008d60:	e7fe      	b.n	8008d60 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d902      	bls.n	8008d72 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	61fb      	str	r3, [r7, #28]
 8008d70:	e002      	b.n	8008d78 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d76:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d7c:	69fa      	ldr	r2, [r7, #28]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d058      	beq.n	8008e34 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d153      	bne.n	8008e34 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008d8c:	4b2b      	ldr	r3, [pc, #172]	; (8008e3c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d10a      	bne.n	8008dac <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9a:	f383 8811 	msr	BASEPRI, r3
 8008d9e:	f3bf 8f6f 	isb	sy
 8008da2:	f3bf 8f4f 	dsb	sy
 8008da6:	60bb      	str	r3, [r7, #8]
}
 8008da8:	bf00      	nop
 8008daa:	e7fe      	b.n	8008daa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008db0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	69fa      	ldr	r2, [r7, #28]
 8008db6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	699b      	ldr	r3, [r3, #24]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	db04      	blt.n	8008dca <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	f1c3 0207 	rsb	r2, r3, #7
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	6959      	ldr	r1, [r3, #20]
 8008dce:	693a      	ldr	r2, [r7, #16]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4a19      	ldr	r2, [pc, #100]	; (8008e40 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008dda:	4413      	add	r3, r2
 8008ddc:	4299      	cmp	r1, r3
 8008dde:	d129      	bne.n	8008e34 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008de0:	69bb      	ldr	r3, [r7, #24]
 8008de2:	3304      	adds	r3, #4
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fe fa09 	bl	80071fc <uxListRemove>
 8008dea:	4603      	mov	r3, r0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10a      	bne.n	8008e06 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	2201      	movs	r2, #1
 8008df6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfa:	43da      	mvns	r2, r3
 8008dfc:	4b11      	ldr	r3, [pc, #68]	; (8008e44 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4013      	ands	r3, r2
 8008e02:	4a10      	ldr	r2, [pc, #64]	; (8008e44 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008e04:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	409a      	lsls	r2, r3
 8008e0e:	4b0d      	ldr	r3, [pc, #52]	; (8008e44 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	4a0b      	ldr	r2, [pc, #44]	; (8008e44 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008e16:	6013      	str	r3, [r2, #0]
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	4413      	add	r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	4a06      	ldr	r2, [pc, #24]	; (8008e40 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008e26:	441a      	add	r2, r3
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	3304      	adds	r3, #4
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	f7fe f987 	bl	8007142 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e34:	bf00      	nop
 8008e36:	3720      	adds	r7, #32
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd80      	pop	{r7, pc}
 8008e3c:	20000998 	.word	0x20000998
 8008e40:	2000099c 	.word	0x2000099c
 8008e44:	20000aa0 	.word	0x20000aa0

08008e48 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008e4c:	4b07      	ldr	r3, [pc, #28]	; (8008e6c <pvTaskIncrementMutexHeldCount+0x24>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d004      	beq.n	8008e5e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008e54:	4b05      	ldr	r3, [pc, #20]	; (8008e6c <pvTaskIncrementMutexHeldCount+0x24>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e5a:	3201      	adds	r2, #1
 8008e5c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008e5e:	4b03      	ldr	r3, [pc, #12]	; (8008e6c <pvTaskIncrementMutexHeldCount+0x24>)
 8008e60:	681b      	ldr	r3, [r3, #0]
	}
 8008e62:	4618      	mov	r0, r3
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr
 8008e6c:	20000998 	.word	0x20000998

08008e70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008e7a:	4b29      	ldr	r3, [pc, #164]	; (8008f20 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e80:	4b28      	ldr	r3, [pc, #160]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3304      	adds	r3, #4
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7fe f9b8 	bl	80071fc <uxListRemove>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d10b      	bne.n	8008eaa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008e92:	4b24      	ldr	r3, [pc, #144]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e98:	2201      	movs	r2, #1
 8008e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9e:	43da      	mvns	r2, r3
 8008ea0:	4b21      	ldr	r3, [pc, #132]	; (8008f28 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	4a20      	ldr	r2, [pc, #128]	; (8008f28 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008ea8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb0:	d10a      	bne.n	8008ec8 <prvAddCurrentTaskToDelayedList+0x58>
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d007      	beq.n	8008ec8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008eb8:	4b1a      	ldr	r3, [pc, #104]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	3304      	adds	r3, #4
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	481a      	ldr	r0, [pc, #104]	; (8008f2c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008ec2:	f7fe f93e 	bl	8007142 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008ec6:	e026      	b.n	8008f16 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4413      	add	r3, r2
 8008ece:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008ed0:	4b14      	ldr	r3, [pc, #80]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d209      	bcs.n	8008ef4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ee0:	4b13      	ldr	r3, [pc, #76]	; (8008f30 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	4b0f      	ldr	r3, [pc, #60]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3304      	adds	r3, #4
 8008eea:	4619      	mov	r1, r3
 8008eec:	4610      	mov	r0, r2
 8008eee:	f7fe f94c 	bl	800718a <vListInsert>
}
 8008ef2:	e010      	b.n	8008f16 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ef4:	4b0f      	ldr	r3, [pc, #60]	; (8008f34 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3304      	adds	r3, #4
 8008efe:	4619      	mov	r1, r3
 8008f00:	4610      	mov	r0, r2
 8008f02:	f7fe f942 	bl	800718a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008f06:	4b0c      	ldr	r3, [pc, #48]	; (8008f38 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d202      	bcs.n	8008f16 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008f10:	4a09      	ldr	r2, [pc, #36]	; (8008f38 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	6013      	str	r3, [r2, #0]
}
 8008f16:	bf00      	nop
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	20000a9c 	.word	0x20000a9c
 8008f24:	20000998 	.word	0x20000998
 8008f28:	20000aa0 	.word	0x20000aa0
 8008f2c:	20000a84 	.word	0x20000a84
 8008f30:	20000a54 	.word	0x20000a54
 8008f34:	20000a50 	.word	0x20000a50
 8008f38:	20000ab8 	.word	0x20000ab8

08008f3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008f54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	3b04      	subs	r3, #4
 8008f5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	f023 0201 	bic.w	r2, r3, #1
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	3b04      	subs	r3, #4
 8008f6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008f6c:	4a0c      	ldr	r2, [pc, #48]	; (8008fa0 <pxPortInitialiseStack+0x64>)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	3b14      	subs	r3, #20
 8008f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	3b04      	subs	r3, #4
 8008f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f06f 0202 	mvn.w	r2, #2
 8008f8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	3b20      	subs	r3, #32
 8008f90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f92:	68fb      	ldr	r3, [r7, #12]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr
 8008fa0:	08008fa5 	.word	0x08008fa5

08008fa4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008faa:	2300      	movs	r3, #0
 8008fac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008fae:	4b12      	ldr	r3, [pc, #72]	; (8008ff8 <prvTaskExitError+0x54>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb6:	d00a      	beq.n	8008fce <prvTaskExitError+0x2a>
	__asm volatile
 8008fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbc:	f383 8811 	msr	BASEPRI, r3
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	60fb      	str	r3, [r7, #12]
}
 8008fca:	bf00      	nop
 8008fcc:	e7fe      	b.n	8008fcc <prvTaskExitError+0x28>
	__asm volatile
 8008fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	60bb      	str	r3, [r7, #8]
}
 8008fe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008fe2:	bf00      	nop
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d0fc      	beq.n	8008fe4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008fea:	bf00      	nop
 8008fec:	bf00      	nop
 8008fee:	3714      	adds	r7, #20
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr
 8008ff8:	20000014 	.word	0x20000014
 8008ffc:	00000000 	.word	0x00000000

08009000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009000:	4b07      	ldr	r3, [pc, #28]	; (8009020 <pxCurrentTCBConst2>)
 8009002:	6819      	ldr	r1, [r3, #0]
 8009004:	6808      	ldr	r0, [r1, #0]
 8009006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900a:	f380 8809 	msr	PSP, r0
 800900e:	f3bf 8f6f 	isb	sy
 8009012:	f04f 0000 	mov.w	r0, #0
 8009016:	f380 8811 	msr	BASEPRI, r0
 800901a:	4770      	bx	lr
 800901c:	f3af 8000 	nop.w

08009020 <pxCurrentTCBConst2>:
 8009020:	20000998 	.word	0x20000998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009024:	bf00      	nop
 8009026:	bf00      	nop

08009028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009028:	4808      	ldr	r0, [pc, #32]	; (800904c <prvPortStartFirstTask+0x24>)
 800902a:	6800      	ldr	r0, [r0, #0]
 800902c:	6800      	ldr	r0, [r0, #0]
 800902e:	f380 8808 	msr	MSP, r0
 8009032:	f04f 0000 	mov.w	r0, #0
 8009036:	f380 8814 	msr	CONTROL, r0
 800903a:	b662      	cpsie	i
 800903c:	b661      	cpsie	f
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	df00      	svc	0
 8009048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800904a:	bf00      	nop
 800904c:	e000ed08 	.word	0xe000ed08

08009050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009056:	4b46      	ldr	r3, [pc, #280]	; (8009170 <xPortStartScheduler+0x120>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a46      	ldr	r2, [pc, #280]	; (8009174 <xPortStartScheduler+0x124>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d10a      	bne.n	8009076 <xPortStartScheduler+0x26>
	__asm volatile
 8009060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009064:	f383 8811 	msr	BASEPRI, r3
 8009068:	f3bf 8f6f 	isb	sy
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	613b      	str	r3, [r7, #16]
}
 8009072:	bf00      	nop
 8009074:	e7fe      	b.n	8009074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009076:	4b3e      	ldr	r3, [pc, #248]	; (8009170 <xPortStartScheduler+0x120>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a3f      	ldr	r2, [pc, #252]	; (8009178 <xPortStartScheduler+0x128>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d10a      	bne.n	8009096 <xPortStartScheduler+0x46>
	__asm volatile
 8009080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009084:	f383 8811 	msr	BASEPRI, r3
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	f3bf 8f4f 	dsb	sy
 8009090:	60fb      	str	r3, [r7, #12]
}
 8009092:	bf00      	nop
 8009094:	e7fe      	b.n	8009094 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009096:	4b39      	ldr	r3, [pc, #228]	; (800917c <xPortStartScheduler+0x12c>)
 8009098:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	22ff      	movs	r2, #255	; 0xff
 80090a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80090b0:	78fb      	ldrb	r3, [r7, #3]
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80090b8:	b2da      	uxtb	r2, r3
 80090ba:	4b31      	ldr	r3, [pc, #196]	; (8009180 <xPortStartScheduler+0x130>)
 80090bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80090be:	4b31      	ldr	r3, [pc, #196]	; (8009184 <xPortStartScheduler+0x134>)
 80090c0:	2207      	movs	r2, #7
 80090c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090c4:	e009      	b.n	80090da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80090c6:	4b2f      	ldr	r3, [pc, #188]	; (8009184 <xPortStartScheduler+0x134>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3b01      	subs	r3, #1
 80090cc:	4a2d      	ldr	r2, [pc, #180]	; (8009184 <xPortStartScheduler+0x134>)
 80090ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80090d0:	78fb      	ldrb	r3, [r7, #3]
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	005b      	lsls	r3, r3, #1
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80090da:	78fb      	ldrb	r3, [r7, #3]
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090e2:	2b80      	cmp	r3, #128	; 0x80
 80090e4:	d0ef      	beq.n	80090c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80090e6:	4b27      	ldr	r3, [pc, #156]	; (8009184 <xPortStartScheduler+0x134>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f1c3 0307 	rsb	r3, r3, #7
 80090ee:	2b04      	cmp	r3, #4
 80090f0:	d00a      	beq.n	8009108 <xPortStartScheduler+0xb8>
	__asm volatile
 80090f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f6:	f383 8811 	msr	BASEPRI, r3
 80090fa:	f3bf 8f6f 	isb	sy
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	60bb      	str	r3, [r7, #8]
}
 8009104:	bf00      	nop
 8009106:	e7fe      	b.n	8009106 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009108:	4b1e      	ldr	r3, [pc, #120]	; (8009184 <xPortStartScheduler+0x134>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	021b      	lsls	r3, r3, #8
 800910e:	4a1d      	ldr	r2, [pc, #116]	; (8009184 <xPortStartScheduler+0x134>)
 8009110:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009112:	4b1c      	ldr	r3, [pc, #112]	; (8009184 <xPortStartScheduler+0x134>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800911a:	4a1a      	ldr	r2, [pc, #104]	; (8009184 <xPortStartScheduler+0x134>)
 800911c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	b2da      	uxtb	r2, r3
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009126:	4b18      	ldr	r3, [pc, #96]	; (8009188 <xPortStartScheduler+0x138>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a17      	ldr	r2, [pc, #92]	; (8009188 <xPortStartScheduler+0x138>)
 800912c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009130:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009132:	4b15      	ldr	r3, [pc, #84]	; (8009188 <xPortStartScheduler+0x138>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a14      	ldr	r2, [pc, #80]	; (8009188 <xPortStartScheduler+0x138>)
 8009138:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800913c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800913e:	f000 f8dd 	bl	80092fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009142:	4b12      	ldr	r3, [pc, #72]	; (800918c <xPortStartScheduler+0x13c>)
 8009144:	2200      	movs	r2, #0
 8009146:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009148:	f000 f8fc 	bl	8009344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800914c:	4b10      	ldr	r3, [pc, #64]	; (8009190 <xPortStartScheduler+0x140>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a0f      	ldr	r2, [pc, #60]	; (8009190 <xPortStartScheduler+0x140>)
 8009152:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009156:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009158:	f7ff ff66 	bl	8009028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800915c:	f7ff fa90 	bl	8008680 <vTaskSwitchContext>
	prvTaskExitError();
 8009160:	f7ff ff20 	bl	8008fa4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3718      	adds	r7, #24
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	e000ed00 	.word	0xe000ed00
 8009174:	410fc271 	.word	0x410fc271
 8009178:	410fc270 	.word	0x410fc270
 800917c:	e000e400 	.word	0xe000e400
 8009180:	20000ac4 	.word	0x20000ac4
 8009184:	20000ac8 	.word	0x20000ac8
 8009188:	e000ed20 	.word	0xe000ed20
 800918c:	20000014 	.word	0x20000014
 8009190:	e000ef34 	.word	0xe000ef34

08009194 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	607b      	str	r3, [r7, #4]
}
 80091ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80091ae:	4b0f      	ldr	r3, [pc, #60]	; (80091ec <vPortEnterCritical+0x58>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	3301      	adds	r3, #1
 80091b4:	4a0d      	ldr	r2, [pc, #52]	; (80091ec <vPortEnterCritical+0x58>)
 80091b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80091b8:	4b0c      	ldr	r3, [pc, #48]	; (80091ec <vPortEnterCritical+0x58>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d10f      	bne.n	80091e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80091c0:	4b0b      	ldr	r3, [pc, #44]	; (80091f0 <vPortEnterCritical+0x5c>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00a      	beq.n	80091e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	603b      	str	r3, [r7, #0]
}
 80091dc:	bf00      	nop
 80091de:	e7fe      	b.n	80091de <vPortEnterCritical+0x4a>
	}
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	20000014 	.word	0x20000014
 80091f0:	e000ed04 	.word	0xe000ed04

080091f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80091fa:	4b12      	ldr	r3, [pc, #72]	; (8009244 <vPortExitCritical+0x50>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d10a      	bne.n	8009218 <vPortExitCritical+0x24>
	__asm volatile
 8009202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009206:	f383 8811 	msr	BASEPRI, r3
 800920a:	f3bf 8f6f 	isb	sy
 800920e:	f3bf 8f4f 	dsb	sy
 8009212:	607b      	str	r3, [r7, #4]
}
 8009214:	bf00      	nop
 8009216:	e7fe      	b.n	8009216 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009218:	4b0a      	ldr	r3, [pc, #40]	; (8009244 <vPortExitCritical+0x50>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3b01      	subs	r3, #1
 800921e:	4a09      	ldr	r2, [pc, #36]	; (8009244 <vPortExitCritical+0x50>)
 8009220:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009222:	4b08      	ldr	r3, [pc, #32]	; (8009244 <vPortExitCritical+0x50>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d105      	bne.n	8009236 <vPortExitCritical+0x42>
 800922a:	2300      	movs	r3, #0
 800922c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	f383 8811 	msr	BASEPRI, r3
}
 8009234:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009236:	bf00      	nop
 8009238:	370c      	adds	r7, #12
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20000014 	.word	0x20000014
	...

08009250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009250:	f3ef 8009 	mrs	r0, PSP
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	4b15      	ldr	r3, [pc, #84]	; (80092b0 <pxCurrentTCBConst>)
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	f01e 0f10 	tst.w	lr, #16
 8009260:	bf08      	it	eq
 8009262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926a:	6010      	str	r0, [r2, #0]
 800926c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009270:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009274:	f380 8811 	msr	BASEPRI, r0
 8009278:	f3bf 8f4f 	dsb	sy
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f7ff f9fe 	bl	8008680 <vTaskSwitchContext>
 8009284:	f04f 0000 	mov.w	r0, #0
 8009288:	f380 8811 	msr	BASEPRI, r0
 800928c:	bc09      	pop	{r0, r3}
 800928e:	6819      	ldr	r1, [r3, #0]
 8009290:	6808      	ldr	r0, [r1, #0]
 8009292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009296:	f01e 0f10 	tst.w	lr, #16
 800929a:	bf08      	it	eq
 800929c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80092a0:	f380 8809 	msr	PSP, r0
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	f3af 8000 	nop.w

080092b0 <pxCurrentTCBConst>:
 80092b0:	20000998 	.word	0x20000998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80092b4:	bf00      	nop
 80092b6:	bf00      	nop

080092b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c2:	f383 8811 	msr	BASEPRI, r3
 80092c6:	f3bf 8f6f 	isb	sy
 80092ca:	f3bf 8f4f 	dsb	sy
 80092ce:	607b      	str	r3, [r7, #4]
}
 80092d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80092d2:	f7ff f91d 	bl	8008510 <xTaskIncrementTick>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d003      	beq.n	80092e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80092dc:	4b06      	ldr	r3, [pc, #24]	; (80092f8 <xPortSysTickHandler+0x40>)
 80092de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092e2:	601a      	str	r2, [r3, #0]
 80092e4:	2300      	movs	r3, #0
 80092e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	f383 8811 	msr	BASEPRI, r3
}
 80092ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	e000ed04 	.word	0xe000ed04

080092fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009300:	4b0b      	ldr	r3, [pc, #44]	; (8009330 <vPortSetupTimerInterrupt+0x34>)
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009306:	4b0b      	ldr	r3, [pc, #44]	; (8009334 <vPortSetupTimerInterrupt+0x38>)
 8009308:	2200      	movs	r2, #0
 800930a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800930c:	4b0a      	ldr	r3, [pc, #40]	; (8009338 <vPortSetupTimerInterrupt+0x3c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a0a      	ldr	r2, [pc, #40]	; (800933c <vPortSetupTimerInterrupt+0x40>)
 8009312:	fba2 2303 	umull	r2, r3, r2, r3
 8009316:	095b      	lsrs	r3, r3, #5
 8009318:	4a09      	ldr	r2, [pc, #36]	; (8009340 <vPortSetupTimerInterrupt+0x44>)
 800931a:	3b01      	subs	r3, #1
 800931c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800931e:	4b04      	ldr	r3, [pc, #16]	; (8009330 <vPortSetupTimerInterrupt+0x34>)
 8009320:	2207      	movs	r2, #7
 8009322:	601a      	str	r2, [r3, #0]
}
 8009324:	bf00      	nop
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	e000e010 	.word	0xe000e010
 8009334:	e000e018 	.word	0xe000e018
 8009338:	20000008 	.word	0x20000008
 800933c:	51eb851f 	.word	0x51eb851f
 8009340:	e000e014 	.word	0xe000e014

08009344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009354 <vPortEnableVFP+0x10>
 8009348:	6801      	ldr	r1, [r0, #0]
 800934a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800934e:	6001      	str	r1, [r0, #0]
 8009350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009352:	bf00      	nop
 8009354:	e000ed88 	.word	0xe000ed88

08009358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800935e:	f3ef 8305 	mrs	r3, IPSR
 8009362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b0f      	cmp	r3, #15
 8009368:	d914      	bls.n	8009394 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800936a:	4a17      	ldr	r2, [pc, #92]	; (80093c8 <vPortValidateInterruptPriority+0x70>)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009374:	4b15      	ldr	r3, [pc, #84]	; (80093cc <vPortValidateInterruptPriority+0x74>)
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	7afa      	ldrb	r2, [r7, #11]
 800937a:	429a      	cmp	r2, r3
 800937c:	d20a      	bcs.n	8009394 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800937e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	607b      	str	r3, [r7, #4]
}
 8009390:	bf00      	nop
 8009392:	e7fe      	b.n	8009392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009394:	4b0e      	ldr	r3, [pc, #56]	; (80093d0 <vPortValidateInterruptPriority+0x78>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800939c:	4b0d      	ldr	r3, [pc, #52]	; (80093d4 <vPortValidateInterruptPriority+0x7c>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d90a      	bls.n	80093ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80093a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	603b      	str	r3, [r7, #0]
}
 80093b6:	bf00      	nop
 80093b8:	e7fe      	b.n	80093b8 <vPortValidateInterruptPriority+0x60>
	}
 80093ba:	bf00      	nop
 80093bc:	3714      	adds	r7, #20
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr
 80093c6:	bf00      	nop
 80093c8:	e000e3f0 	.word	0xe000e3f0
 80093cc:	20000ac4 	.word	0x20000ac4
 80093d0:	e000ed0c 	.word	0xe000ed0c
 80093d4:	20000ac8 	.word	0x20000ac8

080093d8 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b088      	sub	sp, #32
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 80093e4:	f7fe ffda 	bl	800839c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 80093e8:	4b3e      	ldr	r3, [pc, #248]	; (80094e4 <pvPortMalloc+0x10c>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d104      	bne.n	80093fa <pvPortMalloc+0x22>
		{
			prvHeapInit();
 80093f0:	f000 f8ba 	bl	8009568 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 80093f4:	4b3b      	ldr	r3, [pc, #236]	; (80094e4 <pvPortMalloc+0x10c>)
 80093f6:	2201      	movs	r2, #1
 80093f8:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00e      	beq.n	800941e <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8009400:	2308      	movs	r3, #8
 8009402:	461a      	mov	r2, r3
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4413      	add	r3, r2
 8009408:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f003 0307 	and.w	r3, r3, #7
 8009410:	2b00      	cmp	r3, #0
 8009412:	d004      	beq.n	800941e <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f023 0307 	bic.w	r3, r3, #7
 800941a:	3308      	adds	r3, #8
 800941c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d057      	beq.n	80094d4 <pvPortMalloc+0xfc>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f643 32f7 	movw	r2, #15351	; 0x3bf7
 800942a:	4293      	cmp	r3, r2
 800942c:	d852      	bhi.n	80094d4 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 800942e:	4b2e      	ldr	r3, [pc, #184]	; (80094e8 <pvPortMalloc+0x110>)
 8009430:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 8009432:	4b2d      	ldr	r3, [pc, #180]	; (80094e8 <pvPortMalloc+0x110>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009438:	e004      	b.n	8009444 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 800943a:	69fb      	ldr	r3, [r7, #28]
 800943c:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 800943e:	69fb      	ldr	r3, [r7, #28]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	429a      	cmp	r2, r3
 800944c:	d903      	bls.n	8009456 <pvPortMalloc+0x7e>
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1f1      	bne.n	800943a <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8009456:	69fb      	ldr	r3, [r7, #28]
 8009458:	4a24      	ldr	r2, [pc, #144]	; (80094ec <pvPortMalloc+0x114>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d03a      	beq.n	80094d4 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2208      	movs	r2, #8
 8009464:	4413      	add	r3, r2
 8009466:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	685a      	ldr	r2, [r3, #4]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	1ad3      	subs	r3, r2, r3
 8009478:	2208      	movs	r2, #8
 800947a:	0052      	lsls	r2, r2, #1
 800947c:	4293      	cmp	r3, r2
 800947e:	d922      	bls.n	80094c6 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009480:	69fa      	ldr	r2, [r7, #28]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4413      	add	r3, r2
 8009486:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	1ad2      	subs	r2, r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	60bb      	str	r3, [r7, #8]
 80094a0:	4b11      	ldr	r3, [pc, #68]	; (80094e8 <pvPortMalloc+0x110>)
 80094a2:	613b      	str	r3, [r7, #16]
 80094a4:	e002      	b.n	80094ac <pvPortMalloc+0xd4>
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	613b      	str	r3, [r7, #16]
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d8f6      	bhi.n	80094a6 <pvPortMalloc+0xce>
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	601a      	str	r2, [r3, #0]
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 80094c6:	4b0a      	ldr	r3, [pc, #40]	; (80094f0 <pvPortMalloc+0x118>)
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	1ad3      	subs	r3, r2, r3
 80094d0:	4a07      	ldr	r2, [pc, #28]	; (80094f0 <pvPortMalloc+0x118>)
 80094d2:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80094d4:	f7fe ff70 	bl	80083b8 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 80094d8:	697b      	ldr	r3, [r7, #20]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3720      	adds	r7, #32
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	200046dc 	.word	0x200046dc
 80094e8:	200046cc 	.word	0x200046cc
 80094ec:	200046d4 	.word	0x200046d4
 80094f0:	20000018 	.word	0x20000018

080094f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d027      	beq.n	8009556 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8009506:	2308      	movs	r3, #8
 8009508:	425b      	negs	r3, r3
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	4413      	add	r3, r2
 800950e:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 8009514:	f7fe ff42 	bl	800839c <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	60bb      	str	r3, [r7, #8]
 800951e:	4b10      	ldr	r3, [pc, #64]	; (8009560 <vPortFree+0x6c>)
 8009520:	617b      	str	r3, [r7, #20]
 8009522:	e002      	b.n	800952a <vPortFree+0x36>
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	617b      	str	r3, [r7, #20]
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	429a      	cmp	r2, r3
 8009534:	d8f6      	bhi.n	8009524 <vPortFree+0x30>
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	601a      	str	r2, [r3, #0]
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	685a      	ldr	r2, [r3, #4]
 8009548:	4b06      	ldr	r3, [pc, #24]	; (8009564 <vPortFree+0x70>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4413      	add	r3, r2
 800954e:	4a05      	ldr	r2, [pc, #20]	; (8009564 <vPortFree+0x70>)
 8009550:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8009552:	f7fe ff31 	bl	80083b8 <xTaskResumeAll>
	}
}
 8009556:	bf00      	nop
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	200046cc 	.word	0x200046cc
 8009564:	20000018 	.word	0x20000018

08009568 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800956e:	4b10      	ldr	r3, [pc, #64]	; (80095b0 <prvHeapInit+0x48>)
 8009570:	f023 0307 	bic.w	r3, r3, #7
 8009574:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009576:	4a0f      	ldr	r2, [pc, #60]	; (80095b4 <prvHeapInit+0x4c>)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800957c:	4b0d      	ldr	r3, [pc, #52]	; (80095b4 <prvHeapInit+0x4c>)
 800957e:	2200      	movs	r2, #0
 8009580:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8009582:	4b0d      	ldr	r3, [pc, #52]	; (80095b8 <prvHeapInit+0x50>)
 8009584:	f643 32f8 	movw	r2, #15352	; 0x3bf8
 8009588:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 800958a:	4b0b      	ldr	r3, [pc, #44]	; (80095b8 <prvHeapInit+0x50>)
 800958c:	2200      	movs	r2, #0
 800958e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	f643 32f8 	movw	r2, #15352	; 0x3bf8
 800959a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	4a06      	ldr	r2, [pc, #24]	; (80095b8 <prvHeapInit+0x50>)
 80095a0:	601a      	str	r2, [r3, #0]
}
 80095a2:	bf00      	nop
 80095a4:	370c      	adds	r7, #12
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	20000ad4 	.word	0x20000ad4
 80095b4:	200046cc 	.word	0x200046cc
 80095b8:	200046d4 	.word	0x200046d4

080095bc <atoi>:
 80095bc:	220a      	movs	r2, #10
 80095be:	2100      	movs	r1, #0
 80095c0:	f000 b882 	b.w	80096c8 <strtol>

080095c4 <_strtol_l.constprop.0>:
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095ca:	d001      	beq.n	80095d0 <_strtol_l.constprop.0+0xc>
 80095cc:	2b24      	cmp	r3, #36	; 0x24
 80095ce:	d906      	bls.n	80095de <_strtol_l.constprop.0+0x1a>
 80095d0:	f000 fac8 	bl	8009b64 <__errno>
 80095d4:	2316      	movs	r3, #22
 80095d6:	6003      	str	r3, [r0, #0]
 80095d8:	2000      	movs	r0, #0
 80095da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095de:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80096c4 <_strtol_l.constprop.0+0x100>
 80095e2:	460d      	mov	r5, r1
 80095e4:	462e      	mov	r6, r5
 80095e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ea:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80095ee:	f017 0708 	ands.w	r7, r7, #8
 80095f2:	d1f7      	bne.n	80095e4 <_strtol_l.constprop.0+0x20>
 80095f4:	2c2d      	cmp	r4, #45	; 0x2d
 80095f6:	d132      	bne.n	800965e <_strtol_l.constprop.0+0x9a>
 80095f8:	782c      	ldrb	r4, [r5, #0]
 80095fa:	2701      	movs	r7, #1
 80095fc:	1cb5      	adds	r5, r6, #2
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d05b      	beq.n	80096ba <_strtol_l.constprop.0+0xf6>
 8009602:	2b10      	cmp	r3, #16
 8009604:	d109      	bne.n	800961a <_strtol_l.constprop.0+0x56>
 8009606:	2c30      	cmp	r4, #48	; 0x30
 8009608:	d107      	bne.n	800961a <_strtol_l.constprop.0+0x56>
 800960a:	782c      	ldrb	r4, [r5, #0]
 800960c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009610:	2c58      	cmp	r4, #88	; 0x58
 8009612:	d14d      	bne.n	80096b0 <_strtol_l.constprop.0+0xec>
 8009614:	786c      	ldrb	r4, [r5, #1]
 8009616:	2310      	movs	r3, #16
 8009618:	3502      	adds	r5, #2
 800961a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800961e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009622:	f04f 0e00 	mov.w	lr, #0
 8009626:	fbb8 f9f3 	udiv	r9, r8, r3
 800962a:	4676      	mov	r6, lr
 800962c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009630:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009634:	f1bc 0f09 	cmp.w	ip, #9
 8009638:	d816      	bhi.n	8009668 <_strtol_l.constprop.0+0xa4>
 800963a:	4664      	mov	r4, ip
 800963c:	42a3      	cmp	r3, r4
 800963e:	dd24      	ble.n	800968a <_strtol_l.constprop.0+0xc6>
 8009640:	f1be 3fff 	cmp.w	lr, #4294967295
 8009644:	d008      	beq.n	8009658 <_strtol_l.constprop.0+0x94>
 8009646:	45b1      	cmp	r9, r6
 8009648:	d31c      	bcc.n	8009684 <_strtol_l.constprop.0+0xc0>
 800964a:	d101      	bne.n	8009650 <_strtol_l.constprop.0+0x8c>
 800964c:	45a2      	cmp	sl, r4
 800964e:	db19      	blt.n	8009684 <_strtol_l.constprop.0+0xc0>
 8009650:	fb06 4603 	mla	r6, r6, r3, r4
 8009654:	f04f 0e01 	mov.w	lr, #1
 8009658:	f815 4b01 	ldrb.w	r4, [r5], #1
 800965c:	e7e8      	b.n	8009630 <_strtol_l.constprop.0+0x6c>
 800965e:	2c2b      	cmp	r4, #43	; 0x2b
 8009660:	bf04      	itt	eq
 8009662:	782c      	ldrbeq	r4, [r5, #0]
 8009664:	1cb5      	addeq	r5, r6, #2
 8009666:	e7ca      	b.n	80095fe <_strtol_l.constprop.0+0x3a>
 8009668:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800966c:	f1bc 0f19 	cmp.w	ip, #25
 8009670:	d801      	bhi.n	8009676 <_strtol_l.constprop.0+0xb2>
 8009672:	3c37      	subs	r4, #55	; 0x37
 8009674:	e7e2      	b.n	800963c <_strtol_l.constprop.0+0x78>
 8009676:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800967a:	f1bc 0f19 	cmp.w	ip, #25
 800967e:	d804      	bhi.n	800968a <_strtol_l.constprop.0+0xc6>
 8009680:	3c57      	subs	r4, #87	; 0x57
 8009682:	e7db      	b.n	800963c <_strtol_l.constprop.0+0x78>
 8009684:	f04f 3eff 	mov.w	lr, #4294967295
 8009688:	e7e6      	b.n	8009658 <_strtol_l.constprop.0+0x94>
 800968a:	f1be 3fff 	cmp.w	lr, #4294967295
 800968e:	d105      	bne.n	800969c <_strtol_l.constprop.0+0xd8>
 8009690:	2322      	movs	r3, #34	; 0x22
 8009692:	6003      	str	r3, [r0, #0]
 8009694:	4646      	mov	r6, r8
 8009696:	b942      	cbnz	r2, 80096aa <_strtol_l.constprop.0+0xe6>
 8009698:	4630      	mov	r0, r6
 800969a:	e79e      	b.n	80095da <_strtol_l.constprop.0+0x16>
 800969c:	b107      	cbz	r7, 80096a0 <_strtol_l.constprop.0+0xdc>
 800969e:	4276      	negs	r6, r6
 80096a0:	2a00      	cmp	r2, #0
 80096a2:	d0f9      	beq.n	8009698 <_strtol_l.constprop.0+0xd4>
 80096a4:	f1be 0f00 	cmp.w	lr, #0
 80096a8:	d000      	beq.n	80096ac <_strtol_l.constprop.0+0xe8>
 80096aa:	1e69      	subs	r1, r5, #1
 80096ac:	6011      	str	r1, [r2, #0]
 80096ae:	e7f3      	b.n	8009698 <_strtol_l.constprop.0+0xd4>
 80096b0:	2430      	movs	r4, #48	; 0x30
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1b1      	bne.n	800961a <_strtol_l.constprop.0+0x56>
 80096b6:	2308      	movs	r3, #8
 80096b8:	e7af      	b.n	800961a <_strtol_l.constprop.0+0x56>
 80096ba:	2c30      	cmp	r4, #48	; 0x30
 80096bc:	d0a5      	beq.n	800960a <_strtol_l.constprop.0+0x46>
 80096be:	230a      	movs	r3, #10
 80096c0:	e7ab      	b.n	800961a <_strtol_l.constprop.0+0x56>
 80096c2:	bf00      	nop
 80096c4:	0800abdd 	.word	0x0800abdd

080096c8 <strtol>:
 80096c8:	4613      	mov	r3, r2
 80096ca:	460a      	mov	r2, r1
 80096cc:	4601      	mov	r1, r0
 80096ce:	4802      	ldr	r0, [pc, #8]	; (80096d8 <strtol+0x10>)
 80096d0:	6800      	ldr	r0, [r0, #0]
 80096d2:	f7ff bf77 	b.w	80095c4 <_strtol_l.constprop.0>
 80096d6:	bf00      	nop
 80096d8:	20000074 	.word	0x20000074

080096dc <std>:
 80096dc:	2300      	movs	r3, #0
 80096de:	b510      	push	{r4, lr}
 80096e0:	4604      	mov	r4, r0
 80096e2:	e9c0 3300 	strd	r3, r3, [r0]
 80096e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096ea:	6083      	str	r3, [r0, #8]
 80096ec:	8181      	strh	r1, [r0, #12]
 80096ee:	6643      	str	r3, [r0, #100]	; 0x64
 80096f0:	81c2      	strh	r2, [r0, #14]
 80096f2:	6183      	str	r3, [r0, #24]
 80096f4:	4619      	mov	r1, r3
 80096f6:	2208      	movs	r2, #8
 80096f8:	305c      	adds	r0, #92	; 0x5c
 80096fa:	f000 f9e5 	bl	8009ac8 <memset>
 80096fe:	4b0d      	ldr	r3, [pc, #52]	; (8009734 <std+0x58>)
 8009700:	6263      	str	r3, [r4, #36]	; 0x24
 8009702:	4b0d      	ldr	r3, [pc, #52]	; (8009738 <std+0x5c>)
 8009704:	62a3      	str	r3, [r4, #40]	; 0x28
 8009706:	4b0d      	ldr	r3, [pc, #52]	; (800973c <std+0x60>)
 8009708:	62e3      	str	r3, [r4, #44]	; 0x2c
 800970a:	4b0d      	ldr	r3, [pc, #52]	; (8009740 <std+0x64>)
 800970c:	6323      	str	r3, [r4, #48]	; 0x30
 800970e:	4b0d      	ldr	r3, [pc, #52]	; (8009744 <std+0x68>)
 8009710:	6224      	str	r4, [r4, #32]
 8009712:	429c      	cmp	r4, r3
 8009714:	d006      	beq.n	8009724 <std+0x48>
 8009716:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800971a:	4294      	cmp	r4, r2
 800971c:	d002      	beq.n	8009724 <std+0x48>
 800971e:	33d0      	adds	r3, #208	; 0xd0
 8009720:	429c      	cmp	r4, r3
 8009722:	d105      	bne.n	8009730 <std+0x54>
 8009724:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800972c:	f000 ba44 	b.w	8009bb8 <__retarget_lock_init_recursive>
 8009730:	bd10      	pop	{r4, pc}
 8009732:	bf00      	nop
 8009734:	08009919 	.word	0x08009919
 8009738:	0800993b 	.word	0x0800993b
 800973c:	08009973 	.word	0x08009973
 8009740:	08009997 	.word	0x08009997
 8009744:	200046e0 	.word	0x200046e0

08009748 <stdio_exit_handler>:
 8009748:	4a02      	ldr	r2, [pc, #8]	; (8009754 <stdio_exit_handler+0xc>)
 800974a:	4903      	ldr	r1, [pc, #12]	; (8009758 <stdio_exit_handler+0x10>)
 800974c:	4803      	ldr	r0, [pc, #12]	; (800975c <stdio_exit_handler+0x14>)
 800974e:	f000 b869 	b.w	8009824 <_fwalk_sglue>
 8009752:	bf00      	nop
 8009754:	2000001c 	.word	0x2000001c
 8009758:	08009ed9 	.word	0x08009ed9
 800975c:	20000028 	.word	0x20000028

08009760 <cleanup_stdio>:
 8009760:	6841      	ldr	r1, [r0, #4]
 8009762:	4b0c      	ldr	r3, [pc, #48]	; (8009794 <cleanup_stdio+0x34>)
 8009764:	4299      	cmp	r1, r3
 8009766:	b510      	push	{r4, lr}
 8009768:	4604      	mov	r4, r0
 800976a:	d001      	beq.n	8009770 <cleanup_stdio+0x10>
 800976c:	f000 fbb4 	bl	8009ed8 <_fflush_r>
 8009770:	68a1      	ldr	r1, [r4, #8]
 8009772:	4b09      	ldr	r3, [pc, #36]	; (8009798 <cleanup_stdio+0x38>)
 8009774:	4299      	cmp	r1, r3
 8009776:	d002      	beq.n	800977e <cleanup_stdio+0x1e>
 8009778:	4620      	mov	r0, r4
 800977a:	f000 fbad 	bl	8009ed8 <_fflush_r>
 800977e:	68e1      	ldr	r1, [r4, #12]
 8009780:	4b06      	ldr	r3, [pc, #24]	; (800979c <cleanup_stdio+0x3c>)
 8009782:	4299      	cmp	r1, r3
 8009784:	d004      	beq.n	8009790 <cleanup_stdio+0x30>
 8009786:	4620      	mov	r0, r4
 8009788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800978c:	f000 bba4 	b.w	8009ed8 <_fflush_r>
 8009790:	bd10      	pop	{r4, pc}
 8009792:	bf00      	nop
 8009794:	200046e0 	.word	0x200046e0
 8009798:	20004748 	.word	0x20004748
 800979c:	200047b0 	.word	0x200047b0

080097a0 <global_stdio_init.part.0>:
 80097a0:	b510      	push	{r4, lr}
 80097a2:	4b0b      	ldr	r3, [pc, #44]	; (80097d0 <global_stdio_init.part.0+0x30>)
 80097a4:	4c0b      	ldr	r4, [pc, #44]	; (80097d4 <global_stdio_init.part.0+0x34>)
 80097a6:	4a0c      	ldr	r2, [pc, #48]	; (80097d8 <global_stdio_init.part.0+0x38>)
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	4620      	mov	r0, r4
 80097ac:	2200      	movs	r2, #0
 80097ae:	2104      	movs	r1, #4
 80097b0:	f7ff ff94 	bl	80096dc <std>
 80097b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80097b8:	2201      	movs	r2, #1
 80097ba:	2109      	movs	r1, #9
 80097bc:	f7ff ff8e 	bl	80096dc <std>
 80097c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80097c4:	2202      	movs	r2, #2
 80097c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ca:	2112      	movs	r1, #18
 80097cc:	f7ff bf86 	b.w	80096dc <std>
 80097d0:	20004818 	.word	0x20004818
 80097d4:	200046e0 	.word	0x200046e0
 80097d8:	08009749 	.word	0x08009749

080097dc <__sfp_lock_acquire>:
 80097dc:	4801      	ldr	r0, [pc, #4]	; (80097e4 <__sfp_lock_acquire+0x8>)
 80097de:	f000 b9ec 	b.w	8009bba <__retarget_lock_acquire_recursive>
 80097e2:	bf00      	nop
 80097e4:	20004821 	.word	0x20004821

080097e8 <__sfp_lock_release>:
 80097e8:	4801      	ldr	r0, [pc, #4]	; (80097f0 <__sfp_lock_release+0x8>)
 80097ea:	f000 b9e7 	b.w	8009bbc <__retarget_lock_release_recursive>
 80097ee:	bf00      	nop
 80097f0:	20004821 	.word	0x20004821

080097f4 <__sinit>:
 80097f4:	b510      	push	{r4, lr}
 80097f6:	4604      	mov	r4, r0
 80097f8:	f7ff fff0 	bl	80097dc <__sfp_lock_acquire>
 80097fc:	6a23      	ldr	r3, [r4, #32]
 80097fe:	b11b      	cbz	r3, 8009808 <__sinit+0x14>
 8009800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009804:	f7ff bff0 	b.w	80097e8 <__sfp_lock_release>
 8009808:	4b04      	ldr	r3, [pc, #16]	; (800981c <__sinit+0x28>)
 800980a:	6223      	str	r3, [r4, #32]
 800980c:	4b04      	ldr	r3, [pc, #16]	; (8009820 <__sinit+0x2c>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1f5      	bne.n	8009800 <__sinit+0xc>
 8009814:	f7ff ffc4 	bl	80097a0 <global_stdio_init.part.0>
 8009818:	e7f2      	b.n	8009800 <__sinit+0xc>
 800981a:	bf00      	nop
 800981c:	08009761 	.word	0x08009761
 8009820:	20004818 	.word	0x20004818

08009824 <_fwalk_sglue>:
 8009824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009828:	4607      	mov	r7, r0
 800982a:	4688      	mov	r8, r1
 800982c:	4614      	mov	r4, r2
 800982e:	2600      	movs	r6, #0
 8009830:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009834:	f1b9 0901 	subs.w	r9, r9, #1
 8009838:	d505      	bpl.n	8009846 <_fwalk_sglue+0x22>
 800983a:	6824      	ldr	r4, [r4, #0]
 800983c:	2c00      	cmp	r4, #0
 800983e:	d1f7      	bne.n	8009830 <_fwalk_sglue+0xc>
 8009840:	4630      	mov	r0, r6
 8009842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009846:	89ab      	ldrh	r3, [r5, #12]
 8009848:	2b01      	cmp	r3, #1
 800984a:	d907      	bls.n	800985c <_fwalk_sglue+0x38>
 800984c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009850:	3301      	adds	r3, #1
 8009852:	d003      	beq.n	800985c <_fwalk_sglue+0x38>
 8009854:	4629      	mov	r1, r5
 8009856:	4638      	mov	r0, r7
 8009858:	47c0      	blx	r8
 800985a:	4306      	orrs	r6, r0
 800985c:	3568      	adds	r5, #104	; 0x68
 800985e:	e7e9      	b.n	8009834 <_fwalk_sglue+0x10>

08009860 <_puts_r>:
 8009860:	6a03      	ldr	r3, [r0, #32]
 8009862:	b570      	push	{r4, r5, r6, lr}
 8009864:	6884      	ldr	r4, [r0, #8]
 8009866:	4605      	mov	r5, r0
 8009868:	460e      	mov	r6, r1
 800986a:	b90b      	cbnz	r3, 8009870 <_puts_r+0x10>
 800986c:	f7ff ffc2 	bl	80097f4 <__sinit>
 8009870:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009872:	07db      	lsls	r3, r3, #31
 8009874:	d405      	bmi.n	8009882 <_puts_r+0x22>
 8009876:	89a3      	ldrh	r3, [r4, #12]
 8009878:	0598      	lsls	r0, r3, #22
 800987a:	d402      	bmi.n	8009882 <_puts_r+0x22>
 800987c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800987e:	f000 f99c 	bl	8009bba <__retarget_lock_acquire_recursive>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	0719      	lsls	r1, r3, #28
 8009886:	d513      	bpl.n	80098b0 <_puts_r+0x50>
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	b18b      	cbz	r3, 80098b0 <_puts_r+0x50>
 800988c:	3e01      	subs	r6, #1
 800988e:	68a3      	ldr	r3, [r4, #8]
 8009890:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009894:	3b01      	subs	r3, #1
 8009896:	60a3      	str	r3, [r4, #8]
 8009898:	b9e9      	cbnz	r1, 80098d6 <_puts_r+0x76>
 800989a:	2b00      	cmp	r3, #0
 800989c:	da2e      	bge.n	80098fc <_puts_r+0x9c>
 800989e:	4622      	mov	r2, r4
 80098a0:	210a      	movs	r1, #10
 80098a2:	4628      	mov	r0, r5
 80098a4:	f000 f87b 	bl	800999e <__swbuf_r>
 80098a8:	3001      	adds	r0, #1
 80098aa:	d007      	beq.n	80098bc <_puts_r+0x5c>
 80098ac:	250a      	movs	r5, #10
 80098ae:	e007      	b.n	80098c0 <_puts_r+0x60>
 80098b0:	4621      	mov	r1, r4
 80098b2:	4628      	mov	r0, r5
 80098b4:	f000 f8b0 	bl	8009a18 <__swsetup_r>
 80098b8:	2800      	cmp	r0, #0
 80098ba:	d0e7      	beq.n	800988c <_puts_r+0x2c>
 80098bc:	f04f 35ff 	mov.w	r5, #4294967295
 80098c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098c2:	07da      	lsls	r2, r3, #31
 80098c4:	d405      	bmi.n	80098d2 <_puts_r+0x72>
 80098c6:	89a3      	ldrh	r3, [r4, #12]
 80098c8:	059b      	lsls	r3, r3, #22
 80098ca:	d402      	bmi.n	80098d2 <_puts_r+0x72>
 80098cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ce:	f000 f975 	bl	8009bbc <__retarget_lock_release_recursive>
 80098d2:	4628      	mov	r0, r5
 80098d4:	bd70      	pop	{r4, r5, r6, pc}
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	da04      	bge.n	80098e4 <_puts_r+0x84>
 80098da:	69a2      	ldr	r2, [r4, #24]
 80098dc:	429a      	cmp	r2, r3
 80098de:	dc06      	bgt.n	80098ee <_puts_r+0x8e>
 80098e0:	290a      	cmp	r1, #10
 80098e2:	d004      	beq.n	80098ee <_puts_r+0x8e>
 80098e4:	6823      	ldr	r3, [r4, #0]
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	6022      	str	r2, [r4, #0]
 80098ea:	7019      	strb	r1, [r3, #0]
 80098ec:	e7cf      	b.n	800988e <_puts_r+0x2e>
 80098ee:	4622      	mov	r2, r4
 80098f0:	4628      	mov	r0, r5
 80098f2:	f000 f854 	bl	800999e <__swbuf_r>
 80098f6:	3001      	adds	r0, #1
 80098f8:	d1c9      	bne.n	800988e <_puts_r+0x2e>
 80098fa:	e7df      	b.n	80098bc <_puts_r+0x5c>
 80098fc:	6823      	ldr	r3, [r4, #0]
 80098fe:	250a      	movs	r5, #10
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	6022      	str	r2, [r4, #0]
 8009904:	701d      	strb	r5, [r3, #0]
 8009906:	e7db      	b.n	80098c0 <_puts_r+0x60>

08009908 <puts>:
 8009908:	4b02      	ldr	r3, [pc, #8]	; (8009914 <puts+0xc>)
 800990a:	4601      	mov	r1, r0
 800990c:	6818      	ldr	r0, [r3, #0]
 800990e:	f7ff bfa7 	b.w	8009860 <_puts_r>
 8009912:	bf00      	nop
 8009914:	20000074 	.word	0x20000074

08009918 <__sread>:
 8009918:	b510      	push	{r4, lr}
 800991a:	460c      	mov	r4, r1
 800991c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009920:	f000 f8fc 	bl	8009b1c <_read_r>
 8009924:	2800      	cmp	r0, #0
 8009926:	bfab      	itete	ge
 8009928:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800992a:	89a3      	ldrhlt	r3, [r4, #12]
 800992c:	181b      	addge	r3, r3, r0
 800992e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009932:	bfac      	ite	ge
 8009934:	6563      	strge	r3, [r4, #84]	; 0x54
 8009936:	81a3      	strhlt	r3, [r4, #12]
 8009938:	bd10      	pop	{r4, pc}

0800993a <__swrite>:
 800993a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800993e:	461f      	mov	r7, r3
 8009940:	898b      	ldrh	r3, [r1, #12]
 8009942:	05db      	lsls	r3, r3, #23
 8009944:	4605      	mov	r5, r0
 8009946:	460c      	mov	r4, r1
 8009948:	4616      	mov	r6, r2
 800994a:	d505      	bpl.n	8009958 <__swrite+0x1e>
 800994c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009950:	2302      	movs	r3, #2
 8009952:	2200      	movs	r2, #0
 8009954:	f000 f8d0 	bl	8009af8 <_lseek_r>
 8009958:	89a3      	ldrh	r3, [r4, #12]
 800995a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800995e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009962:	81a3      	strh	r3, [r4, #12]
 8009964:	4632      	mov	r2, r6
 8009966:	463b      	mov	r3, r7
 8009968:	4628      	mov	r0, r5
 800996a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800996e:	f000 b8e7 	b.w	8009b40 <_write_r>

08009972 <__sseek>:
 8009972:	b510      	push	{r4, lr}
 8009974:	460c      	mov	r4, r1
 8009976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997a:	f000 f8bd 	bl	8009af8 <_lseek_r>
 800997e:	1c43      	adds	r3, r0, #1
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	bf15      	itete	ne
 8009984:	6560      	strne	r0, [r4, #84]	; 0x54
 8009986:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800998a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800998e:	81a3      	strheq	r3, [r4, #12]
 8009990:	bf18      	it	ne
 8009992:	81a3      	strhne	r3, [r4, #12]
 8009994:	bd10      	pop	{r4, pc}

08009996 <__sclose>:
 8009996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800999a:	f000 b89d 	b.w	8009ad8 <_close_r>

0800999e <__swbuf_r>:
 800999e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a0:	460e      	mov	r6, r1
 80099a2:	4614      	mov	r4, r2
 80099a4:	4605      	mov	r5, r0
 80099a6:	b118      	cbz	r0, 80099b0 <__swbuf_r+0x12>
 80099a8:	6a03      	ldr	r3, [r0, #32]
 80099aa:	b90b      	cbnz	r3, 80099b0 <__swbuf_r+0x12>
 80099ac:	f7ff ff22 	bl	80097f4 <__sinit>
 80099b0:	69a3      	ldr	r3, [r4, #24]
 80099b2:	60a3      	str	r3, [r4, #8]
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	071a      	lsls	r2, r3, #28
 80099b8:	d525      	bpl.n	8009a06 <__swbuf_r+0x68>
 80099ba:	6923      	ldr	r3, [r4, #16]
 80099bc:	b31b      	cbz	r3, 8009a06 <__swbuf_r+0x68>
 80099be:	6823      	ldr	r3, [r4, #0]
 80099c0:	6922      	ldr	r2, [r4, #16]
 80099c2:	1a98      	subs	r0, r3, r2
 80099c4:	6963      	ldr	r3, [r4, #20]
 80099c6:	b2f6      	uxtb	r6, r6
 80099c8:	4283      	cmp	r3, r0
 80099ca:	4637      	mov	r7, r6
 80099cc:	dc04      	bgt.n	80099d8 <__swbuf_r+0x3a>
 80099ce:	4621      	mov	r1, r4
 80099d0:	4628      	mov	r0, r5
 80099d2:	f000 fa81 	bl	8009ed8 <_fflush_r>
 80099d6:	b9e0      	cbnz	r0, 8009a12 <__swbuf_r+0x74>
 80099d8:	68a3      	ldr	r3, [r4, #8]
 80099da:	3b01      	subs	r3, #1
 80099dc:	60a3      	str	r3, [r4, #8]
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	1c5a      	adds	r2, r3, #1
 80099e2:	6022      	str	r2, [r4, #0]
 80099e4:	701e      	strb	r6, [r3, #0]
 80099e6:	6962      	ldr	r2, [r4, #20]
 80099e8:	1c43      	adds	r3, r0, #1
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d004      	beq.n	80099f8 <__swbuf_r+0x5a>
 80099ee:	89a3      	ldrh	r3, [r4, #12]
 80099f0:	07db      	lsls	r3, r3, #31
 80099f2:	d506      	bpl.n	8009a02 <__swbuf_r+0x64>
 80099f4:	2e0a      	cmp	r6, #10
 80099f6:	d104      	bne.n	8009a02 <__swbuf_r+0x64>
 80099f8:	4621      	mov	r1, r4
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 fa6c 	bl	8009ed8 <_fflush_r>
 8009a00:	b938      	cbnz	r0, 8009a12 <__swbuf_r+0x74>
 8009a02:	4638      	mov	r0, r7
 8009a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a06:	4621      	mov	r1, r4
 8009a08:	4628      	mov	r0, r5
 8009a0a:	f000 f805 	bl	8009a18 <__swsetup_r>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d0d5      	beq.n	80099be <__swbuf_r+0x20>
 8009a12:	f04f 37ff 	mov.w	r7, #4294967295
 8009a16:	e7f4      	b.n	8009a02 <__swbuf_r+0x64>

08009a18 <__swsetup_r>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	4b2a      	ldr	r3, [pc, #168]	; (8009ac4 <__swsetup_r+0xac>)
 8009a1c:	4605      	mov	r5, r0
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	460c      	mov	r4, r1
 8009a22:	b118      	cbz	r0, 8009a2c <__swsetup_r+0x14>
 8009a24:	6a03      	ldr	r3, [r0, #32]
 8009a26:	b90b      	cbnz	r3, 8009a2c <__swsetup_r+0x14>
 8009a28:	f7ff fee4 	bl	80097f4 <__sinit>
 8009a2c:	89a3      	ldrh	r3, [r4, #12]
 8009a2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a32:	0718      	lsls	r0, r3, #28
 8009a34:	d422      	bmi.n	8009a7c <__swsetup_r+0x64>
 8009a36:	06d9      	lsls	r1, r3, #27
 8009a38:	d407      	bmi.n	8009a4a <__swsetup_r+0x32>
 8009a3a:	2309      	movs	r3, #9
 8009a3c:	602b      	str	r3, [r5, #0]
 8009a3e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a42:	81a3      	strh	r3, [r4, #12]
 8009a44:	f04f 30ff 	mov.w	r0, #4294967295
 8009a48:	e034      	b.n	8009ab4 <__swsetup_r+0x9c>
 8009a4a:	0758      	lsls	r0, r3, #29
 8009a4c:	d512      	bpl.n	8009a74 <__swsetup_r+0x5c>
 8009a4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a50:	b141      	cbz	r1, 8009a64 <__swsetup_r+0x4c>
 8009a52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a56:	4299      	cmp	r1, r3
 8009a58:	d002      	beq.n	8009a60 <__swsetup_r+0x48>
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	f000 f8be 	bl	8009bdc <_free_r>
 8009a60:	2300      	movs	r3, #0
 8009a62:	6363      	str	r3, [r4, #52]	; 0x34
 8009a64:	89a3      	ldrh	r3, [r4, #12]
 8009a66:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a6a:	81a3      	strh	r3, [r4, #12]
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	6063      	str	r3, [r4, #4]
 8009a70:	6923      	ldr	r3, [r4, #16]
 8009a72:	6023      	str	r3, [r4, #0]
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	f043 0308 	orr.w	r3, r3, #8
 8009a7a:	81a3      	strh	r3, [r4, #12]
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	b94b      	cbnz	r3, 8009a94 <__swsetup_r+0x7c>
 8009a80:	89a3      	ldrh	r3, [r4, #12]
 8009a82:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a8a:	d003      	beq.n	8009a94 <__swsetup_r+0x7c>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	4628      	mov	r0, r5
 8009a90:	f000 fa70 	bl	8009f74 <__smakebuf_r>
 8009a94:	89a0      	ldrh	r0, [r4, #12]
 8009a96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a9a:	f010 0301 	ands.w	r3, r0, #1
 8009a9e:	d00a      	beq.n	8009ab6 <__swsetup_r+0x9e>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	60a3      	str	r3, [r4, #8]
 8009aa4:	6963      	ldr	r3, [r4, #20]
 8009aa6:	425b      	negs	r3, r3
 8009aa8:	61a3      	str	r3, [r4, #24]
 8009aaa:	6923      	ldr	r3, [r4, #16]
 8009aac:	b943      	cbnz	r3, 8009ac0 <__swsetup_r+0xa8>
 8009aae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ab2:	d1c4      	bne.n	8009a3e <__swsetup_r+0x26>
 8009ab4:	bd38      	pop	{r3, r4, r5, pc}
 8009ab6:	0781      	lsls	r1, r0, #30
 8009ab8:	bf58      	it	pl
 8009aba:	6963      	ldrpl	r3, [r4, #20]
 8009abc:	60a3      	str	r3, [r4, #8]
 8009abe:	e7f4      	b.n	8009aaa <__swsetup_r+0x92>
 8009ac0:	2000      	movs	r0, #0
 8009ac2:	e7f7      	b.n	8009ab4 <__swsetup_r+0x9c>
 8009ac4:	20000074 	.word	0x20000074

08009ac8 <memset>:
 8009ac8:	4402      	add	r2, r0
 8009aca:	4603      	mov	r3, r0
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d100      	bne.n	8009ad2 <memset+0xa>
 8009ad0:	4770      	bx	lr
 8009ad2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ad6:	e7f9      	b.n	8009acc <memset+0x4>

08009ad8 <_close_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d06      	ldr	r5, [pc, #24]	; (8009af4 <_close_r+0x1c>)
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f8 f80f 	bl	8001b06 <_close>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_close_r+0x1a>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_close_r+0x1a>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	2000481c 	.word	0x2000481c

08009af8 <_lseek_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4d07      	ldr	r5, [pc, #28]	; (8009b18 <_lseek_r+0x20>)
 8009afc:	4604      	mov	r4, r0
 8009afe:	4608      	mov	r0, r1
 8009b00:	4611      	mov	r1, r2
 8009b02:	2200      	movs	r2, #0
 8009b04:	602a      	str	r2, [r5, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	f7f8 f824 	bl	8001b54 <_lseek>
 8009b0c:	1c43      	adds	r3, r0, #1
 8009b0e:	d102      	bne.n	8009b16 <_lseek_r+0x1e>
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	b103      	cbz	r3, 8009b16 <_lseek_r+0x1e>
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	bd38      	pop	{r3, r4, r5, pc}
 8009b18:	2000481c 	.word	0x2000481c

08009b1c <_read_r>:
 8009b1c:	b538      	push	{r3, r4, r5, lr}
 8009b1e:	4d07      	ldr	r5, [pc, #28]	; (8009b3c <_read_r+0x20>)
 8009b20:	4604      	mov	r4, r0
 8009b22:	4608      	mov	r0, r1
 8009b24:	4611      	mov	r1, r2
 8009b26:	2200      	movs	r2, #0
 8009b28:	602a      	str	r2, [r5, #0]
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	f7f7 ffce 	bl	8001acc <_read>
 8009b30:	1c43      	adds	r3, r0, #1
 8009b32:	d102      	bne.n	8009b3a <_read_r+0x1e>
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	b103      	cbz	r3, 8009b3a <_read_r+0x1e>
 8009b38:	6023      	str	r3, [r4, #0]
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}
 8009b3c:	2000481c 	.word	0x2000481c

08009b40 <_write_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	4d07      	ldr	r5, [pc, #28]	; (8009b60 <_write_r+0x20>)
 8009b44:	4604      	mov	r4, r0
 8009b46:	4608      	mov	r0, r1
 8009b48:	4611      	mov	r1, r2
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	602a      	str	r2, [r5, #0]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	f7f8 fa28 	bl	8001fa4 <_write>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d102      	bne.n	8009b5e <_write_r+0x1e>
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	b103      	cbz	r3, 8009b5e <_write_r+0x1e>
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	bd38      	pop	{r3, r4, r5, pc}
 8009b60:	2000481c 	.word	0x2000481c

08009b64 <__errno>:
 8009b64:	4b01      	ldr	r3, [pc, #4]	; (8009b6c <__errno+0x8>)
 8009b66:	6818      	ldr	r0, [r3, #0]
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	20000074 	.word	0x20000074

08009b70 <__libc_init_array>:
 8009b70:	b570      	push	{r4, r5, r6, lr}
 8009b72:	4d0d      	ldr	r5, [pc, #52]	; (8009ba8 <__libc_init_array+0x38>)
 8009b74:	4c0d      	ldr	r4, [pc, #52]	; (8009bac <__libc_init_array+0x3c>)
 8009b76:	1b64      	subs	r4, r4, r5
 8009b78:	10a4      	asrs	r4, r4, #2
 8009b7a:	2600      	movs	r6, #0
 8009b7c:	42a6      	cmp	r6, r4
 8009b7e:	d109      	bne.n	8009b94 <__libc_init_array+0x24>
 8009b80:	4d0b      	ldr	r5, [pc, #44]	; (8009bb0 <__libc_init_array+0x40>)
 8009b82:	4c0c      	ldr	r4, [pc, #48]	; (8009bb4 <__libc_init_array+0x44>)
 8009b84:	f000 ff9e 	bl	800aac4 <_init>
 8009b88:	1b64      	subs	r4, r4, r5
 8009b8a:	10a4      	asrs	r4, r4, #2
 8009b8c:	2600      	movs	r6, #0
 8009b8e:	42a6      	cmp	r6, r4
 8009b90:	d105      	bne.n	8009b9e <__libc_init_array+0x2e>
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b98:	4798      	blx	r3
 8009b9a:	3601      	adds	r6, #1
 8009b9c:	e7ee      	b.n	8009b7c <__libc_init_array+0xc>
 8009b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ba2:	4798      	blx	r3
 8009ba4:	3601      	adds	r6, #1
 8009ba6:	e7f2      	b.n	8009b8e <__libc_init_array+0x1e>
 8009ba8:	0800b0b8 	.word	0x0800b0b8
 8009bac:	0800b0b8 	.word	0x0800b0b8
 8009bb0:	0800b0b8 	.word	0x0800b0b8
 8009bb4:	0800b0bc 	.word	0x0800b0bc

08009bb8 <__retarget_lock_init_recursive>:
 8009bb8:	4770      	bx	lr

08009bba <__retarget_lock_acquire_recursive>:
 8009bba:	4770      	bx	lr

08009bbc <__retarget_lock_release_recursive>:
 8009bbc:	4770      	bx	lr

08009bbe <memcpy>:
 8009bbe:	440a      	add	r2, r1
 8009bc0:	4291      	cmp	r1, r2
 8009bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bc6:	d100      	bne.n	8009bca <memcpy+0xc>
 8009bc8:	4770      	bx	lr
 8009bca:	b510      	push	{r4, lr}
 8009bcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bd4:	4291      	cmp	r1, r2
 8009bd6:	d1f9      	bne.n	8009bcc <memcpy+0xe>
 8009bd8:	bd10      	pop	{r4, pc}
	...

08009bdc <_free_r>:
 8009bdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009bde:	2900      	cmp	r1, #0
 8009be0:	d044      	beq.n	8009c6c <_free_r+0x90>
 8009be2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009be6:	9001      	str	r0, [sp, #4]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f1a1 0404 	sub.w	r4, r1, #4
 8009bee:	bfb8      	it	lt
 8009bf0:	18e4      	addlt	r4, r4, r3
 8009bf2:	f000 f8df 	bl	8009db4 <__malloc_lock>
 8009bf6:	4a1e      	ldr	r2, [pc, #120]	; (8009c70 <_free_r+0x94>)
 8009bf8:	9801      	ldr	r0, [sp, #4]
 8009bfa:	6813      	ldr	r3, [r2, #0]
 8009bfc:	b933      	cbnz	r3, 8009c0c <_free_r+0x30>
 8009bfe:	6063      	str	r3, [r4, #4]
 8009c00:	6014      	str	r4, [r2, #0]
 8009c02:	b003      	add	sp, #12
 8009c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c08:	f000 b8da 	b.w	8009dc0 <__malloc_unlock>
 8009c0c:	42a3      	cmp	r3, r4
 8009c0e:	d908      	bls.n	8009c22 <_free_r+0x46>
 8009c10:	6825      	ldr	r5, [r4, #0]
 8009c12:	1961      	adds	r1, r4, r5
 8009c14:	428b      	cmp	r3, r1
 8009c16:	bf01      	itttt	eq
 8009c18:	6819      	ldreq	r1, [r3, #0]
 8009c1a:	685b      	ldreq	r3, [r3, #4]
 8009c1c:	1949      	addeq	r1, r1, r5
 8009c1e:	6021      	streq	r1, [r4, #0]
 8009c20:	e7ed      	b.n	8009bfe <_free_r+0x22>
 8009c22:	461a      	mov	r2, r3
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	b10b      	cbz	r3, 8009c2c <_free_r+0x50>
 8009c28:	42a3      	cmp	r3, r4
 8009c2a:	d9fa      	bls.n	8009c22 <_free_r+0x46>
 8009c2c:	6811      	ldr	r1, [r2, #0]
 8009c2e:	1855      	adds	r5, r2, r1
 8009c30:	42a5      	cmp	r5, r4
 8009c32:	d10b      	bne.n	8009c4c <_free_r+0x70>
 8009c34:	6824      	ldr	r4, [r4, #0]
 8009c36:	4421      	add	r1, r4
 8009c38:	1854      	adds	r4, r2, r1
 8009c3a:	42a3      	cmp	r3, r4
 8009c3c:	6011      	str	r1, [r2, #0]
 8009c3e:	d1e0      	bne.n	8009c02 <_free_r+0x26>
 8009c40:	681c      	ldr	r4, [r3, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	6053      	str	r3, [r2, #4]
 8009c46:	440c      	add	r4, r1
 8009c48:	6014      	str	r4, [r2, #0]
 8009c4a:	e7da      	b.n	8009c02 <_free_r+0x26>
 8009c4c:	d902      	bls.n	8009c54 <_free_r+0x78>
 8009c4e:	230c      	movs	r3, #12
 8009c50:	6003      	str	r3, [r0, #0]
 8009c52:	e7d6      	b.n	8009c02 <_free_r+0x26>
 8009c54:	6825      	ldr	r5, [r4, #0]
 8009c56:	1961      	adds	r1, r4, r5
 8009c58:	428b      	cmp	r3, r1
 8009c5a:	bf04      	itt	eq
 8009c5c:	6819      	ldreq	r1, [r3, #0]
 8009c5e:	685b      	ldreq	r3, [r3, #4]
 8009c60:	6063      	str	r3, [r4, #4]
 8009c62:	bf04      	itt	eq
 8009c64:	1949      	addeq	r1, r1, r5
 8009c66:	6021      	streq	r1, [r4, #0]
 8009c68:	6054      	str	r4, [r2, #4]
 8009c6a:	e7ca      	b.n	8009c02 <_free_r+0x26>
 8009c6c:	b003      	add	sp, #12
 8009c6e:	bd30      	pop	{r4, r5, pc}
 8009c70:	20004824 	.word	0x20004824

08009c74 <sbrk_aligned>:
 8009c74:	b570      	push	{r4, r5, r6, lr}
 8009c76:	4e0e      	ldr	r6, [pc, #56]	; (8009cb0 <sbrk_aligned+0x3c>)
 8009c78:	460c      	mov	r4, r1
 8009c7a:	6831      	ldr	r1, [r6, #0]
 8009c7c:	4605      	mov	r5, r0
 8009c7e:	b911      	cbnz	r1, 8009c86 <sbrk_aligned+0x12>
 8009c80:	f000 f9d6 	bl	800a030 <_sbrk_r>
 8009c84:	6030      	str	r0, [r6, #0]
 8009c86:	4621      	mov	r1, r4
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f000 f9d1 	bl	800a030 <_sbrk_r>
 8009c8e:	1c43      	adds	r3, r0, #1
 8009c90:	d00a      	beq.n	8009ca8 <sbrk_aligned+0x34>
 8009c92:	1cc4      	adds	r4, r0, #3
 8009c94:	f024 0403 	bic.w	r4, r4, #3
 8009c98:	42a0      	cmp	r0, r4
 8009c9a:	d007      	beq.n	8009cac <sbrk_aligned+0x38>
 8009c9c:	1a21      	subs	r1, r4, r0
 8009c9e:	4628      	mov	r0, r5
 8009ca0:	f000 f9c6 	bl	800a030 <_sbrk_r>
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	d101      	bne.n	8009cac <sbrk_aligned+0x38>
 8009ca8:	f04f 34ff 	mov.w	r4, #4294967295
 8009cac:	4620      	mov	r0, r4
 8009cae:	bd70      	pop	{r4, r5, r6, pc}
 8009cb0:	20004828 	.word	0x20004828

08009cb4 <_malloc_r>:
 8009cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cb8:	1ccd      	adds	r5, r1, #3
 8009cba:	f025 0503 	bic.w	r5, r5, #3
 8009cbe:	3508      	adds	r5, #8
 8009cc0:	2d0c      	cmp	r5, #12
 8009cc2:	bf38      	it	cc
 8009cc4:	250c      	movcc	r5, #12
 8009cc6:	2d00      	cmp	r5, #0
 8009cc8:	4607      	mov	r7, r0
 8009cca:	db01      	blt.n	8009cd0 <_malloc_r+0x1c>
 8009ccc:	42a9      	cmp	r1, r5
 8009cce:	d905      	bls.n	8009cdc <_malloc_r+0x28>
 8009cd0:	230c      	movs	r3, #12
 8009cd2:	603b      	str	r3, [r7, #0]
 8009cd4:	2600      	movs	r6, #0
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cdc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009db0 <_malloc_r+0xfc>
 8009ce0:	f000 f868 	bl	8009db4 <__malloc_lock>
 8009ce4:	f8d8 3000 	ldr.w	r3, [r8]
 8009ce8:	461c      	mov	r4, r3
 8009cea:	bb5c      	cbnz	r4, 8009d44 <_malloc_r+0x90>
 8009cec:	4629      	mov	r1, r5
 8009cee:	4638      	mov	r0, r7
 8009cf0:	f7ff ffc0 	bl	8009c74 <sbrk_aligned>
 8009cf4:	1c43      	adds	r3, r0, #1
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	d155      	bne.n	8009da6 <_malloc_r+0xf2>
 8009cfa:	f8d8 4000 	ldr.w	r4, [r8]
 8009cfe:	4626      	mov	r6, r4
 8009d00:	2e00      	cmp	r6, #0
 8009d02:	d145      	bne.n	8009d90 <_malloc_r+0xdc>
 8009d04:	2c00      	cmp	r4, #0
 8009d06:	d048      	beq.n	8009d9a <_malloc_r+0xe6>
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	4631      	mov	r1, r6
 8009d0c:	4638      	mov	r0, r7
 8009d0e:	eb04 0903 	add.w	r9, r4, r3
 8009d12:	f000 f98d 	bl	800a030 <_sbrk_r>
 8009d16:	4581      	cmp	r9, r0
 8009d18:	d13f      	bne.n	8009d9a <_malloc_r+0xe6>
 8009d1a:	6821      	ldr	r1, [r4, #0]
 8009d1c:	1a6d      	subs	r5, r5, r1
 8009d1e:	4629      	mov	r1, r5
 8009d20:	4638      	mov	r0, r7
 8009d22:	f7ff ffa7 	bl	8009c74 <sbrk_aligned>
 8009d26:	3001      	adds	r0, #1
 8009d28:	d037      	beq.n	8009d9a <_malloc_r+0xe6>
 8009d2a:	6823      	ldr	r3, [r4, #0]
 8009d2c:	442b      	add	r3, r5
 8009d2e:	6023      	str	r3, [r4, #0]
 8009d30:	f8d8 3000 	ldr.w	r3, [r8]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d038      	beq.n	8009daa <_malloc_r+0xf6>
 8009d38:	685a      	ldr	r2, [r3, #4]
 8009d3a:	42a2      	cmp	r2, r4
 8009d3c:	d12b      	bne.n	8009d96 <_malloc_r+0xe2>
 8009d3e:	2200      	movs	r2, #0
 8009d40:	605a      	str	r2, [r3, #4]
 8009d42:	e00f      	b.n	8009d64 <_malloc_r+0xb0>
 8009d44:	6822      	ldr	r2, [r4, #0]
 8009d46:	1b52      	subs	r2, r2, r5
 8009d48:	d41f      	bmi.n	8009d8a <_malloc_r+0xd6>
 8009d4a:	2a0b      	cmp	r2, #11
 8009d4c:	d917      	bls.n	8009d7e <_malloc_r+0xca>
 8009d4e:	1961      	adds	r1, r4, r5
 8009d50:	42a3      	cmp	r3, r4
 8009d52:	6025      	str	r5, [r4, #0]
 8009d54:	bf18      	it	ne
 8009d56:	6059      	strne	r1, [r3, #4]
 8009d58:	6863      	ldr	r3, [r4, #4]
 8009d5a:	bf08      	it	eq
 8009d5c:	f8c8 1000 	streq.w	r1, [r8]
 8009d60:	5162      	str	r2, [r4, r5]
 8009d62:	604b      	str	r3, [r1, #4]
 8009d64:	4638      	mov	r0, r7
 8009d66:	f104 060b 	add.w	r6, r4, #11
 8009d6a:	f000 f829 	bl	8009dc0 <__malloc_unlock>
 8009d6e:	f026 0607 	bic.w	r6, r6, #7
 8009d72:	1d23      	adds	r3, r4, #4
 8009d74:	1af2      	subs	r2, r6, r3
 8009d76:	d0ae      	beq.n	8009cd6 <_malloc_r+0x22>
 8009d78:	1b9b      	subs	r3, r3, r6
 8009d7a:	50a3      	str	r3, [r4, r2]
 8009d7c:	e7ab      	b.n	8009cd6 <_malloc_r+0x22>
 8009d7e:	42a3      	cmp	r3, r4
 8009d80:	6862      	ldr	r2, [r4, #4]
 8009d82:	d1dd      	bne.n	8009d40 <_malloc_r+0x8c>
 8009d84:	f8c8 2000 	str.w	r2, [r8]
 8009d88:	e7ec      	b.n	8009d64 <_malloc_r+0xb0>
 8009d8a:	4623      	mov	r3, r4
 8009d8c:	6864      	ldr	r4, [r4, #4]
 8009d8e:	e7ac      	b.n	8009cea <_malloc_r+0x36>
 8009d90:	4634      	mov	r4, r6
 8009d92:	6876      	ldr	r6, [r6, #4]
 8009d94:	e7b4      	b.n	8009d00 <_malloc_r+0x4c>
 8009d96:	4613      	mov	r3, r2
 8009d98:	e7cc      	b.n	8009d34 <_malloc_r+0x80>
 8009d9a:	230c      	movs	r3, #12
 8009d9c:	603b      	str	r3, [r7, #0]
 8009d9e:	4638      	mov	r0, r7
 8009da0:	f000 f80e 	bl	8009dc0 <__malloc_unlock>
 8009da4:	e797      	b.n	8009cd6 <_malloc_r+0x22>
 8009da6:	6025      	str	r5, [r4, #0]
 8009da8:	e7dc      	b.n	8009d64 <_malloc_r+0xb0>
 8009daa:	605b      	str	r3, [r3, #4]
 8009dac:	deff      	udf	#255	; 0xff
 8009dae:	bf00      	nop
 8009db0:	20004824 	.word	0x20004824

08009db4 <__malloc_lock>:
 8009db4:	4801      	ldr	r0, [pc, #4]	; (8009dbc <__malloc_lock+0x8>)
 8009db6:	f7ff bf00 	b.w	8009bba <__retarget_lock_acquire_recursive>
 8009dba:	bf00      	nop
 8009dbc:	20004820 	.word	0x20004820

08009dc0 <__malloc_unlock>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	; (8009dc8 <__malloc_unlock+0x8>)
 8009dc2:	f7ff befb 	b.w	8009bbc <__retarget_lock_release_recursive>
 8009dc6:	bf00      	nop
 8009dc8:	20004820 	.word	0x20004820

08009dcc <__sflush_r>:
 8009dcc:	898a      	ldrh	r2, [r1, #12]
 8009dce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dd2:	4605      	mov	r5, r0
 8009dd4:	0710      	lsls	r0, r2, #28
 8009dd6:	460c      	mov	r4, r1
 8009dd8:	d458      	bmi.n	8009e8c <__sflush_r+0xc0>
 8009dda:	684b      	ldr	r3, [r1, #4]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	dc05      	bgt.n	8009dec <__sflush_r+0x20>
 8009de0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	dc02      	bgt.n	8009dec <__sflush_r+0x20>
 8009de6:	2000      	movs	r0, #0
 8009de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009dee:	2e00      	cmp	r6, #0
 8009df0:	d0f9      	beq.n	8009de6 <__sflush_r+0x1a>
 8009df2:	2300      	movs	r3, #0
 8009df4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009df8:	682f      	ldr	r7, [r5, #0]
 8009dfa:	6a21      	ldr	r1, [r4, #32]
 8009dfc:	602b      	str	r3, [r5, #0]
 8009dfe:	d032      	beq.n	8009e66 <__sflush_r+0x9a>
 8009e00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	075a      	lsls	r2, r3, #29
 8009e06:	d505      	bpl.n	8009e14 <__sflush_r+0x48>
 8009e08:	6863      	ldr	r3, [r4, #4]
 8009e0a:	1ac0      	subs	r0, r0, r3
 8009e0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e0e:	b10b      	cbz	r3, 8009e14 <__sflush_r+0x48>
 8009e10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e12:	1ac0      	subs	r0, r0, r3
 8009e14:	2300      	movs	r3, #0
 8009e16:	4602      	mov	r2, r0
 8009e18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e1a:	6a21      	ldr	r1, [r4, #32]
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	47b0      	blx	r6
 8009e20:	1c43      	adds	r3, r0, #1
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	d106      	bne.n	8009e34 <__sflush_r+0x68>
 8009e26:	6829      	ldr	r1, [r5, #0]
 8009e28:	291d      	cmp	r1, #29
 8009e2a:	d82b      	bhi.n	8009e84 <__sflush_r+0xb8>
 8009e2c:	4a29      	ldr	r2, [pc, #164]	; (8009ed4 <__sflush_r+0x108>)
 8009e2e:	410a      	asrs	r2, r1
 8009e30:	07d6      	lsls	r6, r2, #31
 8009e32:	d427      	bmi.n	8009e84 <__sflush_r+0xb8>
 8009e34:	2200      	movs	r2, #0
 8009e36:	6062      	str	r2, [r4, #4]
 8009e38:	04d9      	lsls	r1, r3, #19
 8009e3a:	6922      	ldr	r2, [r4, #16]
 8009e3c:	6022      	str	r2, [r4, #0]
 8009e3e:	d504      	bpl.n	8009e4a <__sflush_r+0x7e>
 8009e40:	1c42      	adds	r2, r0, #1
 8009e42:	d101      	bne.n	8009e48 <__sflush_r+0x7c>
 8009e44:	682b      	ldr	r3, [r5, #0]
 8009e46:	b903      	cbnz	r3, 8009e4a <__sflush_r+0x7e>
 8009e48:	6560      	str	r0, [r4, #84]	; 0x54
 8009e4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e4c:	602f      	str	r7, [r5, #0]
 8009e4e:	2900      	cmp	r1, #0
 8009e50:	d0c9      	beq.n	8009de6 <__sflush_r+0x1a>
 8009e52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e56:	4299      	cmp	r1, r3
 8009e58:	d002      	beq.n	8009e60 <__sflush_r+0x94>
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	f7ff febe 	bl	8009bdc <_free_r>
 8009e60:	2000      	movs	r0, #0
 8009e62:	6360      	str	r0, [r4, #52]	; 0x34
 8009e64:	e7c0      	b.n	8009de8 <__sflush_r+0x1c>
 8009e66:	2301      	movs	r3, #1
 8009e68:	4628      	mov	r0, r5
 8009e6a:	47b0      	blx	r6
 8009e6c:	1c41      	adds	r1, r0, #1
 8009e6e:	d1c8      	bne.n	8009e02 <__sflush_r+0x36>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d0c5      	beq.n	8009e02 <__sflush_r+0x36>
 8009e76:	2b1d      	cmp	r3, #29
 8009e78:	d001      	beq.n	8009e7e <__sflush_r+0xb2>
 8009e7a:	2b16      	cmp	r3, #22
 8009e7c:	d101      	bne.n	8009e82 <__sflush_r+0xb6>
 8009e7e:	602f      	str	r7, [r5, #0]
 8009e80:	e7b1      	b.n	8009de6 <__sflush_r+0x1a>
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e88:	81a3      	strh	r3, [r4, #12]
 8009e8a:	e7ad      	b.n	8009de8 <__sflush_r+0x1c>
 8009e8c:	690f      	ldr	r7, [r1, #16]
 8009e8e:	2f00      	cmp	r7, #0
 8009e90:	d0a9      	beq.n	8009de6 <__sflush_r+0x1a>
 8009e92:	0793      	lsls	r3, r2, #30
 8009e94:	680e      	ldr	r6, [r1, #0]
 8009e96:	bf08      	it	eq
 8009e98:	694b      	ldreq	r3, [r1, #20]
 8009e9a:	600f      	str	r7, [r1, #0]
 8009e9c:	bf18      	it	ne
 8009e9e:	2300      	movne	r3, #0
 8009ea0:	eba6 0807 	sub.w	r8, r6, r7
 8009ea4:	608b      	str	r3, [r1, #8]
 8009ea6:	f1b8 0f00 	cmp.w	r8, #0
 8009eaa:	dd9c      	ble.n	8009de6 <__sflush_r+0x1a>
 8009eac:	6a21      	ldr	r1, [r4, #32]
 8009eae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009eb0:	4643      	mov	r3, r8
 8009eb2:	463a      	mov	r2, r7
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	47b0      	blx	r6
 8009eb8:	2800      	cmp	r0, #0
 8009eba:	dc06      	bgt.n	8009eca <__sflush_r+0xfe>
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec8:	e78e      	b.n	8009de8 <__sflush_r+0x1c>
 8009eca:	4407      	add	r7, r0
 8009ecc:	eba8 0800 	sub.w	r8, r8, r0
 8009ed0:	e7e9      	b.n	8009ea6 <__sflush_r+0xda>
 8009ed2:	bf00      	nop
 8009ed4:	dfbffffe 	.word	0xdfbffffe

08009ed8 <_fflush_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	690b      	ldr	r3, [r1, #16]
 8009edc:	4605      	mov	r5, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	b913      	cbnz	r3, 8009ee8 <_fflush_r+0x10>
 8009ee2:	2500      	movs	r5, #0
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	bd38      	pop	{r3, r4, r5, pc}
 8009ee8:	b118      	cbz	r0, 8009ef2 <_fflush_r+0x1a>
 8009eea:	6a03      	ldr	r3, [r0, #32]
 8009eec:	b90b      	cbnz	r3, 8009ef2 <_fflush_r+0x1a>
 8009eee:	f7ff fc81 	bl	80097f4 <__sinit>
 8009ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d0f3      	beq.n	8009ee2 <_fflush_r+0xa>
 8009efa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009efc:	07d0      	lsls	r0, r2, #31
 8009efe:	d404      	bmi.n	8009f0a <_fflush_r+0x32>
 8009f00:	0599      	lsls	r1, r3, #22
 8009f02:	d402      	bmi.n	8009f0a <_fflush_r+0x32>
 8009f04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f06:	f7ff fe58 	bl	8009bba <__retarget_lock_acquire_recursive>
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	f7ff ff5d 	bl	8009dcc <__sflush_r>
 8009f12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f14:	07da      	lsls	r2, r3, #31
 8009f16:	4605      	mov	r5, r0
 8009f18:	d4e4      	bmi.n	8009ee4 <_fflush_r+0xc>
 8009f1a:	89a3      	ldrh	r3, [r4, #12]
 8009f1c:	059b      	lsls	r3, r3, #22
 8009f1e:	d4e1      	bmi.n	8009ee4 <_fflush_r+0xc>
 8009f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f22:	f7ff fe4b 	bl	8009bbc <__retarget_lock_release_recursive>
 8009f26:	e7dd      	b.n	8009ee4 <_fflush_r+0xc>

08009f28 <__swhatbuf_r>:
 8009f28:	b570      	push	{r4, r5, r6, lr}
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f30:	2900      	cmp	r1, #0
 8009f32:	b096      	sub	sp, #88	; 0x58
 8009f34:	4615      	mov	r5, r2
 8009f36:	461e      	mov	r6, r3
 8009f38:	da0d      	bge.n	8009f56 <__swhatbuf_r+0x2e>
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009f40:	f04f 0100 	mov.w	r1, #0
 8009f44:	bf0c      	ite	eq
 8009f46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009f4a:	2340      	movne	r3, #64	; 0x40
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	6031      	str	r1, [r6, #0]
 8009f50:	602b      	str	r3, [r5, #0]
 8009f52:	b016      	add	sp, #88	; 0x58
 8009f54:	bd70      	pop	{r4, r5, r6, pc}
 8009f56:	466a      	mov	r2, sp
 8009f58:	f000 f848 	bl	8009fec <_fstat_r>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	dbec      	blt.n	8009f3a <__swhatbuf_r+0x12>
 8009f60:	9901      	ldr	r1, [sp, #4]
 8009f62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009f66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009f6a:	4259      	negs	r1, r3
 8009f6c:	4159      	adcs	r1, r3
 8009f6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f72:	e7eb      	b.n	8009f4c <__swhatbuf_r+0x24>

08009f74 <__smakebuf_r>:
 8009f74:	898b      	ldrh	r3, [r1, #12]
 8009f76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f78:	079d      	lsls	r5, r3, #30
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	d507      	bpl.n	8009f90 <__smakebuf_r+0x1c>
 8009f80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	6123      	str	r3, [r4, #16]
 8009f88:	2301      	movs	r3, #1
 8009f8a:	6163      	str	r3, [r4, #20]
 8009f8c:	b002      	add	sp, #8
 8009f8e:	bd70      	pop	{r4, r5, r6, pc}
 8009f90:	ab01      	add	r3, sp, #4
 8009f92:	466a      	mov	r2, sp
 8009f94:	f7ff ffc8 	bl	8009f28 <__swhatbuf_r>
 8009f98:	9900      	ldr	r1, [sp, #0]
 8009f9a:	4605      	mov	r5, r0
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f7ff fe89 	bl	8009cb4 <_malloc_r>
 8009fa2:	b948      	cbnz	r0, 8009fb8 <__smakebuf_r+0x44>
 8009fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa8:	059a      	lsls	r2, r3, #22
 8009faa:	d4ef      	bmi.n	8009f8c <__smakebuf_r+0x18>
 8009fac:	f023 0303 	bic.w	r3, r3, #3
 8009fb0:	f043 0302 	orr.w	r3, r3, #2
 8009fb4:	81a3      	strh	r3, [r4, #12]
 8009fb6:	e7e3      	b.n	8009f80 <__smakebuf_r+0xc>
 8009fb8:	89a3      	ldrh	r3, [r4, #12]
 8009fba:	6020      	str	r0, [r4, #0]
 8009fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fc0:	81a3      	strh	r3, [r4, #12]
 8009fc2:	9b00      	ldr	r3, [sp, #0]
 8009fc4:	6163      	str	r3, [r4, #20]
 8009fc6:	9b01      	ldr	r3, [sp, #4]
 8009fc8:	6120      	str	r0, [r4, #16]
 8009fca:	b15b      	cbz	r3, 8009fe4 <__smakebuf_r+0x70>
 8009fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	f000 f81d 	bl	800a010 <_isatty_r>
 8009fd6:	b128      	cbz	r0, 8009fe4 <__smakebuf_r+0x70>
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	f023 0303 	bic.w	r3, r3, #3
 8009fde:	f043 0301 	orr.w	r3, r3, #1
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	431d      	orrs	r5, r3
 8009fe8:	81a5      	strh	r5, [r4, #12]
 8009fea:	e7cf      	b.n	8009f8c <__smakebuf_r+0x18>

08009fec <_fstat_r>:
 8009fec:	b538      	push	{r3, r4, r5, lr}
 8009fee:	4d07      	ldr	r5, [pc, #28]	; (800a00c <_fstat_r+0x20>)
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	4608      	mov	r0, r1
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	602b      	str	r3, [r5, #0]
 8009ffa:	f7f7 fd90 	bl	8001b1e <_fstat>
 8009ffe:	1c43      	adds	r3, r0, #1
 800a000:	d102      	bne.n	800a008 <_fstat_r+0x1c>
 800a002:	682b      	ldr	r3, [r5, #0]
 800a004:	b103      	cbz	r3, 800a008 <_fstat_r+0x1c>
 800a006:	6023      	str	r3, [r4, #0]
 800a008:	bd38      	pop	{r3, r4, r5, pc}
 800a00a:	bf00      	nop
 800a00c:	2000481c 	.word	0x2000481c

0800a010 <_isatty_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	4d06      	ldr	r5, [pc, #24]	; (800a02c <_isatty_r+0x1c>)
 800a014:	2300      	movs	r3, #0
 800a016:	4604      	mov	r4, r0
 800a018:	4608      	mov	r0, r1
 800a01a:	602b      	str	r3, [r5, #0]
 800a01c:	f7f7 fd8f 	bl	8001b3e <_isatty>
 800a020:	1c43      	adds	r3, r0, #1
 800a022:	d102      	bne.n	800a02a <_isatty_r+0x1a>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	b103      	cbz	r3, 800a02a <_isatty_r+0x1a>
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	2000481c 	.word	0x2000481c

0800a030 <_sbrk_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4d06      	ldr	r5, [pc, #24]	; (800a04c <_sbrk_r+0x1c>)
 800a034:	2300      	movs	r3, #0
 800a036:	4604      	mov	r4, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	602b      	str	r3, [r5, #0]
 800a03c:	f7f7 fd98 	bl	8001b70 <_sbrk>
 800a040:	1c43      	adds	r3, r0, #1
 800a042:	d102      	bne.n	800a04a <_sbrk_r+0x1a>
 800a044:	682b      	ldr	r3, [r5, #0]
 800a046:	b103      	cbz	r3, 800a04a <_sbrk_r+0x1a>
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	2000481c 	.word	0x2000481c

0800a050 <sinf>:
 800a050:	ee10 3a10 	vmov	r3, s0
 800a054:	b507      	push	{r0, r1, r2, lr}
 800a056:	4a1f      	ldr	r2, [pc, #124]	; (800a0d4 <sinf+0x84>)
 800a058:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a05c:	4293      	cmp	r3, r2
 800a05e:	dc07      	bgt.n	800a070 <sinf+0x20>
 800a060:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a0d8 <sinf+0x88>
 800a064:	2000      	movs	r0, #0
 800a066:	b003      	add	sp, #12
 800a068:	f85d eb04 	ldr.w	lr, [sp], #4
 800a06c:	f000 b894 	b.w	800a198 <__kernel_sinf>
 800a070:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a074:	db04      	blt.n	800a080 <sinf+0x30>
 800a076:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a07a:	b003      	add	sp, #12
 800a07c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a080:	4668      	mov	r0, sp
 800a082:	f000 f8d1 	bl	800a228 <__ieee754_rem_pio2f>
 800a086:	f000 0003 	and.w	r0, r0, #3
 800a08a:	2801      	cmp	r0, #1
 800a08c:	d00a      	beq.n	800a0a4 <sinf+0x54>
 800a08e:	2802      	cmp	r0, #2
 800a090:	d00f      	beq.n	800a0b2 <sinf+0x62>
 800a092:	b9c0      	cbnz	r0, 800a0c6 <sinf+0x76>
 800a094:	eddd 0a01 	vldr	s1, [sp, #4]
 800a098:	ed9d 0a00 	vldr	s0, [sp]
 800a09c:	2001      	movs	r0, #1
 800a09e:	f000 f87b 	bl	800a198 <__kernel_sinf>
 800a0a2:	e7ea      	b.n	800a07a <sinf+0x2a>
 800a0a4:	eddd 0a01 	vldr	s1, [sp, #4]
 800a0a8:	ed9d 0a00 	vldr	s0, [sp]
 800a0ac:	f000 f816 	bl	800a0dc <__kernel_cosf>
 800a0b0:	e7e3      	b.n	800a07a <sinf+0x2a>
 800a0b2:	eddd 0a01 	vldr	s1, [sp, #4]
 800a0b6:	ed9d 0a00 	vldr	s0, [sp]
 800a0ba:	2001      	movs	r0, #1
 800a0bc:	f000 f86c 	bl	800a198 <__kernel_sinf>
 800a0c0:	eeb1 0a40 	vneg.f32	s0, s0
 800a0c4:	e7d9      	b.n	800a07a <sinf+0x2a>
 800a0c6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a0ca:	ed9d 0a00 	vldr	s0, [sp]
 800a0ce:	f000 f805 	bl	800a0dc <__kernel_cosf>
 800a0d2:	e7f5      	b.n	800a0c0 <sinf+0x70>
 800a0d4:	3f490fd8 	.word	0x3f490fd8
 800a0d8:	00000000 	.word	0x00000000

0800a0dc <__kernel_cosf>:
 800a0dc:	ee10 3a10 	vmov	r3, s0
 800a0e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0e4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a0e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0ec:	da05      	bge.n	800a0fa <__kernel_cosf+0x1e>
 800a0ee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a0f2:	ee17 2a90 	vmov	r2, s15
 800a0f6:	2a00      	cmp	r2, #0
 800a0f8:	d03b      	beq.n	800a172 <__kernel_cosf+0x96>
 800a0fa:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a0fe:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800a178 <__kernel_cosf+0x9c>
 800a102:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800a17c <__kernel_cosf+0xa0>
 800a106:	4a1e      	ldr	r2, [pc, #120]	; (800a180 <__kernel_cosf+0xa4>)
 800a108:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a10c:	4293      	cmp	r3, r2
 800a10e:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800a184 <__kernel_cosf+0xa8>
 800a112:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a116:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800a188 <__kernel_cosf+0xac>
 800a11a:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a11e:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800a18c <__kernel_cosf+0xb0>
 800a122:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a126:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800a190 <__kernel_cosf+0xb4>
 800a12a:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a12e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800a132:	ee26 6a07 	vmul.f32	s12, s12, s14
 800a136:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a13a:	eee7 0a06 	vfma.f32	s1, s14, s12
 800a13e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a142:	dc04      	bgt.n	800a14e <__kernel_cosf+0x72>
 800a144:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a148:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800a14c:	4770      	bx	lr
 800a14e:	4a11      	ldr	r2, [pc, #68]	; (800a194 <__kernel_cosf+0xb8>)
 800a150:	4293      	cmp	r3, r2
 800a152:	bfda      	itte	le
 800a154:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800a158:	ee07 3a10 	vmovle	s14, r3
 800a15c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800a160:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a164:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800a168:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a16c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a170:	4770      	bx	lr
 800a172:	eeb0 0a66 	vmov.f32	s0, s13
 800a176:	4770      	bx	lr
 800a178:	ad47d74e 	.word	0xad47d74e
 800a17c:	310f74f6 	.word	0x310f74f6
 800a180:	3e999999 	.word	0x3e999999
 800a184:	b493f27c 	.word	0xb493f27c
 800a188:	37d00d01 	.word	0x37d00d01
 800a18c:	bab60b61 	.word	0xbab60b61
 800a190:	3d2aaaab 	.word	0x3d2aaaab
 800a194:	3f480000 	.word	0x3f480000

0800a198 <__kernel_sinf>:
 800a198:	ee10 3a10 	vmov	r3, s0
 800a19c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a1a0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a1a4:	da04      	bge.n	800a1b0 <__kernel_sinf+0x18>
 800a1a6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a1aa:	ee17 3a90 	vmov	r3, s15
 800a1ae:	b35b      	cbz	r3, 800a208 <__kernel_sinf+0x70>
 800a1b0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a1b4:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a20c <__kernel_sinf+0x74>
 800a1b8:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800a210 <__kernel_sinf+0x78>
 800a1bc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a1c0:	eddf 7a14 	vldr	s15, [pc, #80]	; 800a214 <__kernel_sinf+0x7c>
 800a1c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a1c8:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800a218 <__kernel_sinf+0x80>
 800a1cc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a1d0:	eddf 7a12 	vldr	s15, [pc, #72]	; 800a21c <__kernel_sinf+0x84>
 800a1d4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a1d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a1dc:	b930      	cbnz	r0, 800a1ec <__kernel_sinf+0x54>
 800a1de:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800a220 <__kernel_sinf+0x88>
 800a1e2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a1e6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a1ea:	4770      	bx	lr
 800a1ec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a1f0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800a1f4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a1f8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a1fc:	eddf 7a09 	vldr	s15, [pc, #36]	; 800a224 <__kernel_sinf+0x8c>
 800a200:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a204:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a208:	4770      	bx	lr
 800a20a:	bf00      	nop
 800a20c:	2f2ec9d3 	.word	0x2f2ec9d3
 800a210:	b2d72f34 	.word	0xb2d72f34
 800a214:	3638ef1b 	.word	0x3638ef1b
 800a218:	b9500d01 	.word	0xb9500d01
 800a21c:	3c088889 	.word	0x3c088889
 800a220:	be2aaaab 	.word	0xbe2aaaab
 800a224:	3e2aaaab 	.word	0x3e2aaaab

0800a228 <__ieee754_rem_pio2f>:
 800a228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a22a:	ee10 6a10 	vmov	r6, s0
 800a22e:	4b86      	ldr	r3, [pc, #536]	; (800a448 <__ieee754_rem_pio2f+0x220>)
 800a230:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a234:	429d      	cmp	r5, r3
 800a236:	b087      	sub	sp, #28
 800a238:	4604      	mov	r4, r0
 800a23a:	dc05      	bgt.n	800a248 <__ieee754_rem_pio2f+0x20>
 800a23c:	2300      	movs	r3, #0
 800a23e:	ed80 0a00 	vstr	s0, [r0]
 800a242:	6043      	str	r3, [r0, #4]
 800a244:	2000      	movs	r0, #0
 800a246:	e020      	b.n	800a28a <__ieee754_rem_pio2f+0x62>
 800a248:	4b80      	ldr	r3, [pc, #512]	; (800a44c <__ieee754_rem_pio2f+0x224>)
 800a24a:	429d      	cmp	r5, r3
 800a24c:	dc38      	bgt.n	800a2c0 <__ieee754_rem_pio2f+0x98>
 800a24e:	2e00      	cmp	r6, #0
 800a250:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800a450 <__ieee754_rem_pio2f+0x228>
 800a254:	4b7f      	ldr	r3, [pc, #508]	; (800a454 <__ieee754_rem_pio2f+0x22c>)
 800a256:	f025 050f 	bic.w	r5, r5, #15
 800a25a:	dd18      	ble.n	800a28e <__ieee754_rem_pio2f+0x66>
 800a25c:	429d      	cmp	r5, r3
 800a25e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a262:	bf09      	itett	eq
 800a264:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800a458 <__ieee754_rem_pio2f+0x230>
 800a268:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800a45c <__ieee754_rem_pio2f+0x234>
 800a26c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a270:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800a460 <__ieee754_rem_pio2f+0x238>
 800a274:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a278:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a27c:	edc0 6a00 	vstr	s13, [r0]
 800a280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a284:	edc0 7a01 	vstr	s15, [r0, #4]
 800a288:	2001      	movs	r0, #1
 800a28a:	b007      	add	sp, #28
 800a28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a28e:	429d      	cmp	r5, r3
 800a290:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a294:	bf09      	itett	eq
 800a296:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800a458 <__ieee754_rem_pio2f+0x230>
 800a29a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800a45c <__ieee754_rem_pio2f+0x234>
 800a29e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a2a2:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800a460 <__ieee754_rem_pio2f+0x238>
 800a2a6:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a2aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a2ae:	edc0 6a00 	vstr	s13, [r0]
 800a2b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2b6:	edc0 7a01 	vstr	s15, [r0, #4]
 800a2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a2be:	e7e4      	b.n	800a28a <__ieee754_rem_pio2f+0x62>
 800a2c0:	4b68      	ldr	r3, [pc, #416]	; (800a464 <__ieee754_rem_pio2f+0x23c>)
 800a2c2:	429d      	cmp	r5, r3
 800a2c4:	dc71      	bgt.n	800a3aa <__ieee754_rem_pio2f+0x182>
 800a2c6:	f000 f8db 	bl	800a480 <fabsf>
 800a2ca:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a468 <__ieee754_rem_pio2f+0x240>
 800a2ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a2d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a2d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a2de:	ee17 0a90 	vmov	r0, s15
 800a2e2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a450 <__ieee754_rem_pio2f+0x228>
 800a2e6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a2ea:	281f      	cmp	r0, #31
 800a2ec:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a45c <__ieee754_rem_pio2f+0x234>
 800a2f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2f4:	eeb1 6a47 	vneg.f32	s12, s14
 800a2f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a2fc:	ee16 2a90 	vmov	r2, s13
 800a300:	dc1c      	bgt.n	800a33c <__ieee754_rem_pio2f+0x114>
 800a302:	495a      	ldr	r1, [pc, #360]	; (800a46c <__ieee754_rem_pio2f+0x244>)
 800a304:	1e47      	subs	r7, r0, #1
 800a306:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800a30a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a30e:	428b      	cmp	r3, r1
 800a310:	d014      	beq.n	800a33c <__ieee754_rem_pio2f+0x114>
 800a312:	6022      	str	r2, [r4, #0]
 800a314:	ed94 7a00 	vldr	s14, [r4]
 800a318:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a31c:	2e00      	cmp	r6, #0
 800a31e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a322:	ed84 0a01 	vstr	s0, [r4, #4]
 800a326:	dab0      	bge.n	800a28a <__ieee754_rem_pio2f+0x62>
 800a328:	eeb1 7a47 	vneg.f32	s14, s14
 800a32c:	eeb1 0a40 	vneg.f32	s0, s0
 800a330:	ed84 7a00 	vstr	s14, [r4]
 800a334:	ed84 0a01 	vstr	s0, [r4, #4]
 800a338:	4240      	negs	r0, r0
 800a33a:	e7a6      	b.n	800a28a <__ieee754_rem_pio2f+0x62>
 800a33c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a340:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800a344:	2908      	cmp	r1, #8
 800a346:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800a34a:	dde2      	ble.n	800a312 <__ieee754_rem_pio2f+0xea>
 800a34c:	eddf 5a42 	vldr	s11, [pc, #264]	; 800a458 <__ieee754_rem_pio2f+0x230>
 800a350:	eef0 6a40 	vmov.f32	s13, s0
 800a354:	eee6 6a25 	vfma.f32	s13, s12, s11
 800a358:	ee70 7a66 	vsub.f32	s15, s0, s13
 800a35c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a360:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a460 <__ieee754_rem_pio2f+0x238>
 800a364:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a368:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a36c:	ee15 2a90 	vmov	r2, s11
 800a370:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a374:	1a5b      	subs	r3, r3, r1
 800a376:	2b19      	cmp	r3, #25
 800a378:	dc04      	bgt.n	800a384 <__ieee754_rem_pio2f+0x15c>
 800a37a:	edc4 5a00 	vstr	s11, [r4]
 800a37e:	eeb0 0a66 	vmov.f32	s0, s13
 800a382:	e7c7      	b.n	800a314 <__ieee754_rem_pio2f+0xec>
 800a384:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a470 <__ieee754_rem_pio2f+0x248>
 800a388:	eeb0 0a66 	vmov.f32	s0, s13
 800a38c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a390:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a394:	eddf 6a37 	vldr	s13, [pc, #220]	; 800a474 <__ieee754_rem_pio2f+0x24c>
 800a398:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a39c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a3a0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a3a4:	ed84 7a00 	vstr	s14, [r4]
 800a3a8:	e7b4      	b.n	800a314 <__ieee754_rem_pio2f+0xec>
 800a3aa:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a3ae:	db06      	blt.n	800a3be <__ieee754_rem_pio2f+0x196>
 800a3b0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a3b4:	edc0 7a01 	vstr	s15, [r0, #4]
 800a3b8:	edc0 7a00 	vstr	s15, [r0]
 800a3bc:	e742      	b.n	800a244 <__ieee754_rem_pio2f+0x1c>
 800a3be:	15ea      	asrs	r2, r5, #23
 800a3c0:	3a86      	subs	r2, #134	; 0x86
 800a3c2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a3c6:	ee07 3a90 	vmov	s15, r3
 800a3ca:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a3ce:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800a478 <__ieee754_rem_pio2f+0x250>
 800a3d2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a3d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3da:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a3de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a3e2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a3e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a3ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3ee:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a3f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a3f6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fe:	edcd 7a05 	vstr	s15, [sp, #20]
 800a402:	d11e      	bne.n	800a442 <__ieee754_rem_pio2f+0x21a>
 800a404:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a40c:	bf14      	ite	ne
 800a40e:	2302      	movne	r3, #2
 800a410:	2301      	moveq	r3, #1
 800a412:	491a      	ldr	r1, [pc, #104]	; (800a47c <__ieee754_rem_pio2f+0x254>)
 800a414:	9101      	str	r1, [sp, #4]
 800a416:	2102      	movs	r1, #2
 800a418:	9100      	str	r1, [sp, #0]
 800a41a:	a803      	add	r0, sp, #12
 800a41c:	4621      	mov	r1, r4
 800a41e:	f000 f837 	bl	800a490 <__kernel_rem_pio2f>
 800a422:	2e00      	cmp	r6, #0
 800a424:	f6bf af31 	bge.w	800a28a <__ieee754_rem_pio2f+0x62>
 800a428:	edd4 7a00 	vldr	s15, [r4]
 800a42c:	eef1 7a67 	vneg.f32	s15, s15
 800a430:	edc4 7a00 	vstr	s15, [r4]
 800a434:	edd4 7a01 	vldr	s15, [r4, #4]
 800a438:	eef1 7a67 	vneg.f32	s15, s15
 800a43c:	edc4 7a01 	vstr	s15, [r4, #4]
 800a440:	e77a      	b.n	800a338 <__ieee754_rem_pio2f+0x110>
 800a442:	2303      	movs	r3, #3
 800a444:	e7e5      	b.n	800a412 <__ieee754_rem_pio2f+0x1ea>
 800a446:	bf00      	nop
 800a448:	3f490fd8 	.word	0x3f490fd8
 800a44c:	4016cbe3 	.word	0x4016cbe3
 800a450:	3fc90f80 	.word	0x3fc90f80
 800a454:	3fc90fd0 	.word	0x3fc90fd0
 800a458:	37354400 	.word	0x37354400
 800a45c:	37354443 	.word	0x37354443
 800a460:	2e85a308 	.word	0x2e85a308
 800a464:	43490f80 	.word	0x43490f80
 800a468:	3f22f984 	.word	0x3f22f984
 800a46c:	0800ace0 	.word	0x0800ace0
 800a470:	2e85a300 	.word	0x2e85a300
 800a474:	248d3132 	.word	0x248d3132
 800a478:	43800000 	.word	0x43800000
 800a47c:	0800ad60 	.word	0x0800ad60

0800a480 <fabsf>:
 800a480:	ee10 3a10 	vmov	r3, s0
 800a484:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a488:	ee00 3a10 	vmov	s0, r3
 800a48c:	4770      	bx	lr
	...

0800a490 <__kernel_rem_pio2f>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	ed2d 8b04 	vpush	{d8-d9}
 800a498:	b0d9      	sub	sp, #356	; 0x164
 800a49a:	4688      	mov	r8, r1
 800a49c:	9002      	str	r0, [sp, #8]
 800a49e:	49b8      	ldr	r1, [pc, #736]	; (800a780 <__kernel_rem_pio2f+0x2f0>)
 800a4a0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800a4a2:	9301      	str	r3, [sp, #4]
 800a4a4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800a4a8:	9901      	ldr	r1, [sp, #4]
 800a4aa:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800a4ac:	f101 3bff 	add.w	fp, r1, #4294967295
 800a4b0:	1d11      	adds	r1, r2, #4
 800a4b2:	db25      	blt.n	800a500 <__kernel_rem_pio2f+0x70>
 800a4b4:	1ed0      	subs	r0, r2, #3
 800a4b6:	bf48      	it	mi
 800a4b8:	1d10      	addmi	r0, r2, #4
 800a4ba:	10c0      	asrs	r0, r0, #3
 800a4bc:	1c45      	adds	r5, r0, #1
 800a4be:	00e9      	lsls	r1, r5, #3
 800a4c0:	eba0 070b 	sub.w	r7, r0, fp
 800a4c4:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a4c8:	9103      	str	r1, [sp, #12]
 800a4ca:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800a4ce:	eb0a 0c0b 	add.w	ip, sl, fp
 800a4d2:	ae1c      	add	r6, sp, #112	; 0x70
 800a4d4:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800a4d8:	2400      	movs	r4, #0
 800a4da:	4564      	cmp	r4, ip
 800a4dc:	dd12      	ble.n	800a504 <__kernel_rem_pio2f+0x74>
 800a4de:	9901      	ldr	r1, [sp, #4]
 800a4e0:	ac1c      	add	r4, sp, #112	; 0x70
 800a4e2:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800a4e6:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800a4ea:	f04f 0c00 	mov.w	ip, #0
 800a4ee:	45d4      	cmp	ip, sl
 800a4f0:	dc27      	bgt.n	800a542 <__kernel_rem_pio2f+0xb2>
 800a4f2:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a4f6:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a4fa:	4627      	mov	r7, r4
 800a4fc:	2600      	movs	r6, #0
 800a4fe:	e016      	b.n	800a52e <__kernel_rem_pio2f+0x9e>
 800a500:	2000      	movs	r0, #0
 800a502:	e7db      	b.n	800a4bc <__kernel_rem_pio2f+0x2c>
 800a504:	42e7      	cmn	r7, r4
 800a506:	bf5d      	ittte	pl
 800a508:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800a50c:	ee07 1a90 	vmovpl	s15, r1
 800a510:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a514:	eef0 7a47 	vmovmi.f32	s15, s14
 800a518:	ece6 7a01 	vstmia	r6!, {s15}
 800a51c:	3401      	adds	r4, #1
 800a51e:	e7dc      	b.n	800a4da <__kernel_rem_pio2f+0x4a>
 800a520:	ecfe 6a01 	vldmia	lr!, {s13}
 800a524:	ed97 7a00 	vldr	s14, [r7]
 800a528:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a52c:	3601      	adds	r6, #1
 800a52e:	455e      	cmp	r6, fp
 800a530:	f1a7 0704 	sub.w	r7, r7, #4
 800a534:	ddf4      	ble.n	800a520 <__kernel_rem_pio2f+0x90>
 800a536:	ece9 7a01 	vstmia	r9!, {s15}
 800a53a:	f10c 0c01 	add.w	ip, ip, #1
 800a53e:	3404      	adds	r4, #4
 800a540:	e7d5      	b.n	800a4ee <__kernel_rem_pio2f+0x5e>
 800a542:	a908      	add	r1, sp, #32
 800a544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a548:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800a54c:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800a78c <__kernel_rem_pio2f+0x2fc>
 800a550:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800a788 <__kernel_rem_pio2f+0x2f8>
 800a554:	9105      	str	r1, [sp, #20]
 800a556:	9304      	str	r3, [sp, #16]
 800a558:	4656      	mov	r6, sl
 800a55a:	00b3      	lsls	r3, r6, #2
 800a55c:	9306      	str	r3, [sp, #24]
 800a55e:	ab58      	add	r3, sp, #352	; 0x160
 800a560:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a564:	ac08      	add	r4, sp, #32
 800a566:	ab44      	add	r3, sp, #272	; 0x110
 800a568:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800a56c:	46a4      	mov	ip, r4
 800a56e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a572:	4637      	mov	r7, r6
 800a574:	2f00      	cmp	r7, #0
 800a576:	f1a0 0004 	sub.w	r0, r0, #4
 800a57a:	dc4a      	bgt.n	800a612 <__kernel_rem_pio2f+0x182>
 800a57c:	4628      	mov	r0, r5
 800a57e:	9207      	str	r2, [sp, #28]
 800a580:	f000 f9f8 	bl	800a974 <scalbnf>
 800a584:	eeb0 8a40 	vmov.f32	s16, s0
 800a588:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800a58c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a590:	f000 fa56 	bl	800aa40 <floorf>
 800a594:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800a598:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a59c:	2d00      	cmp	r5, #0
 800a59e:	9a07      	ldr	r2, [sp, #28]
 800a5a0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a5a4:	ee17 9a90 	vmov	r9, s15
 800a5a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5ac:	ee38 8a67 	vsub.f32	s16, s16, s15
 800a5b0:	dd41      	ble.n	800a636 <__kernel_rem_pio2f+0x1a6>
 800a5b2:	f106 3cff 	add.w	ip, r6, #4294967295
 800a5b6:	ab08      	add	r3, sp, #32
 800a5b8:	f1c5 0e08 	rsb	lr, r5, #8
 800a5bc:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800a5c0:	fa47 f00e 	asr.w	r0, r7, lr
 800a5c4:	4481      	add	r9, r0
 800a5c6:	fa00 f00e 	lsl.w	r0, r0, lr
 800a5ca:	1a3f      	subs	r7, r7, r0
 800a5cc:	f1c5 0007 	rsb	r0, r5, #7
 800a5d0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800a5d4:	4107      	asrs	r7, r0
 800a5d6:	2f00      	cmp	r7, #0
 800a5d8:	dd3c      	ble.n	800a654 <__kernel_rem_pio2f+0x1c4>
 800a5da:	f04f 0e00 	mov.w	lr, #0
 800a5de:	f109 0901 	add.w	r9, r9, #1
 800a5e2:	4671      	mov	r1, lr
 800a5e4:	4576      	cmp	r6, lr
 800a5e6:	dc67      	bgt.n	800a6b8 <__kernel_rem_pio2f+0x228>
 800a5e8:	2d00      	cmp	r5, #0
 800a5ea:	dd03      	ble.n	800a5f4 <__kernel_rem_pio2f+0x164>
 800a5ec:	2d01      	cmp	r5, #1
 800a5ee:	d074      	beq.n	800a6da <__kernel_rem_pio2f+0x24a>
 800a5f0:	2d02      	cmp	r5, #2
 800a5f2:	d07b      	beq.n	800a6ec <__kernel_rem_pio2f+0x25c>
 800a5f4:	2f02      	cmp	r7, #2
 800a5f6:	d12d      	bne.n	800a654 <__kernel_rem_pio2f+0x1c4>
 800a5f8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a5fc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a600:	b341      	cbz	r1, 800a654 <__kernel_rem_pio2f+0x1c4>
 800a602:	4628      	mov	r0, r5
 800a604:	9207      	str	r2, [sp, #28]
 800a606:	f000 f9b5 	bl	800a974 <scalbnf>
 800a60a:	9a07      	ldr	r2, [sp, #28]
 800a60c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a610:	e020      	b.n	800a654 <__kernel_rem_pio2f+0x1c4>
 800a612:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a616:	3f01      	subs	r7, #1
 800a618:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a61c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a620:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a624:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a628:	ecac 0a01 	vstmia	ip!, {s0}
 800a62c:	ed90 0a00 	vldr	s0, [r0]
 800a630:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a634:	e79e      	b.n	800a574 <__kernel_rem_pio2f+0xe4>
 800a636:	d105      	bne.n	800a644 <__kernel_rem_pio2f+0x1b4>
 800a638:	1e70      	subs	r0, r6, #1
 800a63a:	ab08      	add	r3, sp, #32
 800a63c:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800a640:	11ff      	asrs	r7, r7, #7
 800a642:	e7c8      	b.n	800a5d6 <__kernel_rem_pio2f+0x146>
 800a644:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a648:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a650:	da30      	bge.n	800a6b4 <__kernel_rem_pio2f+0x224>
 800a652:	2700      	movs	r7, #0
 800a654:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a65c:	f040 809a 	bne.w	800a794 <__kernel_rem_pio2f+0x304>
 800a660:	1e74      	subs	r4, r6, #1
 800a662:	46a4      	mov	ip, r4
 800a664:	2100      	movs	r1, #0
 800a666:	45d4      	cmp	ip, sl
 800a668:	da47      	bge.n	800a6fa <__kernel_rem_pio2f+0x26a>
 800a66a:	2900      	cmp	r1, #0
 800a66c:	d063      	beq.n	800a736 <__kernel_rem_pio2f+0x2a6>
 800a66e:	ab08      	add	r3, sp, #32
 800a670:	3d08      	subs	r5, #8
 800a672:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d07f      	beq.n	800a77a <__kernel_rem_pio2f+0x2ea>
 800a67a:	4628      	mov	r0, r5
 800a67c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a680:	f000 f978 	bl	800a974 <scalbnf>
 800a684:	1c63      	adds	r3, r4, #1
 800a686:	aa44      	add	r2, sp, #272	; 0x110
 800a688:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800a78c <__kernel_rem_pio2f+0x2fc>
 800a68c:	0099      	lsls	r1, r3, #2
 800a68e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a692:	4623      	mov	r3, r4
 800a694:	2b00      	cmp	r3, #0
 800a696:	f280 80ad 	bge.w	800a7f4 <__kernel_rem_pio2f+0x364>
 800a69a:	4623      	mov	r3, r4
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f2c0 80cb 	blt.w	800a838 <__kernel_rem_pio2f+0x3a8>
 800a6a2:	aa44      	add	r2, sp, #272	; 0x110
 800a6a4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800a6a8:	4e36      	ldr	r6, [pc, #216]	; (800a784 <__kernel_rem_pio2f+0x2f4>)
 800a6aa:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a6ae:	2000      	movs	r0, #0
 800a6b0:	1ae2      	subs	r2, r4, r3
 800a6b2:	e0b6      	b.n	800a822 <__kernel_rem_pio2f+0x392>
 800a6b4:	2702      	movs	r7, #2
 800a6b6:	e790      	b.n	800a5da <__kernel_rem_pio2f+0x14a>
 800a6b8:	6820      	ldr	r0, [r4, #0]
 800a6ba:	b949      	cbnz	r1, 800a6d0 <__kernel_rem_pio2f+0x240>
 800a6bc:	b118      	cbz	r0, 800a6c6 <__kernel_rem_pio2f+0x236>
 800a6be:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a6c2:	6020      	str	r0, [r4, #0]
 800a6c4:	2001      	movs	r0, #1
 800a6c6:	f10e 0e01 	add.w	lr, lr, #1
 800a6ca:	3404      	adds	r4, #4
 800a6cc:	4601      	mov	r1, r0
 800a6ce:	e789      	b.n	800a5e4 <__kernel_rem_pio2f+0x154>
 800a6d0:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800a6d4:	6020      	str	r0, [r4, #0]
 800a6d6:	4608      	mov	r0, r1
 800a6d8:	e7f5      	b.n	800a6c6 <__kernel_rem_pio2f+0x236>
 800a6da:	1e74      	subs	r4, r6, #1
 800a6dc:	ab08      	add	r3, sp, #32
 800a6de:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a6e2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a6e6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a6ea:	e783      	b.n	800a5f4 <__kernel_rem_pio2f+0x164>
 800a6ec:	1e74      	subs	r4, r6, #1
 800a6ee:	ab08      	add	r3, sp, #32
 800a6f0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a6f4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800a6f8:	e7f5      	b.n	800a6e6 <__kernel_rem_pio2f+0x256>
 800a6fa:	ab08      	add	r3, sp, #32
 800a6fc:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800a700:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a704:	4301      	orrs	r1, r0
 800a706:	e7ae      	b.n	800a666 <__kernel_rem_pio2f+0x1d6>
 800a708:	3001      	adds	r0, #1
 800a70a:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800a70e:	2f00      	cmp	r7, #0
 800a710:	d0fa      	beq.n	800a708 <__kernel_rem_pio2f+0x278>
 800a712:	9b06      	ldr	r3, [sp, #24]
 800a714:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800a718:	eb0d 0403 	add.w	r4, sp, r3
 800a71c:	9b01      	ldr	r3, [sp, #4]
 800a71e:	18f7      	adds	r7, r6, r3
 800a720:	ab1c      	add	r3, sp, #112	; 0x70
 800a722:	f106 0c01 	add.w	ip, r6, #1
 800a726:	3c4c      	subs	r4, #76	; 0x4c
 800a728:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a72c:	4430      	add	r0, r6
 800a72e:	4560      	cmp	r0, ip
 800a730:	da04      	bge.n	800a73c <__kernel_rem_pio2f+0x2ac>
 800a732:	4606      	mov	r6, r0
 800a734:	e711      	b.n	800a55a <__kernel_rem_pio2f+0xca>
 800a736:	9c05      	ldr	r4, [sp, #20]
 800a738:	2001      	movs	r0, #1
 800a73a:	e7e6      	b.n	800a70a <__kernel_rem_pio2f+0x27a>
 800a73c:	9b04      	ldr	r3, [sp, #16]
 800a73e:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a742:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a746:	9306      	str	r3, [sp, #24]
 800a748:	ee07 3a90 	vmov	s15, r3
 800a74c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a750:	2600      	movs	r6, #0
 800a752:	ece7 7a01 	vstmia	r7!, {s15}
 800a756:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a75a:	46b9      	mov	r9, r7
 800a75c:	455e      	cmp	r6, fp
 800a75e:	dd04      	ble.n	800a76a <__kernel_rem_pio2f+0x2da>
 800a760:	ece4 7a01 	vstmia	r4!, {s15}
 800a764:	f10c 0c01 	add.w	ip, ip, #1
 800a768:	e7e1      	b.n	800a72e <__kernel_rem_pio2f+0x29e>
 800a76a:	ecfe 6a01 	vldmia	lr!, {s13}
 800a76e:	ed39 7a01 	vldmdb	r9!, {s14}
 800a772:	3601      	adds	r6, #1
 800a774:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a778:	e7f0      	b.n	800a75c <__kernel_rem_pio2f+0x2cc>
 800a77a:	3c01      	subs	r4, #1
 800a77c:	e777      	b.n	800a66e <__kernel_rem_pio2f+0x1de>
 800a77e:	bf00      	nop
 800a780:	0800b0a4 	.word	0x0800b0a4
 800a784:	0800b078 	.word	0x0800b078
 800a788:	43800000 	.word	0x43800000
 800a78c:	3b800000 	.word	0x3b800000
 800a790:	00000000 	.word	0x00000000
 800a794:	9b03      	ldr	r3, [sp, #12]
 800a796:	eeb0 0a48 	vmov.f32	s0, s16
 800a79a:	1a98      	subs	r0, r3, r2
 800a79c:	f000 f8ea 	bl	800a974 <scalbnf>
 800a7a0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800a788 <__kernel_rem_pio2f+0x2f8>
 800a7a4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ac:	db19      	blt.n	800a7e2 <__kernel_rem_pio2f+0x352>
 800a7ae:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a78c <__kernel_rem_pio2f+0x2fc>
 800a7b2:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a7b6:	aa08      	add	r2, sp, #32
 800a7b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a7bc:	1c74      	adds	r4, r6, #1
 800a7be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a7c2:	3508      	adds	r5, #8
 800a7c4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a7c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a7cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a7d0:	ee10 3a10 	vmov	r3, s0
 800a7d4:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a7d8:	ee17 3a90 	vmov	r3, s15
 800a7dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a7e0:	e74b      	b.n	800a67a <__kernel_rem_pio2f+0x1ea>
 800a7e2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a7e6:	aa08      	add	r2, sp, #32
 800a7e8:	ee10 3a10 	vmov	r3, s0
 800a7ec:	4634      	mov	r4, r6
 800a7ee:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a7f2:	e742      	b.n	800a67a <__kernel_rem_pio2f+0x1ea>
 800a7f4:	a808      	add	r0, sp, #32
 800a7f6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800a7fa:	9001      	str	r0, [sp, #4]
 800a7fc:	ee07 0a90 	vmov	s15, r0
 800a800:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a804:	3b01      	subs	r3, #1
 800a806:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a80a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a80e:	ed62 7a01 	vstmdb	r2!, {s15}
 800a812:	e73f      	b.n	800a694 <__kernel_rem_pio2f+0x204>
 800a814:	ecf6 6a01 	vldmia	r6!, {s13}
 800a818:	ecb5 7a01 	vldmia	r5!, {s14}
 800a81c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a820:	3001      	adds	r0, #1
 800a822:	4550      	cmp	r0, sl
 800a824:	dc01      	bgt.n	800a82a <__kernel_rem_pio2f+0x39a>
 800a826:	4290      	cmp	r0, r2
 800a828:	ddf4      	ble.n	800a814 <__kernel_rem_pio2f+0x384>
 800a82a:	a858      	add	r0, sp, #352	; 0x160
 800a82c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a830:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800a834:	3b01      	subs	r3, #1
 800a836:	e731      	b.n	800a69c <__kernel_rem_pio2f+0x20c>
 800a838:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	dc09      	bgt.n	800a852 <__kernel_rem_pio2f+0x3c2>
 800a83e:	2b00      	cmp	r3, #0
 800a840:	dc2b      	bgt.n	800a89a <__kernel_rem_pio2f+0x40a>
 800a842:	d044      	beq.n	800a8ce <__kernel_rem_pio2f+0x43e>
 800a844:	f009 0007 	and.w	r0, r9, #7
 800a848:	b059      	add	sp, #356	; 0x164
 800a84a:	ecbd 8b04 	vpop	{d8-d9}
 800a84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a852:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a854:	2b03      	cmp	r3, #3
 800a856:	d1f5      	bne.n	800a844 <__kernel_rem_pio2f+0x3b4>
 800a858:	aa30      	add	r2, sp, #192	; 0xc0
 800a85a:	1f0b      	subs	r3, r1, #4
 800a85c:	4413      	add	r3, r2
 800a85e:	461a      	mov	r2, r3
 800a860:	4620      	mov	r0, r4
 800a862:	2800      	cmp	r0, #0
 800a864:	f1a2 0204 	sub.w	r2, r2, #4
 800a868:	dc52      	bgt.n	800a910 <__kernel_rem_pio2f+0x480>
 800a86a:	4622      	mov	r2, r4
 800a86c:	2a01      	cmp	r2, #1
 800a86e:	f1a3 0304 	sub.w	r3, r3, #4
 800a872:	dc5d      	bgt.n	800a930 <__kernel_rem_pio2f+0x4a0>
 800a874:	ab30      	add	r3, sp, #192	; 0xc0
 800a876:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a87a:	440b      	add	r3, r1
 800a87c:	2c01      	cmp	r4, #1
 800a87e:	dc67      	bgt.n	800a950 <__kernel_rem_pio2f+0x4c0>
 800a880:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800a884:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800a888:	2f00      	cmp	r7, #0
 800a88a:	d167      	bne.n	800a95c <__kernel_rem_pio2f+0x4cc>
 800a88c:	edc8 6a00 	vstr	s13, [r8]
 800a890:	ed88 7a01 	vstr	s14, [r8, #4]
 800a894:	edc8 7a02 	vstr	s15, [r8, #8]
 800a898:	e7d4      	b.n	800a844 <__kernel_rem_pio2f+0x3b4>
 800a89a:	ab30      	add	r3, sp, #192	; 0xc0
 800a89c:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a8a0:	440b      	add	r3, r1
 800a8a2:	4622      	mov	r2, r4
 800a8a4:	2a00      	cmp	r2, #0
 800a8a6:	da24      	bge.n	800a8f2 <__kernel_rem_pio2f+0x462>
 800a8a8:	b34f      	cbz	r7, 800a8fe <__kernel_rem_pio2f+0x46e>
 800a8aa:	eef1 7a47 	vneg.f32	s15, s14
 800a8ae:	edc8 7a00 	vstr	s15, [r8]
 800a8b2:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800a8b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8ba:	aa31      	add	r2, sp, #196	; 0xc4
 800a8bc:	2301      	movs	r3, #1
 800a8be:	429c      	cmp	r4, r3
 800a8c0:	da20      	bge.n	800a904 <__kernel_rem_pio2f+0x474>
 800a8c2:	b10f      	cbz	r7, 800a8c8 <__kernel_rem_pio2f+0x438>
 800a8c4:	eef1 7a67 	vneg.f32	s15, s15
 800a8c8:	edc8 7a01 	vstr	s15, [r8, #4]
 800a8cc:	e7ba      	b.n	800a844 <__kernel_rem_pio2f+0x3b4>
 800a8ce:	ab30      	add	r3, sp, #192	; 0xc0
 800a8d0:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800a790 <__kernel_rem_pio2f+0x300>
 800a8d4:	440b      	add	r3, r1
 800a8d6:	2c00      	cmp	r4, #0
 800a8d8:	da05      	bge.n	800a8e6 <__kernel_rem_pio2f+0x456>
 800a8da:	b10f      	cbz	r7, 800a8e0 <__kernel_rem_pio2f+0x450>
 800a8dc:	eef1 7a67 	vneg.f32	s15, s15
 800a8e0:	edc8 7a00 	vstr	s15, [r8]
 800a8e4:	e7ae      	b.n	800a844 <__kernel_rem_pio2f+0x3b4>
 800a8e6:	ed33 7a01 	vldmdb	r3!, {s14}
 800a8ea:	3c01      	subs	r4, #1
 800a8ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a8f0:	e7f1      	b.n	800a8d6 <__kernel_rem_pio2f+0x446>
 800a8f2:	ed73 7a01 	vldmdb	r3!, {s15}
 800a8f6:	3a01      	subs	r2, #1
 800a8f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a8fc:	e7d2      	b.n	800a8a4 <__kernel_rem_pio2f+0x414>
 800a8fe:	eef0 7a47 	vmov.f32	s15, s14
 800a902:	e7d4      	b.n	800a8ae <__kernel_rem_pio2f+0x41e>
 800a904:	ecb2 7a01 	vldmia	r2!, {s14}
 800a908:	3301      	adds	r3, #1
 800a90a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a90e:	e7d6      	b.n	800a8be <__kernel_rem_pio2f+0x42e>
 800a910:	edd2 7a00 	vldr	s15, [r2]
 800a914:	edd2 6a01 	vldr	s13, [r2, #4]
 800a918:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a91c:	3801      	subs	r0, #1
 800a91e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a922:	ed82 7a00 	vstr	s14, [r2]
 800a926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a92a:	edc2 7a01 	vstr	s15, [r2, #4]
 800a92e:	e798      	b.n	800a862 <__kernel_rem_pio2f+0x3d2>
 800a930:	edd3 7a00 	vldr	s15, [r3]
 800a934:	edd3 6a01 	vldr	s13, [r3, #4]
 800a938:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a93c:	3a01      	subs	r2, #1
 800a93e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a942:	ed83 7a00 	vstr	s14, [r3]
 800a946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a94a:	edc3 7a01 	vstr	s15, [r3, #4]
 800a94e:	e78d      	b.n	800a86c <__kernel_rem_pio2f+0x3dc>
 800a950:	ed33 7a01 	vldmdb	r3!, {s14}
 800a954:	3c01      	subs	r4, #1
 800a956:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a95a:	e78f      	b.n	800a87c <__kernel_rem_pio2f+0x3ec>
 800a95c:	eef1 6a66 	vneg.f32	s13, s13
 800a960:	eeb1 7a47 	vneg.f32	s14, s14
 800a964:	edc8 6a00 	vstr	s13, [r8]
 800a968:	ed88 7a01 	vstr	s14, [r8, #4]
 800a96c:	eef1 7a67 	vneg.f32	s15, s15
 800a970:	e790      	b.n	800a894 <__kernel_rem_pio2f+0x404>
 800a972:	bf00      	nop

0800a974 <scalbnf>:
 800a974:	ee10 3a10 	vmov	r3, s0
 800a978:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a97c:	d02b      	beq.n	800a9d6 <scalbnf+0x62>
 800a97e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a982:	d302      	bcc.n	800a98a <scalbnf+0x16>
 800a984:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a988:	4770      	bx	lr
 800a98a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800a98e:	d123      	bne.n	800a9d8 <scalbnf+0x64>
 800a990:	4b24      	ldr	r3, [pc, #144]	; (800aa24 <scalbnf+0xb0>)
 800a992:	eddf 7a25 	vldr	s15, [pc, #148]	; 800aa28 <scalbnf+0xb4>
 800a996:	4298      	cmp	r0, r3
 800a998:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a99c:	db17      	blt.n	800a9ce <scalbnf+0x5a>
 800a99e:	ee10 3a10 	vmov	r3, s0
 800a9a2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a9a6:	3a19      	subs	r2, #25
 800a9a8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800a9ac:	4288      	cmp	r0, r1
 800a9ae:	dd15      	ble.n	800a9dc <scalbnf+0x68>
 800a9b0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800aa2c <scalbnf+0xb8>
 800a9b4:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800aa30 <scalbnf+0xbc>
 800a9b8:	ee10 3a10 	vmov	r3, s0
 800a9bc:	eeb0 7a67 	vmov.f32	s14, s15
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	bfb8      	it	lt
 800a9c4:	eef0 7a66 	vmovlt.f32	s15, s13
 800a9c8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a9cc:	4770      	bx	lr
 800a9ce:	eddf 7a19 	vldr	s15, [pc, #100]	; 800aa34 <scalbnf+0xc0>
 800a9d2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a9d6:	4770      	bx	lr
 800a9d8:	0dd2      	lsrs	r2, r2, #23
 800a9da:	e7e5      	b.n	800a9a8 <scalbnf+0x34>
 800a9dc:	4410      	add	r0, r2
 800a9de:	28fe      	cmp	r0, #254	; 0xfe
 800a9e0:	dce6      	bgt.n	800a9b0 <scalbnf+0x3c>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	dd06      	ble.n	800a9f4 <scalbnf+0x80>
 800a9e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a9ea:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a9ee:	ee00 3a10 	vmov	s0, r3
 800a9f2:	4770      	bx	lr
 800a9f4:	f110 0f16 	cmn.w	r0, #22
 800a9f8:	da09      	bge.n	800aa0e <scalbnf+0x9a>
 800a9fa:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800aa34 <scalbnf+0xc0>
 800a9fe:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800aa38 <scalbnf+0xc4>
 800aa02:	ee10 3a10 	vmov	r3, s0
 800aa06:	eeb0 7a67 	vmov.f32	s14, s15
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	e7d9      	b.n	800a9c2 <scalbnf+0x4e>
 800aa0e:	3019      	adds	r0, #25
 800aa10:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aa14:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800aa18:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800aa3c <scalbnf+0xc8>
 800aa1c:	ee07 3a90 	vmov	s15, r3
 800aa20:	e7d7      	b.n	800a9d2 <scalbnf+0x5e>
 800aa22:	bf00      	nop
 800aa24:	ffff3cb0 	.word	0xffff3cb0
 800aa28:	4c000000 	.word	0x4c000000
 800aa2c:	7149f2ca 	.word	0x7149f2ca
 800aa30:	f149f2ca 	.word	0xf149f2ca
 800aa34:	0da24260 	.word	0x0da24260
 800aa38:	8da24260 	.word	0x8da24260
 800aa3c:	33000000 	.word	0x33000000

0800aa40 <floorf>:
 800aa40:	ee10 3a10 	vmov	r3, s0
 800aa44:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800aa48:	3a7f      	subs	r2, #127	; 0x7f
 800aa4a:	2a16      	cmp	r2, #22
 800aa4c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800aa50:	dc2a      	bgt.n	800aaa8 <floorf+0x68>
 800aa52:	2a00      	cmp	r2, #0
 800aa54:	da11      	bge.n	800aa7a <floorf+0x3a>
 800aa56:	eddf 7a18 	vldr	s15, [pc, #96]	; 800aab8 <floorf+0x78>
 800aa5a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aa5e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800aa62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa66:	dd05      	ble.n	800aa74 <floorf+0x34>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	da23      	bge.n	800aab4 <floorf+0x74>
 800aa6c:	4a13      	ldr	r2, [pc, #76]	; (800aabc <floorf+0x7c>)
 800aa6e:	2900      	cmp	r1, #0
 800aa70:	bf18      	it	ne
 800aa72:	4613      	movne	r3, r2
 800aa74:	ee00 3a10 	vmov	s0, r3
 800aa78:	4770      	bx	lr
 800aa7a:	4911      	ldr	r1, [pc, #68]	; (800aac0 <floorf+0x80>)
 800aa7c:	4111      	asrs	r1, r2
 800aa7e:	420b      	tst	r3, r1
 800aa80:	d0fa      	beq.n	800aa78 <floorf+0x38>
 800aa82:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800aab8 <floorf+0x78>
 800aa86:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aa8a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800aa8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa92:	ddef      	ble.n	800aa74 <floorf+0x34>
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	bfbe      	ittt	lt
 800aa98:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800aa9c:	fa40 f202 	asrlt.w	r2, r0, r2
 800aaa0:	189b      	addlt	r3, r3, r2
 800aaa2:	ea23 0301 	bic.w	r3, r3, r1
 800aaa6:	e7e5      	b.n	800aa74 <floorf+0x34>
 800aaa8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800aaac:	d3e4      	bcc.n	800aa78 <floorf+0x38>
 800aaae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800aab2:	4770      	bx	lr
 800aab4:	2300      	movs	r3, #0
 800aab6:	e7dd      	b.n	800aa74 <floorf+0x34>
 800aab8:	7149f2ca 	.word	0x7149f2ca
 800aabc:	bf800000 	.word	0xbf800000
 800aac0:	007fffff 	.word	0x007fffff

0800aac4 <_init>:
 800aac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac6:	bf00      	nop
 800aac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaca:	bc08      	pop	{r3}
 800aacc:	469e      	mov	lr, r3
 800aace:	4770      	bx	lr

0800aad0 <_fini>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	bf00      	nop
 800aad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad6:	bc08      	pop	{r3}
 800aad8:	469e      	mov	lr, r3
 800aada:	4770      	bx	lr
