TRACE::2021-01-07.10:39:42::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:42::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:42::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:44::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:44::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.10:39:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-01-07.10:39:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1"
		}]
}
TRACE::2021-01-07.10:39:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-01-07.10:39:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:39:55::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:39:55::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:39:55::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:55::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-01-07.10:39:55::SCWPlatform::Generating the sources  .
TRACE::2021-01-07.10:39:55::SCWBDomain::Generating boot domain sources.
TRACE::2021-01-07.10:39:55::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:55::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.10:39:55::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::mss does not exists at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::Creating sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::Adding the swdes entry, created swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::updating the scw layer changes to swdes at   /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::Writing mss at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:55::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-01-07.10:39:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:39:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:39:55::SCWBDomain::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-01-07.10:39:58::SCWPlatform::Generating sources Done.
TRACE::2021-01-07.10:39:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:39:58::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:39:58::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:39:58::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:39:58::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:58::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:58::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-01-07.10:39:58::SCWPlatform::Generating the sources  .
TRACE::2021-01-07.10:39:58::SCWBDomain::Generating boot domain sources.
TRACE::2021-01-07.10:39:58::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-01-07.10:39:58::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:58::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:58::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-01-07.10:39:58::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::mss does not exists at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::Creating sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::Adding the swdes entry, created swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::updating the scw layer changes to swdes at   /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::Writing mss at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:58::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-01-07.10:39:58::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:39:58::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:39:58::SCWBDomain::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-01-07.10:39:59::SCWPlatform::Generating sources Done.
TRACE::2021-01-07.10:39:59::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:59::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:59::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-01-07.10:39:59::SCWMssOS::Could not open the swdb for /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-01-07.10:39:59::SCWMssOS::Could not open the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-01-07.10:39:59::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-01-07.10:39:59::SCWMssOS::Could not open the swdb for /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-01-07.10:39:59::SCWMssOS::Could not open the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-01-07.10:39:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-07.10:39:59::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.10:39:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.10:39:59::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:39:59::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:39:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:39:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:39:59::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:39:59::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:39:59::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.10:39:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.10:40:00::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:00::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:00::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:00::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-07.10:40:00::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:00::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:00::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:00::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-07.10:40:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:40:00::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:40:00::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:40:00::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:00::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:00::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:00::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::mss does not exists at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Creating sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Adding the swdes entry, created swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::updating the scw layer changes to swdes at   /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Writing mss at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.10:40:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:40:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-07.10:40:00::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.10:40:00::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-01-07.10:40:02::SCWMssOS::Could not open the swdb for /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
KEYINFO::2021-01-07.10:40:02::SCWMssOS::Could not open the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2021-01-07.10:40:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-07.10:40:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.10:40:02::SCWMssOS::Writing the mss file completed /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-07.10:40:02::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-07.10:40:02::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-01-07.10:40:02::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-01-07.10:40:02::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-01-07.10:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:40:02::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-01-07.10:40:02::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-01-07.10:40:02::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-01-07.10:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:40:02::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-01-07.10:40:02::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-01-07.10:40:02::SCWSystem::Not a boot domain 
LOG::2021-01-07.10:40:02::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-01-07.10:40:02::SCWDomain::Generating domain artifcats
TRACE::2021-01-07.10:40:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.10:40:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.10:40:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-07.10:40:02::SCWDomain::Skipping the build for domain :  domain_psu_cortexa53_0
TRACE::2021-01-07.10:40:02::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying to export directory.
TRACE::2021-01-07.10:40:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-07.10:40:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-01-07.10:40:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-01-07.10:40:02::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-01-07.10:40:02::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-01-07.10:40:02::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWPlatform::Started preparing the platform 
TRACE::2021-01-07.10:40:02::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWSystem::dir created 
TRACE::2021-01-07.10:40:02::SCWSystem::Writing the bif 
TRACE::2021-01-07.10:40:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-07.10:40:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-07.10:40:02::SCWPlatform::Completed generating the platform
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-07.10:40:02::SCWPlatform::updated the xpfm file.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-07.10:40:02::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-07.10:40:02::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-01-07.10:40:02::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-01-07.10:40:02::SCWDomain::Generating domain artifcats
TRACE::2021-01-07.10:40:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:40:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.10:40:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.10:40:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-07.10:40:02::SCWDomain::Building the domain as part of full build :  domain_psu_cortexa53_0
TRACE::2021-01-07.10:40:02::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-07.10:40:02::SCWMssOS::Copying to export directory.
TRACE::2021-01-07.10:40:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-07.10:40:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-01-07.10:40:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-01-07.10:40:02::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-01-07.10:40:02::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-01-07.10:40:02::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWPlatform::Started preparing the platform 
TRACE::2021-01-07.10:40:02::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-01-07.10:40:02::SCWSystem::dir created 
TRACE::2021-01-07.10:40:02::SCWSystem::Writing the bif 
TRACE::2021-01-07.10:40:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-07.10:40:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-07.10:40:02::SCWPlatform::Completed generating the platform
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:40:02::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:40:02::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:40:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:40:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:40:02::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:40:02::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:40:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-07.10:40:02::SCWPlatform::updated the xpfm file.
LOG::2021-01-07.10:41:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-01-07.10:41:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-07.10:41:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-01-07.10:41:03::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-01-07.10:41:03::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-01-07.10:41:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:41:03::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-01-07.10:41:03::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:03::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:03::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:03::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:41:03::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:41:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:41:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:41:03::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:41:03::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:41:03::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:41:03::SCWBDomain::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-01-07.10:41:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.10:41:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:41:03::SCWBDomain::System Command Ran  cd  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl ; bash -c "make  " 
TRACE::2021-01-07.10:41:03::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-01-07.10:41:03::SCWBDomain::make[1]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:03::SCWBDomain::jects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:41:03::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-01-07.10:41:03::SCWBDomain::-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:03::SCWBDomain::jects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-01-07.10:41:03::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2021-01-07.10:41:03::SCWBDomain::at-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:03::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:03::SCWBDomain::objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-01-07.10:41:03::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-01-07.10:41:03::SCWBDomain::fat-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:03::SCWBDomain::objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:03::SCWBDomain::objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-01-07.10:41:03::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-01-07.10:41:03::SCWBDomain::to-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:03::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dphy_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:03::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:41:03::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-01-07.10:41:03::SCWBDomain::-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-01-07.10:41:03::SCWBDomain::lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-01-07.10:41:03::SCWBDomain::lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-01-07.10:41:03::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-01-07.10:41:03::SCWBDomain::-ffat-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-01-07.10:41:03::SCWBDomain::lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:03::SCWBDomain::objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:03::SCWBDomain::objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-01-07.10:41:03::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-01-07.10:41:03::SCWBDomain::t-lto-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:03::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:03::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:03::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:03::SCWBDomain::jects"

TRACE::2021-01-07.10:41:03::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:03::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:03::SCWBDomain::Compiling gpiops

TRACE::2021-01-07.10:41:04::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:04::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src

TRACE::2021-01-07.10:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:04::SCWBDomain::jects"

TRACE::2021-01-07.10:41:04::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:04::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-01-07.10:41:04::SCWBDomain::Compiling XilFFs Library

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:05::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:05::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:05::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:05::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Compiling ddrcpsu

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:05::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:05::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:05::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:05::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Compiling axivdma

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:05::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-01-07.10:41:05::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-01-07.10:41:05::SCWBDomain::ts"

TRACE::2021-01-07.10:41:05::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:05::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:05::SCWBDomain::Compiling video timing controller

TRACE::2021-01-07.10:41:06::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:06::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:06::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:06::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:06::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:06::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:06::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:41:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:06::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:06::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:06::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:06::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:06::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2021-01-07.10:41:08::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:08::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:41:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:09::SCWBDomain::jects"

TRACE::2021-01-07.10:41:09::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:09::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:09::SCWBDomain::Compiling iicps

TRACE::2021-01-07.10:41:09::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:09::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:41:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-01-07.10:41:09::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-01-07.10:41:09::SCWBDomain::ts"

TRACE::2021-01-07.10:41:09::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:09::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:09::SCWBDomain::Compiling csi

TRACE::2021-01-07.10:41:10::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:10::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:10::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:10::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:41:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:10::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:10::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:10::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:10::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::Compiling resetps

TRACE::2021-01-07.10:41:10::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:10::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:41:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:10::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-01-07.10:41:10::SCWBDomain::lto-objects"

TRACE::2021-01-07.10:41:10::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:10::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:10::SCWBDomain::Compiling video_common

TRACE::2021-01-07.10:41:11::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:11::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:11::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:41:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:41:11::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-01-07.10:41:11::SCWBDomain::cts"

TRACE::2021-01-07.10:41:11::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:11::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:11::SCWBDomain::Compiling zdma

TRACE::2021-01-07.10:41:11::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:11::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:11::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:41:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:41:11::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-01-07.10:41:11::SCWBDomain::ects"

TRACE::2021-01-07.10:41:11::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:11::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:11::SCWBDomain::Compiling avbuf

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:12::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-01-07.10:41:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:41:12::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-01-07.10:41:12::SCWBDomain::-lto-objects"

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:12::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Compiling cpu_cortexa53

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:12::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src

TRACE::2021-01-07.10:41:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:41:12::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-01-07.10:41:12::SCWBDomain::ects"

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:12::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Compiling xilpm library

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:12::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:41:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:41:12::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-01-07.10:41:12::SCWBDomain::ects"

TRACE::2021-01-07.10:41:12::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:12::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:12::SCWBDomain::Compiling canps

TRACE::2021-01-07.10:41:13::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:13::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:13::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:41:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:13::SCWBDomain::jects"

TRACE::2021-01-07.10:41:13::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:13::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:13::SCWBDomain::Compiling csudma

TRACE::2021-01-07.10:41:13::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:13::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:13::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:41:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:13::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-01-07.10:41:13::SCWBDomain::objects"

TRACE::2021-01-07.10:41:13::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:13::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:13::SCWBDomain::Compiling qspipsu

TRACE::2021-01-07.10:41:14::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:14::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:14::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:14::SCWBDomain::jects"

TRACE::2021-01-07.10:41:14::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:14::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:14::SCWBDomain::Compiling ipipsu

TRACE::2021-01-07.10:41:15::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:15::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:15::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:15::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:15::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:15::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:15::SCWBDomain::Compiling clockps

TRACE::2021-01-07.10:41:16::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:16::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:16::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:41:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:41:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-01-07.10:41:16::SCWBDomain::cts"

TRACE::2021-01-07.10:41:16::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:16::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:16::SCWBDomain::Compiling sdps

TRACE::2021-01-07.10:41:17::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:17::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/dphy_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:41:17::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-01-07.10:41:17::SCWBDomain::cts"

TRACE::2021-01-07.10:41:17::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:17::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::Compiling dphy

TRACE::2021-01-07.10:41:17::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:17::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:17::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:17::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:17::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:17::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:17::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:17::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:17::SCWBDomain::Compiling axipmon

TRACE::2021-01-07.10:41:18::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:18::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:41:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-01-07.10:41:18::SCWBDomain::o-objects"

TRACE::2021-01-07.10:41:18::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:18::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::Compiling v_demosaic

TRACE::2021-01-07.10:41:18::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:18::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:18::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:18::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:41:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:18::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:18::SCWBDomain::jects"

TRACE::2021-01-07.10:41:18::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:18::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:18::SCWBDomain::Compiling uartps

TRACE::2021-01-07.10:41:18::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:18::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src

TRACE::2021-01-07.10:41:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:19::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:19::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:19::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:19::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:19::SCWBDomain::Compiling XilSecure Library

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:20::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:41:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:20::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:20::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:20::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Compiling sysmonpsu

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:20::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-01-07.10:41:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-01-07.10:41:20::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2021-01-07.10:41:20::SCWBDomain::at-lto-objects"

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:20::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Compiling coresightps_dcc

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:20::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:41:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:20::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-01-07.10:41:20::SCWBDomain::-objects"

TRACE::2021-01-07.10:41:20::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:20::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:20::SCWBDomain::Compiling mipicsiss

TRACE::2021-01-07.10:41:21::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:21::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:21::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:21::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:21::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:21::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:41:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:41:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-01-07.10:41:21::SCWBDomain::ects"

TRACE::2021-01-07.10:41:21::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:21::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:21::SCWBDomain::Compiling dppsu

TRACE::2021-01-07.10:41:22::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:22::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:22::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:41:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:22::SCWBDomain::jects"

TRACE::2021-01-07.10:41:22::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:22::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:22::SCWBDomain::Compiling usbpsu

TRACE::2021-01-07.10:41:23::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:23::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:41:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:41:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-01-07.10:41:23::SCWBDomain::ects"

TRACE::2021-01-07.10:41:23::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:23::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:23::SCWBDomain::Compiling dpdma

TRACE::2021-01-07.10:41:23::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:23::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:41:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-01-07.10:41:23::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-01-07.10:41:23::SCWBDomain::to-objects"

TRACE::2021-01-07.10:41:23::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:23::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:23::SCWBDomain::Compiling v_gamma_lut

TRACE::2021-01-07.10:41:24::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:24::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:24::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:24::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:41:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:24::SCWBDomain::jects"

TRACE::2021-01-07.10:41:24::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:24::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::Compiling rtcpsu

TRACE::2021-01-07.10:41:24::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:24::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-01-07.10:41:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:24::SCWBDomain::jects"

TRACE::2021-01-07.10:41:24::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:24::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-01-07.10:41:24::SCWBDomain::Compiling scugic

TRACE::2021-01-07.10:41:25::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:25::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-01-07.10:41:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:41:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:25::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:25::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:25::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:25::SCWBDomain::Compiling emacps

TRACE::2021-01-07.10:41:26::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:26::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:41:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-01-07.10:41:26::SCWBDomain::jects"

TRACE::2021-01-07.10:41:26::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:26::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:26::SCWBDomain::Compiling ttcps

TRACE::2021-01-07.10:41:26::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:26::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:41:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-01-07.10:41:26::SCWBDomain::bjects"

TRACE::2021-01-07.10:41:26::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:26::SCWBDomain::mp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:26::SCWBDomain::Compiling pciepsu

TRACE::2021-01-07.10:41:27::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:27::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:27::SCWBDomain::Finished building libraries

TRACE::2021-01-07.10:41:27::SCWBDomain::make[1]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:27::SCWBDomain::p_fsbl/zynqmp_fsbl_bsp'

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-01-07.10:41:27::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-01-07.10:41:27::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-01-07.10:41:27::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-01-07.10:41:27::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-01-07.10:41:27::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-01-07.10:41:27::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-01-07.10:41:27::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-01-07.10:41:27::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:27::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-01-07.10:41:27::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-01-07.10:41:28::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-01-07.10:41:28::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-01-07.10:41:28::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-01-07.10:41:28::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-01-07.10:41:29::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-01-07.10:41:29::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-01-07.10:41:29::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-01-07.10:41:29::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-01-07.10:41:29::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-01-07.10:41:29::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-01-07.10:41:29::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-01-07.10:41:29::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-01-07.10:41:29::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-01-07.10:41:29::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-01-07.10:41:29::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_
TRACE::2021-01-07.10:41:29::SCWBDomain::plpartition_valid.o  xfsbl_bs.o  xfsbl_ddr_init.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_pa
TRACE::2021-01-07.10:41:29::SCWBDomain::rtition_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_r
TRACE::2021-01-07.10:41:29::SCWBDomain::sa_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2021-01-07.10:41:29::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2021-01-07.10:41:29::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2021-01-07.10:41:29::SCWBDomain::                                                                                                -n  -Wl,--gc-sections -Lzynqmp_
TRACE::2021-01-07.10:41:29::SCWBDomain::fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-01-07.10:41:32::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-01-07.10:41:32::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-01-07.10:41:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:41:32::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-01-07.10:41:32::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:32::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:32::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:32::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:41:32::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:41:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:41:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:41:32::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:41:32::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:41:32::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:41:32::SCWBDomain::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-01-07.10:41:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.10:41:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.10:41:32::SCWBDomain::System Command Ran  cd  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw ; bash -c "make  " 
TRACE::2021-01-07.10:41:32::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-01-07.10:41:32::SCWBDomain::make[1]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-01-07.10:41:32::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-01-07.10:41:32::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2021-01-07.10:41:32::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2021-01-07.10:41:32::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-01-07.10:41:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-01-07.10:41:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-01-07.10:41:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-01-07.10:41:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-01-07.10:41:32::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-01-07.10:41:32::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/dphy_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-01-07.10:41:32::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-01-07.10:41:32::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-01-07.10:41:32::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-01-07.10:41:32::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-01-07.10:41:32::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-01-07.10:41:32::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-01-07.10:41:32::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-01-07.10:41:32::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-01-07.10:41:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-01-07.10:41:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-01-07.10:41:32::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-01-07.10:41:32::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-01-07.10:41:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-01-07.10:41:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:32::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:32::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Compiling gpiops

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Compiling ddrcpsu

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:32::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:32::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:32::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:32::SCWBDomain::Compiling axivdma

TRACE::2021-01-07.10:41:33::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:33::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_7/src'

TRACE::2021-01-07.10:41:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:41:33::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-01-07.10:41:33::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-01-07.10:41:33::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:33::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:33::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:33::SCWBDomain::Compiling video timing controller

TRACE::2021-01-07.10:41:34::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:34::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:34::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:34::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:34::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:34::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_2/src'

TRACE::2021-01-07.10:41:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:41:34::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:34::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:34::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:34::SCWBDomain::Compiling standalone

TRACE::2021-01-07.10:41:35::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:35::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-01-07.10:41:35::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:35::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-01-07.10:41:35::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:35::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-01-07.10:41:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:41:35::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:35::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:35::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:35::SCWBDomain::Compiling iicps

TRACE::2021-01-07.10:41:36::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:36::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:41:36::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-01-07.10:41:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-01-07.10:41:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:36::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:36::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::Compiling csi

TRACE::2021-01-07.10:41:36::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:36::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:36::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:36::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_4/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:41:36::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:36::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:36::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:36::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:36::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:36::SCWBDomain::Compiling resetps

TRACE::2021-01-07.10:41:37::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:37::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-01-07.10:41:37::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src

TRACE::2021-01-07.10:41:37::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:37::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:37::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:37::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:37::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-01-07.10:41:37::SCWBDomain::Compiling xilfpga Library

TRACE::2021-01-07.10:41:37::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:37::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-01-07.10:41:37::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:41:37::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-01-07.10:41:37::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-01-07.10:41:37::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:37::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:37::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:37::SCWBDomain::Compiling video_common

TRACE::2021-01-07.10:41:38::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:38::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-01-07.10:41:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:41:38::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-01-07.10:41:38::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-01-07.10:41:38::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:38::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:38::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:38::SCWBDomain::Compiling zdma

TRACE::2021-01-07.10:41:38::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:38::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-01-07.10:41:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:41:38::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-01-07.10:41:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-01-07.10:41:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:38::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:38::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:38::SCWBDomain::Compiling avbuf

TRACE::2021-01-07.10:41:38::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:38::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-01-07.10:41:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src

TRACE::2021-01-07.10:41:38::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-01-07.10:41:38::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-01-07.10:41:38::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:39::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:39::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-01-07.10:41:39::SCWBDomain::Compiling cpu

TRACE::2021-01-07.10:41:39::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:39::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-01-07.10:41:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:41:39::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-01-07.10:41:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-01-07.10:41:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:39::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:39::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:39::SCWBDomain::Compiling canps

TRACE::2021-01-07.10:41:39::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:39::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-01-07.10:41:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:41:39::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:39::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:39::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:39::SCWBDomain::Compiling csudma

TRACE::2021-01-07.10:41:40::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:40::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-01-07.10:41:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-01-07.10:41:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-01-07.10:41:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:40::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:40::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:40::SCWBDomain::Compiling qspipsu

TRACE::2021-01-07.10:41:40::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:40::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-01-07.10:41:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:40::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:40::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:40::SCWBDomain::Compiling ipipsu

TRACE::2021-01-07.10:41:41::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:41::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-01-07.10:41:41::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:41::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:41::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:41::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:41::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:41::SCWBDomain::Compiling clockps

TRACE::2021-01-07.10:41:42::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:42::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-01-07.10:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src

TRACE::2021-01-07.10:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:42::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:42::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:42::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:42::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-01-07.10:41:42::SCWBDomain::Compiling Xilskey Library

TRACE::2021-01-07.10:41:42::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:42::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-01-07.10:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-01-07.10:41:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-01-07.10:41:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:42::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:42::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:42::SCWBDomain::Compiling sdps

TRACE::2021-01-07.10:41:43::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:43::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/dphy_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-01-07.10:41:43::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-01-07.10:41:43::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:43::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:43::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::Compiling dphy

TRACE::2021-01-07.10:41:43::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:43::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:43::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:43::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dphy_v1_4/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:43::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:43::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:43::SCWBDomain::Compiling axipmon

TRACE::2021-01-07.10:41:44::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:44::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:41:44::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-01-07.10:41:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-01-07.10:41:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:44::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:44::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::Compiling v_demosaic

TRACE::2021-01-07.10:41:44::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:44::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:44::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:44::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_1/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:41:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:44::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:44::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:44::SCWBDomain::Compiling uartps

TRACE::2021-01-07.10:41:45::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:45::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-01-07.10:41:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src

TRACE::2021-01-07.10:41:45::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:45::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:45::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:45::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:45::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:45::SCWBDomain::Compiling XilSecure Library

TRACE::2021-01-07.10:41:46::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:46::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-01-07.10:41:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:41:46::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:46::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:46::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:46::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:46::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:46::SCWBDomain::Compiling sysmonpsu

TRACE::2021-01-07.10:41:47::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:47::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:41:47::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-01-07.10:41:47::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-01-07.10:41:47::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:47::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:47::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::Compiling mipicsiss

TRACE::2021-01-07.10:41:47::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:47::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:47::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:47::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_3/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:41:47::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:47::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:47::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:47::SCWBDomain::Compiling usbpsu

TRACE::2021-01-07.10:41:48::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:48::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-01-07.10:41:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:41:48::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-01-07.10:41:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-01-07.10:41:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:48::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:48::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:48::SCWBDomain::Compiling dpdma

TRACE::2021-01-07.10:41:49::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:49::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:41:49::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-01-07.10:41:49::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-01-07.10:41:49::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:49::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:49::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::Compiling v_gamma_lut

TRACE::2021-01-07.10:41:49::SCWBDomain::make[3]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:49::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::make[3]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:49::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:49::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_1/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:41:49::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:49::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:49::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:49::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:49::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:49::SCWBDomain::Compiling rtcpsu

TRACE::2021-01-07.10:41:50::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:50::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-01-07.10:41:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:41:50::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-01-07.10:41:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-01-07.10:41:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:50::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:50::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:50::SCWBDomain::Compiling dppsu

TRACE::2021-01-07.10:41:50::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:50::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_2/src'

TRACE::2021-01-07.10:41:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:41:50::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:50::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:50::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:50::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:50::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:50::SCWBDomain::Compiling emacps

TRACE::2021-01-07.10:41:51::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:51::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-01-07.10:41:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:41:51::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-01-07.10:41:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-01-07.10:41:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:51::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:51::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:51::SCWBDomain::Compiling ttcps

TRACE::2021-01-07.10:41:51::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:51::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-01-07.10:41:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:41:51::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-01-07.10:41:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-01-07.10:41:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-01-07.10:41:51::SCWBDomain::make[2]: Entering directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynq
TRACE::2021-01-07.10:41:51::SCWBDomain::mp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:51::SCWBDomain::Compiling pciepsu

TRACE::2021-01-07.10:41:52::SCWBDomain::make[2]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:52::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-01-07.10:41:52::SCWBDomain::Finished building libraries

TRACE::2021-01-07.10:41:52::SCWBDomain::make[1]: Leaving directory '/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqm
TRACE::2021-01-07.10:41:52::SCWBDomain::p_pmufw/zynqmp_pmufw_bsp'

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:52::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-01-07.10:41:52::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-01-07.10:41:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-01-07.10:41:52::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-01-07.10:41:52::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-01-07.10:41:52::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-01-07.10:41:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-01-07.10:41:52::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:53::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:53::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-01-07.10:41:53::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-01-07.10:41:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-01-07.10:41:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-01-07.10:41:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-01-07.10:41:53::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-01-07.10:41:54::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-01-07.10:41:54::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-01-07.10:41:54::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-01-07.10:41:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-01-07.10:41:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-01-07.10:41:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-01-07.10:41:54::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-01-07.10:41:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-01-07.10:41:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-01-07.10:41:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-01-07.10:41:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-01-07.10:41:54::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:55::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-01-07.10:41:55::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-01-07.10:41:55::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-01-07.10:41:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:55::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-01-07.10:41:55::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-01-07.10:41:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-01-07.10:41:55::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-01-07.10:41:55::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-01-07.10:41:56::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-01-07.10:41:56::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-01-07.10:41:56::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-01-07.10:41:56::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-01-07.10:41:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-01-07.10:41:56::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-01-07.10:41:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-01-07.10:41:56::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-01-07.10:41:56::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-01-07.10:41:56::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-01-07.10:41:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-01-07.10:41:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-01-07.10:41:57::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-01-07.10:41:57::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  pm_notifier.o  pm_requirement.o  pm
TRACE::2021-01-07.10:41:57::SCWBDomain::_node_reset.o  xpfw_mod_ultra96.o  pm_system.o  pm_config.o  pm_core.o  xpfw_xpu.o  pm_gic_proxy.o  pm_hooks.o  xpfw_aib.o  xpf
TRACE::2021-01-07.10:41:57::SCWBDomain::w_events.o  xpfw_mod_rtc.o  pm_slave.o  pm_pinctrl.o  xpfw_platform.o  xpfw_mod_pm.o  pm_ddr.o  pm_qspi.o  pm_sram.o  xpfw_mod_
TRACE::2021-01-07.10:41:57::SCWBDomain::sched.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpf
TRACE::2021-01-07.10:41:57::SCWBDomain::w_crc.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  pm_reset.o  pm_extern.o  pm_node.o  xpfw_core.o  xpfw_resets.o 
TRACE::2021-01-07.10:41:57::SCWBDomain:: pm_mmio_access.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_binding.o  xpfw_util.o  pm_gpp.o  xpfw_mod_rpu.o 
TRACE::2021-01-07.10:41:57::SCWBDomain:: pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_scheduler.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP     
TRACE::2021-01-07.10:41:57::SCWBDomain:: -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-gro
TRACE::2021-01-07.10:41:57::SCWBDomain::up,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgc
TRACE::2021-01-07.10:41:57::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                      
TRACE::2021-01-07.10:41:57::SCWBDomain::                                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw
TRACE::2021-01-07.10:41:57::SCWBDomain::_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2021-01-07.10:41:58::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-01-07.10:41:58::SCWSystem::Not a boot domain 
LOG::2021-01-07.10:41:58::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-01-07.10:41:58::SCWDomain::Generating domain artifcats
TRACE::2021-01-07.10:41:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-07.10:41:58::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:41:58::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.10:41:58::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:41:58::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.10:41:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-07.10:41:58::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:58::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:58::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:58::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:41:58::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:41:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:41:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:41:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:41:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:41:58::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:41:58::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:41:58::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:41:58::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.10:41:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:41:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.10:41:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-07.10:41:58::SCWDomain::Building the domain as part of full build :  domain_psu_cortexa53_0
TRACE::2021-01-07.10:41:58::SCWMssOS::doing bsp build ... 
TRACE::2021-01-07.10:41:58::SCWMssOS::System Command Ran  cd  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-01-07.10:41:58::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:58::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:58::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:58::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:58::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:58::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:58::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:41:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:41:59::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:59::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-01-07.10:41:59::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:59::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-01-07.10:41:59::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:59::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-01-07.10:41:59::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:59::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dphy_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:59::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:41:59::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:59::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-01-07.10:41:59::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:41:59::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:59::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:41:59::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-01-07.10:41:59::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:59::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:41:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:41:59::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:41:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Compiling gpiops

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Compiling ddrcpsu

TRACE::2021-01-07.10:41:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_7/src

TRACE::2021-01-07.10:41:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:41:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:41:59::SCWMssOS::Compiling axivdma

TRACE::2021-01-07.10:42:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_2/src

TRACE::2021-01-07.10:42:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-01-07.10:42:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:00::SCWMssOS::Compiling video timing controller

TRACE::2021-01-07.10:42:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-01-07.10:42:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:42:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:01::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2021-01-07.10:42:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src

TRACE::2021-01-07.10:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:03::SCWMssOS::Compiling iicps

TRACE::2021-01-07.10:42:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_4/src

TRACE::2021-01-07.10:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-01-07.10:42:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:04::SCWMssOS::Compiling csi

TRACE::2021-01-07.10:42:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-01-07.10:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:42:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:04::SCWMssOS::Compiling resetps

TRACE::2021-01-07.10:42:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src

TRACE::2021-01-07.10:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-01-07.10:42:04::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:04::SCWMssOS::Compiling video_common

TRACE::2021-01-07.10:42:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-01-07.10:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:42:05::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:05::SCWMssOS::Compiling zdma

TRACE::2021-01-07.10:42:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src

TRACE::2021-01-07.10:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:42:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:06::SCWMssOS::Compiling avbuf

TRACE::2021-01-07.10:42:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-01-07.10:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-01-07.10:42:06::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:06::SCWMssOS::Compiling cpu_cortexa53

TRACE::2021-01-07.10:42:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src

TRACE::2021-01-07.10:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:42:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:06::SCWMssOS::Compiling canps

TRACE::2021-01-07.10:42:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-01-07.10:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:07::SCWMssOS::Compiling csudma

TRACE::2021-01-07.10:42:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-01-07.10:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-01-07.10:42:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:07::SCWMssOS::Compiling qspipsu

TRACE::2021-01-07.10:42:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-01-07.10:42:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:08::SCWMssOS::Compiling ipipsu

TRACE::2021-01-07.10:42:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-01-07.10:42:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:42:08::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:08::SCWMssOS::Compiling clockps

TRACE::2021-01-07.10:42:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-01-07.10:42:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:42:09::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:09::SCWMssOS::Compiling sdps

TRACE::2021-01-07.10:42:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dphy_v1_4/src

TRACE::2021-01-07.10:42:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/dphy_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-01-07.10:42:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:10::SCWMssOS::Compiling dphy

TRACE::2021-01-07.10:42:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-01-07.10:42:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:42:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:10::SCWMssOS::Compiling axipmon

TRACE::2021-01-07.10:42:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_1/src

TRACE::2021-01-07.10:42:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-01-07.10:42:11::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:11::SCWMssOS::Compiling v_demosaic

TRACE::2021-01-07.10:42:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-01-07.10:42:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:11::SCWMssOS::Compiling uartps

TRACE::2021-01-07.10:42:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-01-07.10:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:42:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:12::SCWMssOS::Compiling sysmonpsu

TRACE::2021-01-07.10:42:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-01-07.10:42:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-01-07.10:42:13::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:13::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-01-07.10:42:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_3/src

TRACE::2021-01-07.10:42:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-01-07.10:42:13::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:13::SCWMssOS::Compiling mipicsiss

TRACE::2021-01-07.10:42:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_2/src

TRACE::2021-01-07.10:42:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:42:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:13::SCWMssOS::Compiling dppsu

TRACE::2021-01-07.10:42:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-01-07.10:42:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:14::SCWMssOS::Compiling usbpsu

TRACE::2021-01-07.10:42:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src

TRACE::2021-01-07.10:42:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-01-07.10:42:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:15::SCWMssOS::Compiling dpdma

TRACE::2021-01-07.10:42:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src

TRACE::2021-01-07.10:42:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-01-07.10:42:16::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:16::SCWMssOS::Compiling v_gamma_lut

TRACE::2021-01-07.10:42:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-01-07.10:42:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:16::SCWMssOS::Compiling rtcpsu

TRACE::2021-01-07.10:42:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-01-07.10:42:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:17::SCWMssOS::Compiling scugic

TRACE::2021-01-07.10:42:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-01-07.10:42:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:42:17::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:17::SCWMssOS::Compiling emacps

TRACE::2021-01-07.10:42:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-01-07.10:42:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-01-07.10:42:18::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:18::SCWMssOS::Compiling ttcps

TRACE::2021-01-07.10:42:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src

TRACE::2021-01-07.10:42:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-01-07.10:42:18::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-01-07.10:42:18::SCWMssOS::Compiling pciepsu

TRACE::2021-01-07.10:42:19::SCWMssOS::Finished building libraries

TRACE::2021-01-07.10:42:19::SCWMssOS::Copying to export directory.
TRACE::2021-01-07.10:42:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-07.10:42:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-07.10:42:19::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-01-07.10:42:19::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-01-07.10:42:19::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-01-07.10:42:19::SCWPlatform::Started preparing the platform 
TRACE::2021-01-07.10:42:19::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-01-07.10:42:19::SCWSystem::dir created 
TRACE::2021-01-07.10:42:19::SCWSystem::Writing the bif 
TRACE::2021-01-07.10:42:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-07.10:42:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-07.10:42:19::SCWPlatform::Completed generating the platform
TRACE::2021-01-07.10:42:19::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:42:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:42:19::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:42:19::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:42:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:42:19::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:42:19::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:42:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:42:19::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-07.10:42:19::SCWPlatform::updated the xpfm file.
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:42:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-07.10:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:42:19::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:42:19::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:42:19::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:11::SCWPlatform::Clearing the existing platform
TRACE::2021-01-07.10:46:11::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-07.10:46:11::SCWBDomain::clearing the fsbl build
TRACE::2021-01-07.10:46:11::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:11::SCWBDomain::clearing the pmufw build
TRACE::2021-01-07.10:46:11::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:11::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:11::SCWSystem::Clearing the domains completed.
TRACE::2021-01-07.10:46:11::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-07.10:46:11::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:11::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:11::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:11::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:11::SCWPlatform::Removing the HwDB with name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:12::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:12::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:12::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:12::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:12::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.10:46:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWReader::Active system found as  design_1_wrapper_1
TRACE::2021-01-07.10:46:23::SCWReader::Handling sysconfig design_1_wrapper_1
TRACE::2021-01-07.10:46:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:46:23::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:46:23::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:46:23::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:23::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:23::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:23::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:23::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:23::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:23::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.10:46:23::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:23::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:23::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:23::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.10:46:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.10:46:24::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:46:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:46:24::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWReader::No isolation master present  
TRACE::2021-01-07.10:46:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.10:46:24::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.10:46:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.10:46:24::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-01-07.10:46:24::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:46:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:46:24::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWReader::No isolation master present  
TRACE::2021-01-07.10:46:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.10:46:24::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.10:46:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.10:46:24::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.10:46:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.10:46:24::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.10:46:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.10:46:24::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.10:46:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.10:46:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-01-07.10:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.10:46:24::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.10:46:24::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.10:46:24::SCWReader::No isolation master present  
TRACE::2021-01-07.11:00:55::SCWPlatform::Clearing the existing platform
TRACE::2021-01-07.11:00:55::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-07.11:00:55::SCWBDomain::clearing the fsbl build
TRACE::2021-01-07.11:00:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:00:55::SCWBDomain::clearing the pmufw build
TRACE::2021-01-07.11:00:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:00:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:00:55::SCWSystem::Clearing the domains completed.
TRACE::2021-01-07.11:00:55::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-07.11:00:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:00:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:00:55::SCWPlatform::Removing the HwDB with name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:00:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:00:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:00:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWReader::Active system found as  design_1_wrapper_1
TRACE::2021-01-07.11:01:04::SCWReader::Handling sysconfig design_1_wrapper_1
TRACE::2021-01-07.11:01:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.11:01:04::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.11:01:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:04::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWReader::No isolation master present  
TRACE::2021-01-07.11:01:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:04::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.11:01:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-01-07.11:01:04::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:04::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWReader::No isolation master present  
TRACE::2021-01-07.11:01:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.11:01:04::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.11:01:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.11:01:04::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:04::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.11:01:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:04::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:04::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:04::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:04::SCWReader::No isolation master present  
TRACE::2021-01-07.11:01:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.11:01:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:18::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:18::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Doing hw sync for the mss in domain: domain_psu_cortexa53_0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:18::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-01-07.11:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:18::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:18::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-01-07.11:01:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:18::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-01-07.11:01:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:18::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:18::SCWMssOS::Completed hw sync for the mss in domain: domain_psu_cortexa53_0
TRACE::2021-01-07.11:01:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:19::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:19::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:19::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:19::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:19::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:27::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:27::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.11:01:27::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.11:01:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.11:01:27::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:27::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:27::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.11:01:27::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.11:01:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.11:01:27::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:27::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:27::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:01:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:01:27::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:27::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.11:01:27::SCWMssOS::Writing the mss file completed /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:27::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:27::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:27::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:27::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:27::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:27::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:01:27::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:01:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:01:27::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:01:27::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:01:27::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-07.11:02:14::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-01-07.11:02:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-07.11:02:14::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-01-07.11:02:14::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-01-07.11:02:14::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-01-07.11:02:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.11:02:14::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-01-07.11:02:14::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-01-07.11:02:14::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-01-07.11:02:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.11:02:14::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-01-07.11:02:14::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-01-07.11:02:14::SCWSystem::Not a boot domain 
LOG::2021-01-07.11:02:14::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-01-07.11:02:14::SCWDomain::Generating domain artifcats
TRACE::2021-01-07.11:02:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-07.11:02:14::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.11:02:14::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.11:02:14::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.11:02:14::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.11:02:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:02:14::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:02:14::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:02:14::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.11:02:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.11:02:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-07.11:02:14::SCWDomain::Skipping the build for domain :  domain_psu_cortexa53_0
TRACE::2021-01-07.11:02:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-07.11:02:14::SCWMssOS::Copying to export directory.
TRACE::2021-01-07.11:02:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-07.11:02:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-07.11:02:14::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-01-07.11:02:14::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-01-07.11:02:14::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-01-07.11:02:14::SCWPlatform::Started preparing the platform 
TRACE::2021-01-07.11:02:14::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-01-07.11:02:14::SCWSystem::dir created 
TRACE::2021-01-07.11:02:14::SCWSystem::Writing the bif 
TRACE::2021-01-07.11:02:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-07.11:02:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-07.11:02:14::SCWPlatform::Completed generating the platform
TRACE::2021-01-07.11:02:14::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:02:14::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:02:14::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:02:14::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:02:14::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.11:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.11:02:14::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:02:14::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:02:14::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:02:14::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:02:14::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:02:14::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:02:14::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:02:14::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:02:14::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:02:14::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-07.11:02:14::SCWPlatform::updated the xpfm file.
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.11:02:14::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.11:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.11:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-01-07.11:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.11:02:14::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.11:02:14::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.11:02:14::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:12:55::SCWPlatform::Clearing the existing platform
TRACE::2021-01-07.12:12:55::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-07.12:12:55::SCWBDomain::clearing the fsbl build
TRACE::2021-01-07.12:12:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:12:55::SCWBDomain::clearing the pmufw build
TRACE::2021-01-07.12:12:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:12:55::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:12:55::SCWSystem::Clearing the domains completed.
TRACE::2021-01-07.12:12:55::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-07.12:12:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:12:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:12:55::SCWPlatform::Removing the HwDB with name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:12:55::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:12:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:12:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWReader::Active system found as  design_1_wrapper_1
TRACE::2021-01-07.12:13:08::SCWReader::Handling sysconfig design_1_wrapper_1
TRACE::2021-01-07.12:13:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.12:13:08::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.12:13:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:08::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:08::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.12:13:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-01-07.12:13:08::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:08::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:08::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.12:13:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:08::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:08::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:08::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-01-07.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:08::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:08::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:08::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:18::SCWPlatform::Clearing the existing platform
TRACE::2021-01-07.12:13:18::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-07.12:13:18::SCWBDomain::clearing the fsbl build
TRACE::2021-01-07.12:13:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:18::SCWBDomain::clearing the pmufw build
TRACE::2021-01-07.12:13:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:18::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:18::SCWSystem::Clearing the domains completed.
TRACE::2021-01-07.12:13:18::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-07.12:13:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:18::SCWPlatform::Removing the HwDB with name /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:18::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWReader::Active system found as  design_1_wrapper_1
TRACE::2021-01-07.12:13:28::SCWReader::Handling sysconfig design_1_wrapper_1
TRACE::2021-01-07.12:13:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.12:13:28::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.12:13:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:28::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:28::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.12:13:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-01-07.12:13:28::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:28::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU Data from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the QEMU args  from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-01-07.12:13:28::SCWDomain:: Using the PMUQEMU args from install at  : /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.12:13:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:28::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:28::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-07.12:13:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:28::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:28::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:28::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:28::SCWReader::No isolation master present  
TRACE::2021-01-07.12:13:32::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:32::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:32::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform:: Platform location is /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.12:13:32::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:42::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-01-07.12:13:42::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:42::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:42::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:42::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:42::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:42::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:42::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:42::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.12:13:42::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:42::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2021-01-07.12:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:43::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWMssOS::Doing hw sync for the mss in domain: domain_psu_cortexa53_0
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:43::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/tempdsa/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2021-01-07.12:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:43::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:43::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-01-07.12:13:43::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:43::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-01-07.12:13:43::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:43::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:43::SCWMssOS::Completed hw sync for the mss in domain: domain_psu_cortexa53_0
TRACE::2021-01-07.12:13:43::SCWMssOS::Removing the swdes entry for  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:43::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:43::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:54::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:54::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-07.12:13:54::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-01-07.12:13:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:54::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:54::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:54::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-01-07.12:13:54::SCWMssOS::No sw design opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::mss exists loading the mss file  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Opened the sw design from mss  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Adding the swdes entry /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-01-07.12:13:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-07.12:13:54::SCWMssOS::Opened the sw design.  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:54::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:54::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:13:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:13:54::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:54::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-01-07.12:13:54::SCWMssOS::Writing the mss file completed /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:54::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:54::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:54::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:54::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:54::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:54::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:13:54::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:13:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:13:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:13:54::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:13:54::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:13:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-07.12:14:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-01-07.12:14:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-07.12:14:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-01-07.12:14:20::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-01-07.12:14:20::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-01-07.12:14:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.12:14:20::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-01-07.12:14:20::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-01-07.12:14:20::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-01-07.12:14:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-07.12:14:20::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-01-07.12:14:20::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-01-07.12:14:20::SCWSystem::Not a boot domain 
LOG::2021-01-07.12:14:20::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-01-07.12:14:20::SCWDomain::Generating domain artifcats
TRACE::2021-01-07.12:14:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-07.12:14:20::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.12:14:20::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-01-07.12:14:20::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.12:14:20::SCWMssOS::Copying the qemu file from  /home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/domain_psu_cortexa53_0/qemu/
TRACE::2021-01-07.12:14:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:14:20::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:14:20::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:14:20::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::Completed writing the mss file at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-01-07.12:14:20::SCWMssOS::Mss edits present, copying mssfile into export location /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-07.12:14:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-07.12:14:20::SCWDomain::Skipping the build for domain :  domain_psu_cortexa53_0
TRACE::2021-01-07.12:14:20::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-07.12:14:20::SCWMssOS::Copying to export directory.
TRACE::2021-01-07.12:14:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-07.12:14:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-07.12:14:20::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-01-07.12:14:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-01-07.12:14:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-01-07.12:14:20::SCWPlatform::Started preparing the platform 
TRACE::2021-01-07.12:14:20::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-01-07.12:14:20::SCWSystem::dir created 
TRACE::2021-01-07.12:14:20::SCWSystem::Writing the bif 
TRACE::2021-01-07.12:14:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-07.12:14:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-07.12:14:20::SCWPlatform::Completed generating the platform
TRACE::2021-01-07.12:14:20::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:14:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:14:20::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:14:20::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:14:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:14:20::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:14:20::SCWMssOS::Saving the mss changes /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-07.12:14:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-07.12:14:20::SCWMssOS::Commit changes completed.
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:14:20::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:14:20::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:14:20::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:14:20::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:14:20::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:14:20::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:14:20::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:14:20::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:14:20::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/HW/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"421f3edd145e73e3433bb9639e476e85",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2f7ff1cd85eae046c30a4cb90cfa2246",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e93d6d0e92776ba3390694e26e9a7793",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-07.12:14:20::SCWPlatform::updated the xpfm file.
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to open the hw design at /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA given /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA absoulate path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform::DSA directory /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw
TRACE::2021-01-07.12:14:20::SCWPlatform:: Platform Path /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-01-07.12:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-01-07.12:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-01-07.12:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-07.12:14:20::SCWMssOS::Checking the sw design at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-01-07.12:14:20::SCWMssOS::DEBUG:  swdes dump  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-01-07.12:14:20::SCWMssOS::Sw design exists and opened at  /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_Vitis/design_1_wrapper_1/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
