{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724214431277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724214431277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 14:27:10 2024 " "Processing started: Wed Aug 21 14:27:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724214431277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724214431277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece2072_lab2 -c ece2072_lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece2072_lab2 -c ece2072_lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724214431277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724214431957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724214431957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3/lab2_task3.v 2 2 " "Found 2 design units, including 2 entities, in source file part3/lab2_task3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_tree " "Found entity 1: wallace_tree" {  } { { "Part3/lab2_task3.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part3/lab2_task3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440591 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "Part3/lab2_task3.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part3/lab2_task3.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3/analysis.v 1 1 " "Found 1 design units, including 1 entities, in source file part3/analysis.v" { { "Info" "ISGN_ENTITY_NAME" "1 analysis " "Found entity 1: analysis" {  } { { "Part3/analysis.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part3/analysis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/lab2_task2.v 4 4 " "Found 4 design units, including 4 entities, in source file part2/lab2_task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_task2 " "Found entity 1: lab2_task2" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440616 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_digit_bcd " "Found entity 2: two_digit_bcd" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440616 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440616 ""} { "Info" "ISGN_ENTITY_NAME" "4 ripple_carry_adder " "Found entity 4: ripple_carry_adder" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/bcd_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/bcd_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_instantiate " "Found entity 1: BCD_instantiate" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/ones_counting_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/ones_counting_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ones_counting_testbench " "Found entity 1: ones_counting_testbench" {  } { { "Part1/ones_counting_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counting_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/example_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/example_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 example_testbench " "Found entity 1: example_testbench" {  } { { "Part1/example_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/example_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/comparison_module.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/comparison_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_module " "Found entity 1: comparison_module" {  } { { "Part1/comparison_module.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/comparison_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "Part1/bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/ones_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/ones_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ones_counter " "Found entity 1: ones_counter" {  } { { "Part1/ones_counter.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_divide " "Found entity 1: bcd_divide" {  } { { "bcd_divide.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/bcd_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_testbench " "Found entity 1: adder_testbench" {  } { { "Part2/adder_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/adder_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file part3/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "Part3/MAC.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part3/MAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altmult.v 1 1 " "Found 1 design units, including 1 entities, in source file altmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 altmult " "Found entity 1: altmult" {  } { { "altmult.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/altmult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altmult1.v 1 1 " "Found 1 design units, including 1 entities, in source file altmult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altmult1 " "Found entity 1: altmult1" {  } { { "altmult1.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/altmult1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3/wallace_test.v 1 1 " "Found 1 design units, including 1 entities, in source file part3/wallace_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_test " "Found entity 1: wallace_test" {  } { { "Part3/wallace_test.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part3/wallace_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724214440694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_task2.v(36) " "Verilog HDL Instantiation warning at lab2_task2.v(36): instance has no name" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_task2.v(38) " "Verilog HDL Instantiation warning at lab2_task2.v(38): instance has no name" {  } { { "Part2/lab2_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(14) " "Verilog HDL Instantiation warning at BCD_instantiate.v(14): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(17) " "Verilog HDL Instantiation warning at BCD_instantiate.v(17): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(18) " "Verilog HDL Instantiation warning at BCD_instantiate.v(18): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(19) " "Verilog HDL Instantiation warning at BCD_instantiate.v(19): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(20) " "Verilog HDL Instantiation warning at BCD_instantiate.v(20): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(21) " "Verilog HDL Instantiation warning at BCD_instantiate.v(21): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_instantiate.v(22) " "Verilog HDL Instantiation warning at BCD_instantiate.v(22): instance has no name" {  } { { "Part1/BCD_instantiate.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/BCD_instantiate.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1724214440694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ones_counting_testbench " "Elaborating entity \"ones_counting_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724214440798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ones_counting_testbench.v(27) " "Verilog HDL assignment warning at ones_counting_testbench.v(27): truncated value with size 32 to match size of target (4)" {  } { { "Part1/ones_counting_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counting_testbench.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724214440809 "|ones_counting_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ones_counting_testbench.v(37) " "Verilog HDL warning at ones_counting_testbench.v(37): ignoring unsupported system task" {  } { { "Part1/ones_counting_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counting_testbench.v" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1724214440809 "|ones_counting_testbench"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "errors ones_counting_testbench.v(33) " "Verilog HDL Always Construct warning at ones_counting_testbench.v(33): inferring latch(es) for variable \"errors\", which holds its previous value in one or more paths through the always construct" {  } { { "Part1/ones_counting_testbench.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counting_testbench.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724214440809 "|ones_counting_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_counter ones_counter:test1 " "Elaborating entity \"ones_counter\" for hierarchy \"ones_counter:test1\"" {  } { { "Part1/ones_counting_testbench.v" "test1" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part1/ones_counting_testbench.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724214440809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724214441235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 14:27:21 2024 " "Processing ended: Wed Aug 21 14:27:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724214441235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724214441235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724214441235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724214441235 ""}
