LCDC_DMA_CTRL_REG,VAR_0
LCDC_FRAME_DONE,VAR_1
LCDC_INT_ENABLE_SET_REG,VAR_2
LCDC_RASTER_CTRL_REG,VAR_3
LCDC_SYNC_LOST,VAR_4
LCDC_V1_END_OF_FRAME_INT_ENA,VAR_5
LCDC_V1_FRAME_DONE_INT_ENA,VAR_6
LCDC_V1_SYNC_LOST_INT_ENA,VAR_7
LCDC_V1_UNDERFLOW_INT_ENA,VAR_8
LCDC_V2_END_OF_FRAME0_INT_ENA,VAR_9
LCDC_V2_UNDERFLOW_INT_ENA,VAR_10
tilcdc_clear_irqstatus,FUNC_0
tilcdc_set,FUNC_1
tilcdc_write,FUNC_2
tilcdc_crtc_enable_irqs,FUNC_3
dev,VAR_11
priv,VAR_12
