{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 16:47:43 2008 " "Info: Processing started: Thu Dec 18 16:47:43 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mercury -c Mercury " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mercury -c Mercury" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_24Sx24S.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult_24Sx24S.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_24Sx24S " "Info: Found entity 1: mult_24Sx24S" {  } { { "mult_24Sx24S.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/mult_24Sx24S.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_mac " "Info: Found entity 1: fir_mac" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_shiftreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_shiftreg " "Info: Found entity 1: fir_shiftreg" {  } { { "fir_shiftreg.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_shiftreg.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Info: Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_coeffs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_coeffs " "Info: Found entity 1: fir_coeffs" {  } { { "fir_coeffs.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_coeffs_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_coeffs_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_coeffs_rom " "Info: Found entity 1: fir_coeffs_rom" {  } { { "fir_coeffs_rom.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file varcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcic " "Info: Found entity 1: varcic" {  } { { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_integrator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cic_integrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_integrator " "Info: Found entity 1: cic_integrator" {  } { { "cic_integrator.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_integrator.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Info: Found entity 1: cic" {  } { { "cic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_comb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cic_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Info: Found entity 1: cic_comb" {  } { { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cordic.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Info: Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_clock spi_clock SPI.v(85) " "Info (10281): Verilog HDL Declaration information at SPI.v(85): object \"SPI_clock\" differs only in case from object \"spi_clock\" in the same scope" {  } { { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info: Found entity 1: SPI" {  } { { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_select " "Info: Found entity 1: LPF_select" {  } { { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file HPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPF_select " "Info: Found entity 1: HPF_select" {  } { { "HPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/HPF_select.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddClockDiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file oddClockDiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddClockDivider " "Info: Found entity 1: oddClockDivider" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_Encoder_24bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2S_Encoder_24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2SEncode " "Info: Found entity 1: I2SEncode" {  } { { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mercury.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mercury.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mercury " "Info: Found entity 1: Mercury" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Info: Found entity 1: MAC" {  } { { "mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/mac.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Info: Found entity 1: division" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mercury " "Info: Elaborating entity \"Mercury\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:division_DDS " "Info: Elaborating entity \"division\" for hierarchy \"division:division_DDS\"" {  } { { "Mercury.v" "division_DDS" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 411 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver_inst " "Info: Elaborating entity \"receiver\" for hierarchy \"receiver:receiver_inst\"" {  } { { "Mercury.v" "receiver_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic receiver:receiver_inst\|cordic:cordic_inst " "Info: Elaborating entity \"cordic\" for hierarchy \"receiver:receiver_inst\|cordic:cordic_inst\"" {  } { { "receiver.v" "cordic_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varcic receiver:receiver_inst\|varcic:varcic_inst_I1 " "Info: Elaborating entity \"varcic\" for hierarchy \"receiver:receiver_inst\|varcic:varcic_inst_I1\"" {  } { { "receiver.v" "varcic_inst_I1" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_integrator receiver:receiver_inst\|varcic:varcic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst " "Info: Elaborating entity \"cic_integrator\" for hierarchy \"receiver:receiver_inst\|varcic:varcic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst\"" {  } { { "varcic.v" "cic_stages\[0\].cic_integrator_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb receiver:receiver_inst\|varcic:varcic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst " "Info: Elaborating entity \"cic_comb\" for hierarchy \"receiver:receiver_inst\|varcic:varcic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst\"" {  } { { "varcic.v" "cic_stages\[0\].cic_comb_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic receiver:receiver_inst\|cic:cic_inst_I2 " "Info: Elaborating entity \"cic\" for hierarchy \"receiver:receiver_inst\|cic:cic_inst_I2\"" {  } { { "receiver.v" "cic_inst_I2" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_integrator receiver:receiver_inst\|cic:cic_inst_I2\|cic_integrator:cic_stages\[0\].cic_integrator_inst " "Info: Elaborating entity \"cic_integrator\" for hierarchy \"receiver:receiver_inst\|cic:cic_inst_I2\|cic_integrator:cic_stages\[0\].cic_integrator_inst\"" {  } { { "cic.v" "cic_stages\[0\].cic_integrator_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb receiver:receiver_inst\|cic:cic_inst_I2\|cic_comb:cic_stages\[0\].cic_comb_inst " "Info: Elaborating entity \"cic_comb\" for hierarchy \"receiver:receiver_inst\|cic:cic_inst_I2\|cic_comb:cic_stages\[0\].cic_comb_inst\"" {  } { { "cic.v" "cic_stages\[0\].cic_comb_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_coeffs receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst " "Info: Elaborating entity \"fir_coeffs\" for hierarchy \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\"" {  } { { "receiver.v" "fir_coeffs_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_coeffs_rom receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst " "Info: Elaborating entity \"fir_coeffs_rom\" for hierarchy \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\"" {  } { { "fir_coeffs.v" "fir_coeffs_rom_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "fir_coeffs_rom.v" "altsyncram_component" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "fir_coeffs_rom.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fir_coeffs_rom.hex " "Info: Parameter \"init_file\" = \"fir_coeffs_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fir_coeffs_rom.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_coeffs_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2a1 " "Info: Found entity 1: altsyncram_h2a1" {  } { { "db/altsyncram_h2a1.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/altsyncram_h2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2a1 receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\|altsyncram_h2a1:auto_generated " "Info: Elaborating entity \"altsyncram_h2a1\" for hierarchy \"receiver:receiver_inst\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\|altsyncram_h2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/ham/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir receiver:receiver_inst\|fir:fir_inst_I " "Info: Elaborating entity \"fir\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\"" {  } { { "receiver.v" "fir_inst_I" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/receiver.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_shiftreg receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst " "Info: Elaborating entity \"fir_shiftreg\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\"" {  } { { "fir.v" "fir_shiftreg_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\"" {  } { { "fir_shiftreg.v" "altshift_taps_component" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_shiftreg.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\"" {  } { { "fir_shiftreg.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_shiftreg.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Info: Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 256 " "Info: Parameter \"tap_distance\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 25 " "Info: Parameter \"width\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fir_shiftreg.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_shiftreg.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ils.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ils.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ils " "Info: Found entity 1: shift_taps_ils" {  } { { "db/shift_taps_ils.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/shift_taps_ils.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ils receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated " "Info: Elaborating entity \"shift_taps_ils\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/ham/altera/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qka1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qka1 " "Info: Found entity 1: altsyncram_qka1" {  } { { "db/altsyncram_qka1.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/altsyncram_qka1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qka1 receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|altsyncram_qka1:altsyncram2 " "Info: Elaborating entity \"altsyncram_qka1\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|altsyncram_qka1:altsyncram2\"" {  } { { "db/shift_taps_ils.tdf" "altsyncram2" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/shift_taps_ils.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_brf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_brf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_brf " "Info: Found entity 1: cntr_brf" {  } { { "db/cntr_brf.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/cntr_brf.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_brf receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|cntr_brf:cntr1 " "Info: Elaborating entity \"cntr_brf\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|cntr_brf:cntr1\"" {  } { { "db/shift_taps_ils.tdf" "cntr1" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/shift_taps_ils.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Info: Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lfc receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|cntr_brf:cntr1\|cmpr_lfc:cmpr4 " "Info: Elaborating entity \"cmpr_lfc\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:altshift_taps_component\|shift_taps_ils:auto_generated\|cntr_brf:cntr1\|cmpr_lfc:cmpr4\"" {  } { { "db/cntr_brf.tdf" "cmpr4" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/cntr_brf.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_mac receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst " "Info: Elaborating entity \"fir_mac\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\"" {  } { { "fir.v" "fir_mac_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_24Sx24S receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst " "Info: Elaborating entity \"mult_24Sx24S\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\"" {  } { { "fir_mac.v" "mult_24Sx24S_inst" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24Sx24S.v" "lpm_mult_component" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/mult_24Sx24S.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24Sx24S.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/mult_24Sx24S.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Info: Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Info: Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Info: Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Info: Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "mult_24Sx24S.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/mult_24Sx24S.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_djp.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_djp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_djp " "Info: Found entity 1: mult_djp" {  } { { "db/mult_djp.tdf" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/db/mult_djp.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_djp receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated " "Info: Elaborating entity \"mult_djp\" for hierarchy \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/ham/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2SEncode I2SEncode:I2S " "Info: Elaborating entity \"I2SEncode\" for hierarchy \"I2SEncode:I2S\"" {  } { { "Mercury.v" "I2S" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_select LPF_select:Alex_LPF_select " "Info: Elaborating entity \"LPF_select\" for hierarchy \"LPF_select:Alex_LPF_select\"" {  } { { "Mercury.v" "Alex_LPF_select" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 724 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPF_select HPF_select:Alex_HPF_select " "Info: Elaborating entity \"HPF_select\" for hierarchy \"HPF_select:Alex_HPF_select\"" {  } { { "Mercury.v" "Alex_HPF_select" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:Alex_SPI_Tx " "Info: Elaborating entity \"SPI\" for hierarchy \"SPI:Alex_SPI_Tx\"" {  } { { "Mercury.v" "Alex_SPI_Tx" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 815 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddClockDivider oddClockDivider:refClockDivider " "Info: Elaborating entity \"oddClockDivider\" for hierarchy \"oddClockDivider:refClockDivider\"" {  } { { "Mercury.v" "refClockDivider" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 839 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "reference " "Warning: Found clock multiplexer reference" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "350 " "Info: Ignored 350 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "350 " "Info: Ignored 350 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CMODE VCC " "Warning (13410): Pin \"CMODE\" is stuck at VCC" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SHDN GND " "Warning (13410): Pin \"SHDN\" is stuck at GND" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PGA GND " "Warning (13410): Pin \"PGA\" is stuck at GND" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "INIT_DONE GND " "Warning (13410): Pin \"INIT_DONE\" is stuck at GND" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST3 GND " "Warning (13410): Pin \"TEST3\" is stuck at GND" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 62 " "Info: 62 registers lost all their fanouts during netlist optimizations. The first 62 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe136 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe136\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe138 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe138\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe136 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe136\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe138 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe138\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[0\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[1\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[2\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[3\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[4\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[5\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[6\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[7\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[8\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[9\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[10\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[11\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[12\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[13\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[14\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[15\] " "Info: Register \"receiver:receiver_inst\|cic:cic_inst_Q2\|sample_no\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[15\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[14\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[13\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[12\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[11\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[10\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[9\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[8\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[7\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[6\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[5\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[4\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[3\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[2\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[1\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[0\] " "Info: Register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|sample_no\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:Alex_SPI_Tx\|spi_state~12 " "Info: Register \"SPI:Alex_SPI_Tx\|spi_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:Alex_SPI_Tx\|spi_state~13 " "Info: Register \"SPI:Alex_SPI_Tx\|spi_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:Alex_SPI_Tx\|spi_state~14 " "Info: Register \"SPI:Alex_SPI_Tx\|spi_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:Alex_SPI_Tx\|spi_state~15 " "Info: Register \"SPI:Alex_SPI_Tx\|spi_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2SEncode:I2S\|encode_state~7 " "Info: Register \"I2SEncode:I2S\|encode_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2SEncode:I2S\|encode_state~8 " "Info: Register \"I2SEncode:I2S\|encode_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe133 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe133\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe133 " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_djp:auto_generated\|dffe133\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[47\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[48\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[49\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[50\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[51\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[52\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[53\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[54\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[55\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[47\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[48\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[49\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[50\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[51\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[52\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[53\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[54\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[55\] " "Info: Register \"receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8668 " "Info: Implemented 8668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Info: Implemented 28 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8515 " "Info: Implemented 8515 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Info: Implemented 74 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Info: Implemented 14 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.map.smsg " "Info: Generated suppressed messages file C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 16:48:59 2008 " "Info: Processing ended: Thu Dec 18 16:48:59 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Info: Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
