Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sun Nov 26 18:56:10 2023
| Host             : DESKTOP-8PI2STL running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_top_power_routed.rpt -pb ethernet_top_power_summary_routed.pb -rpx ethernet_top_power_routed.rpx
| Design           : ethernet_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.230        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        7 |       --- |             --- |
| Slice Logic             |     0.001 |     4780 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1146 |     63400 |            1.81 |
|   Register              |    <0.001 |     2310 |    126800 |            1.82 |
|   LUT as Shift Register |    <0.001 |      302 |     19000 |            1.59 |
|   CARRY4                |    <0.001 |      161 |     15850 |            1.02 |
|   F7/F8 Muxes           |    <0.001 |        8 |     63400 |            0.01 |
|   Others                |     0.000 |      238 |       --- |             --- |
| Signals                 |     0.003 |     4355 |       --- |             --- |
| Block RAM               |     0.006 |        5 |       135 |            3.70 |
| MMCM                    |     0.106 |        1 |         6 |           16.67 |
| DSPs                    |     0.004 |       24 |       240 |           10.00 |
| I/O                     |     0.006 |       14 |       210 |            6.67 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.230 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.021 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------+-----------------+
| Clock              | Domain                                        | Constraint (ns) |
+--------------------+-----------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out2_clk_wiz_0 | eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0 | eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK                                           |            10.0 |
| sys_clk_pin        | CLK_IBUF                                      |            10.0 |
+--------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| ethernet_top       |     0.132 |
|   eth_rst_gen_i    |     0.106 |
|     gen_50M        |     0.106 |
|       inst         |     0.106 |
|   packet_gen_i     |     0.003 |
|     data_fifo_i    |     0.002 |
|       U0           |     0.002 |
|   pdm_microphone_i |     0.002 |
|     cic_compiler   |     0.002 |
|       U0           |     0.002 |
|   xfft_0_i         |     0.014 |
|     U0             |     0.014 |
|       i_synth      |     0.014 |
+--------------------+-----------+


