MPU - HDL project of Matrix Processing Unit for ASIC/FPGA

/doc - Project documents
/scripts - Simulation scripts
/src - RTL models of MPU blocks and features
/tb - SystemVerilog testbenches and classes

*block_name*_beh.v - Behavioral model
*block_name*_str.v - Structural model
*block_name*_tb.sv - Testbench
*block_name*.do - ModelSim/Questa Tcl script for simulation
