#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 17 00:53:15 2024
# Process ID: 6676
# Current directory: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840 C:\Users\qinyu\Desktop\CSE 100\CSE-100\Lab2\Lab2.xpr
# Log file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/vivado.log
# Journal file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v}}
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:45:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:45:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:47:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:47:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:48:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:48:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:51:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:51:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:55:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:55:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 02:58:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 02:58:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 03:03:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 03:03:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2501.473 ; gain = 0.000
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2501.473 ; gain = 156.832
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 03:08:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 03:08:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 03:10:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 03:10:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 03:12:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 03:12:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
set_property target_constrs_file {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Lab2/Basys3_Master.xdc} [current_fileset -constrset]
close [ open {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/asdfasdf.v} w ]
add_files {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/asdfasdf.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/asdfasdf.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/asdfasdf.v}}
file delete -force {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/asdfasdf.v}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 03:27:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 03:27:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3030.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3030.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x1' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Mux
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/qinyu/Desktop/CSE -notrace
couldn't read file "C:/Users/qinyu/Desktop/CSE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 17 03:40:29 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.738 ; gain = 0.000
add_bp {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v} 74
remove_bps -file {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v} -line 74
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:02:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:05:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 04:05:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:08:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 04:08:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 12
[Wed Jan 17 04:15:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:15:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B312D5A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:17:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
close_hw
export_ip_user_files -of_objects  [get_files {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Lab2/Basys3_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Lab2/Basys3_Master.xdc}}
file delete -force {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Lab2/Basys3_Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/qinyu/Downloads/Basys3_Master.xdc
import_files -fileset constrs_1 C:/Users/qinyu/Downloads/Basys3_Master.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 17 04:19:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/synth_1/runme.log
[Wed Jan 17 04:19:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc}}
file delete -force {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc}
add_files -fileset constrs_1 -norecurse {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Basys3_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Basys3_Master.xdc}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 04:21:37 2024...
