// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="postage_filter_w_interconn_postage_filter_w_interconn,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.671570,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=4159,HLS_SYN_LUT=3135,HLS_VERSION=2022_1}" *)

module postage_filter_w_interconn (
        ap_clk,
        ap_rst_n,
        postage_stream_TDATA,
        postage_stream_TVALID,
        postage_stream_TREADY,
        postage_stream_TKEEP,
        postage_stream_TSTRB,
        postage_stream_TUSER,
        postage_stream_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TUSER,
        out_r_TLAST,
        overflow,
        overflow_ap_vld,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [191:0] postage_stream_TDATA;
input   postage_stream_TVALID;
output   postage_stream_TREADY;
input  [23:0] postage_stream_TKEEP;
input  [23:0] postage_stream_TSTRB;
input  [12:0] postage_stream_TUSER;
input  [0:0] postage_stream_TLAST;
output  [31:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [3:0] out_r_TKEEP;
output  [3:0] out_r_TSTRB;
output  [2:0] out_r_TUSER;
output  [0:0] out_r_TLAST;
output   overflow;
output   overflow_ap_vld;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg overflow_ap_vld;

 reg    ap_rst_n_inv;
wire   [11:0] monitor_0;
wire   [11:0] monitor_1;
wire   [11:0] monitor_2;
wire   [11:0] monitor_3;
wire   [11:0] monitor_4;
wire   [11:0] monitor_5;
wire   [11:0] monitor_6;
wire   [11:0] monitor_7;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6;
reg   [0:0] packet_in_flight;
reg   [7:0] sending_i;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1;
reg   [7:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_q0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_ce0;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_we0;
wire   [31:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_q0;
reg    postage_stream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    out_r_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] trunc_ln164_1_reg_2577;
reg   [0:0] trunc_ln164_1_reg_2577_pp0_iter5_reg;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] trunc_ln164_1_reg_2577_pp0_iter6_reg;
wire   [8:0] group_V_fu_638_p1;
reg   [8:0] group_V_reg_2186;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_state7_io;
wire    regslice_both_out_r_V_data_V_U_apdone_blk;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_state8_io;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] trigger_V_reg_2198;
reg   [3:0] trigger_V_reg_2198_pp0_iter1_reg;
reg   [31:0] x_reg_2210;
reg   [31:0] x_reg_2210_pp0_iter1_reg;
reg   [31:0] x_1_reg_2222;
reg   [31:0] x_1_reg_2222_pp0_iter1_reg;
reg   [31:0] x_2_reg_2234;
reg   [31:0] x_2_reg_2234_pp0_iter1_reg;
reg   [31:0] x_3_reg_2246;
reg   [31:0] x_3_reg_2246_pp0_iter1_reg;
wire   [1:0] lane_V_fu_692_p1;
reg   [1:0] lane_V_reg_2258;
reg   [1:0] lane_V_reg_2258_pp0_iter1_reg;
reg   [8:0] gid_V_reg_2264;
wire   [1:0] lane_V_1_fu_706_p1;
reg   [1:0] lane_V_1_reg_2269;
reg   [1:0] lane_V_1_reg_2269_pp0_iter1_reg;
reg   [8:0] gid_V_1_reg_2275;
wire   [1:0] lane_V_2_fu_720_p1;
reg   [1:0] lane_V_2_reg_2280;
reg   [1:0] lane_V_2_reg_2280_pp0_iter1_reg;
reg   [8:0] gid_V_2_reg_2286;
wire   [1:0] lane_V_3_fu_734_p1;
reg   [1:0] lane_V_3_reg_2291;
reg   [1:0] lane_V_3_reg_2291_pp0_iter1_reg;
reg   [8:0] gid_V_3_reg_2297;
wire   [1:0] lane_V_4_fu_748_p1;
reg   [1:0] lane_V_4_reg_2302;
reg   [1:0] lane_V_4_reg_2302_pp0_iter1_reg;
reg   [8:0] gid_V_4_reg_2308;
wire   [1:0] lane_V_5_fu_762_p1;
reg   [1:0] lane_V_5_reg_2313;
reg   [1:0] lane_V_5_reg_2313_pp0_iter1_reg;
reg   [8:0] gid_V_5_reg_2319;
wire   [1:0] lane_V_6_fu_776_p1;
reg   [1:0] lane_V_6_reg_2324;
reg   [1:0] lane_V_6_reg_2324_pp0_iter1_reg;
reg   [8:0] gid_V_6_reg_2330;
wire   [1:0] lane_V_7_fu_790_p1;
reg   [1:0] lane_V_7_reg_2335;
reg   [1:0] lane_V_7_reg_2335_pp0_iter1_reg;
reg   [8:0] gid_V_7_reg_2341;
wire   [0:0] icmp_ln1065_fu_804_p2;
reg   [0:0] icmp_ln1065_reg_2346;
reg   [0:0] icmp_ln1065_reg_2346_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_2346_pp0_iter3_reg;
wire   [0:0] icmp_ln1065_1_fu_808_p2;
reg   [0:0] icmp_ln1065_1_reg_2351;
reg   [0:0] icmp_ln1065_1_reg_2351_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_1_reg_2351_pp0_iter3_reg;
wire   [0:0] icmp_ln1065_2_fu_812_p2;
reg   [0:0] icmp_ln1065_2_reg_2356;
reg   [0:0] icmp_ln1065_2_reg_2356_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_2_reg_2356_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_2_reg_2356_pp0_iter4_reg;
wire   [0:0] icmp_ln1065_3_fu_816_p2;
reg   [0:0] icmp_ln1065_3_reg_2361;
reg   [0:0] icmp_ln1065_3_reg_2361_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_3_reg_2361_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_3_reg_2361_pp0_iter4_reg;
wire   [0:0] icmp_ln1065_4_fu_820_p2;
reg   [0:0] icmp_ln1065_4_reg_2366;
reg   [0:0] icmp_ln1065_4_reg_2366_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_4_reg_2366_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_4_reg_2366_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_4_reg_2366_pp0_iter5_reg;
wire   [0:0] icmp_ln1065_5_fu_824_p2;
reg   [0:0] icmp_ln1065_5_reg_2371;
reg   [0:0] icmp_ln1065_5_reg_2371_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_5_reg_2371_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_5_reg_2371_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_5_reg_2371_pp0_iter5_reg;
wire   [0:0] icmp_ln1065_6_fu_828_p2;
reg   [0:0] icmp_ln1065_6_reg_2376;
reg   [0:0] icmp_ln1065_6_reg_2376_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_6_reg_2376_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_6_reg_2376_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_6_reg_2376_pp0_iter5_reg;
reg   [0:0] icmp_ln1065_6_reg_2376_pp0_iter6_reg;
wire   [0:0] icmp_ln1065_7_fu_832_p2;
reg   [0:0] icmp_ln1065_7_reg_2381;
reg   [0:0] icmp_ln1065_7_reg_2381_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_7_reg_2381_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_7_reg_2381_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_7_reg_2381_pp0_iter5_reg;
reg   [0:0] icmp_ln1065_7_reg_2381_pp0_iter6_reg;
reg   [31:0] DataOut_reg_2386;
wire   [0:0] tmp_last_fu_864_p2;
reg   [0:0] tmp_last_reg_2391;
wire   [0:0] icmp_ln247_fu_870_p2;
reg   [0:0] icmp_ln247_reg_2396;
reg   [0:0] icmp_ln247_reg_2396_pp0_iter3_reg;
reg   [31:0] DataOut_1_reg_2403;
wire   [0:0] tmp_last_1_fu_936_p2;
reg   [0:0] tmp_last_1_reg_2409;
wire   [0:0] icmp_ln247_1_fu_942_p2;
reg   [0:0] icmp_ln247_1_reg_2414;
reg   [0:0] icmp_ln247_1_reg_2414_pp0_iter3_reg;
reg   [31:0] DataOut_2_reg_2421;
wire   [0:0] tmp_last_2_fu_1008_p2;
reg   [0:0] tmp_last_2_reg_2427;
wire   [0:0] icmp_ln247_2_fu_1014_p2;
reg   [0:0] icmp_ln247_2_reg_2432;
reg   [0:0] icmp_ln247_2_reg_2432_pp0_iter3_reg;
reg   [0:0] icmp_ln247_2_reg_2432_pp0_iter4_reg;
reg   [31:0] DataOut_3_reg_2439;
wire   [0:0] tmp_last_3_fu_1080_p2;
reg   [0:0] tmp_last_3_reg_2445;
wire   [0:0] icmp_ln247_3_fu_1086_p2;
reg   [0:0] icmp_ln247_3_reg_2450;
reg   [0:0] icmp_ln247_3_reg_2450_pp0_iter3_reg;
reg   [0:0] icmp_ln247_3_reg_2450_pp0_iter4_reg;
reg   [31:0] DataOut_4_reg_2457;
wire   [0:0] tmp_last_4_fu_1152_p2;
reg   [0:0] tmp_last_4_reg_2463;
wire   [0:0] icmp_ln247_4_fu_1158_p2;
reg   [0:0] icmp_ln247_4_reg_2468;
reg   [0:0] icmp_ln247_4_reg_2468_pp0_iter3_reg;
reg   [0:0] icmp_ln247_4_reg_2468_pp0_iter4_reg;
reg   [0:0] icmp_ln247_4_reg_2468_pp0_iter5_reg;
reg   [31:0] DataOut_5_reg_2475;
wire   [0:0] tmp_last_5_fu_1224_p2;
reg   [0:0] tmp_last_5_reg_2481;
wire   [0:0] icmp_ln247_5_fu_1230_p2;
reg   [0:0] icmp_ln247_5_reg_2486;
reg   [0:0] icmp_ln247_5_reg_2486_pp0_iter3_reg;
reg   [0:0] icmp_ln247_5_reg_2486_pp0_iter4_reg;
reg   [0:0] icmp_ln247_5_reg_2486_pp0_iter5_reg;
reg   [31:0] DataOut_6_reg_2493;
wire   [0:0] tmp_last_6_fu_1296_p2;
reg   [0:0] tmp_last_6_reg_2499;
wire   [0:0] icmp_ln247_6_fu_1302_p2;
reg   [0:0] icmp_ln247_6_reg_2504;
reg   [0:0] icmp_ln247_6_reg_2504_pp0_iter3_reg;
reg   [0:0] icmp_ln247_6_reg_2504_pp0_iter4_reg;
reg   [0:0] icmp_ln247_6_reg_2504_pp0_iter5_reg;
reg   [0:0] icmp_ln247_6_reg_2504_pp0_iter6_reg;
reg   [31:0] DataOut_7_reg_2511;
wire   [0:0] tmp_last_7_fu_1368_p2;
reg   [0:0] tmp_last_7_reg_2517;
wire   [0:0] icmp_ln247_7_fu_1374_p2;
reg   [0:0] icmp_ln247_7_reg_2522;
reg   [0:0] icmp_ln247_7_reg_2522_pp0_iter3_reg;
reg   [0:0] icmp_ln247_7_reg_2522_pp0_iter4_reg;
reg   [0:0] icmp_ln247_7_reg_2522_pp0_iter5_reg;
reg   [0:0] icmp_ln247_7_reg_2522_pp0_iter6_reg;
wire   [0:0] p_overflow_fu_1421_p2;
reg   [0:0] p_overflow_reg_2529;
reg   [0:0] tmp_7_reg_2534;
reg   [0:0] tmp_4_reg_2539;
reg   [0:0] tmp_4_reg_2539_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_2544;
reg   [0:0] tmp_s_reg_2544_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_2549;
reg   [0:0] tmp_10_reg_2549_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_2549_pp0_iter5_reg;
reg   [0:0] tmp_13_reg_2554;
reg   [0:0] tmp_13_reg_2554_pp0_iter4_reg;
reg   [0:0] tmp_13_reg_2554_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_2559;
reg   [0:0] tmp_16_reg_2559_pp0_iter4_reg;
reg   [0:0] tmp_16_reg_2559_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_2559_pp0_iter6_reg;
reg   [0:0] tmp_19_reg_2564;
reg   [0:0] tmp_19_reg_2564_pp0_iter4_reg;
reg   [0:0] tmp_19_reg_2564_pp0_iter5_reg;
reg   [0:0] tmp_19_reg_2564_pp0_iter6_reg;
wire   [0:0] p_overflow_2_fu_1726_p2;
wire   [0:0] trunc_ln164_1_fu_2056_p1;
reg   [31:0] foo_data_reg_2584;
reg   [31:0] foo_data_reg_2584_pp0_iter5_reg;
reg   [2:0] foo_user_V_reg_2589;
reg   [2:0] foo_user_V_reg_2589_pp0_iter5_reg;
wire   [0:0] foo_last_fu_2090_p3;
reg   [0:0] foo_last_reg_2594;
reg   [0:0] foo_last_reg_2594_pp0_iter5_reg;
wire   [0:0] p_overflow_6_fu_2133_p2;
wire   [0:0] p_overflow_10_fu_2156_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_phi_mux_p_overflow_1_phi_fu_504_p6;
reg   [0:0] ap_phi_reg_pp0_iter4_p_overflow_1_reg_500;
wire   [0:0] ap_phi_reg_pp0_iter0_p_overflow_1_reg_500;
reg   [0:0] ap_phi_reg_pp0_iter1_p_overflow_1_reg_500;
reg   [0:0] ap_phi_reg_pp0_iter2_p_overflow_1_reg_500;
reg   [0:0] ap_phi_reg_pp0_iter3_p_overflow_1_reg_500;
reg   [72:0] ap_phi_mux_empty_46_phi_fu_518_p16;
wire   [72:0] tmp_28_fu_2006_p5;
wire   [72:0] ap_phi_reg_pp0_iter4_empty_46_reg_515;
wire   [2:0] trunc_ln164_fu_1756_p1;
wire   [72:0] tmp_33_fu_1969_p5;
wire   [72:0] tmp_35_fu_1932_p5;
wire   [72:0] tmp_37_fu_1895_p5;
wire   [72:0] tmp_39_fu_1858_p5;
wire   [72:0] tmp_41_fu_1821_p5;
wire   [72:0] tmp_43_fu_1784_p5;
wire   [72:0] tmp_22_fu_2043_p5;
wire   [0:0] ap_phi_reg_pp0_iter0_p_overflow_3_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter1_p_overflow_3_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter2_p_overflow_3_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter3_p_overflow_3_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter4_p_overflow_3_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter5_p_overflow_3_reg_536;
reg   [0:0] ap_phi_mux_p_overflow_5_phi_fu_552_p6;
wire   [0:0] p_overflow_4_fu_2121_p2;
wire   [0:0] ap_phi_reg_pp0_iter5_p_overflow_5_reg_549;
wire   [0:0] ap_phi_reg_pp0_iter0_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter1_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter2_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter3_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter4_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter5_p_overflow_7_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter6_p_overflow_7_reg_563;
reg   [0:0] ap_phi_mux_p_overflow_9_phi_fu_579_p6;
wire   [0:0] p_overflow_8_fu_2144_p2;
wire   [0:0] ap_phi_reg_pp0_iter6_p_overflow_9_reg_576;
wire   [0:0] ap_phi_reg_pp0_iter0_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter1_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter2_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter3_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter4_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter5_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter6_p_overflow_11_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter7_p_overflow_11_reg_590;
reg   [0:0] ap_phi_mux_p_overflow_13_phi_fu_606_p6;
wire   [0:0] p_overflow_12_fu_2167_p2;
wire   [0:0] ap_phi_reg_pp0_iter7_p_overflow_13_reg_603;
reg   [0:0] ap_phi_mux_p_overflow_15_phi_fu_619_p6;
wire   [0:0] p_overflow_14_fu_2179_p2;
wire   [0:0] ap_phi_reg_pp0_iter7_p_overflow_15_reg_616;
wire   [7:0] nexttocap_fu_858_p2;
wire   [0:0] p_Result_s_fu_896_p2;
wire   [7:0] nexttocap_1_fu_930_p2;
wire   [0:0] p_Result_1_fu_968_p2;
wire   [0:0] xor_ln298_fu_2098_p2;
wire   [0:0] packet_in_flight_load_load_fu_2060_p1;
wire   [7:0] sending_plus1_fu_1748_p3;
wire   [7:0] nexttocap_2_fu_1002_p2;
wire   [0:0] p_Result_2_fu_1040_p2;
wire   [7:0] nexttocap_3_fu_1074_p2;
wire   [0:0] p_Result_3_fu_1112_p2;
wire   [7:0] nexttocap_4_fu_1146_p2;
wire   [0:0] p_Result_4_fu_1184_p2;
wire   [7:0] nexttocap_5_fu_1218_p2;
wire   [0:0] p_Result_5_fu_1256_p2;
wire   [7:0] nexttocap_6_fu_1290_p2;
wire   [0:0] p_Result_6_fu_1328_p2;
wire   [7:0] nexttocap_7_fu_1362_p2;
wire   [0:0] p_Result_7_fu_1400_p2;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_write;
reg    ap_block_pp0_stage0_01001;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_write;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_din;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_full_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_write;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read_nbread_fu_424_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read_nbread_fu_430_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read_nbread_fu_436_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read_nbread_fu_442_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read_nbread_fu_448_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read_nbread_fu_454_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read_nbread_fu_460_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read;
wire   [0:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read_nbread_fu_466_p2_0;
wire   [35:0] postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_dout;
wire    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_empty_n;
reg    postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read;
wire   [31:0] DataIn_assign_fu_836_p6;
wire   [31:0] DataIn_assign_1_fu_908_p6;
wire   [31:0] DataIn_assign_2_fu_980_p6;
wire   [31:0] DataIn_assign_3_fu_1052_p6;
wire   [31:0] DataIn_assign_4_fu_1124_p6;
wire   [31:0] DataIn_assign_5_fu_1196_p6;
wire   [31:0] DataIn_assign_6_fu_1268_p6;
wire   [31:0] DataIn_assign_7_fu_1340_p6;
wire   [3:0] zext_ln825_fu_882_p1;
wire   [3:0] shl_ln825_fu_885_p2;
wire   [3:0] and_ln825_fu_891_p2;
wire   [3:0] zext_ln825_1_fu_954_p1;
wire   [3:0] shl_ln825_1_fu_957_p2;
wire   [3:0] and_ln825_1_fu_963_p2;
wire   [3:0] zext_ln825_2_fu_1026_p1;
wire   [3:0] shl_ln825_2_fu_1029_p2;
wire   [3:0] and_ln825_2_fu_1035_p2;
wire   [3:0] zext_ln825_3_fu_1098_p1;
wire   [3:0] shl_ln825_3_fu_1101_p2;
wire   [3:0] and_ln825_3_fu_1107_p2;
wire   [3:0] zext_ln825_4_fu_1170_p1;
wire   [3:0] shl_ln825_4_fu_1173_p2;
wire   [3:0] and_ln825_4_fu_1179_p2;
wire   [3:0] zext_ln825_5_fu_1242_p1;
wire   [3:0] shl_ln825_5_fu_1245_p2;
wire   [3:0] and_ln825_5_fu_1251_p2;
wire   [3:0] zext_ln825_6_fu_1314_p1;
wire   [3:0] shl_ln825_6_fu_1317_p2;
wire   [3:0] and_ln825_6_fu_1323_p2;
wire   [3:0] zext_ln825_7_fu_1386_p1;
wire   [3:0] shl_ln825_7_fu_1389_p2;
wire   [3:0] and_ln825_7_fu_1395_p2;
wire   [0:0] p_overflow_fu_1421_p0;
wire   [40:0] tmp_fu_1427_p4;
wire   [40:0] or_ln185_fu_1435_p2;
wire   [0:0] tmp_3_fu_1451_p3;
wire   [2:0] tmp_1_fu_1441_p4;
wire   [40:0] tmp_5_fu_1469_p4;
wire   [40:0] or_ln185_1_fu_1477_p2;
wire   [0:0] tmp_8_fu_1493_p3;
wire   [2:0] tmp_6_fu_1483_p4;
wire   [40:0] tmp_9_fu_1511_p4;
wire   [40:0] or_ln185_2_fu_1519_p2;
wire   [0:0] tmp_12_fu_1535_p3;
wire   [2:0] tmp_11_fu_1525_p4;
wire   [40:0] tmp_14_fu_1553_p4;
wire   [40:0] or_ln185_3_fu_1561_p2;
wire   [0:0] tmp_17_fu_1577_p3;
wire   [2:0] tmp_15_fu_1567_p4;
wire   [40:0] tmp_18_fu_1595_p4;
wire   [40:0] or_ln185_4_fu_1603_p2;
wire   [0:0] tmp_21_fu_1619_p3;
wire   [2:0] tmp_20_fu_1609_p4;
wire   [40:0] tmp_23_fu_1637_p4;
wire   [40:0] or_ln185_5_fu_1645_p2;
wire   [0:0] tmp_25_fu_1661_p3;
wire   [2:0] tmp_24_fu_1651_p4;
wire   [40:0] tmp_26_fu_1679_p4;
wire   [40:0] or_ln185_6_fu_1687_p2;
wire   [0:0] tmp_29_fu_1703_p3;
wire   [2:0] tmp_27_fu_1693_p4;
wire   [0:0] xor_ln253_fu_1721_p2;
wire   [0:0] icmp_ln283_fu_1736_p2;
wire   [7:0] add_ln283_fu_1742_p2;
wire   [34:0] empty_44_fu_1776_p1;
wire   [0:0] tmp_42_fu_1768_p3;
wire   [39:0] tmp_42_cast_fu_1780_p1;
wire   [34:0] empty_43_fu_1813_p1;
wire   [0:0] tmp_40_fu_1805_p3;
wire   [39:0] tmp_40_cast_fu_1817_p1;
wire   [34:0] empty_42_fu_1850_p1;
wire   [0:0] tmp_38_fu_1842_p3;
wire   [39:0] tmp_38_cast_fu_1854_p1;
wire   [34:0] empty_41_fu_1887_p1;
wire   [0:0] tmp_36_fu_1879_p3;
wire   [39:0] tmp_36_cast_fu_1891_p1;
wire   [34:0] empty_40_fu_1924_p1;
wire   [0:0] tmp_34_fu_1916_p3;
wire   [39:0] tmp_34_cast_fu_1928_p1;
wire   [34:0] empty_39_fu_1961_p1;
wire   [0:0] tmp_32_fu_1953_p3;
wire   [39:0] tmp_32_cast_fu_1965_p1;
wire   [34:0] empty_38_fu_1998_p1;
wire   [0:0] tmp_31_fu_1990_p3;
wire   [39:0] tmp_31_cast_fu_2002_p1;
wire   [34:0] empty_45_fu_2035_p1;
wire   [0:0] tmp_30_fu_2027_p3;
wire   [39:0] tmp_30_cast_fu_2039_p1;
wire   [0:0] xor_ln253_1_fu_2116_p2;
wire   [0:0] xor_ln253_2_fu_2128_p2;
wire   [0:0] xor_ln253_3_fu_2139_p2;
wire   [0:0] xor_ln253_4_fu_2151_p2;
wire   [0:0] xor_ln253_5_fu_2162_p2;
wire   [0:0] xor_ln253_6_fu_2174_p2;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_postage_stream_V_data_V_U_apdone_blk;
wire   [191:0] postage_stream_TDATA_int_regslice;
wire    postage_stream_TVALID_int_regslice;
reg    postage_stream_TREADY_int_regslice;
wire    regslice_both_postage_stream_V_data_V_U_ack_in;
wire    regslice_both_postage_stream_V_keep_V_U_apdone_blk;
wire   [23:0] postage_stream_TKEEP_int_regslice;
wire    regslice_both_postage_stream_V_keep_V_U_vld_out;
wire    regslice_both_postage_stream_V_keep_V_U_ack_in;
wire    regslice_both_postage_stream_V_strb_V_U_apdone_blk;
wire   [23:0] postage_stream_TSTRB_int_regslice;
wire    regslice_both_postage_stream_V_strb_V_U_vld_out;
wire    regslice_both_postage_stream_V_strb_V_U_ack_in;
wire    regslice_both_postage_stream_V_user_V_U_apdone_blk;
wire   [12:0] postage_stream_TUSER_int_regslice;
wire    regslice_both_postage_stream_V_user_V_U_vld_out;
wire    regslice_both_postage_stream_V_user_V_U_ack_in;
wire    regslice_both_postage_stream_V_last_V_U_apdone_blk;
wire   [0:0] postage_stream_TLAST_int_regslice;
wire    regslice_both_postage_stream_V_last_V_U_vld_out;
wire    regslice_both_postage_stream_V_last_V_U_ack_in;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_V_data_V_U_vld_out;
wire    regslice_both_out_r_V_keep_V_U_apdone_blk;
wire    regslice_both_out_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_keep_V_U_vld_out;
wire    regslice_both_out_r_V_strb_V_U_apdone_blk;
wire    regslice_both_out_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_strb_V_U_vld_out;
wire    regslice_both_out_r_V_user_V_U_apdone_blk;
wire    regslice_both_out_r_V_user_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_user_V_U_vld_out;
wire    regslice_both_out_r_V_last_V_U_apdone_blk;
wire    regslice_both_out_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_r_V_last_V_U_vld_out;
reg    ap_condition_566;
reg    ap_condition_1774;
reg    ap_condition_1764;
reg    ap_condition_1754;
reg    ap_condition_1744;
reg    ap_condition_1734;
reg    ap_condition_1724;
reg    ap_condition_1714;
reg    ap_condition_1705;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6 = 8'd0;
#0 packet_in_flight = 1'd0;
#0 sending_i = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1 = 8'd0;
#0 postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture = 8'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_we0),
    .d0(DataIn_assign_fu_836_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_we0),
    .d0(DataIn_assign_1_fu_908_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_we0),
    .d0(DataIn_assign_2_fu_980_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_we0),
    .d0(DataIn_assign_3_fu_1052_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_we0),
    .d0(DataIn_assign_4_fu_1124_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_we0),
    .d0(DataIn_assign_5_fu_1196_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_we0),
    .d0(DataIn_assign_6_fu_1268_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_q0)
);

postage_filter_w_interconn_postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_SHIFTbkb #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(4'd8),
    .ce0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_ce0),
    .we0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_we0),
    .d0(DataIn_assign_7_fu_1340_p6),
    .q0(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_q0)
);

postage_filter_w_interconn_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .monitor_0(monitor_0),
    .monitor_1(monitor_1),
    .monitor_2(monitor_2),
    .monitor_3(monitor_3),
    .monitor_4(monitor_4),
    .monitor_5(monitor_5),
    .monitor_6(monitor_6),
    .monitor_7(monitor_7)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_reg_2258_pp0_iter1_reg),
    .dout(DataIn_assign_fu_836_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U2(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_1_reg_2269_pp0_iter1_reg),
    .dout(DataIn_assign_1_fu_908_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_2_reg_2280_pp0_iter1_reg),
    .dout(DataIn_assign_2_fu_980_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_3_reg_2291_pp0_iter1_reg),
    .dout(DataIn_assign_3_fu_1052_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U5(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_4_reg_2302_pp0_iter1_reg),
    .dout(DataIn_assign_4_fu_1124_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U6(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_5_reg_2313_pp0_iter1_reg),
    .dout(DataIn_assign_5_fu_1196_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U7(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_6_reg_2324_pp0_iter1_reg),
    .dout(DataIn_assign_6_fu_1268_p6)
);

postage_filter_w_interconn_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U8(
    .din0(x_reg_2210_pp0_iter1_reg),
    .din1(x_1_reg_2222_pp0_iter1_reg),
    .din2(x_2_reg_2234_pp0_iter1_reg),
    .din3(x_3_reg_2246_pp0_iter1_reg),
    .din4(lane_V_7_reg_2335_pp0_iter1_reg),
    .dout(DataIn_assign_7_fu_1340_p6)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read)
);

postage_filter_w_interconn_fifo_w36_d132_A postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_din),
    .if_full_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_full_n),
    .if_write(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_write),
    .if_dout(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_dout),
    .if_empty_n(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_empty_n),
    .if_read(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 192 ))
regslice_both_postage_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TDATA),
    .vld_in(postage_stream_TVALID),
    .ack_in(regslice_both_postage_stream_V_data_V_U_ack_in),
    .data_out(postage_stream_TDATA_int_regslice),
    .vld_out(postage_stream_TVALID_int_regslice),
    .ack_out(postage_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_stream_V_data_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 24 ))
regslice_both_postage_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TKEEP),
    .vld_in(postage_stream_TVALID),
    .ack_in(regslice_both_postage_stream_V_keep_V_U_ack_in),
    .data_out(postage_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_postage_stream_V_keep_V_U_vld_out),
    .ack_out(postage_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_stream_V_keep_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 24 ))
regslice_both_postage_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TSTRB),
    .vld_in(postage_stream_TVALID),
    .ack_in(regslice_both_postage_stream_V_strb_V_U_ack_in),
    .data_out(postage_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_postage_stream_V_strb_V_U_vld_out),
    .ack_out(postage_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_stream_V_strb_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 13 ))
regslice_both_postage_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TUSER),
    .vld_in(postage_stream_TVALID),
    .ack_in(regslice_both_postage_stream_V_user_V_U_ack_in),
    .data_out(postage_stream_TUSER_int_regslice),
    .vld_out(regslice_both_postage_stream_V_user_V_U_vld_out),
    .ack_out(postage_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_stream_V_user_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 1 ))
regslice_both_postage_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TLAST),
    .vld_in(postage_stream_TVALID),
    .ack_in(regslice_both_postage_stream_V_last_V_U_ack_in),
    .data_out(postage_stream_TLAST_int_regslice),
    .vld_out(regslice_both_postage_stream_V_last_V_U_vld_out),
    .ack_out(postage_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_stream_V_last_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(foo_data_reg_2584_pp0_iter5_reg),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_data_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_r_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_keep_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_r_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_strb_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 3 ))
regslice_both_out_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(foo_user_V_reg_2589_pp0_iter5_reg),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_user_V_U_ack_in_dummy),
    .data_out(out_r_TUSER),
    .vld_out(regslice_both_out_r_V_user_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_user_V_U_apdone_blk)
);

postage_filter_w_interconn_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(foo_last_reg_2594_pp0_iter5_reg),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_r_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_r_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_566)) begin
        if ((icmp_ln1065_fu_804_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter2_p_overflow_1_reg_500 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_overflow_1_reg_500 <= ap_phi_reg_pp0_iter1_p_overflow_1_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln247_fu_870_p2 == 1'd1) & (icmp_ln1065_reg_2346 == 1'd1))) begin
            ap_phi_reg_pp0_iter3_p_overflow_1_reg_500 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_overflow_1_reg_500 <= ap_phi_reg_pp0_iter2_p_overflow_1_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1065_1_reg_2351_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln247_1_reg_2414_pp0_iter3_reg == 1'd1) & (icmp_ln1065_1_reg_2351_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_p_overflow_3_reg_536 <= ap_phi_mux_p_overflow_1_phi_fu_504_p6;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln247_1_reg_2414_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_2351_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_overflow_3_reg_536 <= p_overflow_2_fu_1726_p2;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_overflow_3_reg_536 <= ap_phi_reg_pp0_iter4_p_overflow_3_reg_536;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1065_3_reg_2361_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln247_3_reg_2450_pp0_iter4_reg == 1'd1) & (icmp_ln1065_3_reg_2361_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter6_p_overflow_7_reg_563 <= ap_phi_mux_p_overflow_5_phi_fu_552_p6;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln247_3_reg_2450_pp0_iter4_reg == 1'd0) & (icmp_ln1065_3_reg_2361_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_overflow_7_reg_563 <= p_overflow_6_fu_2133_p2;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter5_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1065_5_reg_2371_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln247_5_reg_2486_pp0_iter5_reg == 1'd1) & (icmp_ln1065_5_reg_2371_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter7_p_overflow_11_reg_590 <= ap_phi_mux_p_overflow_9_phi_fu_579_p6;
    end else if (((icmp_ln247_5_reg_2486_pp0_iter5_reg == 1'd0) & (icmp_ln1065_5_reg_2371_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_overflow_11_reg_590 <= p_overflow_10_fu_2156_p2;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter6_p_overflow_11_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1774)) begin
        if (((p_Result_7_fu_1400_p2 == 1'd0) & (icmp_ln247_7_fu_1374_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture <= 8'd128;
        end else if ((icmp_ln247_7_fu_1374_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture <= nexttocap_7_fu_1362_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1764)) begin
        if (((p_Result_6_fu_1328_p2 == 1'd0) & (icmp_ln247_6_fu_1302_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1 <= 8'd128;
        end else if ((icmp_ln247_6_fu_1302_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1 <= nexttocap_6_fu_1290_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1754)) begin
        if (((p_Result_5_fu_1256_p2 == 1'd0) & (icmp_ln247_5_fu_1230_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2 <= 8'd128;
        end else if ((icmp_ln247_5_fu_1230_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2 <= nexttocap_5_fu_1218_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1744)) begin
        if (((p_Result_4_fu_1184_p2 == 1'd0) & (icmp_ln247_4_fu_1158_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3 <= 8'd128;
        end else if ((icmp_ln247_4_fu_1158_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3 <= nexttocap_4_fu_1146_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1734)) begin
        if (((p_Result_3_fu_1112_p2 == 1'd0) & (icmp_ln247_3_fu_1086_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4 <= 8'd128;
        end else if ((icmp_ln247_3_fu_1086_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4 <= nexttocap_3_fu_1074_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1724)) begin
        if (((p_Result_2_fu_1040_p2 == 1'd0) & (icmp_ln247_2_fu_1014_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5 <= 8'd128;
        end else if ((icmp_ln247_2_fu_1014_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5 <= nexttocap_2_fu_1002_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1714)) begin
        if (((p_Result_1_fu_968_p2 == 1'd0) & (icmp_ln247_1_fu_942_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6 <= 8'd128;
        end else if ((icmp_ln247_1_fu_942_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6 <= nexttocap_1_fu_930_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1705)) begin
        if (((p_Result_s_fu_896_p2 == 1'd0) & (icmp_ln247_fu_870_p2 == 1'd1))) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7 <= 8'd128;
        end else if ((icmp_ln247_fu_870_p2 == 1'd0)) begin
            postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7 <= nexttocap_fu_858_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        DataOut_1_reg_2403 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_q0;
        DataOut_2_reg_2421 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_q0;
        DataOut_3_reg_2439 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_q0;
        DataOut_4_reg_2457 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_q0;
        DataOut_5_reg_2475 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_q0;
        DataOut_6_reg_2493 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_q0;
        DataOut_7_reg_2511 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_q0;
        DataOut_reg_2386 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_q0;
        foo_data_reg_2584_pp0_iter5_reg <= foo_data_reg_2584;
        foo_last_reg_2594_pp0_iter5_reg <= foo_last_reg_2594;
        foo_user_V_reg_2589_pp0_iter5_reg <= foo_user_V_reg_2589;
        icmp_ln1065_1_reg_2351_pp0_iter2_reg <= icmp_ln1065_1_reg_2351;
        icmp_ln1065_1_reg_2351_pp0_iter3_reg <= icmp_ln1065_1_reg_2351_pp0_iter2_reg;
        icmp_ln1065_2_reg_2356_pp0_iter2_reg <= icmp_ln1065_2_reg_2356;
        icmp_ln1065_2_reg_2356_pp0_iter3_reg <= icmp_ln1065_2_reg_2356_pp0_iter2_reg;
        icmp_ln1065_2_reg_2356_pp0_iter4_reg <= icmp_ln1065_2_reg_2356_pp0_iter3_reg;
        icmp_ln1065_3_reg_2361_pp0_iter2_reg <= icmp_ln1065_3_reg_2361;
        icmp_ln1065_3_reg_2361_pp0_iter3_reg <= icmp_ln1065_3_reg_2361_pp0_iter2_reg;
        icmp_ln1065_3_reg_2361_pp0_iter4_reg <= icmp_ln1065_3_reg_2361_pp0_iter3_reg;
        icmp_ln1065_4_reg_2366_pp0_iter2_reg <= icmp_ln1065_4_reg_2366;
        icmp_ln1065_4_reg_2366_pp0_iter3_reg <= icmp_ln1065_4_reg_2366_pp0_iter2_reg;
        icmp_ln1065_4_reg_2366_pp0_iter4_reg <= icmp_ln1065_4_reg_2366_pp0_iter3_reg;
        icmp_ln1065_4_reg_2366_pp0_iter5_reg <= icmp_ln1065_4_reg_2366_pp0_iter4_reg;
        icmp_ln1065_5_reg_2371_pp0_iter2_reg <= icmp_ln1065_5_reg_2371;
        icmp_ln1065_5_reg_2371_pp0_iter3_reg <= icmp_ln1065_5_reg_2371_pp0_iter2_reg;
        icmp_ln1065_5_reg_2371_pp0_iter4_reg <= icmp_ln1065_5_reg_2371_pp0_iter3_reg;
        icmp_ln1065_5_reg_2371_pp0_iter5_reg <= icmp_ln1065_5_reg_2371_pp0_iter4_reg;
        icmp_ln1065_6_reg_2376_pp0_iter2_reg <= icmp_ln1065_6_reg_2376;
        icmp_ln1065_6_reg_2376_pp0_iter3_reg <= icmp_ln1065_6_reg_2376_pp0_iter2_reg;
        icmp_ln1065_6_reg_2376_pp0_iter4_reg <= icmp_ln1065_6_reg_2376_pp0_iter3_reg;
        icmp_ln1065_6_reg_2376_pp0_iter5_reg <= icmp_ln1065_6_reg_2376_pp0_iter4_reg;
        icmp_ln1065_6_reg_2376_pp0_iter6_reg <= icmp_ln1065_6_reg_2376_pp0_iter5_reg;
        icmp_ln1065_7_reg_2381_pp0_iter2_reg <= icmp_ln1065_7_reg_2381;
        icmp_ln1065_7_reg_2381_pp0_iter3_reg <= icmp_ln1065_7_reg_2381_pp0_iter2_reg;
        icmp_ln1065_7_reg_2381_pp0_iter4_reg <= icmp_ln1065_7_reg_2381_pp0_iter3_reg;
        icmp_ln1065_7_reg_2381_pp0_iter5_reg <= icmp_ln1065_7_reg_2381_pp0_iter4_reg;
        icmp_ln1065_7_reg_2381_pp0_iter6_reg <= icmp_ln1065_7_reg_2381_pp0_iter5_reg;
        icmp_ln1065_reg_2346_pp0_iter2_reg <= icmp_ln1065_reg_2346;
        icmp_ln1065_reg_2346_pp0_iter3_reg <= icmp_ln1065_reg_2346_pp0_iter2_reg;
        icmp_ln247_1_reg_2414_pp0_iter3_reg <= icmp_ln247_1_reg_2414;
        icmp_ln247_2_reg_2432_pp0_iter3_reg <= icmp_ln247_2_reg_2432;
        icmp_ln247_2_reg_2432_pp0_iter4_reg <= icmp_ln247_2_reg_2432_pp0_iter3_reg;
        icmp_ln247_3_reg_2450_pp0_iter3_reg <= icmp_ln247_3_reg_2450;
        icmp_ln247_3_reg_2450_pp0_iter4_reg <= icmp_ln247_3_reg_2450_pp0_iter3_reg;
        icmp_ln247_4_reg_2468_pp0_iter3_reg <= icmp_ln247_4_reg_2468;
        icmp_ln247_4_reg_2468_pp0_iter4_reg <= icmp_ln247_4_reg_2468_pp0_iter3_reg;
        icmp_ln247_4_reg_2468_pp0_iter5_reg <= icmp_ln247_4_reg_2468_pp0_iter4_reg;
        icmp_ln247_5_reg_2486_pp0_iter3_reg <= icmp_ln247_5_reg_2486;
        icmp_ln247_5_reg_2486_pp0_iter4_reg <= icmp_ln247_5_reg_2486_pp0_iter3_reg;
        icmp_ln247_5_reg_2486_pp0_iter5_reg <= icmp_ln247_5_reg_2486_pp0_iter4_reg;
        icmp_ln247_6_reg_2504_pp0_iter3_reg <= icmp_ln247_6_reg_2504;
        icmp_ln247_6_reg_2504_pp0_iter4_reg <= icmp_ln247_6_reg_2504_pp0_iter3_reg;
        icmp_ln247_6_reg_2504_pp0_iter5_reg <= icmp_ln247_6_reg_2504_pp0_iter4_reg;
        icmp_ln247_6_reg_2504_pp0_iter6_reg <= icmp_ln247_6_reg_2504_pp0_iter5_reg;
        icmp_ln247_7_reg_2522_pp0_iter3_reg <= icmp_ln247_7_reg_2522;
        icmp_ln247_7_reg_2522_pp0_iter4_reg <= icmp_ln247_7_reg_2522_pp0_iter3_reg;
        icmp_ln247_7_reg_2522_pp0_iter5_reg <= icmp_ln247_7_reg_2522_pp0_iter4_reg;
        icmp_ln247_7_reg_2522_pp0_iter6_reg <= icmp_ln247_7_reg_2522_pp0_iter5_reg;
        icmp_ln247_reg_2396_pp0_iter3_reg <= icmp_ln247_reg_2396;
        tmp_10_reg_2549_pp0_iter4_reg <= tmp_10_reg_2549;
        tmp_10_reg_2549_pp0_iter5_reg <= tmp_10_reg_2549_pp0_iter4_reg;
        tmp_13_reg_2554_pp0_iter4_reg <= tmp_13_reg_2554;
        tmp_13_reg_2554_pp0_iter5_reg <= tmp_13_reg_2554_pp0_iter4_reg;
        tmp_16_reg_2559_pp0_iter4_reg <= tmp_16_reg_2559;
        tmp_16_reg_2559_pp0_iter5_reg <= tmp_16_reg_2559_pp0_iter4_reg;
        tmp_16_reg_2559_pp0_iter6_reg <= tmp_16_reg_2559_pp0_iter5_reg;
        tmp_19_reg_2564_pp0_iter4_reg <= tmp_19_reg_2564;
        tmp_19_reg_2564_pp0_iter5_reg <= tmp_19_reg_2564_pp0_iter4_reg;
        tmp_19_reg_2564_pp0_iter6_reg <= tmp_19_reg_2564_pp0_iter5_reg;
        tmp_4_reg_2539_pp0_iter4_reg <= tmp_4_reg_2539;
        tmp_last_1_reg_2409 <= tmp_last_1_fu_936_p2;
        tmp_last_2_reg_2427 <= tmp_last_2_fu_1008_p2;
        tmp_last_3_reg_2445 <= tmp_last_3_fu_1080_p2;
        tmp_last_4_reg_2463 <= tmp_last_4_fu_1152_p2;
        tmp_last_5_reg_2481 <= tmp_last_5_fu_1224_p2;
        tmp_last_6_reg_2499 <= tmp_last_6_fu_1296_p2;
        tmp_last_7_reg_2517 <= tmp_last_7_fu_1368_p2;
        tmp_last_reg_2391 <= tmp_last_fu_864_p2;
        tmp_s_reg_2544_pp0_iter4_reg <= tmp_s_reg_2544;
        trunc_ln164_1_reg_2577 <= trunc_ln164_1_fu_2056_p1;
        trunc_ln164_1_reg_2577_pp0_iter5_reg <= trunc_ln164_1_reg_2577;
        trunc_ln164_1_reg_2577_pp0_iter6_reg <= trunc_ln164_1_reg_2577_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter0_p_overflow_11_reg_590;
        ap_phi_reg_pp0_iter1_p_overflow_1_reg_500 <= ap_phi_reg_pp0_iter0_p_overflow_1_reg_500;
        ap_phi_reg_pp0_iter1_p_overflow_3_reg_536 <= ap_phi_reg_pp0_iter0_p_overflow_3_reg_536;
        ap_phi_reg_pp0_iter1_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter0_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter1_p_overflow_11_reg_590;
        ap_phi_reg_pp0_iter2_p_overflow_3_reg_536 <= ap_phi_reg_pp0_iter1_p_overflow_3_reg_536;
        ap_phi_reg_pp0_iter2_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter1_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter2_p_overflow_11_reg_590;
        ap_phi_reg_pp0_iter3_p_overflow_3_reg_536 <= ap_phi_reg_pp0_iter2_p_overflow_3_reg_536;
        ap_phi_reg_pp0_iter3_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter2_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter3_p_overflow_11_reg_590;
        ap_phi_reg_pp0_iter4_p_overflow_1_reg_500 <= ap_phi_reg_pp0_iter3_p_overflow_1_reg_500;
        ap_phi_reg_pp0_iter4_p_overflow_3_reg_536 <= ap_phi_reg_pp0_iter3_p_overflow_3_reg_536;
        ap_phi_reg_pp0_iter4_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter3_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter4_p_overflow_11_reg_590;
        ap_phi_reg_pp0_iter5_p_overflow_7_reg_563 <= ap_phi_reg_pp0_iter4_p_overflow_7_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_overflow_11_reg_590 <= ap_phi_reg_pp0_iter5_p_overflow_11_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln164_1_fu_2056_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        foo_data_reg_2584 <= {{ap_phi_mux_empty_46_phi_fu_518_p16[63:32]}};
        foo_last_reg_2594 <= ap_phi_mux_empty_46_phi_fu_518_p16[32'd72];
        foo_user_V_reg_2589 <= {{ap_phi_mux_empty_46_phi_fu_518_p16[66:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gid_V_1_reg_2275 <= {{monitor_1[10:2]}};
        gid_V_2_reg_2286 <= {{monitor_2[10:2]}};
        gid_V_3_reg_2297 <= {{monitor_3[10:2]}};
        gid_V_4_reg_2308 <= {{monitor_4[10:2]}};
        gid_V_5_reg_2319 <= {{monitor_5[10:2]}};
        gid_V_6_reg_2330 <= {{monitor_6[10:2]}};
        gid_V_7_reg_2341 <= {{monitor_7[10:2]}};
        gid_V_reg_2264 <= {{monitor_0[10:2]}};
        group_V_reg_2186 <= group_V_fu_638_p1;
        icmp_ln1065_1_reg_2351 <= icmp_ln1065_1_fu_808_p2;
        icmp_ln1065_2_reg_2356 <= icmp_ln1065_2_fu_812_p2;
        icmp_ln1065_3_reg_2361 <= icmp_ln1065_3_fu_816_p2;
        icmp_ln1065_4_reg_2366 <= icmp_ln1065_4_fu_820_p2;
        icmp_ln1065_5_reg_2371 <= icmp_ln1065_5_fu_824_p2;
        icmp_ln1065_6_reg_2376 <= icmp_ln1065_6_fu_828_p2;
        icmp_ln1065_7_reg_2381 <= icmp_ln1065_7_fu_832_p2;
        icmp_ln1065_reg_2346 <= icmp_ln1065_fu_804_p2;
        lane_V_1_reg_2269 <= lane_V_1_fu_706_p1;
        lane_V_1_reg_2269_pp0_iter1_reg <= lane_V_1_reg_2269;
        lane_V_2_reg_2280 <= lane_V_2_fu_720_p1;
        lane_V_2_reg_2280_pp0_iter1_reg <= lane_V_2_reg_2280;
        lane_V_3_reg_2291 <= lane_V_3_fu_734_p1;
        lane_V_3_reg_2291_pp0_iter1_reg <= lane_V_3_reg_2291;
        lane_V_4_reg_2302 <= lane_V_4_fu_748_p1;
        lane_V_4_reg_2302_pp0_iter1_reg <= lane_V_4_reg_2302;
        lane_V_5_reg_2313 <= lane_V_5_fu_762_p1;
        lane_V_5_reg_2313_pp0_iter1_reg <= lane_V_5_reg_2313;
        lane_V_6_reg_2324 <= lane_V_6_fu_776_p1;
        lane_V_6_reg_2324_pp0_iter1_reg <= lane_V_6_reg_2324;
        lane_V_7_reg_2335 <= lane_V_7_fu_790_p1;
        lane_V_7_reg_2335_pp0_iter1_reg <= lane_V_7_reg_2335;
        lane_V_reg_2258 <= lane_V_fu_692_p1;
        lane_V_reg_2258_pp0_iter1_reg <= lane_V_reg_2258;
        trigger_V_reg_2198 <= {{postage_stream_TUSER_int_regslice[12:9]}};
        trigger_V_reg_2198_pp0_iter1_reg <= trigger_V_reg_2198;
        x_1_reg_2222 <= {{postage_stream_TDATA_int_regslice[127:96]}};
        x_1_reg_2222_pp0_iter1_reg <= x_1_reg_2222;
        x_2_reg_2234 <= {{postage_stream_TDATA_int_regslice[159:128]}};
        x_2_reg_2234_pp0_iter1_reg <= x_2_reg_2234;
        x_3_reg_2246 <= {{postage_stream_TDATA_int_regslice[191:160]}};
        x_3_reg_2246_pp0_iter1_reg <= x_3_reg_2246;
        x_reg_2210 <= {{postage_stream_TDATA_int_regslice[95:64]}};
        x_reg_2210_pp0_iter1_reg <= x_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_1_reg_2351 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_1_reg_2414 <= icmp_ln247_1_fu_942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_2_reg_2356 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_2_reg_2432 <= icmp_ln247_2_fu_1014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_3_reg_2361 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_3_reg_2450 <= icmp_ln247_3_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_4_reg_2366 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_4_reg_2468 <= icmp_ln247_4_fu_1158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_5_reg_2371 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_5_reg_2486 <= icmp_ln247_5_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_6_reg_2376 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_6_reg_2504 <= icmp_ln247_6_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_7_reg_2381 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_7_reg_2522 <= icmp_ln247_7_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln247_reg_2396 <= icmp_ln247_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_reg_2396 == 1'd0) & (icmp_ln1065_reg_2346_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_overflow_reg_2529 <= p_overflow_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (trunc_ln164_1_fu_2056_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        packet_in_flight <= xor_ln298_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((packet_in_flight_load_load_fu_2060_p1 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (trunc_ln164_1_fu_2056_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (foo_last_fu_2090_p3 == 1'd1) & (trunc_ln164_1_fu_2056_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sending_i <= sending_plus1_fu_1748_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_4_reg_2468 == 1'd0) & (icmp_ln1065_4_reg_2366_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_reg_2549 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_5_reg_2486 == 1'd0) & (icmp_ln1065_5_reg_2371_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_13_reg_2554 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_6_reg_2504 == 1'd0) & (icmp_ln1065_6_reg_2376_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_16_reg_2559 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_7_reg_2522 == 1'd0) & (icmp_ln1065_7_reg_2381_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_19_reg_2564 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_2_reg_2432 == 1'd0) & (icmp_ln1065_2_reg_2356_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_2539 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_1_reg_2414 == 1'd0) & (icmp_ln1065_1_reg_2351_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_2534 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_3_reg_2450 == 1'd0) & (icmp_ln1065_3_reg_2361_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_2544 <= postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_full_n;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((trunc_ln164_fu_1756_p1 == 3'd7)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_22_fu_2043_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd6)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_43_fu_1784_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd5)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_41_fu_1821_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd4)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_39_fu_1858_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd3)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_37_fu_1895_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd2)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_35_fu_1932_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd1)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_33_fu_1969_p5;
    end else if ((trunc_ln164_fu_1756_p1 == 3'd0)) begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = tmp_28_fu_2006_p5;
    end else begin
        ap_phi_mux_empty_46_phi_fu_518_p16 = ap_phi_reg_pp0_iter4_empty_46_reg_515;
    end
end

always @ (*) begin
    if (((icmp_ln1065_6_reg_2376_pp0_iter6_reg == 1'd0) | ((icmp_ln247_6_reg_2504_pp0_iter6_reg == 1'd1) & (icmp_ln1065_6_reg_2376_pp0_iter6_reg == 1'd1)))) begin
        ap_phi_mux_p_overflow_13_phi_fu_606_p6 = ap_phi_reg_pp0_iter7_p_overflow_11_reg_590;
    end else if (((icmp_ln247_6_reg_2504_pp0_iter6_reg == 1'd0) & (icmp_ln1065_6_reg_2376_pp0_iter6_reg == 1'd1))) begin
        ap_phi_mux_p_overflow_13_phi_fu_606_p6 = p_overflow_12_fu_2167_p2;
    end else begin
        ap_phi_mux_p_overflow_13_phi_fu_606_p6 = ap_phi_reg_pp0_iter7_p_overflow_13_reg_603;
    end
end

always @ (*) begin
    if (((icmp_ln1065_7_reg_2381_pp0_iter6_reg == 1'd0) | ((icmp_ln247_7_reg_2522_pp0_iter6_reg == 1'd1) & (icmp_ln1065_7_reg_2381_pp0_iter6_reg == 1'd1)))) begin
        ap_phi_mux_p_overflow_15_phi_fu_619_p6 = ap_phi_mux_p_overflow_13_phi_fu_606_p6;
    end else if (((icmp_ln247_7_reg_2522_pp0_iter6_reg == 1'd0) & (icmp_ln1065_7_reg_2381_pp0_iter6_reg == 1'd1))) begin
        ap_phi_mux_p_overflow_15_phi_fu_619_p6 = p_overflow_14_fu_2179_p2;
    end else begin
        ap_phi_mux_p_overflow_15_phi_fu_619_p6 = ap_phi_reg_pp0_iter7_p_overflow_15_reg_616;
    end
end

always @ (*) begin
    if (((icmp_ln247_reg_2396_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_2346_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_p_overflow_1_phi_fu_504_p6 = p_overflow_reg_2529;
    end else begin
        ap_phi_mux_p_overflow_1_phi_fu_504_p6 = ap_phi_reg_pp0_iter4_p_overflow_1_reg_500;
    end
end

always @ (*) begin
    if (((icmp_ln1065_2_reg_2356_pp0_iter4_reg == 1'd0) | ((icmp_ln247_2_reg_2432_pp0_iter4_reg == 1'd1) & (icmp_ln1065_2_reg_2356_pp0_iter4_reg == 1'd1)))) begin
        ap_phi_mux_p_overflow_5_phi_fu_552_p6 = ap_phi_reg_pp0_iter5_p_overflow_3_reg_536;
    end else if (((icmp_ln247_2_reg_2432_pp0_iter4_reg == 1'd0) & (icmp_ln1065_2_reg_2356_pp0_iter4_reg == 1'd1))) begin
        ap_phi_mux_p_overflow_5_phi_fu_552_p6 = p_overflow_4_fu_2121_p2;
    end else begin
        ap_phi_mux_p_overflow_5_phi_fu_552_p6 = ap_phi_reg_pp0_iter5_p_overflow_5_reg_549;
    end
end

always @ (*) begin
    if (((icmp_ln1065_4_reg_2366_pp0_iter5_reg == 1'd0) | ((icmp_ln247_4_reg_2468_pp0_iter5_reg == 1'd1) & (icmp_ln1065_4_reg_2366_pp0_iter5_reg == 1'd1)))) begin
        ap_phi_mux_p_overflow_9_phi_fu_579_p6 = ap_phi_reg_pp0_iter6_p_overflow_7_reg_563;
    end else if (((icmp_ln247_4_reg_2468_pp0_iter5_reg == 1'd0) & (icmp_ln1065_4_reg_2366_pp0_iter5_reg == 1'd1))) begin
        ap_phi_mux_p_overflow_9_phi_fu_579_p6 = p_overflow_8_fu_2144_p2;
    end else begin
        ap_phi_mux_p_overflow_9_phi_fu_579_p6 = ap_phi_reg_pp0_iter6_p_overflow_9_reg_576;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        overflow_ap_vld = 1'b1;
    end else begin
        overflow_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_6_reg_2504 == 1'd0) & (icmp_ln1065_6_reg_2376_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_5_reg_2486 == 1'd0) & (icmp_ln1065_5_reg_2371_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_4_reg_2468 == 1'd0) & (icmp_ln1065_4_reg_2366_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_3_reg_2450 == 1'd0) & (icmp_ln1065_3_reg_2361_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_2_reg_2432 == 1'd0) & (icmp_ln1065_2_reg_2356_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_empty_n == 1'b1) & (trunc_ln164_fu_1756_p1 == 3'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_1_reg_2414 == 1'd0) & (icmp_ln1065_1_reg_2351_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln164_fu_1756_p1 == 3'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_empty_n == 1'b1))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_reg_2396 == 1'd0) & (icmp_ln1065_reg_2346_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln164_fu_1756_p1 == 3'd7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_empty_n == 1'b1))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read = 1'b0;
    end
end

always @ (*) begin
    if (((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_full_n == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln247_7_reg_2522 == 1'd0) & (icmp_ln1065_7_reg_2381_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_write = 1'b1;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_ce0 = icmp_ln1065_1_reg_2351;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_we0 = icmp_ln1065_1_reg_2351;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_ce0 = icmp_ln1065_7_reg_2381;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_we0 = icmp_ln1065_7_reg_2381;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_ce0 = icmp_ln1065_6_reg_2376;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_we0 = icmp_ln1065_6_reg_2376;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_ce0 = icmp_ln1065_5_reg_2371;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_we0 = icmp_ln1065_5_reg_2371;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_ce0 = icmp_ln1065_4_reg_2366;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_we0 = icmp_ln1065_4_reg_2366;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_ce0 = icmp_ln1065_3_reg_2361;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_we0 = icmp_ln1065_3_reg_2361;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_ce0 = icmp_ln1065_reg_2346;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_we0 = icmp_ln1065_reg_2346;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_ce0 = icmp_ln1065_2_reg_2356;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_we0 = icmp_ln1065_2_reg_2356;
    end else begin
        postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_iqprereg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        postage_stream_TDATA_blk_n = postage_stream_TVALID_int_regslice;
    end else begin
        postage_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        postage_stream_TREADY_int_regslice = 1'b1;
    end else begin
        postage_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln283_fu_1742_p2 = (sending_i + 8'd1);

assign and_ln825_1_fu_963_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_1_fu_957_p2);

assign and_ln825_2_fu_1035_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_2_fu_1029_p2);

assign and_ln825_3_fu_1107_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_3_fu_1101_p2);

assign and_ln825_4_fu_1179_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_4_fu_1173_p2);

assign and_ln825_5_fu_1251_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_5_fu_1245_p2);

assign and_ln825_6_fu_1323_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_6_fu_1317_p2);

assign and_ln825_7_fu_1395_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_7_fu_1389_p2);

assign and_ln825_fu_891_p2 = (trigger_V_reg_2198_pp0_iter1_reg & shl_ln825_fu_885_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((postage_stream_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & ((regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((postage_stream_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & ((regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state8_io) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((postage_stream_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & ((regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state8_io) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (postage_stream_TVALID_int_regslice == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter5_reg == 1'd1));
end

always @ (*) begin
    ap_block_state8_io = ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((regslice_both_out_r_V_data_V_U_apdone_blk == 1'b1) | ((out_r_TREADY_int_regslice == 1'b0) & (trunc_ln164_1_reg_2577_pp0_iter6_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_1705 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1714 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_2351 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1724 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_2356 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1734 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_2361 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1744 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_2366 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1754 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_2371 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1764 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_6_reg_2376 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1774 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_7_reg_2381 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_566 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_overflow_11_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter0_p_overflow_1_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter0_p_overflow_3_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter0_p_overflow_7_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter4_empty_46_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter5_p_overflow_5_reg_549 = 'bx;

assign ap_phi_reg_pp0_iter6_p_overflow_9_reg_576 = 'bx;

assign ap_phi_reg_pp0_iter7_p_overflow_13_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter7_p_overflow_15_reg_616 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_38_fu_1998_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_dout[34:0];

assign empty_39_fu_1961_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_dout[34:0];

assign empty_40_fu_1924_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_dout[34:0];

assign empty_41_fu_1887_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_dout[34:0];

assign empty_42_fu_1850_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_dout[34:0];

assign empty_43_fu_1813_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_dout[34:0];

assign empty_44_fu_1776_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_dout[34:0];

assign empty_45_fu_2035_p1 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_dout[34:0];

assign foo_last_fu_2090_p3 = ap_phi_mux_empty_46_phi_fu_518_p16[32'd72];

assign group_V_fu_638_p1 = postage_stream_TUSER_int_regslice[8:0];

assign icmp_ln1065_1_fu_808_p2 = ((gid_V_1_reg_2275 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_2_fu_812_p2 = ((gid_V_2_reg_2286 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_3_fu_816_p2 = ((gid_V_3_reg_2297 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_4_fu_820_p2 = ((gid_V_4_reg_2308 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_5_fu_824_p2 = ((gid_V_5_reg_2319 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_6_fu_828_p2 = ((gid_V_6_reg_2330 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_7_fu_832_p2 = ((gid_V_7_reg_2341 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_804_p2 = ((gid_V_reg_2264 == group_V_reg_2186) ? 1'b1 : 1'b0);

assign icmp_ln247_1_fu_942_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_2_fu_1014_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_3_fu_1086_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_4_fu_1158_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_5_fu_1230_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_6_fu_1302_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_7_fu_1374_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_870_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln283_fu_1736_p2 = ((sending_i > 8'd6) ? 1'b1 : 1'b0);

assign lane_V_1_fu_706_p1 = monitor_1[1:0];

assign lane_V_2_fu_720_p1 = monitor_2[1:0];

assign lane_V_3_fu_734_p1 = monitor_3[1:0];

assign lane_V_4_fu_748_p1 = monitor_4[1:0];

assign lane_V_5_fu_762_p1 = monitor_5[1:0];

assign lane_V_6_fu_776_p1 = monitor_6[1:0];

assign lane_V_7_fu_790_p1 = monitor_7[1:0];

assign lane_V_fu_692_p1 = monitor_0[1:0];

assign nexttocap_1_fu_930_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6) + $signed(8'd255));

assign nexttocap_2_fu_1002_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5) + $signed(8'd255));

assign nexttocap_3_fu_1074_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4) + $signed(8'd255));

assign nexttocap_4_fu_1146_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3) + $signed(8'd255));

assign nexttocap_5_fu_1218_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2) + $signed(8'd255));

assign nexttocap_6_fu_1290_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1) + $signed(8'd255));

assign nexttocap_7_fu_1362_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture) + $signed(8'd255));

assign nexttocap_fu_858_p2 = ($signed(postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7) + $signed(8'd255));

assign or_ln185_1_fu_1477_p2 = (tmp_5_fu_1469_p4 | 41'd8589934592);

assign or_ln185_2_fu_1519_p2 = (tmp_9_fu_1511_p4 | 41'd12884901888);

assign or_ln185_3_fu_1561_p2 = (tmp_14_fu_1553_p4 | 41'd17179869184);

assign or_ln185_4_fu_1603_p2 = (tmp_18_fu_1595_p4 | 41'd21474836480);

assign or_ln185_5_fu_1645_p2 = (tmp_23_fu_1637_p4 | 41'd25769803776);

assign or_ln185_6_fu_1687_p2 = (tmp_26_fu_1679_p4 | 41'd30064771072);

assign or_ln185_fu_1435_p2 = (tmp_fu_1427_p4 | 41'd4294967296);

assign out_r_TVALID = regslice_both_out_r_V_data_V_U_vld_out;

assign overflow = ap_phi_mux_p_overflow_15_phi_fu_619_p6;

assign p_Result_1_fu_968_p2 = ((and_ln825_1_fu_963_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_2_fu_1040_p2 = ((and_ln825_2_fu_1035_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_3_fu_1112_p2 = ((and_ln825_3_fu_1107_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_4_fu_1184_p2 = ((and_ln825_4_fu_1179_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_5_fu_1256_p2 = ((and_ln825_5_fu_1251_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_6_fu_1328_p2 = ((and_ln825_6_fu_1323_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_7_fu_1400_p2 = ((and_ln825_7_fu_1395_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_Result_s_fu_896_p2 = ((and_ln825_fu_891_p2 == 4'd0) ? 1'b1 : 1'b0);

assign p_overflow_10_fu_2156_p2 = (xor_ln253_4_fu_2151_p2 | ap_phi_mux_p_overflow_9_phi_fu_579_p6);

assign p_overflow_12_fu_2167_p2 = (xor_ln253_5_fu_2162_p2 | ap_phi_reg_pp0_iter7_p_overflow_11_reg_590);

assign p_overflow_14_fu_2179_p2 = (xor_ln253_6_fu_2174_p2 | ap_phi_mux_p_overflow_13_phi_fu_606_p6);

assign p_overflow_2_fu_1726_p2 = (xor_ln253_fu_1721_p2 | ap_phi_mux_p_overflow_1_phi_fu_504_p6);

assign p_overflow_4_fu_2121_p2 = (xor_ln253_1_fu_2116_p2 | ap_phi_reg_pp0_iter5_p_overflow_3_reg_536);

assign p_overflow_6_fu_2133_p2 = (xor_ln253_2_fu_2128_p2 | ap_phi_mux_p_overflow_5_phi_fu_552_p6);

assign p_overflow_8_fu_2144_p2 = (xor_ln253_3_fu_2139_p2 | ap_phi_reg_pp0_iter6_p_overflow_7_reg_563);

assign p_overflow_fu_1421_p0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_full_n;

assign p_overflow_fu_1421_p2 = (p_overflow_fu_1421_p0 ^ 1'd1);

assign packet_in_flight_load_load_fu_2060_p1 = packet_in_flight;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_din = {{{tmp_25_fu_1661_p3}, {tmp_24_fu_1651_p4}}, {DataOut_6_reg_2493}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read_nbread_fu_424_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_din = {{{tmp_21_fu_1619_p3}, {tmp_20_fu_1609_p4}}, {DataOut_5_reg_2475}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read_nbread_fu_430_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_din = {{{tmp_17_fu_1577_p3}, {tmp_15_fu_1567_p4}}, {DataOut_4_reg_2457}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read_nbread_fu_436_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_din = {{{tmp_12_fu_1535_p3}, {tmp_11_fu_1525_p4}}, {DataOut_3_reg_2439}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read_nbread_fu_442_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_din = {{{tmp_8_fu_1493_p3}, {tmp_6_fu_1483_p4}}, {DataOut_2_reg_2421}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read_nbread_fu_448_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_din = {{{tmp_3_fu_1451_p3}, {tmp_1_fu_1441_p4}}, {DataOut_1_reg_2403}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read_nbread_fu_454_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_din = {{{tmp_last_reg_2391}, {3'd0}}, {DataOut_reg_2386}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read_nbread_fu_460_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_empty_n;

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_din = {{{tmp_29_fu_1703_p3}, {tmp_27_fu_1693_p4}}, {DataOut_7_reg_2511}};

assign postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read_nbread_fu_466_p2_0 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_empty_n;

assign postage_stream_TREADY = regslice_both_postage_stream_V_data_V_U_ack_in;

assign sending_plus1_fu_1748_p3 = ((icmp_ln283_fu_1736_p2[0:0] == 1'b1) ? 8'd0 : add_ln283_fu_1742_p2);

assign shl_ln825_1_fu_957_p2 = 4'd1 << zext_ln825_1_fu_954_p1;

assign shl_ln825_2_fu_1029_p2 = 4'd1 << zext_ln825_2_fu_1026_p1;

assign shl_ln825_3_fu_1101_p2 = 4'd1 << zext_ln825_3_fu_1098_p1;

assign shl_ln825_4_fu_1173_p2 = 4'd1 << zext_ln825_4_fu_1170_p1;

assign shl_ln825_5_fu_1245_p2 = 4'd1 << zext_ln825_5_fu_1242_p1;

assign shl_ln825_6_fu_1317_p2 = 4'd1 << zext_ln825_6_fu_1314_p1;

assign shl_ln825_7_fu_1389_p2 = 4'd1 << zext_ln825_7_fu_1386_p1;

assign shl_ln825_fu_885_p2 = 4'd1 << zext_ln825_fu_882_p1;

assign tmp_11_fu_1525_p4 = {{or_ln185_2_fu_1519_p2[34:32]}};

assign tmp_12_fu_1535_p3 = or_ln185_2_fu_1519_p2[32'd40];

assign tmp_14_fu_1553_p4 = {{{tmp_last_4_reg_2463}, {8'd0}}, {DataOut_4_reg_2457}};

assign tmp_15_fu_1567_p4 = {{or_ln185_3_fu_1561_p2[34:32]}};

assign tmp_17_fu_1577_p3 = or_ln185_3_fu_1561_p2[32'd40];

assign tmp_18_fu_1595_p4 = {{{tmp_last_5_reg_2481}, {8'd0}}, {DataOut_5_reg_2475}};

assign tmp_1_fu_1441_p4 = {{or_ln185_fu_1435_p2[34:32]}};

assign tmp_20_fu_1609_p4 = {{or_ln185_4_fu_1603_p2[34:32]}};

assign tmp_21_fu_1619_p3 = or_ln185_4_fu_1603_p2[32'd40];

assign tmp_22_fu_2043_p5 = {{{{tmp_30_fu_2027_p3}, {tmp_30_cast_fu_2039_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_read_nbread_fu_466_p2_0}};

assign tmp_23_fu_1637_p4 = {{{tmp_last_6_reg_2499}, {8'd0}}, {DataOut_6_reg_2493}};

assign tmp_24_fu_1651_p4 = {{or_ln185_5_fu_1645_p2[34:32]}};

assign tmp_25_fu_1661_p3 = or_ln185_5_fu_1645_p2[32'd40];

assign tmp_26_fu_1679_p4 = {{{tmp_last_7_reg_2517}, {8'd0}}, {DataOut_7_reg_2511}};

assign tmp_27_fu_1693_p4 = {{or_ln185_6_fu_1687_p2[34:32]}};

assign tmp_28_fu_2006_p5 = {{{{tmp_31_fu_1990_p3}, {tmp_31_cast_fu_2002_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_read_nbread_fu_460_p2_0}};

assign tmp_29_fu_1703_p3 = or_ln185_6_fu_1687_p2[32'd40];

assign tmp_30_cast_fu_2039_p1 = empty_45_fu_2035_p1;

assign tmp_30_fu_2027_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_dout[32'd35];

assign tmp_31_cast_fu_2002_p1 = empty_38_fu_1998_p1;

assign tmp_31_fu_1990_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_7_dout[32'd35];

assign tmp_32_cast_fu_1965_p1 = empty_39_fu_1961_p1;

assign tmp_32_fu_1953_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_dout[32'd35];

assign tmp_33_fu_1969_p5 = {{{{tmp_32_fu_1953_p3}, {tmp_32_cast_fu_1965_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_6_read_nbread_fu_454_p2_0}};

assign tmp_34_cast_fu_1928_p1 = empty_40_fu_1924_p1;

assign tmp_34_fu_1916_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_dout[32'd35];

assign tmp_35_fu_1932_p5 = {{{{tmp_34_fu_1916_p3}, {tmp_34_cast_fu_1928_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_5_read_nbread_fu_448_p2_0}};

assign tmp_36_cast_fu_1891_p1 = empty_41_fu_1887_p1;

assign tmp_36_fu_1879_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_dout[32'd35];

assign tmp_37_fu_1895_p5 = {{{{tmp_36_fu_1879_p3}, {tmp_36_cast_fu_1891_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_4_read_nbread_fu_442_p2_0}};

assign tmp_38_cast_fu_1854_p1 = empty_42_fu_1850_p1;

assign tmp_38_fu_1842_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_dout[32'd35];

assign tmp_39_fu_1858_p5 = {{{{tmp_38_fu_1842_p3}, {tmp_38_cast_fu_1854_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_3_read_nbread_fu_436_p2_0}};

assign tmp_3_fu_1451_p3 = or_ln185_fu_1435_p2[32'd40];

assign tmp_40_cast_fu_1817_p1 = empty_43_fu_1813_p1;

assign tmp_40_fu_1805_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_dout[32'd35];

assign tmp_41_fu_1821_p5 = {{{{tmp_40_fu_1805_p3}, {tmp_40_cast_fu_1817_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_2_read_nbread_fu_430_p2_0}};

assign tmp_42_cast_fu_1780_p1 = empty_44_fu_1776_p1;

assign tmp_42_fu_1768_p3 = postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_dout[32'd35];

assign tmp_43_fu_1784_p5 = {{{{tmp_42_fu_1768_p3}, {tmp_42_cast_fu_1780_p1}}, {31'd0}}, {postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_buff_1_read_nbread_fu_424_p2_0}};

assign tmp_5_fu_1469_p4 = {{{tmp_last_2_reg_2427}, {8'd0}}, {DataOut_2_reg_2421}};

assign tmp_6_fu_1483_p4 = {{or_ln185_1_fu_1477_p2[34:32]}};

assign tmp_8_fu_1493_p3 = or_ln185_1_fu_1477_p2[32'd40];

assign tmp_9_fu_1511_p4 = {{{tmp_last_3_reg_2445}, {8'd0}}, {DataOut_3_reg_2439}};

assign tmp_fu_1427_p4 = {{{tmp_last_1_reg_2409}, {8'd0}}, {DataOut_1_reg_2403}};

assign tmp_last_1_fu_936_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_6 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_2_fu_1008_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_5 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_3_fu_1080_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_4_fu_1152_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_3 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_5_fu_1224_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_2 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_6_fu_1296_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_1 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_7_fu_1368_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_fu_864_p2 = ((postage_filter_w_interconn_stream_ap_uint_stream_axis_0_bool_tocapture_7 == 8'd1) ? 1'b1 : 1'b0);

assign trunc_ln164_1_fu_2056_p1 = ap_phi_mux_empty_46_phi_fu_518_p16[0:0];

assign trunc_ln164_fu_1756_p1 = sending_i[2:0];

assign xor_ln253_1_fu_2116_p2 = (tmp_4_reg_2539_pp0_iter4_reg ^ 1'd1);

assign xor_ln253_2_fu_2128_p2 = (tmp_s_reg_2544_pp0_iter4_reg ^ 1'd1);

assign xor_ln253_3_fu_2139_p2 = (tmp_10_reg_2549_pp0_iter5_reg ^ 1'd1);

assign xor_ln253_4_fu_2151_p2 = (tmp_13_reg_2554_pp0_iter5_reg ^ 1'd1);

assign xor_ln253_5_fu_2162_p2 = (tmp_16_reg_2559_pp0_iter6_reg ^ 1'd1);

assign xor_ln253_6_fu_2174_p2 = (tmp_19_reg_2564_pp0_iter6_reg ^ 1'd1);

assign xor_ln253_fu_1721_p2 = (tmp_7_reg_2534 ^ 1'd1);

assign xor_ln298_fu_2098_p2 = (foo_last_fu_2090_p3 ^ 1'd1);

assign zext_ln825_1_fu_954_p1 = lane_V_1_reg_2269_pp0_iter1_reg;

assign zext_ln825_2_fu_1026_p1 = lane_V_2_reg_2280_pp0_iter1_reg;

assign zext_ln825_3_fu_1098_p1 = lane_V_3_reg_2291_pp0_iter1_reg;

assign zext_ln825_4_fu_1170_p1 = lane_V_4_reg_2302_pp0_iter1_reg;

assign zext_ln825_5_fu_1242_p1 = lane_V_5_reg_2313_pp0_iter1_reg;

assign zext_ln825_6_fu_1314_p1 = lane_V_6_reg_2324_pp0_iter1_reg;

assign zext_ln825_7_fu_1386_p1 = lane_V_7_reg_2335_pp0_iter1_reg;

assign zext_ln825_fu_882_p1 = lane_V_reg_2258_pp0_iter1_reg;


reg find_kernel_block = 0;
// synthesis translate_off
`include "postage_filter_w_interconn_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //postage_filter_w_interconn

