INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
ERROR: [VRFC 10-1280] procedural assignment to a non-register mem_rdata is not permitted, left-hand side should be reg/integer/time/genvar [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mem_rdata is not permitted, left-hand side should be reg/integer/time/genvar [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:18]
ERROR: [VRFC 10-1040] module AddressDecoderTB ignored due to previous errors [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:1]
