

================================================================
== Vivado HLS Report for 'p_hls_fptoui_double_s'
================================================================
* Date:           Mon Jun 12 04:17:21 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        IP_3.0
* Solution:       3.0_loop_unrolling
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     420|    629|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      65|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     485|    629|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+-----+------------+------------+
    |sh_assign_fu_60_p2    |     +    |      0|    0|   19|          11|          12|
    |tmp_1_i_i_fu_74_p2    |     -    |      0|    0|   18|          10|          11|
    |tmp_3_i_i_fu_116_p2   |   lshr   |      0|  143|  162|          54|          54|
    |ap_return             |  select  |      0|    0|   16|           1|          16|
    |sh_assign_1_fu_84_p3  |  select  |      0|    0|   12|           1|          12|
    |tmp_4_i_i_fu_122_p2   |    shl   |      0|  277|  402|         121|         121|
    +----------------------+----------+-------+-----+-----+------------+------------+
    |Total                 |          |      0|  420|  629|         198|         226|
    +----------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |isNeg_reg_162        |   1|   0|    1|          0|
    |loc_V_1_reg_157      |  52|   0|   52|          0|
    |sh_assign_1_reg_167  |  12|   0|   12|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  65|   0|   65|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | __hls_fptoui_double_ | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | __hls_fptoui_double_ | return value |
|ap_return  | out |   16| ap_ctrl_hs | __hls_fptoui_double_ | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | __hls_fptoui_double_ | return value |
|x          |  in |   64|   ap_none  |           x          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

