// Seed: 1702257396
module module_0;
  int id_1, \id_2 , id_3, id_4;
  wire id_6;
  supply0 id_7 = -1;
  assign module_1.id_6 = 0;
  assign id_4 = \id_2 ;
  assign id_4 = -1;
  localparam id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      id_6 = id_2;
      begin : LABEL_0
        id_7 = id_6;
        `define pp_8 0
      end
    end
  end
  module_0 modCall_1 ();
  always id_6 <= id_4 == 1 - id_5;
  uwire \id_9 = -1'b0;
  wire  id_10;
endmodule
