{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752066469355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752066469355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  9 22:07:49 2025 " "Processing started: Wed Jul  9 22:07:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752066469355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066469355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066469355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752066469720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752066469720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "../BTN_IN.v" "" { Text "C:/lab/verilog_lab/stopwatch/BTN_IN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH " "Found entity 1: STOPWATCH" {  } { { "../STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/seg7dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/seg7dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "../SEG7DEC.v" "" { Text "C:/lab/verilog_lab/stopwatch/SEG7DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "../DE10_LITE_Golden_Top.v" "" { Text "C:/lab/verilog_lab/stopwatch/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/cnt100.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/cnt100.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT100 " "Found entity 1: CNT100" {  } { { "../CNT100.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/cnt60.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/cnt60.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT60 " "Found entity 1: CNT60" {  } { { "../CNT60.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/cnt10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/cnt10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10MS " "Found entity 1: CNT10MS" {  } { { "../CNT10MS.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT10MS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/stopwatch/cnt1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab/verilog_lab/stopwatch/cnt1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT1SEC " "Found entity 1: CNT1SEC" {  } { { "../CNT1SEC.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT1SEC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752066478808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478808 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/STOPWATCH.v C:/lab/verilog_lab/stopwatch/STOPWATCH.v " "File \"C:/lab/verilog_lab/clock1/STOPWATCH.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/STOPWATCH.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/stopwatch.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/stopwatch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478810 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/SEG7DEC.v C:/lab/verilog_lab/stopwatch/SEG7DEC.v " "File \"C:/lab/verilog_lab/clock1/SEG7DEC.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/SEG7DEC.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/seg7dec.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/seg7dec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478811 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../clock1/DE10_LITE_Golden_Top.v " "Can't analyze file -- file ../../clock1/DE10_LITE_Golden_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752066478813 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "CNT100 CNT100.v(1) " "Verilog HDL error at CNT100.v(1): module \"CNT100\" cannot be declared more than once" {  } { { "../../clock1/CNT100.v" "" { Text "C:/lab/verilog_lab/clock1/CNT100.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1752066478815 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "CNT100 CNT100.v(1) " "HDL info at CNT100.v(1): see declaration for object \"CNT100\"" {  } { { "../CNT100.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT100.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752066478816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/cnt100.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/cnt100.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478817 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/CNT60.v C:/lab/verilog_lab/stopwatch/CNT60.v " "File \"C:/lab/verilog_lab/clock1/CNT60.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/CNT60.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/cnt60.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/cnt60.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478818 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/CNT10MS.v C:/lab/verilog_lab/stopwatch/CNT10MS.v " "File \"C:/lab/verilog_lab/clock1/CNT10MS.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/CNT10MS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/cnt10ms.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/cnt10ms.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478820 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/CNT1SEC.v C:/lab/verilog_lab/stopwatch/CNT1SEC.v " "File \"C:/lab/verilog_lab/clock1/CNT1SEC.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/CNT1SEC.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/cnt1sec.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/cnt1sec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/lab/verilog_lab/clock1/BTN_IN.v C:/lab/verilog_lab/stopwatch/BTN_IN.v " "File \"C:/lab/verilog_lab/clock1/BTN_IN.v\" is a duplicate of already analyzed file \"C:/lab/verilog_lab/stopwatch/BTN_IN.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1752066478823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/verilog_lab/clock1/btn_in.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab/verilog_lab/clock1/btn_in.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752066478915 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  9 22:07:58 2025 " "Processing ended: Wed Jul  9 22:07:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752066478915 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752066478915 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752066478915 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752066478915 ""}
