// This is ofdm_rx verilog model
// Generated by initentity script
module ofdm_rx( input A, output Z);

assign Z= A;

endmodule
