// Seed: 1690153986
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    output tri id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wor id_17,
    output tri module_0,
    output tri id_19,
    output supply1 id_20
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    inout wor id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    output supply1 id_8,
    output uwire id_9,
    inout tri1 id_10,
    output wire id_11,
    input supply1 id_12
);
  always @(posedge id_4) id_10 = 1'b0;
  module_0(
      id_2,
      id_11,
      id_8,
      id_5,
      id_2,
      id_12,
      id_7,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_5,
      id_8,
      id_12,
      id_7,
      id_6,
      id_7,
      id_2,
      id_9
  );
endmodule
