
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
60       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\bht_ini.bin (N/A, 2023-11-20 14:09:40)
0        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36)
2        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59)
61       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\reginit.bin (N/A, 2023-11-20 14:09:40)

*******************************************************************
Modules that may have changed as a result of file changes: 166
MID:  lib.cell.view
0        work.axi1x2.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
1        work.axi2axil_M00.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
2        work.axi2axil_M00_ipgen_axi_axil_adapter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
3        work.axi2axil_M00_ipgen_axi_axil_adapter_rd.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
4        work.axi2axil_M00_ipgen_axi_axil_adapter_wr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
5        work.axi2axil_M01.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
6        work.axi2axil_M01_ipgen_axi_axil_adapter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
7        work.axi2axil_M01_ipgen_axi_axil_adapter_rd.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
8        work.axi2axil_M01_ipgen_axi_axil_adapter_wr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
9        work.axi_crossbarNxM.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
10       work.axi_crossbarNxM_ipgen_arbiter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
11       work.axi_crossbarNxM_ipgen_axi_crossbar.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
12       work.axi_crossbarNxM_ipgen_axi_crossbar_addr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
13       work.axi_crossbarNxM_ipgen_axi_crossbar_rd.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
14       work.axi_crossbarNxM_ipgen_axi_crossbar_wr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
15       work.axi_crossbarNxM_ipgen_axi_register_rd.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
16       work.axi_crossbarNxM_ipgen_axi_register_wr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
17       work.axi_crossbarNxM_ipgen_priority_encoder.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
18       work.axil2apb0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
19       work.axil2apb0_ipgen_axil2apb.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
20       work.axil2apb0_ipgen_skidbuffer.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
21       work.axil2apb1.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
22       work.axil2apb1_ipgen_axil2apb.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
23       work.axil2apb1_ipgen_skidbuffer.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
24       work.comm_protocols.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
25       work.cpu0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
26       work.cpu0_ipgen_BufferCC_1_.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
27       work.cpu0_ipgen_DataCache.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
28       work.cpu0_ipgen_FlowCCByToggle.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
29       work.cpu0_ipgen_InstructionCache.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
30       work.cpu0_ipgen_JtagBridge.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
31       work.cpu0_ipgen_SystemDebugger.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
32       work.cpu0_ipgen_VexRiscv_balanced.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
33       work.cpu0_ipgen_axi_register.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
34       work.cpu0_ipgen_axi_register_rd.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
35       work.cpu0_ipgen_axi_register_wr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
36       work.cpu0_ipgen_cfu_mux.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
37       work.cpu0_ipgen_clint_sync.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
38       work.cpu0_ipgen_clint_sync_wedge.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
39       work.cpu0_ipgen_clkdiv.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
40       work.cpu0_ipgen_d_ff_plain_rst_t.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
41       work.cpu0_ipgen_d_ff_plain_rst_we_t.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
42       work.cpu0_ipgen_dbus2axi.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
43       work.cpu0_ipgen_dffr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
44       work.cpu0_ipgen_gateway.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
45       work.cpu0_ipgen_interrupt.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
46       work.cpu0_ipgen_localbus_mux.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
47       work.cpu0_ipgen_localbus_mux_full.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
48       work.cpu0_ipgen_localbus_wrapper.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
49       work.cpu0_ipgen_lscc_uart.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
50       work.cpu0_ipgen_lscc_uart_apb_intface.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
51       work.cpu0_ipgen_lscc_uart_local_intface.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
52       work.cpu0_ipgen_lscc_uart_rxcver.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
53       work.cpu0_ipgen_lscc_uart_rxcver_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
54       work.cpu0_ipgen_lscc_uart_txcver_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
55       work.cpu0_ipgen_lscc_uart_txmitt.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
56       work.cpu0_ipgen_plic_localbus_register.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
57       work.cpu0_ipgen_plic_top.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
58       work.cpu0_ipgen_priority_index.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
59       work.cpu0_ipgen_riscvrtos.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
60       work.cpu0_ipgen_top_clint_wdt.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
61       work.cpu0_ipgen_vex_debug.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
62       work.cpu0_ipgen_vex_jtag_bridge.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
63       work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
64       work.lscc_adder.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
65       work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
66       work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
67       work.lscc_distributed_dpram.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
68       work.lscc_distributed_rom.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
69       work.lscc_distributed_spram.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
70       work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
71       work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
72       work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
73       work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
74       work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
75       work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
76       work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
77       work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
78       work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
79       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
80       work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
81       work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
82       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
83       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
84       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
85       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
86       work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
87       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
88       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
89       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
90       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
91       work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
92       work.lscc_ram_dp_true.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
93       work.lscc_ram_dp_true_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
94       work.lscc_ram_dp_true_inst.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
95       work.lscc_ram_dp_true_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
96       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
97       work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
98       work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
99       work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
100      work.lscc_rom.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
101      work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
102      work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
103      work.lscc_shift_register.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
104      work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
105      work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
106      work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
107      work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
108      work.osc0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
109      work.osc0_ipgen_lscc_osc.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
110      work.pll0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
111      work.pll0_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
112      work.pll0_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
113      work.pmi_add.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
114      work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
115      work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
116      work.pmi_counter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
117      work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
118      work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
119      work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
120      work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
121      work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
122      work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
123      work.pmi_mac.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
124      work.pmi_mult.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
125      work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
126      work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (module definition)
127      work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
128      work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
129      work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
130      work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
131      work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
132      work.pmi_rom.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
133      work.pmi_sub.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v (2023-11-20 13:48:47, 2023-11-20 14:08:59) <-- (may instantiate this module)
134      work.s0_apb_gpio.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
135      work.s0_apb_gpio_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
136      work.s0_apb_gpio_ipgen_lscc_gpio.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
137      work.s0_apb_gpio_ipgen_lscc_gpio_lmmi.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
138      work.s1_apb_uart.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
139      work.s1_apb_uart_ipgen_lscc_uart.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
140      work.s1_apb_uart_ipgen_lscc_uart_intface.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
141      work.s1_apb_uart_ipgen_lscc_uart_rxcver.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
142      work.s1_apb_uart_ipgen_lscc_uart_rxcver_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
143      work.s1_apb_uart_ipgen_lscc_uart_txcver_fifo.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
144      work.s1_apb_uart_ipgen_lscc_uart_txmitt.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
145      work.system0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
146      work.system0_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
147      work.system0_ipgen_lscc_ahblmem_slave.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
148      work.system0_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
149      work.system0_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
150      work.system0_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
151      work.system0_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
152      work.system0_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
153      work.system0_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
154      work.system0_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
155      work.system0_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
156      work.tcm0.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
157      work.tcm0_ipgen_localbus_tcm.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
158      work.tcm0_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
159      work.tcm0_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
160      work.tcm0_ipgen_lscc_lram_dp.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
161      work.tcm0_ipgen_lscc_lram_dp_true.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
162      work.tcm0_ipgen_lscc_lram_inst.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
163      work.tcm0_ipgen_lscc_lram_sp.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
164      work.tcm0_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)
165      work.tcm0_ipgen_lscc_write_through.verilog may have changed because the following files changed:
                        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v (2023-11-20 13:50:17, 2023-11-20 14:09:36) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 58
FID:  path (timestamp)
1        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv (2023-04-28 13:33:16)
3        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v (2023-04-28 13:35:31)
4        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v (2023-05-09 14:40:56)
5        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v (2023-05-05 15:46:52)
6        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\lib\latticesemi.com\module\axi2axil_M00\0.1.0\rtl\axi2axil_M00.v (2022-08-11 08:19:40)
7        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\lib\latticesemi.com\module\axi2axil_M01\0.1.0\rtl\axi2axil_M01.v (2022-08-11 08:19:40)
8        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\lib\latticesemi.com\module\axi_crossbarNxM\0.1.0\rtl\axi_crossbarNxM.v (2023-04-28 13:34:10)
9        C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v (2023-04-28 13:34:10)
10       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axil2apb0\0.1.0\rtl\axil2apb0.v (2023-04-28 13:34:46)
11       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axil2apb1\0.1.0\rtl\axil2apb1.v (2023-04-28 13:34:32)
12       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v (2023-04-28 13:32:38)
13       C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v (2023-04-28 13:32:57)
14       C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl/lscc_fifo.v (2023-03-21 08:59:25)
15       C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl/lscc_fifo_dc.v (2023-03-21 08:59:02)
16       C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl/lscc_ram_dp.v (2023-04-19 10:16:42)
17       C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl/lscc_ram_dp_true.v (2023-04-19 10:19:22)
18       C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl/lscc_ram_dq.v (2023-04-19 10:19:54)
19       C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl/lscc_rom.v (2023-04-05 17:42:45)
20       C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl/lscc_adder.v (2019-08-05 15:40:57)
21       C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-08 10:30:52)
22       C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2021-09-10 09:26:39)
23       C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 15:41:47)
24       C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2022-11-25 10:34:14)
25       C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_rom/rtl/lscc_distributed_rom.v (2022-11-25 10:58:52)
26       C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_spram/rtl/lscc_distributed_spram.v (2022-11-25 10:57:37)
27       C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2020-03-18 17:18:16)
28       C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2020-03-18 17:17:43)
29       C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2020-03-18 17:15:40)
30       C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2019-08-05 15:42:13)
31       C:\lscc\radiant\2023.1\ip\pmi\../common/ram_shift_reg/rtl/lscc_shift_register.v (2022-10-07 09:25:14)
32       C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 15:43:15)
33       C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v (2019-07-11 07:12:46)
34       C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v (2019-07-11 07:13:20)
35       C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v (2019-07-11 07:14:03)
36       C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v (2019-07-11 07:14:35)
37       C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v (2019-08-06 10:55:15)
38       C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v (2019-08-06 10:55:15)
39       C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v (2022-10-18 16:05:48)
40       C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v (2019-08-06 10:55:15)
41       C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v (2021-12-22 13:54:41)
42       C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v (2021-12-22 13:57:43)
43       C:\lscc\radiant\2023.1\ip\pmi\pmi_lfmxo5.v (2021-07-30 11:20:30)
44       C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v (2019-07-11 07:15:11)
45       C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v (2019-07-11 07:15:37)
46       C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v (2019-07-11 07:16:06)
47       C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v (2019-07-11 07:16:55)
48       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v (2022-02-16 10:51:13)
49       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v (2022-02-16 11:07:36)
50       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v (2022-02-16 10:51:54)
51       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v (2022-02-16 10:52:03)
52       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v (2022-02-16 10:52:13)
53       C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v (2022-02-16 10:52:24)
54       C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v (2019-07-11 07:17:30)
55       C:\lscc\radiant\2023.1\synpbase\lib\lucent\lfmxo5.v (2023-06-15 09:48:18)
56       C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v (2023-06-01 04:20:45)
57       C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v (2023-06-01 04:20:56)
58       C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v (2023-06-01 04:20:56)
59       C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh (2023-06-01 04:20:56)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
