Question Name,Question,Option A,Option B,Option C,Option D,Answer,Explanation
Question 1,1. Any signed negative binary number is recognised by its,a) MSB,b) LSB,c) Bits,d) Nibble,a,Explanation: Any negative number is recognized by its MSB(Most Significant Bit).
Question 2,2. The parameter through which 16 distinct values can be represented is known as:,a) Bit,b) Byte,c) Nibble,d) Word,c,"Explanation: It can be represented up to 16 different values with the help of Nibble. Though, Nibble is a combination of four bits and it takes four bits to represent a single BCD or hexadecimal digit."
Question 3,3. If the decimal number is a fraction then its binary equivalent is obtained by ________ the number continuously by 2.,a) Dividing,b) Multiplying,c) Adding,d) Subtracting,b,"Explanation: On multiplying the decimal number continuously by 2, the binary equivalent is obtained."
Question 4,4. The representation of octal number (532.2)8 in decimal is :,a) (346.25)10,b) (532.864)10,c) (340.67)10,d) (531.668)10,a,Explanation: (532.2)8 = 5 * 82 + 3 * 81 + 2 * 80 + 2 * 8-1 = (346.25)10
Question 5,5. The decimal equivalent of the binary number (1011.011)2 is,a) (11.375)10,b) (10.123)10,c) (11.175)10,d) (9.23)10,a,"Explanation: 1 * 23 + 0 * 22 + 1 * 21 +1*20 + 0 * 2-1 +1 * 2-2 + 1 * 2-3 = (11.375)10Hence, (1011.011)2 = (11.375)10"
Question 6,6. An important drawback of binary system is,a) It requires very large string of 1’s and 0’s to represent a decimal number,b) It requires sparingly small string of 1’s and 0’s to represent a decimal number,c) It requires large string of 1’s and small string of 0’s to represent a decimal number,d) None of the Mentioned,a,Explanation: The most vital drawback of binary system is that it requires very large string of 1’s and 0’s to represent a decimal number.
Question 7,7. The decimal equivalent of the octal number (645)8 is ______,a) (450)10,b) (451)10,c) (421)10,d) (501)10,c,"Explanation: The decimal equivalent of the octal number (645)8  is 6 *82 + 4 * 81 + 5 * 80 = (421)10."
Question 8,8. The largest two digit hexadecimal number is _____,a) (FE)16,b) (FD)16,c) (FF)16,d) (EF)16,c,Explanation: The largest two digit hexadecimal number is (FF)16.
Question 9,9. Representation of hexadecimal number (6DE)H in  decimal  :,a) 6 * 162 + 13 * 161 + 14 * 160,b) 6 * 162 + 12 * 161 + 13 * 160,c) 6 * 162 + 11 * 161 + 14 * 160,d) 6 * 162 + 14 * 161 + 15 * 160,a,"Explanation: In hexadecimal number D & E represents 13 & 14 respectively.             So, 6DE = 6 * 162 + 13 * 161 + 14 * 160. "
Question 10,10. The quantity of double word is,a) 16 bits,b) 32 bits,c) 64 bits,d) 8 bits,b,Explanation: The quantity of double word is 32 bits.
Question 11,1. The given hexadecimal number (1E.53)16 is equivalent to,a) (35.684)8,b) (36.246)8,c) (34.340)8,d) (35.599)8,b,"Explanation: (1E.53)16 = (0001 1110.0101 0011)2= (00011110.01010011)2= (011110.010100110)2= (011 110.010 100 110)2= (36.246)8"
Question 12,2. The octal number (651.124)8 is equivalent to ______,a) (1A9.2A)16,b) (1B0.10)16,c) (1A8.A3)16,d) (1B0.B0)16,a,"Explanation: (651.124)8 = (110 101 001.001 010 100)2= (110101001.001010100)2= (0001 1010 1001.0010 1010)2= (1A9.2A)16"
Question 13,3. The octal equivalent of the decimal number (417)10 is _____,a) (641)8,b) (619)8,c) (640)8,d) (598)8,a,"Explanation: 8 | 4178 | 52 — 18 | 6 – 4So, (417)10= (641)8"
Question 14,4. Convert the hexadecimal number (1E2)16 to decimal:,a) 480,b) 483,c) 482,d) 484,c,"Explanation: (1E2)16 = 1 * 162 + 14 * 161 + 2 * 160 (Since, E = 14)                                    = 256 + 224 + 2 = (482)10"
Question 15,5. (170)10 is equivalent to,a) (FD)16,b) (DF)16,c) (AA)16,d) (AF)16,c,"Explanation: 16 | 17016 | 10 – 10Hence, (170)10 = (AA)16"
Question 16,6. Convert (214)8 into decimal:,a) (140)10,b) (141)10,c) (142)10,d) (130)10,a,"Explanation: (214)8 = 2 * 8v + 1 * 81 + 4 * 80= 128 + 8 + 4 = (140)10"
Question 17,7. Convert (0.345)10 into an octal number:,a) (0.16050)8,b) (0.26050)8,c) (0.19450)8,d) (0.24040)8,b,"Explanation: 0.345*8 = 2.76                 2             0.760*8 = 6.08                 6             00.08*8 = 0.64                 0             0.640*8 = 5.12                 5             0.120*8 = 0.96                 0       So, (0.345)10 = (0.26050)8"
Question 18,8. Convert the binary number (01011.1011)2 into decimal:,a) (11.6875)10,b) (11.5874)10,c) (10.9876)10,d) (10.7893)10,a,"Explanation: (01011)2 = 0 * 24 + 1 * 23 + 0 * 22 + 1 * 21 + 1 * 20 = 11              (1011)2 = 1 * 2-1 + 0 * 2-2 + 1 * 2-3 + 1 * 2-4 = 0.6875             So,   (01011.1011)2 = (11.6875)10"
Question 19,9. Octal to binary conversion: (24)8 = ?,a) (111101)2,b) (010100)2,c) (111100)2,d) (101010)2,c,Explanation: (24)8 = (010100)2
Question 20,10. Convert binary to octal: (110110001010)2 = ?,a) (5512)8,b) (6612)8,c) (4532)8,d) (6745)8,b,Explanation: (110110001010)2 = (6612)8
Question 21,1. What is the addition of the binary numbers 11011011010 and 010100101?,a) 0111001000,b) 1100110110,c) 11101111111,d) 10011010011,c,"Explanation:	advertisement	    freestar.queue.push(function () { googletag.display('SanFoundry_300x250_320x50_320x100_inlist1'); });	       1    1 1 0 1 1 0 1 1 0 1 0  + 0 0 0 1 0 1 0 0 1 0 1  _______________________   1 1 1 0 1 1 1 1 1 1 1  _______________________       1    1 1 0 1 1 0 1 1 0 1 0  + 0 0 0 1 0 1 0 0 1 0 1  _______________________   1 1 1 0 1 1 1 1 1 1 1  _______________________"
Question 22,2. Perform binary addition: 101101 + 011011 = ?,a) 011010,b) 1010100,c) 101110,d) 1001000,d,"Explanation: 1 1 1 1 1 1   1 0 1 1 0 1 + 0 1 1 0 1 1 _______________ 1 0 0 1 0 0 0 _______________Therefore, the addition of 101101 + 011011 = 1001000 1 1 1 1 1 1   1 0 1 1 0 1 + 0 1 1 0 1 1 _______________ 1 0 0 1 0 0 0 _______________"
Question 23,3. Perform binary subtraction: 101111 – 010101 = ?,a) 100100,b) 010101,c) 011010,d) 011001,c,"Explanation:  1 0 1 1 1 1- 0 1 0 1 0 1 ____________  0 1 1 0 1 0 _____________Therefore, The subtraction of 101111 – 010101 = 011010  1 0 1 1 1 1- 0 1 0 1 0 1 ____________  0 1 1 0 1 0 _____________"
Question 24,4. Binary subtraction of 100101 – 011110 is,a) 000111,b) 111000,c) 010101,d) 101010,a,"Explanation:	advertisement	    freestar.queue.push(function () { googletag.display('SanFoundry_300x250_320x50_320x100_inlist2'); });	  1 0 0 1 0 1- 0 1 1 1 1 0  ___________  0 0 0 1 1 1  ___________Therefore, The subtraction of 100101 – 011110 = 000111  1 0 0 1 0 1- 0 1 1 1 1 0  ___________  0 0 0 1 1 1  ___________"
Question 25,5. Perform multiplication of the binary numbers: 01001 _ 01011 = ?,a) 001100011,b) 110011100,c) 010100110,d) 101010111,a,"Explanation:               0 1 0 0 1             x 0 1 0 1 1             ____________               0 1 0 0 1             0 1 0 0 1 0           0 0 0 0 0 0 0         0 1 0 0 1 0 0 0       0 0 0 0 0 0 0 0 0      ___________________       0 0 1 1 0 0 0 1 1      ___________________Therefore, 01001 _ 01011 = 001100011               0 1 0 0 1             x 0 1 0 1 1             ____________               0 1 0 0 1             0 1 0 0 1 0           0 0 0 0 0 0 0         0 1 0 0 1 0 0 0       0 0 0 0 0 0 0 0 0      ___________________       0 0 1 1 0 0 0 1 1      ___________________"
Question 26,6. 100101 _ 0110 = ?,a) 1011001111,b) 0100110011,c) 101111110,d) 0110100101,c,"Explanation:                      1 0 0 1 0 1                 x        0 1 1 0                       ___________                       0 0 0 0 0 0                    1 0 0 1 0 1 0                  1 0 0 1 0 1 0 0                0 0 0 0 0 0 0 0 0                __________________                0 1 1 0 1 1 1 1 0              ___________________Therefore, 100101 x 0110 = 011011110                      1 0 0 1 0 1                 x        0 1 1 0                       ___________                       0 0 0 0 0 0                    1 0 0 1 0 1 0                  1 0 0 1 0 1 0 0                0 0 0 0 0 0 0 0 0                __________________                0 1 1 0 1 1 1 1 0              ___________________"
Question 27,"7. On multiplication of (10.10) and (01.01), we get",a) 101.0010,b) 0010.101,c) 011.0010,d) 110.0011,c,"Explanation:           1 0.1 0      x    0 1.0 1         __________            1 0 1 0          0 0 0 0 0        1 0 1 0 0 0      0 0 0 0 0 0 0     _______________      0 1 1.0 0 1 0     _________________Therefore, 10.10 x 01.01 = 011.0010           1 0.1 0      x    0 1.0 1         __________            1 0 1 0          0 0 0 0 0        1 0 1 0 0 0      0 0 0 0 0 0 0     _______________      0 1 1.0 0 1 0     _________________"
Question 28,8. Divide the binary numbers: 111101 ÷ 1001 and find the remainder,a) 0010,b) 1010,c) 1100,d) 0011,d,"Explanation:1 0 0 1 ) 1 1 1 1 0 1 ( 1 1          1 0 0 1          __________          0 1 1 0 0            1 0 0 1          ___________            0 1 1 1Therefore, the remainder of 111101 ÷ 1001 = 01111 0 0 1 ) 1 1 1 1 0 1 ( 1 1          1 0 0 1          __________          0 1 1 0 0            1 0 0 1          ___________            0 1 1 1"
Question 29,9. Divide the binary number (011010000) by (0101) and find the quotient,a) 100011,b) 101001,c) 110010,d) 010001,b,"Explanation:0 1 0 1 ) 0 1 1 0 1 0 0 0 0 ( 1 0 1 0 0 1          0 1 0 1          ____________          0 0 0 1 1 0              0 1 0 1            ______________              0 0 1 0 0 0                  0 1 0 1              _______________                     0 1 1Therefore, the quotient of 011010000 ÷ 1001 = 1010010 1 0 1 ) 0 1 1 0 1 0 0 0 0 ( 1 0 1 0 0 1          0 1 0 1          ____________          0 0 0 1 1 0              0 1 0 1            ______________              0 0 1 0 0 0                  0 1 0 1              _______________                     0 1 1"
Question 30,10. Binary subtraction of 101101 – 001011 = ?,a) 100010,b) 010110,c) 110101,d) 101100,a,"Explanation:  1 0 1 1 0 1- 0 0 1 0 1 1  ____________  1 0 0 0 1 0  ____________Therefore, the subtraction of 101101 – 001011 = 100010  1 0 1 1 0 1- 0 0 1 0 1 1  ____________  1 0 0 0 1 0  ____________"
Question 31,1. 1’s complement of 1011101 is,a) 0101110,b) 1001101,c) 0100010,d) 1100101,c,Explanation: None.
Question 32,2. 2’s complement of 11001011 is,a) 01010111,b) 11010100,c) 00110101,d) 11100010,c,Explanation: None.
Question 33,"3. On subtracting (01010)2 from (11110)2 using 1’s complement, we get",a) 01001,b) 11010,c) 10101,d) 10100,d,Explanation: None.
Question 34,"4. On subtracting (010110)2 from (1011001)2 using 2’s complement, we get",a) 0111001,b) 1100101,c) 0110110,d) 1000011,d,Explanation: None.
Question 35,"5. On subtracting (001100)2 from (101001)2 using 2’s complement, we get",a) 1101100,b) 011101,c) 11010101,d) 11010111,b,Explanation: None.
Question 36,"6. On addition of 28 and 18 using 2’s complement, we get",a) 00101110,b) 0101110,c) 00101111,d) 1001111,b,Explanation: None.
Question 37,"7. On addition of +38 and -20 using 2’s complement, we get",a) 11110001,b) 100001110,c) 010010,d) 110101011,c,Explanation: None.
Question 38,"8. On addition of -46 and +28 using 2’s complement, we get",a) -10010,b) -00101,c) 01011,d) 0100101,a,Explanation: None.
Question 39,"9. On addition of -33 and -40 using 2’s complement, we get",a) 1001110,b) -110101,c) 0110001,d) -1001001,d,Explanation: None.
Question 40,"10. On subtracting +28 from +29 using 2’s complement, we get",a) 11111010,b) 111111001,c) 010101011,d) 1,d,Explanation: None.
Question 41,"1. If the number of bits in the sum exceeds the number of bits in each added numbers, it results in",a) Successor,b) Overflow,c) Underflow,d) None of the Mentioned,b,"Explanation: If the number of bits in the sum exceeds the number of bits in each added numbers, it results in overflow and is also known as excess-one."
Question 42,2. An overflow is a,a) Software problem,b) Hardware problem,c) User input problem,d) None of the Mentioned,b,Explanation: An overflow is a hardware problem. It is not able to show correct result because of sign changes.
Question 43,3. An overflow occurs in,a) MSD position,b) LSD position,c) Middle position,d) Never occurs,a,Explanation: An overflow occurs at Most Significant Digit position.
Question 44,4. Logic circuitry is used to detect,a) Underflow,b) MSD,c) Overflow,d) LSD,c,Explanation: To check the overflow logic circuitry is used in each case.
Question 45,5. 1’s complement can be easily obtained by using,a) Comparator,b) Inverter,c) Adder,d) Subtractor,b,"Explanation: With the help of inverter the 1’s complement is easily obtained. Since, during the operation of 1’s complement 1 is converted into 0 and vice-versa and this is well suited for the inverter."
Question 46,6. The advantage of 2’s complement system is that,a) Only one arithmetic operation is required,b) Two arithmetic operations are required,c) No arithmetic operations are required,d) None of the Mentioned,a,Explanation: The advantage of 2’s complement is that only one arithmetic operation is required for 2’s complement’s operation and that is either addition or subtraction.
Question 47,7. The 1’s complements requires,a) Two operations,b) One operations,c) Three operations,d) None of the Mentioned,a,Explanation: Two operations are required for 1’s complement operation. These are conversion of binary numbers and addition/subtraction.
Question 48,8. Which one is used for logical manipulations ?,a) 2’s complement,b) 9’s complement,c) 1’s complement,d) 10’s complement,c,Explanation: For logical manipulations 1’s complement is used.
Question 49,9. For arithmetic operations only,a) 1’s complement is used,b) 2’s complement,c) 3’s complement,d) 9’s complement,b,Explanation: Only 2’s complement is used for arithmetic operations.
Question 50,10. The addition of +19 and +43 results as _________ in 2’s complement system.,a) 11001010,b) 101011010,c) 00101010,d) 00111110,d,Explanation: None.
Question 51,1. Binary coded decimal is a combination of,a) Two binary digits,b) Three binary digits,c) Four binary digits,d) None of the Mentioned,c,Explanation: Binary coded decimal is a combination of 4 binary digits. For example-8421.
Question 52,2. The decimal number 10 is represented in its BCD form as,a) 1010,b) 01010,c) 00010000,d) 001010,c,Explanation: The decimal number 10 is represented in its BCD form as 0001 0000.
Question 53,3. Add the two BCD numbers: 1001 + 0100 = ?,a) 1101,b) 00001101,c) 00110011,d) None of the mentioned,c,"Explanation: Firstly, Add the 1001 and 0100. We get 1101 as output but it’s not in BCD form. So, we add 0110 (i.e. 6) with 1101. As a result we get 10011 and it’s BCD form is 0001 0011."
Question 54,4. Carry out BCD subtraction for (68) – (61) using 10’s complement method.,a) 00000111,b) 01110000,c) 100000111,d) 011111000,a,Explanation: None.
Question 55,5. Code is a symbolic representation of __________ information.,a) Continuous,b) Discrete,c) binary,d) None of the Mentioned,b,"Explanation: Code is a symbolic representation of discrete information, which may be present in the form of numbers, letters or physical quantities."
Question 56,"6. When numbers, letters or words are represented by a special group of symbols, this process is called",a) Decoding,b) Encoding,c) Coding,d) None of the Mentioned,b,"Explanation: When numbers, letters or words are represented by a special group of symbols, this process is called encoding. Encoding in the sense of fetching the codes or words in a computer."
Question 57,7. A three digit decimal number requires ________ for representation in the conventional BCD format.,a) 3 bits,b) 6 bits,c) 12 bits,d) 24 bits,c,"Explanation: The number of bits needed to represent a given decimal number is always greater than the number of bits required for a straight binary encoding of the same. Hence, a three digit decimal number requires 12 bits for representation in BCD format."
Question 58,8. How many bits would be required to encode decimal numbers 0 to 9999 in straight binary codes.,a) 12,b) 14,c) 16,d) 18,c,"Explanation: Total number of decimals to be represented = 10000 = 10^4 = 2^13.29. Therefore, the number of bits required for straight binary encoding = 14."
Question 59,9. The excess-3 code for 597 is given by,a) 100011001010,b) 100010100111,c) 010110010111,d) 010110101101,a,"Explanation: The addition of ‘3’ to each digit yields the three new digits ‘8’, ’12’ and ’10’. Hence, the corresponding four-bit binary equivalents are 100011001010."
Question 60,10. The decimal equivalent of the excess-3 number 110010100011.01110101 is,a) 970.42,b) 1253.75,c) 861.75,d) None of the Mentioned,a,"Explanation: The conversion of binary numbers into digits ‘1100’, ‘1010’, ‘0011’, ‘0111’ and ‘0101’ gives ’12’, ‘5’, ‘3’, ‘7’ and ‘5’ respectively. Hence, the decimal number is 970.42. "
Question 61,"1. In boolean algebra, the OR operation is performed by which properties?",a) Associative properties,b) Commutative properties,c) Distributive properties,d) All of the Mentioned,d,"Explanation: The expression for Associative property is given by A+(B+C) = (A+B)+C & A*(B*C) = (A*B)*C.             The expression for Commutative property is given by A+B = B+A & A*B = B*A.	     The expression for Distributive property is given by A+BC=(A+B)(A+C) & A(B+C) = AB+AC."
Question 62,2. The expression for Absorption law is given by,a) A+AB = A,b) A+AB = B,c) AB+AA’ = A,d) None of the Mentioned,a,Explanation: The expression  for absorption law is given by – A+AB = A.
Question 63,3. According to boolean law: A + 1 = ?,a) 1,b) A,c) 0,d) A’,a,Explanation: A + 1 = A. 
Question 64,4. The involution of A is equal to,a) A,b) A’,c) 1,d) 0,a,Explanation: The involution of A means double inversion of A(i.e. A”) and is equal to A.
Question 65,5. A(A + B) = ?,a) AB,b) 1,c) (1 + AB),d) A,d,Explanation: A(A + B) = AA + AB = A + AB = A(1 + B) = A*1 = A.
Question 66,6. DeMorgan’s theorem states that,a) (AB)’ = A’ + B’,b) (A + B)’ = A’ * B,c) A’ + B’ = A’B’,d) None of the Mentioned,a,Explanation: The DeMorgan’s law states that (AB)’ = A’ + B’ & (A + B)’ = A’ * B’.
Question 67,7. (A + B)(A’ * B’) = ?,a) 1,b) 0,c) AB,d) AB’,b,Explanation: (A + B)(A’ * B’) = AA’B’ + BA’B’ = 0 + BB’A’ = 0 + 0 = 0 (AA’ = BB’ = 0).
Question 68,8. Complement of the expression  A’B + CD’ is,a) (A’ + B)(C’ + D),b) (A + B’)(C’ + D),c) (A’ + B)(C’ + D),d) (A + B’)(C + D’),b,Explanation: (A’B + CD’)’ = (A’B)'(CD’)’ = (A” + B’)(C’ + D”) = (A + B’)(C’ + D).
Question 69,9. Simplify Y = AB’ + (A’ + B)C,a) AB’ + C,b) AB + AC,c) A’B + AC’,d) AB + A,a,Explanation: Y = AB’ + (A’ + B)C = AB’ + (A’ + B)C = AB’ + (AB’)’C = AB’ + C.
Question 70,10. The boolean function A + BC is a reduced form of,a) AB + BC,b) (A + B)(A + C),c) A’B + AB’C,d) (A + C)B,b,Explanation: (A + B)(A + C) = AA + AC + AB + BC = A + AC + AB + BC = A(1 + C + B) + BC = A + BC.
Question 71,1. The logical sum of two or more logical product terms is called,a) SOP,b) POS,c) OR operation,d) NAND operation,a,"Explanation: The logical sum of two or more logical product terms, is called SOP (i.e. sum of product)."
Question 72,2. The expression Y=AB+BC+AC shows the _________ operation.,a) EX-OR,b) SOP,c) POS,d) NOR,b,"Explanation: The given expression has the operation product as well as the sum of that. So, it shows SOP operation."
Question 73,3. The expression Y=(A+B)(B+C)(C+A) shows the _________ operation.,a) AND,b) POS,c) SOP,d) NAND,b,"Explanation: The given expression has the operation sum as well as the product of that. So, it shows POS(product of sum) operation."
Question 74,4. A product term containing all K variables of the function in either complemented or uncomplemented form is called a,a) Minterm,b) Maxterm,c) Midterm,d) None of the Mentioned,a,Explanation: A product term containing all K variables of the function in either complemented or uncomplemented form is called a minterm.
Question 75,"5. According to the property of minterm, how many combination will have value equal to 1 for K input variables?",a) 0,b) 1,c) 2,d) 3,b,Explanation: The main property of a minterm is that it possesses the value 1 for only one combination of K input variables and the remaining will have the value 0.
Question 76,"6. The canonical sum of product form of the function y(A,B) = A + B is",a) AB + BB + A’A,b) AB + AB’ + A’B,c) BA + BA’ + A’B’,d) None of the Mentioned,b,Explanation: A + B = A.1 + B.1 = A(B + B’) + B(A + A’) = AB + AB’ + BA +BA’ = AB + AB’ + A’B = AB + AB’ + A’B.
Question 77,7. A variable on its own or in its complemented form is known as a,a) Product Term,b) Literal,c) Sum Term,d) None of the Mentioned,b,"Explanation: A literal is a single logic variable or its complement. For example — X, Y, A’, Z, X’ etc."
Question 78,8. Maxterm is the sum of __________of the corresponding Minterm with its literal complemented.,a) Terms,b) Words,c) Numbers,d) None of the Mentioned,a,Explanation: Maxterm is the sum of terms of the corresponding Minterm with its literal complemented. 
Question 79,9. Canonical form is a unique way of representing________________,a) SOP,b) Minterm,c) Boolean Expressions,d) A page,c,Explanation: Boolean Expressions are represented through canonical form. An example of canonical form is A’B’C’ + AB’C + ABC’.
Question 80,"10. There are _____________ Minterms for 3 variables (a, b, c).",a) 0,b) 2,c) 8,d) None of the Mentioned,c,"Explanation: Minterm is given by 2^n. So, 2^3 = 8 minterms are required."
Question 81,11. _____________ expressions can be implemented using either (1) 2-level AND-OR logic circuits or (2) 2-level NAND logic circuits.,a) POS,b) Literals,c) SOP,d) None of the Mentioned,c,Explanation: SOP expressions can be implemented using either (1) 2-level AND-OR logic circuits or (2) 2-level NAND logic circuits.
Question 82,1. A Karnaugh map (K-map) is an abstract form of ____________ diagram organized as a matrix of squares.,a) Venn Diagram,b) Cycle Diagram,c) Block diagram,d) Triangular Diagram,a,Explanation: A Karnaugh map (K-map) is an abstract form of Venn diagram organized as a matrix of squares.
Question 83,2. There are ______ cells in a 4-variable K-map.,a) 12,b) 16,c) 18,d) None of the Mentioned,b,Explanation: There are 16(2^4) cells in a 4-variable K-map.
Question 84,3. The K-map based Boolean reduction is based on the following Unifying Theorem: A + A’ = 1.,a) Impact,b) Non Impact,c) Force,d) None of the Mentioned,b,Explanation: The given expression A +A’ = 1 is based on non-impact unifying theorem.
Question 85,"4. Each product term of a group, w’.x.y’ and w.y, represents the ____________in that group.",a) Input,b) POS,c) Sum-of-Minterms,d) None of the Mentioned,c,"Explanation: In a minterm, each variable w, x or y appears once either as the variable itself or as the inverse. So, the given expression satisfies the property of Sum of Minterm."
Question 86,5. The prime implicant which has at least one element that is not present in any other implicant is known as,a) Essential Prime Implicant,b) Implicant,c) Complement,d) None of the Mentioned,a,Explanation: Essential prime implicants are prime implicants that cover an output of the function that no combination of other prime implicants is able to cover.
Question 87,6. Product-of-Sums expressions can be implemented using,a) 2-level OR-AND logic circuits,b) 2-level NOR logic circuits,c) 2-level XOR logic circuits,d) Both 2-level OR-AND and NOR logic circuits,d,Explanation: Product-of-Sums expressions can be implemented using 2-level OR-AND & NOR logic circuits.
Question 88,7. Each group of adjacent Minterms (group size in powers of twos) corresponds to a possible product term of the given,a) Function,b) Value,c) Set,d) None of the Mentioned,a,Explanation: Each group of adjacent Minterms (group size in powers of twos) corresponds to a possible product term of the given function.
Question 89,8. Don’t care conditions can be used for simplifying Boolean expressions in,a) Examples,b) Terms,c) K-maps,d) Latches,c,Explanation: Don’t care conditions can be used for simplifying Boolean expressions in K-maps which helps in pairing with 1/0.
Question 90,9. It should be kept in mind that don’t care terms should be used along with the terms that are present in,a) Minterms,b) Maxterm,c) K-Map,d) Latches,a,Explanation: It should be kept in mind that don’t care terms should be used along with the terms that are present in minterms which reduces the complexity of the boolean expression.
Question 91,10. Using the transformation method you can realize any POS realization of OR-AND with only.,a) XOR,b) NAND,c) AND,d) NOR,d,Explanation: Using the transformation method we can realize any POS realization of OR-AND with only NOR.
Question 92,11. There are many situations in logic design in which simplification of logic expression is possible in terms of XOR and _________________ operations.,a) X-NOR,b) XOR,c) NOR,d) NAND,a,Explanation: There are many situations in logic design in which simplification of logic expression is possible in terms of XOR and XNOR operations.
Question 93,12. These logic gates are widely used in _______________ design and therefore are available in IC form.,a) Circuit,b) Digital,c) Analog,d) Block,b,"Explanation: These logic gates(XOR,XNOR,NOR) are widely used in digital design and therefore are available in IC form."
Question 94,13. In case of XOR/XNOR simplification we have to look for the following____________________,a) Diagonal Adjacencies,b) Offset Adjacencies,c) Straight Adjacencies,d) Both diagonal and offset adjencies,d,Explanation: In case of XOR/XNOR simplification we have to look for the following diagonal and offset adjacencies.
Question 95,14. Entries known as _______________ mapping.,a) Diagonal,b) Straight,c) K,d) None of the Mentioned,a,Explanation: Entries known as diagonal mapping.
Question 96,1. The output of an EX-NOR gate is 1. Which input combination is correct?,"a) A = 1, B = 0","b) A = 0, B = 1","c) A = 0, B = 0",d) None of the Mentioned,c,"Explanation: The output of EX-NOR gate is given by (AB’ + A’B)’. So, for A = 0 and B = 0 the output will be 1."
Question 97,2. In which of the following gates the output is 1 if and only if at least one input is 1?,a) AND,b) NOR,c) NAND,d) OR,d,Explanation: In or gate we need at least one bit to be equal to 1 to generate the output as 1 because OR means any of the condition out of two is equal to 1 which means if at least one input is 1 then it shows output as 1.
Question 98,3. The time required for a gate or inverter to change its state is called,a) Rise time,b) Decay time,c) Propagation time,d) Charging time,c,Explanation: The time required for a gate or inverter to change its state is called propagation time.
Question 99,4. What is the minimum number of two input NAND gates used to perform the function of two input OR gates?,a) One,b) Two,c) Three,d) Four,c,"Explanation: Y = A + B. This is the equation of OR gate. We require 3 NAND gates to create OR gate. We can also write,             1st, 2nd and 3rd NAND operations as: Y = (A AND B)’ = A.B = (A.B)’."
Question 100,5. Odd parity of word can be conveniently tested by,a) OR gate,b) AND gate,c) NAND gate,d) XOR gate,d,Explanation: Odd parity of word can be conveniently tested by XOR gate.
Question 101,6. The number of full and half adders are required to add 16-bit number is,"a) 8 half adders, 8 full adders","b) 1 half adders, 15 full adders","c) 16 half adders, 0 full adders","d) 4 half adders, 12 full adders",b,Explanation: One half adder can add the least significant bit of the two numbers whereas full adders are required to add the remaining 15 bits as they all involve adding carries.
Question 102,7. Which of the following will give the sum of full adders as output?,a) Three point major circuit,b) Three bit parity checker,c) Three bit comparator,d) Three bit counter,d,Explanation: Three bit counter will give the sum of full adders as output.
Question 103,8. Which of the following gate is known as coincidence detector?,a) AND gate,b) OR gate,c) NOR gate,d) NAND gate,a,Explanation: AND gate is known as coincidence detector due to multiplicity behaviour.
Question 104,9. An OR gate can be imagined as,a) Switches connected in series,b) Switches connected in parallel,c) MOS transistor connected in series,d) None of the mentioned,b,"Explanation: OR gate means addition of two inputs, due to this reason it is imagined as switches connected in parallel."
Question 105,10. How many full adders are required to construct an m-bit parallel adder?,a) m/2,b) m,c) m-1,d) m+1,c,"Explanation: We need adder for every bit. So we should need m bit adders. A full adder adds a carry bit to two inputs and produces an output and a carry. But the most significant bits can use a half adder which differs from the full adder as in that it has no carry input, so we need m-1 full adders in m bit parallel adder. "
Question 106,2. The code where all successive numbers differ from their preceding number by single bit is,a) Binary code,b) BCD,c) Excess 3,d) Gray,d,Explanation: The code where all successive numbers differ from their preceding number by single bit is gray code. It is an unweighted code. The most important characteristic of this code is that only a single bit change occurs when going from one code number to next.
Question 107,3. The following switching functions are to be implemented using a decoder:,"   f1 = ∑m(1, 2, 4, 8, 10, 14) f2 = ∑m(2, 5, 9, 11) f3 = ∑m(2, 4, 5, 6, 7)",   The minimum configuration of decoder will be,a) 2 to 4 line,b) 3 to 8 line,c,Explanation: 4 to 16 line decoder as the minterms are ranging from 1 to 14.
Question 108,4. How many AND gates are required to realize Y = CD + EF + G ?,a) 4,b) 5,c) 3,d) 2,d,"Explanation: To realize Y = CD + EF + G, two AND gates are required."
Question 109,5. The NOR gate output will be high if the two inputs are,a) 00,b) 01,c) 10,d) 11,a,"Explanation: In option b, c or d output is low if any of the I/P is high. So, the correct option will be a."
Question 110,6. How many two-input AND and OR gates are required to realize Y = CD+EF+G?,"a) 2, 2","b) 2, 3","c) 3, 3",d) None of the Mentioned,a,"Explanation: Y = CD + EF + G             The number of two input AND gate = 2             The number of two input OR gate = 2."
Question 111,7. A universal logic gate is one which can be used to generate any logic function. Which of the following is a universal logic gate?,a) OR,b) AND,c) XOR,d) NAND,d,Explanation: NAND can generate any logic function.
Question 112,8. A full adder logic circuit will have,a) Two inputs and one output,b) Three inputs and three outputs,c) Two inputs and two outputs,d) Three inputs and two outputs,d,Explanation: A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.
Question 113,9. How many two input AND gates and two input OR gates are required to realize Y = BD + CE + AB?,"a) 1, 1","b) 4, 2","c) 3, 2","d) 2, 3",a,"Explanation: There are three product terms. So, three AND gates of two inputs are required. As only two input OR gates are available, so two OR gates are required to get the logical sum of three product terms."
Question 114,10. Which of following are known as universal gates?,a) NAND & NOR,b) AND & OR,c) XOR & OR,d) None of the Mentioned,a,Explanation: The NAND & NOR gates are known as universal gates because any digital circuit can be realized completely by using either of these two gates.
Question 115,11. The gates required to build a half adder are,a) EX-OR gate and NOR gate,b) EX-OR gate and OR gate,c) EX-OR gate and AND gate,d) Four NAND gates,c,Explanation: The gates required to build a half adder are EX-OR gate and AND gate.
Question 116,1. A single transistor can be used to build which of the following digital logic gates?,a) AND gates,b) OR gates,c) NOT gates,d) NAND gates,c,"Explanation: A transistor can be used as a switch. That is, when base is low collector is high (input zero, output one) and base is high collector is low (input 1, output 0)."
Question 117,2. How many truth table entries are necessary for a four-input circuit?,a) 4,b) 8,c) 12,d) 16,d,Explanation: For 2 inputs: 2^2 = 4 truth table entries are necessary.
Question 118,3. Which input values will cause an AND logic gate to produce a HIGH output?,a) At least one input is HIGH,b) At least one input is LOW,c) All inputs are HIGH,d) All inputs are LOW,c,"Explanation: For AND gate, the output is high only when both inputs are high. That’s why the high output in AND will occurs only when all the inputs are high."
Question 119,4. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates?,a) OR gates only,b) AND gates and NOT gates,"c) AND gates, OR gates, and NOT gates",d) OR gates and NOT gates,c,"Explanation: Expression for XOR is: A.(B’)+(A’).B             so in the above expression the following logic gates are used: AND, OR, NOR."
Question 120,5. The basic logic gate whose output is the complement of the input is the:,a) OR gate,b) AND gate,c) INVERTER gate,d) Comparator,c,Explanation: It is also called NOT gate and it simply inverts the input.
Question 121,6. The AND function can be used to ___________ and the OR function can be used to _____________,"a) Enable, disable","b) Disable, enable","c) Synchronize, energize","d) Detect, invert",a,Explanation: Because of their multiplicity and additivity property respectively.
Question 122,7. The dependency notation “>=1” inside a block stands for which operation?,a) OR,b) XOR,c) AND,d) XNOR,a,Explanation: The dependency notation “>=1” inside a block stands for OR operation.
Question 123,8. If we use an AND gate to inhibit a signal from passing one of the inputs must be,a) LOW,b) HIGH,c) Inverted,d) Floating,a,"Explanation: AND gate means A*B and OR gate means A+B and to inhibit means to get low signal, one of the input must be low. It means (0*1=0 or 1*0=0) we will get low output signal."
Question 124,9. Logic gate circuits contain predictable gate functions that open theirs,a) Outputs,b) Inputs,c) Pre-state,d) None of the Mentioned,b,Explanation: Logic gate circuits contain predictable gate functions that open their inputs because we are free to give any types of inputs.
Question 125,10. How many NAND circuits are contained in a 7400 NAND IC?,a) 1,b) 2,c) 4,d) 8,c,Explanation: 7400 IC’s pin has total 14 pin. Pin no 7 use for GND and pin no 14 used for +vcc and remaining pins used for connections. For a NAND gate two inputs are required and one output is obtained means for NAND gate 3 pin connections are required.
Question 126,1. Which of the following logic families has the highest maximum clock frequency?,a) S-TTL,b) AS-TTL,c) HS-TTL,d) HCMOS,b,Explanation: AS-TTL (Advanced Schottky) has maximum clock frequency of 105 MHz. S-TTL (Schottky High Speed TTL) has 100 MHz. Found nothing as HS-TTL. There are H and S separate TTL. HCMOS has 50 MHz clock frequency.
Question 127,2. Why is the fan-out of CMOS gates frequency dependent?,a) Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate,b) When the frequency reaches the critical value the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one-half of normal and this defines the upper operating frequency,c) The higher number of gates attached to the output the more frequently they will have to be serviced thus reducing the frequency at which each will be serviced with an input signal,d) The input gates of the FETs are predominantly capacitive and as the signal frequency increases the capacitive loading also increases thereby limiting the number of loads that may be attached to the output of the driving gate,d,Explanation: Actually power dissipation in CMOS circuits depends on clock frequency. As the frequency increases Pd also increases so fan-out depends on frequency.
Question 128,"3. Logic circuits that are designated as buffers, drivers or buffers/drivers are designed to have:",a) A greater current/voltage capability than an ordinary logic circuit,b) Greater input current/voltage capability than an ordinary logic circuit,c) A smaller output current/voltage capability than an ordinary logic,d) Greater the input and output current/voltage capability than an ordinary logic circuit,a,"Explanation: Logic circuits that are designated as buffers, drivers or buffer/drivers are designed to have a greater current/voltage capability than an ordinary logic circuit."
Question 129,4. Which of the following will not normally be found on a data sheet?,a) Minimum HIGH level output voltage,b) Maximum LOW level output voltage,c) Minimum LOW level output voltage,d) Maximum HIGH level input current,c,Explanation: Minimum LOW level output voltage will not normally be found on a data sheet.
Question 130,5. Which of the following logic families has the shortest propagation delay?,a) S-TTL,b) AS-TTL,c) HS-TTL,d) HCMOS,b,"Explanation: AS-TTL (Advanced Schottky) has maximum clock frequency that is 105 MHz. So, the propagation delay will be given by 1/105 sec which is the lowest one."
Question 131,6. What is the static charge that can be stored by your body as you walk across a carpet?,a) 300 volts,b) 3000 volts,c) 30000 volts,d) Over 30000 volts,d,Explanation: When a person walks across a carpeted or tile floor electric charge builds up in the body due to the friction between shoes and floor material. If the friction static is greater the voltage potential develop in the body will be greater. You start act as a capacitor. This is called Electrostatic discharge. The potential static charge that can develop from walking on tile floors is greater than 15000 volts while carpeted floors can generate in excess of 30000 volts.
Question 132,7. What must be done to interface TTL to CMOS?,a) A dropping resistor must be used on the CMOS of 12 V supply to reduce it to 5 V for the TTL,"b) As long as the CMOS supply voltage is 5 V they can be interfaced (however, the fan-out of the TTL is limited to five CMOS gates)",c) A 5 V zener diode must be placed across the inputs of the TTL gates in order to protect them from the higher output voltages of the CMOS gates,d) A pull-up resistor must be used between the TTL output-CMOS input node and Vcc; the value of RP will depend on the number of CMOS gates connected to the node,d,Explanation: To interface TTL to CMOS a pull-up resistor must be used between the TTL output-CMOS input node and Vcc; the value of RP will depend on the number of CMOS gates connected to the node.
Question 133,8. What causes low-power Schottky TTL to use less power than the 74XX series TTL?,a) The Schottky-clamped transistor,b) A larger value resistor,c) Using NAND gates,d) None of the Mentioned,b,Explanation: A larger value resistor causes low power low-power Schottky TTL to use less power than the 74XX series TTL.
Question 134,9. What are the major differences between the 5400 and 7400 series of ICs?,a) The 5400 series are military grade and require tighter supply voltages and temperatures,b) The 5400 series are military grade and allow for a wider range of supply voltages and temperatures,c) The 7400 series are an improvement over the original 5400s,d) The 7400 series was originally developed by Texas Instruments and the 5400 series was brought out by National Semiconductors after TI’s patents expired as a second supply source,b,"Explanation: The 5400 series are military grade and allow for a wider range of supply voltages and temperatures, these are the major differences between the 5400 and 7400 series of ICs."
Question 135,10. Which of the following statements apply to CMOS devices?,a) The devices should not be inserted into circuits with the power on,"b) All tools, test equipment and metal workbenches should be tied to earth ground",c) The devices should be stored and shipped in antistatic tubes or conductive foam,d) All of the Mentioned,d,"Explanation: Both 5400 and 7400 IC’s were developed by TEXAS instruments only. The difference between the 5400 and the 7400 series is that the 5400 series devices operate over the military temperature range of -55°C to 125°C and the less expensive 7400 series devices need only operate over the commercial temperature range of 0°C to 70°C. In short, 5400 ICs are of military grade and 7400 ICs are of commercial grade."
Question 136,2. Small Scale Integration(SSI) refers to ICs with __________ gates on the same chip.,a) Fewer than 10,b) Greater than 10,c) Equal to 10,d) None of the Mentioned,a,Explanation: Small Scale Integration(SSI) refers to ICs with fewer than 10 gates on the same chip.
Question 137,3. MSI means,a) Merged Scale Integration,b) Main Scale Integration,c) Medium Scale Integration,d) None of the Mentioned,c,Explanation: MSI means Medium Scale Integration.
Question 138,4. MSI includes _______ gates per chip.,a) 12 to 100,b) 13 to 50,c) greater than 10,d) None of the Mentioned,a,Explanation: Medium Scale Integration includes 12 to 100 gates per chip.
Question 139,5. LSI means ________ and refers to ________ gates per chip.,"a) Long Scale Integration, more than 10 upto 10000","b) Large Scale Integration, more than 100 upto 5000","c) Large Short Integration, less than 10 and greater than 5000",d) None of the Mentioned,b,Explanation: The full form of LSI is Large Scale Integration and refers to more than 100 upto 5000 gates per chip.
Question 140,6. Integrated circuits are classified as,"a) Large, Small and Medium","b) Very Large, Small and Linear",c) Linear and Digital,d) None of the Mentioned,c,Explanation: Integrated circuits are classified as Linear and Digital. Linear operates with continuous and digital refers to discrete signals.
Question 141,7. According to the IC fabrication process logic families can be divided into two broad categories as:,a) RTL and TTL,b) HTL and MOS,c) ECL and DTL,d) Bipolar and MOS,d,Explanation: According to the IC fabrication process logic families can be divided into two broad categories as: Bipolar and Metal-oxide semiconductor. The mentioned all others are part of bipolar.
Question 142,8. The full form of DIP is,a) Dual-in-Long Package,b) Dual-in-Line Package,c) Double Integrated Package,d) Double-in-Line Package,b,Explanation: The full form of DIP is Dual-in-Line Package.
Question 143,9. LCC refers to,a) Longest Chip Carrier,b) Leadless Chip Carrier,c) Leaded Chip Carrier,d) None of the Mentioned,b,Explanation: LCC refers to Leadless Chip Carrier.
Question 144,10. PGA refers to,a) Plastic Grid Array,b) Pin Grid Array,c) Pin Greater Array,d) None of the Mentioned,b,Explanation: PGA refers to Pin Grid Array.
Question 145,1. MOS families includes,a) PMOS and NMOS,b) CMOS and NMOS,"c) PMOS, NMOS and CMOS","d) EMOS, NMOS and PMOS",c,"Explanation: Metal Oxide Semiconductor families includes PMOS, NMOS and CMOS."
Question 146,2. CMOS refers to,a) Continuous Metal Oxide Semiconductor,b) Complementary Metal Oxide Semiconductor,c) Centred Metal Oxide Semiconductor,d) None of the Mentioned,b,Explanation: CMOS refers to Complementary Metal Oxide Semiconductor.
Question 147,3. Propagation delay is defined as,a) the time taken for the output of a gate to change after the inputs have changed,b) the time taken for the input of a gate to change after the outputs have changed,c) the time taken for the input of a gate to change after the intermediates have changed,d) the time taken for the output of a gate to change after the intermediates have changed,a,Explanation: Propagation delay is defined as the time taken for the output of a gate to change after the inputs have changed.
Question 148,4. Propagation delay times can be divided as,a) t(PLH) and t(LPH),b) t(LPH) and t(PHL),c) t(PLH) and t(PHL),d) None of the Mentioned,c,Explanation: Propagation delay times can be divided as: t(PLH) and t(PHL).
Question 149,5. The delay times are measured between the ___ % voltage levels of the input and output waveforms.,a) 50,b) 75,c) 25,d) 100,a,"Explanation: The average of the two propagation delays is given by (t1 + t2)/2, which gives the intermediate value. So, the delay times are measured between the 50% voltage levels of the input and output waveforms.  "
Question 150,6. Power Dissipation in DIC is expressed in,a) Watts or kilowatts,b) Milliwatts or nanowatts,c) DB,d) None of the Mentioned,b,Explanation: Power Dissipation in DIC is expressed in milliwatts or nanowatts.
Question 151,7. Fan-in is defined as,a) the number of outputs connected to gate without any degradation in the voltage levels,b) the number of inputs connected to gate without any degradation in the voltage levels,c) the number of outputs connected to gate with degradation in the voltage levels,d) the number of inputs connected to gate with degradation in the voltage levels,b,"Explanation: Fan-in is defined as the number of inputs connected to gate without any degradation in the voltage levels. For example, an eight-input gate requires one Unit Load per input. It’s fan-in is 8. "
Question 152,8. The maximum noise voltage that may appear at the input of a logic gate without changing the logical state of its output is termed as,a) Noise Margin,b) Noise Immunity,c) White Noise,d) None of the Mentioned,b,Explanation: The maximum noise voltage that may appear at the input of a logic gate without changing the logical state of its output is termed as noise immunity.
Question 153,9. Depending upon the flow of current from the output of one logic circuit to the input of another the logic families can be divides into ___ categories.,a) 2,b) 3,c) 4,d) 5,a,Explanation: Depending upon the flow of current from the output of one logic circuit to the input of another the logic families can be divides into two categories and they are current sourcing and current sinking.
Question 154,10. Fan-in and Fan-out are the characteristics of,a) Registers,b) Logic families,c) Flip flop,d) Combinational Circuits,b,Explanation: Fan-in and Fan-out are the characteristics of logic families.
Question 155,1. All input of NOR as low produces result as,a) Low,b) Mid,c) High,d) None of the Mentioned,c,Explanation: All input of NOR as low produces result as high. 
Question 156,"2. In RTL NOR gate, the output is at logic 1 only when all the inputs are at",a) logic 0,b) logic 1,c) +10v,d) None of the Mentioned,a,Explanation: RTL NOR gate behaves as NOR gate and the output of NOR gate will be 1 only when all the inputs are at logic 0.
Question 157,3. Resistor–transistor logic (RTL) is a class of digital circuits built using _______ as the input network and _______ as switching devices.,"a) Resistors, bipolar junction transistors (BJTs)","b) Bipolar junction transistors (BJTs), Resistors","c) Capacitors, resistors","d) Resistors, capacitors",a,Explanation: Resistor–transistor logic (RTL) is a class of digital circuits built using resistors as the input network and bipolar junction transistors (BJTs) as switching devices.
Question 158,4. RTL consists of a common emitter stage with a _______ connected between the base and the input voltage source.,a) collector,b) base resistor,c) Capacitor,d) None of the Mentioned,b,Explanation: RTL consist of a common emitter stage with a base resistor connected between the base and the input voltage source. The role of base resistor is to expand the negligible transistor input voltage range (about 0.7 V) to the logical “1” level (about 3.5 V) by converting the input voltage into current.
Question 159,5. The role of the _______ is to convert the collector current into voltage in RTL.,a) Collector resistor,b) Base resistor,c) Common emitter,d) Transistor,a,Explanation: The role of the collector resistor is to convert the collector current into voltage; its resistance is chosen high enough to saturate the transistor and low enough to obtain low output resistance.
Question 160,6. The limitations of the one transistor RTL NOR gate are overcome by,a) Two-transistor RTL implementation,b) Three-transistor RTL implementation,c) Multi-transistor RTL implementation,d) None of the Mentioned,c,Explanation: The limitations of the one transistor RTL NOR gate are overcome by the use of multi transistor RTL. It consists of a set of parallel connected transistor switches driven by the logic inputs.
Question 161,7. The primary advantage of RTL technology was that,a) It results as low power dissipation,b) It uses a minimum number of resistors,c) It uses a minimum number of transistors,d) None of the Mentioned,c,Explanation: The primary advantage of RTL technology was that it uses a minimum number of transistors. It consist of registers in large amount and it results as high power dissipation.
Question 162,8. The disadvantage of RTL is that,a) It uses a maximum number of resistors,b) It results in high power dissipation,c) High noise creation,d) None of the Mentioned,b,Explanation: The disadvantage of RTL is its high power dissipation when the transistor is switched on by current flowing in the collector and base resistor. This requires that more current be supplied to and heat be removed from RTL circuits. In contrast TTL circuits with “totem-pole” output stage minimize both of these requirements.
Question 163,9. TTL circuits with “totem-pole” output stage minimize,a) The power dissipation in RTL,b) The time consumption in RTL,c) The speed of transferring rate in RTL,d) Nothing,a,Explanation: TTL circuits with “totem-pole” output stage minimize the power dissipation and heating effect in RTL.
Question 164,10. The minimum number of transistors can be used by 2 input AND gate is,a) 2,b) 3,c) 4,d) 5,a,Explanation: The minimum number of transistors can be used by 2 input AND gate is 2 and maximum upto 3.
Question 165,1. Diode–transistor logic (DTL) is the direct ancestor of,a) Register-transistor logic,b) Transistor–transistor logic,c) High threshold logic,d) None of the Mentioned,b,Explanation: Diode–transistor logic (DTL) is a class of digital circuits that is the direct ancestor of transistor–transistor logic.
Question 166,2. In DTL logic gating function is performed by,a) Diode,b) Transistor,c) Register,d) Capacitor,a,Explanation: The logic gating function is performed by a diode network in DTL.
Question 167,3. In DTL amplifying function is performed by,a) Diode,b) Transistor,c) Register,d) Capacitor,b,Explanation: The amplifying function is performed by a transistor in DTL.
Question 168,4. How many stages a DTL consist of?,a) 2,b) 3,c) 4,d) 5,b,"Explanation: The DTL circuit shown in the picture consists of three stages: an input diode logic stage, an intermediate level shifting stage and an output common-emitter amplifier stage."
Question 169,5. The full form of CTDL is,a) Complemented transistor diode logic,b) Complemented transistor direct logic,c) Complementary transistor diode logic,d) None of the Mentioned,a,Explanation: The full form of CTDL is Complemented transistor diode logic.
Question 170,6. The DTL propagation delay is relatively,a) Large,b) Small,c) Moderate,d) Negligible,a,Explanation: When the transistor goes into saturation from all inputs being high charge is stored in the base region. When it comes out of saturation (one input goes low) this charge has to be removed and will dominate the propagation time which results as a large propagation delay.
Question 171,7. The way to speed up DTL is to add a across intermediate resister,a) Small “speed-up” capacitor,b) Large “speed-up” capacitor,c) Small “speed-up” transistor,d) Large ” speed-up” transistor,a,Explanation: One way to speed up DTL is to add a small “speed-up” capacitor across intermediate resister. The capacitor helps to turn off the transistor by removing the stored base charge; the capacitor also helps to turn on the transistor by increasing the initial base drive.
Question 172,8. The process to avoid saturating the switching transistor is performed by,a) Baker clamp,b) James R. Biard,c) Chris Brown,d) None of the Mentioned,a,"Explanation: Another way to speed up DTL other than adding a small “speed-up” capacitor across intermediate resister is to avoid saturating the switching transistor which can be done with a Baker clamp. The name Baker clamp is given at the name of Richard H. Baker, who described it in his 1956 technical report “Maximum Efficiency Switching Circuits”."
Question 173,9. A major advantage of DTL over the earlier resistor–transistor logic is the,a) Increased fan out,b) Increased fan in,c) Decreased fan out,d) Decreased fan in,b,Explanation: A major advantage over the earlier resistor–transistor logic is the increased fan in.
Question 174,10. To increase fan-out of the gate in DTL,a) An additional capacitor may be used,b) An additional resister may be used,c) An additional transistor and diode may be used,d) None of the Mentioned,c,"Explanation: To increase fan-out of the gate in DTL, an additional transistor and diode may be used. Here, the fan out means the number of maximum output."
Question 175,11. A disadvantage of DTL is,a) The input transistor to the resister,b) The input resister to the transistor,c) The increased fan-in,d) The increased fan-out,b,Explanation: A disadvantage of DTL is the input resistor to the transistor and its presence tends to slow the circuit down. Hence limiting the speed at which the transistor is able to switch states.
Question 176,1. Transistor–transistor logic (TTL) is a class of digital circuits built from,a) Transistors only,b) Bipolar junction transistors (BJT),c) Resistors,d) Bipolar junction transistors (BJT) and resistors,d,Explanation: Transistor–transistor logic (TTL) is a class of digital circuits built from  bipolar junction transistors (BJT) and resistors.
Question 177,2. TTL is called transistor–transistor logic because both the logic gating function and the amplifying function are performed by,a) Resistors,b) Transistors,c) Bipolar junction transistors,d) Resistors and transistors respectively,b,Explanation: TTL is called transistor–transistor logic because both the logic gating function and the amplifying function are performed by registers.
Question 178,3. TTL was invented in 1961 by,a) Baker clamp,b) James L. Buie,c) Chris Brown,d) None of the Mentioned,b,Explanation: TTL was invented in 1961 by James L Buie.
Question 179,4. The full form of TCTL is,a) Transistor-coupled transistor logic,b) Transistor-capacitor transistor logic,c) Transistor-complemented transistor logic,d) None of the Mentioned,a,Explanation: The full form of TCTL is transistor-coupled transistor logic.
Question 180,5. The _______ ancestor to the first personal computers.,a) PARAM 1,b) SATYAM 1,c) KENBAK 1,d) None of the Mentioned,c,"Explanation: The KENBAK 1, ancestor to the first personal computers."
Question 181,6. TTL inputs are the emitters of a,a) Transistor-transistor logic,b) Multiple-emitter transistor,c) Resistor-transistor logic,d) Diode-transistor logic,b,Explanation: TTL inputs are the emitters of a multiple-emitter transistor.
Question 182,7. TTL is a,a) Current sinking,b) Current sourcing,c) Voltage sinking,d) Voltage sourcing,a,"Explanation: Like DTL, TTL is a current-sinking logic since a current must be drawn from inputs to bring them to a logic 0 level."
Question 183,8. Standard TTL circuits operate with a __ volt power supply.,a) 2,b) 4,c) 5,d) 3,c,Explanation: Standard TTL circuits operate with a 5-volt power supply.
Question 184,9. TTL devices consume substantially ______ power than equivalent CMOS devices at rest.,a) Less,b) More,c) Equal,d) None of the Mentioned,b,Explanation: TTL devices consume substantially more power than equivalent CMOS devices at rest.
Question 185,10. A TTL gate may operate inadvertently as an,a) Digital amplifier,b) Analog amplifier,c) Inverter,d) Regulator,b,Explanation: A TTL gate may operate inadvertently as an analog amplifier if the input is connected to a slowly changing input signal that traverses the unspecified region from 0.8V to 2.2V. 
Question 186,11. The speed of ______ circuits is limited by the tendency of common emitter circuits to go into saturation.,a) TTL,b) ECL,c) RTL,d) DTL,a,Explanation: The speed of TTL circuits is limited by the tendency of common emitter circuits to go into saturation due to injection of minority carriers into the collector region.
Question 187,1. The full form of ECL is,a) Emitter-collector logic,b) Emitter-complementary logic,c) Emitter-coupled logic,d) None of the Mentioned,c,Explanation: The full form of ECL is emitter-coupled logic.
Question 188,2. Which logic is the fastest of all the logic families?,a) TTL,b) ECL,c) HTL,d) DTL,b,Explanation: ECL is the fastest of all the logic families because of the emitters of many transistors are coupled together which results the highest transmission rate.
Question 189,3. The full form of CML is,a) Complementary mode logic,b) Current mode logic,c) Collector mode logic,d) None of the Mentioned,c,Explanation: The full form of CML is Current Mode Logic.
Question 190,4. Sometimes ECL can also be named as,a) EEL,b) CEL,c) CML,d) CCL,c,Explanation: ECL can also be named as CML.
Question 191,5. In an ECL the output is taken from,a) Emitter,b) Base,c) Collector,d) None of the Mentioned,c,"Explanation: Though, the emitters of the ECL are coupled together. So, the output will be taken from collector."
Question 192,6. The ECL behaves as,a) NOT gate,b) NOR gate,c) NAND gate,d) AND gate,b,"Explanation: The ECL behaves as NOR gate because if any of the input voltages go high as compared to reference voltage, the output is low and vice versa for low input."
Question 193,7. In ECL the fanout capability is,a) High,b) Low,c) Zero,d) Sometimes high and sometimes low,a,"Explanation: If the input impedance is high and the output resistance is low; as a result, the transistors change states quickly, gate delays are low, and the fanout capability is high."
Question 194,8. ECL’s major disadvantage is that,a) It requires more power,b) It’s fanout capability is high,c) It creates more noise,d) None of the Mentioned,a,"Explanation: ECL’s major disadvantage is that each gate continuously draws current, which means it requires (and dissipates) significantly more power than those of other logic families."
Question 195,9. The full form of SCFL is,a) Source-collector logic,b) Source-coupled logic,c) Source-complementary logic,d) None of the Mentioned,b,Explanation: The full form of SCFL is source-coupled logic.
Question 196,10. The equivalent of emitter-coupled logic made out of FETs is called,a) CML,b) SCFL,c) FECL,d) EFCL,b,Explanation: The equivalent of emitter-coupled logic made out of FETs is called Source-coupled logic(SCFL).
Question 197,11. ECL was invented in _______ by __________,"a) 1956, Baker clamp","b) 1976, James R. Biard","c) 1956, Hannon S. Yourke","d) 1976, Yourke",c,Explanation: ECL was invented in August 1956 at IBM by Hannon S Yourke.
Question 198,"12. At the time of invention, an ECL was called as",a) Source-coupled logic,b) Current Mode Logic,c) Current-steering logic,d) Emitter-coupled logic,c,"Explanation: At the time of invention, an ECL was called as current-steering logic."
Question 199,13. The ECL circuits usually operates with,a) Negative voltage,b) Positive voltage,c) Grounded voltage,d) None of the Mentioned,a,"Explanation: The ECL circuits usually operate with negative power supplies (positive end of the supply is connected to ground), in comparison to other logic families in which negative end of the supply is grounded. It is done mainly to minimize the influence of the power supply variations on the logic levels as ECL is more sensitive to noise on the VCC and relatively immune to noise on VEE."
Question 200,14. Low-voltage positive emitter-coupled logic (LVPECL) is a power optimized version of,a) ECL,b) VECL,c) PECL,d) LECL,c,Explanation: Low voltage positive emitter coupled logic (LVPECL) is a power optimized version of PECL using a +3.3 V instead of 5 V supply.
Question 201,1. The full form of IIL is,a) Injection integrated logic,b) Integrated inspected logic,c) Integrated injection logic,d) None of the Mentioned,c,Explanation: The full form of IIL is Integrated injection logic.
Question 202,2. Integrated injection logic is a class of digital circuits built with,a) Single collector BJT,b) Double emitter BJT,c) Multiple emitter BJT,d) Multiple collector BJT,d,Explanation: Integrated injection logic is a class of digital circuits built with multiple collector bipolar junction transistors (BJT).
Question 203,3. IIL has _____ noise immunity.,a) High,b) Low,c) Neutral,d) None of the Mentioned,a,Explanation: IIL has high  high noise immunity because it operates by current instead of voltage.
Question 204,4. IIL is sometimes also known as,a) Single transistor logic,b) Multiple transistor logic,c) Merged transistor logic,d) None of the Mentioned,c,Explanation: IIL is sometimes also known as merged transistor logic.
Question 205,5. Integrated Injection logic can not be denoted as,a) IIL,b) I2L,c) I2L,d) None of the Mentioned,d,"Explanation: Integrated Injection logic can be denoted as IIL, I^2L and I2L as well."
Question 206,6. The heart of an I2L circuit is the,a) Common collector open emitter inverter,b) Common emitter open collector inverter,c) Open emitter common collector inverter,d) None of the Mentioned,b,Explanation: The heart of an I2L circuit is the common emitter open collector inverter.
Question 207,7. In Integrated Injection logic input is supplied to the,a) Emitter,b) Base,c) Collector,d) None of the Mentioned,b,"Explanation:In IIL, the input is supplied to the base as either a current sink (low logic level) or as a high-z floating condition (high logic level)."
Question 208,8. In Integrated Injection logic output is received through the,a) Emitter,b) Base,c) Collector,d) None of the Mentioned,c,Explanation: In Integrated Injection logic output is received through the collector.
Question 209,9. When the outputs of two inverters are wired together the result is,a) A two-input NOR gate,b) A single-input NOR gate,c) A two-input NAND gate,d) A single-input NAND gate,a,Explanation: When the outputs of two inverters are wired together then the result is a two-input NOR gate because the configuration (NOT A) AND (NOT B) is equivalent to NOT (A OR B).
Question 210,10. IIL was commonly used before the advent of CMOS logic by company ________,a) Samsung,b) Nokia,c) Motorola,d) Apple,c,Explanation: I2L is relatively simple to construct on an integrated circuit and was commonly used before the advent of CMOS logic by companies such as Motorola.
Question 211,11. Which company introduced one of the first consumer-grade digital watches (the Black Watch) which used I2L technology ?,a) Cambridge Consultants Pvt Ltd,b) Sinclair Radionics Ltd,c) National Research and Development Council,d) Westminster,b,"Explanation: Sinclair Radionics Ltd introduced one of the first consumer-grade digital watches (the Black Watch) in August 1975, which used I2L technology."
Question 212,1. The full form of MOS is,a) Metal oxide semiconductor,b) Metal oxygen semiconductor,c) Metallic oxide semiconductor,d) Metallic oxygen semiconductor,a,Explanation: The full form of MOS is “Metal Oxide Semiconductor”.
Question 213,2. What are the types of MOSFET devices available?,a) P-type enhancement type MOSFET,b) N-type enhancement type MOSFET,c) Depletion type MOSFET,d) All of the mentioned,d,"Explanation: MOSFET are of two types: enhancement and depletion type. Further, these are classified into n-type and p-type device."
Question 214,3. Which insulating layer used in fabrication of MOSFET?,a) Aluminium oxide,b) Silicon Nitride,c) Silicon dioxide,d) None of the mentioned,c,Explanation: Silicon dioxide is used as insulating layer in fabrication of MOSFET. It gives an extremely high input resistance in the order of 10^10 to 10^15 Ω for MOSFET.
Question 215,4. Which of the following plays an important role in improving device performance of MOSFET?,a) Dielectric constant,b) Threshold voltage,c) Power supply voltage,d) Gate to drain voltage,b,"Explanation: In MOSFET, the threshold voltage is typically 3 to 6V. This large voltage is not compatible with the supply of 5V which is used in digital ICs. So, for the improvement of the device’s performance the magnitude of threshold voltage should be reduced."
Question 216,5. A technique used to reduce the magnitude of threshold voltage of MOSFET is the,a) Use of complementary MOSFET,b) Use of Silicon nitride,c) Using thin film technology,d) None of the mentioned,b,"Explanation: Silicon nitride is sandwiched between two SiO2 layer and provide necessary barrier. The dielectric constant of Si3N4 is 7.5, whereas that of SiO2 is 4. This increase in overall dielectric constant reduces threshold voltage."
Question 217,6. What is used to higher the speed of operation in MOSFET fabrication?,a) Ceramic gate,b) Silicon dioxide,c) Silicon nitride,d) Poly silicon gate,d,"Explanation: In conventional metal gate small overlap capacitance is present, which lowers the speed of operation. With the presence of self aligning property of the poly silicon gate it eliminates this capacitance."
Question 218,7. Find the sequence of steps involved in fabrication of poly silicon gate MOSFET?,"Step 1: Entire wafer surface of a Si3N4 is coated and is etched away with the help of mask to include source, gate and drain.",Step 2: The contact areas are defined using photolithographic process.,Step 3: Selective etching of Si3N4 and growth of thin oxide.,Step 4: The deposition of poly silicon gate.,a,Explanation: These steps are the sequence of steps involved in fabrication of poly silicon gate MOSFET.
Question 219,8. Why MOSFET is preferred over BJT in IC components?,a) MOSFET has low packing density,b) MOSFET has medium packing density,c) MOSFET has high packing density,d) MOSFET has no packing density,a,Explanation: There are two additional steps required in the formation of p-mos transistor as compared to n-mos transistor. These are the formation of n-region and ion implantation of p-type source and drain regions.
Question 220,9. Critical defects per unit chip area is ________ for a MOS transistor.,a) High,b) Low,c) Neutral,d) Unpredictable,b,Explanation: Critical defects per unit chip area is low for a MOS transistor because it involves fewer steps in the fabrication of a MOS transistor.
Question 221,10. MOS is being used in,a) LSI,b) VLSI,c) MSI,d) Both LSI and VLSI,d,"Explanation: Since, more transistor and circuitry functions can be achieved on a single chip with MOS technology that is why MOS is being used in LSI and VLSI."
Question 222,1. The full form of CMOS is,a) Capacitive metal oxide semiconductor,b) Capacitive metallic oxide semiconductor,c) Complementary metal oxide semiconductor,d) None of the Mentioned,c,Explanation: The full form of CMOS is complementary metal oxide semiconductor.
Question 223,2. The full form of COS-MOS is,a) Complementary symmetry metal oxide semiconductor,b) Complementary systematic metal oxide semiconductor,c) Capacitive symmetry metal oxide semiconductor,d) None of the Mentioned,a,Explanation: The full form of COS-MOS is complementary systematic metal oxide semiconductor.
Question 224,3. CMOS is also sometimes referred to as,a) Capacitive metal oxide semiconductor,b) Capacitive symmetry metal oxide semiconductor,c) Complementary symmetry metal oxide semiconductor,d) None of the Mentioned,c,Explanation: CMOS is also sometimes referred to as complementary systematic metal oxide–semiconductor (COS-MOS).
Question 225,4. CMOS technology is used in,a) Inverter,b) Microprocessor,c) Digital logic,d) Both microprocessor and digital logic,d,"Explanation: CMOS technology is used in Microprocessor, Microcontroller, static RAM and other digital logic circuits. CMOS technology is also used for several analog circuits such as image sensors (CMOS sensor), data converters and highly integrated transceivers for many types of communication."
Question 226,5. Two important characteristics of CMOS devices are,a) High noise immunity,b) Low static power consumption,c) High resistivity,d) Both high noise immunity and low static power consumption,d,"Explanation: Two important characteristics of CMOS devices are high noise immunity and low static power consumption. Since one transistor of the pair is always off and the series combination draws significant power only momentarily during switching between on and off states. Consequently, CMOS devices do not produce as much waste heat as other forms of logic, for example transistor–transistor logic (TTL) or NMOS logic which normally have some standing current even when not changing state."
Question 227,6. CMOS behaves as a/an,a) Adder,b) Subtracter,c) Inverter,d) Comparator,c,"Explanation: Since, the outputs of the PMOS and NMOS transistors are complementary such that when the input is low, the output is high and when the input is high, the output is low. Because of this behaviour of input and output, the CMOS circuit’s output is the inverse of the input."
Question 228,7. An important characteristic of a CMOS circuit is the,a) Noise immunity,b) Duality,c) Symmetricity,d) None of the Mentioned,b,Explanation: An important characteristic of a CMOS circuit is the duality that exists between its PMOS transistors and NMOS transistors.
Question 229,8. CMOS logic dissipates _______ power than NMOS logic circuits,a) More,b) Less,c) Equal,d) None of the Mentioned,b,Explanation: CMOS logic dissipates less power than NMOS logic circuits because CMOS dissipates power only when switching (“dynamic power”).
Question 230,9. Semiconductors are made of,a) Ge and Si,b) Si and Pb,c) Ge and Pb,d) None of the Mentioned,a,Explanation: Semiconductors are made of Silicon (Si) and Germanium (Ge).
Question 231,"10. Which chip was the first RTC and CMOS RAM chip to be used in early IBM computers, capable of storing a total of 64 bytes?",a) The Samsung 146818,b) The Samsung 146819,c) The Motorola 146818,d) The Motorola 146819,c,Explanation: The Motorola 146818 was the first RTC and CMOS RAM chip to be used in early IBM computers; capable of storing a total of 64 bytes.
Question 232,1. BiCMOS is an evolved semiconductor technology that integrates two formerly separate semiconductor technologies those of the,a) CMOS and FET,b) MOSFET and CMOS,c) BJT and CMOS,d) BJT and MOSFET,c,Explanation: BiCMOS is an evolved semiconductor technology that integrates two formerly separate semiconductor technologies those of the BJT and CMOS.
Question 233,2. We use BJT in BiCMOS because of its,a) High speed,b) High gain,c) Low output resistance,d) All of the Mentioned,d,"Explanation: Bipolar junction transistors offer high speed, high gain and low output resistance, which are excellent properties for high-frequency analog amplifiers."
Question 234,3. We use CMOS transistor in BiCMOS because of its,a) High input resistance,b) Simple construction,c) Low power logic gates,d) All of the Mentioned,d,"Explanation: CMOS technology offers high input resistance and is excellent for constructing simple, low-power logic gates."
Question 235,4. When was BiCMOS technology introduced?,a) 1990,b) 1991,c) 1992,d) 1989,a,Explanation: BiCMOS technology was introduced in 1990s.
Question 236,5. On which technology the Pentium is based?,a) MOSFET,b) CMOS,c) BiCMOS,d) None of the Mentioned,c,Explanation: The Pentium technology is based on BiCMOS technology because BiCMOS circuits use the characteristics of each type of transistor most appropriately.
Question 237,6. The advantage of BiCMOS circuit is that it gives,a) Large fan-out,b) Large fan-in,c) Small fan-in,d) Small fan-out,a,Explanation: BiCMOS circuits are particularly useful for logic with large fan-out (large capacitive load).
Question 238,7. How many members a BiCMOS family have?,a) 5,b) 6,c) 7,d) 8,a,"Explanation: The BiCMOS family has mainly 5 members and those are ABT logic, ALB logic, ALVT logic, BCT logic and LVT logic."
Question 239,8. What is LVT logic?,a) Lower threshold voltage,b) Lower supply threshold voltage,c) Lower supply voltage while retaining TTL logic levels,d) All of the Mentioned,c,Explanation: LVT logic is nothing but the lower supply voltage while retaining TTL logic levels.
Question 240,9. What does ALVT mean?,a) All lower supply voltage while retaining TTL logic levels,b) ABT lower supply voltage while retaining TTL logic levels,c) Advanced version of LVT logic,d) None of the Mentioned,c,Explanation: ALVT means an ‘advanced’ version of LVT logic.
Question 241,10. The full form of PTL is,a) Pull transistor logic,b) Push transistor logic,c) Pass transistor logic,d) None of the Mentioned,c,Explanation: The full form of PTL is “pass transistor logic”.
Question 242,11. CVSL means,a) Cascode Voltage Switch Logic,b) Cascade Voltage Switch Logic,c) Complementary Voltage Switch Logic,d) None of the Mentioned,c,Explanation: Cascode Voltage Switch Logic (CVSL) refers to a CMOS-type logic family which is designed for certain advantages. It requires mainly N-channel MOSFET transistors to implement the logic using true and complementary input signals and also needs two P-channel transistors at the top to pull one of the outputs high.
Question 243,1. Compatibility refers to,a) The output of a circuit should match with the input of another circuit,b) The output of a circuit should match with the input of the same circuit,c) The input of a circuit should match with the output of another circuit,d) None of the Mentioned,a,Explanation: The output(s) of a circuit or a system should match the input(s) of another circuit or system that has different electrical characteristics. This is referred to as compatibility.
Question 244,2. The method of connecting a driving device to a loading device is known as,a) Compatibility,b) Interface,c) Sourcing,d) Sinking,b,Explanation: The method of connecting a driving device to a loading device is known as interface.
Question 245,3. The first CML logic was introduced by General Electric in,a) 1960,b) 1981,c) 1961,d) 1990,c,Explanation: The first CML logic was introduced by General Electric in 1961.
Question 246,4. Commercial ECL families are not nearly as popular as TTL and CMOS mainly because they,a) Produces too much noise,b) Consume too much power,c) Have high fan-in,d) Have high fan-out,b,Explanation: Commercial ECL families are not nearly as popular as TTL and CMOS mainly because they consume too much power.
Question 247,5. The key to propagation delay in bipolar logic family is to prevent the transistors in a gate from,a) Fan-in,b) Fan-out,c) Saturation,d) Cut-off,c,Explanation: The key to propagation delay in bipolar logic family is to prevent the transistors in a gate from saturation.
Question 248,6. Schottky families prevent the saturating using,a) Transistors,b) Schottky transistors,c) Diodes,d) Schottky diodes,d,Explanation: Schottky families prevent the saturating using Schottky diodes across the base-collector junctions of transistors.
Question 249,7. The basic idea of basic CML circuit came from an,a) Inverter,b) Buffer,c) Transistor,d) Both inverter and buffer,d,"Explanation: Since, this circuit has both inverting and non-inverting output. So, It behaves like an inverter/buffer."
Question 250,8. The full form of MECL is,a) Mono emitter coupled logic,b) Motorola emitter coupled logic,c) Motorola emitter capacitor logic,d) Both mono emitter and motorola coupled logic,b,Explanation: The full form of MECL is Motorola emitter coupled logic.
Question 251,9. Motorola has offered MECL circuits in ______ logic families.,a) 3,b) 4,c) 5,d) 6,c,"Explanation: Motorola has offered MECL circuits in five logic families: MECL I, MECL II, MECL III, MECL 10000 (MECL 10K) and MECL 10H000 (MECL 10KH)."
Question 252,10. The latest entrant to the ECL family is,a) ECL 10K,b) ECL 100K,c) ECL 1000K,d) ECL 10000K,b,"Explanation: The latest entrant to the ECL family is ECL 100K, having 6-digit part numbers. This family offers functions, in general, different from those offered by 10K series. This family operates with a reduced power supply voltage -4.5 V, has shorter propagation delay of 0.75 ns, and transition time of 0.7 ns. However, the power consumption per gate is about 40 mW."
Question 253,11. All input of NOR as low produces result as,a) Low,b) Mid,c) High,d) None of the Mentioned,c,"Explanation: According to the properties of NOR gate, if all the input of NOR as low produces result as high."
Question 254,"12. In RTL NOR gate, the output is at logic 1 only when all the inputs are at",a) logic 0,b) logic 1,c) +10v,d) None of the Mentioned,a,Explanation: RTL NOR gate behaves as NOR gate and the output of NOR gate will be 1 only when all the inputs are at logic 0. 
Question 255,1. The basic building blocks of the arithmetic unit in a digital computers are,a) Subtractors,b) Adders,c) Multiplexer,d) None of the Mentioned,b,"Explanation: The basic building blocks of the arithmetic unit in a digital computers are adders. Since, a parallel adder is constructed with a number of full-adder circuits connected in cascade. By controlling the data inputs to the parallel adder, it is possible to obtain different types of arithmetic operations."
Question 256,2. A digital system consists of _____  types of circuits.,a) 2,b) 3,c) 4,d) 5,a,Explanation: A digital system consists of two types of circuits and these are combinational and sequential logic circuit.
Question 257,"3. In a combinational circuit, the output at any time depends only on the _______ at that time.",a) Voltage,b) Intermediate values,c) Input values,d) None of the Mentioned,c,"Explanation: In a combinational circuit, the output at any time depends only on the input values at that time."
Question 258,"4. In a sequential circuit, the output at any time depends only on the input values at that time.",a) Past output values,b) Intermediate values,c) Present input values,d) Both past output and present input,c,"Explanation: In a sequential circuit, the output at any time depends on the present input values as well as past output values."
Question 259,5. Procedure for the design of combinational circuits are:,"A. From the word description of the problem, identify the inputs and outputs and draw a block diagram.",B. Draw the truth table such that it completely describes the operation of the circuit for different combinations of inputs.,C. Simplify the switching expression(s) for the output(s).,D. Implement the simplified expression using logic gates.,c,Explanation: The given arrangement in option c is the right sequence for the designing of the combinational circuits.
Question 260,6. All logic operations can be obtained by means of,a) AND and NAND operations,b) OR and NOR operations,c) OR and NOT operations,"d) AND, OR and NOT operations",d,"Explanation: Since, the logic gates AND, OR and NOT are called as universal logic gates. It means that any operations can be obtained by implementation of these gates."
Question 261,7. The design of an ALU is based on,a) Sequential logic,b) Combinational logic,c) Multiplexing,d) None of the Mentioned,b,"Explanation: The design of an ALU is based on combinational logic. Because the unit has a regular pattern, it can be broken into identical stages connected in cascade through carries."
Question 262,"8. If the two numbers are unsigned, the bit conditions of interest are the ______ carry and a possible _____ result.","a) Input, zero","b) Output, one","c) Input, one","d) Output, zero",d,"Explanation: If the two numbers are unsigned, the bit conditions of interest are the output carry and a possible zero result."
Question 263,"9. If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and",a) An underflow condition,b) A neutral condition,c) An overflow condition,d) None of the Mentioned,c,"Explanation: If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and an overflow condition."
Question 264,10. The flag bits in an ALU is defined as,a) The total number of registers,b) The status bit conditions,c) The total number of control lines,d) All of the Mentioned,b,"Explanation: In an ALU, status bit conditions are sometimes called condition code bits or flag bits."
Question 265,"1. In parts of the processor, adders are used to calculate",a) Addresses,b) Table indices,c) Increment and decrement operators,d) All of the Mentioned,d,"Explanation: In parts of the processor, adders are used to calculate addresses, table indices, increment and decrement operators, and similar operations."
Question 266,2. Total number of inputs in a half adder is,a) 2,b) 3,c) 4,d) 1,a,"Explanation: Total number of inputs in a half adder is two. Since, an EXOR gates has 2 inputs and carry is connected with the input of EXOR gates."
Question 267,3. In which operation carry is obtained?,a) Subtraction,b) Addition,c) Multiplication,d) Both addition and subtraction,b,"Explanation: In addition, carry is obtained. For example: 1 0 1 + 1 1 1 = 1 0 0; in this example carry is obtained after 1st addition (i.e. 1 + 1 = 1 0)."
Question 268,"4. If A and B are the inputs of a half adder, the sum is given by",a) A AND B,b) A OR B,c) A XOR B,d) A EXOR B,c,"Explanation:  If A and B are the inputs of a half adder, the sum is given by A XOR B."
Question 269,"5. If A and B are the inputs of a half adder, the carry is given by",a) A AND B,b) A OR B,c) A XOR B,d) A EXOR B,a,"Explanation: If A and B are the inputs of a half adder, the carry is given by: A(AND)B."
Question 270,6. Half-adders have a major limitation in that they cannot,a) Accept a carry bit from a present stage,b) Accept a carry bit from a next stage,c) Accept a carry bit from a previous stage,d) None of the Mentioned,c,"Explanation: Half-adders have a major limitation in that they cannot accept a carry bit from a previous stage, meaning that they cannot be chained together to add multi-bit numbers. However, the two output bits of a half-adder can also represent the result A+B=3 as sum and carry both being high."
Question 271,7. The difference between half adder and full adder is,a) Half adder has two inputs while full adder has four inputs,b) Half adder has one output while full adder has two outputs,c) Half adder has two inputs while full adder has three inputs,d) All of the Mentioned,c,Explanation: Half adder has two inputs while full adder has three outputs; this is the difference between them.
Question 272,"8. If A, B and C are the inputs of a full adder then the sum is given by",a) A AND B AND C,b) A OR B AND C,c) A OR B OR C,d) A XOR B XOR C,c,"Explanation: If A, B and C are the inputs of a full adder then the sum is given by  A OR B OR C."
Question 273,"9. If A, B and C are the inputs of a full adder then the carry is given by",a) A AND B OR (A OR B) AND C,b) A OR B OR (A AND B) C,c) (A AND B) OR (A AND B)C,d) A XOR B XOR (A XOR B) AND C,a,"Explanation: If A, B and C are the inputs of a full adder then the carry is given by  A AND B OR (A OR B) AND C."
Question 274,"10. How many AND, OR and EXOR gates are required for the configuration of full adder","a) 1, 2, 2","b) 2, 1, 2","c) 3, 1, 2","d) 4, 0, 1",b,"Explanation: There are 2 AND, 1 OR and 2 EXOR gates required for the configuration of full adder."
Question 275,1. Half subtractor is used to perform subtraction of,a) 2 bits,b) 3 bits,c) 4 bits,d) 5 bits,a,"Explanation: Half subtractor is a combinational circuit which is used to perform subtraction of two bits, namely minuend and subtrahend."
Question 276,"2. For subtracting 1 from 0, we use to take a _______ from neighbouring bits.",a) Carry,b) Borrow,c) Not possible,d) None of the Mentioned,b,"Explanation:  For subtracting 1 from 0, we use to take a borrow from neighbouring bits because carry is taken into consideration during addition process."
Question 277,3. How many outputs are required for the implementation of a subtractor?,a) 1,b) 2,c) 3,d) 4,b,Explanation: There are two outputs required for the implementation of a subtractor. One for the output and another for borrow.
Question 278,4. Let the input of a subtractor is A and B then what the output will be if A = B?,a) 0,b) 1,c) A,d) B,a,"Explanation: The output for A = B will be 0. If A = B, it means that A = B = 0 or A = B = 1. In both of the situation subtractor gives 0 as the output."
Question 279,5. Let A and B is the input of a subtractor then the output will be,a) A XOR B,b) A AND B,c) A OR B,d) A EXNOR B,a,"Explanation: Since, the output of a subtractor is given by AB’ + BA’ and this is the output of a XOR gate. So, the final output is AB’ + BA’."
Question 280,6. Let A and B is the input of a subtractor then the borrow will be,a) A * B’,b) A’ * B,c) A OR B,d) A AND B,b,Explanation: The borrow of a subtractor is received through NAND gate whose one input is inverted. On that basis the borrow will be (A’ * B).
Question 281,7. What does minuend and subtrahend denotes in a subtractor?,a) Their corresponding bits of input,b) Its outputs,c) Its inputs,d) None of the Mentioned,c,Explanation: Minuend and subtrahend are the two bits of input of a subtractor. If A and B are the two inputs of a subtractor then A is called minuend and B as subtrahend.
Question 282,8. Full subtractor is used to perform subtraction of,a) 2 bits,b) 3 bits,c) 4 bits,d) 8 bits,b,"Explanation: Full subtractor is used to perform subtraction of 3 bits, namely minuend bit, subtrahend bit and borrow from the previous stage."
Question 283,9. The full subtractor can be implemented using,a) Two XOR and an OR gates,b) Two half subtractors and an OR gate,c) Two multiplexers and an AND gate,d) None of the Mentioned,b,Explanation: The full subtractor can be implemented using two half subtractors and an OR gate.
Question 284,"10. The output of a subtractor is given by (if A, B and X are the inputs)",a) A AND B XOR X,b) A XOR B XOR X,c) A OR B NOR X,d) A NOR B XOR X,b,"Explanation: The output of a subtractor is given by (if A, B and X are the inputs) A XOR B XOR X."
Question 285,11. The output of a full subtractor is same as,a) Half adder,b) Full adder,c) Half subtractor,d) None of the Mentioned,b,"Explanation: The output of a full adder and a full subtractor are same. If A, B and C are the input of a full adder and a full subtractor then the output will be given by (A XOR B XOR C)."
Question 286,1. The basic building blocks of the arithmetic unit in a digital computers are,a) Subtractors,b) Adders,c) Multiplexer,d) None of the Mentioned,b,"Explanation: The basic building blocks of the arithmetic unit in a digital computers are adders. Since, a parallel adder is constructed with a number of full-adder circuits connected in cascade. By controlling the data inputs to the parallel adder, it is possible to obtain different types of arithmetic operations."
Question 287,2. A digital system consists of _____  types of circuits.,a) 2,b) 3,c) 4,d) 5,a,Explanation: A digital system consists of two types of circuits and these are combinational and sequential logic circuit.
Question 288,"3. In a combinational circuit, the output at any time depends only on the _______ at that time.",a) Voltage,b) Intermediate values,c) Input values,d) None of the Mentioned,c,"Explanation: In a combinational circuit, the output at any time depends only on the input values at that time."
Question 289,"4. In a sequential circuit, the output at any time depends only on the input values at that time.",a) Past output values,b) Intermediate values,c) Present input values,d) None of the Mentioned,c,"Explanation: In a sequential circuit, the output at any time depends on the present input values as well as past output values."
Question 290,5. Procedure for the design of combinational circuits are:,"A. From the word description of the problem, identify the inputs and outputs and draw a block diagram.",B. Draw the truth table such that it completely describes the operation of the circuit for different combinations of inputs.,C. Simplify the switching expression(s) for the output(s).,D. Implement the simplified expression using logic gates.,c,Explanation: The given arrangement in option c is the right sequence for the designing of the combinational circuits.
Question 291,6. All logic operations can be obtained by means of,a) AND and NAND operations,b) OR and NOR operations,c) OR and NOT operations,"d) AND, OR and NOT operations",d,"Explanation: Since, the logic gates AND, OR and NOT are called as universal logic gates. It means that any operations can be obtained by implementation of these gates."
Question 292,7. The design of an ALU is based on,a) Sequential logic,b) Combinational logic,c) Multiplexing,d) None of the Mentioned,b,"Explanation: The design of an ALU is based on combinational logic. Because the unit has a regular pattern, it can be broken into identical stages connected in cascade through carries."
Question 293,"8. If the two numbers are unsigned, the bit conditions of interest are the ______ carry and a possible _____ result.","a) Input, zero","b) Output, one","c) Input, one","d) Output, zero",d,"Explanation: If the two numbers are unsigned, the bit conditions of interest are the output carry and a possible zero result."
Question 294,"9. If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and",a) An underflow condition,b) A neutral condition,c) An overflow condition,d) None of the Mentioned,c,"Explanation: If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and an overflow condition."
Question 295,10. The flag bits in an ALU is defined as,a) The total number of registers,b) The status bit conditions,c) The total number of control lines,d) All of the Mentioned,b,"Explanation: In an ALU, status bit conditions are sometimes called condition code bits or flag bits."
Question 296,1. Which statement below best describes a Karnaugh map?,a) It is simply a rearranged truth table,b) The Karnaugh map eliminates the need for using NAND and NOR gates,c) Variable complements can be eliminated by using Karnaugh maps,d) A Karnaugh map can be used to replace Boolean rules,a,Explanation: K-map is simply a rearranged truth table.
Question 297,2. Which of the examples below expresses the commutative law of multiplication?,a) A + B = B + A,b) A • B = B + A,c) A • (B • C) = (A • B) • C,d) A • B = B • A,d,Explanation: The cumulative law of multiplication is (A * B) = (B * A).
Question 298,3. The Boolean expression Y = (AB)’ is logically equivalent to what single gate?,a) NAND,b) NOR,c) AND,d) OR,a,"Explanation: If A and B are the input for AND gate the output is obtained as AB and after inversion we get (AB)’, which is the expression of NAND gate."
Question 299,4. The observation that a bubbled input OR gate is interchangeable with a bubbled output AND gate is referred to as:,a) A Karnaugh map,b) DeMorgan’s second theorem,c) The commutative law of addition,d) The associative law of multiplication,b,"Explanation: DeMorgan’s Law: ~(P^Q) <=> ~Pv~Q                             ~(PvQ) <=> ~P^~Q."
Question 300,5. The systematic reduction of logic circuits is accomplished by:,a) Symbolic reduction,b) TTL logic,c) Using Boolean algebra,d) Using a truth table,c,Explanation: The systematic reduction of logic circuits is accomplished by using boolean algebra.
Question 301,6. Each “1” entry in a K-map square represents:,a) A HIGH for each input truth table condition that produces a HIGH output,b) A HIGH output on the truth table for all LOW input combinations,c) A LOW output for all possible HIGH input conditions,d) A DON’T CARE condition for all possible input truth table combinations,a,Explanation: Each “1” entry in a K-map square represents a HIGH for each input truth table condition that produces a HIGH output.
Question 302,7. Each “0” entry in a K-map square represents:,a) A HIGH for each input truth table condition that produces a HIGH output,b) A HIGH output on the truth table for all LOW input combinations,c) A LOW output for all possible HIGH input conditions,d) A DON’T CARE condition for all possible input truth table combinations,a,Explanation: Each “0” entry in a K-map square represents a LOW output for all possible HIGH input conditions.
Question 303,8. Which of the following statements accurately represents the two BEST methods of logic circuit simplification?,a) Boolean algebra and Karnaugh mapping,b) Karnaugh mapping and circuit waveform analysis,c) Actual circuit trial and error evaluation and waveform analysis,d) Boolean algebra and actual circuit trial and error evaluation,c,Explanation: The two BEST methods of logic circuit simplification Boolean algebra and Karnaugh mapping.
Question 304,9. Looping on a K-map always results in the elimination of,a) Variables within the loop that appear only in their complemented form,b) Variables that remain unchanged within the loop,c) Variables within the loop that appear in both complemented and uncomplemented form,d) Variables within the loop that appear only in their uncomplemented form,c,Explanation: Looping on a K-map always results in the elimination of variables within the loop that appear in both complemented and uncomplemented form.
Question 305,10. Which of the following expressions is in the sum-of-products form?,a) (A + B)(C + D),b) (A * B)(C * D),c) A* B *(CD),d) A * B + C * D,d,Explanation: Sum of product means that the number is multiplied firstly and then it is added: A * B + C * D.
Question 306,11. Which of the following is an important feature of the sum-of-products form of expressions?,a) All logic circuits are reduced to nothing more than simple AND and OR operations,b) The delay times are greatly reduced over other forms,"c) No signal must pass through more than two gates, not including inverters",d) The maximum number of gates that any signal must pass through is reduced by a factor of two,a,Explanation: An important feature of the sum-of-products form of expressions in the given option is that all logic circuits are reduced to nothing more than simple AND and OR operations.
Question 307,12. Which of the following expressions is in the product-of-sums form?,a) (A + B)(C + D),b) (AB)(CD),c) AB(CD),d) AB + CD,:,Explanation: (A + B)(C + D) represents the product-of-sums form.
Question 308,1. Controlled inverter is also known as,a) Controlled buffer,b) NOT gate,c) Both controlled buffer and NOT gate,d) None of the Mentioned,c,Explanation: Controlled inverter is also known as controlled buffer and NOT gate as well.
Question 309,2. Why XOR gate is called an inverter?,a) Because of the same input,b) Because of the same output,c) It behaves like a NOT gate,d) None of the Mentioned,c,"Explanation: The XOR (Exclusive Or) gate has a true output when the two inputs are different. When one input is true, the output is the inversion of the other. When one input is false, the output is the non-inversion of the other. "
Question 310,3. Controlled buffers can be useful,a) To control the circuit’s output into the bus,b) In comparison of component’s output with its input,c) In increasing the output from its low input,d) All of the Mentioned,a,"Explanation: Controlled buffers can be useful when you have a wire (often called a bus) whose value should match the output of one of several components. By placing a controlled buffer between each component output and the bus, you can control whether that component’s output is fed onto the bus or not."
Question 311,4. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is,a) Ex-NOR gate,b) OR gate,c) Ex-OR gate,d) NAND gate,a,"Explanation: EX-OR gate gives 1 if both inputs are different means 0 or 1 and gives 0 if both are same and EX-NOR is opposite of EX-OR gate, so it provides a HIGH output for both inputs HIGH or both inputs are LOW."
Question 312,5. What is the first thing you will need if you are going to use a macro-function?,a) A complicated design project,b) An experienced design engineer,c) Good documentation,d) Experience in HDL,d,"Explanation: Documentation is a set of documents provided on paper, or online, or on digital or analog media, such as audio tape or CDs. So, for the implementation of micro function good documentation is necessary."
Question 313,6. What is the major difference between half-adders and full-adders?,a) Full-adders are made up of two half-adders,b) Full adders can handle double-digit numbers,c) Full adders have a carry input capability,d) Half adders can handle only single-digit numbers,c,"Explanation: Half adders have only two inputs A and B. When we add two 4 bit binary number like 0001 and 0011, then half adder can not be used because if the first bit of both the numbers is 1, then the sum would be 0 and carry would be 1. But this carry can not be added with the second bits addition of the number. So, half adders are useless. But in full adders, one more carry input is present, so that, if carry of one stage is present, it can be added with the next stage as it is done in normal addition. So, therefore, full adders have a carry input capability."
Question 314,7. The binary subtraction of 0 – 0 = ?,"a) Difference = 0, borrow = 0","b) Difference = 1, borrow = 0","c) Difference = 1, borrow = 1","d) Difference = 0, borrow = 1",a,Explanation: The binary subtraction of 0 – 0 = 0.
Question 315,8. How many basic binary subtraction operations are possible?,a) 1,b) 4,c) 3,d) 2,b,"Explanation: There are 4 binary subtraction operations (0-0, 1-0, 0-1, 1-1) are possible."
Question 316,9. When performing subtraction by addition in the 2’s-complement system:,a) The minuend and the subtrahend are both changed to the 2’s-complement,b) The minuend is changed to 2’s-complement and the subtrahend is left in its original form,c) The minuend is left in its original form and the subtrahend is changed to its 2’s-complement,d) The minuend and subtrahend are both left in their original form,c,"Explanation: When performing subtraction by addition in the 2’s-complement system, the minuend is left in its original form and the subtrahend is changed to its 2’s-complement."
Question 317,10. What are the two types of basic adder circuits?,a) Sum and carry,b) Half-adder and full-adder,c) Asynchronous and synchronous,d) One and two’s-complement,b,Explanation: There are two types of adder circuits: half-adder and full-adder.
Question 318,11. Which of the following is correct for full adders?,a) Full adders have the capability of directly adding decimal numbers,b) Full adders are used to make half adders,c) Full adders are limited to two inputs since there are only two binary digits,"d) In a parallel full adder, the first stage may be a half adder",d,Explanation: By using maximum of two half adders we can make a full adder.
Question 319,12. The selector inputs to an arithmetic/logic unit (ALU) determine the:,a) Selection of the IC,b) Arithmetic or logic function,c) Data word selection,d) Clock frequency to be used,b,"Explanation: An ALU performs basic arithmetic and logic operations. Examples of arithmetic operations are addition, subtraction, multiplication, and division. Examples of logic operations are comparisons of values such as NOT, AND and OR."
Question 320,1. Controlled inverter is also known as,a) Controlled buffer,b) NOT gate,c) Both controlled buffer and NOT gate,d) None of the Mentioned,c,Explanation: Controlled inverter is also known as controlled buffer and NOT gate as well.
Question 321,2. Why XOR gate is called an inverter?,a) Because of the same input,b) Because of the same output,c) It behaves like a NOT gate,d) None of the Mentioned,c,"Explanation: The XOR (Exclusive Or) gate has a true output when the two inputs are different. When one input is true, the output is the inversion of the other. When one input is false, the output is the non-inversion of the other. "
Question 322,3. Controlled buffers can be useful,a) To control the circuit’s output into the bus,b) In comparison of component’s output with its input,c) In increasing the output from its low input,d) All of the Mentioned,a,"Explanation: Controlled buffers can be useful when you have a wire (often called a bus) whose value should match the output of one of several components. By placing a controlled buffer between each component output and the bus, you can control whether that component’s output is fed onto the bus or not."
Question 323,4. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is,a) Ex-NOR gate,b) OR gate,c) Ex-OR gate,d) NAND gate,a,"Explanation: EX-OR gate gives 1 if both inputs are different means 0 or 1 and gives 0 if both are same and EX-NOR is opposite of EX-OR gate, so it provides a HIGH output for both inputs HIGH or both inputs are LOW."
Question 324,5. What is the first thing you will need if you are going to use a macro-function?,a) A complicated design project,b) An experienced design engineer,c) Good documentation,d) Experience in HDL,d,"Explanation: Documentation is a set of documents provided on paper, or online, or on digital or analog media, such as audio tape or CDs. So, for the implementation of micro function good documentation is necessary."
Question 325,6. What is the major difference between half-adders and full-adders?,a) Full-adders are made up of two half-adders,b) Full adders can handle double-digit numbers,c) Full adders have a carry input capability,d) Half adders can handle only single-digit numbers,c,"Explanation: Half adders have only two inputs A and B. When we add two 4 bit binary number like 0001 and 0011, then half adder can not be used because if the first bit of both the numbers is 1, then the sum would be 0 and carry would be 1. But this carry can not be added with the second bits addition of the number. So, half adders are useless. But in full adders, one more carry input is present, so that, if carry of one stage is present, it can be added with the next stage as it is done in normal addition. So, therefore, full adders have a carry input capability."
Question 326,7. The binary subtraction of 0 – 0 = ?,"a) Difference = 0, borrow = 0","b) Difference = 1, borrow = 0","c) Difference = 1, borrow = 1","d) Difference = 0, borrow = 1",a,Explanation: The binary subtraction of 0 – 0 = 0.
Question 327,8. How many basic binary subtraction operations are possible?,a) 1,b) 4,c) 3,d) 2,b,"Explanation: There are 4 binary subtraction operations (0-0, 1-0, 0-1, 1-1) are possible."
Question 328,9. When performing subtraction by addition in the 2’s-complement system:,a) The minuend and the subtrahend are both changed to the 2’s-complement,b) The minuend is changed to 2’s-complement and the subtrahend is left in its original form,c) The minuend is left in its original form and the subtrahend is changed to its 2’s-complement,d) The minuend and subtrahend are both left in their original form,c,"Explanation: When performing subtraction by addition in the 2’s-complement system, the minuend is left in its original form and the subtrahend is changed to its 2’s-complement."
Question 329,10. What are the two types of basic adder circuits?,a) Sum and carry,b) Half-adder and full-adder,c) Asynchronous and synchronous,d) One and two’s-complement,b,Explanation: There are two types of adder circuits: half-adder and full-adder.
Question 330,11. Which of the following is correct for full adders?,a) Full adders have the capability of directly adding decimal numbers,b) Full adders are used to make half adders,c) Full adders are limited to two inputs since there are only two binary digits,"d) In a parallel full adder, the first stage may be a half adder",d,Explanation: By using maximum of two half adders we can make a full adder.
Question 331,12. The selector inputs to an arithmetic/logic unit (ALU) determine the:,a) Selection of the IC,b) Arithmetic or logic function,c) Data word selection,d) Clock frequency to be used,b,"Explanation: An ALU performs basic arithmetic and logic operations. Examples of arithmetic operations are addition, subtraction, multiplication, and division. Examples of logic operations are comparisons of values such as NOT, AND and OR."
Question 332,"1. For a 4-bit parallel adder, if the carry-in is connected to a logical HIGH, the result is:",a) The same as if the carry-in is tied LOW since the least significant carry-in is ignored,b) That carry-out will always be HIGH,c) A one will be added to the final result,d) The carry-out is ignored,c,"Explanation: For a 4-bit parallel adder, if the carry-in is connected to a logical HIGH, one will be added to the final result as a result because carry-in gives output as 1."
Question 333,2. Fast-look-ahead carry circuits found in most 4-bit full-adder circuits which,a) Determine sign and magnitude,b) Reduce propagation delay,c) Add a 1 to complemented inputs,d) Increase ripple delay,b,Explanation: A carry-lookahead adder (CLA) is a type of adder used in digital logic. A carry-lookahead adder improves speed by reducing the amount of time required to determine carry bits.
Question 334,3. One way to make a four-bit adder to perform subtraction is by:,a) Inverting the output,b) Inverting the carry-in,c) Inverting the B inputs,d) Grounding the B inputs,c,"Explanation: Since, a four bit adder has four A, four B and a carry at the input end. So, for subtraction to be performed, all the Bs terminal should be inverted."
Question 335,4. What distinguishes the look-ahead-carry adder?,a) It is slower than the ripple-carry adder,b) It is easier to implement logically than a full adder,c) It is faster than a ripple-carry adder,d) It requires advance knowledge of the final answer,c,Explanation: It is slower than the ripple-carry adder. It is easier to implement logically than a full adder. It is faster than a ripple-carry adder.
Question 336,5. Carry lookahead logic uses the concepts of,a) Inverting the inputs,b) Complementing the outputs,c) Generating and propagating carries,d) Ripple factor,c,"Explanation: Carry lookahead logic uses the concepts of generating and propagating carries. Although in the context of a carry lookahead adder, it is most natural to think of generating and propagating in the context of binary addition, the concepts can be used more generally than this."
Question 337,6. What is one disadvantage of the ripple-carry adder?,a) The interconnections are more complex,b) More stages are required to a full adder,c) It is slow due to propagation time,d) All of the Mentioned,c,"Explanation: The main disadvantage in using this type of adders is that the time delay increases as for each adder to add the carry should be generated in the previous adder, and for that to add the carry from the one before is required. "
Question 338,7. The carry propagation delay in 4-bit full-adder circuits:,a) Is cumulative for each stage and limits the speed at which arithmetic operations are performed,b) Is normally not a consideration because the delays are usually in the nanosecond range,c) Decreases in direct ratio to the total number of full-adder stages,"d) Increases in direct ratio to the total number of full-adder stages, but is not a factor in limiting the speed of arithmetic operations",a,Explanation: The carry propagation delay in 4-bit full-adder circuits is cumulative for each stage and limits the speed at which arithmetic operations are performed.
Question 339,8. What is Manchester carry chain?,a) Is a chain of controlled inverter,b) Variation of a carry-lookahead adder,c) Variation of a full-adder,d) None of the Mentioned,b,Explanation: The Manchester carry chain is a variation of the carry-lookahead adder that uses shared logic to lower the transistor count.
Question 340,9. The main disadvantage of Manchester carry chain is,a) Ripple factor,b) Propagation delay,c) Capacitive load,d) Both propagation delay and capacitive load,d,"Explanation: One of the major downsides of the Manchester carry chain is that the capacitive load of all of these outputs, together with the resistance of the transistors causes the propagation delay to increase much more quickly than a regular carry lookahead."
Question 341,10. The summing outputs of a half or full-adder are designated by which Greek symbol?,a) Omega,b) Theta,c) Lambda,d) Sigma,d,Explanation: The summing outputs of a half or full-adder are designated by “sigma” which is a Greek symbol.
Question 342,11. Why is a fast-look-ahead carry circuit used in the 7483 4-bit full-adder?,a) To decrease the cost,b) To make it smaller,c) To slow down the circuit,d) To speed up the circuit,d,"Explanation: Since, it is easy to implement and can be implemented on any types of chip and have capability to reduce propagation delay, which helps in increasing the speed of 7483 4-bit full-adder."
Question 343,1. The inverter can be produced with how many NAND gates?,a) 2,b) 1,c) 3,d) 4,b,"Explanation: The inverter can be produced with the help of single NAND gate, because we can combine both the inputs of the NAND gate together and make it single. It works as an inverter. "
Question 344,2. One positive pulse with tw = 75 µs is applied to one of the inputs of an exclusive-OR circuit. A second positive pulse with tw = 15 µs is applied to the other input beginning 20 µs after the leading edge of the first pulse. Which statement describes the output’s relation with the inputs?,"a) The exclusive-OR output is a 20 s pulse followed by a 40 s pulse, with a separation of 15 s between the pulses","b) The exclusive-OR output is a 20 s pulse followed by a 15 s pulse, with a separation of 40 s between the pulses",c) The exclusive-OR output is a 15 s pulse followed by a 40 s pulse,"d) The exclusive-OR output is a 20 s pulse followed by a 15 s pulse, followed by a 40 s pulse",d,"Explanation: When both the input pulses are high or low X-OR output is low. But when one of the input is high and another is low or vice-versa, output is high. In this problem for the first 20uS one input is high and another is low. So, obviously output is a high. for next 15uS both the input is high so output is low and for remaining 40uS(75-20-15) first input is still high and second one is low so output is high."
Question 345,3. How many NOT gates are required to implement the Boolean expression: X = AB’C + A’BC?,a) 2,b) 3,c) 4,d) 5,a,"Explanation: Since, in the given expression two inputs are complemented. So, we require two NOT gate at the input."
Question 346,4. The carry look ahead adder is based on the principle of looking at the lower order bits of ________ and ________ if a high order carry is generated.,"a) Addend, minuend","b) Minuend, subtrahend","c) Addend, minuend","d) Augend, addend",d,Explanation: The carry look ahead adder is based on the principle of looking at the lower order bits of the augend and addend if a high order carry is generated.
Question 347,5. What are carry generate combinations?,a) If all the input are same then a carry is generated,b) If all of the output are independent of the inputs,c) If all of the input are dependent on the output,d) None of the Mentioned,b,"Explanation: If the input is either 0, 0, 0 or 0, 0, 1 then the output will be 0 (i.e. independent of input) and if the input is either 1, 1, 0 or 1, 1, 1 then the output is 1 (i.e independent of input). Such situation is known as carry generate combinations."
Question 348,"6. In serial addition, the addition is carried out",a) 3 bit per second,b) Byte by byte,c) Bit by bit,d) None of the Mentioned,c,"Explanation: In serial addition, the addition is carried out bit by bit."
Question 349,7. How many shift registers are used in a 4 bit serial adder?,a) 4,b) 3,c) 2,d) 5,c,"Explanation: There are two shift registers are used in a 4-bit serial adder, which is used to store the numbers to be added serially."
Question 350,"8. A D flip-flop is used in a 4-bit serial adder, why?",a) It is used to invert the input of the full adder,b) It is used to store the output of the full adder,c) It is used to store the carry output of the full adder,d) None of the Mentioned,c,"Explanation: The D flip-flop, i.e. carry flip-flop, is used to store the carry output of the full adder so that it can be added to the next significant position of the numbers in the registers."
Question 351,9. What is ripple carry adder?,a) The carry output of the lower order stage is connected to the carry input of the next higher order stage,b) The carry input of the lower order stage is connected to the carry output of the next higher order stage,c) The carry output of the higher order stage is connected to the carry input of the next lower order stage,d) None of the Mentioned,a,"Explanation: When the carry output of the lower order stage is connected to the carry input of the next higher order stage, such types of connection is called ripple carry adder in a 4-bit binary parallel adder."
Question 352,"10. If minuend = 0, subtrahend = 1 and borrow input = 1 in a full subtractor then the borrow output will be:",a) 0,b) 1,c) Not possible,d) None of the Mentioned,b,"Explanation: If minuend = 0, subtrahend = 1 and borrow input = 1 in a full subtractor then the borrow output will be 1. Because on subtracting 0 and 1, one borrow is taken and it proceeds till the next step (i.e 0 – 1 – 1 = 0, borrow = 1)."
Question 353,1. A serial subtractor can be obtained by converting the serial adder by using the,a) 1’s complement system,b) 2’s complement system,c) 10’s complement,d) None of the Mentioned,b,Explanation: A serial subtractor can be obtained by converting the serial adder by using the 2’s complement system.
Question 354,2. The hexadecimal number (4B)16 is transmitted as an 8-bit word in parallel. What is the time required for this transmission if the clock frequency is 2.25 MHz?,a) 444 ns,b) 444 s,c) 3.55 s,d) 3.55 ms,a,Explanation: Because the clock pulse of 4-bit transmit the data of 8-bit word in parallel mode and this transmission done at 2.25 MHz frequency. We know that: f=1/t and we can find the time required for this transmission by the clock pulse.
Question 355,"3. Internally, a computer’s binary data are always transmitted on parallel channels which is commonly referred to as the",a) Parallel bus,b) Serial bus,c) Data bus,d) Memory bus,c,Explanation: A computer’s data is always in the binary form which is stored in the bus that transmit the data on any channels. It doesn’t matter that it’s in parallel or serial.
Question 356,4. What is the frequency of a clock waveform if the period of that waveform is 1.25sec?,a) 8 kHz,b) 0.8 kHz,c) 0.8 MHz,d) 8 MHz,c,"Explanation: By using the formula of frequency, we can find the frequency of clock waveform. Time period(t) of the waveform is = 1.25microseconds             f=1/t             Where ‘t’ is the time taken by the clock waveform;             f=(1/1.25)             so, f=0.8 MHz."
Question 357,5. Why is parallel data transmission preferred over serial data transmission for most applications?,a) It is much slower,b) It is cheaper,c) More people use it,d) It is much faster,d,Explanation:  Parallel data transmission preferred over serial data transmission for most applications because it is much faster.
Question 358,"6. With surface-mount technology (SMT), the devices should:",a) Utilize transistor outline connections,b) Mount directly,c) Have parallel connecting pins,d) Require holes and pads,b,Explanation: Surface-mount technology (SMT) is a method for producing electronic circuits in which the components are mounted or placed directly onto the surface of printed circuit boards (PCBs). An electronic device so made is called a surface-mount device (SMD). In the industry it has largely replaced the through-hole technology construction method of fitting components with wire leads into holes in the circuit board. Both technologies can be used on the same board for components not suited to surface mounting such as large transformers and heat-sinked power semiconductors.
Question 359,"7. In the most applications, transistor switches used in place of relays?",a) They consume less power,b) They are faster,c) They are quieter and smaller,d) All of the Mentioned,d,"Explanation: Transistors are of less consuming power, faster, quieter, smaller and its implementation is too easy. So, in most applications transistor switches are more preferred."
Question 360,8. What can a relay provide between the triggering source and the output that semiconductor switching devices cannot?,a) Total isolation,b) Faster,c) Higher current rating,d) Total isolation and higher current rating,d,Explanation: A relay provide total isolation and higher current rating between the triggering source and the output that semiconductor switching devices cannot provide.
Question 361,9. The serial format for transmitting binary information uses,a) A single conductor,b) Multiple conductors,c) Infrared technology,d) Fiber-optic,a,"Explanation: A conductor accepts the whole data and arrange it in a serial manner, which is transmitted as binary information."
Question 362,10. Serial communication can be sped up by,a) Using silver or gold conductors instead of copper,b) Using high-speed clock signals,c) Adjusting the duty cycle of the binary information,d) Using silver or gold conductors instead of copper and high-speed clock signals,b,Explanation: For any serial data transmission there is required of continuously data supply and if the input supply (i.e. high speed clock signals) in high amount the speed of serial communication can be increased.
Question 363,1. The decimal number system represent the decimal number in the form of,a) Hexadecimal,b) Binary coded,c) Octal,d) Decimal,b,"Explanation: Binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each decimal digit is represented by a fixed number of bits, usually four or eight."
Question 364,2. 2^9 input circuit will have total of,a) 32 entries,b) 128 entries,c) 256 entries,d) 512 entries,d,Explanation: 2^9 input circuit would have 512(2*2*2*2*2*2*2*2*2 = 512) entries.
Question 365,3. BCD adder can be constructed with 3 IC packages each of,a) 2 bits,b) 3 bits,c) 4 bits,d) 5 bits,c,Explanation: BCD adder can be constructed with 3 IC packages. Each of 4-bit adders is an MSI(Medium scale Integration) function and 3 gates for the correction logic need one SSI package.
Question 366,4. The output sum of two decimal digits can be represented in,a) Gray Code,b) Excess-3,c) BCD,d) Hexadecimal,c,Explanation: The output sum of two decimal digits can be represented in BCD(Binary-coded decimal).
Question 367,5. The addition of two decimal digits in BCD can be done through,a) BCD adder,b) Full adder,c) Ripple carry adder,d) Carry look ahead,a,"Explanation: The addition of two decimal digits in BCD can be done through BCD adder. Every input inserted, in addition by the user converted into binary and then proceed for the addition."
Question 368,6. 3 bits full adder contains,a) 3 combinational inputs,b) 4 combinational inputs,c) 6 combinational inputs,d) 8 combinational inputs,d,Explanation: 3 bits full adder contains 8 combinational inputs.
Question 369,7. The simplified expression of full adder carry is,a) c = xy+xz+yz,b) c = xy+xz,c) c = xy+yz,d) c = x+y+z,a,Explanation: The simplified expression of full adder carry is c = xy+xz+yz.
Question 370,8. Complement of F’ gives back,a) F’,b) F,c) FF,d) undefined variable,b,"Explanation: Complement means inversion. So, complement of F’ gives back F."
Question 371,9. Decimal digit in BCD can be represented by,a) 1 input line,b) 2 input lines,c) 3 input lines,d) 4 input lines,d,"Explanation: Decimal digit in BCD can be represented by 4 input lines. Since, it is constructed with 4-bits."
Question 372,10. The number of logic gates and the way of their interconnections can be classified as,a) Logical network,b) System network,c) Circuit network,d) Gate network,a,Explanation: The number of different levels of logic gates is represented in a fashion which is known as logical network.
Question 373,6. Which of the following combinations of logic gates can decode binary 1101?,a) One 4-input AND gate,"b) One 4-input AND gate, one inverter","c) One 4-input AND gate, one OR gate","d) One 4-input NAND gate, one inverter",b,Explanation: For decoding any number output must be high for that code and this is possible in D option only.
Question 374,7. What is the indication of a short to ground in the output of a driving gate?,a) Only the output of the defective gate is affected,b) There is a signal loss to all load gates,c) The node may be stuck in either the HIGH or the LOW state,d) The affected node will be stuck in the HIGH state,b,Explanation: Short to ground in the output of a driving gate indicates of a signal loss to all load gates.
Question 375,9. The carry propagation can be expressed as ________,a) Cp = AB,b) Cp = A + B,c) Cp = A XOR B,d) Cp = A + B’,b,"Explanation: This happens in parallel adders (where we try to add numbers in parallel via more than one adders). A carry propagation occurs when carry from one adder needs to be forwarded to other adder and that second adder is holding the computation (addition) because carry from first adder has not come yet. So, there is a slight delay for second adder and this is known as carry propagation."
Question 376,10. 3 bits full adder contains,a) 3 combinational inputs,b) 4 combinational inputs,c) 6 combinational inputs,d) 8 combinational inputs,d,Explanation: Three bits full adder requires 2^3 = 8 combinational circuits.
Question 377,1. What is a multiplexer?,a) It is a type of decoder which decodes several inputs and gives one output,b) A multiplexer is a device which converts many signals into one,c) It takes one input and results into many output,d) None of the Mentioned,b,Explanation: A multiplexer (or MUX) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line.
Question 378,2. Which combinational circuit is renowned for selecting a single input from multiple inputs & directing the binary information to output line?,a) Data Selector,b) Data distributor,c) Both data selector and data distributor,d) None of the Mentioned,a,Explanation: Data Selector is another name of Multiplexer.
Question 379,3. It is possible for an enable or strobe input to undergo an expansion of two or more MUX ICs to the digital multiplexer with the proficiency of large number of,a) Inputs,b) Outputs,c) Selection lines,d) All of the Mentioned,a,Explanation: It is possible for an enable or strobe input to undergo an expansion of two or more MUX ICs to the digital multiplexer with the proficiency of large number of inputs.
Question 380,4. Which is the major functioning responsibility of the multiplexing combinational circuit?,a) Decoding the binary information,b) Generation of all minterms in an output function with OR-gate,c) Generation of selected path between multiple sources and a single destination,d) All of the Mentioned,c,Explanation: the major functioning responsibility of the multiplexing combinational circuit is generation of selected path between multiple sources and a single destination because it makes the circuit too flexible.
Question 381,5. What is the function of an enable input on a multiplexer chip?,a) To apply Vcc,b) To connect ground,c) To active the entire chip,d) To active one half of the chip,c,"Explanation: Enable input is used to active the chip, when enable is high the chip works (ACTIVE), when enable is low the chip does not work (MEMORY)."
Question 382,6. One multiplexer can take the place of,a) Several SSI logic gates,b) Combinational logic circuits,c) Several Ex-NOR gates,d) Several SSI logic gates or combinational logic circuits,d,"Explanation: Since, many operational behaviour can be performed by using a multiplexer. Whereas, a combinational circuit is a combination of many logic gates which makes the circuit more complex."
Question 383,7. A digital multiplexer is a combinational circuit that selects,a) One digital information from several sources and transmits the selected one,b) Many digital information and convert them into one,c) Many decimal inputs and transmits the selected information,d) None of the Mentioned,a,Explanation: A digital multiplexer is a combinational circuit that selects one digital information from several sources and transmits the selected information on a single output line. That is why it is also known as data selector.
Question 384,"8. In a multiplexer, the selection of a particular input line is controlled by",a) Data controller,b) Selected lines,c) Logic gates,d) Both data controller and selected lines,b,"Explanation: The selection of a particular input line is controlled by a set of selected lines in a multiplexer, which helps to select a particular input from several sources."
Question 385,9. If the number of n selected input lines is equal to 2^m then it requires _____ select lines.,a) 2,b) m,c) n,d) None of the Mentioned,b,Explanation: If the number of n selected input lines is equal to 2^m then it requires m select lines to select one of m select lines.
Question 386,10. How many select lines would be required for an 8-line-to-1-line multiplexer?,a) 2,b) 4,c) 8,d) 3,d,"Explanation: 2^n input lines, n control lines and 1 output line available for MUX. Here, 8 input lines mean 2^3 inputs. So, 3 control lines are possible."
Question 387,11. A basic multiplexer principle can be demonstrated through the use of a,a) Single-pole relay,b) DPDT switch,c) Rotary switch,d) Linear stepper,c,"Explanation: A basic multiplexer principle can be demonstrated through the use of a rotary switch. Since, its behaviour is similar to the multiplexer."
Question 388,12. How many NOT gates are required for the construction of a 4-to-1 multiplexer?,a) 3,b) 4,c) 2,d) 5,c,Explanation: There are two NOT gates required for the construction of 4-to-1 multiplexer. The diagram of a 4-to-1 multiplexer is shown below: 
Question 389,14. The enable input is also known as,a) Select input,b) Decoded input,c) Strobe,d) Sink,c,Explanation: The enable input is also known as strobe which is used to cascade two or more multiplexer ICs to construct a multiplexer with larger number of inputs.
Question 390,1. 4 to 1 MUX would have,a) 2 inputs,b) 3 inputs,c) 4 inputs,d) 5 inputs,c,"Explanation: 4 to 1 multiplexer would have 4 inputs. It can be observed from this diagram:"
Question 391,2. The two input MUX would have,a) 1 select line,b) 2 select lines,c) 4 select lines,d) 3 select lines,a,Explanation: The two input multiplexer would have 1 select lines.
Question 392,3. A combinational circuit that selects one from many inputs,a) Encoder,b) Decoder,c) Demultiplexer,d) Multiplexer,d,Explanation: A combinational circuit that selects one from many inputs is known as Multiplexer.
Question 393,4. 4 to 1 MUX would have,a) 1 output,b) 2 outputs,c) 3 outputs,d) 4 outputs,a,Explanation: 4 to 1 MUX would have 1 outputs.
Question 394,5. Which of the following circuit can be used as parallel to serial converter?,a) Multiplexer,b) Demultiplexer,c) Decoder,d) Digital counter,a,"Explanation: In multiplexer, different inputs are inserted parallely and then it gives one output which is in serial form."
Question 395,6. A combinational circuit is one in which the output depends on the,a) Input combination at the time,b) Input combination and the previous output,c) Input combination at that time and the previous input combination,d) Present output and the previous output,a,Explanation: A combinational circuit is one in which the output depends on the input combination at the time.
Question 396,7. Without any additional circuitry an 8:1 MUX can be used to obtain,a) Some but not all Boolean functions of 3 variables,b) All function of 3 variables but none of 4 variables,c) All functions of 3 variables and some but not all of 4 variables,d) All functions of 4 variables,d,"Explanation: A 2^n:1 MUX can implement all logic functions of (n+1) variables without any additional circuitry. Thus 8:1 MUX can implement all logic functions of (3+1) variables, for 4 variables there are 16 possible combinations. So to use 8:1 MUX use 3 inputs as select lines of MUX and the 4th input as input of MUX."
Question 397,8. A basic multiplexer principle can be demonstrated through the use of a,a) Single-pole relay,b) DPDT switch,c) Rotary switch,d) Linear stepper,c,Explanation: A basic multiplexer principle can be demonstrated through the use of a rotary switch. Because rotary switch gives one output corresponding to their inputs.
Question 398,9. One multiplexer can take the place of,a) Several SSI logic gates,b) Combinational logic circuits,c) Several Ex-NOR gates,d) Several SSI logic gates or combinational logic circuits,d,Explanation: One multiplexer can take the place of several SSI logic gates or combinational logic circuits because it has a lot of functions to perform different operations.
Question 399,10. The inputs/outputs of an analog multiplexer/demultiplexer are,a) Bidirectional,b) Unidirectional,c) Even parity,d) Binary-coded decimal,a,"Explanation: One multiplexer can be used as demultiplexer. Hence, it is called bidirectional."
Question 400,11. If enable input is high then the multiplexer is,a) Enable,b) Disable,c) Saturation,d) None of the Mentioned,b,Explanation: If enable input is high then the multiplexer is disabled because enable input is in inverted mode always (i.e. E’).
Question 401,12. What is data routing in a multiplexer?,a) It spreads the information to the control unit,b) It can be used to route data from one of several source to destination,c) It is an application of multiplexer,d) Both it can be used to route data and it is an application of multiplexer,d,Explanation: Data routing is an application of multiplexer and it can be used to route data from one of several source to destination.
Question 402,1. The word demultiplex means,a) One into many,b) Many into one,c) Distributor,d) One into many as well as Distributor,d,"Explanation: The word demultiplex means “one into many” and distributor. It is clear from the diagram:"
Question 403,2. Why is a demultiplexer called a data distributor?,a) The input will be distributed to one of the outputs,b) One of the inputs will be selected for the output,c) The output will be distributed to one of the inputs,d) None of the Mentioned,a,"Explanation: For one input, the demultiplexer gives several outputs. That is why, it is called a data distributor."
Question 404,3. Most demultiplexers facilitate which type of conversion?,a) Decimal-to-hexadecimal,"b) Single input, multiple outputs",c) AC to DC,d) Odd parity to even parity,b,Explanation: Demultiplexer converts single input into multiple outputs.
Question 405,"4. In 1-to-4 demultiplexer, how many select lines are required?",a) 2,b) 3,c) 4,d) 5,a,"Explanation: The formula for total no. of outputs is given by: 2^n, where n is the no. of select lines."
Question 406,5. In a multiplexer the output depends on its,a) Data inputs,b) Select inputs,c) Select outputs,d) None of the Mentioned,b,"Explanation: As the select input changes, the output of the multiplexer varies according to that input."
Question 407,"6. In 1-to-4 multiplexer, if C1 = 0 & C2 = 1, then the output will be",a) Y0,b) Y1,c) Y2,d) Y3,b,"Explanation: It can be calculated from the figure shown below:Here, the output Y1 = (C1)’C0X."
Question 408,"7. In 1-to-4 multiplexer, if C1 = 1 & C2 = 1, then the output will be",a) Y0,b) Y1,c) Y2,d) Y3,d,Explanation: The output y3 = C1.C0.X.
Question 409,8. How many select lines are required for a 1-to-8 demultiplexer?,a) 2,b) 3,c) 4,d) 5,b,"Explanation: The formula for total no. of outputs is given by: 2^n, where n is the no. of select lines. In this case n = 3."
Question 410,9. How many AND gates are required for a 1-to-8 multiplexer?,a) 2,b) 6,c) 4,d) 5,c,Explanation: The number of AND gates required will be equal to the number of outputs in a demultiplexer.
Question 411,11. Which IC is used for the implementation of 1-to-16 DEMUX?,a) IC 74154,b) IC 74155,c) IC 74139,d) IC 74138,a,"Explanation: IC 74154 is used for the implementation of 1-to-16 DEMUX, whose output is inverted input."
Question 412,1. Why is a demultiplexer called a data distributor?,a) The input will be distributed to one of the outputs,b) One of the inputs will be selected for the output,c) The output will be distributed to one of the inputs,d) None of the Mentioned,a,"Explanation: For one input, the demultiplexer gives several outputs. That is why, it is called a data distributor."
Question 413,2. Most demultiplexers facilitate which type of conversion?,a) Decimal-to-hexadecimal,"b) Single input, multiple outputs",c) AC to DC,d) Odd parity to even parity,b,Explanation: Demultiplexer converts single input into multiple outputs.
Question 414,"3. In 1-to-4 demultiplexer, how many select lines are required?",a) 2,b) 3,c) 4,d) 5,a,"Explanation: The formula for total no. of outputs is given by: 2^n, where n is the no. of select lines."
Question 415,4. In a multiplexer the output depends on its,a) Data inputs,b) Select inputs,c) Select outputs,d) None of the Mentioned,b,"Explanation: As the select input changes, the output of the multiplexer varies according to that input."
Question 416,"5. In 1-to-4 multiplexer, if C1 = 1 & C2 = 1, then the output will be",a) Y0,b) Y1,c) Y2,d) Y3,d,Explanation: The output y3 = C1.C0.X.
Question 417,6. How many select lines are required for a 1-to-8 demultiplexer?,a) 2,b) 3,c) 4,d) 5,b,"Explanation: The formula for total no. of outputs is given by: 2^n, where n is the no. of select lines. In this case n = 3."
Question 418,7. How many AND gates are required for a 1-to-8 multiplexer?,a) 2,b) 6,c) 4,d) 5,c,Explanation: The number of AND gates required will be equal to the number of outputs in a demultiplexer.
Question 419,8. Which IC is used for the implementation of 1-to-16 DEMUX?,a) IC 74154,b) IC 74155,c) IC 74139,d) IC 74138,a,"Explanation: IC 74154 is used for the implementation of 1-to-16 DEMUX, whose output is inverted input."
Question 420,1. The full form of LCD is,a) LIquid Crystal Display,b) Liquid Crystalline Display,c) Logical Crystal Display,d) Logical Crystalline Display,a,Explanation: The full form of LCD is “LIquid Crystal Display”.
Question 421,2. The optical properties of liquid crystals depend on the direction of,a) Air,b) Solid,c) Light,d) Water,c,Explanation: The optical properties of liquid crystals depend on the direction of light travels through a layer of the material.
Question 422,"3. By which properties, the orientation of molecules in a layer of liquid crystals can be changed?",a) Magnetic field,b) Electric field,c) Electromagnetic field,d) None of the Mentioned,b,"Explanation: In LCD, the electric field is induced by a small electric voltage applied across it; Due to which the orientation of molecules in a layer of liquid crystals can be changed."
Question 423,4. Electro-optical effect is produced in,a) LED,b) LCD,c) OFC,d) None of the Mentioned,b,"Explanation: An electric field (induced by a small electric voltage) can change the orientation of molecules in a layer of liquid crystal and thus affect its optical properties. Such a process is termed an electro-optical effect, and it forms the basis for LCDs."
Question 424,5. The direction of electric field in a LCD is determined by,a) the molecule’s chemical structure,b) Crystalline surface structure,c) Molecular Orbital Theory,d) None of the Mentioned,a,"Explanation: For LCDs, the change in optical properties results from orienting the molecular axes either along or perpendicular to the applied electric field, the preferred direction being determined by the details of the molecule’s chemical structure. "
Question 425,6. The first LCDs became commercially available in,a) 1950s,b) 1980s,c) 1960s,d) None of the Mentioned,c,Explanation: The first LCDs became commercially available in the late 1960s and were based on a light-scattering effect known as the dynamic scattering mode.
Question 426,7. LCDs operate from a voltage ranges from,a) 3 to 15V,b) 10 to 15V,c) 10V,d) 5V,a,Explanation: LCDs operate from a voltage ranges from 3 to 15V rms.
Question 427,8. LCDs operate from a frequency ranges from,a) 10Hz to 60Hz,b) 50Hz to 70Hz,c) 30Hz to 60Hz,d) None of the Mentioned,c,Explanation: LCDs operate from a frequency ranges from 30Hz to 60Hz.
Question 428,"9. In 7 segment display, how many LEDs are used?",a) 8,b) 7,c) 10,d) 9,b,Explanation: There are 7 LEDs used in a 7 segment display.
Question 429,10. What is backplane in LCD?,a) The ac voltage applied between segment and a common element,b) The dc voltage applied between segment and a common element,c) The amount of power consumed,d) None of the Mentioned,a,Explanation: The ac voltage applied between segment and a common element is called the backplane(bp). In which each segment is driven by an EX-OR gate.
Question 430,1. How many inputs will a decimal-to-BCD encoder have?,a) 4,b) 8,c) 10,d) 16,c,"Explanation: Decimal-to-bcd converter decimal values are inputs which range from 0-9. So, total ten inputs a decimal-to-BCD encoder has."
Question 431,2. How many outputs will a decimal-to-BCD encoder have?,a) 4,b) 8,c) 12,d) 16,a,"Explanation: BCD means it should be of 4 bits. So, It has 4 outputs."
Question 432,3. How is an encoder different from a decoder?,a) The output of an encoder is a binary code for 1-of-N input,b) The output of a decoder is a binary code for 1-of-N input,c) The output of an encoder is a binary code for N-of-1 output,d) The output of an decoder is a binary code for N-of-1 output,a,Explanation: An encoder different from a decoder because of the output of an encoder is a binary code for 1-of-N input.
Question 433,"4. If we record any music in any recorder, such types of process is called",a) Multiplexing,b) Encoding,c) Decoding,d) None of the Mentioned,b,"Explanation: If we record any music in any recorder, it means that we are giving data to a recorder. So, such process is called encoding."
Question 434,5. Can an encoder be a transducer?,a) Yes,b) No,c) May or may not be,d) None of the Mentioned,a,"Explanation: Of course, a transducer is a device which has the capability to emit data as well as to accept."
Question 435,6. How many OR gates are required for a Decimal-to-bcd encoder?,a) 2,b) 10,c) 3,d) 4,d,"Explanation: This is clear from the diagram that it requires 4 OR gates:."
Question 436,7. How many OR gates are required for a octal-to-binary encoder?,a) 3,b) 2,c) 8,d) 10,a,Explanation: There are 3 OR gates are required causing it has 3 outputs.
Question 437,8. For 8-bit input encoder how many combinations are possible?,a) 8,b) 2^8,c) 4,d) 2^4,b,Explanation: There are 2^8 combinations are possible for a 8-bit input encoder but out of which only 8 are used using 3 output lines. It is a disadvantage of encoder.
Question 438,"9. The discrepancy of 0 output due to all inputs being 0 or D0, being 0 is resolved by using additional input known as",a) Enable,b) Disable,c) Strobe,d) None of the Mentioned,a,"Explanation: Such problems are resolved by using enable input, which behaves as active if it gets 0 as input."
Question 439,10. Can an encoder be called as multiplexer?,a) No,b) Yes,c) Sometimes,d) Never,b,"Explanation: A multiplexer or MUX is a combination circuit that contains more than one input line, one output line and more than one selection line. Whereas, an encoder is also considered a type of multiplexer but without a single output line."
Question 440,"11. If two inputs are active on a priority encoder, which will be coded on the output?",a) The higher value,b) The lower value,c) Neither of the inputs,d) Both of the inputs,a,"Explanation: If two inputs are active on a priority encoder, the input of higher value will be coded in the output."
Question 441,1. How many outputs are present in a BCD decoder?,a) 4,b) 5,c) 15,d) 10,d,Explanation: A BCD to Decimal decoder has 10 number of outputs because the decimal digit’s range is from 0 to 9.
Question 442,2. Which digital system translates coded characters into a more useful form?,a) Encoder,b) Display,c) Counter,d) Decoder,d,Explanation: Decoder converts the coded characters into our required data form.
Question 443,3. What control signals may be necessary to operate a 1-line-to-16 line decoder?,a) Flasher circuit control signal,b) A LOW on all gate enable inputs,c) Input from a hexadecimal counter,d) A HIGH on all gate enable circuits,b,Explanation: A LOW on all gate enable inputs is necessary to operate a 1-line-to-16 line decoder because it is in inverted form always.
Question 444,4. How many inputs are required for a 1-of-10 BCD decoder?,a) 4,b) 8,c) 10,d) 2,a,Explanation: ‘a’ is correct because 1-of-10 stands for BCD to decimal decoder.
Question 445,5. A BCD decoder will have how many rows in its truth table?,a) 3,b) 9,c) 8,d) 10,a,Explanation: Because of it’s input ranges from 0 to 9.
Question 446,6. How many possible outputs would a decoder have with a 6-bit binary input?,a) 32,b) 64,c) 128,d) 16,c,Explanation: The possible outputs would be: 2^6=64.
Question 447,7. One way to convert BCD to binary using the hardware approach is:,a) By using MSI IC circuits,b) By using a keyboard encoder,c) By using an ALU,d) By using UART,a,Explanation: One way to convert BCD to binary using the hardware approach is MSI (medium scale integration) IC circuits.
Question 448,8. How many inputs are required for a 1-of-16 decoder?,a) 2,b) 16,c) 8,d) 4,d,Explanation: ‘d’ is correct because 1-of-10 stands for BCD to decimal decoder.
Question 449,9. A truth table with output columns numbered 0–15 may be for which type of decoder IC?,a) Hexadecimal 1-of-16,b) Dual octal outputs,c) Binary-to-hexadecimal,d) Hexadecimal-to-binary,a,"Explanation: A truth table with output columns numbered 0–15 may be for Hexadecimal 1-of-16. Because, hexadecimal occupies less space in a system."
Question 450,10. How can the active condition (HIGH or LOW) or the decoder output be determined from the logic symbol?,a) A bubble indicates active-HIGH,b) A bubble indicates active-LOW,c) A square indicates active-HIGH,d) A square indicates active-LOW,b,Explanation: A bubble indicates active-LOW in a decoder always.
Question 451,1. Which error detection method uses one’s complement arithmetic?,a) Simple parity check,b) Two-dimensional parity check,c) CRC,d) Checksum,d,"Explanation: A checksum can be generated simply by adding bits. Hence, one’s complement arithmetic uses checksum."
Question 452,2. Which error detection method consists of just one redundant bit per data unit?,a) Simple parity check,b) Two-dimensional parity check,c) CRC,d) Checksum,a,Explanation: Simple parity check method consists of just one redundant bit per data unit.
Question 453,3. How many types of parity bits are found?,a) 2,b) 3,c) 4,d) 1,a,"Explanation: There are two types of parity bits, namely even parity and odd parity."
Question 454,4. What is a parity bit?,a) An error detection is achieved by adding an extra bit,"b) After addition, the carry is found",c) Bit generated during data transmission,d) None of the Mentioned,a,Explanation: A simple form of error detection is achieved by adding an extra bit to the transmitted word. The additional bit is known as parity bits.
Question 455,5. The BCD number 101011 has _______ priority.,a) Even,b) Odd,c) Both even and odd,d) None of the Mentioned,a,Explanation: The given BCD number 101011 has even priority because it has even number of 1’s (i.e. 4).
Question 456,6. Which error detection method involves polynomials?,a) CRC,b) Simple parity check,c) Two-dimensional parity check,d) Checksum,b,Explanation: Simple parity check involves parity check polynomials.
Question 457,7. The odd parity output of decimal number 9 is,a) 0,b) 1,c) 1001,d) 0011,b,Explanation: The odd parity output of decimal number 9 is 1 because the BCD number for 9 is 1001 and it has even number of 1’s.
Question 458,"8. If odd parity is used for ASCII error detection, the number of 0s per 8-bit symbol is _______",a) Indeterminate,b) 42,c) Even,d) Odd,a,"Explanation: If odd parity is used for ASCII error detection, the number of 0s per 8-bit symbol is indeterminate because it is applicable only for 6-bit symbol."
Question 459,9. Which error detection method can detect a single-bit error?,a) Simple parity check,b) Two-dimensional parity check,c) CRC,d) None of the Mentioned,b,"Explanation: A single-bit error can be detected by using two-dimensional parity check method. Since, it converts the 4-bit number into 8-bit and count the number of one’s."
Question 460,10. Which gates are ideal for checking the parity bits?,a) AND,b) NAND,c) EX-OR,d) EX-NOR,c,"Explanation: Exclusive-OR gates are ideal for checking the parity of a binary number because they produce an output when the input has an odd number of 1’s. Therefore, an even-parity input to an EX-OR gate produces a low output, while an odd parity input produces a high output."
Question 461,1. A code converter is a logic circuit that,a) Inverts the given input,b) Converts into decimal number,c) Converts data of one type into another type,d) None of the Mentioned,c,Explanation: A code converter is a logic circuit that changes data presented in one type of binary code to another type of binary code.
Question 462,2. Use the weighting factors to convert the following BCD numbers to binary:,   0101 0011 & 0010 0110 1000,a) 01010011 001001101000,b) 11010100 100001100000,c) 110101 100001100,c,"Explanation: Firstly, convert every 4 sets of binary to decimal from the given: 0101=5, 0011=3. Then convert 53 to decimal, which will give 110101. Again, do the same with the next 4 set of binary digits."
Question 463,3. The primary use for Gray code is,a) Coded representation of a shaft’s mechanical position,b) Turning on/off software switches,c) To represent the correct ASCII code to indicate the angular position of a shaft on rotating machinery,d) To convert the angular position of a shaft on rotating machinery into hexadecimal code,a,"Explanation: Gray code is useful because only one bit changes at a time, which is implemented easily in Coded representation of a shaft’s mechanical position."
Question 464,4. Code is a symbolic representation of,a) Continuous information,b) Discrete information,c) Decimal information into binary,d) Binary information into decimal,a,"Explanation: Code is a symbolic representation of discrete information. Since, codes are nothing but a particular number, which is in integral form."
Question 465,5. One way to convert BCD to binary using the hardware approach is,a) With MSI IC circuits,b) With a keyboard encoder,c) With an ALU,d) UART,a,Explanation: One way to convert BCD to binary using the hardware approach is MSI IC (i.e. medium scale integration) circuits.
Question 466,6. Why is the Gray code more practical to use when coding the position of a rotating shaft?,a) All digits change between counts,b) Two digits change between counts,c) Only one digit changes between counts,d) None of the Mentioned,c,Explanation: The Gray code is more practical to use when coding the position of a rotating shaft because only one digit changes between counts that is reflected to the next count.
Question 467,7. Reflected binary code is also known as,a) BCD code,b) Binary code,c) ASCII code,d) Gray Code,d,Explanation: The reflected binary code is also known as gray code because one digit reflected to the next bit.
Question 468,8. Why do we use gray codes?,a) To count the no of bits changes,b) To rotate a shaft,c) Error correction,d) None of the Mentioned,c,"Explanation: Today, Gray codes are widely used to facilitate error correction in digital communications such as digital terrestrial television and some cable TV systems."
Question 469,"9. Earlier, reflected binary codes were applied to",a) Binary addition,b) 2’s complement,c) Mathematical puzzles,d) binary multiplication,c,Explanation: Reflected binary codes were applied to mathematical puzzles before they became known to engineers.
Question 470,10. The binary representation of BCD number 00101001 (decimal 29) is,a) 0011101,b) 0110101,c) 1101001,d) 0101011,a,"Explanation: The given BCD number 00101001 has three 1s. So, it can be rewritten as 0000001-1, 0001000-8, 0010100-20 and after addition, we get 0011101 as output. "
Question 471,11. Convert binary number into gray code: 100101,a) 101101,b) 001110,c) 110111,d) 111001,c,"Explanation: Conversion of binary number 100101 into gray code takes place in this way: Firstly, write the 1st digit as it is from left; now add the two numbers sequentially."
Question 472,1. All the comparisons made by comparator is done using,a) 1 circuit,b) 2 circuits,c) 3 circuits,d) 4 circuits,a,"Explanation: Because, all of the output is compared with each other and it is possible only by using 1 circuit."
Question 473,2. One that is not the outcome of magnitude comparator is,a) a > b,b) a – b,c) a < b,d) a = b,c,"Explanation: In a digital comparator, only 3 outputs are possible (i.e. A = B, A> B, A < B). So, a < b is incorrect option."
Question 474,3. If two numbers are not equal then binary variable will be,a) 0,b) 1,c) a,d) b,a,"Explanation: In a digital comparator, only 3 outputs are possible (i.e. A = B, A >B, A < B). Other than this, the output will be 0."
Question 475,4. How many inputs are required for a digital comparator?,a) 1,b) 2,c) 3,d) 4,a,Explanation: There are two inputs required for a digital comparator (i.e. A & B).
Question 476,"5. In a comparator, if we get input as A>B then the output will be",a) 1,b) 0,c) A,d) B,a,"Explanation: If A > B, it means that it satisfies one of the condition among three. Hence the output will be 1."
Question 477,6. Which one is a basic comparator?,a) XOR,b) XNOR,c) AND,d) NAND,a,"Explanation: A XNOR gate is a basic comparator, because its output is “1” only if its two input bits are equal."
Question 478,7. Comparators are used in,a) Memory,b) CPU,c) Motherboard,d) Hard drive,b,"Explanation: Comparators are used in central processing unit (CPUs). Because, all the arithmetic and logical operations are performed in the CPU."
Question 479,8. A circuit that compares two numbers and determine their magnitude is called,a) Height comparator,b) Size comparator,c) Comparator,d) Magnitude comparator,d,Explanation: A circuit that compares two numbers and determine their magnitude is called magnitude comparator.
Question 480,9. A procedure that specifies finite set of steps is called,a) Algorithm,b) Flow chart,c) Chart,d) Venn diagram,a,Explanation: A procedure that specifies finite set of steps is called algorithm. 
Question 481,10. How many types of digital comparators are?,a) 1,b) 2,c) 3,d) 4,b,Explanation: There are two main types of Digital Comparator available and these are: Identity Comparator & Magnitude Comparator.
Question 482,11. An identify comparator is defined as a digital comparator which has,a) Only one output terminal,b) Two output  terminals,c) Three output terminals,d) None of the Mentioned,a,Explanation: An Identity Comparator is a digital comparator that has only one output terminal for when A = B either “HIGH”  A = B = 1 or “LOW”  A = B = 0.
Question 483,12. A magnitude comparator is defined as a digital comparator which has,a) Only one output terminal,b) Two output  terminals,c) Three output terminals,d) None of the Mentioned,c,"Explanation: A Magnitude Comparator is a digital comparator which has three output terminals, one each for equality, A = B  greater than, A > B  and less than A < B."
Question 484,13. The purpose of a Digital Comparator is,a) To convert analog input into digital,b) To create different outputs,c) To add a set of different numbers,d) To compare a set of variables or unknown numbers,d,"Explanation: The purpose of a Digital Comparator is to compare a set of variables or unknown numbers, for example A (A1, A2, A3, …. An, etc) against that of a constant or unknown value such as B (B1, B2, B3, …. Bn, etc) and produce an output condition or flag depending upon the result of the comparison. "
Question 485,14. TTL 74LS85 is a,a) 1-bit digital comparator,b) 4-bit magnitude comparator,c) 8-bit magnitude comparator,d) 8-bit word comparator,b,Explanation: TTL 74LS85 is a 4-bit magnitude comparator.
Question 486,1. A latch is an example of a,a) Monostable multivibrator,b) Astable multivibrator,c) Bistable multivibrator,d) None of the Mentioned,c,"Explanation: A latch is an example of a bistable multivibrator. bistable multivibrator, in which the circuit is stable in either state. It can be flipped from one state to the other state."
Question 487,2. Latch is a device with,a) One stable state,b) Two stable state,c) Three stable state,d) None of the Mentioned,b,"Explanation: Since, a latch works on the principal of bistable multivibrator. So, it has two stable states."
Question 488,3. Why latches are called a memory devices?,a) It has capability to stare 8 bits of data,b) It has internal memory of 4 bit,c) It can store one bit of data,d) None of the Mentioned,c,"Explanation: Latches can be memory devices, and can store one bit of data for as long as the device is powered."
Question 489,4. Two stable states of latches are,a) Astable & Monostable,b) Low input & high output,c) High output & low output,d) Low output & high input,c,Explanation: There are two stable states of latches and  these states are high-output and low-output.
Question 490,5. How many types of latches are,a) 2,b) 3,c) 4,d) 5,a,Explanation: There are two types of latches: SR latch & D latch.
Question 491,6. The full form of SR is,a) System rated,b) Set reset,c) Set ready,d) None of the Mentioned,b,Explanation: The full form of SR is set/reset.
Question 492,7. The SR latch consists of,a) 1 input,b) 2 inputs,c) 3 inputs,d) 4 inputs,b,"Explanation: The diagram of SR latch is shown below:"
Question 493,8. The outputs of SR latch are,a) x and y,b) a and b,c) s and r,d) q and q’,d,"Explanation: The outputs of SR latch are q and q’. It is clear from the diagram:."
Question 494,9. The NAND latch works when both inputs are,a) 1,b) 0,c) Inverted,d) Don’t cares,a,"Explanation: The NAND latch works when both inputs are 1. Since, both of the inputs are inverted in a NAND latch."
Question 495,10. The first step of analysis procedure of SR latch is to,a) label inputs,b) label outputs,c) label states,d) label tables,b,Explanation: All flip flops have at least one output labeled Q (i.e. inverted).
Question 496,11. The inputs of SR latch are,a) x and y,b) a and b,c) s and r,d) j and k,c,Explanation: The inputs of SR latch are s and r.
Question 497,"12. When a high is applied to the Set line of an SR latch, then",a) Q output goes high,b) Q’ output goes high,c) Q output goes low,d) None of the Mentioned,a,"Explanation: S input of a SR latch is directly connected to the output Q. So, when a high is applied Q output goes high and Q’ low."
Question 498,"13. When both inputs of SR latches are low, the latch",a) Q output goes high,b) Q’ output goes high,c) It remains in its previously set or reset state,d) it goes to its next set or reset state,c,"Explanation: When both inputs of SR latches are low, the latch remains in its previously set or reset state."
Question 499,"14. When both inputs of SR latches are high, the latch goes",a) Unstable,b) Stable,c) Metastable,d) None of the Mentioned,c,"Explanation: When both gates are identical and this is “metastable”, and the device will be in an undefined state for an indefinite period."
Question 500,1. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?,a) Low input voltages,b) Synchronous operation,c) Gate impedance,d) Cross coupling,d,Explanation: Both inputs of a latch are directly connected to the other’s output. Such types of structure is called cross coupling and due to which latches remain in the latched condition.
Question 501,2. One example of the use of an S-R flip-flop is as:,a) Transition pulse generator,b) Racer,c) Switch debouncer,d) Astable oscillator,c,Explanation: The SR flip-flop is very effective in removing the effects of switch bounce.
Question 502,3. The truth table for an S-R flip-flop has how many VALID entries?,a) 1,b) 2,c) 3,d) 4,c,"Explanation: The SR flip-flop actually has three inputs, Set, Reset and its current state."
Question 503,"4. When both inputs of a J-K flip-flop cycle, the output will",a) Be invalid,b) Change,c) Not change,d) Toggle,c,"Explanation: After one cycle the value of each input comes to the same value. Eg: Assume J=0 and K=1. After 1 cycle, it becomes as J=0->1->0(1 cycle complete) and K=1->0->1(1 cycle complete)."
Question 504,5. Which of the following is correct for a gated D-type flip-flop?,a) The Q output is either SET or RESET as soon as the D input goes HIGH or LOW,b) The output complement follows the input when enabled,c) Only one of the inputs can be HIGH at a time,d) The output toggles if one of the inputs is held HIGH,a,"Explanation: In D flip flop, when the clock is high then the out depends on the input otherwise reminds previous output. In a state of clock high, when D is high the output Q also high, if D is ‘0’ then output is also zero."
Question 505,6. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?,a) AND or OR gates,b) XOR or XNOR gates,c) NOR or NAND gates,d) AND or NOR gates,c,Explanation: The basic S-R flip-flop can be constructed by cross coupling of NOR or NAND gates.
Question 506,7. The logic circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called,a) Combinational circuits,b) Sequential circuits,c) Latches,d) Flip-flops,b,"Explanation: In sequential circuits, the output signals are fed back to the input side. So, The circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called sequential circuits."
Question 507,8. Whose operations are more faster among the following?,a) Combinational circuits,b) Sequential circuits,c) Latches,d) Flip-flops,a,"Explanation: Combinational circuits are often faster than sequential circuits. Since, the combinational circuits do not require memory elements whereas the sequential circuits need memory devices to perform their operations in sequence."
Question 508,9. How many types of sequential circuits are?,a) 2,b) 3,c) 4,d) 5,a,"Explanation: There are two type of sequential circuits viz., (i) synchronous or clocked and (ii) asynchronous or unclocked."
Question 509,10. The sequential circuit is also called,a) Flip-flop,b) Latch,c) Strobe,d) None of the Mentioned,b,"Explanation: The sequential circuit is also called a latch because both are a memory cell, which are capable of storing one bit of information."
Question 510,11. The basic latch consist of,a) Two inverters,b) Two comparators,c) Two amplifiers,d) None of the Mentioned,a,Explanation: The basic latch consist of two inverters. It is in the sense that if the output Q = 0 then the second output Q’ = 1 and vice versa.
Question 511,"12. If Q = 0, the output is said to be",a) Set,b) Reset,c) Previous state,d) Current state,a,"Explanation: If Q = 0, the output is said to be set and reset for Q’ = 1."
Question 512,13. The output of latches will remain in set/reset untill,a) The trigger pulse is given to change the state,b) Any pulse given to go into previous state,c) They don’t get any pulse more,d) None of the Mentioned,a,Explanation: The output of latches will remain in set/reset untill the trigger pulse is given to change the state.
Question 513,14. What is a trigger pulse?,a) A pulse that starts a cycle of operation,b) A pulse that reverses the cycle of operation,c) A pulse that prevents a cycle of operation,d) None of the Mentioned,a,Explanation: Trigger pulse is defined as a pulse that starts a cycle of operation.
Question 514,"15. The circuits of NOR based S-R latch classified as asynchronous sequential circuits, why?",a) Because of inverted outputs,b) Because of triggering functionality,c) Because of cross-coupled connection,d) Both a & b,c,"Explanation: The cross-coupled connections from the output of one gate to the input of other gate constitute a feedback path. For this reason, the circuits of NOR based S-R latch classified as asynchronous sequential circuits."
Question 515,1. What is ambiguous condition in a NAND based S’-R’ latch?,"a) S’=0, R’=1","b) S’=1, R’=0","c) S’=1, R’=1","d) S’=0, R’=0",d,"Explanation: In a NAND based S-R latch, If S’=0 & R’=0 then both the outputs (i.e. Q & Q’) goes HIGH and this condition is called as ambiguous/forbidden state."
Question 516,"2. In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is:",a) No change,b) Set,c) Reset,d) Forbidden,a,"Explanation: In a NAND based S’-R, latch, if S’=1 & R’=1 then there is no any change in the state. It remains in its prior state."
Question 517,3. A NAND based S’-R’ latch can be converted into S-R latch by placing,a) A D latch at each of its input,b) An inverter at each of its input,c) It can never be converted,d) Both a D latch and an inverter at its input,d,Explanation: A NAND based S’-R’ latch can be converted into S-R latch by placing either a D latch or an inverter at its input.
Question 518,4. One major difference between a NAND based S’-R’ latch & a NOR based S-R latch is,a) The inputs of NOR latch are 0 but 1 for NAND latch,b) The inputs of NOR latch are 1 but 0 for NAND latch,c) The output of NAND latch becomes set if S’=0 & R’=1 and vice versa for NOR latch,d) None of the Mentioned,a,"Explanation: Due to inverted input of NAND based S’-R’ latch, the inputs of NOR latch are 0 but 1 for NAND latch."
Question 519,5. The characteristic equation of S-R latch is,a) Q(n+1) = (S + Q(n))R’,b) Q(n+1) = SR + Q(n)R,c) Q(n+1) = S’R + Q(n)R,d) Q(n+1) = S’R + Q'(n)R,a,Explanation: The characteristic equation of S-R latch is Q(n+1) = (S + Q(n))R’.
Question 520,6. The difference between a flip-flop & latch is,a) Both are same,b) Flip-flop consist of an extra output,c) Latches has two inputs but flip-flop has two,d) None of the Mentioned,c,"Explanation: Flip-flop is a modified version of latch. To determine the changes in states, an additional control input is provided to the latch."
Question 521,7. How many types of flip-flops are?,a) 2,b) 3,c) 4,d) 5,c,"Explanation: There are 4 types of flip-flops, viz., S-R, J-K, D, and T."
Question 522,8. The S-R flip flop consist of,a) 4 AND gates,b) Two additional AND gates,c) An additional clock input,d) None of the Mentioned,b,Explanation: The S-R flip flop consist of two additional AND gates at the S and R inputs of S-R latch.
Question 523,9. What is one disadvantage of an S-R flip-flop?,a) It has no Enable input,b) It has a RACE condition,c) It has no clock input,d) None of the Mentioned,d,"Explanation: The main drawback of s-r flip flop is invalid output when both the inputs are high, which is not mentioned in the options."
Question 524,10. One example of the use of an S-R flip-flop is as:,a) Racer,b) Stable oscillator,c) Binary storage register,d) Transition pulse generator,c,"Explanation: S-R refers to set-reset. So, it is used to store two values 0 and 1. Hence, it is referred to as binary storage element."
Question 525,11. When is a flip-flop said to be transparent?,a) When the Q output is opposite the input,b) When the Q output follows the input,c) When you can see through the IC packaging,d) None of the Mentioned,b,Explanation: Flip-flop have the property of responding immediately to the changes in its inputs. This property is called transparency.
Question 526,"12. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________",a) The clock pulse is LOW,b) The clock pulse is HIGH,c) The clock pulse transitions from LOW to HIGH,d) The clock pulse transitions from HIGH to LOW,c,Explanation: Edge triggered device will follow when there is transition. And positive edge triggered when transition takes place from low to high.
Question 527,13. What is the hold condition of a flip-flop?,a) Both S and R inputs activated,b) No active S or R input,c) Only S is active,d) Only R is active,b,Explanation: The hold condition in a flip-flop is obtained when both of the inputs are LOW.
Question 528,"14. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________",a) SET,b) RESET,c) Clear,d) Invalid,b,"Explanation: If S=0, R=1, the flip flop is at reset condition. Then at S=0, R=0, there is no change. So, it remains in reset."
Question 529,15. The circuit that is primarily responsible for certain flip-flops to be designated as edge-triggered is the,a) Edge-detection circuit,b) NOR latch,c) NAND latch,d) Pulse-steering circuit,a,Explanation: The circuit that is primarily responsible for certain flip-flops to be designated as edge-triggered is the edge-detection circuit.
Question 530,1. Which circuit is generated from D flip-flop due to addition of an inverter by causing reduction in the number of inputs?,a) Gated JK-latch,b) Gated SR-latch,c) Gated T-latch,d) Gated D-latch,d,"Explanation: Since, both inputs of the D flip-flop are connected through an inverter. And this causes reduction in the number of inputs."
Question 531,2. The characteristic of J-K flip-flop is similar to,a) S-R flip-flop,b) D flip-flop,c) T flip-flop,d) None of the Mentioned,a,"Explanation: In an S-R flip-flop, S refers to “SET” whereas R refers to “RESET”. The same behaviour is shown by J-K flip-flop."
Question 532,3. A J-K flip-flop can be obtained from the clocked S-R flip-flop by augmenting,a) Two AND gates,b) Two NAND gates,c) Two NOT gates,d) None of the Mentioned,a,Explanation: A J-K flip-flop can be obtained from the clocked S-R flip-flop by augmenting two AND gates.
Question 533,4. How is a J-K flip-flop made to toggle?,"a) J = 0, K = 0","b) J = 1, K = 0","c) J = 0, K = 1","d) J = 1, K = 1",d,"Explanation: When j=k=1 then the race condition is occurs that means both output wants to be HIGH. Hence, there is toggle condition is occurs."
Question 534,5. The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called,a) Parity error checking,b) Ones catching,c) Digital discrimination,d) Digital filtering,b,"Explanation: Ones catching means that the input transitioned to a 1 and back very briefly (unintentionally due to a glitch), but the flip-flop responded and latched it in anyway, i.e., it caught the 1. Similarly for 0’s catching."
Question 535,"6. In J-K flip-flop, “no change” condition appears when","a) J = 1, K = 1","b) J = 1, K = 0","c) J = 0, K = 1","d) J = 0, K = 0",d,"Explanation: If J = 0, K = 0, the output remains unchanged."
Question 536,7. A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________,a) Constantly LOW,b) Constantly HIGH,c) A 20 kHz square wave,d) A 10 kHz square wave,d,"Explanation: The flip flop is sensitive only to the positive or negative edge of the clock pulse. So, the flip-flop toggles whenever the clock is falling/rising at edge. Thus, the output curve has a time period twice that of the clock. Frequency is inversely related to time period and hence frequency gets halved."
Question 537,8. What is the significance of the J and K terminals on the J-K flip-flop?,a) There is no known significance in their designations,"b) The J represents “jump,” which is how the Q output reacts whenever the clock goes high and the J input is also HIGH","c) The letters were chosen in honour of Jack Kilby, the inventory of the integrated circuit",d) All of the other letters of the alphabet are already in use,c,"Explanation: The letters J & K were chosen in honour of Jack Kilby, the inventory of the integrated circuit."
Question 538,"9. On a J-K flip-flop, when is the flip-flop in a hold condition?","a) J = 0, K = 0","b) J = 1, K = 0","c) J = 0, K = 1","d) J = 1, K = 1",a,Explanation: At J=0 k=0 output continues to be in the same state.
Question 539,"10. Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________",a) 00,b) 11,c) 01,d) 10,a,Explanation: Every O/P repeats after its mod here mod is 4 so after 4 clock pulses the O/P repeats i.e. 00.
Question 540,"11. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________",a) 1 kHz,b) 2 kHz,c) 4 kHz,d) 16 kHz,b,"Explanation: 32/2=16:-first flip-flop, 16/2=8:- second flip-flop, 8/2=4:- third flip-flop, 4/2=2:- fourth flip-flop."
Question 541,12. Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.,a) 10.24 kHz,b) 5 kHz,c) 30.24 kHz,d) 15 kHz,b,"Explanation: 12 flip flops = 2^12 = 4096             => 20.48*10^6 = 20480000             => 20480000/4096 = 5000 i.e., 5 kHz."
Question 542,13. How many flip-flops are in the 7475 IC?,a) 2,b) 1,c) 4,d) 8,c,"Explanation: There are4 flip-flops used in 7475 IC and these are RS flip-flop, JK flip-flop, D flip-flop, T flip-flop."
Question 543,"1. In D flip-flop, D stands for",a) Distant,b) Delay,c) Desired,d) None of the Mentioned,b,"Explanation: In D flip-flop, D stands for delay."
Question 544,2. The D flip-flop has _______ input.,a) 1,b) 2,c) 3,d) 4,a,Explanation: The D flip-flop has one input.
Question 545,3. The D flip-flop has ______ output/outputs.,a) 2,b) 3,c) 4,d) None of the Mentioned,a,Explanation: The D flip-flop has two outputs.
Question 546,4. A D flip-flop can be constructed from an ______ flip-flop.,a) S-R,b) J-K,c) T,d) None of the Mentioned,a,Explanation: A D flip-flop can be constructed from an S-R flip-flop by inserting an inverter between S and R and assigning the symbol D to the S input.
Question 547,"5. In D flip-flop, if clock input is LOW, the D input",a) Goes high,b) Has no effect,c) Goes low,d) None of the Mentioned,a,"Explanation: In D flip-flop, if clock input is LOW, the D input has no effect, since the set and reset inputs of the NAND flip-flop are kept HIGH."
Question 548,"6. In D flip-flop, if clock input  is HIGH & D=1, then output is",a) 0,b) 1,c) Forbidden,d) Toggle,a,"Explanation: If clock input  is HIGH & D=1, then output is 0. It can be observed from this diagram:Insert pics of D flip-flop."
Question 549,7. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?,a) The logic level at the D input is transferred to Q on NGT of CLK,b) The Q output is ALWAYS identical to the CLK input if the D input is HIGH,c) The Q output is ALWAYS identical to the D input when CLK = PGT,d) The Q output is ALWAYS identical to the D input,a,"Explanation: By the truth table of D flip flop, we can observe that Q always depends on D. Hence, for every negative trigger pulse, the logic at input D is shifted to Output Q.Insert truth table of D flip-flop."
Question 550,8. Which of the following is correct for a gated D flip-flop?,a) The output toggles if one of the inputs is held HIGH,b) Only one of the inputs can be HIGH at a time,c) The output complement follows the input when enabled,d) Q output follows the input D when the enable is HIGH,d,Explanation: If clock is high then the D flip-flop operate and we know that input is equals to output in case of D flip-flop.
Question 551,"9. With regard to a D latch, ________",a) The Q output follows the D input when EN is LOW,b) The Q output is opposite the D input when EN is LOW,c) The Q output follows the D input when EN is HIGH,d) The Q output is HIGH regardless of EN’s input state,c,Explanation: Latch is nothing but flip flop which holds the o/p or i/p state. And in D flip-flop output follows the input.
Question 552,10. Which of the following is correct for a D latch?,a) The output toggles if one of the inputs is held HIGH,b) Q output follows the input D when the enable is HIGH,c) Only one of the inputs can be HIGH at a time,d) The output complement follows the input when enabled,b,Explanation: If the clock is HIGH then the D flip-flop operates and we know that input equals to output in case of D flip flop.
Question 553,11. Which of the following describes the operation of a positive edge-triggered D flip-flop?,"a) If both inputs are HIGH, the output will toggle",b) The output will follow the input on the leading edge of the clock,"c) When both inputs are LOW, an invalid state exists",d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock,b,Explanation: The main phenomenon of D flip-flop is that the o/p will follow the i/p when enable pin is HIGH.
Question 554,12. A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?,"a) CLK = NGT, D = 0","b) CLK = PGT, D = 0","c) CLOCK NGT, D = 1","d) CLOCK PGT, D = 1",d,"Explanation: PGT refers to Positive Going Transition and NGT refers to negative Going Transition. Earlier, the DFF is in a clear state (output is 0). So, if D = 1 then in the next stage output will be 1 and hence the stage will be changed."
Question 555,13. A positive edge-triggered D flip-flop will store a 1 when ________,a) The D input is HIGH and the clock transitions from HIGH to LOW,b) The D input is HIGH and the clock transitions from LOW to HIGH,c) The D input is HIGH and the clock is LOW,d) The D input is HIGH and the clock is HIGH,b,Explanation:  A positive edge-triggered D flip-flop will store a 1 when the D input is HIGH and the clock transitions from LOW to HIGH.
Question 556,14. Why do the D flip-flops receives its designation or nomenclature as ‘Data Flip-flops’?,a) Due to its capability to receive data from flip-flop,b) Due to its capability to store data in flip-flop,c) Due to its capability to transfer the data into flip-flop,d) All of the Mentioned,c,Explanation: Due to its capability to transfer the data into flip-flop.
Question 557,15. The characteristic equation of D-flip-flop implies that,a) The next state is dependent on previous state,b) The next state is dependent on present state,c) The next state is independent of previous state,d) The next state is independent of present state,d,Explanation: The characteristic equation of D flip-flop is given by: Q(n+1) = D; which indicates that the next state is independent of present state.
Question 558,1. The characteristic equation of J-K flip-flop is,a) Q(n+1)=JQ(n)+K’Q(n),b) Q(n+1)=J’Q(n)+KQ'(n),c) Q(n+1)=JQ'(n)+KQ(n),d) None of the Mentioned,a,Explanation: The characteristic equation of J-K flip-flop is given by: Q(n+1)=JQ(n)+K’Q(n).
Question 559,"2. In a J-K flip-flop, if J=K the resulting flip-flop is referred to as",a) D flip-flop,b) T flip-flop,c) S-R flip-flop,d) None of the Mentioned,c,"Explanation: In J-K flip-flop, if both the inputs are same then it behaves like S-R flip-flop."
Question 560,"3. In J-K flip-flop , the function K=J is used to realize",a) D flip-flop,b) S-R flip-flop,c) T flip-flop,d) None of the Mentioned,c,"Explanation: T flip-flop allows the same inputs. So, in J-K flip-flop J=K then it will work as T flip-flop."
Question 561,4. The only difference between a combinational circuit and a flip-flop is that,a) The flip-flop requires previous state,b) The flip-flop requires next state,c) The flip-flop requires a clock pulse,d) None of the Mentioned,c,Explanation: Both flip-flop and latches are memory elements with clock/control inputs.
Question 562,5. How many stable states a combinational circuits have?,a) 3,b) 4,c) 2,d) 5,c,Explanation: The two stable states of combinational circuits are 1 and 0.
Question 563,6. The flip-flop is only activated by,a) Positive edge trigger,b) Negative edge trigger,c) Either positive or Negative edge trigger,d) None of the Mentioned,c,Explanation: Flip flops can be activated with either a positive or negative edge trigger.
Question 564,7. The S-R latch composed of NAND gates is called an active low circuit because,a) It is only activated by a positive level trigger,b) It is only activated by a negative level trigger,c) It is only activated by either a positive or negative level trigger,d) None of the Mentioned,b,Explanation: Active low indicates that only an input value of 0 sets or resets the circuit.
Question 565,8. Both the J-K & the T flip-flop are derived from the basic,a) S-R flip-flop,b) S-R latch,c) D latch,d) D flip-flop,b,Explanation: The SR latch is the basic block for the D latch/flip flop from which the JK and T flip flops are derived.
Question 566,9. The flip-flops which has not any invalid states are,"a) S-R, J-K, D","b) S-R, J-K, T","c) J-K, D, S-R","d) J-K, D, T",d,"Explanation: Unlike the SR latch, these circuits have no invalid states."
Question 567,10. What does the triangle on the clock input of a J-K flip-flop mean?,a) Level enabled,b) Edge triggered,c) Both a & b,d) Level triggered,b,"Explanation: The triangle on the clock input of a J-K flip-flop mean edge triggered.11. What does the circle on the clock input of a J-K flip-flop mean?a) Level enabledb) Positive edge triggeredc) negative edge triggeredd) Level triggeredView AnswerAnswer: cExplanation: The circle on the clock input of a J-K flip-flop mean negative edge triggered."
Question 568,12. What does the direct line on the clock input of a J-K flip-flop mean?,a) Level enabled,b) Positive edge triggered,c) negative edge triggered,d) Level triggered,d,Explanation: The direct line on the clock input of a J-K flip-flop mean level triggered.
Question 569,13. What does the half circle on the clock input of a J-K flip-flop mean?,a) Level enabled,b) Positive edge triggered,c) negative edge triggered,d) Level triggered,d,Explanation: The half circle on the clock input of a J-K flip-flop mean level triggered.
Question 570,14. A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is,a) Constantly LOW,b) Constantly HIGH,c) A 20 kHz square wave,d) A 10 kHz square wave,d,"Explanation: As one flip flop is used so there are two states available. So, 20/2 = 10Hz frequency is available at the output. "
Question 571,"15. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________",a) The clock pulse is LOW,b) The clock pulse is HIGH,c) The clock pulse transitions from LOW to HIGH,d) The clock pulse transitions from HIGH to LOW,c,Explanation: Edge triggered device will follow the input condition when there is a transition. And positive edge triggered when transition occurs from LOW to HIGH.
Question 572,1. The asynchronous input can be used to set the flip-flop to the,a) 1 state,b) 0 state,c) either 1 or 0 state,d) none of the Mentioned,c,"Explanation: The asynchronous input can be used to set the flip-flop to the 1 state or clear the flip-flop to the 0 state at any time, regardless of the condition at the other inputs."
Question 573,2. Input clock of RS flip-flop is given to,a) Input,b) Pulser,c) Output,d) Master slave flip-flop,b,Explanation: Pulser behaves like an arithmetic operator. 
Question 574,3. D flip-flop is a circuit having,a) 2 NAND gates,b) 3 NAND gates,c) 4 NAND gates,d) 5 NAND gates,c,Explanation: D flip-flop is a circuit having 4 NAND gates. Two of them are connected with each other.
Question 575,"4. In JK flip flop same input, i.e. at a particular time or during a clock pulse, the output will oscillate back and forth between 0 and 1. At the end of the clock pulse the value of output Q is uncertain. The situation is referred to as?",a) Conversion condition,b) Race around condition,c) Lock out state,d) None of the Mentioned,b,Explanation: A race around condition is a flaw in an electronic system or process whereby the output and result of the process is unexpectedly dependent on the sequence or timing of other events.
Question 576,5. Master slave flip flop is also referred to as?,a) Level triggered flip flop,b) Pulse triggered flip flop,c) Edge triggered flip flop,d) None of the Mentioned,b,"Explanation: The term pulse triggered means the data is entered on the rising edge of the clock pulse, but the output does not reflect the change until the falling edge of clock pulse."
Question 577,"6. In a positive edge triggered JK flip flop, a low J and low K produces?",a) High state,b) Low state,c) Toggle state,d) None of the Mentioned,d,Explanation: In JK Flip Flop if J = K = 0 then it holds its current state. There will be no change.
Question 578,"7. If one wants to design a binary counter, preferred type of flip-flop is",a) D type,b) S-R type,c) Latch,d) J-K type,d,"Explanation: If one wants to design a binary counter, preferred type of flip-flop is J-K type because it has capability to recover from toggle condition."
Question 579,8. S-R type flip-flop can be converted into D type flip-flop if S is connected to R through,a) OR Gate,b) Inverter,c) AND Gate,d) Full Adder,c,Explanation: S-R type flip-flop can be converted into D type flip-flop if S is connected to R through AND gate.
Question 580,9. Which of the following flip-flops is free from race around problem?,a) T flip-flop,b) SR flip-flop,c) Master-Slave Flip-flop,d) None of the Mentioned,a,Explanation: T flip-flop is free from race around condition because its output depends only on the input; hence there is no any problem creates as like toggle. 
Question 581,10. Which of the following is the Universal Flip-flop?,a) S-R flip-flop,b) J-K flip-flop,c) Master slave flip-flop,d) D Flip-flop,b,"Explanation: There are a lots of flip-flop can be prepared by using J-K flip-flop. So, the name is universal flip-flop."
Question 582,11. How many types of triggering takes place in a flip flops?,a) 2,b) 3,c) 4,d) 5,a,"Explanation: There are two types of triggering takes place in a flip-flop, viz., level triggering & edge triggering."
Question 583,12. Flip-flops are,a) Stable devices,b) Astable devices,c) Bistable devices,d) None of the Mentioned,c,Explanation: Flip-flops are synchronous bistable devices known as bistable multivibrators.
Question 584,13. The term synchronous means,a) The output changes state only when any of the input is triggered,b) The output changes state only when the clock input is triggered,c) The output changes state only when the input is reversed,d) None of the Mentioned,b,"Explanation: The term synchronous means the output changes state only when the clock input is triggered. That is, changes in the output occur in synchronization with the clock."
Question 585,"14. The S-R, J-K and D inputs are called",a) Asynchronous inputs,b) Synchronous inputs,c) Bidirectional inputs,d) Unidirectional inputs,b,"Explanation: The S-R, J-K and D inputs are called synchronous inputs because data on these inputs are transferred to the flip-flop’s output only on the triggering edge of the clock pulse."
Question 586,15. The circuit that generates a spike in response to a momentary change of input signal is called,a) R-C differentiator circuit,b) L-R differentiator circuit,c) R-C integrator circuit,d) L-R integrator circuit,a,Explanation: The circuit that generates a spike in response to a momentary change of input signal is called R-C differentiator circuit.
Question 587,"1. To realise one flip-flop using another flip-flop along with a combinational circuit, known as",a) PREVIOUS state decoder,b) NEXT state decoder,c) MIDDLE state decoder,d) None of the Mentioned,b,"Explanation: To realise one flip-flop using another flip-flop along with a combinational circuit, known as NEXT state decoder which acts as like a flip-flop."
Question 588,"2. For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as",a) External inputs to S and R,b) Internal inputs to S and R,c) External inputs to combinational circuit,d) Internal inputs to combinational circuit,a,"Explanation:  If a JK Flip Flop is required, the inputs are given to the combinational circuit and the output of the combinational circuit is connected to the inputs of the actual flip flop. So,  J and K will be given as external inputs to S and R."
Question 589,"3. For realisation of JK flip-flop from SR flip-flop, if J=0 & K=0 then the input is","a) S=0, R=0","b) S=0, R=X","c) S=X, R=0","d) S=X, R=X",b,"Explanation: If J=0 & K=0, the output will be as: Q(n)=0, Q(n+1)=0 and it is fed into both the AND gates which results as S=0 & R=X(i.e. don’t care)."
Question 590,"4. For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be","a) S=0, R=1","b) S=X, R=0","c) S=1, R=0","d) S=1, R=1",c,"Explanation: If J=1, K=0 & present state is 0(i.e. Q(n)=0) then next state will be 1 which results excitation inputs as S=1 & R=0."
Question 591,"5. For realisation of SR flip-flop from JK flip-flop, the excitation input will be obtained from",a) S and R,b) R input,c) J and K input,d) None of the Mentioned,c,"Explanation: It is the reverse process of SR flip-flop to JK flip-flop. So, for realisation of SR flip-flop from JK flip-flop, the excitation input will be obtained from J and K."
Question 592,"6. For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be",a) 1,b) 0,c) Don’t care,d) Toggle,a,"Explanation: For JK flip-flop to SR flip-flop, if S=1, R=0 & present state is 0 then next state will be 0 because next stage is complement of present stage."
Question 593,"7. For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be","a) J=1, K=1","b) J=X, K=1","c) J=1, K=X","d) J=0, K=0",c,"Explanation: For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be J=1, K=X."
Question 594,8. The K-map simplification for realisation of SR flip-flop from JK flip-flop is,"a) J=1, K=0","b) J=R, K=S","c) J=S, K=R",d) None of the Mentioned,c,"Explanation: The K-map simplification for realisation of SR flip-flop from JK flip-flop is given by: J=S, K=R."
Question 595,"9. For realisation of D flip-flop from SR flip-flop, the external input is given through",a) S,b) R,c) D,d) Both S and R,c,"Explanation: For realisation of D flip-flop from SR flip-flop, S and R are the actual inputs of the flip flop which is connected together via NOT gate and it is called external input as D."
Question 596,"10. For D flip-flop to JK flip-flop, the characteristics equation is given by:",a) D=JQ(p)’+Q(p)K’,b) D=JQ(p)’+KQ(p)’,c) D=JQ(p)+Q(p)K’,d) D=J’Q(p)+Q(p)K,a,"Explanation: For D flip-flop to JK flip-flop, the characteristics equation is given by D=JQ(p)’+Q(p)K’."
Question 597,"1. In digital logic, a counter is a device which",a) Counts the number of outputs,b) Stores the number of times a particular event or process has occurred,c) Stores the number of times a clock pulse rises and falls,d) None of the Mentioned,b,"Explanation: In digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal."
Question 598,2. A counter circuit is usually constructed of,a) A number of latches connected in cascade form,b) A number of NAND gates connected in cascade form,c) A number of flip-flops connected in cascade,d) None of the Mentioned,c,Explanation: A counter circuit is usually constructed of a number of flip-flops connected in cascade.
Question 599,3. What is the maximum possible range of bit-count specifically in n-bit binary counter consisting of ‘n’ number of flip-flops?,a) 0 to 2n,b) 0 to 2n-1,c) 0 to 2n+1,d) 0 to 2n+1/2,c,Explanation: The maximum possible range of bit-count specifically in n-bit binary counter consisting of ‘n’ number of flip-flops is 0 to 2n+1.
Question 600,4. How many types of counter are?,a) 2,b) 3,c) 4,d) 5,b,"Explanation: Counters are of 3 types, namely, (i)asynchronous/synchronous, (ii)single and multi-mode & (iii)modulus counter."
Question 601,5. A decimal counter has ______ states.,a) 5,b) 10,c) 15,d) 20,b,"Explanation: Decimal counter is also known as 10 stage counter. So, it has 10 states."
Question 602,6. Ripple counters are also called,a) SSI counters,b) Asynchronous counters,c) Synchronous counters,d) VLSI counters,b,Explanation: Ripple counters are also called asynchronous counter.
Question 603,7. Synchronous counter is a type of,a) SSI counters,b) LSI counters,c) MSI counters,d) VLSI counters,c,Explanation: Medium Scale Integrated (MSI) is an operation in which the clock pulse is supplied to all the flip-flops simultaneously.
Question 604,8. Three decade counter would have,a) 2 BCD counters,b) 3 BCD counters,c) 4 BCD counters,d) 5 BCD counters,b,"Explanation: Three decade counter has 30 states and a BCD counter has 10 states. So, it would require 3 BCD counters."
Question 605,9. BCD counter is also known as,a) Parallel counter,b) Decade counter,c) Synchronous counter,d) VLSI counter,b,Explanation: BCD counter is also known as decade counter because both have the same number of stages.
Question 606,10. The parallel outputs of a counter circuit represent the,a) Parallel data word,b) Clock frequency,c) Counter modulus,d) Clock count,d,Explanation: The parallel outputs of a counter circuit represent the clock count.
Question 607,1. How many natural states will there be in a 4-bit ripple counter?,a) 4,b) 8,c) 16,d) 32,c,Explanation: 24 = 16 states.
Question 608,2. A ripple counter’s speed is limited by the propagation delay of:,a) Each flip-flop,b) All flip-flops and gates,c) The flip-flops only with gates,d) Only circuit gates,a,"Explanation: A ripple counter is something that is derived by other flip-flops. Its like a series of Flip Flops. Output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account."
Question 609,3. One of the major drawbacks to the use of asynchronous counters is that:,a) Low-frequency applications are limited because of internal propagation delays,b) High-frequency applications are limited because of internal propagation delays,c) Asynchronous counters do not have major drawbacks and are suitable for use in high- and low-frequency counting applications,"d) Asynchronous counters do not have propagation delays, which limits their use in high-frequency applications",b,Explanation: One of the major drawbacks to the use of asynchronous counters is that High-frequency applications are limited because of internal propagation delays.
Question 610,4. Internal propagation delay of asynchronous counter is removed by,a) Ripple counter,b) Ring counter,c) Modulus counter,d) Synchronous counter,d,Explanation: Internal propagation delay of asynchronous counter is removed by synchronous counter because clock input is given to each flip-flop individually in synchronous counter.
Question 611,5. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?,a) The output increases by 1,b) The output decreases by 1,c) The output word increases by 2,d) The output word decreases by 2,a,"Explanation: In an asynchronous counter, the output of 1st flip-flop is given to second flip-flop as clock input. So, in case of binary down counter the output word decreases by 1."
Question 612,6. How many flip-flops are required to construct a decade counter?,a) 4,b) 8,c) 5,d) 10,a,"Explanation: Number of flip-flop required is calculated by this formula: 2^(n-1)<=N<=2^n. 24=16and23=8, therefore, 4 flip flops needed."
Question 613,7. The terminal count of a typical modulus-10 binary counter is,a) 0000,b) 1010,c) 1001,d) 1111,c,"Explanation: Modulus-10 means count from 0 to 9. So, terminal count is 9 (1001). "
Question 614,8. How many different states does a 3-bit asynchronous counter have?,a) 2,b) 4,c) 8,d) 16,c,"Explanation: 23=8, so 8 states a 3-bit asynchronous counter have."
Question 615,"9. A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(total)) is",a) 12 ms,b) 24 ns,c) 48 ns,d) 60 ns,d,"Explanation: Each bit has propagation delay = 12ns. So, 5 bits = 12ns * 5 = 60ns."
Question 616,10. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required?,a) 1,b) 2,c) 8,d) 15,d,"Explanation: Transitional state is given by 24 – 1 = 15. So, total transitional states are 15."
Question 617,"11. A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of",a) 15 ns,b) 30 ns,c) 45 ns,d) 60 ns,d,"Explanation: One bit change is 15 ns, so 4-bit change = 15 * 4 = 60."
Question 618,12. Three cascaded decade counters will divide the input frequency by,a) 10,b) 20,c) 100,d) 1000,d,"Explanation: Decade counter has 10 states. So, three decade counters are cascaded i.e. 10*10*10=1000 states."
Question 619,13. A ripple counter’s speed is limited by the propagation delay of:,a) Each flip-flop,b) All flip-flops and gates,c) The flip-flops only with gates,d) Only circuit gates,a,Explanation: A ripple counter’s speed is limited by the propagation delay of each flip-flop.
Question 620,14. A 4-bit counter has a maximum modulus of,a) 3,b) 6,c) 8,d) 16,d,Explanation: 24 = 16.
Question 621,"15. A principle regarding most display decoders is that when the correct input is present, the related output will switch",a) HIGH,b) To high impedance,c) To an open,d) LOW,d,"Explanation: A principle regarding most display decoders is that when the correct input is present, the related output will switch LOW."
Question 622,1. What is the difference between a 7490 and a 7493?,"a) 7490 is a MOD-10, 7493 is a MOD-16","b) 7490 is a MOD-16, 7493 is a MOD-10","c) 7490 is a MOD-12, 7493 is a MOD-16","d) 7490 is a MOD-10, 7493 is a MOD-12",a,"Explanation: the difference between a 7490 and a 7493 is that 7490 is a MOD-10, 7493 is a MOD-16 counter."
Question 623,2. How many different states does a 2-bit asynchronous counter have?,a) 1,b) 4,c) 2,d) 8,b,Explanation: 2^2 = 4. 
Question 624,"3. A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________",a) 10 kHz,b) 20 kHz,c) 30 kHz,d) 60 kHz,c,"Explanation: Cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. So, 5*8*10=400. Applied clock frequency = 12 MHz; hence, the lowest output frequency possible is 12MHz/400=30 kHz."
Question 625,4. Which one is a 4-bit binary ripple counter?,a) IC 7493,b) IC 7490,c) IC 7491,d) IC 7492,b,Explanation: IC 7493 is a 4-bit binary ripple counter.
Question 626,5. IC 7493 consist of,a) 4 S-R flip-flop,b) 4 J-K flip-flop,c) 4 master-slave flip-flop,d) 4 D flip-flop,c,"Explanation: IC 7493 consist of 4 master-slave flip-flop."
Question 627,"6. A reset input is used in IC 7493, why?",a) For increment of bit by 1,b) For decrement of bit by 1,c) For reset the counter,d) None of the Mentioned,c,Explanation: The reset inputs are used to reset the counter to 0000.
Question 628,"7. In a 4-bit binary ripple counter, four master-slave flip-flops are internally connected to provide a ________ bit counter.",a) Divide-by-2 & divide-by-6,b) Divide-by-6 & divide-by-8,c) Divide-by-2 & divide-by-8,d) Divide-by-4 & divide-by-8,c,"Explanation: In a 4-bit binary ripple counter, four master-slave flip-flops are internally connected to provide a Divide-by-2 & divide-by-8 bit counter."
Question 629,8. Which of the following is decade counter?,a) IC 7493,b) IC 7490,c) IC 7491,d) IC 7492,b,Explanation: IC 7490 is called as decade counter or MOD-10.
Question 630,"9. In a 4-bit decade counter, four master-slave flip-flops are internally connected to provide a ________ bit counter.",a) Divide-by-2 & divide-by-6,b) Divide-by-6 & divide-by-8,c) Divide-by-2 & divide-by-5,d) Divide-by-4 & divide-by-8,c,"Explanation: In a decade counter, four master-slave flip-flops are internally connected to provide a Divide-by-2 & divide-by-5 bit counter."
Question 631,"10. Reset inputs are used in IC 7490, why?",a) For increment of bit by 1,b) For decrement of bit by 1,c) For reset the counter,d) None of the Mentioned,c,Explanation: The reset inputs are used to reset the counter to 0000.
Question 632,"11. The set inputs are used in a decade counter, why?",a) To set the counter to 0011,b) To set the counter to 1000,c) To set the counter to 1001,d) To set the counter to 0001,c,Explanation: The set inputs are used in a decade counter to set set the counter to 1001.
Question 633,12. List which pins need to be connected together on a 7493 to make a MOD-12 counter.,"a) 12 to 1, 11 to 3, 9 to 2","b) 12 to 1, 11 to 3, 12 to 2","c) 12 to 1, 11 to 3, 8 to 2","d) 12 to 1, 11 to 3, 1 to 2",c,"Explanation: It is clear from the diagram shown below: 12 & 1 are clear pins, 11 & 3 are clock pins, 8 & 2 are input for 7493 FF."
Question 634,13. Ripple counter IC has,a) 10 pins,b) 11 pins,c) 12 pins,d) 14 pins,d,"Explanation: Ripple counter IC has 14 pins."
Question 635,14. Integrated-circuit counter chips are used in numerous applications including:,"a) Timing operations, counting operations, sequencing, and frequency multiplication","b) Timing operations, counting operations, sequencing, and frequency division","c) Timing operations, decoding operations, sequencing, and frequency multiplication","d) Data generation, counting operations, sequencing, and frequency multiplication",b,"Explanation: There is no integrated Circuits employed for frequency multiplication. In the options a, c, d we have given frequency multiplication. So, they are not the correct answers."
Question 636,15. What is the difference between a 7490 and a 7492?,"a) 7490 is a MOD-12, 7492 is a MOD-10","b) 7490 is a MOD-12, 7492 is a MOD-16","c) 7490 is a MOD-16, 7492 is a MOD-10","d) 7490 is a MOD-10, 7492 is a MOD-12",d,"Explanation: From the properties of both ICs, we have 7490 is a MOD-10, 7492 is a MOD-12."
Question 637,1. Which of the following statements are true?,a) Asynchronous events does not occur at the same time,b) Asynchronous events are controlled by a clock,c) Synchronous events does not need a clock to control them,d) Only asynchronous events need a control clock,a,Explanation: Asynchronous events does not occur at the same time because of propagation delay.
Question 638,2. A down counter using n-flip-flops count,a) Downward from a maximum count,b) Upward from a minimum count,c) Downward from a minimum to maximum count,d) None of the Mentioned,a,Explanation: As the name suggests down counter means counting occurs from a higher value to lower value (i.e. (2^n – 1) to 0). 
Question 639,3. UP Counter is,a) It counts in upward manner,b) It count in down ward manner,c) It counts in both the direction,d) None of the mentioned,a,Explanation: UP counter counts in upward manner from 0 to (2^n – 1).
Question 640,4. DOWN counter is,a) It counts in upward manner,b) It count in downward manner,c) It counts in both the direction,d) None of the mentioned,b,Explanation: DOWN counter counts in downward manner from (2^n – 1) to 0.
Question 641,5. How many different states does a 3-bit asynchronous down counter have?,a) 2,b) 4,c) 6,d) 8,d,"Explanation: The state of a counter doesn’t change on changing the direction of count. So, it will have 2^3 = 8 states."
Question 642,"6. In a down counter, which flip-flop doesn’t toggle when the inverted output of the preceeding flip-flop goes from HIGH to LOW.",a) MSB flip-flop,b) LSB flip-flop,c) Master slave flip-flop,d) None of the Mentioned,b,"Explanation: Since, the LSB flip-flop changes its state at each negative transition of clock. That is why LSB flip-flop doesn’t have toggle."
Question 643,"7. In a 3-bit asynchronous down counter, the initial content is",a) 000,b) 111,c) 010,d) 101,a,"Explanation: Initially, all the flip-flops are RESET. So, the initial content is 000."
Question 644,"8. In a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes",a) 000,b) 111,c) 101,d) 010,b,"Explanation: Since, in the down counter, the counter content is decremented by 1 for every negative transition. Hence, in a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes 111. "
Question 645,"9. In a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes",a) 000,b) 111,c) 101,d) 010,c,"Explanation: Since, in the down counter, the counter content is decremented by 1 for every negative transition. Hence, in a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes 101."
Question 646,"10. The hexadecimal equivalent of 15,536 is ________",a) 3CB0,b) 3C66,c) 63C0,d) 6300,a,Explanation: You just divide the number by 2 at the end and use LSB to MSB during arranging them in sequence. And make the pair of four bit from right to left. 
Question 647,11. In order to check the CLR function of a counter,a) Apply the active level to the CLR input and check all of the Q outputs to see if they are all in their reset state,b) Ground the CLR input and check to be sure that all of the Q outputs are LOW,c) Connect the CLR input to Vcc and check to see if all of the Q outputs are HIGH,d) Connect the CLR to its correct active level while clocking the counter; check to make sure that all of the Q outputs are toggling,a,"Explanation: In order to check the CLR function of a counter, apply the active level to the CLR input and check all of the Q outputs to see if they are all in their reset state."
Question 648,1. Modulus refers to,a) A method used to fabricate decade counter units,"b) The modulus of elasticity, or the ability of a circuit to be stretched from one mode to another","c) An input on a counter that is used to set the counter state, such as UP/DOWN",d) The maximum number of states in a counter sequence,d,Explanation: Modulus is defined as the maximum number of stages/states a counter has. 
Question 649,2. A sequential circuit design is used to,a) Count up,b) Count down,c) Decode an end count,d) Count in a random order,d,Explanation: A sequential circuit design is used to count in a random manner which is faster than combinational circuit.
Question 650,"3. In general, when using a scope to troubleshoot digital systems, the instrument should be triggered by",a) The A channel or channel 1,"b) The vertical input mode, when using more than one channel",c) The system clock,"d) Line sync, in order to observe troublesome power line glitches",c,"Explanation: All the information is sent from one end to another end through the clock pulse which behaves like a carrier. So, for troubleshooting it should be triggered by the same."
Question 651,4. Which counters are often used whenever pulses are to be counted and the results displayed in decimal?,a) Synchronous,b) Bean,c) Decade,d) BCD,d,"Explanation: BCD means Binary Coded Decimal, which means that decimal numbers coded of binary numbers."
Question 652,"5. The ________ counter in the Altera library has controls that allow it to count up or down, and perform synchronous parallel load and asynchronous cascading.",a) 74134,b) LPM,c) Synchronous,d) AHDL,b,"Explanation: The library of parameterized modules (LPM) counter in the Altera library has controls that allow it to count up or down, and perform synchronous parallel load and asynchronous cascading."
Question 653,6. The minimum number of flip-flops that can be used to construct a modulus-5 counter is,a) 3,b) 8,c) 5,d) 10,a,Explanation: The minimum number of flip-flops used in a counter is given by: 2(n-1)<=N<=2n.
Question 654,7. The duty cycle of the most significant bit from a 4-bit (0–9) BCD counter is,a) 20%,b) 50%,c) 10%,d) 80%,a,"Explanation: There are 10 states, out of which MSB is high only for (1000, 1001) 2 times. Hence duty cycle is 2/10*100 = 20%."
Question 655,"8. Normally, synchronous counter is designed using",a) S-R flip-flops,b) J-K flip-flops,c) D flip-flops,d) T flip-flops,b,"Explanation: Since, J-K flip-flops have options of recovery from toggle condition and by using less number of J-K flip-flops a synchronous counter can be designed. So, it is more preferred."
Question 656,9. MOD-16 counter requires ________ no. of states.,a) 8,b) 4,c) 16,d) 32,c,"Explanation: 2n>=2(n-1), by using this formula we get the value of N=16."
Question 657,10. What is state diagram?,a) It provides the graphical representation of states,b) It provides exactly the same information as the state table,c) It is same as the truth table,d) None of the Mentioned,b,Explanation: The state diagram provides exactly the same information as the state table and is obtained directly from the state table.
Question 658,11. High speed counter is,a) Ring counter,b) Ripple counter,c) Synchronous counter,d) Asynchronous counter,c,Explanation: Synchronous counter doesn’t have propagation delay.
Question 659,12. Program counter in a digital computer,a) Counts the number of programs run in the machine,b) Counts the number of times a subroutine,c) Counts the number of time the loops are executed,d) Points the memory address of the current or the next instruction,d,Explanation: Program counter in a digital computer points the memory address of the current or the next instruction.
Question 660,13. Fundamental mode is another name for,a) Level operation,b) Pulse operation,c) Clock operation,d) None of the Mentioned,b,"Explanation: Whatever the input given to the devices are in the form of pulses always. That is why, it is known as fundamental mode."
Question 661,1. A ripple counter’s speed is limited by the propagation delay of:,a) Each flip-flop,b) All flip-flops and gates,c) The flip-flops only with gates,d) Only circuit gates,a,"Explanation: A ripple counter is something that is derived by other flip-flops. Its like a series of Flip Flops. Output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account."
Question 662,"2. A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ________",a) 12 ms,b) 24 ns,c) 48 ns,d) 60 ns,d,Explanation: Each bit = 12ns. 5 bits = 12ns * 5 = 60ns.
Question 663,"3. A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ________",a) 15 ns,b) 30 ns,c) 45 ns,d) 60 ns,d,"Explanation: The given counter is ripple(asynchronous), so only it would take 4 * 15 = 60ns."
Question 664,4. A ripple counter’s speed is limited by the propagation delay of:,a) Each flip-flop,b) All flip-flops and gates,c) The flip-flops only with gates,d) Only circuit gates,a,Explanation: A ripple counter’s speed is limited by the propagation delay of each flip-flop.
Question 665,5. What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of tPHL = 22 ns and tPLH = 15 ns?,a) 15 ns,b) 22 ns,c) 60 ns,d) 88 ns,d,"Explanation: Maximum propagation delay is the longest delay between an input changing value and the output changing value. Hence, 22 * 4 = 88."
Question 666,6. The main drawback of a ripple counter is that,a) It has a cumulative settling time,b) It has a distributive settling time,c) It has a productive settling time,d) None of the Mentioned,a,Explanation: The main drawback of a ripple counter is that it has a cumulative settling time (i.e. another bit is transmitted just after one consequently).
Question 667,"7. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to",a) 20 MHz,b) 10 MHz,c) 5 MHz,d) 4 MHz,c,Explanation: Propagation Delay for one FF is 50ns. For 4 FF = 50 x 4 = 200ns. Clock frequency = 1/200ns = 5 MHz.
Question 668,"8. As the number of flip flops are increased, the total propagation delay of",a) Ripple counter increases but that of synchronous counter remains the same,b) Both ripple and synchronous counters increase,c) Both ripple and synchronous counters remain the same,d) Ripple counter remains the same but that of synchronous counter increases,a,"Explanation: In ripple counter the clock pulses are applied to one flip- flop only. Hence, as the number of flip-flops increases the delay increases. In synchronous counter, clock pulses to all flip-flops are applied simultaneously."
Question 669,9. A reliable method for eliminating decoder spikes is the technique called ________,a) Strobing,b) Feeding,c) Wagging,d) Waving,a,Explanation: A reliable method for eliminating decoder spikes is the technique called strobing.
Question 670,10. A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because,a) It is a random event,b) It occurs less frequently than the normal decoded output,c) It is very fast,d) All of the Mentioned,d,Explanation: A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because it is a random event and very fast and it occurs less frequently than the normal decoded output.
Question 671,11. Assume a 4-bit ripple counter has a failure in the second flip-flop such that it “locks up”. The third and fourth stages will,a) Continue to count with correct outputs,b) Continue to count but have incorrect outputs,c) Stop counting,d) Turn into molten silicon,c,Explanation: Because next flip-flop’s input depends on the output of the previous flip-flop.
Question 672,1. UP-DOWN counter is a combination of,a) Latches,b) Flip-flops,c) UP counter,d) Up counter & down counter,d,"Explanation: As the name suggests UP-DOWN, it means that it has up-counter and down-counter as well."
Question 673,2. UP-DOWN counter is also known as,a) Dual counter,b) Multi counter,c) Multimode counter,d) None of the Mentioned,c,Explanation: UP-DOWN counter is also known as multimode counter because it has capability of counting upward as well as downwards.
Question 674,"3. In an UP-counter, each flip-flop is triggered by",a) The output of the next flip-flop,b) The normal output of the preceding flip-flop,c) The clock pulse of the previous flip-flop,d) The inverted output of the preceding flip-flop,b,"Explanation: In an UP-counter, each flip-flop is triggered by the normal output of the preceding flip-flop."
Question 675,"4. In DOWN-counter, each flip-flop is triggered by",a) The output of the next flip-flop,b) The normal output of the preceding flip-flop,c) The clock pulse of the previous flip-flop,d) The inverted output of the preceding flip-flop,d,"Explanation: In DOWN-counter, each flip-flop is triggered by the inverted output of the preceding flip-flop."
Question 676,5. Binary counter that count incrementally and decremently is called,a) Up-down counter,b) LSI counters,c) Down counter,d) Up counter,a,Explanation: Binary counter that count incrementally and decremently is called UP-DOWN counter/multimode counter.
Question 677,"6. Once an up-/down-counter begins its count sequence, it",a) Starts counting,b) Can be reversed,c) Can’t be reversed,d) None of the Mentioned,d,"Explanation: In up/down ripple counter once the counting begins, we can simply change the pulse M (mode control) M = 0 or 1 respectively for UP counter or Down counter. "
Question 678,"7. In 4-bit up-down counter, how many flip-flops are required?",a) 2,b) 3,c) 4,d) 5,c,"Explanation: In a 4-bit up-down counter, there are 4 J-K flip-flops required."
Question 679,8. A modulus-10 counter must have ________,a) 10 flip-flops,b) Flip-flops,c) 2 flip-flops,d) Synchronous clocking,b,Explanation: For any number of modulus we need only 1 flip flop. Because it takes 1 bit but works as a many modulus.
Question 680,9. Which is not an example of a truncated modulus?,a) 8,b) 9,c) 11,d) 15,a,Explanation: An n-bit counter whose modulus is less than the maximum possible is called a truncated counter.
Question 681,10. The designation  means that the ________,"a) Up count is active-HIGH, the down count is active-LOW","b) Up count is active-LOW, the down count is active-HIGH",c) Up and down counts are both active-LOW,d) Up and down counts are both active-HIGH,a,"Explanation: The designation means that the up count is active-HIGH, the down count is active-LOW."
Question 682,"11. An asynchronous binary up counter, made from a series of leading edge-triggered flip-flops, can be changed to a down counter by ________",a) Taking the output on the other side of the flip-flops ( instead of Q),b) Clocking of each succeeding flip-flop from the other side ( instead of Q),c) Changing the flip-flops to trailing edge triggering,d) All of the Mentioned,d,"Explanation: By all of the mentioned ideas, an asynchronous binary up counter, made from a series of leading edge-triggered flip-flops, can be changed to a down counter."
Question 683,12. A 4-bit binary up counter has an input clock frequency of 20 kHz. The frequency of the most significant bit is ________,a) 1.25 kHz,b) 2.50 kHz,c) 160 kHz,d) 320 kHz,a,"Explanation: Input clock is given by: 20/2 kHz. So, count on basis of 10 kHz clock. And MSB changes on 8th stage; Hence, f = 10/8 = 1.25 kHz."
Question 684,1. A register is defined as,a) The group of latches for storing one bit of information,b) The group of latches for storing n-bit of information,c) The group of flip-flops suitable for storing one bit of information,d) The group of flip-flops suitable for storing binary information,d,Explanation: A register is defined as the group of flip-flops suitable for storing binary information. Each flip-flop is a binary cell capable of storing one bit of information.
Question 685,2. The register is a type of,a) Combinational circuit,b) Sequential circuit,c) CPU,d) Latches,a,Explanation: Register’s output depends on the order or timing of the inputs. The device who follows this properties is termed as sequential circuit.
Question 686,3. How many types of registers are?,a) 2,b) 3,c) 4,d) 5,c,"Explanation: There are 4 types of registers, viz., S-R, J-K, D, & T register."
Question 687,4. The main difference between a register and a counter is,a) A register has no specific sequence of states,b) A counter has no specific sequence of states,c) A register has capability to store one bit of information but counter has n-bit,d) None of the Mentioned,a,Explanation: The main difference between a register and a counter is that a register has no specific sequence of states except in certain specialised applications.
Question 688,"5. In D register, ‘D’ stands for",a) Delay,b) Decrement,c) Data,d) Decay,c,Explanation: D stands for data in case of register not delay.
Question 689,6. Registers capable of shifting in one direction is,a) Universal shift register,b) Unidirectional shift register,c) Unipolar shift register,d) Unique shift register,b,Explanation: The register capable of shifting in one direction is unidirectional shift register.
Question 690,7. A register that is used to store binary information is called,a) Data register,b) Binary register,c) Shift register,d) None of the Mentioned,b,Explanation: A register that is used to store binary information is called binary register.
Question 691,8. A shift register is defined as,a) The register capable of shifting an information to another register,b) The register capable of shifting an information either to the right or to the left,c) The register capable of shifting an information to the right only,d) The register capable of shifting an information to the left only,b,Explanation: The register capable of shifting an information either to the right or to the left is termed as shift register.
Question 692,9. How many methods of shifting of data are available?,a) 2,b) 3,c) 4,d) 5,a,Explanation: There are two types of shifting of data are available and these are serial shifting & parallel shifting.
Question 693,"10. In serial shifting method, data shifting occurs",a) One bit at a time,b) simultaneously,c) Two bit at a time,d) Four bit at a time,a,"Explanation: As the name suggests serial shifting, it means that data shifting will take place one bit at a time for each clock pulse in a serial fashion."
Question 694,"1. Based on how binary information is entered or shifted out, shift registers are classified into _______ categories.",a) 2,b) 3,c) 4,d) 5,c,"Explanation: Based on how binary information is entered or shifted out, shift registers are classified into 4 categories, viz., SISO, SIPO, PISO, PIPO."
Question 695,2. The full form of SIPO is,a) Serial-in Parallel-out,b) Parallel-in Serial-out,c) Serial-in Serial-out,d) None of the Mentioned,a,Explanation: SIPO is always known as Serial-in Parallel-out.
Question 696,3. A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?,a) Tristate,b) End around,c) Universal,d) Conversion,c,"Explanation: The universal register is capable of shifting left, right and parallel load capabilities."
Question 697,4. How can parallel data be taken out of a shift register simultaneously?,a) Use the Q output of the first FF,b) Use the Q output of the last FF,c) Tie all of the Q outputs together,d) Use the Q output of each FF,d,Explanation: Because no other flip-flops are connected with the output Q.
Question 698,5. What is meant by parallel load of a shift register?,a) All FFs are preset with data,"b) Each FF is loaded with data, one at a time",c) Parallel shifting of data,d) None of the Mentioned,a,"Explanation: At Preset condition, outputs of flip-flops will be 1. Preset = 1 means Q = 1, thus input is definitely 1."
Question 699,"6. The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________",a) 01110,b) 00001,c) 00101,d) 00110,c,"Explanation: LSB bit is inverted and feed back to MSB:             01110->initial             10111->first clock pulse             01011->second             00101->third."
Question 700,"8. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________",a) 0000,b) 1111,c) 0111,d) 1000,c,"Explanation: Wait | Store             0111 | 0000	      011 | 1000 1st clk               01 | 1100 2nd clk                0 | 1110 3rd clk                X | 1111 4th clk."
Question 701,"9. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ________",a) 4 _s,b) 40 _s,c) 400 _s,d) 40 ms,b,Explanation: f = 200 KHZ; T = (1/200) m sec; T = (1/0.2) micro-sec; T = 5 micro-sec; After 8 clock cycles only 8 bit will be loaded = 8 * 5 = 40 micro-sec.
Question 702,10. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________,a) 16 s,b) 8 s,c) 4 s,d) 2 s,c,"Explanation: One clock period is .5 microseconds. So, the total delay of .5*8, i.e. 4 micro seconds time is required to transmit information of 8 bits."
Question 703,1. A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?,a) Ring shift,b) Clock,c) Johnson,d) Binary,a,Explanation: Ring shift can be represented as data carried by one FF & deleted by others.
Question 704,"2. A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________",a) 1101,b) 0111,c) 0001,d) 1110,b,"Explanation: Mode is high means it’s a right shift register. Then after 3 clock pulses enter bits are 011 and remained bit in register is 1. Therefore, 0111 is required solution."
Question 705,"3. To operate correctly, starting a ring shift counter requires:",a) Clearing all the flip-flops,b) Presetting one flip-flop and clearing all others,c) Clearing one flip-flop and presetting all others,d) Presetting all the flip-flops,b,"Explanation: To operate correctly, starting a ring shift counter requires presetting one flip-flop and clearing all others, so that it can shift to the next bit."
Question 706,4. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position for each clock pulse.,"a) Right, one","b) Right, two","c) Left, one","d) Left, three",a,Explanation: If register shifts towards left then it shift by a bit to the left and if register shifts right then it shift to the right by one bit.
Question 707,5. How many clock pulses will be required to completely load serially a 5-bit shift register?,a) 2,b) 3,c) 4,d) 5,d,"Explanation: To load a bit, we require 1 clock pulse for 1 shift register. So, for 5-bit shift register we would require of 5 clock pulses."
Question 708,6. How is an strobe signal used when serially loading a shift register?,a) To turn the register on and off,b) To control the number of clocks,c) To determine which output Qs are used,d) To determine the FFs that will be used,b,Explanation: A strobe ( an auxiliary signal used to help synchronize the real data in an electrical bus when the bus components have no common clock) signal is used to control the number of clocks during serially loading a shift register.
Question 709,7. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?,a) 1.67 s,b) 26.67 s,c) 26.7 ms,d) 267 ms,b,"Explanation: From Q0 to Q3 total of 4 bit shifting takes place. Therefore, 4/150kHz = 26.67 microseconds."
Question 710,8. What are the three output conditions of a three-state buffer?,"a) HIGH, LOW, float","b) 1, 0, float","c) Negative, positive, 0",d) None of the Mentioned,a,"Explanation: Three conditions of a three-state buffer are HIGH, LOW & float."
Question 711,9. The primary purpose of a three-state buffer is usually:,a) To provide isolation between the input device and the data bus,b) To provide the sink or source current required by any device connected to its output without loading down the output device,c) Temporary data storage,d) To control data flow,a,Explanation: The primary purpose of a three-state buffer is usually to provide isolation between the input device and the data bus.
Question 712,10. What is the difference between a ring shift counter and a Johnson shift counter?,a) There is no difference,b) A ring is faster,c) The feedback is reversed,d) The Johnson is faster,c,"Explanation: A ring counter is a shift register (a cascade connection of flip-flops) with the output of the last one connected to the input of the first, that is, in a ring. Whereas, a Johnson counter (or switchtail ring counter, twisted-ring counter, walking-ring counter, or Moebius counter) is a modified ring counter, where the output from the last stage is inverted and fed back as input to the first stage."
Question 713,1. What is a recirculating register?,a) Serial out connected to serial in,b) All Q outputs connected together,c) A register that can be used over again,d) None of the Mentioned,a,Explanation: A recirculating register is a register whose serial output is connected to the serial input in a circulated manner.
Question 714,2. When is it important to use a three-state buffer?,a) When two or more outputs are connected to the same input,b) When all outputs are normally HIGH,c) When all outputs are normally LOW,d) When two or more outputs are connected to two or more inputs,a,"Explanation: When two or more outputs are connected to the same input, in such situation we use of tristate buffer always because it has capability to take upto three inputs."
Question 715,"3. A bidirectional 4-bit shift register is storing the nibble 1110. Its  input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing ________",a) 1110,b) 0111,c) 1000,d) 1001,d,"Explanation: Stored nibble | waiting nibble                      0111 | 1110, Initially                       111 | 1100, 1st pulse                        11 | 1001, 2nd pulse."
Question 716,"4. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________",a) 1110,b) 0001,c) 1100,d) 1000,b,Explanation: Parallel in parallel out gives the same output as input.
Question 717,"5. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains",a) 10111000,b) 10110111,c) 11110000,d) 11111100,d,Explanation: It can be solved as per the explanation given for question number 3.
Question 718,"6. By adding recirculating lines to a 4-bit parallel-in serial-out shift register, it becomes a ________, ________, and ________out register.","a) Parallel-in, serial, parallel","b) Serial-in, parallel, serial","c) Series-parallel-in, series, parallel","d) Bidirectional in, parallel, series",a,"Explanation: One bit shifting takes place just after the output obtained on every register. Hence, by adding recirculating lines to a 4-bit parallel-in serial-out shift register, it becomes a Parallel-in, Serial, and Parallel-out register."
Question 719,7. What type of register would have a complete binary number shifted in one bit at a time and have all the stored bits shifted out one at a time?,a) Parallel-in Parallel-out,b) Parallel-in Serial-out,c) Serial-in Parallel-out,d) Serial-in Serial-out,c,Explanation: Serial-in Serial-out register would have a complete binary number shifted in one bit at a time and have all the stored bits shifted out one at a time.
Question 720,"8. In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?",a) 1,b) 3,c) 4,d) 8,d,"Explanation: In johnson counter, number of states are determined by 2N. So, 2*4 = 8."
Question 721,"9. If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?",a) 1101000000,b) 0011010000,c) 1100000000,d) 0000000000,b,"Explanation: After shifting 2-bit we get the output as 0011010000 (Since, two zeros are at 1st position which came from the last two bits)."
Question 722,10. How much storage capacity does each stage in a shift register represent?,a) One bit,b) Two bits,c) Four bits,d) Eight bits,a,"Explanation: A shift register has the capability to store one bit and if another bit is to store, in such situation it deletes the previous data and stores them."
Question 723,1. Ring shift and Johnson counters are:,a) Synchronous counters,b) Asynchronous counters,c) True binary counters,d) Synchronous and true binary counters,a,"Explanation: Since, all of the clock inputs are connected through a single clock pulse in ring shift and johnson counters. So, both are synchronous counters."
Question 724,2. What is the difference between a shift-right register and a shift-left register?,a) There is no difference,b) The direction of the shift,c) Propagation delay,d) The clock input,b,"Explanation: In shift-right register, shifting of bit takes place towards right and towards left for shift-left register."
Question 725,3. What is a transceiver circuit?,a) A buffer that transfers data from input to output,b) A buffer that transfers data from output to input,c) A buffer that can operate in both directions,d) None of the Mentioned,c,Explanation: A transceiver circuit is a buffer that can operate in both directions right as well as left.
Question 726,4. A 74HC195 4-bit parallel access shift register can be used for,a) Serial in/serial out operation,b) Serial in/parallel out operation,c) Parallel in/serial out operation,d) All of the Mentioned,d,"Explanation: 74HC195 is an IC, which can be used for all of the given operations."
Question 727,5. Which type of device may be used to interface a parallel data format with external equipment’s serial format?,a) Key matrix,b) UART,c) Memory chip,d) Series in Parallel out,a,Explanation: UART means Universal Asynchronous Receiver/Transmitter which converts the bytes it receives from the computer along parallel circuits into a single serial bit stream for outbound transmission.
Question 728,6. What is the function of a buffer circuit?,a) To provide an output that is inverted from that on the input,b) To provide an output that is equal to its input,c) To clean up the input,d) To clean up the output,b,Explanation: The function of a buffer circuit is to provide an output that is equal to its input.
Question 729,7. What is the preset condition for a ring shift counter?,a) All FFs set to 1,b) All FFs cleared to 0,"c) A single 0, the rest 1","d) A single 1, the rest 0",d,Explanation: In preset condition all of the bits are 0 except first one.
Question 730,8. Which is not characteristic of a shift register?,a) Serial in/parallel in,b) Serial in/parallel out,c) Parallel in/serial out,d) Parallel in/parallel out,a,Explanation: There is no such type of register present who doesn’t have output end.
Question 731,"9. To keep output data accurate, 4-bit series-in, parallel-out shift registers employ a",a) Divide-by-4 clock pulse,b) Sequence generator,c) Strobe line,d) Multiplexer,c,"Explanation: n computer or memory technology, a strobe is a signal that is sent that validates data or other signals on adjacent parallel lines. "
Question 732,10. Another way to connect devices to a shared data bus is to use a,a) Circulating gate,b) Transceiver,c) Bidirectional encoder,d) Strobed latch,b,"Explanation: A transceiver is a device comprising both a transmitter and a receiver which are combined and share common circuitry or a single housing. When no circuitry is common between transmit and receive functions, the device is a transmitter-receiver. "
Question 733,1. Memory is a/an,a) Device to collect data from other computer,b) Block of data to keep data separately,c) Indispensable part of computer,d) Device to connect through all over the world,c,Explanation: Memory is an indispensable unit of a computer and microprocessor based systems.
Question 734,"2. The instruction used in a program for executing them, is stored in the",a) CPU,b) Control Unit,c) Memory,d) Microprocessor,c,Explanation: All of the program and the instructions are stored in the memory.
Question 735,3. A flip flop stores,a) 10 bit of information,b) 1 bit of information,c) 2 bit of information,d) None of the Mentioned,b,Explanation: A flip-flop has capability to store 1 bit of information. It can be used further after erasing previous information.
Question 736,4. A register is able to hold,a) Data,b) Word,c) Nibble,d) Both data and word,b,Explanation: Register is also a part of memory inside a computer. It stands there to hold a word.
Question 737,5. A register file holds,a) A large number of word of information,b) A small number of word of information,c) A large number of programs,d) A modest number of words of information,d,Explanation: A register file is different from a simple register because of capability to hold a modest number of words of information.
Question 738,6. The very first computer memory consisted of,a) A small display,b) A large memory storage equipment,c) An automatic keyboard input,d) None of the Mentioned,b,"Explanation: The very first computer memory consisted of a minute magnetic toroid, which required large, bulky circuit boards stored in large cabinates."
Question 739,7. A minute magnetic toroid is also called as,a) Large memory,b) Small memory,c) Core memory,d) Both small and large memory,c,Explanation: A minute magnetic toroid is also called as core memory which is made up of a semiconductor.
Question 740,8. Which one of the following has capability to store data in extremely high densities?,a) Register,b) Capacitor,c) Semiconductor,d) None of the Mentioned,c,Explanation: Semiconductor has capability to store data in extremely high densities.
Question 741,9. A large memory is compressed into a small one by using,a) LSI semiconductor,b) VLSI semiconductor,c) CDR semiconductor,d) None of the Mentioned,b,Explanation: VLSI (Very Large Scale Integration) semiconductor is used in modern computers to short the size of memory.
Question 742,10. VLSI chip utilizes,a) NMOS,b) CMOS,c) BJT,d) All of the Mentioned,d,"Explanation: VLSI is a memory chip which is made up of NMOS, CMOS, BJT, and BiCMOS."
Question 743,11. CD-ROM refers to,a) Floppy disk,b) Compact Disk-Read Only Memory,c) Compressed Disk-Read Only Memory,d) None of the Mentioned,b,Explanation: CD-ROM refers to Compact Disk-Read Only Memory.
Question 744,12. Data stored in an electronic memory cell can be accessed at random and on demand using,a) Memory addressing,b) Direct addressing,c) Indirect addressing,d) Control Unit,b,Explanation: Direct addressing eliminates the need to process a large stream of irrelevant data in order to the desired data word. 
Question 745,13. The full form of PLD is,a) Programmable Large Device,b) Programmable Long Device,c) Programmable Logic Device,d) None of the Mentioned,c,Explanation: The full form of PLD is Programmable Logic Device.
Question 746,14. The evolution of PLD began with,a) EROM,b) RAM,c) PROM,d) EEPROM,a,Explanation: The evolution of PLD began with Programmable Read Only Memory (i.e. PROM).
Question 747,15. A ROM is defined as,a) Read Out Memory,b) Read Once Memory,c) Read Only Memory,d) None of the Mentioned,c,Explanation: A ROM is defined as Read Only Memory which can read the instruction stored in a computer. 
Question 748,1. The full form of ROM is,a) Read Outside Memory,b) Read Out Memory,c) Read Only Memory,d) None of the Mentioned,c,Explanation: The full form of ROM is Read Only Memory.
Question 749,2. ROM consist of,a) NOR and OR arrays,b) NAND and NOR arrays,c) NAND and OR arrays,d) NOR and AND arrays,c,Explanation: ROM consist of NAND and OR arrays which can be programmed bythe user to implement combinational & sequential functions.
Question 750,"3. For reprogrammability, PLDs use",a) PROM,b) EPROM,c) CDROM,d) PLA,b,"Explanation: For reprogrammability, PLDs use EPROM (i.e. Erasable PROM). It erases the previous program and starts uploading a new one."
Question 751,4. The full form of PROM is,a) Previous Read Only Memory,b) Programmable Read Out Memory,c) Programmable Read Only Memory,d) None of the Mentioned,c,Explanation: The full form of PROM is Programmable Read Only Memory.
Question 752,5. The full form of EPROM is,a) Easy Programmable Read Only Memory,b) Erasable Programmable Read Only Memory,c) Eradicate Programmable Read Only Memory,d) None of the Mentioned,b,Explanation: The full form of EPROM is Erasable Programmable Read Only Memory.
Question 753,6. PLDs with programmable AND and fixed OR arrays are called,a) PAL,b) PLA,c) APL,d) PPL,a,Explanation: PLDs with programmable AND and fixed OR arrays are called PAL (i.e. Programmable Array Logic).
Question 754,"7. When both the AND and OR are programmable, such PLDs are known as",a) PAL,b) PPL,c) PLA,d) APL,c,"Explanation: When both the AND and OR are programmable, such PLDs are known as PLA (i.e. Programmable Logic Array)."
Question 755,8. ASIC stands for,a) Application Special Integrated Circuits,b) Applied Special Integrated Circuits,c) Application Specific Integrated Circuits,d) Applied Specific Integrated Circuits,c,"Explanation: In digital electronics, ASIC stands for Application Specific Integrated Circuits."
Question 756,9. The programmability and high density of PLDs make them useful in the design of,a) ISAC,b) ASIC,c) SACC,d) CISF,b,Explanation: The programmability and high density of PLDs make them useful in the design of ASIC (i.e. Application Specific Integrated Circuits) where design changes can be more rapidly and inexpensively.
Question 757,10. FPGA stands for,a) Full Programmable Gate Array,b) Full Programmable Genuine Array,c) First Programmable Gate Array,d) Field Programmable Gate Array,d,"Explanation: In digital electronics, FPGA stands for Field Programmable Gate Array."
Question 758,11. Which of the following is a reprogrammable gate array?,a) EPROM,b) FPGA,c) Both EPROM and FPGA,d) None of the Mentioned,c,Explanation: Both FPGA and EPROM are reprogrammable gate array.
Question 759,12. The difference between FPGA and PLD is that,a) FPGA is slower than PLD,b) FPGA has high power dissipation,c) FPGA incorporates logic blocks,d) All of the Mentioned,c,Explanation: The differences between FPGA and PLD is that FPGA incorporates logic blocks instead of fixed AND-OR gates and is faster with low power dissipation.
Question 760,1. Memories are classified into _____ categories.,a) 3,b) 4,c) 5,d) 6,c,"Explanation: There are 5 types of memories and these are Secondary, RAM, Dynamic/Static, Volatile/Non-volatile, Magnetic/Semiconductor Memory."
Question 761,2. Secondary memory is also known as,a) Registers,b) Main Memory,c) RAM,d) Both registers and main memory,d,Explanation: Secondary memory is also known as Registers/Main Memory.
Question 762,"3. In a computer, registers are present",a) Within control unit,b) Within RAM,c) Within ROM,d) Within CPU,d,"Explanation: In a computer, registers are present within the CPU to store data temporarily during arithmetic and logical operations."
Question 763,4. Which of the following has the lowest access time?,a) RAM,b) ROM,c) Registers,d) Flag,c,"Explanation: Registers has the lowest access time, as they are available inside the CPU."
Question 764,"5. Main memories of a computer, usually made up of",a) Registers,b) Semiconductors,c) Counters,d) PLDs,b,"Explanation: Main memories of a computer, usually made up of semiconductors which are available external to the CPU to store program and data during execution of a program. "
Question 765,"6. As the storage capacity of main memory is inadequate, which memory is used to enhance it?",a) Secondary Memory,b) Auxiliary Memory,c) Static Memory,d) Both Secondary Memory and Auxiliary Memory,d,"Explanation: As the storage capacity of main memory is inadequate, Secondary memory is used to enhance it and it is also known as auxiliary memory."
Question 766,7. Which memories are if magnetic memory type?,a) Main Memory,b) Secondary Memory,c) Static Memory,d) Volatile Memory,b,"Explanation: Usually, secondary memories are of magnetic memory type that are used to store large type quantities of data."
Question 767,8. Which of the following comes under secondary memory/ies?,a) Floppy disk,b) Magnetic drum,c) Hard disk,d) All of the Mentioned,d,Explanation: All of the mentioned equipments are of external storage which are known as secondary memories.
Question 768,"9. Based on method of access, memory devices are classified into ___ categories.",a) 2,b) 3,c) 4,d) 5,a,"Explanation: Based on method of access, memory devices are classified into two categories and these are sequential access memory and RAM."
Question 769,10. A sequential access memory is one in which,a) A particular memory location is accessed rapidly,b) A particular memory location is accessed sequentially,c) A particular memory location is accessed serially,d) None of the Mentioned,b,Explanation: A sequential access memory is one in which A particular memory location is accessed sequentially (i.e. the ith memory location is accessed only after sequencing through previous (i-1) memory locations).
Question 770,11. An example of sequential access memory is,a) Floppy disk,b) Hard disk,c) Magnetic tape memory,d) RAM,c,"Explanation: In magnetic tape memory, data is accessed sequentially."
Question 771,12. A Random Access Memory is one in which,a) Any location can be accessed sequentially,b) Any location can be accessed randomly,c) Any location can be accessed serially,d) None of the Mentioned,b,Explanation: A Random Access Memory is one in which any location can be accessed randomly. 
Question 772,13. An example of RAM is,a) Floppy disk,b) Hard disk,c) Magnetic tape memory,d) Semiconductor RAM,d,Explanation: A semiconductor RAM is too much fast and can occupy any space in the memory location.
Question 773,14. A static memory is one in which,a) Content changes with time,b) Content doesn’t changes with time,c) Memory is static always,d) Memory is dynamic always,d,Explanation: A static memory is one in which content doesn’t changes with time (i.e. stable).
Question 774,15. A dynamic memory is one in which,a) Content changes with time,b) Content doesn’t changes with time,c) Memory is static always,d) Memory is dynamic always,d,Explanation: A dynamic memory is one in which content changes with time (i.e. unstable).
Question 775,1. Dynamic memory cells use _______________ as the storage device.,a) The reactance of a transistor,b) The impedance of a transistor,c) The capacitance of a transistor,d) None of the Mentioned,c,Explanation: Capacitance of a transistor prevents from loss of information in a dynamic memory cell.
Question 776,"2. To store 1-bit of information, how many transistor is/are used",a) 1,b) 2,c) 3,d) 4,a,Explanation: Only one bit transistor is needed to store 1-bit of information.
Question 777,3. Static memory holds data as long as,a) AC power is applied,b) DC power is applied,c) Capacitor is fully charged,d) None of the Mentioned,b,"Explanation: In any semiconductor equipment, AC power can’t be supplied directly. So, static memory holds the data as long as DC power is applied."
Question 778,4. The example of dynamic memory is,a) CCD,b) Semiconductor dynamic RAM,c) Both CCD and semiconductor dynamic RAM,d) None of the Mentioned,c,Explanation: The examples of dynamic memories are CCD and semiconductor dynamic RAM because the contents of both the memories changes with time.
Question 779,"5. In dynamic memory, CCD stands for",a) Charged Count Devices,b) Change Coupled Devices,c) Charge Coupled Devices,d) None of the Mentioned,b,"Explanation: In dynamic memory, CCD stands for Charge Coupled Devices."
Question 780,6. Volatile memory refers to,a) The memory whose loosed data is achieved again when power to the memory circuit is removed,b) The memory which looses data when power to the memory circuit is removed,c) The memory which looses data when power to the memory circuit is applied,d) The memory whose loosed data is achieved again when power to the memory circuit is applied,b,Explanation: Volatile means ‘liable to change rapidly’ and volatile memory refers to the memory which looses data rapidly when power to the memory circuit is removed.
Question 781,7.  Non-volatile memory refers to,a) The memory whose loosed data is retained again when power to the memory circuit is removed/applied,b) The memory which looses data when power to the memory circuit is removed,c) The memory which looses data when power to the memory circuit is applied,d) The memory whose loosed data is achieved again when power to the memory circuit is applied,a,Explanation: Non-volatile means ‘not volatile’ and non-volatile memory refers to the memory which retains the data even if there is a break in the power supply.
Question 782,8. The example of non-volatile memory device is,a) Magnetic Core Memory,b) Read Only Memory,c) Random Access Memory,d) Both Magnetic Core Memory and Read Only Memory,d,Explanation: The examples of non-volatile memory devices are Magnetic Core Memory & ROM because both have capability to retain the data.
Question 783,"9. Based on material used for construction, memory devices are classifieds into ________ categories.",a) 2,b) 3,c) 4,d) 5,a,"Explanation: Based on material used for construction, memory devices are classifieds into two categories, viz., Magnetic and Semiconductor memory."
Question 784,10. Magnetic recording is the process of,a) Storing data symmetrically,b) Storing data sequentially,c) Storing data magnetically,d) Both storing data symmetrically and,c,"Explanation: Magnetic recording is the process of storing data magnetically. Hard disk, floppy disk, magnetic tape are the examples of magnetic recording process."
Question 785,11. Magnetic drum is a storage medium using,a) The surface of a jumping magnetic drum,b) The surface of a rotating magnetic drum,c) The surface of a stopped magnetic drum,d) None of the Mentioned,b,Explanation: Magnetic drum is a storage medium using the surface of a rotating magnetic drum which have tendency to hold the data.
Question 786,12. Magnetic core is the digital memory in which data is stored magnetically in individual cores operated by,a) Up and down select wires,b) Row and column select wires,c) Serial and parallel select wires,d) None of the Mentioned,b,"Explanation: Magnetic core is the digital memory in which data is stored magnetically in individual cores operated by row and column select wires, with data obtained from sense wire."
Question 787,"13. By which technology, semiconductor memories are constructed?",a) PLD,b) LSI,c) VLSI,d) Both LSI and VLSI,d,"Explanation: Generally, semiconductor memories are constructed using LSI/VLSI because these are made up of NMOS, CMOS, BJT etc."
Question 788,"1. When two or more devices try to write data in a bus simultaneously, is known as",a) Bus collisions,b) Address multiplexing,c) Address decoding,d) Bus contention,d,"Explanation: Bus contention is an undesirable state of the bus of a computer, in which more than one memory mapped device, or the CPU is attempting to place output values onto the bus at once."
Question 789,2. A memory is a collection of,a) Unit cells,b) Storage cells,c) Data cells,d) None of the Mentioned,b,Explanation: A memory is a collection of storage cells with associated circuits needed to transfer information.
Question 790,"3. To transfer the information from input to output and vice versa, the cells used is",a) Storage cells,b) Data cells,c) Unit cells,d) Both data and unit cells,a,"Explanation: To transfer the information from input to output and vice versa, the cells used is called storage cells."
Question 791,4. The data stored in group of bits is called,a) Nibble,b) Word,c) Byte,d) Address,b,Explanation: The data stored in group of bits is called word.
Question 792,5. Each word consist of a sequence of,a) Letters,b) Binary numbers,c) Hexadecimal numbers,d) Gray codes,b,Explanation: Each word consist of a sequence of 0s and 1s (i.e. binary numbers).
Question 793,6. Each word stored in a memory location is represented by,a) RAM,b) ROM,c) Storage class,d) Address,d,Explanation: Each word stored in a memory location is represented by address.
Question 794,7. The group of each 8-bit is called,a) Nibble,b) Flag,c) Byte,d) Word,c,Explanation: 1 byte = 8-bit.
Question 795,8. The capacity of a memory unit is,a) The number of binary input stored,b) The number of words stored,c) The number of bytes stored,d) All of the Mentioned,c,"Explanation: The total number of bytes that can be stored, is the maximum capacity of a memory unit."
Question 796,9. The communication between a memory and its environment is achieved through,a) Control lines,b) Data input/output lines,c) Address selection lines,d) All of the Mentioned,d,"Explanation: Firstly, the data input is needed to transfer the information and it is passed through the address lines and then controlled by control lines."
Question 797,10. One of the most important specifications on magnetic media is the,a) Polarity reversal rate,b) Tracks per inch,c) Data transfer rate,d) Rotation speed,c,Explanation: The rate of data transfer depends on the properties of magnetic media.
Question 798,1. Which of the following has the capability to store the information permanently?,a) RAM,b) ROM,c) Storage cells,d) Both RAM and ROM,b,Explanation: ROM (Read Only Memory) has the capability to store the information permanently.
Question 799,2. ROM has the capability to perform,a) Write operation only,b) Read operation only,c) Both write and read operation,d) Erase operation,b,"Explanation: ROM means “Read Only Memory”. Hence, it has capability to perform read operation only."
Question 800,"3. Since, ROM has the capability to read the information only then also it has been designed, why?",a) For controlling purpose,b) For loading purpose,c) For booting purpose,d) For erasing purpose,c,Explanation: It has designed to provide the computer with resident programmes and for booting purpose.
Question 801,4. The ROM is a,a) Sequential circuit,b) Combinational circuit,c) Magnetic circuit,d) Static circuit,b,"Explanation: ROM is a combination of different ICs. So, it is a combinational circuit."
Question 802,5. ROM is made up of,a) NAND and OR gates,b) NOR and decoder,c) Decoder and OR gates,d) NAND and decoder,c,Explanation: ROM is made up of decoder and OR gates within a single IC package.
Question 803,6. Why are ROMs called non-volatile memory?,a) They lose memory when power is removed,b) They do not lose memory when power is removed,c) They lose memory when power is supplied,d) They do not lose memory when power is supplied,b,Explanation: ROMs are called non-volatile memory because of they do not lose memory when power is removed.
Question 804,"7. In ROM, each bit is a combination of the address variables is called",a) Memory unit,b) Storage class,c) Data word,d) Address,d,"Explanation: In ROM, each bit is a combination of the address variables is called address."
Question 805,8. Which is not a removable drive?,a) Zip,"b) Hard	disk",c) Super Disk,d) Jaz,c,"Explanation: Hard disk is present inside a computer. So, it is not a removable drive."
Question 806,"9. In ROM, each bit combination that comes out of the output lines is called",a) Memory unit,b) Storage class,c) Data word,d) Address,c,"Explanation: In ROM, each bit combination that comes out of the output lines is called data word."
Question 807,10. VLSI chip utilizes,a) NMOS,b) CMOS,c) BJT,d) All of the Mentioned,d,"Explanation: VLSI is a memory chip which is made up of NMOS, CMOS, BJT, and BiCMOS."
Question 808,1. The MOS technology based semiconductor ROMs are classified into _____ categories.,a) 2,b) 3,c) 4,d) 5,b,"Explanation: The MOS technology based semiconductor ROMs are classified into three categories: Mask ROM, PROM,& EPROM."
Question 809,2. MOS ROM is constructed using,a) FETs,b) Transistors,c) MOSFETs,d) BJTs,c,Explanation: MOS ROM is made up of MOSFETs.
Question 810,3. The full form of EEPROM is,a) Erasable Electrically Programmable ROMs,b) Electrically Erasable Programmable ROMs,c) Electrically Erasable Programming ROMs,d) None of the Mentioned,b,Explanation: The full form of EEPROM is Electrically Erasable Programmable ROMs.
Question 811,4. Which of the following best describes EPROMs?,a) EPROMs can be programmed only once,b) EPROMs can be erased by UV,c) EPROMs can be erased by shorting all inputs to the ground,d) All of the Mentioned,b,Explanation: EPROMs can be erased by UV (i.e. ultraviolet light).
Question 812,5. The Width of a processor’s data path is measured in bits. Which of the following are common data paths?,a) 8 bits,b) 12 bits,c) 16 bits,d) 32 bits,a,"Explanation: In generalised form, the data paths are of 8 bits."
Question 813,6. What type of memory is not directly addressable by the CPU and requires special software called EMS (expanded memory specification)?,a) Extended,b) Expanded,c) Base,d) Conventional,b,Explanation: Expanded memory is not directly addressable by the CPU.
Question 814,7. Which bus is used for input and output in case of microprocessor operation?,a) Address bus,b) System bus,c) Control bus,d) None of Mentioned,c,"Explanation: The input and output are used to control the function of a microprocessor. Hence, the control bus is used to transfer the input and output signal from microprocessor to external peripherals and or from external peripherals to microprocessor. "
Question 815,8. What is the major difference between DRAM and SRAM?,a) Dynamic RAMs are always active; static RAMs must reset between data read/write cycles,"b) SRAMs can hold data via a static charge, even with power off",c) The only difference is the terminal from which the data is removed—from the FET Drain or Source,d) DRAMs must be periodically refreshed,d,Explanation: DRAMs must be periodically refreshed so that it can store the new information.
Question 816,9. Which of the following is not a part of Hard disk?,a) Platter,b) Read/Write,c) Valve,d) Spindle,c,"Explanation: A valve is a device that regulates, directs or controls the flow of a fluid (gases, liquids, fluidized solids, or slurries) by opening, closing, or partially obstructing various passageways. So, it is not a part of hard disk."
Question 817,10. Which ROM can be erased by an electrical signal?,a) ROM,b) Mask ROM,c) EPROM,d) EEPROM,d,Explanation: EEPROMs (Electrically Erased Programmable ROM) can be erased by an electrical signal.
Question 818,"11. In the floppy drive, data is written to and read from the disk via a magnetic _____ head mechanism.",a) Cluster,b) Read/Write,c) Cylinder,d) Recordable,b,"Explanation: In the floppy drive, data is written to and read from the disk via a magnetic read/write head mechanism."
Question 819,12. What does the term “random access” mean in terms of memory?,a) Any address can be accessed in systematic order,b) Any address can be accessed in any order,c) Addresses must be accessed in a specific order,d) None of the Mentioned,b,Explanation: “Random access” mean which can be accessed randomly and in other words any address can be accessed in any order.
Question 820,13. Which type of ROM has to be custom built by the factory?,a) EEPROM,b) Mask ROM,c) EPROM,d) PROM,b,Explanation: All types of ROM are programmable and can be programmed as per requirement but the mask ROM is always programmed for specific application and it can’t be reprogrammed.
Question 821,14. The computer’s main memory is,a) Hard drive and RAM,b) CD-ROM and hard drive,c) RAM and ROM,d) CMOS and hard drive,c,Explanation: The computer’s main memory is RAM and ROM because all the storage related operation are performed by the data present in RAM/ROM.
Question 822,15. A major disadvantage of the mask ROM is that,a) It is time consuming to change the stored data when system requirements change,b) It is very expensive to change the stored data when system requirements change,c) It cannot be reprogrammed if stored data needs to be changed,d) It has an extremely short life expectancy and requires frequent replacement,c,Explanation: A major disadvantage of the mask ROM is that it cannot be reprogrammed if stored data needs to be changed.
Question 823,1. ROM may be programmed in _____ ways.,a) 2,b) 3,c) 4,d) 5,a,Explanation: ROM may be programmed in two different ways: (i) Mask Programming & (ii) PROM.
Question 824,2. Which programming is done during manufacturing process?,a) Mask Programming,b) PROM,c) Both PROM and mask programming,d) None of the Mentioned,a,Explanation: Mask ROM is permanently programmed during the manufacturing process.
Question 825,3. A photographic negative is called a,a) Photo,b) Negative,c) Mask,d) Virtual image,c,Explanation: A photographic negative is called a mask is used to control the electrical connections on the chip.
Question 826,4. Mask programming is also known as,a) EPROM,b) PROM,c) Custom programming,d) Both PROM and EPROM,c,Explanation: Mask programming is also known as custom programming.
Question 827,5. The total storage capacity of 16 * 8 ROM is,a) 8 bits,b) 16 bits,c) 128 bits,d) 64 bits,c,Explanation: The total storage capacity of 16 * 8 ROM is 128 bits (i.e. 16 * 8 = 128).
Question 828,6. Which IC is a typical MSI/TTL based?,a) IC 74187,b) IC 74189,c) IC 74188,d) IC 74186,a,Explanation: IC 74187 is a typical MSI/TTL based.
Question 829,7. IC 74187 is of,a) 512 bits,b) 1024 bits,c) 256 bits,d) 68 bits,b,Explanation: IC 74187 is of 1024 bits because it is organised as 256 * 4.
Question 830,8. How many rows and columns are present in IC 74187?,"a) 128, 3","b) 128, 4","c) 256, 3","d) 256, 4",d,"Explanation: IC 74187 is organised as 256 * 4, hence it has 256 rows and 4 columns."
Question 831,9. Which of the following IC is of 256 bit?,a) IC 74187,b) IC 74189,c) IC 74188,d) IC 74186,c,"Explanation: IC 74188 is of 256 bits. Since, it is organised as 32 * 8 = 256."
Question 832,10. Which IC is known as bipolar ROM?,a) IC 74187,b) IC 74189,c) IC 74188,d) IC 74186,c,Explanation: IC 74188 is known as bipolar ROM.
Question 833,11. How many address location a bipolar ROM has?,a) 16,b) 32,c) 64,d) 8,b,"Explanation: Bipolar ROM means IC 74188 and it is organised as 32 * 8. So, it has 32 address locations and each of which has 8 bits of storage."
Question 834,12. Which of the following is known as MOS static ROM?,a) TMS 45276,b) TMS 45278,c) TMS 45279,d) TMS 45275,a,Explanation: TMS 45276 is known as MOS static ROM and it is made up of MOSFETs.
Question 835,13. TMS 45276 is of,a) 32 KB,b) 56 KB,c) 8 bits,d) 4 bytes,a,Explanation: TMS 45276 is of 32 KB.
Question 836,14. Which of the following has the capability to store the highest bits of data?,a) TMS 45276,b) IC 74188,c) IC 74187,d) None of the Mentioned,a,"Explanation: TMS 45276 has the capability to store the highest bits of data because of 32768 * 8 = 12,62,144 organisation."
Question 837,15. What does CS mean in a chip?,a) Storing Capacity,b) Custom Select,c) Chip Select,d) Custom Storage,c,Explanation: CS means chip select and with the help of CS a chip is activated/deactivated.
Question 838,16. ROMs are used to,a) Store bootstrap program,b) Character generation,c) Code conversion,d) All of the Mentioned,d,Explanation: The above mentioned options are the applications of ROMs.
Question 839,1. The time from the beginning of a read cycle to the end of tACS/tAA is called as,a) Write enable time,b) Data hold,c) Read cycle time,d) Access time,d,Explanation: The time from the beginning of a read cycle to the end of tACS/tAA is called as access time.
Question 840,2. Why did PROM introduced?,a) To increase the storage capacity,b) To increase the address locations,c) To provide flexibility,d) To reduce the size,c,"Explanation: In order to provide some flexibility in the possible applications of ROM, PROM is introduced."
Question 841,3. Which of the following is programmed electrically by the user?,a) ROM,b) EPROM,c) PROM,d) EEPROM,c,Explanation: Programmable ROMs can be programmed electrically by the user but can’t be reprogrammed.
Question 842,4. PROMs are available in,a) Bipolar and MOSFET technologies,b) MOSFET and FET technologies,c) FET and bipolar technologies,d) MOS and bipolar technologies,d,Explanation: PROMs are available in both bipolar and MOS (Metal Oxide Semiconductor) technologies.
Question 843,5. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is,a) 4096,b) 16384,c) 32768,d) 8129,b,Explanation: 2048 * 8 = 16384 bits.
Question 844,6. How many 8 k _ 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?,a) Eight,b) Two,c) One,d) Four,a,"Explanation: It is the requirement the word of length 8 bits. So, one word needs of 1 bit and 8 bit requires 8 bits. "
Question 845,7. Which of the following best describes the fusible-link PROM?,"a) Manufacturer-programmable, reprogrammable","b) Manufacturer-programmable, one-time programmable","c) User-programmable, reprogrammable","d) User-programmable, one-time programmable",d,Explanation: The fusible-link PROM is user programmable and one time programmable. It means that a written program can not be reprogrammed.
Question 846,8. How can ultraviolet erasable PROMs be recognized?,a) There is a small window on the chip,b) They will have a small violet dot next to the #1 pin,"c) Their part number always starts with a “U”, such as in U12","d) They are not readily identifiable, since they must always be kept under a small cover",a,Explanation: An ultraviolet erasable PROMs have small window on the chip with black marked.
Question 847,9. Which part of a Flash memory architecture manages all chip functions?,a) Program verify code,b) Floating-gate MOSFET,c) Command code,d) Input/Output pins,b,Explanation: MOSFET technology is the best one in manufacturing of chip because it has high flexibility and storage capacity.
Question 848,10. How much locations an 8-bit address code can select in memory?,a) 8 locations,b) 256 locations,"c) 65,536 locations","d) 131,072 locations",b,Explanation: An 8 bit address code requires 32 memory locations and it can hold maximum upto 32 * 8 = 256 locations.
Question 849,11. What is a fusing process?,a) It is a process by which data is passed to the memory,b) It is a process by which data is read through the memory,c) It is a process by which programs are burnout to the diode/transistors,d) None of the Mentioned,c,Explanation: Fusing is a process by which programs are burnout to the diode/transistors and it can not be reprogrammed if any error occurs.
Question 850,12. Fusing process is,a) Reversible,b) Irreversible,c) Synchronous,d) Asynchronous,b,"Explanation: Since, any program can not be reprogrammed in a PROM, so this process is irreversible."
Question 851,13. The cell type used inside a PROM is,a) Link cells,b) Metal cells,c) Fuse cells,d) Electric cells,c,Explanation: The cell type used inside a PROM is fuse cells by which a program is burnout.
Question 852,14. How many types of fuse technologies are used in PROMs?,a) 2,b) 3,c) 4,d) 5,b,"Explanation: Three type of fuse technologies are used in PROMs and these are: (i) Metal links, (ii) Silicon links, & (iii) p-n junctions."
Question 853,15. Metal links are made up of,a) Polycrystalline,b) Magnesium sulphide,c) Nichrome,d) Silicon dioxide,c,Explanation: Metal links are made up of Nichrome materials.
Question 854,1. Silicon links are made up of,a) Polycrystalline silicon,b) Polycrystalline magnesium,c) Nichrome,d) Silicon dioxide,a,Explanation: Silicon links are made up of polycrystalline silicon.
Question 855,2. During programming p-n junction is,a) Avalanche reverse biased,b) Avalanche forward biased,c) Zener reverse biased,d) Zener reverse biased,a,"Explanation: The sudden heavy flow of electrons in the reverse direction and heat cause aluminium ions to migrate. So, during programming p-n junction is avalanche reversed biased."
Question 856,3. The full form of FAMOS is,a) Floating Gate Avalanche Injection MOS,b) Float Gate Avalanche Injection MOS,c) Floating Gate Avalanche Induction MOS,d) Float Gate Avalanche Induction MOS,a,Explanation: The full form of FAMOS is Floating Gate Avalanche Injection MOS.
Question 857,4. PROM is programmed by,a) EPROM programmer,b) EEPROM programmer,c) PROM programmer,d) ROM programmer,c,Explanation: PROM is programmed by plugging it into a special device called PROM programmer.
Question 858,5. The PROM starts out with,a) 1s,b) 0s,c) Null,d) Both 1s and 0s,b,"Explanation: The PROM starts out with all 0s. These current pulses blow the fuse links, thus creating the desire pattern."
Question 859,"6. For implementation of PROM, which IC is used?",a) IC 74187,b) IC 74186,c) IC 74185,d) IC 74184,b,"Explanation: For implementation of PROM, IC 74186 is used."
Question 860,7. IC 74186 is of,a) 1024 bits,b) 32 bits,c) 512 bits,d) 64 bits,c,Explanation: IC 74186 is of 512 bits (62 * 8 = 512).
Question 861,8. How many memory locations are addressed using 18 address bits?,"a) 165,667","b) 245,784","c) 262,144","d) 212,342",c,"Explanation: Using 18 address bits, 2^18 = 262,144 (= 256 K) words are addressed."
Question 862,9. How many address bits are needed to operate a 2K * 8-bit memory?,a) 10,b) 11,c) 12,d) 13,b,"Explanation: For 2K, only 11 address bits are required, because 2^11 = 2K."
Question 863,10. What is the bit storage capacity of a ROM with a 1024 _ 8 organization?,a) 1024,b) 4096,c) 2048,d) 8192,d,"Explanation: 1024 = 2^10. So, 2^10 * 2^3 = 1024 * 8 = 8192 bit."
Question 864,1. EPROM uses an array of,a) p-channel enhancement type MOSFET,b) n-channel enhancement type MOSFET,c) p-channel depletion type MOSFET,d) n-channel depletion type MOSFET,b,Explanation: EPROM uses an array of n-channel enhancement type MOSFET with an insulated gate structure.
Question 865,2. The EPROM was invented by,a) Wen Tsing Chow,b) Dov Frohman,c) Luis O Brian,d) J P Longwell,b,Explanation: The EPROM was invented by Dov Frohman of Intel in 1971.
Question 866,3. Address decoding for dynamic memory chip control may also be used for,a) Chip selection and address location,b) Read and write control,c) Controlling refresh circuits,d) Memory mapping,a,Explanation: Address decoding for dynamic memory chip control may also be used for chip selection and address location.
Question 867,4. Which of the following describes the action of storing a bit of data in a mask ROM?,a) A 0 is stored by connecting the gate of a MOS cell to the address line,b) A 0 is stored in a bipolar cell by shorting the base connection to the address line,c) A 1 is stored by connecting the gate of a MOS cell to the address line,d) A 1 is stored in a bipolar cell by opening the base connection to the address line,c,Explanation: The action of storing a bit of data in a mask ROM is that when a 1 is stored by connecting the gate of a MOS cell to the address line.
Question 868,5. The check sum method of testing a ROM,a) Allows data errors to be pinpointed to a specific memory location,b) Provides a means for locating and correcting data errors in specific memory locations,c) Indicates if the data in more than one memory location is incorrect,d) Simply indicates that the contents of the ROM are incorrect,d,"Explanation: If checking of a sum method goes wrong, it simply indicates that the contents of the ROM are incorrect."
Question 869,6. The initial values in all the cells of an EPROM is,a) 0,b) 1,c) Both 0 and 1,d) None of the Mentioned,b,Explanation: The initial values in all the cells of a EPROM is 1.
Question 870,"7. To store 0 in such a cell, the floating point must be",a) Reprogrammed,b) Restarted,c) Charged,d) Power off,c,"Explanation: To store 0 in the cell of an EPROM, the floating point must be charged."
Question 871,8. The major disadvantage of RAM is?,a) Its access speed is too slow,b) Its matrix size is too big,c) It is volatile,d) High power consumption,c,Explanation: RAM is non volatile memory.
Question 872,9. Which one of the following is used for the fabrication of MOS EPROM?,a) TMS 2513,b) TMS 2515,c) TMS 2516,d) TMS 2518,c,Explanation: TMS 2516 is a MOS EPROM device.
Question 873,10. How many addresses a MOS EPROM have?,a) 1024,b) 512,c) 2516,d) 256,c,Explanation: MOS EPROM (i.e. TMS 2516) has 2048 (2^11 = 2048) addresses.
Question 874,"11. To read from the memory, the select input and the power down/program input must be",a) HIGH,b) LOW,c) Sometimes HIGH and sometimes LOW,d) None of the Mentioned,b,"Explanation: To read from the memory, the select input and the power down/program input must be LOW."
Question 875,12. ROMs retain data when,a) Power is on,b) Power is off,c) System is down,d) All of the Mentioned,d,Explanation: ROM retains the data when power is off/on/down because it has to read the data from memory only and it is done in every condition.
Question 876,13. Suppose that a certain semiconductor memory chip has a capacity of 8K _ 8. How many bytes could be stored in this device?,"a) 8,000","b) 65,536","c) 8,192","d) 64,000",c,Explanation: 8K = 8 * 1024 = 8192.
Question 877,14. When a RAM module passes the checker board test it is,a) Able to read and write only 0s,b) Faulty,c) Probably good,d) Able to read and write only 1s,c,Explanation: When a RAM module passes the checker board test it is probably good.
Question 878,15. What is the difference between static RAM and dynamic RAM?,"a) Static RAM must be refreshed, dynamic RAM does not.",b) There is no difference.,"c) Dynamic RAM must be refreshed, static RAM does not.",d) None of the Mentioned,c,"Explanation: Dynamic RAM must be refreshed because it made up of capacitor, and capacitor required refresh. Static RAM made up of flip flop and it doesn’t required refresh."
Question 879,1. What is access time?,a) The time taken to move a stored word from one bit to other bit after applying the address bits,b) The time taken to write a word after applying the address bits,c) The time taken to read a stored word after applying the address bits,d) The time taken to erase a stored word after applying the address bits,c,Explanation: The access time is the time taken to read a stored word after applying the address bits in a MOS EPROM.
Question 880,2. What are the typical values of tOE?,a) 10 to 20 ns for bipolar,b) 25 to 100 ns for NMOS,c) 12 to 50 ns for CMOS,d) All of the Mentioned,d,Explanation: The typical values of tOE (i.e. access time) are mentioned above.
Question 881,3. Which of the following is not a type of memory?,a) RAM,b) FPROM,c) EEPROM,d) ROM,c,Explanation: EEPROM (Electrical Erasable Programmable ROM) is not a type of memory because it is used for erasing purpose only.
Question 882,4. The chip by which both the operation of read and write is performed,a) RAM,b) ROM,c) PROM,d) EPROM,a,Explanation: A Random Access Memory (RAM) is a volatile chip memory in which both the read and write operations can be performed.
Question 883,5. RAM is also known as,a) RWM,b) MBR,c) MAR,d) None of the Mentioned,a,Explanation: RAM is also known as RWM (i.e. Read Write Memory).
Question 884,6. If a RAM chip has n address input lines then it can access memory locations upto,a) 2(n-1),b) 2(n+1),c) 2n,d) 22n,c,Explanation: If a RAM chip has n address input lines then it can access memory locations upto 2^n.
Question 885,7. The n-bit address is placed in the,a) MBR,b) MAR,c) RAM,d) ROM,b,Explanation: The n-bit address is placed in the Memory Address Register (MAR) to select one of 2^n memory locations.
Question 886,8. Which of the following control signals are selected for read and write operations in a RAM.,a) Data buffer,b) Chip select,c) Read and write,d) None of the Mentioned,c,Explanation: Read and write are control signals that are used to enable memory for read and write operations respectively.
Question 887,9. Computers invariably use RAM for,a) High complexity,b) High resolution,c) High speed main memory,d) High flexibility,c,Explanation: Computers invariably use RAM for their high high-speed main memory and then use backup or slower-speed memories to hold auxiliary data.
Question 888,10. How many types of RAMs are?,a) 2,b) 3,c) 4,d) 5,a,Explanation: There are two types of RAM and these are static and dynamic.
Question 889,11. Static RAM employs,a) BJT or MOSFET,b) FET or JFET,c) Capacitor or BJT,d) BJT or MOS,d,Explanation: Static RAM employs bipolar or MOS flip-flops because both the semiconductor has storing capacity.
Question 890,12. Dynamic RAM employs,a) Capacitor or MOSFET,b) FET or JFET,c) Capacitor or BJT,d) BJT or MOS,a,Explanation: Dynamic RAM employs capacitor or MOSFET.
Question 891,13. Which one of the following is volatile in nature?,a) ROM,b) EROM,c) PROM,d) RAM,d,Explanation: RAMs are volatile because the stored data will be lost once the d.c. power applied to the flip-flops is removed.
Question 892,"14. The magnetic core memories have been replaced by semiconductor RAMs, why?",a) Semiconductor RAMs are highly flexible,b) Semiconductor RAMs has highest storing capacity,c) Semiconductor RAMs are smaller in size,d) All of the Mentioned,d,"Explanation: The magnetic core memories have been replaced by semiconductor RAMs because of smaller in size, high storing capacity as well as flexibility."
Question 893,15. The data written in flip-flop remains stored as long as,a) D.C. power is supplied,b) D.C. power is removed,c) A.C. power is supplied,d) A.C. power is removed,a,"Explanation: Since, flip-flops are made up of semiconductor materials. So, it can’t accept A.C. source and the data written in flip-flop remains stored as long as the dc power is maintained."
Question 894,1. The memory capacity of a static RAM varies from,a) 32 bit to 64 bit,b) 64 bit to 1024 bit,c) 64 bit to 1 Mega bit,d) 512 bit to 1 Mega bit,c,Explanation: The memory capacity of a static RAM varies from 64 bits to 1 Mega bit.
Question 895,2. The input data bit is written into the cell by setting,a) The flip-flop for 1,b) Resetting the flip-flop,c) The flip-flop for HIGH,d) Both the flip-flop for 1 and resetting the flip-flop,d,Explanation: The input data bit (1 or 0) is written into the cell by setting the flip-flop for 1 and the resetting the flip-flop for a 0 when the R/W’ line is low.
Question 896,3. When the READ/(WRITE)’ line is HIGH then the flip-flop is,a) Activated,b) Deactivated,c) Unaffected,d) Both activated and deactivated,c,Explanation: When the READ/(WRITE)’ line is HIGH then the flip-flop is unaffected. It means that the stored bit (data) is gated to the data out line.
Question 897,4. The flip-flop in static memory cell can be constructed using,a) Capacitor or MOSFET,b) FET or JFET,c) Capacitor or BJT,d) BJT or MOSFET,d,Explanation: The flip-flop in static memory cell can be constructed using Bipolar Junction Transistor (BJT) and MOSFETs.
Question 898,5. Which of the following IC is TTL based static RAM?,a) IC 7488,b) IC 7489,c) IC 7487,d) IC 2114,b,"Explanation: In IC 7489, TTL is used which is static RAM."
Question 899,6. IC 7489 is of,a) 32 bit,b) 64 bit,c) 512 bit,d) 1024 bit,b,Explanation: The arrangement of IC 7489 is 16 * 4 = 64 bits.
Question 900,7. Data is written in IC 7489 through,a) Chip select,b) Enable,c) Data input,d) Memory enable,c,Explanation: Data can be written into the memory via the data inputs by supplying an address to the SELECT inputs and holding both the memory enable and write enable LOW.
Question 901,8. The first practical form of Random Access Memory (RAM) was the,a) Cathode tube,b) Data tube,c) Memory tube,d) Select tube,c,Explanation: The first practical form of Random Access Memory (RAM) was the Williams tube starting in 1947. It stored data as electrically charged spots on the face of a cathode ray tube.
Question 902,9. Magnetic-core memory was invented in,a) 1946,b) 1948,c) 1947,d) 1945,c,"Explanation: Magnetic-core memory was invented in 1947 and developed up until the mid-1970s. It became a widespread form of random-access memory, relying on an array of magnetized rings."
Question 903,10. Which of the following RAM is volatile in nature?,a) SRAM,b) DRAM,c) EEPROM,d) Both SRAM and DRAM,d,"Explanation: Both static and dynamic RAM are considered volatile, as their state is lost or reset when power is removed from the system."
Question 904,11. Which one of the following IC is of 4KB?,a) IC 7488,b) IC 7489,c) IC 7487,d) IC 2114,d,Explanation: IC 2114 is of 4KB and it is a static RAM.
Question 905,12. Which of the following IC implements the static MOS RAM?,a) TMS 4015,b) TMS 4014,c) TMS 4016,d) TMS 2114,c,Explanation: The IC TMS 4016 is a 2KB static MOS RAM.
Question 906,13. What types of arrangements a TMS 4016 has?,a) 1024 * 4,b) 1024 * 8,c) 2048 * 4,d) 2048 * 8,d,Explanation: 2048 * 8 = 2KB.
Question 907,14. How many address inputs are available in TMS 4016?,a) 10,b) 9,c) 12,d) 11,d,Explanation: There are eleven address inputs available to select the 2014 locations.
Question 908,"15. In TMS 4016, the data in/data out are",a) Unidirectional,b) Parallel,c) Serial,d) Bidirectional,d,"Explanation: In TMS 4016, the data in/data out are bidirectional terminal. It means that the input/output can be given/received from both the sides."
Question 909,"1. Dynamic RAM is more preferable than static RAM, why?","a) DRAM is of the lowest cost, lowest density","b) DRAM is of the highest cost, reduced size","c) DRAM is of the lowest cost, highest density",d) DRAM is more flexible and lowest storage capacity,c,"Explanation: The Dynamic Random Access Memory is the lowest cost, highest density random access memory available. Nowadays, computers use DRAM for main memory."
Question 910,2. The memory size of DRAM is,a) 1 to 100 MB,b) 512 to 1024 MB,c) 64 to 512 MB,d) 16 to 256 MB,d,Explanation: The memory size of DRAM lies between 16 to 256 MB.
Question 911,3. The DRAM stores its binary information on,a) MOSFET,b) Transistor,c) Capacitor,d) BJT,c,"Explanation: Capacitor has high storing capability only, so DRAM stores its binary information in the form of electric charges on capacitors."
Question 912,"4. Most modern operating systems employ a method of extending RAM capacity, known as",a) Magnetic memory,b) Virtual memory,c) Storage memory,d) Static memory,b,"Explanation: Most modern operating systems employ a method of extending RAM capacity, known as virtual memory."
Question 913,5. DRAM uses of an integrated MOS capacitors as _______ instead of a flip-flop.,a) Storage cell,b) Memory cell,c) Dynamic cell,d) Static cell,b,Explanation: DRAM uses of an integrated MOS capacitors as memory cell instead of a flip-flop. The advantage of this cell is that it allows very large memory arrays to be constructed on a chip at a lower cost per bit than in static memories.
Question 914,6. What is the disadvantage of MOS capacitor in DRAM?,a) It can’t hold the data till a long period,b) It doesn’t holds the charge till a long period,c) It is highly densed,d) It is not flexible,b,Explanation: The disadvantage of MOS capacitor in DRAM is that it can’t hold the stored charge over a long period of time and it has to be refreshed every few millisecond.
Question 915,7. The dynamic RAM offers,"a) High power consumption, large storage capacity","b) Reduced power consumption, large storage capacity","c) Reduced power consumption, short storage capacity","d) High power consumption, short storage capacity",b,"Explanation: The dynamic RAM offers reduced power consumption and large storage capacity in a single memory chip. With the availability of such high packing density memory ICs, the capacity of memory will continue to grow."
Question 916,8. The main memory of a PC is made of,a) Cache,b) Dynamic RAM,c) Static RAM,d) Both cache and dynamic RAM,d,Explanation: The main memory of a PC is made of cache and DRAM.
Question 917,9. Virtual memory consist of,a) SRAM,b) DRAM,c) Magnetic memory,d) None of the Mentioned,a,"Explanation: Most modern operating systems employ a method of extending RAM capacity, known as virtual memory which consist of SRAM."
Question 918,10. Dynamic RAM is used as main memory in a computer system as,a) It has lower cell density,b) It needs refreshing circuitry,c) Consumes less power,d) has higher speed,d,Explanation: Dynamic RAM is used as main memory in a computer system as it has higher speed due to the presence of MOSFET technology.
Question 919,11. Cache memory acts between,a) RAM and ROM,b) CPU and RAM,c) CPU and Hard Disk,d) None of the Mentioned,b,"Explanation: In a computer, cache memory acts between CPU and RAM."
Question 920,12. Which characteristic of RAM memory makes it not suitable for permanent storage?,a) Unreliable,b) Too slow,c) Too bulky,d) It is volatile,d,Explanation: RAM is volatile.
Question 921,13. Why do a DRAM employ address multiplexing technique?,a) To reduce the number of memory locations,b) To increase the number of memory locations,c) To reduce the number of address lines,d) None of the Mentioned,c,Explanation: A Dynamic RAM usually employs a technique called address multiplexing to reduce number of address lines and thus the number of the number of input/output pins on the IC package.
Question 922,14. An address multiplexing in DRAM is of _____ bits.,a) 10240,b) 15289,c) 16384,d) 17654,c,Explanation: Address multiplexing has 2^14 = 16384 bits.
Question 923,15. What is a sense amplifier?,a) It is an amplifier which converts ac current into dc current,b) It is an amplifier which lowers the input voltage,c) It is an amplifier which increases the input voltage,d) It is an amplifier which converts the low voltage to a sufficient voltage,d,Explanation: A sense amplifier for each column is necessary to convert from the low voltage and low energy to a sufficient level on the I/O data line.
Question 924,1. DRAM is fabricated by using IC,a) 2114,b) 7489,c) 4116,d) 2776,c,Explanation: DRAM is fabricated by using IC 4116.
Question 925,2. IC 4116 is of ______ storage memory.,a) 16 KB,b) 32 KB,c) 64 MB,d) 2 KB,a,Explanation: IC 4116 is of 16 KB storage memory. 
Question 926,3. How many supply voltage IC 4116 requires to operate the IC unit?,a) 3,b) 2,c) 1,d) 4,a,"Explanation: IC 4116 requires three supply voltages (+5V, -5V, and +12V) to operate the IC unit."
Question 927,4. The full form of PSRAM is,a) Plugged Static RAM,b) Plugged Stored RAM,c) Pseudo Stored RAM,d) Pseudo Static RAM,d,Explanation: The full form of PSRAM is Pseudo Static RAM.
Question 928,5. Pseudo static RAM is a,a) Static RAM,b) Dynamic RAM,c) Cache,d) None of the Mentioned,b,"Explanation: Since, it has built in refresh logic. So, it is a dynamic RAM."
Question 929,"6. When PSRAM is performing internal refresh,",a) The read operation is performed,b) The write operation is performed,c) It can not be accessed for read or write,d) The voltage goes HIGH,c,"Explanation: Basically, it is a dynamic RAM. So, it can not be accessed for read or write during refresh operation."
Question 930,7. RAMs are utilized in the computer as,a) Scratch-pad,b) Buffer,c) Main memory,d) All of the Mentioned,d,"Explanation: RAMs are utilized in the computer as scratch-pad, buffer and main memories. These are the applications of RAMs."
Question 931,8. The advantages of RAMs are,a) Non destructive read out,b) Fast operating speed,c) Low power dissipation,d) All of the Mentioned,d,Explanation: The above mentioned factors are the advantages of a RAM.
Question 932,9. Which one is more economical?,a) ROM,b) RAM,c) EROM,d) PROM,b,Explanation: RAM is more economical than RAM because MOS memories are more economical than the magnetic core for small and medium sized systems.
Question 933,10. Which one is self compatible?,a) ROM,b) RAM,c) EROM,d) PROM,b,"Explanation: As semiconductor memories enjoy common interface and technology between sensing and decoding circuitry and the storage element itself, so RAMs are self compatible. "
Question 934,11. The memory which is used for storing programs and data currently being processed by the CPU is called,a) PROM,b) Main Memory,c) Non-volatile memory,d) Mass memory,a,Explanation: PROM has capability to store the data due to presence of MOSFET which is processed by the CPU.
Question 935,12. CD-ROM is a,a) Memory register,b) Magnetic memory,c) Semiconductor memory,d) Non-volatile memory,d,Explanation: CD-ROM is a non-volatile memory. Once a program is uploaded in it then it can’t be erasable.
Question 936,13. A place which is used as storage location in a computer,a) A bit,b) A record,c) An address,d) A byte,c,Explanation: A storage location of a computer is an address/memory location.
Question 937,14. Which of the following is not a primary storage device?,a) Optical disk,b) Magnetic tape,c) Magnetic disk,d) None of the Mentioned,d,Explanation: The primary storage device is RAM (i.e. Random Access Memory).
Question 938,1. What is memory decoding?,a) The process of Memory IC used in a digital system is overloaded with data,b) The process of Memory IC used in a digital system is selected for the range of address assigned,c) The process of Memory IC used in a digital system is selected for the range of data assigned,d) The process of Memory IC used in a digital system is overloaded with data allocated in memory cell,b,Explanation: The Memory IC used in a digital system is selected or enabled only for the range of addresses assigned to it and this process is called memory decoding.
Question 939,2. The first step in the design of memory decoder is,a) Selection of a EPROM,b) Selection of a RAM,c) Address assignment,d) Data insertion,c,Explanation: The first step in the design of memory decoder is address assignment in non-overlapped manner.
Question 940,3. How many address bits are required to select memory location in Memory decoder?,a) 4 KB,b) 8 KB,c) 12 KB,d) 16 KB,c,"Explanation: Since, the given EPROM and RAM are of 4 KB (4 * 1024 = 4096) capacity, it requires 12 address bit to select one of the 4096 memory locations."
Question 941,4. How memory expansion is done?,a) By increasing the supply voltage of the Memory ICs,b) By decreasing the supply voltage of the Memory ICs,c) By connecting Memory ICs together,d) None of the Mentioned,c,Explanation: Memory ICs can be connected together to expand the number of memory words or the number of bits per word.
Question 942,5. IC 4116 is organised as,a) 512 * 4,b) 16 * 1,c) 32 * 4,d) 64 * 2,c,Explanation: IC 4116 is organised as 16 * 1 K which has capability to store 16 KB.
Question 943,"6. To construct 16K * 4-bit memory, how many 4116 ICs are required?",a) 1,b) 2,c) 3,d) 4,d,"Explanation: Since, IC 4116 is organised as 16K * 1. So, four ICs are required for 16K * 4 memory implementation."
Question 944,7. How many 1024 * 1 RAM chips are required to construct a 1024 * 8 memory system?,a) 4,b) 6,c) 8,d) 12,c,"Explanation: One 1024 * 1 RAM chips is of 1-bit. SO, for construction of 1024 * 8 RAM chip it will require 8 chips."
Question 945,8. How many 16K * 4 RAMs are required to achieve a memory with a capacity of 64K and a word length of 8 bits?,a) 2,b) 4,c) 6,d) 8,d,"Explanation: 16K * 4 = 64K RAM is of 64K. So, 64 * 8 = 512K. Hence, 512/64 = 8."
Question 946,9. The full form of PLD is,a) Programmable Load Devices,b) Programmable Logic Data,c) Programmable Logic Devices,d) Programmable Loaded Devices,c,Explanation: The full form of PLD is Programmable Logic Devices.
Question 947,10. PLD contains a large number of,a) Flip-flops,b) Gates,c) Registers,d) All of the Mentioned,d,"Explanation: Programmable Logic Devices is a collection of large number of gates, flip-flops, registers that are interconnected on the chip."
Question 948,11. Logic circuits can also be designed using,a) RAM,b) ROM,c) PLD,d) PLA,c,"Explanation: PLD has large number of flip-flops. So, logic circuits can be designed using this PLD circuit."
Question 949,"12. In PLD, there are provisions to perform interconnections of the gates internally, because of",a) High reliability,b) High conductivity,c) The desired logic implementation,d) The desired output,c,"Explanation: In PLD, there are provisions to perform interconnections of the gates internally so that the desired logic can be implemented."
Question 950,13. Why antifuses are implemented in a PLD?,a) To protect from high voltage,b) To increase the memory,c) To implement the programmes,d) As a switching devices,c,Explanation: Programmings are accomplished by using antifuses in a PLD and it is fabricated at the cross points of the gates.
Question 951,14. How many types of PLD is?,a) 2,b) 3,c) 4,d) 5,a,"Explanation: There are two types of PLD, viz., devices with fixed architecture and devices with flexible architecture."
Question 952,15. PLA refers to,a) Programmable Loaded Array,b) Programmable Logic Array,c) Programmable Array Logic,d) None of the Mentioned,c,Explanation: PLA refers to Programmable Logic Array.
Question 953,1. The inputs in the PLD is given through,a) NAND gates,b) OR gates,c) NOR gates,d) AND gates,d,Explanation: The inputs in the PLD is given through AND gate followed by inverting & non-inverting buffer.
Question 954,2. PAL refers to,a) Programmable Array Loaded,b) Programmable Logic Array,c) Programmable Array Logic,d) None of the Mentioned,c,Explanation: PAL refers to Programmable Array Logic.
Question 955,3. Outputs of the AND gate in PLD is known as,a) Input lines,b) Output lines,c) Strobe lines,d) None of the Mentioned,b,Explanation: Outputs of the AND gate in PLD is known as output lines. 
Question 956,4. PLA contains,a) AND and OR arrays,b) NAND and OR arrays,c) NOT and AND arrays,d) NOR and OR arrays,a,Explanation: Programmable Logic Array is a type of fixed architecture logic devices with programmable AND gates followed by OR gates.
Question 957,5. PLA is used to implement,a) A complex sequential circuit,b) A simple sequential circuit,c) A complex combinational circuit,d) A simple combinational circuit,c,"Explanation: Since, PLA is the combination of different gates, flip-flops. So, it is used to implement complex combinational circuit."
Question 958,6. A PLA is similar to a ROM in concept except that,a) It hasn’t capability to read only,b) It hasn’t capability to read or write operation,c) It doesn’t provide full decoding to the variables,d) It hasn’t capability to write only,c,Explanation: A PLA is similar to a ROM in concept except that it doesn’t provide full decoding to the variables and doesn’t generate all the minterms as in the ROM.
Question 959,"7. For programmable logic functions, which type of PLD should be used?",a) PLA,b) CPLD,c) PAL,d) SLD,b,"Explanation: Since, PAL is programmable and is fixed and also circuitry working is less."
Question 960,8. The complex programmable logic device contains several PLD blocks and __________,a) A language compiler,b) AND/OR arrays,c) Global interconnection matrix,d) Field-programmable switches,c,Explanation: The complex programmable logic device contains several PLD blocks and a global interconnection matrix by which it communicate through several devices.
Question 961,9. Which type of device FPGA are?,a) SLD,b) SROM,c) EPROM,d) PLD,d,"Explanation: Field-programmable gate arrays (FPGAs) are reprogrammable silicon chips. In contrast to processors that you find in your PC, programming an FPGA rewires the chip itself to implement your functionality rather than run a software application."
Question 962,10. The difference between a PAL & a PLA is,a) PALs and PLAs are the same thing,"b) The PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane","c) The PLA has a programmable OR plane and a programmable AND plane, while the PAL only has a programmable AND plane",d) The PAL has more possible product terms than the PLA,b,"Explanation: The main difference between a PAL & PLA is that PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane."
Question 963,11. If a PAL has been programmed once,a) Its logic capacity is lost,b) Its outputs are only active HIGH,c) Its outputs are only active LOW,d) It cannot be reprogrammed,d,"Explanation: Since, PAL is dynamic in nature. So, it can’t be reprogrammed."
Question 964,12. The FPGA refers to,a) First programmable Gate Array,b) Field Programmable Gate Array,c) First Program Gate Array,d) Field Program Gate Array,b,Explanation: The FPGA refers to Field Programmable Gate Array.
Question 965,13. The full form of VLSI is,a) Very Long Single Integration,b) Very Least Scale Integration,c) Very Large Scale Integration,d) None of the Mentioned,c,Explanation: The full form of VLSI is Very Large Scale Integration in which FPGA is implemented.
Question 966,"14. In FPGA, vertical and horizontal directions are separated by",a) A line,b) A channel,c) A strobe,d) A flip-flop,b,Explanation: Vertical and horizontal directions is separated by a channel in an FPGA which determines the location of the output.
Question 967,15. Applications of PLAs are,a) Registered PALs,b) Configurable PALs,c) PAL programming,d) All of the Mentioned,d,Explanation: Applications of PLAs are as mentioned above and these are performed by using an extra flip-flop with PAL.
Question 968,1. The full form of HDL is,a) Higher Descriptive Language,b) Higher Definition Language,c) High Definition Language,d) High Descriptive Language,c,Explanation: The full form of HDL is ‘Higher Definition Language’.
Question 969,2. The full form of VHDL is,a) Very High Descriptive Language,b) Very High Definition Language,c) Variable Definition Language,d) None of the Mentioned,b,Explanation: The full form of VHDL is ‘Very High Definition Language’.
Question 970,3. VHSIC stands for,a) Very High Speed Integrated Circuits,b) Very Higher Speed Integration Circuits,c) Variable High Speed Integrated Circuits,d) None of the Mentioned,a,Explanation: VHSIC stands for Very High Speed Integrated Circuits.
Question 971,4. VHDL is being used for,a) Documentation,b) Verification,c) Synthesis of  large digital design,d) All of the Mentioned,d,"Explanation: The acronym of VHDL itself captures the entire theme of the language and it describes the hardware in the same manner as does the schematic. So, it is used as documentation, verification and synthesis of large digital designs."
Question 972,5. The use of VHDL can be done in _____ ways.,a) 2,b) 3,c) 4,d) 5,b,"Explanation: The VHDL has three mode of operation: (i) data flow, (ii) structural, (iii) behavioural."
Question 973,6. At high frequencies when the sampling interval is too long in a frequency counter,a) The counter works fine,b) The counter undercounts the frequency,c) The measurement is less precise,d) The counter overflows,d,"Explanation: Let the sampling time be 1 sec. This means the counter will count number of pulses from the unknown signal for 1sec duration and would display it after 1 sec. thus if the signal is of 800 Hz, at the end of 1 sec, counter would have counted up to 800. Thus, in case of high frequencies and high sampling time, counter might count beyond its limit and overflows."
Question 974,7. The output frequency related to the sampling interval of a frequency counter as,a) Directly with the sampling interval,b) Inversely with the sampling interval,c) More precision with longer sampling interval,d) Less precision with longer sampling interval,c,Explanation: Sampling interval means a particular frequency range in which the device operates correctly.
Question 975,"8. In an HDL application of a stepper motor, what is done next after an up/down counter is built?",a) Build the sequencer,b) Test it on a simulator,c) Test the decoder,d) Design an intermediate integer variable,b,Explanation: Simulator is a software which is used in testing the decoder.
Question 976,"9. In a digital clock application, the basic frequency must be divided down as",a) 1 Hz,b) 60 Hz,c) 100 Hz,d) 1000 Hz,a,"Explanation: Minimum count is 1 sec and time = 1/freq. So, t = 1/1 = 1 sec."
Question 977,10. What does the data signal do in the keypad application?,a) The row and column encoded data,b) The ring encoded data,c) The freeze locator data,d) The ring counter data,a,Explanation: The data signal arrange the information with the help of data flow in row and column manner.
Question 978,"11. When a key is pressed, what does the ring counter in the HDL keypad application do?",a) Count to find the row,b) Freeze,c) Count to find the column,d) Start the D flip-flop,a,Explanation: When a key is pressed the ring counter in the HDL scans the information provided by the user and count to find the row.
Question 979,12. A step which should be followed in project management is known as,a) Overall definition,b) System documentation,c) Synthesis and testing,d) System integration,b,Explanation: System documentation is a second step of project management in which data is stored simultaneously. 
Question 980,"13. In the keypad application, the preset state of the ring counter define",a) The NANDing of the columns,b) The NANDing of the rows,c) The proper output of the column encoder,d) The proper output of the row encoder,d,Explanation: The preset state of the ring counter define the proper output of the row encoder. 
Question 981,14. A major block which is not a part of an HDL frequency counter,a) Timing and control unit,b) Decoder/display,c) Display register,d) Bit shifter,d,Explanation: Bit shifter is part of a register in which bit shifting takes place bit-by-bit.
Question 982,15. A stepper motor HDL application must include,a) Sequencers and multiplexers,b) Types and bits,c) Counters and decoders,d) Variables and processes,c,Explanation: A stepper motor (also referred to as step or stepping motor) is an electromechanical device achieving mechanical movements through conversion of electrical pulses. A stepper motor HDL application must include counters and decoders for position control.
Question 983,1. A multivibrator is an electronic circuit used to implement,a) Oscillator,b) Timer,c) Flip-flop,d) All of the Mentioned,d,"Explanation: A multivibrator is an electronic circuit used to implement a variety of simple two-state systems and two state systems are oscillator, timer, flip-flop."
Question 984,2. Multivibrators are characterized by,a) Registers,b) Capacitors,c) Transistors,d) All of the Mentioned,d,"Explanation: Multivibrators are characterized by amplifying devices (transistors) and cross coupled devices (registers, capacitors)."
Question 985,3. How many types of multivibrators are?,a) 2,b) 4,c) 5,d) 3,d,"Explanation: There are three types of multivibrator circuits depending on the circuit operation: (i) Astable, (ii) Bistable, and (iii) Monostable."
Question 986,4. Astable multivibrator is ________ in any state.,a) Stable,b) Unstable,c) Saturated,d) Both a & c,b,"Explanation: Astable multivibrator, in which the circuit is not stable in either state i.e. it continually switches from one state to the other."
Question 987,5. Monostable multivibrator is/has ________ state.,a) Stable,b) Unstable,c) One stable and another unstable,d) Independent,b,"Explanation: Monostable multivibrator, in which one of the states is stable, but the other state is unstable (transient). A trigger pulse causes the circuit to enter the unstable state. After entering the unstable state, the circuit will return to the stable state after a set time. "
Question 988,6. Bistable multivibrator is ________ in any state.,a) Stable,b) Unstable,c) Saturated,d) Independent,a,"Explanation: Bistable multivibrator, in which the circuit is stable in either state. It can be flipped from one state to the other by an external trigger pulse. "
Question 989,7. Bistable circuit is also known as,a) Latch,b) Gate,c) Flip-flop,d) Bidirectional circuit,c,"Explanation: Bistable circuit has capability to store 1-bit of information. So, it is also known as flip-flop."
Question 990,8. Astable circuit acts as a/an,a) Amplifier,b) Oscillator,c) Relaxation oscillator,d) Multiplexer,c,"Explanation: Astable circuit continually switches from one state to the other. Hence, it functions as a relaxation oscillator."
Question 991,"9. In an astable multivibrator, the amplifying elements are:",a) FET,b) JFET,c) OP-AMP,d) All of the Mentioned,d,"Explanation: Astable multivibrators are made with FET, JFET, OP-AMP or other types of amplifier."
Question 992,10. Monostable multivibrator can also be termed as:,a) Full astable multivibrator,b) Half astable multivibrator,c) Half bistable multivibrator,d) Full bistable multivibrator,b,"Explanation: Since, monostable multivibrator is unstable and changes their states continually (It means that it can have both the states), whereas in astable multivibrator, one of the states is stable, but the other state is unstable."
Question 993,11. The classic multivibrator circuit is known as,a) Metal-coupled multivibrator,b) Plate-coupled multivibrator,c) Parallel-plate coupled multivibrator,d) None of the Mentioned,b,Explanation: The classic multivibrator circuit (also called a plate-coupled multivibrator) is first described by Henri Abraham and Eugene Bloch.