#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a360a82370 .scope module, "conv_1x1_tb" "conv_1x1_tb" 2 3;
 .timescale -9 -12;
P_0x55a360a82190 .param/l "CLK_PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
P_0x55a360a821d0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x55a360a82210 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x55a360a82250 .param/l "IN_HEIGHT" 0 2 9, +C4<00000000000000000000000000000101>;
P_0x55a360a82290 .param/l "IN_WIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_0x55a360a822d0 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000001000>;
v0x55a360b55bd0_0 .var "clk", 0 0;
v0x55a360b55c90_0 .net "done", 0 0, L_0x55a360b59ae0;  1 drivers
v0x55a360b55d80_0 .var/i "error_count", 31 0;
v0x55a360b55e50 .array "expected_outputs", 199 0, 7 0;
v0x55a360b55ef0_0 .var/i "i", 31 0;
v0x55a360b56020_0 .var/i "ic", 31 0;
v0x55a360b56100_0 .var/i "idx", 31 0;
v0x55a360b561e0_0 .var "in_addr", 6 0;
v0x55a360b562f0_0 .var "in_data", 7 0;
v0x55a360b563b0_0 .var "in_valid", 0 0;
v0x55a360b56450_0 .var "in_wr_en", 0 0;
v0x55a360b56540_0 .var "input_val", 7 0;
v0x55a360b56600_0 .var/i "j", 31 0;
v0x55a360b566e0_0 .var/i "k", 31 0;
v0x55a360b567c0_0 .var/i "oc", 31 0;
o0x7f72c349b728 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a360b568a0_0 .net "out_addr", 7 0, o0x7f72c349b728;  0 drivers
v0x55a360b56960_0 .net "out_data", 7 0, L_0x55a360b59890;  1 drivers
v0x55a360b56a00_0 .var "out_ready", 0 0;
v0x55a360b56aa0_0 .net "out_valid", 0 0, L_0x55a360b599a0;  1 drivers
v0x55a360b56b70_0 .var "rst_n", 0 0;
v0x55a360b56c10_0 .var "start", 0 0;
v0x55a360b56ce0_0 .var/s "sum", 31 0;
v0x55a360b56d80_0 .var "weight_addr", 4 0;
v0x55a360b56e70_0 .var "weight_data", 7 0;
v0x55a360b56f60_0 .var "weight_val", 7 0;
v0x55a360b57040_0 .var "weight_valid", 0 0;
v0x55a360b570e0_0 .var "weight_wr_en", 0 0;
E_0x55a360adb960 .event edge, v0x55a360b542e0_0;
S_0x55a360a81fb0 .scope module, "dut" "conv_1x1" 2 55, 3 3 0, S_0x55a360a82370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 1 "in_valid";
    .port_info 5 /INPUT 8 "in_data";
    .port_info 6 /INPUT 7 "in_addr";
    .port_info 7 /INPUT 1 "in_wr_en";
    .port_info 8 /INPUT 1 "weight_valid";
    .port_info 9 /INPUT 8 "weight_data";
    .port_info 10 /INPUT 5 "weight_addr";
    .port_info 11 /INPUT 1 "weight_wr_en";
    .port_info 12 /OUTPUT 8 "out_data";
    .port_info 13 /OUTPUT 8 "out_addr";
    .port_info 14 /OUTPUT 1 "out_valid";
    .port_info 15 /INPUT 1 "out_ready";
P_0x55a360ac76b0 .param/l "COMPUTE" 1 3 40, C4<010>;
P_0x55a360ac76f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55a360ac7730 .param/l "DONE" 1 3 42, C4<100>;
P_0x55a360ac7770 .param/l "IDLE" 1 3 38, C4<000>;
P_0x55a360ac77b0 .param/l "IN_CHANNELS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55a360ac77f0 .param/l "IN_HEIGHT" 0 3 8, +C4<00000000000000000000000000000101>;
P_0x55a360ac7830 .param/l "IN_WIDTH" 0 3 7, +C4<00000000000000000000000000000101>;
P_0x55a360ac7870 .param/l "LOAD_WEIGHTS" 1 3 39, C4<001>;
P_0x55a360ac78b0 .param/str "OUTPUT_REG" 0 3 9, "true";
P_0x55a360ac78f0 .param/l "OUT_CHANNELS" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55a360ac7930 .param/str "RAM_STYLE" 0 3 10, "auto";
P_0x55a360ac7970 .param/l "WRITE_OUTPUT" 1 3 41, C4<011>;
L_0x55a360b59890 .functor BUFZ 8, L_0x55a360b59790, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55a360b51b20_1 .array/port v0x55a360b51b20, 1;
L_0x55a360b59c70 .functor BUFZ 1, v0x55a360b51b20_1, C4<0>, C4<0>, C4<0>;
v0x55a360b53ca0_0 .net *"_ivl_0", 7 0, L_0x55a360b59790;  1 drivers
L_0x7f72c3451060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a360b53da0_0 .net/2u *"_ivl_12", 2 0, L_0x7f72c3451060;  1 drivers
L_0x7f72c34510a8 .functor BUFT 1, C4<0zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x55a360b53e80_0 .net *"_ivl_2", 8 0, L_0x7f72c34510a8;  1 drivers
L_0x7f72c3451018 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a360b53f70_0 .net/2u *"_ivl_8", 2 0, L_0x7f72c3451018;  1 drivers
v0x55a360b54050_0 .net "clk", 0 0, v0x55a360b55bd0_0;  1 drivers
v0x55a360b54180_0 .net "compute_done", 0 0, L_0x55a360b59c70;  1 drivers
v0x55a360b54240_0 .var "compute_en", 0 0;
v0x55a360b542e0_0 .net "done", 0 0, L_0x55a360b59ae0;  alias, 1 drivers
v0x55a360b54380_0 .net "in_addr", 6 0, v0x55a360b561e0_0;  1 drivers
v0x55a360b54500_0 .net "in_data", 7 0, v0x55a360b562f0_0;  1 drivers
v0x55a360b545d0_0 .net "in_valid", 0 0, v0x55a360b563b0_0;  1 drivers
v0x55a360b54670_0 .net "in_wr_en", 0 0, v0x55a360b56450_0;  1 drivers
v0x55a360b54740_0 .net "input_data", 31 0, v0x55a360b006a0_0;  1 drivers
v0x55a360b547e0_0 .var "input_rd_addr", 4 0;
v0x55a360b548a0_0 .var "input_rd_en", 0 0;
v0x55a360b54970_0 .net "macc_result", 17 0, L_0x55a360b59630;  1 drivers
v0x55a360b54a10_0 .net "macc_valid", 0 0, v0x55a360b51b20_1;  1 drivers
v0x55a360b54b00_0 .var "next_state", 2 0;
v0x55a360b54bc0_0 .net "out_addr", 7 0, o0x7f72c349b728;  alias, 0 drivers
v0x55a360b54ca0_0 .var "out_channel_counter", 3 0;
v0x55a360b54d80_0 .net "out_data", 7 0, L_0x55a360b59890;  alias, 1 drivers
v0x55a360b54e60_0 .net "out_ready", 0 0, v0x55a360b56a00_0;  1 drivers
v0x55a360b54f20_0 .net "out_valid", 0 0, L_0x55a360b599a0;  alias, 1 drivers
v0x55a360b54fe0_0 .var "out_wr_addr", 7 0;
v0x55a360b550c0 .array "output_buffer", 199 0, 7 0;
v0x55a360b55180_0 .var "pixel_counter", 5 0;
v0x55a360b55260_0 .net "rst_n", 0 0, v0x55a360b56b70_0;  1 drivers
v0x55a360b55350_0 .net "start", 0 0, v0x55a360b56c10_0;  1 drivers
v0x55a360b55410_0 .var "state", 2 0;
v0x55a360b554f0_0 .net "weight_addr", 4 0, v0x55a360b56d80_0;  1 drivers
v0x55a360b555b0_0 .net "weight_data", 7 0, v0x55a360b56e70_0;  1 drivers
v0x55a360b55650_0 .net "weight_data_channels", 31 0, v0x55a360b532e0_0;  1 drivers
v0x55a360b55740_0 .var "weight_rd_addr", 2 0;
v0x55a360b55800_0 .var "weight_rd_en", 0 0;
v0x55a360b558a0_0 .net "weight_valid", 0 0, v0x55a360b57040_0;  1 drivers
v0x55a360b55940_0 .net "weight_wr_en", 0 0, v0x55a360b570e0_0;  1 drivers
E_0x55a360ae7fc0/0 .event edge, v0x55a360b55410_0, v0x55a360b55350_0, v0x55a360b55180_0, v0x55a360b54ca0_0;
E_0x55a360ae7fc0/1 .event edge, v0x55a360b54180_0;
E_0x55a360ae7fc0 .event/or E_0x55a360ae7fc0/0, E_0x55a360ae7fc0/1;
L_0x55a360b59790 .array/port v0x55a360b550c0, L_0x7f72c34510a8;
L_0x55a360b599a0 .cmp/eq 3, v0x55a360b55410_0, L_0x7f72c3451018;
L_0x55a360b59ae0 .cmp/eq 3, v0x55a360b55410_0, L_0x7f72c3451060;
S_0x55a360a826e0 .scope module, "u_input_bram" "bram_input_1x1" 3 75, 4 3 0, S_0x55a360a81fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rd_data";
    .port_info 1 /INPUT 5 "rd_addr";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 7 "wr_addr";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "clk";
P_0x55a360a5bc40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55a360a5bc80 .param/l "DEPTH" 0 4 8, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100100>;
P_0x55a360a5bcc0 .param/l "IN_CHANNELS" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55a360a5bd00 .param/l "IN_HEIGHT" 0 4 7, +C4<00000000000000000000000000000101>;
P_0x55a360a5bd40 .param/l "IN_WIDTH" 0 4 6, +C4<00000000000000000000000000000101>;
P_0x55a360a5bd80 .param/str "OUTPUT_REGISTER" 0 4 10, "true";
P_0x55a360a5bdc0 .param/str "RAM_STYLE" 0 4 9, "auto";
v0x55a360afa980_0 .net "clk", 0 0, v0x55a360b55bd0_0;  alias, 1 drivers
v0x55a360abde80_0 .var/i "i", 31 0;
v0x55a360abdf20 .array "ram", 99 0, 7 0;
v0x55a360b108e0_0 .net "rd_addr", 4 0, v0x55a360b547e0_0;  1 drivers
v0x55a360b05e80_0 .net "rd_data", 31 0, v0x55a360b006a0_0;  alias, 1 drivers
v0x55a360b21ee0_0 .net "rd_en", 0 0, v0x55a360b548a0_0;  1 drivers
v0x55a360b486b0_0 .net "wr_addr", 6 0, v0x55a360b561e0_0;  alias, 1 drivers
v0x55a360b48790_0 .net "wr_data", 7 0, v0x55a360b562f0_0;  alias, 1 drivers
v0x55a360b48870_0 .net "wr_en", 0 0, v0x55a360b56450_0;  alias, 1 drivers
S_0x55a360b07ef0 .scope generate, "genblk1" "genblk1" 4 34, 4 34 0, S_0x55a360a826e0;
 .timescale -9 -12;
v0x55a360b006a0_0 .var "rd_data_reg", 31 0;
E_0x55a360a7dab0 .event posedge, v0x55a360afa980_0;
S_0x55a360b00eb0 .scope module, "u_macc" "macc" 3 105, 5 3 0, S_0x55a360a81fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 18 "o_data";
    .port_info 1 /OUTPUT 1 "o_valid";
    .port_info 2 /INPUT 32 "i_data_a";
    .port_info 3 /INPUT 32 "i_data_b";
    .port_info 4 /INPUT 1 "i_valid";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
P_0x55a360a5b620 .param/l "ADDER_LAYERS" 1 5 15, +C4<00000000000000000000000000000010>;
P_0x55a360a5b660 .param/l "NUM_INPUTS" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x55a360a5b6a0 .param/l "OUTPUT_DATA_WIDTH" 1 5 16, +C4<000000000000000000000000000010010>;
v0x55a360b52220_0 .net "clk", 0 0, v0x55a360b55bd0_0;  alias, 1 drivers
v0x55a360b52330_0 .net "i_data_a", 31 0, v0x55a360b006a0_0;  alias, 1 drivers
v0x55a360b523f0_0 .net "i_data_b", 31 0, v0x55a360b532e0_0;  alias, 1 drivers
v0x55a360b52490_0 .net "i_valid", 0 0, v0x55a360b54240_0;  1 drivers
v0x55a360b52550_0 .var "mult_data_out", 63 0;
v0x55a360b52660_0 .var "mult_valid_o", 0 0;
v0x55a360b52730_0 .net "o_data", 17 0, L_0x55a360b59630;  alias, 1 drivers
v0x55a360b52800_0 .net "o_valid", 0 0, v0x55a360b51b20_1;  alias, 1 drivers
v0x55a360b528d0_0 .net "rst_n", 0 0, v0x55a360b56b70_0;  alias, 1 drivers
L_0x55a360b57580 .part v0x55a360b006a0_0, 0, 8;
L_0x55a360b57670 .part v0x55a360b532e0_0, 0, 8;
L_0x55a360b57a20 .part v0x55a360b006a0_0, 8, 8;
L_0x55a360b57b10 .part v0x55a360b532e0_0, 8, 8;
L_0x55a360b57f00 .part v0x55a360b006a0_0, 16, 8;
L_0x55a360b57ff0 .part v0x55a360b532e0_0, 16, 8;
L_0x55a360b583f0 .part v0x55a360b006a0_0, 24, 8;
L_0x55a360b584e0 .part v0x55a360b532e0_0, 24, 8;
S_0x55a360b02b90 .scope generate, "gen0[0]" "gen0[0]" 5 43, 5 43 0, S_0x55a360b00eb0;
 .timescale -9 -12;
P_0x55a360b0a010 .param/l "i" 0 5 43, +C4<00>;
v0x55a360b49440_0 .net "mult", 15 0, L_0x55a360b573f0;  1 drivers
E_0x55a360b21760/0 .event negedge, v0x55a360b52060_0;
E_0x55a360b21760/1 .event posedge, v0x55a360afa980_0;
E_0x55a360b21760 .event/or E_0x55a360b21760/0, E_0x55a360b21760/1;
S_0x55a360b48ca0 .scope module, "u_mult" "mult" 5 56, 5 79 0, S_0x55a360b02b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "y";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
v0x55a360b48ee0_0 .net/s *"_ivl_0", 15 0, L_0x55a360b571f0;  1 drivers
v0x55a360b48fe0_0 .net/s *"_ivl_2", 15 0, L_0x55a360b572f0;  1 drivers
v0x55a360b490c0_0 .net/s "a", 7 0, L_0x55a360b57580;  1 drivers
v0x55a360b491b0_0 .net/s "b", 7 0, L_0x55a360b57670;  1 drivers
v0x55a360b49290_0 .net/s "y", 15 0, L_0x55a360b573f0;  alias, 1 drivers
L_0x55a360b571f0 .extend/s 16, L_0x55a360b57580;
L_0x55a360b572f0 .extend/s 16, L_0x55a360b57670;
L_0x55a360b573f0 .arith/mult 16, L_0x55a360b571f0, L_0x55a360b572f0;
S_0x55a360b49500 .scope generate, "gen0[1]" "gen0[1]" 5 43, 5 43 0, S_0x55a360b00eb0;
 .timescale -9 -12;
P_0x55a360b49700 .param/l "i" 0 5 43, +C4<01>;
v0x55a360b49f90_0 .net "mult", 15 0, L_0x55a360b578e0;  1 drivers
S_0x55a360b497c0 .scope module, "u_mult" "mult" 5 56, 5 79 0, S_0x55a360b49500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "y";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
v0x55a360b49a30_0 .net/s *"_ivl_0", 15 0, L_0x55a360b577a0;  1 drivers
v0x55a360b49b30_0 .net/s *"_ivl_2", 15 0, L_0x55a360b57840;  1 drivers
v0x55a360b49c10_0 .net/s "a", 7 0, L_0x55a360b57a20;  1 drivers
v0x55a360b49d00_0 .net/s "b", 7 0, L_0x55a360b57b10;  1 drivers
v0x55a360b49de0_0 .net/s "y", 15 0, L_0x55a360b578e0;  alias, 1 drivers
L_0x55a360b577a0 .extend/s 16, L_0x55a360b57a20;
L_0x55a360b57840 .extend/s 16, L_0x55a360b57b10;
L_0x55a360b578e0 .arith/mult 16, L_0x55a360b577a0, L_0x55a360b57840;
S_0x55a360b4a050 .scope generate, "gen0[2]" "gen0[2]" 5 43, 5 43 0, S_0x55a360b00eb0;
 .timescale -9 -12;
P_0x55a360b4a260 .param/l "i" 0 5 43, +C4<010>;
v0x55a360b4aaf0_0 .net "mult", 15 0, L_0x55a360b57d70;  1 drivers
S_0x55a360b4a320 .scope module, "u_mult" "mult" 5 56, 5 79 0, S_0x55a360b4a050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "y";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
v0x55a360b4a590_0 .net/s *"_ivl_0", 15 0, L_0x55a360b57c30;  1 drivers
v0x55a360b4a690_0 .net/s *"_ivl_2", 15 0, L_0x55a360b57cd0;  1 drivers
v0x55a360b4a770_0 .net/s "a", 7 0, L_0x55a360b57f00;  1 drivers
v0x55a360b4a860_0 .net/s "b", 7 0, L_0x55a360b57ff0;  1 drivers
v0x55a360b4a940_0 .net/s "y", 15 0, L_0x55a360b57d70;  alias, 1 drivers
L_0x55a360b57c30 .extend/s 16, L_0x55a360b57f00;
L_0x55a360b57cd0 .extend/s 16, L_0x55a360b57ff0;
L_0x55a360b57d70 .arith/mult 16, L_0x55a360b57c30, L_0x55a360b57cd0;
S_0x55a360b4abb0 .scope generate, "gen0[3]" "gen0[3]" 5 43, 5 43 0, S_0x55a360b00eb0;
 .timescale -9 -12;
P_0x55a360b4ad90 .param/l "i" 0 5 43, +C4<011>;
v0x55a360b4b640_0 .net "mult", 15 0, L_0x55a360b58260;  1 drivers
S_0x55a360b4ae70 .scope module, "u_mult" "mult" 5 56, 5 79 0, S_0x55a360b4abb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "y";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
v0x55a360b4b0e0_0 .net/s *"_ivl_0", 15 0, L_0x55a360b58120;  1 drivers
v0x55a360b4b1e0_0 .net/s *"_ivl_2", 15 0, L_0x55a360b581c0;  1 drivers
v0x55a360b4b2c0_0 .net/s "a", 7 0, L_0x55a360b583f0;  1 drivers
v0x55a360b4b3b0_0 .net/s "b", 7 0, L_0x55a360b584e0;  1 drivers
v0x55a360b4b490_0 .net/s "y", 15 0, L_0x55a360b58260;  alias, 1 drivers
L_0x55a360b58120 .extend/s 16, L_0x55a360b583f0;
L_0x55a360b581c0 .extend/s 16, L_0x55a360b584e0;
L_0x55a360b58260 .arith/mult 16, L_0x55a360b58120, L_0x55a360b581c0;
S_0x55a360b4b700 .scope module, "u_adder_tree" "adder_tree" 5 68, 6 3 0, S_0x55a360b00eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 18 "o_data";
    .port_info 1 /OUTPUT 1 "o_valid";
    .port_info 2 /INPUT 64 "i_data";
    .port_info 3 /INPUT 1 "i_valid";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst_n";
P_0x55a360a83f70 .param/l "ADDER_LAYERS" 1 6 15, +C4<00000000000000000000000000000010>;
P_0x55a360a83fb0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x55a360a83ff0 .param/l "NUM_INPUTS" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x55a360a84030 .param/l "OUTPUT_DATA_WIDTH" 1 6 16, +C4<000000000000000000000000000010010>;
v0x55a360b519e0 .array "adder_stage_out", 1 0;
v0x55a360b519e0_0 .net v0x55a360b519e0 0, 71 0, L_0x55a360b59d70; 1 drivers
v0x55a360b519e0_1 .net v0x55a360b519e0 1, 71 0, L_0x55a360b59470; 1 drivers
v0x55a360b51b20 .array "adder_valid", 1 0, 0 0;
v0x55a360b51c40_0 .net "clk", 0 0, v0x55a360b55bd0_0;  alias, 1 drivers
v0x55a360b51d10_0 .net "i_data", 63 0, v0x55a360b52550_0;  1 drivers
v0x55a360b51db0_0 .net "i_valid", 0 0, v0x55a360b52660_0;  1 drivers
v0x55a360b51ec0_0 .net "o_data", 17 0, L_0x55a360b59630;  alias, 1 drivers
v0x55a360b51fa0_0 .net "o_valid", 0 0, v0x55a360b51b20_1;  alias, 1 drivers
v0x55a360b52060_0 .net "rst_n", 0 0, v0x55a360b56b70_0;  alias, 1 drivers
L_0x55a360b58620 .part v0x55a360b52550_0, 0, 16;
L_0x55a360b58710 .part v0x55a360b52550_0, 16, 16;
L_0x55a360b587b0 .part v0x55a360b52550_0, 32, 16;
L_0x55a360b588e0 .part v0x55a360b52550_0, 48, 16;
L_0x55a360b59630 .part L_0x55a360b59470, 0, 18;
S_0x55a360b4bbe0 .scope generate, "gen0[0]" "gen0[0]" 6 31, 6 31 0, S_0x55a360b4b700;
 .timescale -9 -12;
P_0x55a360b4bde0 .param/l "INPUT_WIDTH" 1 6 34, +C4<00000000000000000000000000010000>;
P_0x55a360b4be20 .param/l "OUTPUT_WIDTH" 1 6 35, +C4<00000000000000000000000000010001>;
P_0x55a360b4be60 .param/l "_NUM_INPUTS" 1 6 32, +C4<00000000000000000000000000000100>;
P_0x55a360b4bea0 .param/l "_NUM_OUTPUTS" 1 6 33, +C4<0000000000000000000000000000000010>;
P_0x55a360b4bee0 .param/l "i" 0 6 31, +C4<00>;
v0x55a360b4edf0 .array "adder_layer_in", 3 0;
v0x55a360b4edf0_0 .net/s v0x55a360b4edf0 0, 15 0, L_0x55a360b58620; 1 drivers
v0x55a360b4edf0_1 .net/s v0x55a360b4edf0 1, 15 0, L_0x55a360b58710; 1 drivers
v0x55a360b4edf0_2 .net/s v0x55a360b4edf0 2, 15 0, L_0x55a360b587b0; 1 drivers
v0x55a360b4edf0_3 .net/s v0x55a360b4edf0 3, 15 0, L_0x55a360b588e0; 1 drivers
v0x55a360b4ef80 .array "adder_layer_out", 1 0;
v0x55a360b4ef80_0 .net/s v0x55a360b4ef80 0, 16 0, L_0x55a360b58b10; 1 drivers
v0x55a360b4ef80_1 .net/s v0x55a360b4ef80 1, 16 0, L_0x55a360b58e30; 1 drivers
v0x55a360b4f0a0_0 .net "adder_layer_out_reg_en", 0 0, L_0x55a360afa860;  1 drivers
S_0x55a360b4c1c0 .scope generate, "gen1[0]" "gen1[0]" 6 41, 6 41 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4c3c0 .param/l "j" 0 6 41, +C4<00>;
S_0x55a360b4c4a0 .scope generate, "gen2" "gen2" 6 42, 6 42 0, S_0x55a360b4c1c0;
 .timescale -9 -12;
S_0x55a360b4c680 .scope generate, "gen1[1]" "gen1[1]" 6 41, 6 41 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4c8a0 .param/l "j" 0 6 41, +C4<01>;
S_0x55a360b4c960 .scope generate, "gen2" "gen2" 6 42, 6 42 0, S_0x55a360b4c680;
 .timescale -9 -12;
S_0x55a360b4cb40 .scope generate, "gen1[2]" "gen1[2]" 6 41, 6 41 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4cd70 .param/l "j" 0 6 41, +C4<010>;
S_0x55a360b4ce30 .scope generate, "gen2" "gen2" 6 42, 6 42 0, S_0x55a360b4cb40;
 .timescale -9 -12;
S_0x55a360b4d010 .scope generate, "gen1[3]" "gen1[3]" 6 41, 6 41 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4d210 .param/l "j" 0 6 41, +C4<011>;
S_0x55a360b4d2f0 .scope generate, "gen2" "gen2" 6 42, 6 42 0, S_0x55a360b4d010;
 .timescale -9 -12;
S_0x55a360b4d4d0 .scope generate, "gen4[0]" "gen4[0]" 6 51, 6 51 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4d720 .param/l "j" 0 6 51, +C4<00>;
S_0x55a360b4d800 .scope generate, "gen5" "gen5" 6 52, 6 52 0, S_0x55a360b4d4d0;
 .timescale -9 -12;
v0x55a360b4d9e0_0 .net/s *"_ivl_2", 16 0, L_0x55a360b58980;  1 drivers
v0x55a360b4dae0_0 .net/s *"_ivl_5", 16 0, L_0x55a360b58a20;  1 drivers
L_0x55a360b58980 .extend/s 17, L_0x55a360b58620;
L_0x55a360b58a20 .extend/s 17, L_0x55a360b58710;
L_0x55a360b58b10 .arith/sum 17, L_0x55a360b58980, L_0x55a360b58a20;
S_0x55a360b4dbc0 .scope generate, "gen4[1]" "gen4[1]" 6 51, 6 51 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4ddc0 .param/l "j" 0 6 51, +C4<01>;
S_0x55a360b4dea0 .scope generate, "gen5" "gen5" 6 52, 6 52 0, S_0x55a360b4dbc0;
 .timescale -9 -12;
v0x55a360b4e080_0 .net/s *"_ivl_2", 16 0, L_0x55a360b58c50;  1 drivers
v0x55a360b4e180_0 .net/s *"_ivl_5", 16 0, L_0x55a360b58d40;  1 drivers
L_0x55a360b58c50 .extend/s 17, L_0x55a360b587b0;
L_0x55a360b58d40 .extend/s 17, L_0x55a360b588e0;
L_0x55a360b58e30 .arith/sum 17, L_0x55a360b58c50, L_0x55a360b58d40;
S_0x55a360b4e260 .scope generate, "gen7" "gen7" 6 63, 6 63 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
L_0x55a360afa860 .functor BUFZ 1, v0x55a360b52660_0, C4<0>, C4<0>, C4<0>;
S_0x55a360b4e440 .scope generate, "gen9[0]" "gen9[0]" 6 71, 6 71 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4e640 .param/l "j" 0 6 71, +C4<00>;
v0x55a360b4e720_0 .net *"_ivl_4", 16 0, v0x55a360b4e8e0_0;  1 drivers
o0x7f72c349aa08 .functor BUFZ 38, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a360b4e800_0 name=_ivl_9
v0x55a360b4e8e0_0 .var "adder_layer_out_reg", 16 0;
L_0x55a360b59d70 .concat [ 17 17 38 0], v0x55a360b4e8e0_0, v0x55a360b4ed10_0, o0x7f72c349aa08;
S_0x55a360b4e9a0 .scope generate, "gen9[1]" "gen9[1]" 6 71, 6 71 0, S_0x55a360b4bbe0;
 .timescale -9 -12;
P_0x55a360b4d6d0 .param/l "j" 0 6 71, +C4<01>;
v0x55a360b4ec30_0 .net *"_ivl_4", 16 0, v0x55a360b4ed10_0;  1 drivers
v0x55a360b4ed10_0 .var "adder_layer_out_reg", 16 0;
S_0x55a360b4f170 .scope generate, "gen0[1]" "gen0[1]" 6 31, 6 31 0, S_0x55a360b4b700;
 .timescale -9 -12;
P_0x55a360b4f390 .param/l "INPUT_WIDTH" 1 6 34, +C4<00000000000000000000000000010001>;
P_0x55a360b4f3d0 .param/l "OUTPUT_WIDTH" 1 6 35, +C4<00000000000000000000000000010010>;
P_0x55a360b4f410 .param/l "_NUM_INPUTS" 1 6 32, +C4<00000000000000000000000000000010>;
P_0x55a360b4f450 .param/l "_NUM_OUTPUTS" 1 6 33, +C4<0000000000000000000000000000000001>;
P_0x55a360b4f490 .param/l "i" 0 6 31, +C4<01>;
v0x55a360b50e50 .array "adder_layer_in", 1 0;
v0x55a360b50e50_0 .net/s v0x55a360b50e50 0, 16 0, L_0x55a360b58fc0; 1 drivers
v0x55a360b50e50_1 .net/s v0x55a360b50e50 1, 16 0, L_0x55a360b59060; 1 drivers
v0x55a360b50f90 .array "adder_layer_out", 0 0;
v0x55a360b50f90_0 .net/s v0x55a360b50f90 0, 17 0, L_0x55a360b59330; 1 drivers
v0x55a360b51070_0 .net "adder_layer_out_reg_en", 0 0, L_0x55a360b21970;  1 drivers
S_0x55a360b4f750 .scope generate, "gen1[0]" "gen1[0]" 6 41, 6 41 0, S_0x55a360b4f170;
 .timescale -9 -12;
P_0x55a360b4f950 .param/l "j" 0 6 41, +C4<00>;
S_0x55a360b4fa30 .scope generate, "gen3" "gen3" 6 42, 6 42 0, S_0x55a360b4f750;
 .timescale -9 -12;
L_0x55a360b58fc0 .part L_0x55a360b59d70, 0, 17;
S_0x55a360b4fc10 .scope generate, "gen1[1]" "gen1[1]" 6 41, 6 41 0, S_0x55a360b4f170;
 .timescale -9 -12;
P_0x55a360b4fe30 .param/l "j" 0 6 41, +C4<01>;
S_0x55a360b4fef0 .scope generate, "gen3" "gen3" 6 42, 6 42 0, S_0x55a360b4fc10;
 .timescale -9 -12;
L_0x55a360b59060 .part L_0x55a360b59d70, 17, 17;
S_0x55a360b500d0 .scope generate, "gen4[0]" "gen4[0]" 6 51, 6 51 0, S_0x55a360b4f170;
 .timescale -9 -12;
P_0x55a360b50300 .param/l "j" 0 6 51, +C4<00>;
S_0x55a360b503c0 .scope generate, "gen5" "gen5" 6 52, 6 52 0, S_0x55a360b500d0;
 .timescale -9 -12;
v0x55a360b505a0_0 .net/s *"_ivl_1", 17 0, L_0x55a360b59150;  1 drivers
v0x55a360b506a0_0 .net/s *"_ivl_4", 17 0, L_0x55a360b59240;  1 drivers
L_0x55a360b59150 .extend/s 18, L_0x55a360b58fc0;
L_0x55a360b59240 .extend/s 18, L_0x55a360b59060;
L_0x55a360b59330 .arith/sum 18, L_0x55a360b59150, L_0x55a360b59240;
S_0x55a360b50780 .scope generate, "gen8" "gen8" 6 63, 6 63 0, S_0x55a360b4f170;
 .timescale -9 -12;
v0x55a360b51b20_0 .array/port v0x55a360b51b20, 0;
L_0x55a360b21970 .functor BUFZ 1, v0x55a360b51b20_0, C4<0>, C4<0>, C4<0>;
S_0x55a360b50960 .scope generate, "gen9[0]" "gen9[0]" 6 71, 6 71 0, S_0x55a360b4f170;
 .timescale -9 -12;
P_0x55a360b50bb0 .param/l "j" 0 6 71, +C4<00>;
v0x55a360b50c90_0 .net *"_ivl_4", 17 0, v0x55a360b50d70_0;  1 drivers
v0x55a360b50d70_0 .var "adder_layer_out_reg", 17 0;
L_0x55a360b59470 .part/pv v0x55a360b50d70_0, 0, 18, 72;
S_0x55a360b51110 .scope function.vec4.u32, "num_inputs" "num_inputs" 6 99, 6 99 0, S_0x55a360b4b700;
 .timescale -9 -12;
v0x55a360b51500_0 .var/i "i", 31 0;
; Variable num_inputs is vec4 return value of scope S_0x55a360b51110
v0x55a360b516e0_0 .var/i "num_outputs", 31 0;
v0x55a360b517d0_0 .var/i "stage", 31 0;
v0x55a360b518b0_0 .var/i "start_num_inputs", 31 0;
TD_conv_1x1_tb.dut.u_macc.u_adder_tree.num_inputs ;
    %fork t_1, S_0x55a360b51320;
    %jmp t_0;
    .scope S_0x55a360b51320;
t_1 ;
    %load/vec4 v0x55a360b518b0_0;
    %ret/vec4 0, 0, 32;  Assign to num_inputs (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b51500_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a360b51500_0;
    %load/vec4 v0x55a360b517d0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load num_inputs (draw_signal_vec4)
    %subi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b516e0_0, 0, 32;
    %load/vec4 v0x55a360b516e0_0;
    %ret/vec4 0, 0, 32;  Assign to num_inputs (store_vec4_to_lval)
    %load/vec4 v0x55a360b51500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b51500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55a360b51110;
t_0 %join;
    %end;
S_0x55a360b51320 .scope begin, "num_inputs_calc" "num_inputs_calc" 6 104, 6 104 0, S_0x55a360b51110;
 .timescale -9 -12;
S_0x55a360b52a00 .scope module, "u_weight_bram" "bram_weight_1x1" 3 92, 7 3 0, S_0x55a360a81fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rd_data";
    .port_info 1 /INPUT 3 "rd_addr";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "clk";
P_0x55a360b52bc0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x55a360b52c00 .param/l "DEPTH" 0 7 7, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55a360b52c40 .param/l "IN_CHANNELS" 0 7 5, +C4<00000000000000000000000000000100>;
P_0x55a360b52c80 .param/str "OUTPUT_REGISTER" 0 7 9, "true";
P_0x55a360b52cc0 .param/l "OUT_CHANNELS" 0 7 6, +C4<00000000000000000000000000001000>;
P_0x55a360b52d00 .param/str "RAM_STYLE" 0 7 8, "auto";
v0x55a360b533e0_0 .net "clk", 0 0, v0x55a360b55bd0_0;  alias, 1 drivers
v0x55a360b534a0_0 .var/i "i", 31 0;
v0x55a360b53580 .array "ram", 31 0, 7 0;
v0x55a360b53670_0 .net "rd_addr", 2 0, v0x55a360b55740_0;  1 drivers
v0x55a360b53750_0 .net "rd_data", 31 0, v0x55a360b532e0_0;  alias, 1 drivers
v0x55a360b53860_0 .net "rd_en", 0 0, v0x55a360b55800_0;  1 drivers
v0x55a360b53900_0 .net "wr_addr", 4 0, v0x55a360b56d80_0;  alias, 1 drivers
v0x55a360b539e0_0 .net "wr_data", 7 0, v0x55a360b56e70_0;  alias, 1 drivers
v0x55a360b53ac0_0 .net "wr_en", 0 0, v0x55a360b570e0_0;  alias, 1 drivers
S_0x55a360b530e0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x55a360b52a00;
 .timescale -9 -12;
v0x55a360b532e0_0 .var "rd_data_reg", 31 0;
    .scope S_0x55a360b07ef0;
T_1 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b21ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360abde80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55a360abde80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55a360b108e0_0;
    %pad/u 38;
    %muli 4, 0, 38;
    %load/vec4 v0x55a360abde80_0;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a360abdf20, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55a360abde80_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55a360b006a0_0, 4, 5;
    %load/vec4 v0x55a360abde80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360abde80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a360a826e0;
T_2 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b48870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55a360b48790_0;
    %load/vec4 v0x55a360b486b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360abdf20, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a360b530e0;
T_3 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b53860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b534a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55a360b534a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x55a360b53670_0;
    %pad/u 36;
    %muli 4, 0, 36;
    %load/vec4 v0x55a360b534a0_0;
    %pad/u 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a360b53580, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55a360b534a0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55a360b532e0_0, 4, 5;
    %load/vec4 v0x55a360b534a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b534a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a360b52a00;
T_4 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b53ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55a360b539e0_0;
    %load/vec4 v0x55a360b53900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b53580, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a360b02b90;
T_5 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b528d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a360b52490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a360b49440_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a360b49500;
T_6 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b528d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a360b52490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a360b49f90_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a360b4a050;
T_7 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b528d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a360b52490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a360b4aaf0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a360b4abb0;
T_8 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b528d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a360b52490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55a360b4b640_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a360b52550_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a360b4bbe0;
T_9 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b52060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b51b20, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a360b4f0a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b51b20, 0, 4;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a360b4e440;
T_10 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a360b4ef80, 4;
    %assign/vec4 v0x55a360b4e8e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a360b4e9a0;
T_11 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a360b4ef80, 4;
    %assign/vec4 v0x55a360b4ed10_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a360b4f170;
T_12 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b52060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b51b20, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a360b51070_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b51b20, 0, 4;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a360b50960;
T_13 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b51070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a360b50f90, 4;
    %assign/vec4 v0x55a360b50d70_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a360b00eb0;
T_14 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b528d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b52660_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a360b52490_0;
    %assign/vec4 v0x55a360b52660_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a360a81fb0;
T_15 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b55260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a360b55410_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a360b54b00_0;
    %assign/vec4 v0x55a360b55410_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55a360a81fb0;
T_16 ;
    %wait E_0x55a360ae7fc0;
    %load/vec4 v0x55a360b55410_0;
    %store/vec4 v0x55a360b54b00_0, 0, 3;
    %load/vec4 v0x55a360b55410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a360b54b00_0, 0, 3;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x55a360b55350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a360b54b00_0, 0, 3;
T_16.5 ;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55a360b55180_0;
    %pad/u 32;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a360b54ca0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a360b54180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a360b54b00_0, 0, 3;
T_16.7 ;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a360b54b00_0, 0, 3;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a360a81fb0;
T_17 ;
    %wait E_0x55a360b21760;
    %load/vec4 v0x55a360b55260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a360b55180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a360b54ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b55800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b54240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a360b547e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a360b55740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a360b54fe0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55a360b55410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b55800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b54240_0, 0;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a360b55180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a360b54ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b55800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a360b54240_0, 0;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a360b548a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a360b55800_0, 0;
    %load/vec4 v0x55a360b55180_0;
    %pad/u 5;
    %assign/vec4 v0x55a360b547e0_0, 0;
    %load/vec4 v0x55a360b54ca0_0;
    %pad/u 3;
    %assign/vec4 v0x55a360b55740_0, 0;
    %load/vec4 v0x55a360b548a0_0;
    %load/vec4 v0x55a360b55800_0;
    %and;
    %assign/vec4 v0x55a360b54240_0, 0;
    %load/vec4 v0x55a360b54180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55a360b54ca0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a360b54ca0_0, 0;
    %load/vec4 v0x55a360b55180_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a360b55180_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x55a360b55180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55a360b55180_0, 0;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55a360b54ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a360b54ca0_0, 0;
T_17.9 ;
T_17.6 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55a360a81fb0;
T_18 ;
    %wait E_0x55a360a7dab0;
    %load/vec4 v0x55a360b54a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55a360b55180_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x55a360b54ca0_0;
    %pad/u 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0x55a360b54fe0_0, 0;
    %load/vec4 v0x55a360b54970_0;
    %parti/s 8, 10, 5;
    %load/vec4 v0x55a360b54fe0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a360b550c0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a360a82370;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b55bd0_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55a360b55bd0_0;
    %inv;
    %store/vec4 v0x55a360b55bd0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x55a360a82370;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b56b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b56c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b563b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a360b562f0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55a360b561e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b56450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b57040_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a360b56e70_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a360b56d80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b570e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b56a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b55d80_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b56b70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b56b70_0, 0, 1;
    %vpi_call 2 101 "$display", "Loading input feature map..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b56450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55a360b55ef0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b56600_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x55a360b56600_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b566e0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55a360b566e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.5, 5;
    %load/vec4 v0x55a360b55ef0_0;
    %muli 5, 0, 32;
    %load/vec4 v0x55a360b56600_0;
    %add;
    %muli 4, 0, 32;
    %load/vec4 v0x55a360b566e0_0;
    %add;
    %pad/s 7;
    %store/vec4 v0x55a360b561e0_0, 0, 7;
    %load/vec4 v0x55a360b55ef0_0;
    %load/vec4 v0x55a360b56600_0;
    %add;
    %load/vec4 v0x55a360b566e0_0;
    %add;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55a360b562f0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x55a360b566e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b566e0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %load/vec4 v0x55a360b56600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b56600_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %load/vec4 v0x55a360b55ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b56450_0, 0, 1;
    %vpi_call 2 118 "$display", "Loading weights..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b570e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b567c0_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x55a360b567c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b56020_0, 0, 32;
T_20.8 ;
    %load/vec4 v0x55a360b56020_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.9, 5;
    %load/vec4 v0x55a360b567c0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x55a360b56020_0;
    %add;
    %pad/s 5;
    %store/vec4 v0x55a360b56d80_0, 0, 5;
    %load/vec4 v0x55a360b567c0_0;
    %load/vec4 v0x55a360b56020_0;
    %add;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55a360b56e70_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x55a360b56020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b56020_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %load/vec4 v0x55a360b567c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b567c0_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b570e0_0, 0, 1;
    %vpi_call 2 132 "$display", "Calculating expected outputs..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
T_20.10 ;
    %load/vec4 v0x55a360b55ef0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_20.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b56600_0, 0, 32;
T_20.12 ;
    %load/vec4 v0x55a360b56600_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_20.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b567c0_0, 0, 32;
T_20.14 ;
    %load/vec4 v0x55a360b567c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b56ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b56020_0, 0, 32;
T_20.16 ;
    %load/vec4 v0x55a360b56020_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.17, 5;
    %load/vec4 v0x55a360b55ef0_0;
    %load/vec4 v0x55a360b56600_0;
    %add;
    %load/vec4 v0x55a360b56020_0;
    %add;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55a360b56540_0, 0, 8;
    %load/vec4 v0x55a360b567c0_0;
    %load/vec4 v0x55a360b56020_0;
    %add;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55a360b56f60_0, 0, 8;
    %load/vec4 v0x55a360b56ce0_0;
    %load/vec4 v0x55a360b56540_0;
    %pad/u 32;
    %load/vec4 v0x55a360b56f60_0;
    %pad/u 32;
    %mul;
    %add;
    %store/vec4 v0x55a360b56ce0_0, 0, 32;
    %load/vec4 v0x55a360b56020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b56020_0, 0, 32;
    %jmp T_20.16;
T_20.17 ;
    %load/vec4 v0x55a360b56ce0_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.18, 5;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x55a360b56ce0_0, 0, 32;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0x55a360b56ce0_0;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_20.20, 5;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v0x55a360b56ce0_0, 0, 32;
T_20.20 ;
T_20.19 ;
    %load/vec4 v0x55a360b55ef0_0;
    %muli 5, 0, 32;
    %load/vec4 v0x55a360b56600_0;
    %add;
    %muli 8, 0, 32;
    %load/vec4 v0x55a360b567c0_0;
    %add;
    %store/vec4 v0x55a360b56100_0, 0, 32;
    %load/vec4 v0x55a360b56ce0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x55a360b56100_0;
    %store/vec4a v0x55a360b55e50, 4, 0;
    %load/vec4 v0x55a360b567c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b567c0_0, 0, 32;
    %jmp T_20.14;
T_20.15 ;
    %load/vec4 v0x55a360b56600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b56600_0, 0, 32;
    %jmp T_20.12;
T_20.13 ;
    %load/vec4 v0x55a360b55ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
    %jmp T_20.10;
T_20.11 ;
    %vpi_call 2 161 "$display", "Starting computation..." {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a360b56c10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a360b56c10_0, 0, 1;
T_20.22 ;
    %load/vec4 v0x55a360b55c90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.23, 6;
    %wait E_0x55a360adb960;
    %jmp T_20.22;
T_20.23 ;
    %delay 50000, 0;
    %vpi_call 2 171 "$display", "Verifying outputs..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
T_20.24 ;
    %load/vec4 v0x55a360b55ef0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_20.25, 5;
    %load/vec4 v0x55a360b55ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a360b55ef0_0, 0, 32;
    %jmp T_20.24;
T_20.25 ;
    %load/vec4 v0x55a360b55d80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.26, 4;
    %vpi_call 2 183 "$display", "TEST PASSED! All outputs match expected values." {0 0 0};
    %jmp T_20.27;
T_20.26 ;
    %vpi_call 2 185 "$display", "TEST FAILED! %d outputs do not match expected values.", v0x55a360b55d80_0 {0 0 0};
T_20.27 ;
    %delay 100000, 0;
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55a360a82370;
T_21 ;
    %vpi_call 2 192 "$dumpfile", "conv_1x1_tb.vcd" {0 0 0};
    %vpi_call 2 193 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a360a82370 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./testbench/conv_1x1_tb.v";
    "conv_1x1.v";
    "bram_input_1x1.v";
    "macc.v";
    "adder_tree.v";
    "bram_weight_1x1.v";
