INFO-FLOW: Workspace /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1 opened at Sun Nov 10 15:44:27 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part XCU280-FSVH2892-2L-E 
INFO: [HLS 200-1510] Running: set_part XCU280-FSVH2892-2L-E 
Execute       create_platform XCU280-FSVH2892-2L-E -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 4.97 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.17 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.07 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.15 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.84 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.15 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling bnn.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang bnn.cpp -foptimization-record-file=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.cpp.clang.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.cpp.clang.err.log 
Command         ap_eval done; 0.36 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top dut -name=dut 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/clang.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.18 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -target fpga  -directive=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.1 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -target fpga  -directive=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.75 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.05 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp std=c++11 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 3.4 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.6 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 1.07 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.22 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.11 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.61 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn.g.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.34 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.34 sec.
Execute         run_link_or_opt -opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.34 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.78 sec.
Execute         run_link_or_opt -opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.44 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.44 sec.
Execute         run_link_or_opt -opt -out /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.39 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.4 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 9.8 sec.
INFO: [HLS 214-291] Loop 'm_loop' is marked as complete unroll implied by the pipeline pragma (./layer.h:216:13)
INFO: [HLS 214-291] Loop 'mid' is marked as complete unroll implied by the pipeline pragma (./layer.h:156:7)
INFO: [HLS 214-291] Loop 'inner' is marked as complete unroll implied by the pipeline pragma (./layer.h:157:14)
INFO: [HLS 214-291] Loop 'y_loop' is marked as complete unroll implied by the pipeline pragma (./layer.h:133:10)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (./layer.h:135:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_2' is marked as complete unroll implied by the pipeline pragma (./layer.h:136:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:100:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_4' is marked as complete unroll implied by the pipeline pragma (./layer.h:103:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (./layer.h:104:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_6' is marked as complete unroll implied by the pipeline pragma (./layer.h:105:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_4' is marked as complete unroll implied by the pipeline pragma (./layer.h:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (./layer.h:75:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (./layer.h:76:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:43:19)
INFO: [HLS 214-186] Unrolling loop 'm_loop' (./layer.h:216:13) in function 'dense<256, 10>' completely with a factor of 256 (./layer.h:208:0)
INFO: [HLS 214-186] Unrolling loop 'm_loop' (./layer.h:216:13) in function 'dense<512, 256>' completely with a factor of 512 (./layer.h:208:0)
INFO: [HLS 214-186] Unrolling loop 'mid' (./layer.h:156:7) in function 'flatten' completely with a factor of 4 (./layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'inner' (./layer.h:157:14) in function 'flatten' completely with a factor of 4 (./layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'y_loop' (./layer.h:133:10) in function 'max_pool<32, 8>' completely with a factor of 4 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (./layer.h:135:27) in function 'max_pool<32, 8>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (./layer.h:136:29) in function 'max_pool<32, 8>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_3' (./layer.h:100:20) in function 'conv2_f' completely with a factor of 8 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_4' (./layer.h:103:27) in function 'conv2_f' completely with a factor of 3 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (./layer.h:104:29) in function 'conv2_f' completely with a factor of 3 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_6' (./layer.h:105:31) in function 'conv2_f' completely with a factor of 16 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'y_loop' (./layer.h:133:10) in function 'max_pool<16, 16>' completely with a factor of 8 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (./layer.h:135:27) in function 'max_pool<16, 16>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (./layer.h:136:29) in function 'max_pool<16, 16>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (./layer.h:71:19) in function 'conv1_f' completely with a factor of 16 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (./layer.h:74:26) in function 'conv1_f' completely with a factor of 3 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (./layer.h:75:28) in function 'conv1_f' completely with a factor of 3 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (./layer.h:76:30) in function 'conv1_f' completely with a factor of 1 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (./layer.h:43:19) in function 'initialize_padded_memory<16, 10, 0>' completely with a factor of 10 (./layer.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (./layer.h:43:19) in function 'initialize_padded_memory<1, 18, 1>' completely with a factor of 18 (./layer.h:37:0)
INFO: [HLS 214-178] Inlining function 'void pad<1, 16>(bool (*) [16][16], bool (*) [(16) + (F_PAD)][(16) + (F_PAD)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'void pad<16, 8>(bool (*) [8][8], bool (*) [(8) + (F_PAD)][(8) + (F_PAD)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'void max_pool<32, 8>(bool (*) [8][8], bool (*) [(8) / (2)][(8) / (2)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'flatten(bool (*) [4][4], bool*)' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (./model.h:37:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (./model.h:33:0)
INFO: [HLS 214-248] Applying array_partition to 'input_padded': Complete partitioning on dimension 3. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1': Complete partitioning on dimension 2. Cyclic partitioning with factor 2 on dimension 3. (bnn.cpp:49:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1_pooled': Complete partitioning on dimension 2. (bnn.cpp:50:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1_pooled_padded': Complete partitioning on dimension 1. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_partition to 'conv2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (bnn.cpp:55:7)
INFO: [HLS 214-248] Applying array_partition to 'conv2_pooled': Complete partitioning on dimension 2. (bnn.cpp:56:7)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_out' with compact=bit mode in 32-bits (bnn.cpp:19:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_in' with compact=bit mode in 32-bits (bnn.cpp:19:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZL5w_fc2': Complete reshaping on dimension 1. (./model.h:45:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZL5w_fc1': Complete reshaping on dimension 1. (./model.h:41:0)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_0': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_1': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_2': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_3': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_4': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_5': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_6': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_7': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_8': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_9': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_10': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_11': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_12': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_13': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_14': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_15': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'reshaped': Complete reshaping on dimension 1. (bnn.cpp:58:7)
INFO: [HLS 214-248] Applying array_reshape to 'signed1': Complete reshaping on dimension 1. (bnn.cpp:60:7)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'input_padded_0': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_1': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_2': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_3': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_4': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_5': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_6': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_7': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_8': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_9': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_10': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_11': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_12': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_13': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_14': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_15': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_16': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_17': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.18 seconds. CPU system time: 1.62 seconds. Elapsed time: 27.39 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.0.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4.98 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.01 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 12.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./layer.h:175: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.43 seconds; current allocated memory: 520.180 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.g.1.bc to /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_1' (./layer.h:174) in function 'sign' automatically.
INFO: [XFORM 203-510] Pipelining loop 'digit_loop' (./layer.h:187) in function 'argmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_3' (./layer.h:24) in function 'bnn_xcel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (./layer.h:23) in function 'bnn_xcel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (bnn.cpp:26) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_1' (bnn.cpp:26) in function 'dut' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (./layer.h:23) in function 'bnn_xcel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_2' in function 'dut' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_24_3' (./layer.h:24) in function 'bnn_xcel' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'input' (bnn.cpp:20) in dimension 1 automatically.
Command           transform done; 15.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'max_pool<16, 16>' (./layer.h:130:13)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<512, 256>' (./layer.h:213:23)...511 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<256, 10>' (./layer.h:213:23)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2_f' (./layer.h:97:22)...1144 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1_f' (./layer.h:68:22)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bnn_xcel' (./layer.h:22:22)...12 expression(s) balanced.
Command           transform done; 1.62 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 16.75 seconds; current allocated memory: 584.180 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.2.bc -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'm_loop' (./layer.h:130:19) in function 'max_pool<16, 16>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (./layer.h:40:28) in function 'initialize_padded_memory<16, 10, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_1' (./layer.h:97:29) in function 'conv2_f'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (./layer.h:68:29) in function 'conv1_f'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_2' (./layer.h:23:31) in function 'bnn_xcel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (./layer.h:22:29) in function 'bnn_xcel'.
INFO: [XFORM 203-541] Flattening a loop nest 'm_loop' (./layer.h:130:19) in function 'bnn_xcel'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_0' (./layer.h:141:25)
INFO: [HLS 200-472] Inferring partial write operation for 'input_0' (./layer.h:44:24)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0]' (bnn.cpp:29:58)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:220:15)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:220:15)
INFO: [HLS 200-472] Inferring partial write operation for 'output_0_0' (./layer.h:111:25)
INFO: [HLS 200-472] Inferring partial write operation for 'output_0_0' (./layer.h:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (bnn.cpp:48:3)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (./layer.h:25:49)
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_pooled_padded' (./layer.h:25:49)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2_pooled' (./layer.h:141:25)
Command           transform done; 6.67 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.49 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.68 seconds; current allocated memory: 776.180 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 40.9 sec.
Command       elaborate done; 79.94 sec.
Execute       ap_eval exec zip -j /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.18 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'initialize_padded_memory<16, 10, 0>' to 'initialize_padded_memory_16_10_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<16, 16>' to 'max_pool_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<512, 256>' to 'dense_512_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<256, 10>' to 'dense_256_10_s'.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model bnn_xcel 
Execute         preproc_iomode -model argmax 
Execute         preproc_iomode -model argmax_Pipeline_digit_loop 
Execute         preproc_iomode -model dense<256, 10> 
Execute         preproc_iomode -model sign 
Execute         preproc_iomode -model dense<512, 256> 
Execute         preproc_iomode -model bnn_xcel_Pipeline_outer 
Execute         preproc_iomode -model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         preproc_iomode -model conv2_f 
Execute         preproc_iomode -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         preproc_iomode -model max_pool<16, 16> 
Execute         preproc_iomode -model conv1_f 
Execute         preproc_iomode -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         preproc_iomode -model initialize_padded_memory<16, 10, 0> 
Execute         preproc_iomode -model dut_Pipeline_VITIS_LOOP_26_1 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_VITIS_LOOP_26_1 {initialize_padded_memory<16, 10, 0>} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f {max_pool<16, 16>} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer {dense<512, 256>} sign {dense<256, 10>} argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_26_1 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_26_1 
Execute         apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : initialize_padded_memory<16, 10, 0> ...
Execute         set_default_model initialize_padded_memory<16, 10, 0> 
Execute         apply_spec_resource_limit initialize_padded_memory<16, 10, 0> 
INFO-FLOW: Configuring Module : bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 ...
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         apply_spec_resource_limit bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
INFO-FLOW: Configuring Module : conv1_f ...
Execute         set_default_model conv1_f 
Execute         apply_spec_resource_limit conv1_f 
INFO-FLOW: Configuring Module : max_pool<16, 16> ...
Execute         set_default_model max_pool<16, 16> 
Execute         apply_spec_resource_limit max_pool<16, 16> 
INFO-FLOW: Configuring Module : bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         apply_spec_resource_limit bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Configuring Module : conv2_f ...
Execute         set_default_model conv2_f 
Execute         apply_spec_resource_limit conv2_f 
INFO-FLOW: Configuring Module : bnn_xcel_Pipeline_m_loop_x_loop ...
Execute         set_default_model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         apply_spec_resource_limit bnn_xcel_Pipeline_m_loop_x_loop 
INFO-FLOW: Configuring Module : bnn_xcel_Pipeline_outer ...
Execute         set_default_model bnn_xcel_Pipeline_outer 
Execute         apply_spec_resource_limit bnn_xcel_Pipeline_outer 
INFO-FLOW: Configuring Module : dense<512, 256> ...
Execute         set_default_model dense<512, 256> 
Execute         apply_spec_resource_limit dense<512, 256> 
INFO-FLOW: Configuring Module : sign ...
Execute         set_default_model sign 
Execute         apply_spec_resource_limit sign 
INFO-FLOW: Configuring Module : dense<256, 10> ...
Execute         set_default_model dense<256, 10> 
Execute         apply_spec_resource_limit dense<256, 10> 
INFO-FLOW: Configuring Module : argmax_Pipeline_digit_loop ...
Execute         set_default_model argmax_Pipeline_digit_loop 
Execute         apply_spec_resource_limit argmax_Pipeline_digit_loop 
INFO-FLOW: Configuring Module : argmax ...
Execute         set_default_model argmax 
Execute         apply_spec_resource_limit argmax 
INFO-FLOW: Configuring Module : bnn_xcel ...
Execute         set_default_model bnn_xcel 
Execute         apply_spec_resource_limit bnn_xcel 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_VITIS_LOOP_26_1 {initialize_padded_memory<16, 10, 0>} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f {max_pool<16, 16>} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer {dense<512, 256>} sign {dense<256, 10>} argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_26_1 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_26_1 
Execute         cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_26_1 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: initialize_padded_memory<16, 10, 0> ...
Execute         set_default_model initialize_padded_memory<16, 10, 0> 
Execute         cdfg_preprocess -model initialize_padded_memory<16, 10, 0> 
Execute         rtl_gen_preprocess initialize_padded_memory<16, 10, 0> 
INFO-FLOW: Preprocessing Module: bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 ...
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         cdfg_preprocess -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
INFO-FLOW: Preprocessing Module: conv1_f ...
Execute         set_default_model conv1_f 
Execute         cdfg_preprocess -model conv1_f 
Execute         rtl_gen_preprocess conv1_f 
INFO-FLOW: Preprocessing Module: max_pool<16, 16> ...
Execute         set_default_model max_pool<16, 16> 
Execute         cdfg_preprocess -model max_pool<16, 16> 
Execute         rtl_gen_preprocess max_pool<16, 16> 
INFO-FLOW: Preprocessing Module: bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         cdfg_preprocess -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Preprocessing Module: conv2_f ...
Execute         set_default_model conv2_f 
Execute         cdfg_preprocess -model conv2_f 
Execute         rtl_gen_preprocess conv2_f 
INFO-FLOW: Preprocessing Module: bnn_xcel_Pipeline_m_loop_x_loop ...
Execute         set_default_model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         cdfg_preprocess -model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_m_loop_x_loop 
INFO-FLOW: Preprocessing Module: bnn_xcel_Pipeline_outer ...
Execute         set_default_model bnn_xcel_Pipeline_outer 
Execute         cdfg_preprocess -model bnn_xcel_Pipeline_outer 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_outer 
INFO-FLOW: Preprocessing Module: dense<512, 256> ...
Execute         set_default_model dense<512, 256> 
Execute         cdfg_preprocess -model dense<512, 256> 
Execute         rtl_gen_preprocess dense<512, 256> 
INFO-FLOW: Preprocessing Module: sign ...
Execute         set_default_model sign 
Execute         cdfg_preprocess -model sign 
Execute         rtl_gen_preprocess sign 
INFO-FLOW: Preprocessing Module: dense<256, 10> ...
Execute         set_default_model dense<256, 10> 
Execute         cdfg_preprocess -model dense<256, 10> 
Execute         rtl_gen_preprocess dense<256, 10> 
INFO-FLOW: Preprocessing Module: argmax_Pipeline_digit_loop ...
Execute         set_default_model argmax_Pipeline_digit_loop 
Execute         cdfg_preprocess -model argmax_Pipeline_digit_loop 
Execute         rtl_gen_preprocess argmax_Pipeline_digit_loop 
INFO-FLOW: Preprocessing Module: argmax ...
Execute         set_default_model argmax 
Execute         cdfg_preprocess -model argmax 
Execute         rtl_gen_preprocess argmax 
INFO-FLOW: Preprocessing Module: bnn_xcel ...
Execute         set_default_model bnn_xcel 
Execute         cdfg_preprocess -model bnn_xcel 
Execute         rtl_gen_preprocess bnn_xcel 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_VITIS_LOOP_26_1 {initialize_padded_memory<16, 10, 0>} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f {max_pool<16, 16>} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer {dense<512, 256>} sign {dense<256, 10>} argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_VITIS_LOOP_26_1 
Execute         schedule -model dut_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('input_0_addr_17_write_ln29', bnn.cpp:29) of variable 'tmp_28' on array 'input_0' and 'store' operation ('input_0_addr_1_write_ln29', bnn.cpp:29) of variable 'tmp' on array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_4_write_ln29', bnn.cpp:29) of variable 'tmp_4' on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_6_write_ln29', bnn.cpp:29) of variable 'tmp_8' on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_8_write_ln29', bnn.cpp:29) of variable 'tmp_11' on array 'input_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_21_write_ln29', bnn.cpp:29) of variable 'tmp_36' on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_29_write_ln29', bnn.cpp:29) of variable 'tmp_52' on array 'input_0' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.04 seconds; current allocated memory: 776.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_26_1.
Execute         set_default_model dut_Pipeline_VITIS_LOOP_26_1 
Execute         bind -model dut_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 776.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_memory_16_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model initialize_padded_memory<16, 10, 0> 
Execute         schedule -model initialize_padded_memory<16, 10, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 777.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling initialize_padded_memory<16, 10, 0>.
Execute         set_default_model initialize_padded_memory<16, 10, 0> 
Execute         bind -model initialize_padded_memory<16, 10, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.bind.adb -f 
INFO-FLOW: Finish binding initialize_padded_memory<16, 10, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         schedule -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_2_VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         bind -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_f 
Execute         schedule -model conv1_f 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_1_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_9' on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_3_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_13' on array 'output_14_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_5_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_17' on array 'output_14_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.42 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.35 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_f.
Execute         set_default_model conv1_f 
Execute         bind -model conv1_f 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.67 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.11 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv1_f.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model max_pool<16, 16> 
Execute         schedule -model max_pool<16, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'm_loop_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'm_loop_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.61 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool<16, 16>.
Execute         set_default_model max_pool<16, 16> 
Execute         bind -model max_pool<16, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.bind.adb -f 
INFO-FLOW: Finish binding max_pool<16, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         schedule -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-880] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('conv1_pooled_padded_addr_write_ln25', ./layer.h:25) of variable 'tmp_2033', ./layer.h:25 on array 'conv1_pooled_padded' and 'load' operation ('conv1_pooled_padded_load', ./layer.h:25) on array 'conv1_pooled_padded'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_3', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_5', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_7', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'store' operation ('conv1_pooled_padded_14_addr_2_write_ln25', ./layer.h:25) of variable 'tmp_2127', ./layer.h:25 on array 'conv1_pooled_padded_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.04 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
Execute         set_default_model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         bind -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.93 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_f 
Execute         schedule -model conv2_f 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_f' (loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'): Unable to schedule 'load' operation ('input_0_load_1', ./layer.h:106) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.45 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.87 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.sched.adb -f 
Command         db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling conv2_f.
Execute         set_default_model conv2_f 
Execute         bind -model conv2_f 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.95 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 11.2 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.bind.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish binding conv2_f.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_m_loop_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         schedule -model bnn_xcel_Pipeline_m_loop_x_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'm_loop_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'm_loop_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.4 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel_Pipeline_m_loop_x_loop.
Execute         set_default_model bnn_xcel_Pipeline_m_loop_x_loop 
Execute         bind -model bnn_xcel_Pipeline_m_loop_x_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel_Pipeline_m_loop_x_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel_Pipeline_outer 
Execute         schedule -model bnn_xcel_Pipeline_outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel_Pipeline_outer.
Execute         set_default_model bnn_xcel_Pipeline_outer 
Execute         bind -model bnn_xcel_Pipeline_outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 841.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel_Pipeline_outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<512, 256> 
Execute         schedule -model dense<512, 256> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'n_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'n_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.51 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.06 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling dense<512, 256>.
Execute         set_default_model dense<512, 256> 
Execute         bind -model dense<512, 256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.11 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.bind.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish binding dense<512, 256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sign 
Execute         schedule -model sign 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_174_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.51 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.sched.adb -f 
INFO-FLOW: Finish scheduling sign.
Execute         set_default_model sign 
Execute         bind -model sign 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.bind.adb -f 
INFO-FLOW: Finish binding sign.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<256, 10> 
Execute         schedule -model dense<256, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'n_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'n_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.73 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling dense<256, 10>.
Execute         set_default_model dense<256, 10> 
Execute         bind -model dense<256, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.95 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding dense<256, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_Pipeline_digit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model argmax_Pipeline_digit_loop 
Execute         schedule -model argmax_Pipeline_digit_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'digit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'digit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.sched.adb -f 
INFO-FLOW: Finish scheduling argmax_Pipeline_digit_loop.
Execute         set_default_model argmax_Pipeline_digit_loop 
Execute         bind -model argmax_Pipeline_digit_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.bind.adb -f 
INFO-FLOW: Finish binding argmax_Pipeline_digit_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model argmax 
Execute         schedule -model argmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.sched.adb -f 
INFO-FLOW: Finish scheduling argmax.
Execute         set_default_model argmax 
Execute         bind -model argmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.bind.adb -f 
INFO-FLOW: Finish binding argmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bnn_xcel 
Execute         schedule -model bnn_xcel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.93 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.sched.adb -f 
INFO-FLOW: Finish scheduling bnn_xcel.
Execute         set_default_model bnn_xcel 
Execute         bind -model bnn_xcel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.47 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 18.34 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.bind.adb -f 
INFO-FLOW: Finish binding bnn_xcel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.31 seconds. CPU system time: 0.14 seconds. Elapsed time: 18.51 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.41 seconds; current allocated memory: 905.180 MB.
Execute         syn_report -verbosereport -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 20.09 sec.
Execute         db_write -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_26_1 
Execute         rtl_gen_preprocess initialize_padded_memory<16, 10, 0> 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         rtl_gen_preprocess conv1_f 
Execute         rtl_gen_preprocess max_pool<16, 16> 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess conv2_f 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_m_loop_x_loop 
Execute         rtl_gen_preprocess bnn_xcel_Pipeline_outer 
Execute         rtl_gen_preprocess dense<512, 256> 
Execute         rtl_gen_preprocess sign 
Execute         rtl_gen_preprocess dense<256, 10> 
Execute         rtl_gen_preprocess argmax_Pipeline_digit_loop 
Execute         rtl_gen_preprocess argmax 
Execute         rtl_gen_preprocess bnn_xcel 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_VITIS_LOOP_26_1 {initialize_padded_memory<16, 10, 0>} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f {max_pool<16, 16>} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer {dense<512, 256>} sign {dense<256, 10>} argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_VITIS_LOOP_26_1 -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 20.26 seconds; current allocated memory: 905.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_26_1 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_26_1 
Execute         syn_report -csynth -model dut_Pipeline_VITIS_LOOP_26_1 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_26_1 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_26_1 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model dut_Pipeline_VITIS_LOOP_26_1 -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.adb 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_26_1 -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_VITIS_LOOP_26_1 -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_memory_16_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model initialize_padded_memory<16, 10, 0> -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_memory_16_10_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 905.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl initialize_padded_memory<16, 10, 0> -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_initialize_padded_memory_16_10_0_s 
Execute         gen_rtl initialize_padded_memory<16, 10, 0> -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_initialize_padded_memory_16_10_0_s 
Execute         syn_report -csynth -model initialize_padded_memory<16, 10, 0> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/initialize_padded_memory_16_10_0_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model initialize_padded_memory<16, 10, 0> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/initialize_padded_memory_16_10_0_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model initialize_padded_memory<16, 10, 0> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model initialize_padded_memory<16, 10, 0> -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.adb 
Execute         db_write -model initialize_padded_memory<16, 10, 0> -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info initialize_padded_memory<16, 10, 0> -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 905.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         gen_rtl bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
Execute         syn_report -csynth -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.adb 
Execute         db_write -model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_f -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_f' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_f'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 905.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_f -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_conv1_f 
Execute         gen_rtl conv1_f -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_conv1_f 
Execute         syn_report -csynth -model conv1_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/conv1_f_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.93 sec.
Execute         syn_report -rtlxml -model conv1_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/conv1_f_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         syn_report -verbosereport -model conv1_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.63 sec.
Execute         db_write -model conv1_f -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.adb 
Command         db_write done; 0.56 sec.
Execute         db_write -model conv1_f -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info conv1_f -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model max_pool<16, 16> -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool_16_16_s' pipeline 'm_loop_x_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_16_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.1 seconds; current allocated memory: 969.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl max_pool<16, 16> -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_max_pool_16_16_s 
Execute         gen_rtl max_pool<16, 16> -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_max_pool_16_16_s 
Execute         syn_report -csynth -model max_pool<16, 16> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_16_16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model max_pool<16, 16> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/max_pool_16_16_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model max_pool<16, 16> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -model max_pool<16, 16> -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.adb 
Execute         db_write -model max_pool<16, 16> -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info max_pool<16, 16> -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 969.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         gen_rtl bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         syn_report -csynth -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.9 sec.
Execute         db_write -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.adb 
Execute         db_write -model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv2_f -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_f' pipeline 'VITIS_LOOP_97_1_VITIS_LOOP_98_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_f'.
Command         create_rtl_model done; 19.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.83 seconds. CPU system time: 0.15 seconds. Elapsed time: 21.12 seconds; current allocated memory: 969.180 MB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_f -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_conv2_f 
Execute         gen_rtl conv2_f -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_conv2_f 
Execute         syn_report -csynth -model conv2_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/conv2_f_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.94 sec.
Execute         syn_report -rtlxml -model conv2_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/conv2_f_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 3.29 sec.
Execute         syn_report -verbosereport -model conv2_f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.67 sec.
Execute         db_write -model conv2_f -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.adb 
Command         db_write done; 4.43 sec.
Execute         db_write -model conv2_f -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.05 sec.
Execute         gen_tb_info conv2_f -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_m_loop_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel_Pipeline_m_loop_x_loop -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_m_loop_x_loop' pipeline 'm_loop_x_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_73_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_m_loop_x_loop'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.37 seconds. CPU system time: 0.45 seconds. Elapsed time: 32.58 seconds; current allocated memory: 1.094 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel_Pipeline_m_loop_x_loop -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_bnn_xcel_Pipeline_m_loop_x_loop 
Execute         gen_rtl bnn_xcel_Pipeline_m_loop_x_loop -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_bnn_xcel_Pipeline_m_loop_x_loop 
Execute         syn_report -csynth -model bnn_xcel_Pipeline_m_loop_x_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_m_loop_x_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model bnn_xcel_Pipeline_m_loop_x_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_m_loop_x_loop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model bnn_xcel_Pipeline_m_loop_x_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -model bnn_xcel_Pipeline_m_loop_x_loop -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.adb 
Execute         db_write -model bnn_xcel_Pipeline_m_loop_x_loop -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info bnn_xcel_Pipeline_m_loop_x_loop -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel_Pipeline_outer -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_outer' pipeline 'outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_outer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.094 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel_Pipeline_outer -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_bnn_xcel_Pipeline_outer 
Execute         gen_rtl bnn_xcel_Pipeline_outer -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_bnn_xcel_Pipeline_outer 
Execute         syn_report -csynth -model bnn_xcel_Pipeline_outer -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_outer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model bnn_xcel_Pipeline_outer -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_Pipeline_outer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model bnn_xcel_Pipeline_outer -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model bnn_xcel_Pipeline_outer -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.adb 
Execute         db_write -model bnn_xcel_Pipeline_outer -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bnn_xcel_Pipeline_outer -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<512, 256> -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_512_256_s' pipeline 'n_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_512_256_s'.
Command         create_rtl_model done; 1.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.094 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<512, 256> -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_dense_512_256_s 
Execute         gen_rtl dense<512, 256> -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_dense_512_256_s 
Execute         syn_report -csynth -model dense<512, 256> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dense_512_256_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.2 sec.
Execute         syn_report -rtlxml -model dense<512, 256> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dense_512_256_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.59 sec.
Execute         syn_report -verbosereport -model dense<512, 256> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.56 sec.
Execute         db_write -model dense<512, 256> -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.adb 
Command         db_write done; 1.96 sec.
Execute         db_write -model dense<512, 256> -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info dense<512, 256> -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sign -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign' pipeline 'VITIS_LOOP_174_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.21 seconds. CPU system time: 0.23 seconds. Elapsed time: 15.85 seconds; current allocated memory: 1.156 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl sign -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_sign 
Execute         gen_rtl sign -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_sign 
Execute         syn_report -csynth -model sign -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/sign_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model sign -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/sign_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model sign -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model sign -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.adb 
Execute         db_write -model sign -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info sign -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<256, 10> -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_256_10_s' pipeline 'n_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_256_10_s'.
Command         create_rtl_model done; 0.92 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.156 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<256, 10> -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_dense_256_10_s 
Execute         gen_rtl dense<256, 10> -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_dense_256_10_s 
Execute         syn_report -csynth -model dense<256, 10> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dense_256_10_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.81 sec.
Execute         syn_report -rtlxml -model dense<256, 10> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dense_256_10_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.78 sec.
Execute         syn_report -verbosereport -model dense<256, 10> -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.65 sec.
Execute         db_write -model dense<256, 10> -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.adb 
Command         db_write done; 1.03 sec.
Execute         db_write -model dense<256, 10> -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info dense<256, 10> -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_Pipeline_digit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model argmax_Pipeline_digit_loop -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'argmax_Pipeline_digit_loop' pipeline 'digit_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_Pipeline_digit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.99 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.43 seconds; current allocated memory: 1.219 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl argmax_Pipeline_digit_loop -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_argmax_Pipeline_digit_loop 
Execute         gen_rtl argmax_Pipeline_digit_loop -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_argmax_Pipeline_digit_loop 
Execute         syn_report -csynth -model argmax_Pipeline_digit_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/argmax_Pipeline_digit_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model argmax_Pipeline_digit_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/argmax_Pipeline_digit_loop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model argmax_Pipeline_digit_loop -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model argmax_Pipeline_digit_loop -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.adb 
Execute         db_write -model argmax_Pipeline_digit_loop -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info argmax_Pipeline_digit_loop -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model argmax -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.219 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl argmax -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_argmax 
Execute         gen_rtl argmax -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_argmax 
Execute         syn_report -csynth -model argmax -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/argmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model argmax -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/argmax_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model argmax -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model argmax -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.adb 
Execute         db_write -model argmax -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info argmax -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bnn_xcel -top_prefix dut_ -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel'.
Command         create_rtl_model done; 3.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.39 seconds; current allocated memory: 1.219 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bnn_xcel -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut_bnn_xcel 
Execute         gen_rtl bnn_xcel -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut_bnn_xcel 
Execute         syn_report -csynth -model bnn_xcel -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.57 sec.
Execute         syn_report -rtlxml -model bnn_xcel -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/bnn_xcel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.81 sec.
Execute         syn_report -verbosereport -model bnn_xcel -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 19.03 sec.
Execute         db_write -model bnn_xcel -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.adb 
Command         db_write done; 0.87 sec.
Execute         db_write -model bnn_xcel -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.62 sec.
Execute         gen_tb_info bnn_xcel -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.28 seconds. CPU system time: 0.22 seconds. Elapsed time: 23.65 seconds; current allocated memory: 1.219 GB.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/dut_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 19.72 sec.
Execute         db_write -model dut -f -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.adb 
Execute         db_write -model dut -bindview -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info dut -p /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 14.7 sec.
Execute         syn_report -csynthDesign -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_VITIS_LOOP_26_1 {initialize_padded_memory<16, 10, 0>} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f {max_pool<16, 16>} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer {dense<512, 256>} sign {dense<256, 10>} argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_26_1] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [initialize_padded_memory_16_10_0_s] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_f] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.compgen.tcl 
INFO-FLOW: Found component dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv1_f_input_padded_0230_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv1_f_input_padded_0230_ROM_AUTO_1R
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [max_pool_16_16_s] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_f] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.compgen.tcl 
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R
INFO-FLOW: Found component dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R.
INFO-FLOW: Append model dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bnn_xcel_Pipeline_m_loop_x_loop] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.compgen.tcl 
INFO-FLOW: Found component dut_mux_73_1_1_1.
INFO-FLOW: Append model dut_mux_73_1_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bnn_xcel_Pipeline_outer] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_512_256_s] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.compgen.tcl 
INFO-FLOW: Found component dut_dense_512_256_s_w_fc1_ROM_AUTO_1R.
INFO-FLOW: Append model dut_dense_512_256_s_w_fc1_ROM_AUTO_1R
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sign] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_256_10_s] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.compgen.tcl 
INFO-FLOW: Found component dut_dense_256_10_s_w_fc2_ROM_AUTO_1R.
INFO-FLOW: Append model dut_dense_256_10_s_w_fc2_ROM_AUTO_1R
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [argmax_Pipeline_digit_loop] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [argmax] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.compgen.tcl 
INFO-FLOW: Handling components in module [bnn_xcel] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
INFO-FLOW: Found component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_conv1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_conv1_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_input_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_input_0_RAM_AUTO_1R1W
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model initialize_padded_memory_16_10_0_s
INFO-FLOW: Append model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
INFO-FLOW: Append model conv1_f
INFO-FLOW: Append model max_pool_16_16_s
INFO-FLOW: Append model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: Append model conv2_f
INFO-FLOW: Append model bnn_xcel_Pipeline_m_loop_x_loop
INFO-FLOW: Append model bnn_xcel_Pipeline_outer
INFO-FLOW: Append model dense_512_256_s
INFO-FLOW: Append model sign
INFO-FLOW: Append model dense_256_10_s
INFO-FLOW: Append model argmax_Pipeline_digit_loop
INFO-FLOW: Append model argmax
INFO-FLOW: Append model bnn_xcel
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R dut_conv1_f_input_padded_0230_ROM_AUTO_1R dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R dut_flow_control_loop_pipe_sequential_init dut_mux_73_1_1_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_dense_512_256_s_w_fc1_ROM_AUTO_1R dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_dense_256_10_s_w_fc2_ROM_AUTO_1R dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W dut_bnn_xcel_conv1_RAM_AUTO_1R1W dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W dut_input_0_RAM_AUTO_1R1W dut_Pipeline_VITIS_LOOP_26_1 initialize_padded_memory_16_10_0_s bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 conv1_f max_pool_16_16_s bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 conv2_f bnn_xcel_Pipeline_m_loop_x_loop bnn_xcel_Pipeline_outer dense_512_256_s sign dense_256_10_s argmax_Pipeline_digit_loop argmax bnn_xcel dut
INFO-FLOW: Generating /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv1_f_input_padded_0230_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mux_73_1_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_dense_512_256_s_w_fc1_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_dense_256_10_s_w_fc2_ROM_AUTO_1R
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_conv1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_input_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model initialize_padded_memory_16_10_0_s
INFO-FLOW: To file: write model bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
INFO-FLOW: To file: write model conv1_f
INFO-FLOW: To file: write model max_pool_16_16_s
INFO-FLOW: To file: write model bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: To file: write model conv2_f
INFO-FLOW: To file: write model bnn_xcel_Pipeline_m_loop_x_loop
INFO-FLOW: To file: write model bnn_xcel_Pipeline_outer
INFO-FLOW: To file: write model dense_512_256_s
INFO-FLOW: To file: write model sign
INFO-FLOW: To file: write model dense_256_10_s
INFO-FLOW: To file: write model argmax_Pipeline_digit_loop
INFO-FLOW: To file: write model argmax
INFO-FLOW: To file: write model bnn_xcel
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/vlog' tclDir='/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R
dut_conv1_f_input_padded_0230_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R
dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_mux_73_1_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dense_512_256_s_w_fc1_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dense_256_10_s_w_fc2_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
dut_bnn_xcel_conv1_RAM_AUTO_1R1W
dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W
dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W
dut_input_0_RAM_AUTO_1R1W
dut_Pipeline_VITIS_LOOP_26_1
initialize_padded_memory_16_10_0_s
bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
conv1_f
max_pool_16_16_s
bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
conv2_f
bnn_xcel_Pipeline_m_loop_x_loop
bnn_xcel_Pipeline_outer
dense_512_256_s
sign
dense_256_10_s
argmax_Pipeline_digit_loop
argmax
bnn_xcel
dut
' expOnly='0'
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_input_padded_0230_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 1.23 sec.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 15.33 sec.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_dense_512_256_s_w_fc1_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_dense_256_10_s_w_fc2_ROM_AUTO_1R' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.compgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_conv1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.57 sec.
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_input_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 50.42 seconds. CPU system time: 1.14 seconds. Elapsed time: 58.38 seconds; current allocated memory: 1.219 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name argmax
INFO-FLOW: Done: create_csynth_xml bind info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R
dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R
dut_conv1_f_input_padded_0230_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_1_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_0_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_1_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_2_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_3_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_4_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_5_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_6_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_7_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_8_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_9_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_10_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_11_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_12_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_13_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_14_2_2_ROM_AUTO_1R
dut_conv2_f_p_ZL7w_conv2_15_2_2_ROM_AUTO_1R
dut_conv2_f_threshold_conv2_V_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_mux_73_1_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dense_512_256_s_w_fc1_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_dense_256_10_s_w_fc2_ROM_AUTO_1R
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
dut_bnn_xcel_conv1_RAM_AUTO_1R1W
dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W
dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W
dut_input_0_RAM_AUTO_1R1W
dut_Pipeline_VITIS_LOOP_26_1
initialize_padded_memory_16_10_0_s
bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
conv1_f
max_pool_16_16_s
bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
conv2_f
bnn_xcel_Pipeline_m_loop_x_loop
bnn_xcel_Pipeline_outer
dense_512_256_s
sign
dense_256_10_s
argmax_Pipeline_digit_loop
argmax
bnn_xcel
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/initialize_padded_memory_16_10_0_s.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv1_f.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/max_pool_16_16_s.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/conv2_f.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_m_loop_x_loop.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel_Pipeline_outer.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_512_256_s.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/sign.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dense_256_10_s.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax_Pipeline_digit_loop.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/argmax.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/bnn_xcel.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         source /home/tic3/ece6775-final/lab4/ecelinux/bnn.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dut MODULE2INSTS {dut dut dut_Pipeline_VITIS_LOOP_26_1 grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359 bnn_xcel grp_bnn_xcel_fu_367 initialize_padded_memory_16_10_0_s grp_initialize_padded_memory_16_10_0_s_fu_3370 bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390 conv1_f grp_conv1_f_fu_3412 max_pool_16_16_s grp_max_pool_16_16_s_fu_3488 bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532 conv2_f grp_conv2_f_fu_3560 bnn_xcel_Pipeline_m_loop_x_loop grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934 bnn_xcel_Pipeline_outer grp_bnn_xcel_Pipeline_outer_fu_4006 dense_512_256_s grp_dense_512_256_s_fu_4015 sign grp_sign_fu_4023 dense_256_10_s grp_dense_256_10_s_fu_4028 argmax grp_argmax_fu_4037 argmax_Pipeline_digit_loop grp_argmax_Pipeline_digit_loop_fu_26} INST2MODULE {dut dut grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359 dut_Pipeline_VITIS_LOOP_26_1 grp_bnn_xcel_fu_367 bnn_xcel grp_initialize_padded_memory_16_10_0_s_fu_3370 initialize_padded_memory_16_10_0_s grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390 bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 grp_conv1_f_fu_3412 conv1_f grp_max_pool_16_16_s_fu_3488 max_pool_16_16_s grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532 bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_conv2_f_fu_3560 conv2_f grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934 bnn_xcel_Pipeline_m_loop_x_loop grp_bnn_xcel_Pipeline_outer_fu_4006 bnn_xcel_Pipeline_outer grp_dense_512_256_s_fu_4015 dense_512_256_s grp_sign_fu_4023 sign grp_dense_256_10_s_fu_4028 dense_256_10_s grp_argmax_fu_4037 argmax grp_argmax_Pipeline_digit_loop_fu_26 argmax_Pipeline_digit_loop} INSTDATA {dut {DEPTH 1 CHILDREN {grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359 grp_bnn_xcel_fu_367}} grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359 {DEPTH 2 CHILDREN {}} grp_bnn_xcel_fu_367 {DEPTH 2 CHILDREN {grp_initialize_padded_memory_16_10_0_s_fu_3370 grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390 grp_conv1_f_fu_3412 grp_max_pool_16_16_s_fu_3488 grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532 grp_conv2_f_fu_3560 grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934 grp_bnn_xcel_Pipeline_outer_fu_4006 grp_dense_512_256_s_fu_4015 grp_sign_fu_4023 grp_dense_256_10_s_fu_4028 grp_argmax_fu_4037}} grp_initialize_padded_memory_16_10_0_s_fu_3370 {DEPTH 3 CHILDREN {}} grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390 {DEPTH 3 CHILDREN {}} grp_conv1_f_fu_3412 {DEPTH 3 CHILDREN {}} grp_max_pool_16_16_s_fu_3488 {DEPTH 3 CHILDREN {}} grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532 {DEPTH 3 CHILDREN {}} grp_conv2_f_fu_3560 {DEPTH 3 CHILDREN {}} grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934 {DEPTH 3 CHILDREN {}} grp_bnn_xcel_Pipeline_outer_fu_4006 {DEPTH 3 CHILDREN {}} grp_dense_512_256_s_fu_4015 {DEPTH 3 CHILDREN {}} grp_sign_fu_4023 {DEPTH 3 CHILDREN {}} grp_dense_256_10_s_fu_4028 {DEPTH 3 CHILDREN {}} grp_argmax_fu_4037 {DEPTH 3 CHILDREN grp_argmax_Pipeline_digit_loop_fu_26} grp_argmax_Pipeline_digit_loop_fu_26 {DEPTH 4 CHILDREN {}}} MODULEDATA {dut_Pipeline_VITIS_LOOP_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_438_p2 SOURCE bnn.cpp:26 VARIABLE i_2 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_504_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_806_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_841_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_875_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_3 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_4_fu_924_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_4 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_959_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_5 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_993_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_6 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_1027_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_7 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_1061_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_8 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_9_fu_1095_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_9 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_10_fu_1129_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_10 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_11_fu_1182_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_11 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_12_fu_1211_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_12 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_13_fu_1246_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_13 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_14_fu_1280_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_14 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_15_fu_1314_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_15 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_16_fu_1348_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_16 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_17_fu_1382_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_17 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_18_fu_1416_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_18 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_19_fu_1450_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_19 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_20_fu_1484_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_20 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_21_fu_1518_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_21 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_22_fu_1552_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_22 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_23_fu_1586_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_23 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_24_fu_1620_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_24 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_25_fu_1654_p2 SOURCE bnn.cpp:30 VARIABLE add_ln30_25 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_780_p2 SOURCE bnn.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} initialize_padded_memory_16_10_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_356_p2 SOURCE ./layer.h:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_368_p2 SOURCE ./layer.h:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_420_p2 SOURCE ./layer.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_373_p2 SOURCE ./layer.h:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_2_VITIS_LOOP_24_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next112_fu_385_p2 SOURCE {} VARIABLE indvars_iv_next112 LOOP VITIS_LOOP_23_2_VITIS_LOOP_24_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_433_p2 SOURCE ./layer.h:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_23_2_VITIS_LOOP_24_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_444_p2 SOURCE ./layer.h:25 VARIABLE add_ln25 LOOP VITIS_LOOP_23_2_VITIS_LOOP_24_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_f {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_3236_p2 SOURCE ./layer.h:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_3248_p2 SOURCE ./layer.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next_fu_3347_p2 SOURCE ./layer.h:68 VARIABLE indvars_iv_next LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_3407_p2 SOURCE ./layer.h:68 VARIABLE empty_34 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1901_fu_3442_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1901 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1902_fu_3628_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1902 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1903_fu_3638_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1903 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1904_fu_3648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1904 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1907_fu_3674_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1907 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_fu_3684_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_fu_3698_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1908_fu_3806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1908 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1909_fu_3816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1909 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1910_fu_3826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1910 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1911_fu_3836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1911 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1914_fu_3862_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1914 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_8_fu_3872_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_8 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_8_fu_3886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_8 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1915_fu_3994_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1915 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1916_fu_4004_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1916 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1917_fu_4014_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1917 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1918_fu_4024_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1918 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1921_fu_4050_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1921 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_9_fu_4060_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_9 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_9_fu_4074_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_9 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1922_fu_4182_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1922 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1923_fu_4192_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1923 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1924_fu_4202_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1924 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1925_fu_4212_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1925 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1928_fu_4238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1928 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_10_fu_4248_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_10 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_10_fu_4262_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_10 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1929_fu_4370_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1929 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1930_fu_4380_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1930 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1931_fu_4390_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1931 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1932_fu_4400_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1932 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1935_fu_4426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1935 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_11_fu_4436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_11 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_11_fu_4450_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_11 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1936_fu_4542_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1936 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1937_fu_4552_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1937 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1938_fu_4562_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1938 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1939_fu_4572_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1939 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1942_fu_4598_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1942 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_12_fu_4608_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_12 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_12_fu_4622_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_12 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1943_fu_4714_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1943 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1944_fu_4724_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1944 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1945_fu_4734_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1945 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1946_fu_4744_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1946 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1949_fu_4770_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1949 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_13_fu_4780_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_13 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_13_fu_4794_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_13 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1950_fu_4886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1950 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1951_fu_4896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1951 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1952_fu_4906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1952 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1953_fu_4916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1953 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1956_fu_4942_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1956 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_14_fu_4952_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_14 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_14_fu_4966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_14 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1957_fu_5058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1957 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1958_fu_5068_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1958 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1959_fu_5078_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1959 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1960_fu_5088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1960 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1963_fu_5114_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1963 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_15_fu_5124_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_15 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_15_fu_5138_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_15 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1964_fu_5230_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1964 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1965_fu_5240_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1965 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1966_fu_5250_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1966 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1967_fu_5260_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1967 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1970_fu_5286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1970 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_16_fu_5296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_16 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_16_fu_5310_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_16 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1971_fu_5402_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1971 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1972_fu_5412_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1972 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1973_fu_5422_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1973 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1974_fu_5432_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1974 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1977_fu_5458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1977 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_17_fu_5468_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_17 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_17_fu_5482_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_17 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1978_fu_5574_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1978 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1979_fu_5584_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1979 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1980_fu_5594_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1980 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1981_fu_5604_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1981 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1984_fu_5630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1984 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_18_fu_5640_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_18 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_18_fu_5654_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_18 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1985_fu_5746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1985 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1986_fu_5756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1986 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1987_fu_5766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1987 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1988_fu_5776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1988 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1991_fu_5802_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1991 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_19_fu_5812_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_19 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_19_fu_5826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_19 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1992_fu_5918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1992 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1993_fu_5928_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1993 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1994_fu_5938_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1994 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1995_fu_5948_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1995 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1998_fu_5974_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1998 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_20_fu_5984_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_20 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_20_fu_5998_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_20 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1999_fu_6090_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1999 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2000_fu_6100_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2000 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2001_fu_6110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2001 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2002_fu_6120_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2002 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2005_fu_6146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2005 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_21_fu_6156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_21 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_21_fu_6170_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_21 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2006_fu_6242_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2006 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2007_fu_6252_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2007 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2008_fu_6262_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2008 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2009_fu_6268_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2009 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2012_fu_6562_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2012 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_22_fu_6572_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_22 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_22_fu_6586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_22 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME threshold_conv1_V_U SOURCE {} VARIABLE threshold_conv1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_0_0_88_U SOURCE {} VARIABLE p_ZL7w_conv1_0_0_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_1_0_85_U SOURCE {} VARIABLE p_ZL7w_conv1_1_0_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_2_0_82_U SOURCE {} VARIABLE p_ZL7w_conv1_2_0_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_0_1_87_U SOURCE {} VARIABLE p_ZL7w_conv1_0_1_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_1_1_84_U SOURCE {} VARIABLE p_ZL7w_conv1_1_1_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_2_1_81_U SOURCE {} VARIABLE p_ZL7w_conv1_2_1_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_0_2_86_U SOURCE {} VARIABLE p_ZL7w_conv1_0_2_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_1_2_83_U SOURCE {} VARIABLE p_ZL7w_conv1_1_2_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv1_2_2_80_U SOURCE {} VARIABLE p_ZL7w_conv1_2_2_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME input_padded_0230_U SOURCE {} VARIABLE input_padded_0230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME input_padded_17247_U SOURCE {} VARIABLE input_padded_17247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pool_16_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_678_p2 SOURCE ./layer.h:130 VARIABLE add_ln130_1 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_690_p2 SOURCE ./layer.h:130 VARIABLE add_ln130 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_734_p2 SOURCE ./layer.h:137 VARIABLE add_ln137 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_776_p2 SOURCE ./layer.h:131 VARIABLE add_ln131 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_1472_p2 SOURCE ./layer.h:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1484_p2 SOURCE ./layer.h:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_1528_p2 SOURCE ./layer.h:22 VARIABLE empty_37 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next103_fu_1546_p2 SOURCE ./layer.h:22 VARIABLE indvars_iv_next103 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_f {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_5539_p2 SOURCE ./layer.h:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_5551_p2 SOURCE ./layer.h:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next_fu_5764_p2 SOURCE ./layer.h:97 VARIABLE indvars_iv_next LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_6290_p2 SOURCE ./layer.h:97 VARIABLE empty_25 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_765_fu_7427_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_765 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_766_fu_7437_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_766 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_767_fu_7447_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_767 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_768_fu_7457_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_768 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_771_fu_7483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_771 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_772_fu_7493_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_772 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_773_fu_7503_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_773 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_774_fu_7513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_774 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_775_fu_7523_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_775 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_776_fu_7533_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_776 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_779_fu_7559_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_779 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_780_fu_7569_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_780 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_781_fu_7579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_781 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_782_fu_7585_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_782 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_783_fu_7595_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_783 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_784_fu_7605_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_784 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_785_fu_7615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_785 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_788_fu_7641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_788 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_789_fu_7651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_789 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_790_fu_7657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_790 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_791_fu_7667_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_791 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_792_fu_7677_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_792 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_793_fu_20887_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_793 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_796_fu_20913_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_796 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_797_fu_20923_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_797 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_798_fu_20933_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_798 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_799_fu_20943_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_799 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_800_fu_20953_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_800 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_801_fu_20963_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_801 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_802_fu_20973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_802 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_803_fu_20983_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_803 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_806_fu_21009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_806 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_807_fu_21019_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_807 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_808_fu_21029_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_808 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_809_fu_21039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_809 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_810_fu_21049_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_810 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_811_fu_7683_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_811 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_814_fu_7709_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_814 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_815_fu_21062_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_815 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_816_fu_21072_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_816 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_817_fu_7715_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_817 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_818_fu_7725_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_818 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_819_fu_7735_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_819 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_820_fu_7745_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_820 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_823_fu_7771_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_823 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_824_fu_7781_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_824 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_825_fu_7791_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_825 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_826_fu_7801_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_826 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_827_fu_7811_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_827 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_828_fu_7821_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_828 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_831_fu_7847_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_831 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_832_fu_7857_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_832 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_833_fu_7867_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_833 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_834_fu_21085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_834 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_835_fu_21095_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_835 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_836_fu_7873_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_836 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_837_fu_7883_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_837 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_838_fu_7893_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_838 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_839_fu_21108_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_839 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_842_fu_21134_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_842 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_843_fu_21144_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_843 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_844_fu_21154_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_844 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_845_fu_21164_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_845 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_846_fu_21174_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_846 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_847_fu_21184_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_847 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_850_fu_21210_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_850 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_851_fu_21220_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_851 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_852_fu_21230_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_852 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_853_fu_21240_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_853 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_854_fu_21250_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_854 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_855_fu_21260_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_855 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_856_fu_21270_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_856 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_859_fu_21296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_859 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_860_fu_21306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_860 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_861_fu_7899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_861 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_862_fu_7909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_862 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_863_fu_7919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_863 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_864_fu_7929_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_864 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_867_fu_7955_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_867 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_868_fu_7965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_868 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_869_fu_21319_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_869 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_870_fu_21329_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_870 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_871_fu_7971_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_871 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_872_fu_7981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_872 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_873_fu_7991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_873 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_874_fu_8001_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_874 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_877_fu_8027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_877 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_878_fu_8037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_878 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_879_fu_8047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_879 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_880_fu_8057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_880 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_881_fu_8067_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_881 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_882_fu_8077_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_882 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_885_fu_8103_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_885 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_886_fu_8113_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_886 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_887_fu_8123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_887 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_888_fu_21342_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_888 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_889_fu_21352_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_889 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_890_fu_21362_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_890 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_891_fu_21372_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_891 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_894_fu_21398_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_894 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_895_fu_21408_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_895 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_896_fu_21418_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_896 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_897_fu_21428_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_897 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_898_fu_21438_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_898 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_899_fu_21448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_899 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_902_fu_21474_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_902 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_903_fu_21484_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_903 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_904_fu_21494_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_904 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_905_fu_21504_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_905 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_906_fu_21514_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_906 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_fu_21524_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_fu_21538_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_907_fu_9143_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_907 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_908_fu_9153_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_908 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_909_fu_9163_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_909 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_910_fu_9173_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_910 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_913_fu_9199_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_913 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_914_fu_9209_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_914 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_915_fu_9219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_915 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_916_fu_9229_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_916 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_917_fu_9239_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_917 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_918_fu_9249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_918 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_921_fu_9275_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_921 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_922_fu_9285_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_922 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_923_fu_9295_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_923 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_924_fu_9301_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_924 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_925_fu_9311_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_925 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_926_fu_9321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_926 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_927_fu_9331_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_927 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_930_fu_9357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_930 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_931_fu_9367_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_931 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_932_fu_22148_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_932 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_933_fu_22158_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_933 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_934_fu_22168_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_934 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_935_fu_22178_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_935 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_938_fu_22204_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_938 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_939_fu_22214_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_939 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_940_fu_22224_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_940 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_941_fu_22234_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_941 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_942_fu_22244_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_942 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_943_fu_22254_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_943 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_944_fu_22264_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_944 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_945_fu_22274_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_945 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_948_fu_22300_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_948 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_949_fu_22310_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_949 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_950_fu_22320_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_950 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_951_fu_22330_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_951 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_952_fu_22340_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_952 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_953_fu_22350_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_953 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_956_fu_22363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_956 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_957_fu_22373_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_957 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_958_fu_22383_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_958 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_959_fu_9385_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_959 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_960_fu_9395_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_960 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_961_fu_9405_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_961 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_962_fu_9415_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_962 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_965_fu_9441_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_965 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_966_fu_9451_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_966 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_967_fu_9461_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_967 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_968_fu_9471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_968 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_969_fu_9481_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_969 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_970_fu_9491_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_970 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_973_fu_9517_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_973 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_974_fu_9527_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_974 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_975_fu_9537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_975 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_976_fu_22396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_976 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_977_fu_22406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_977 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_978_fu_9543_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_978 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_979_fu_9553_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_979 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_980_fu_9563_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_980 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_981_fu_22419_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_981 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_984_fu_22445_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_984 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_985_fu_22455_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_985 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_986_fu_22465_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_986 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_987_fu_22475_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_987 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_988_fu_22485_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_988 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_989_fu_22495_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_989 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_992_fu_22521_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_992 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_993_fu_22531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_993 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_994_fu_22541_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_994 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_995_fu_22551_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_995 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_996_fu_22561_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_996 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_997_fu_22571_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_997 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_998_fu_22581_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_998 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1001_fu_22607_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1001 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1002_fu_22617_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1002 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1003_fu_9569_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1003 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1004_fu_9579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1004 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1005_fu_9589_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1005 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1006_fu_9599_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1006 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1009_fu_9625_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1009 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1010_fu_9635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1010 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1011_fu_22630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1011 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1012_fu_22640_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1012 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1013_fu_9641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1013 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1014_fu_9651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1014 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1015_fu_9661_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1015 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1016_fu_9671_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1016 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1019_fu_9697_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1019 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1020_fu_9707_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1020 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1021_fu_9717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1021 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1022_fu_9727_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1022 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1023_fu_9737_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1023 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1024_fu_9747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1024 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1027_fu_9773_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1027 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1028_fu_9783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1028 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1029_fu_9793_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1029 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1030_fu_22653_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1030 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1031_fu_22663_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1031 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1032_fu_22673_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1032 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1033_fu_22683_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1033 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1036_fu_22709_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1036 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1037_fu_22719_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1037 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1038_fu_22729_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1038 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1039_fu_22739_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1039 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1040_fu_22749_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1040 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1041_fu_22759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1041 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1044_fu_22785_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1044 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1045_fu_22795_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1045 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1046_fu_22805_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1046 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1047_fu_22815_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1047 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1048_fu_22825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1048 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1_fu_22835_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_1_fu_22849_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_1 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1049_fu_10813_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1049 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1050_fu_10823_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1050 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1051_fu_10833_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1051 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1052_fu_10843_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1052 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1055_fu_10869_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1055 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1056_fu_10879_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1056 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1057_fu_10889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1057 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1058_fu_10899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1058 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1059_fu_10909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1059 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1060_fu_10919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1060 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1063_fu_10945_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1063 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1064_fu_10955_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1064 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1065_fu_10965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1065 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1066_fu_10971_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1066 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1067_fu_10981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1067 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1068_fu_10991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1068 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1069_fu_11001_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1069 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1072_fu_11027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1072 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1073_fu_11037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1073 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1074_fu_23457_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1074 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1075_fu_23467_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1075 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1076_fu_23477_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1076 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1077_fu_23487_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1077 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1080_fu_23513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1080 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1081_fu_23523_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1081 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1082_fu_23533_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1082 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1083_fu_23543_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1083 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1084_fu_23553_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1084 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1085_fu_23563_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1085 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1086_fu_23573_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1086 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1087_fu_23583_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1087 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1090_fu_23609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1090 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1091_fu_23619_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1091 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1092_fu_23629_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1092 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1093_fu_23639_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1093 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1094_fu_23649_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1094 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1095_fu_23659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1095 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1098_fu_23672_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1098 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1099_fu_23682_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1099 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1100_fu_23692_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1100 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1101_fu_11055_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1101 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1102_fu_11065_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1102 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1103_fu_11075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1103 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1104_fu_11085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1104 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1107_fu_11111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1107 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1108_fu_11121_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1108 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1109_fu_11131_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1109 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1110_fu_11141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1110 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1111_fu_11151_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1111 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1112_fu_11161_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1112 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1115_fu_11187_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1115 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1116_fu_11197_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1116 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1117_fu_11207_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1117 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1118_fu_23705_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1118 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1119_fu_23715_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1119 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1120_fu_11213_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1120 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1121_fu_11223_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1121 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1122_fu_11233_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1122 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1123_fu_23728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1123 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1126_fu_23754_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1126 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1127_fu_23764_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1127 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1128_fu_23774_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1128 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1129_fu_23784_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1129 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1130_fu_23794_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1130 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1131_fu_23804_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1131 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1134_fu_23830_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1134 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1135_fu_23840_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1135 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1136_fu_23850_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1136 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1137_fu_23860_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1137 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1138_fu_23870_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1138 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1139_fu_23880_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1139 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1140_fu_23890_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1140 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1143_fu_23916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1143 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1144_fu_23926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1144 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1145_fu_11239_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1145 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1146_fu_11249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1146 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1147_fu_11259_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1147 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1148_fu_11269_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1148 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1151_fu_11295_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1151 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1152_fu_11305_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1152 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1153_fu_23939_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1153 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1154_fu_23949_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1154 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1155_fu_11311_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1155 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1156_fu_11321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1156 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1157_fu_11331_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1157 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1158_fu_11341_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1158 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1161_fu_11367_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1161 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1162_fu_11377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1162 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1163_fu_11387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1163 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1164_fu_11397_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1164 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1165_fu_11407_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1165 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1166_fu_11417_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1166 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1169_fu_11443_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1169 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1170_fu_11453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1170 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1171_fu_11463_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1171 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1172_fu_23962_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1172 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1173_fu_23972_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1173 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1174_fu_23982_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1174 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1175_fu_23992_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1175 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1178_fu_24018_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1178 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1179_fu_24028_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1179 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1180_fu_24038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1180 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1181_fu_24048_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1181 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1182_fu_24058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1182 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1183_fu_24068_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1183 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1186_fu_24094_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1186 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1187_fu_24104_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1187 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1188_fu_24114_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1188 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1189_fu_24124_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1189 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1190_fu_24134_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1190 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2_fu_24144_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_2_fu_24158_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_2 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1191_fu_12483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1191 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1192_fu_12493_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1192 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1193_fu_12503_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1193 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1194_fu_12513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1194 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1197_fu_12539_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1197 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1198_fu_12549_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1198 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1199_fu_12559_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1199 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1200_fu_12569_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1200 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1201_fu_12579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1201 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1202_fu_12589_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1202 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1205_fu_12615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1205 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1206_fu_12625_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1206 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1207_fu_12635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1207 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1208_fu_12641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1208 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1209_fu_12651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1209 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1210_fu_12661_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1210 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1211_fu_12671_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1211 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1214_fu_12697_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1214 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1215_fu_12707_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1215 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1216_fu_24766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1216 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1217_fu_24776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1217 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1218_fu_24786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1218 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1219_fu_24796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1219 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1222_fu_24822_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1222 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1223_fu_24832_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1223 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1224_fu_24842_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1224 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1225_fu_24852_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1225 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1226_fu_24862_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1226 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1227_fu_24872_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1227 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1228_fu_24882_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1228 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1229_fu_24892_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1229 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1232_fu_24918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1232 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1233_fu_24928_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1233 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1234_fu_24938_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1234 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1235_fu_24948_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1235 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1236_fu_24958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1236 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1237_fu_24968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1237 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1240_fu_24981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1240 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1241_fu_24991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1241 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1242_fu_25001_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1242 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1243_fu_12725_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1243 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1244_fu_12735_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1244 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1245_fu_12745_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1245 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1246_fu_12755_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1246 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1249_fu_12781_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1249 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1250_fu_12791_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1250 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1251_fu_12801_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1251 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1252_fu_12811_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1252 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1253_fu_12821_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1253 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1254_fu_12831_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1254 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1257_fu_12857_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1257 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1258_fu_12867_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1258 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1259_fu_12877_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1259 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1260_fu_25014_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1260 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1261_fu_25024_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1261 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1262_fu_12883_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1262 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1263_fu_12893_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1263 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1264_fu_12903_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1264 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1265_fu_25037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1265 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1268_fu_25063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1268 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1269_fu_25073_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1269 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1270_fu_25083_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1270 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1271_fu_25093_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1271 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1272_fu_25103_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1272 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1273_fu_25113_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1273 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1276_fu_25139_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1276 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1277_fu_25149_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1277 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1278_fu_25159_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1278 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1279_fu_25169_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1279 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1280_fu_25179_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1280 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1281_fu_25189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1281 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1282_fu_25199_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1282 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1285_fu_25225_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1285 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1286_fu_25235_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1286 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1287_fu_12909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1287 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1288_fu_12919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1288 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1289_fu_12929_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1289 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1290_fu_12939_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1290 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1293_fu_12965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1293 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1294_fu_12975_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1294 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1295_fu_25248_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1295 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1296_fu_25258_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1296 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1297_fu_12981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1297 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1298_fu_12991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1298 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1299_fu_13001_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1299 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1300_fu_13011_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1300 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1303_fu_13037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1303 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1304_fu_13047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1304 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1305_fu_13057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1305 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1306_fu_13067_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1306 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1307_fu_13077_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1307 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1308_fu_13087_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1308 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1311_fu_13113_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1311 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1312_fu_13123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1312 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1313_fu_13133_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1313 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1314_fu_25271_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1314 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1315_fu_25281_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1315 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1316_fu_25291_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1316 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1317_fu_25301_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1317 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1320_fu_25327_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1320 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1321_fu_25337_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1321 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1322_fu_25347_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1322 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1323_fu_25357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1323 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1324_fu_25367_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1324 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1325_fu_25377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1325 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1328_fu_25403_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1328 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1329_fu_25413_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1329 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1330_fu_25423_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1330 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1331_fu_25433_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1331 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1332_fu_25443_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1332 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_3_fu_25453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_3 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_3_fu_25467_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_3 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1333_fu_14153_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1333 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1334_fu_14163_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1334 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1335_fu_14173_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1335 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1336_fu_14183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1336 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1339_fu_14209_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1339 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1340_fu_14219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1340 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1341_fu_14229_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1341 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1342_fu_14239_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1342 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1343_fu_14249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1343 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1344_fu_14259_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1344 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1347_fu_14285_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1347 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1348_fu_14295_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1348 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1349_fu_14305_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1349 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1350_fu_14311_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1350 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1351_fu_14321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1351 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1352_fu_14331_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1352 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1353_fu_14341_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1353 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1356_fu_14367_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1356 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1357_fu_14377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1357 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1358_fu_26075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1358 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1359_fu_26085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1359 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1360_fu_26095_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1360 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1361_fu_26105_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1361 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1364_fu_26131_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1364 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1365_fu_26141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1365 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1366_fu_26151_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1366 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1367_fu_26161_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1367 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1368_fu_26171_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1368 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1369_fu_26181_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1369 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1370_fu_26191_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1370 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1371_fu_26201_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1371 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1374_fu_26227_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1374 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1375_fu_26237_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1375 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1376_fu_26247_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1376 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1377_fu_26257_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1377 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1378_fu_26267_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1378 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1379_fu_26277_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1379 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1382_fu_26290_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1382 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1383_fu_26300_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1383 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1384_fu_26310_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1384 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1385_fu_14395_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1385 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1386_fu_14405_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1386 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1387_fu_14415_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1387 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1388_fu_14425_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1388 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1391_fu_14451_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1391 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1392_fu_14461_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1392 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1393_fu_14471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1393 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1394_fu_14481_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1394 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1395_fu_14491_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1395 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1396_fu_14501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1396 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1399_fu_14527_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1399 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1400_fu_14537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1400 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1401_fu_14547_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1401 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1402_fu_26323_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1402 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1403_fu_26333_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1403 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1404_fu_14553_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1404 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1405_fu_14563_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1405 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1406_fu_14573_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1406 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1407_fu_26346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1407 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1410_fu_26372_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1410 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1411_fu_26382_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1411 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1412_fu_26392_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1412 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1413_fu_26402_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1413 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1414_fu_26412_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1414 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1415_fu_26422_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1415 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1418_fu_26448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1418 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1419_fu_26458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1419 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1420_fu_26468_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1420 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1421_fu_26478_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1421 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1422_fu_26488_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1422 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1423_fu_26498_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1423 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1424_fu_26508_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1424 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1427_fu_26534_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1427 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1428_fu_26544_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1428 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1429_fu_14579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1429 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1430_fu_14589_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1430 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1431_fu_14599_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1431 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1432_fu_14609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1432 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1435_fu_14635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1435 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1436_fu_14645_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1436 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1437_fu_26557_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1437 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1438_fu_26567_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1438 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1439_fu_14651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1439 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1440_fu_14661_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1440 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1441_fu_14671_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1441 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1442_fu_14681_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1442 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1445_fu_14707_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1445 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1446_fu_14717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1446 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1447_fu_14727_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1447 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1448_fu_14737_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1448 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1449_fu_14747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1449 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1450_fu_14757_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1450 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1453_fu_14783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1453 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1454_fu_14793_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1454 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1455_fu_14803_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1455 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1456_fu_26580_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1456 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1457_fu_26590_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1457 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1458_fu_26600_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1458 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1459_fu_26610_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1459 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1462_fu_26636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1462 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1463_fu_26646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1463 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1464_fu_26656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1464 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1465_fu_26666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1465 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1466_fu_26676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1466 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1467_fu_26686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1467 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1470_fu_26712_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1470 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1471_fu_26722_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1471 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1472_fu_26732_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1472 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1473_fu_26742_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1473 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1474_fu_26752_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1474 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_4_fu_26762_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_4 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_4_fu_26776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_4 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1475_fu_15823_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1475 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1476_fu_15833_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1476 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1477_fu_15843_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1477 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1478_fu_15853_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1478 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1481_fu_15879_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1481 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1482_fu_15889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1482 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1483_fu_15899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1483 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1484_fu_15909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1484 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1485_fu_15919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1485 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1486_fu_15929_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1486 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1489_fu_15955_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1489 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1490_fu_15965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1490 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1491_fu_15975_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1491 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1492_fu_15981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1492 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1493_fu_15991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1493 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1494_fu_16001_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1494 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1495_fu_16011_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1495 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1498_fu_16037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1498 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1499_fu_16047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1499 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1500_fu_27384_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1500 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1501_fu_27394_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1501 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1502_fu_27404_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1502 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1503_fu_27414_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1503 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1506_fu_27440_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1506 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1507_fu_27450_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1507 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1508_fu_27460_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1508 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1509_fu_27470_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1509 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1510_fu_27480_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1510 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1511_fu_27490_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1511 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1512_fu_27500_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1512 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1513_fu_27510_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1513 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1516_fu_27536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1516 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1517_fu_27546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1517 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1518_fu_27556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1518 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1519_fu_27566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1519 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1520_fu_27576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1520 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1521_fu_27586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1521 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1524_fu_27599_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1524 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1525_fu_27609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1525 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1526_fu_27619_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1526 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1527_fu_16065_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1527 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1528_fu_16075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1528 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1529_fu_16085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1529 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1530_fu_16095_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1530 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1533_fu_16121_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1533 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1534_fu_16131_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1534 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1535_fu_16141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1535 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1536_fu_16151_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1536 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1537_fu_16161_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1537 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1538_fu_16171_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1538 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1541_fu_16197_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1541 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1542_fu_16207_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1542 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1543_fu_16217_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1543 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1544_fu_27632_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1544 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1545_fu_27642_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1545 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1546_fu_16223_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1546 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1547_fu_16233_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1547 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1548_fu_16243_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1548 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1549_fu_27655_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1549 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1552_fu_27681_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1552 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1553_fu_27691_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1553 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1554_fu_27701_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1554 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1555_fu_27711_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1555 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1556_fu_27721_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1556 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1557_fu_27731_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1557 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1560_fu_27757_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1560 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1561_fu_27767_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1561 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1562_fu_27777_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1562 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1563_fu_27787_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1563 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1564_fu_27797_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1564 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1565_fu_27807_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1565 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1566_fu_27817_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1566 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1569_fu_27843_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1569 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1570_fu_27853_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1570 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1571_fu_16249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1571 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1572_fu_16259_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1572 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1573_fu_16269_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1573 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1574_fu_16279_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1574 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1577_fu_16305_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1577 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1578_fu_16315_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1578 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1579_fu_27866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1579 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1580_fu_27876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1580 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1581_fu_16321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1581 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1582_fu_16331_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1582 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1583_fu_16341_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1583 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1584_fu_16351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1584 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1587_fu_16377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1587 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1588_fu_16387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1588 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1589_fu_16397_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1589 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1590_fu_16407_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1590 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1591_fu_16417_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1591 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1592_fu_16427_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1592 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1595_fu_16453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1595 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1596_fu_16463_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1596 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1597_fu_16473_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1597 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1598_fu_27889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1598 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1599_fu_27899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1599 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1600_fu_27909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1600 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1601_fu_27919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1601 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1604_fu_27945_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1604 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1605_fu_27955_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1605 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1606_fu_27965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1606 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1607_fu_27975_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1607 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1608_fu_27985_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1608 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1609_fu_27995_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1609 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1612_fu_28021_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1612 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1613_fu_28031_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1613 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1614_fu_28041_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1614 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1615_fu_28051_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1615 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1616_fu_28061_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1616 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_5_fu_28071_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_5 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_5_fu_28085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_5 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1617_fu_17481_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1617 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1618_fu_17491_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1618 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1619_fu_17501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1619 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1620_fu_17511_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1620 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1623_fu_17537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1623 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1624_fu_17547_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1624 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1625_fu_17557_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1625 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1626_fu_17567_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1626 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1627_fu_17577_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1627 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1628_fu_17587_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1628 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1631_fu_17613_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1631 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1632_fu_17623_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1632 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1633_fu_17633_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1633 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1634_fu_17639_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1634 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1635_fu_17649_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1635 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1636_fu_17659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1636 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1637_fu_17669_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1637 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1640_fu_17695_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1640 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1641_fu_17705_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1641 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1642_fu_28717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1642 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1643_fu_28727_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1643 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1644_fu_28737_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1644 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1645_fu_28747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1645 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1648_fu_28773_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1648 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1649_fu_28783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1649 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1650_fu_28793_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1650 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1651_fu_28803_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1651 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1652_fu_28813_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1652 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1653_fu_28823_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1653 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1654_fu_28833_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1654 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1655_fu_28843_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1655 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1658_fu_28869_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1658 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1659_fu_28879_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1659 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1660_fu_28889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1660 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1661_fu_28899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1661 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1662_fu_28909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1662 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1663_fu_28919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1663 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1666_fu_28932_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1666 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1667_fu_28942_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1667 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1668_fu_28952_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1668 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1669_fu_17723_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1669 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1670_fu_17733_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1670 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1671_fu_17743_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1671 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1672_fu_17753_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1672 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1675_fu_17779_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1675 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1676_fu_17789_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1676 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1677_fu_17799_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1677 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1678_fu_17809_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1678 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1679_fu_17819_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1679 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1680_fu_17829_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1680 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1683_fu_17855_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1683 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1684_fu_17865_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1684 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1685_fu_17875_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1685 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1686_fu_28965_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1686 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1687_fu_28975_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1687 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1688_fu_17881_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1688 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1689_fu_17891_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1689 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1690_fu_17901_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1690 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1691_fu_28988_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1691 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1694_fu_29014_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1694 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1695_fu_29024_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1695 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1696_fu_29034_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1696 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1697_fu_29044_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1697 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1698_fu_29054_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1698 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1699_fu_29064_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1699 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1702_fu_29090_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1702 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1703_fu_29100_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1703 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1704_fu_29110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1704 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1705_fu_29120_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1705 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1706_fu_29130_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1706 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1707_fu_29140_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1707 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1708_fu_29150_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1708 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1711_fu_29176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1711 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1712_fu_29186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1712 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1713_fu_17907_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1713 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1714_fu_17917_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1714 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1715_fu_17927_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1715 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1716_fu_17937_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1716 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1719_fu_17963_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1719 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1720_fu_17973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1720 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1721_fu_29199_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1721 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1722_fu_29209_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1722 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1723_fu_17979_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1723 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1724_fu_17989_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1724 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1725_fu_17999_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1725 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1726_fu_18009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1726 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1729_fu_18035_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1729 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1730_fu_18045_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1730 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1731_fu_18055_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1731 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1732_fu_18065_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1732 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1733_fu_18075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1733 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1734_fu_18085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1734 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1737_fu_18111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1737 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1738_fu_18121_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1738 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1739_fu_18131_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1739 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1740_fu_29222_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1740 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1741_fu_29232_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1741 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1742_fu_29242_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1742 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1743_fu_29252_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1743 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1746_fu_29278_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1746 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1747_fu_29288_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1747 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1748_fu_29298_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1748 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1749_fu_29308_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1749 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1750_fu_29318_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1750 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1751_fu_29328_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1751 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1754_fu_29354_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1754 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1755_fu_29364_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1755 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1756_fu_29374_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1756 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1757_fu_29384_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1757 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1758_fu_29394_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1758 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_6_fu_29404_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_6 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_6_fu_29418_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_6 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1759_fu_19445_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1759 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1760_fu_19455_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1760 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1761_fu_19465_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1761 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1762_fu_19475_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1762 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1765_fu_19501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1765 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1766_fu_19511_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1766 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1767_fu_19521_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1767 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1768_fu_19531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1768 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1769_fu_19541_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1769 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1770_fu_19551_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1770 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1773_fu_19577_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1773 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1774_fu_19587_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1774 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1775_fu_19597_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1775 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1776_fu_19603_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1776 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1777_fu_19613_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1777 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1778_fu_19623_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1778 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1779_fu_19633_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1779 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1782_fu_19659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1782 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1783_fu_19669_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1783 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1784_fu_30185_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1784 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1785_fu_30195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1785 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1786_fu_30205_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1786 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1787_fu_30215_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1787 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1790_fu_30241_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1790 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1791_fu_30251_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1791 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1792_fu_30261_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1792 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1793_fu_30271_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1793 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1794_fu_30281_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1794 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1795_fu_30291_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1795 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1796_fu_30301_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1796 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1797_fu_30311_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1797 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1800_fu_30337_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1800 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1801_fu_30347_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1801 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1802_fu_30357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1802 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1803_fu_30367_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1803 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1804_fu_30377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1804 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1805_fu_30387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1805 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1808_fu_30400_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1808 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1809_fu_30410_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1809 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1810_fu_30420_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1810 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1811_fu_19687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1811 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1812_fu_19697_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1812 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1813_fu_19707_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1813 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1814_fu_19717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1814 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1817_fu_19743_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1817 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1818_fu_19753_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1818 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1819_fu_19763_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1819 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1820_fu_19773_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1820 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1821_fu_19783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1821 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1822_fu_19793_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1822 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1825_fu_19819_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1825 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1826_fu_19829_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1826 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1827_fu_19839_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1827 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1828_fu_30433_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1828 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1829_fu_30443_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1829 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1830_fu_19845_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1830 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1831_fu_19855_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1831 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1832_fu_19865_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1832 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1833_fu_19871_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1833 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1836_fu_30475_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1836 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1837_fu_30485_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1837 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1838_fu_30495_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1838 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1839_fu_30505_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1839 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1840_fu_30515_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1840 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1841_fu_30525_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1841 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1844_fu_30551_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1844 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1845_fu_30561_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1845 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1846_fu_30571_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1846 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1847_fu_30581_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1847 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1848_fu_30591_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1848 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1849_fu_30601_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1849 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1850_fu_30611_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1850 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1853_fu_30624_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1853 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1854_fu_30634_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1854 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1855_fu_19889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1855 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1856_fu_19899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1856 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1857_fu_19909_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1857 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1858_fu_19919_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1858 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1861_fu_19945_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1861 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1862_fu_19955_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1862 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1863_fu_30647_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1863 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1864_fu_30657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1864 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1865_fu_19961_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1865 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1866_fu_19971_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1866 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1867_fu_19981_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1867 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1868_fu_19991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1868 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1871_fu_20017_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1871 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1872_fu_20027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1872 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1873_fu_20037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1873 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1874_fu_20047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1874 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1875_fu_20057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1875 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1876_fu_20067_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1876 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1879_fu_20093_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1879 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1880_fu_20103_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1880 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1881_fu_20113_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1881 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1882_fu_20119_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1882 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1883_fu_30673_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1883 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1884_fu_30683_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1884 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1885_fu_30693_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1885 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1888_fu_30719_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1888 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1889_fu_30729_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1889 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1890_fu_30739_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1890 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1891_fu_30749_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1891 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1892_fu_30759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1892 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1893_fu_30769_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1893 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1896_fu_30795_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1896 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1897_fu_30805_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1897 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1898_fu_30815_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1898 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1899_fu_30825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1899 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1900_fu_30835_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1900 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_7_fu_30845_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_7 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accum_V_7_fu_30859_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE accum_V_7 LOOP VITIS_LOOP_97_1_VITIS_LOOP_98_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_5_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_6_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_7_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_8_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_9_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_10_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_11_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_12_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_13_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_14_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_0_0_U SOURCE {} VARIABLE p_ZL7w_conv2_15_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_5_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_6_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_7_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_8_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_9_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_10_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_11_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_12_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_13_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_14_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_1_0_U SOURCE {} VARIABLE p_ZL7w_conv2_15_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_3_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_4_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_5_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_6_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_7_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_8_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_9_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_10_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_11_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_12_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_13_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_14_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_2_0_U SOURCE {} VARIABLE p_ZL7w_conv2_15_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_6_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_7_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_8_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_9_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_10_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_11_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_12_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_13_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_14_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_0_1_U SOURCE {} VARIABLE p_ZL7w_conv2_15_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_6_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_7_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_8_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_9_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_10_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_11_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_12_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_13_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_14_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_1_1_U SOURCE {} VARIABLE p_ZL7w_conv2_15_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_1_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_2_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_3_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_4_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_5_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_6_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_7_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_8_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_9_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_10_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_11_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_12_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_13_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_14_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_2_1_U SOURCE {} VARIABLE p_ZL7w_conv2_15_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_1_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_3_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_4_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_5_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_6_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_7_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_8_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_9_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_10_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_11_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_12_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_13_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_14_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_0_2_U SOURCE {} VARIABLE p_ZL7w_conv2_15_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_1_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_3_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_4_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_5_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_6_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_7_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_8_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_9_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_10_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_11_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_12_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_13_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_14_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_1_2_U SOURCE {} VARIABLE p_ZL7w_conv2_15_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_0_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_1_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_1_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_2_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_2_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_3_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_3_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_4_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_4_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_5_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_5_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_6_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_6_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_7_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_7_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_8_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_8_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_9_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_9_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_10_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_10_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_11_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_11_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_12_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_12_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_13_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_13_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_14_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_14_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7w_conv2_15_2_2_U SOURCE {} VARIABLE p_ZL7w_conv2_15_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME threshold_conv2_V_U SOURCE {} VARIABLE threshold_conv2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} bnn_xcel_Pipeline_m_loop_x_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_1102_p2 SOURCE ./layer.h:130 VARIABLE add_ln130_2 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_1114_p2 SOURCE ./layer.h:130 VARIABLE add_ln130 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1261_p2 SOURCE ./layer.h:141 VARIABLE add_ln141 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_1230_p2 SOURCE ./layer.h:131 VARIABLE add_ln131 LOOP m_loop_x_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bnn_xcel_Pipeline_outer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_299_p2 SOURCE ./layer.h:154 VARIABLE add_ln154 LOOP outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_469_p2 SOURCE ./layer.h:158 VARIABLE add_ln158 LOOP outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_1_fu_546_p2 SOURCE ./layer.h:158 VARIABLE add_ln158_1 LOOP outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_2_fu_587_p2 SOURCE ./layer.h:158 VARIABLE add_ln158_2 LOOP outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_512_256_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_5208_p2 SOURCE ./layer.h:213 VARIABLE add_ln213 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_1_fu_16996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_1 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_2_fu_17006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_2 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_3_fu_17016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_3 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_4_fu_17026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_4 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_5_fu_17036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_5 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_6_fu_17046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_6 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_7_fu_17056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_7 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_8_fu_17066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_8 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_9_fu_17076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_9 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_10_fu_17086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_10 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_11_fu_17096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_11 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_12_fu_17106_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_12 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_13_fu_17116_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_13 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_14_fu_17126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_14 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_15_fu_17136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_15 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_16_fu_17146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_16 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_17_fu_17156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_17 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_18_fu_17166_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_18 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_19_fu_17176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_19 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_20_fu_17186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_20 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_21_fu_17196_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_21 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_22_fu_17206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_22 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_23_fu_17216_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_23 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_24_fu_17226_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_24 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_25_fu_17236_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_25 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_26_fu_17246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_26 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_27_fu_17256_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_27 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_28_fu_17266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_28 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_29_fu_17276_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_29 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_30_fu_17286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_30 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_31_fu_17296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_31 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_32_fu_17306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_32 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_33_fu_17316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_33 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_34_fu_17326_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_34 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_35_fu_17336_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_35 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_36_fu_17346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_36 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_37_fu_17356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_37 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_38_fu_17366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_38 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_39_fu_17376_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_39 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_40_fu_17386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_40 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_41_fu_17396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_41 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_42_fu_17406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_42 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_43_fu_17416_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_43 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_44_fu_17426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_44 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_45_fu_17436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_45 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_46_fu_17446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_46 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_47_fu_17456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_47 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_48_fu_17466_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_48 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_49_fu_17476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_49 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_50_fu_17486_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_50 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_51_fu_17496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_51 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_52_fu_17506_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_52 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_53_fu_17516_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_53 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_54_fu_17526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_54 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_55_fu_17536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_55 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_56_fu_17546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_56 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_57_fu_17556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_57 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_58_fu_17566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_58 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_59_fu_17576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_59 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_60_fu_17586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_60 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_61_fu_17596_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_61 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_62_fu_17606_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_62 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_63_fu_17616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_63 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_64_fu_17626_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_64 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_65_fu_17636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_65 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_66_fu_17646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_66 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_67_fu_17656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_67 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_68_fu_17666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_68 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_69_fu_17676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_69 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_70_fu_17686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_70 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_71_fu_17696_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_71 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_72_fu_17706_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_72 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_73_fu_17716_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_73 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_74_fu_17726_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_74 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_75_fu_17736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_75 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_76_fu_17746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_76 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_77_fu_17756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_77 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_78_fu_17766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_78 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_79_fu_17776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_79 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_80_fu_17786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_80 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_81_fu_17796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_81 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_82_fu_17806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_82 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_83_fu_17816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_83 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_84_fu_17826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_84 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_85_fu_17836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_85 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_86_fu_17846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_86 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_87_fu_17856_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_87 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_88_fu_17866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_88 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_89_fu_17876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_89 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_90_fu_17886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_90 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_91_fu_17896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_91 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_92_fu_17906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_92 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_93_fu_17916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_93 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_94_fu_17926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_94 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_95_fu_17936_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_95 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_96_fu_17946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_96 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_97_fu_17956_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_97 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_98_fu_17966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_98 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_99_fu_17976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_99 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_100_fu_17986_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_100 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_101_fu_17996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_101 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_102_fu_18006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_102 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_103_fu_18016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_103 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_104_fu_18026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_104 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_105_fu_18036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_105 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_106_fu_18046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_106 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_107_fu_18056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_107 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_108_fu_18066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_108 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_109_fu_18076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_109 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_110_fu_18086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_110 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_111_fu_18096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_111 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_112_fu_18106_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_112 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_113_fu_18116_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_113 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_114_fu_18126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_114 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_115_fu_18136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_115 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_116_fu_18146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_116 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_117_fu_18156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_117 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_118_fu_18166_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_118 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_119_fu_18176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_119 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_120_fu_18186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_120 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_121_fu_18196_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_121 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_122_fu_18206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_122 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_123_fu_18216_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_123 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_124_fu_18226_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_124 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_125_fu_18236_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_125 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_126_fu_18246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_126 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_127_fu_18256_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_127 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_128_fu_18266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_128 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_129_fu_18276_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_129 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_130_fu_18286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_130 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_131_fu_18296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_131 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_132_fu_18306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_132 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_133_fu_18316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_133 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_134_fu_18326_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_134 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_135_fu_18336_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_135 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_136_fu_18346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_136 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_137_fu_18356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_137 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_138_fu_18366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_138 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_139_fu_18376_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_139 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_140_fu_18386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_140 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_141_fu_18396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_141 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_142_fu_18406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_142 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_143_fu_18416_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_143 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_144_fu_18426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_144 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_145_fu_18436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_145 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_146_fu_18446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_146 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_147_fu_18456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_147 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_148_fu_18466_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_148 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_149_fu_18476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_149 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_150_fu_18486_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_150 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_151_fu_18496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_151 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_152_fu_18506_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_152 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_153_fu_18516_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_153 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_154_fu_18526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_154 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_155_fu_18536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_155 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_156_fu_18546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_156 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_157_fu_18556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_157 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_158_fu_18566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_158 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_159_fu_18576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_159 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_160_fu_18586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_160 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_161_fu_18596_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_161 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_162_fu_18606_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_162 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_163_fu_18616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_163 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_164_fu_18626_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_164 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_165_fu_18636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_165 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_166_fu_18646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_166 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_167_fu_18656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_167 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_168_fu_18666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_168 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_169_fu_18676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_169 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_170_fu_18686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_170 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_171_fu_18696_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_171 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_172_fu_18706_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_172 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_173_fu_18716_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_173 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_174_fu_18726_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_174 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_175_fu_18736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_175 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_176_fu_18746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_176 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_177_fu_18756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_177 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_178_fu_18766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_178 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_179_fu_18776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_179 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_180_fu_18786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_180 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_181_fu_18796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_181 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_182_fu_18806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_182 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_183_fu_18816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_183 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_184_fu_18826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_184 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_185_fu_18836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_185 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_186_fu_18846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_186 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_187_fu_18856_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_187 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_188_fu_18866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_188 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_189_fu_18876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_189 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_190_fu_18886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_190 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_191_fu_18896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_191 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_192_fu_18906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_192 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_193_fu_18916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_193 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_194_fu_18926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_194 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_195_fu_18936_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_195 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_196_fu_18946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_196 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_197_fu_18956_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_197 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_198_fu_18966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_198 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_199_fu_18976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_199 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_200_fu_18986_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_200 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_201_fu_18996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_201 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_202_fu_19006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_202 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_203_fu_19016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_203 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_204_fu_19026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_204 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_205_fu_19036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_205 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_206_fu_19046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_206 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_207_fu_19056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_207 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_208_fu_19066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_208 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_209_fu_19076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_209 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_210_fu_19086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_210 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_211_fu_19096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_211 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_212_fu_19106_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_212 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_213_fu_19116_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_213 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_214_fu_19126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_214 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_215_fu_19136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_215 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_216_fu_19146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_216 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_217_fu_19156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_217 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_218_fu_19166_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_218 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_219_fu_19176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_219 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_220_fu_19186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_220 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_221_fu_19196_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_221 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_222_fu_19206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_222 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_223_fu_19216_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_223 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_224_fu_19226_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_224 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_225_fu_19236_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_225 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_226_fu_19246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_226 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_227_fu_19256_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_227 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_228_fu_19266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_228 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_229_fu_19276_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_229 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_230_fu_19286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_230 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_231_fu_19296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_231 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_232_fu_19306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_232 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_233_fu_19316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_233 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_234_fu_19326_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_234 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_235_fu_19336_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_235 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_236_fu_19346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_236 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_237_fu_19356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_237 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_238_fu_19366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_238 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_239_fu_19376_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_239 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_240_fu_19386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_240 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_241_fu_19396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_241 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_242_fu_19406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_242 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_243_fu_19416_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_243 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_244_fu_19426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_244 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_245_fu_19436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_245 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_246_fu_19446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_246 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_247_fu_19456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_247 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_248_fu_19466_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_248 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_249_fu_19476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_249 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_250_fu_19486_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_250 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_251_fu_19496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_251 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_252_fu_19506_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_252 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_253_fu_19516_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_253 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_254_fu_19526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_254 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_255_fu_19536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_255 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_256_fu_19546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_256 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_257_fu_19556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_257 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_258_fu_19566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_258 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_259_fu_19576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_259 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_260_fu_19586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_260 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_261_fu_19596_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_261 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_262_fu_19606_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_262 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_263_fu_19616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_263 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_264_fu_19626_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_264 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_265_fu_19636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_265 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_266_fu_19646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_266 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_267_fu_19656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_267 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_268_fu_19666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_268 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_269_fu_19676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_269 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_270_fu_19686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_270 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_271_fu_19696_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_271 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_272_fu_19706_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_272 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_273_fu_19716_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_273 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_274_fu_19726_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_274 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_275_fu_19736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_275 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_276_fu_19746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_276 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_277_fu_19756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_277 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_278_fu_19766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_278 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_279_fu_19776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_279 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_280_fu_19786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_280 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_281_fu_19796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_281 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_282_fu_19806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_282 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_283_fu_19816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_283 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_284_fu_19826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_284 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_285_fu_19836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_285 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_286_fu_19846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_286 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_287_fu_19856_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_287 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_288_fu_19866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_288 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_289_fu_19876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_289 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_290_fu_19886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_290 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_291_fu_19896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_291 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_292_fu_19906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_292 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_293_fu_19916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_293 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_294_fu_19926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_294 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_295_fu_19936_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_295 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_296_fu_19946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_296 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_297_fu_19956_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_297 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_298_fu_19966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_298 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_299_fu_19976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_299 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_300_fu_19986_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_300 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_301_fu_19996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_301 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_302_fu_20006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_302 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_303_fu_20016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_303 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_304_fu_20026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_304 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_305_fu_20036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_305 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_306_fu_20046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_306 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_307_fu_20056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_307 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_308_fu_20066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_308 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_309_fu_20076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_309 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_310_fu_20086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_310 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_311_fu_20096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_311 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_312_fu_20106_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_312 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_313_fu_20116_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_313 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_314_fu_20126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_314 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_315_fu_20136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_315 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_316_fu_20146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_316 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_317_fu_20156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_317 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_318_fu_20166_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_318 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_319_fu_20176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_319 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_320_fu_20186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_320 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_321_fu_20196_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_321 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_322_fu_20206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_322 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_323_fu_20216_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_323 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_324_fu_20226_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_324 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_325_fu_20236_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_325 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_326_fu_20246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_326 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_327_fu_20256_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_327 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_328_fu_20266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_328 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_329_fu_20276_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_329 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_330_fu_20286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_330 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_331_fu_20296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_331 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_332_fu_20306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_332 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_333_fu_20316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_333 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_334_fu_20326_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_334 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_335_fu_20336_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_335 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_336_fu_20346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_336 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_337_fu_20356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_337 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_338_fu_20366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_338 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_339_fu_20376_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_339 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_340_fu_20386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_340 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_341_fu_20396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_341 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_342_fu_20406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_342 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_343_fu_20416_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_343 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_344_fu_20426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_344 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_345_fu_20436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_345 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_346_fu_20446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_346 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_347_fu_20456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_347 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_348_fu_20466_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_348 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_349_fu_20476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_349 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_350_fu_20486_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_350 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_351_fu_20496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_351 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_352_fu_20506_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_352 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_353_fu_20516_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_353 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_354_fu_20526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_354 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_355_fu_20536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_355 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_356_fu_20546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_356 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_357_fu_20556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_357 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_358_fu_20566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_358 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_359_fu_20576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_359 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_360_fu_20586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_360 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_361_fu_20596_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_361 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_362_fu_20606_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_362 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_363_fu_20616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_363 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_364_fu_20626_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_364 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_365_fu_20636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_365 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_366_fu_20646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_366 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_367_fu_20656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_367 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_368_fu_20666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_368 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_369_fu_20676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_369 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_370_fu_20686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_370 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_371_fu_20696_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_371 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_372_fu_20706_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_372 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_373_fu_20716_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_373 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_374_fu_20726_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_374 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_375_fu_20736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_375 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_376_fu_20746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_376 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_377_fu_20756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_377 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_378_fu_20766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_378 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_379_fu_20776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_379 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_380_fu_20786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_380 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_381_fu_20796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_381 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_382_fu_20806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_382 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_383_fu_20816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_383 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_384_fu_20826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_384 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_385_fu_20836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_385 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_386_fu_20846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_386 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_387_fu_20856_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_387 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_388_fu_20866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_388 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_389_fu_20876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_389 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_390_fu_20886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_390 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_391_fu_20896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_391 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_392_fu_20906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_392 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_393_fu_20916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_393 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_394_fu_20926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_394 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_395_fu_20936_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_395 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_396_fu_20946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_396 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_397_fu_20956_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_397 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_398_fu_20966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_398 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_399_fu_20976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_399 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_400_fu_20986_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_400 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_401_fu_20996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_401 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_402_fu_21006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_402 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_403_fu_21016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_403 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_404_fu_21026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_404 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_405_fu_21036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_405 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_406_fu_21046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_406 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_407_fu_21056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_407 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_408_fu_21066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_408 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_409_fu_21076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_409 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_410_fu_21086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_410 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_411_fu_21096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_411 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_412_fu_21106_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_412 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_413_fu_21116_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_413 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_414_fu_21126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_414 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_415_fu_21136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_415 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_416_fu_21146_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_416 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_417_fu_21156_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_417 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_418_fu_21166_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_418 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_419_fu_21176_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_419 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_420_fu_21186_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_420 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_421_fu_21196_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_421 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_422_fu_21206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_422 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_423_fu_21216_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_423 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_424_fu_21226_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_424 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_425_fu_21236_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_425 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_426_fu_21246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_426 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_427_fu_21256_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_427 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_428_fu_21266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_428 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_429_fu_21276_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_429 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_430_fu_21286_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_430 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_431_fu_21296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_431 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_432_fu_21306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_432 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_433_fu_21316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_433 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_434_fu_21326_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_434 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_435_fu_21336_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_435 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_436_fu_21346_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_436 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_437_fu_21356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_437 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_438_fu_21366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_438 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_439_fu_21376_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_439 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_440_fu_21386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_440 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_441_fu_21396_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_441 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_442_fu_21406_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_442 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_443_fu_21416_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_443 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_444_fu_21426_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_444 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_445_fu_21436_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_445 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_446_fu_21446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_446 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_447_fu_21456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_447 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_448_fu_21466_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_448 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_449_fu_21476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_449 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_450_fu_21486_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_450 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_451_fu_21496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_451 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_452_fu_21506_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_452 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_453_fu_21516_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_453 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_454_fu_21526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_454 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_455_fu_21536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_455 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_456_fu_21546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_456 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_457_fu_21556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_457 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_458_fu_21566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_458 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_459_fu_21576_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_459 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_460_fu_21586_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_460 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_461_fu_21596_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_461 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_462_fu_21606_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_462 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_463_fu_21616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_463 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_464_fu_21626_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_464 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_465_fu_21636_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_465 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_466_fu_21646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_466 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_467_fu_21656_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_467 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_468_fu_21666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_468 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_469_fu_21676_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_469 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_470_fu_21686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_470 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_471_fu_21696_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_471 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_472_fu_21706_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_472 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_473_fu_21716_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_473 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_474_fu_21726_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_474 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_475_fu_21736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_475 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_476_fu_21746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_476 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_477_fu_21756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_477 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_478_fu_21766_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_478 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_479_fu_21776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_479 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_480_fu_21786_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_480 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_481_fu_21796_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_481 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_482_fu_21806_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_482 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_483_fu_21816_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_483 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_484_fu_21826_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_484 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_485_fu_21836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_485 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_486_fu_21846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_486 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_487_fu_21856_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_487 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_488_fu_21866_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_488 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_489_fu_21876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_489 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_490_fu_21886_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_490 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_491_fu_21896_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_491 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_492_fu_21906_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_492 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_493_fu_21916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_493 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_494_fu_21926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_494 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_495_fu_21936_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_495 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_496_fu_21946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_496 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_497_fu_21956_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_497 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_498_fu_21966_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_498 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_499_fu_21976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_499 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_500_fu_21986_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_500 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_501_fu_21996_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_501 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_502_fu_22006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_502 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_503_fu_22016_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_503 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_504_fu_22026_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_504 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_505_fu_22036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_505 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_506_fu_22046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_506 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_507_fu_22056_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_507 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_508_fu_22066_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_508 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_509_fu_22076_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_509 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_510_fu_22086_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_510 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_fu_22096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_r_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w_fc1_U SOURCE {} VARIABLE w_fc1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 8 URAM 0}} sign {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_67_p2 SOURCE ./layer.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_256_10_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_2648_p2 SOURCE ./layer.h:213 VARIABLE add_ln213 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_511_fu_8548_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_511 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_512_fu_8558_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_512 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_513_fu_8568_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_513 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_514_fu_8578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_514 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_515_fu_8588_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_515 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_516_fu_8598_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_516 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_517_fu_8608_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_517 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_518_fu_8618_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_518 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_519_fu_8628_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_519 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_520_fu_8638_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_520 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_521_fu_8648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_521 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_522_fu_8658_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_522 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_523_fu_8668_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_523 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_524_fu_8678_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_524 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_525_fu_8688_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_525 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_526_fu_8698_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_526 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_527_fu_8708_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_527 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_528_fu_8718_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_528 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_529_fu_8728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_529 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_530_fu_8738_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_530 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_531_fu_8748_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_531 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_532_fu_8758_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_532 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_533_fu_8768_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_533 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_534_fu_8778_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_534 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_535_fu_8788_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_535 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_536_fu_8798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_536 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_537_fu_8808_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_537 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_538_fu_8818_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_538 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_539_fu_8828_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_539 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_540_fu_8838_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_540 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_541_fu_8848_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_541 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_542_fu_8858_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_542 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_543_fu_8868_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_543 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_544_fu_8878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_544 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_545_fu_8888_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_545 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_546_fu_8898_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_546 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_547_fu_8908_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_547 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_548_fu_8918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_548 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_549_fu_8928_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_549 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_550_fu_8938_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_550 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_551_fu_8948_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_551 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_552_fu_8958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_552 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_553_fu_8968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_553 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_554_fu_8978_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_554 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_555_fu_8988_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_555 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_556_fu_8998_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_556 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_557_fu_9008_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_557 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_558_fu_9018_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_558 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_559_fu_9028_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_559 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_560_fu_9038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_560 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_561_fu_9048_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_561 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_562_fu_9058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_562 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_563_fu_9068_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_563 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_564_fu_9078_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_564 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_565_fu_9088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_565 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_566_fu_9098_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_566 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_567_fu_9108_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_567 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_568_fu_9118_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_568 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_569_fu_9128_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_569 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_570_fu_9138_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_570 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_571_fu_9148_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_571 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_572_fu_9158_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_572 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_573_fu_9168_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_573 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_574_fu_9178_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_574 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_575_fu_9188_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_575 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_576_fu_9198_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_576 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_577_fu_9208_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_577 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_578_fu_9218_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_578 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_579_fu_9228_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_579 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_580_fu_9238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_580 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_581_fu_9248_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_581 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_582_fu_9258_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_582 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_583_fu_9268_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_583 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_584_fu_9278_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_584 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_585_fu_9288_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_585 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_586_fu_9298_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_586 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_587_fu_9308_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_587 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_588_fu_9318_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_588 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_589_fu_9328_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_589 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_590_fu_9338_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_590 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_591_fu_9348_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_591 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_592_fu_9358_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_592 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_593_fu_9368_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_593 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_594_fu_9378_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_594 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_595_fu_9388_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_595 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_596_fu_9398_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_596 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_597_fu_9408_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_597 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_598_fu_9418_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_598 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_599_fu_9428_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_599 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_600_fu_9438_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_600 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_601_fu_9448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_601 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_602_fu_9458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_602 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_603_fu_9468_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_603 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_604_fu_9478_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_604 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_605_fu_9488_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_605 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_606_fu_9498_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_606 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_607_fu_9508_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_607 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_608_fu_9518_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_608 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_609_fu_9528_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_609 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_610_fu_9538_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_610 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_611_fu_9548_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_611 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_612_fu_9558_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_612 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_613_fu_9568_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_613 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_614_fu_9578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_614 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_615_fu_9588_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_615 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_616_fu_9598_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_616 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_617_fu_9608_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_617 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_618_fu_9618_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_618 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_619_fu_9628_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_619 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_620_fu_9638_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_620 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_621_fu_9648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_621 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_622_fu_9658_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_622 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_623_fu_9668_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_623 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_624_fu_9678_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_624 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_625_fu_9688_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_625 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_626_fu_9698_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_626 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_627_fu_9708_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_627 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_628_fu_9718_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_628 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_629_fu_9728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_629 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_630_fu_9738_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_630 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_631_fu_9748_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_631 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_632_fu_9758_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_632 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_633_fu_9768_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_633 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_634_fu_9778_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_634 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_635_fu_9788_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_635 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_636_fu_9798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_636 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_637_fu_9808_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_637 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_638_fu_9818_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_638 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_639_fu_9828_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_639 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_640_fu_9838_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_640 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_641_fu_9848_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_641 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_642_fu_9858_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_642 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_643_fu_9868_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_643 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_644_fu_9878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_644 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_645_fu_9888_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_645 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_646_fu_9898_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_646 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_647_fu_9908_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_647 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_648_fu_9918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_648 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_649_fu_9928_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_649 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_650_fu_9938_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_650 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_651_fu_9948_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_651 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_652_fu_9958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_652 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_653_fu_9968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_653 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_654_fu_9978_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_654 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_655_fu_9988_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_655 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_656_fu_9998_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_656 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_657_fu_10008_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_657 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_658_fu_10018_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_658 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_659_fu_10028_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_659 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_660_fu_10038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_660 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_661_fu_10048_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_661 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_662_fu_10058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_662 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_663_fu_10068_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_663 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_664_fu_10078_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_664 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_665_fu_10088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_665 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_666_fu_10098_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_666 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_667_fu_10108_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_667 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_668_fu_10118_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_668 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_669_fu_10128_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_669 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_670_fu_10138_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_670 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_671_fu_10148_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_671 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_672_fu_10158_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_672 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_673_fu_10168_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_673 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_674_fu_10178_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_674 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_675_fu_10188_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_675 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_676_fu_10198_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_676 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_677_fu_10208_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_677 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_678_fu_10218_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_678 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_679_fu_10228_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_679 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_680_fu_10238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_680 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_681_fu_10248_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_681 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_682_fu_10258_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_682 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_683_fu_10268_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_683 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_684_fu_10278_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_684 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_685_fu_10288_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_685 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_686_fu_10298_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_686 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_687_fu_10308_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_687 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_688_fu_10318_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_688 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_689_fu_10328_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_689 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_690_fu_10338_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_690 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_691_fu_10348_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_691 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_692_fu_10358_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_692 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_693_fu_10368_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_693 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_694_fu_10378_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_694 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_695_fu_10388_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_695 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_696_fu_10398_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_696 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_697_fu_10408_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_697 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_698_fu_10418_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_698 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_699_fu_10428_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_699 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_700_fu_10438_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_700 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_701_fu_10448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_701 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_702_fu_10458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_702 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_703_fu_10468_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_703 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_704_fu_10478_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_704 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_705_fu_10488_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_705 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_706_fu_10498_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_706 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_707_fu_10508_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_707 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_708_fu_10518_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_708 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_709_fu_10528_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_709 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_710_fu_10538_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_710 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_711_fu_10548_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_711 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_712_fu_10558_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_712 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_713_fu_10568_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_713 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_714_fu_10578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_714 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_715_fu_10588_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_715 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_716_fu_10598_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_716 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_717_fu_10608_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_717 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_718_fu_10618_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_718 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_719_fu_10628_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_719 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_720_fu_10638_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_720 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_721_fu_10648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_721 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_722_fu_10658_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_722 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_723_fu_10668_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_723 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_724_fu_10678_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_724 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_725_fu_10688_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_725 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_726_fu_10698_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_726 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_727_fu_10708_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_727 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_728_fu_10718_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_728 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_729_fu_10728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_729 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_730_fu_10738_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_730 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_731_fu_10748_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_731 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_732_fu_10758_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_732 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_733_fu_10768_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_733 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_734_fu_10778_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_734 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_735_fu_10788_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_735 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_736_fu_10798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_736 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_737_fu_10808_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_737 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_738_fu_10818_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_738 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_739_fu_10828_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_739 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_740_fu_10838_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_740 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_741_fu_10848_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_741 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_742_fu_10858_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_742 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_743_fu_10868_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_743 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_744_fu_10878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_744 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_745_fu_10888_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_745 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_746_fu_10898_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_746 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_747_fu_10908_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_747 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_748_fu_10918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_748 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_749_fu_10928_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_749 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_750_fu_10938_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_750 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_751_fu_10948_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_751 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_752_fu_10958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_752 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_753_fu_10968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_753 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_754_fu_10978_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_754 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_755_fu_10988_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_755 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_756_fu_10998_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_756 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_757_fu_11008_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_757 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_758_fu_11018_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_758 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_759_fu_11028_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_759 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_760_fu_11038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_760 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_761_fu_11048_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_761 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_762_fu_11058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_762 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_763_fu_11068_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_763 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_764_fu_11078_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715_764 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1715_fu_11088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1715 VARIABLE add_ln1715 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_r_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75 LOOP n_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w_fc2_U SOURCE {} VARIABLE w_fc2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} argmax_Pipeline_digit_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_107_p2 SOURCE ./layer.h:189 VARIABLE i_4 LOOP digit_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bnn_xcel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_U SOURCE bnn.cpp:47 VARIABLE input_padded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_1_U SOURCE bnn.cpp:47 VARIABLE input_padded_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_2_U SOURCE bnn.cpp:47 VARIABLE input_padded_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_3_U SOURCE bnn.cpp:47 VARIABLE input_padded_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_4_U SOURCE bnn.cpp:47 VARIABLE input_padded_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_5_U SOURCE bnn.cpp:47 VARIABLE input_padded_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_6_U SOURCE bnn.cpp:47 VARIABLE input_padded_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_7_U SOURCE bnn.cpp:47 VARIABLE input_padded_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_8_U SOURCE bnn.cpp:47 VARIABLE input_padded_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_9_U SOURCE bnn.cpp:47 VARIABLE input_padded_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_10_U SOURCE bnn.cpp:47 VARIABLE input_padded_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_11_U SOURCE bnn.cpp:47 VARIABLE input_padded_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_12_U SOURCE bnn.cpp:47 VARIABLE input_padded_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_13_U SOURCE bnn.cpp:47 VARIABLE input_padded_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_14_U SOURCE bnn.cpp:47 VARIABLE input_padded_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_padded_15_U SOURCE bnn.cpp:47 VARIABLE input_padded_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_U SOURCE bnn.cpp:49 VARIABLE conv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_1_U SOURCE bnn.cpp:49 VARIABLE conv1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_2_U SOURCE bnn.cpp:49 VARIABLE conv1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_3_U SOURCE bnn.cpp:49 VARIABLE conv1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_4_U SOURCE bnn.cpp:49 VARIABLE conv1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_5_U SOURCE bnn.cpp:49 VARIABLE conv1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_6_U SOURCE bnn.cpp:49 VARIABLE conv1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_7_U SOURCE bnn.cpp:49 VARIABLE conv1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_8_U SOURCE bnn.cpp:49 VARIABLE conv1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_9_U SOURCE bnn.cpp:49 VARIABLE conv1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_10_U SOURCE bnn.cpp:49 VARIABLE conv1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_11_U SOURCE bnn.cpp:49 VARIABLE conv1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_12_U SOURCE bnn.cpp:49 VARIABLE conv1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_13_U SOURCE bnn.cpp:49 VARIABLE conv1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_14_U SOURCE bnn.cpp:49 VARIABLE conv1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_15_U SOURCE bnn.cpp:49 VARIABLE conv1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_16_U SOURCE bnn.cpp:49 VARIABLE conv1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_17_U SOURCE bnn.cpp:49 VARIABLE conv1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_18_U SOURCE bnn.cpp:49 VARIABLE conv1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_19_U SOURCE bnn.cpp:49 VARIABLE conv1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_20_U SOURCE bnn.cpp:49 VARIABLE conv1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_21_U SOURCE bnn.cpp:49 VARIABLE conv1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_22_U SOURCE bnn.cpp:49 VARIABLE conv1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_23_U SOURCE bnn.cpp:49 VARIABLE conv1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_24_U SOURCE bnn.cpp:49 VARIABLE conv1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_25_U SOURCE bnn.cpp:49 VARIABLE conv1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_26_U SOURCE bnn.cpp:49 VARIABLE conv1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_27_U SOURCE bnn.cpp:49 VARIABLE conv1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_28_U SOURCE bnn.cpp:49 VARIABLE conv1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_29_U SOURCE bnn.cpp:49 VARIABLE conv1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_30_U SOURCE bnn.cpp:49 VARIABLE conv1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_31_U SOURCE bnn.cpp:49 VARIABLE conv1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_0_U SOURCE {} VARIABLE conv1_pooled_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_1_U SOURCE {} VARIABLE conv1_pooled_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_2_U SOURCE {} VARIABLE conv1_pooled_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_3_U SOURCE {} VARIABLE conv1_pooled_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_4_U SOURCE {} VARIABLE conv1_pooled_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_5_U SOURCE {} VARIABLE conv1_pooled_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_6_U SOURCE {} VARIABLE conv1_pooled_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_pooled_7_U SOURCE {} VARIABLE conv1_pooled_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_1_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_2_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_3_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_4_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_5_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_6_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_7_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_8_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_9_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_10_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_11_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_12_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_13_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_14_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_pooled_padded_15_U SOURCE bnn.cpp:51 VARIABLE conv1_pooled_padded_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_0_U SOURCE {} VARIABLE conv2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_1_U SOURCE {} VARIABLE conv2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_2_U SOURCE {} VARIABLE conv2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_3_U SOURCE {} VARIABLE conv2_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_4_U SOURCE {} VARIABLE conv2_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_5_U SOURCE {} VARIABLE conv2_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_6_U SOURCE {} VARIABLE conv2_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_0_7_U SOURCE {} VARIABLE conv2_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_0_U SOURCE {} VARIABLE conv2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_1_U SOURCE {} VARIABLE conv2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_2_U SOURCE {} VARIABLE conv2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_3_U SOURCE {} VARIABLE conv2_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_4_U SOURCE {} VARIABLE conv2_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_5_U SOURCE {} VARIABLE conv2_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_6_U SOURCE {} VARIABLE conv2_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_1_7_U SOURCE {} VARIABLE conv2_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_0_U SOURCE {} VARIABLE conv2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_1_U SOURCE {} VARIABLE conv2_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_2_U SOURCE {} VARIABLE conv2_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_3_U SOURCE {} VARIABLE conv2_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_4_U SOURCE {} VARIABLE conv2_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_5_U SOURCE {} VARIABLE conv2_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_6_U SOURCE {} VARIABLE conv2_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_2_7_U SOURCE {} VARIABLE conv2_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_0_U SOURCE {} VARIABLE conv2_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_1_U SOURCE {} VARIABLE conv2_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_2_U SOURCE {} VARIABLE conv2_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_3_U SOURCE {} VARIABLE conv2_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_4_U SOURCE {} VARIABLE conv2_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_5_U SOURCE {} VARIABLE conv2_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_6_U SOURCE {} VARIABLE conv2_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_3_7_U SOURCE {} VARIABLE conv2_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_0_U SOURCE {} VARIABLE conv2_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_1_U SOURCE {} VARIABLE conv2_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_2_U SOURCE {} VARIABLE conv2_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_3_U SOURCE {} VARIABLE conv2_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_4_U SOURCE {} VARIABLE conv2_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_5_U SOURCE {} VARIABLE conv2_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_6_U SOURCE {} VARIABLE conv2_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_4_7_U SOURCE {} VARIABLE conv2_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_0_U SOURCE {} VARIABLE conv2_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_1_U SOURCE {} VARIABLE conv2_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_2_U SOURCE {} VARIABLE conv2_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_3_U SOURCE {} VARIABLE conv2_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_4_U SOURCE {} VARIABLE conv2_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_5_U SOURCE {} VARIABLE conv2_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_6_U SOURCE {} VARIABLE conv2_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_5_7_U SOURCE {} VARIABLE conv2_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_0_U SOURCE {} VARIABLE conv2_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_1_U SOURCE {} VARIABLE conv2_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_2_U SOURCE {} VARIABLE conv2_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_3_U SOURCE {} VARIABLE conv2_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_4_U SOURCE {} VARIABLE conv2_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_5_U SOURCE {} VARIABLE conv2_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_6_U SOURCE {} VARIABLE conv2_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_6_7_U SOURCE {} VARIABLE conv2_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_0_U SOURCE {} VARIABLE conv2_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_1_U SOURCE {} VARIABLE conv2_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_2_U SOURCE {} VARIABLE conv2_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_3_U SOURCE {} VARIABLE conv2_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_4_U SOURCE {} VARIABLE conv2_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_5_U SOURCE {} VARIABLE conv2_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_6_U SOURCE {} VARIABLE conv2_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_7_7_U SOURCE {} VARIABLE conv2_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_pooled_U SOURCE bnn.cpp:56 VARIABLE conv2_pooled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_pooled_1_U SOURCE bnn.cpp:56 VARIABLE conv2_pooled_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_pooled_2_U SOURCE bnn.cpp:56 VARIABLE conv2_pooled_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_pooled_3_U SOURCE bnn.cpp:56 VARIABLE conv2_pooled_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dense1_V_U SOURCE bnn.cpp:59 VARIABLE dense1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dense2_V_U SOURCE bnn.cpp:61 VARIABLE dense2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 9 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_0_U SOURCE bnn.cpp:20 VARIABLE input_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 9 URAM 0}} argmax {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.281 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.24 MHz
Command       autosyn done; 302.55 sec.
Command     csynth_design done; 382.68 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 362.61 seconds. CPU system time: 6.82 seconds. Elapsed time: 382.68 seconds; current allocated memory: 856.016 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.34 sec.
