*$
* TPS84250
*****************************************************************************
* (C) Copyright 2012 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS84250
* Date: 28AUG2012
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2
* EVM Order Number: TPS84250
* EVM Users Guide: SLVU460A â€“ November 2011 - Revised July 2012
* Datasheet: SLVSAR6 - June 2012
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*
***************************************

.SUBCKT TPS84250_TRANS AGND_0  AGND_1 PWRGD VADJ AGND_2 PH_0 VOUT_0 PGND_0 PH_1
+ AGND_3 DNC_0 DNC_1 AGND_4 AGND_5 PH_2 PH_3 GND_PT0 GND_PT1 VOUT_1 VOUT_2 VOUT_3
+ VOUT_4 VOUT_5 VOUT_6 PGND_1 PGND_2 PGND_3 PGND_4 PGND_5
+ PH_4 PH_5 PH_6 PH_7 DNC_2 VIN INH_UVLO SS_TR STSEL AGND_6 RT AGND_7

R_R78         PH PH_6  1m  
R_R98         PGND_5 0  1m  
R_R88         VOUT VOUT_6  1m  
C_C13         N16613368 SS_TR  10n  
R_R99         PGND_4 0  1m  
R_R79         VOUT VOUT_1  1m  
R_R89         VOUT VOUT_4  1m  
R_R5         0 RT  301k  
E_ABM2         N16613544 0 VALUE { IF(FAST_STARTUP > 0.5, 0,1)    }
R_R100         AGND_2 0  1m  
R_R90         AGND_0 0  1m  
R_R80         PGND_3 0  1m  
R_R72         0 VADJ  10k  
R_R101         PH PH_0  1m  
X_S2    N16613544 0 N16613368 STSEL TPS84250_EVM_S2 
R_R91         PH PH_5  1m  
R_R81         AGND_4 0  1m  
C_C10         0 RC  4700p  
R_R102         PGND_2 0  1m  
D_D3         0 PH D_D1 
R_R82         PH PH_1  1m  
R_R103         AGND_5 0  1m  
R_R93         VOUT VOUT_2  1m  
C_C11         PH N16613460  0.1u  
R_R83         PH PH_4  1m  
V_U3_U9_V2         U3_U9_N16571326 0 16mV
X_U3_U9_S19    U3_U9_N16571074 0 PWRGD 0 PGOOD_U3_U9_S19 
X_U3_U9_U614         U3_VSENSEINT U3_U9_N16571364 U3_U9_N16571332 U3_U9_UVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U9_C160         0 U3_U9_N16571046  2n  
V_U3_U9_V3         U3_U9_N16571364 0 0.752
X_U3_U9_U612         U3_U9_N16571494 U3_U9_UVP U3_U9_OVP U3_U9_N16571070
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U9_U615         U3_U9_N16571422 U3_VSENSEINT U3_U9_N16571326 U3_U9_OVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U9_R284         U3_U9_N16571070 U3_U9_N16571046  14k  
V_U3_U9_V1         U3_U9_N16571332 0 16mV
V_U3_U9_V5         U3_U9_N16571422 0 0.856
X_U3_U9_U611         U3_SDWN U3_U9_N16571494 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U9_U613         U3_U9_N16571046 U3_U9_N16571074 BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U3_U11_ABM173         U3_SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 54m,0,  
+ IF(V(U3_U11_N6045136) > 0.5,1,0))}   }
X_U3_U11_U601         U3_U11_N16496294 U3_U11_UVLO U3_SDWN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U11_U603         U3_SDWN U3_U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_U11_V64         U3_U11_N6045018 0 2.5
R_U3_U11_R287         0 U3_U11_N6045136  1k  
X_U3_U11_U602         U3_U11_N6045018 VIN U3_U11_UVLO COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U3_U11_C163         U3_U11_N6045130 U3_U11_N6045136  140.5p  
X_U3_U11_U604         U3_ENAB U3_U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_U7_C177         0 U3_U7_INDELAYED2  10p  
C_U3_U7_C171         0 U3_U7_N16490100  1n  
R_U3_U7_R273         U3_U7_N16489586 U3_U7_N16490100  1  
X_U3_U7_U6         U3_U7_OR2OUT1 U3_U7_OR2OUT2 U3_U7_N16490100 U3_PWM_FINAL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U7_U620         U3_U7_N16489522 U3_U7_INDELAYED1 D_D
X_U3_U7_U826         U3_PWM_CLK U3_U7_N16509390 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U3_U7_U825         U3_U7_N16509288 U3_U7_INDELAYED2 U3_PWM_CLK U3_U7_OR2OUT2
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U7_ABM13         U3_U7_N16489586 0 VALUE { IF(V(COMP) <0.55 ,1,0)    }
R_U3_U7_R276         U3_U7_N16509288 U3_U7_INDELAYED2  18k  
X_U3_U7_U823         U3_U7_N16497188 U3_PWM_CLK U3_U7_N16489522 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U7_U827         U3_U7_N16509390 U3_PWM_CLK U3_U7_N16509288 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_U7_C172         0 U3_U7_INDELAYED1  10p  
R_U3_U7_R272         U3_U7_N16489522 U3_U7_INDELAYED1  13.68k  
X_U3_U7_U623         U3_U7_N16509288 U3_U7_INDELAYED2 D_D
X_U3_U7_U822         U3_PWM_CLK U3_U7_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U3_U7_U824         U3_U7_N16489522 U3_U7_INDELAYED1 U3_PWM_CLK U3_U7_OR2OUT1
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_U4_C15         0 U3_U4_N7398492  100n  
C_U3_U4_C8         0 SS_TR  0.1p  
E_U3_U4_ABM180         U3_U4_N7398466 0 VALUE { IF(V(U3_OCB) > 0.5,1,0)    }
E_U3_U4_ABM178         U3_U4_N7398284 0 VALUE { IF(V(U3_U4_N7404432) < 0.8,
+  V(U3_U4_N7404432),0.8)    }
V_U3_U4_V70         U3_U4_N7397984 0 1.7
D_U3_U4_D62         SS_TR U3_U4_N7397984 D_D1 
G_U3_U4_ABMII1         U3_U4_N7397984 SS_TR VALUE { {IF(V(U3_U4_N7406804) >
+  0.5,2u,0)}    }
R_U3_U4_R13         U3_U4_N7404426 U3_U4_N7404432  1  
X_U3_U4_U1         U3_SDWN U3_U4_N7406804 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U3_U4_D63         0 SS_TR D_D1 
G_U3_U4_ABMI5         SS_TR 0 VALUE { {IF(V(U3_SS_DISCH) > 2.5, 1.25e-3,0)}   
+  }
X_U3_U4_S68    U3_U4_N7398492 0 SS_TR 0 SoftStart_U3_U4_S68 
R_U3_U4_R14         U3_U4_N7398284 U3_VREF_GM  1  
R_U3_U4_R15         U3_U4_N7398466 U3_U4_N7398492  1  
E_U3_U4_ABM174         U3_U4_N7404426 0 VALUE { IF(V(SS_TR) < 500m, V(SS_TR) -
+  34.4m,  
+ IF(V(SS_TR) > 1500m, 0.8,  
+ V(SS_TR) - ((0.6633*V(SS_TR)*V(SS_TR)) -(0.6493*V(SS_TR)) + 0.1802)))  }
C_U3_U4_C12         0 U3_U4_N7404432  1n  
C_U3_U4_C14         0 U3_VREF_GM  1n  
X_U3_U6_U134         U3_U6_N16543755 U3_SDWN U3_U6_N16543632 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U6_U600         U3_U6_ICTRL U3_U6_ISWF U3_U6_N16522994 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U6_R239         U3_U6_N16489469 U3_U6_VRAMP  1  
D_U3_U6_D58         U3_U6_N16489275 U3_U6_N16489395 D_D1 
X_U3_U6_U599         U3_SYSCLK U3_U6_N16489527 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
E_U3_U6_ABM164         U3_U6_N16488977 0 VALUE { {((V(COMP) /90k)  - 8u)*1.5}  
+   }
R_U3_U6_R256         U3_U6_N16531938 U3_U6_ICTRL  1  
X_U3_U6_S26    U3_U6_N16543632 0 U3_U6_VRAMPIN 0 GmIphase_U3_U6_S26 
E_U3_U6_ABM152         U3_U6_ISWF 0 VALUE { {IF(V(U3_U6_N16489275) > 0.5,  
+ V(U3_ISW),-2.7)}   }
C_U3_U6_C146         0 U3_U6_N16489275  5p  
E_U3_U6_ABM148         U3_U6_N16489469 0 VALUE { {V(U3_U6_VRAMPIN)*1u}    }
X_U3_U6_U601         U3_U6_N16489001 U3_VSENSEINT U3_U6_OVTP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U6_R255         U3_U6_N16489395 U3_U6_N16489275  14.4k  
X_U3_U6_U598         U3_SYSCLK U3_U6_N16489527 U3_U6_N16543755 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_U6_C147         0 U3_U6_ICTRL  1n  
V_U3_U6_V79         U3_U6_N16489001 0 0.856
C_U3_U6_C135         0 U3_U6_VRAMP  1n  
E_U3_U6_ABM163         U3_U6_N16502082 0 VALUE { LIMIT(((V(U3_U6_N16488977) -
+  V(U3_U6_VRAMP)) * 10)  
+ -12.1u,-48.7u,110u)   }
E_U3_U6_ABM165         U3_U6_N16531938 0 VALUE { (V(U3_U6_N16502082) * 57.272k)
+     }
G_U3_U6_ABMI4         U3_U6_VRAMPIN 0 VALUE { {V(U3_IF2IA) * -1}    }
C_U3_U6_C134         0 U3_U6_VRAMPIN  1n  
E_U3_U6_ABM151         U3_U6_N16489395 0 VALUE { {IF(V(U3_PWM_FINAL) > 0.5,
+  1,0)}    }
X_U3_U6_U602         U3_U6_N16522994 U3_BOOT_UVLO U3_U6_OVTP U3_U6_PWM
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U6_U603         U3_PWM_CLK N16528816 U3_SYSCLK U3_SET1 U3_U6_PWM U3_SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R1         0 0  1m  
X_U3_U10_U580         U3_U10_FSBY2 N16545241 U3_MUXCLK U3_U10_N16545251
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_U10_R282         U3_U10_N6043843 U3_VSENSEINT  1  
C_U3_U10_C158         0 U3_IF2IA  1n  
R_U3_U10_R276         U3_U10_N16500611 U3_IF2IA  1  
X_U3_U10_U587         U3_U10_FSBY8EN N16589227 U3_SYSCLK U3_U10_FSBY8EN_PRE
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U588         U3_SDWN U3_U10_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U10_U576         U3_U10_OUT2 U3_U10_N6044153 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_U10_C3         0 U3_U10_N16547211  1n  
X_U3_U10_U575         U3_U10_FSBY8EN_PRE U3_U10_N6044009 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U585         U3_U10_FSBY8 U3_U10_N16545291 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U10_U634         U3_U10_FSBY2 U3_U10_N16599106 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U3_U10_U581         U3_U10_FSBY4 N16545281 U3_U10_FSBY2 U3_U10_N16545175
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U10_ABM163         U3_U10_N16500611 0 VALUE { IF(V(U3_U10_FSEN) > 0.5,
+  660*V(U3_I_RT),  
+ IF(V(U3_U10_FSBY2EN) > 0.5, 330*V(U3_I_RT),  
+ IF(V(U3_U10_FSBY4EN) > 0.5, 165*V(U3_I_RT),  
+ IF(V(U3_U10_FSBY8EN) > 0.5, 82.5*V(U3_I_RT),0)))) }
X_U3_U10_U578         U3_U10_N6044153 U3_U10_OUT3 U3_U10_FSBY2EN_PRE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U640         U3_U10_N16596805 U3_U10_FSBY4 U3_U10_FSBY4_PULSE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U582         U3_U10_FSBY8 N16545321 U3_U10_FSBY4 U3_U10_N16545291
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_U10_R7         U3_U10_N166285131 U3_U10_N16554043  1  
X_U3_U10_U638         U3_U10_FSBY4 U3_U10_N16596805 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_U3_U10_U7         U3_U10_N16554043 U3_VSENSEINT U3_U10_OUT3 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U10_C157         0 U3_SYSCLK  1n  
C_U3_U10_C5         0 U3_U10_N16552010  1n  
R_U3_U10_R275         U3_U10_N6043819 U3_SYSCLK  1  
X_U3_U10_U591         U3_U10_FSBY2EN N16594024 U3_SYSCLK U3_U10_FSBY2EN_PRE
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U10_ABM162         U3_U10_N6043819 0 VALUE { IF(V(U3_U10_FSEN_PRE) > 0.5,
+  V(U3_U10_MUXCLK_PULSE),  
+ IF(V(U3_U10_FSBY2EN_PRE) > 0.5, V(U3_U10_FSBY2_PULSE),  
+ IF(V(U3_U10_FSBY4EN_PRE) > 0.5, V(U3_U10_FSBY4_PULSE),  
+ IF(V(U3_U10_FSBY8EN_PRE) > 0.5, V(U3_U10_FSBY8_PULSE),0)))) }
R_U3_U10_R5         U3_U10_N166284071 U3_U10_N16552010  1  
X_U3_U10_U579         U3_U10_OUT3 U3_U10_FSEN_PRE INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_U10_ABM164         U3_U10_N6043843 0 VALUE { V(VADJ)    }
X_U3_U10_U636         U3_U10_FSBY2 U3_U10_N16595858 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
C_U3_U10_C7         0 U3_U10_N16554043  1n  
C_U3_U10_C159         0 U3_VSENSEINT  1n  
X_U3_U10_U592         U3_U10_FSEN N16612587 U3_SYSCLK U3_U10_FSEN_PRE
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U577         U3_U10_N6044009 U3_U10_OUT2 U3_U10_FSBY4EN_PRE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U641         U3_U10_N16598053 U3_U10_FSBY8 U3_U10_FSBY8_PULSE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U635         U3_U10_N16599106 U3_U10_FSBY2 U3_U10_MUXCLK_PULSE
+  XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U10_ABM2         U3_U10_N166289551 0 VALUE { ((V(U3_U10_FSBY8EN_PRE)*50m)
+  + 0.2)    }
X_U3_U10_U6         U3_U10_N16552010 U3_VSENSEINT U3_U10_OUT2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_U10_ABM4         U3_U10_N166284071 0 VALUE { ((V(U3_U10_OUT2)*50m) + 0.4) 
+    }
X_U3_U10_U583         U3_U10_FSBY2 U3_U10_N16545251 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U3_U10_R3         U3_U10_N166289551 U3_U10_N16547211  1  
X_U3_U10_U584         U3_U10_FSBY4 U3_U10_N16545175 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U10_U5         U3_U10_N16547211 U3_VSENSEINT U3_U10_FSBY8EN_PRE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U10_U589         U3_U10_FSBY4EN N16591367 U3_SYSCLK U3_U10_FSBY4EN_PRE
+  U3_U10_SDWN_N U3_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U637         U3_U10_N16595858 U3_U10_FSBY2 U3_U10_FSBY2_PULSE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10_U639         U3_U10_FSBY8 U3_U10_N16598053 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
E_U3_U10_ABM6         U3_U10_N166285131 0 VALUE { ((V(U3_U10_OUT3)*50m) + 0.6) 
+    }
V_U3_V46         U3_SET1 0 1
R_U3_U3_R276         0 U3_U3_N16489962  500MEG  
X_U3_U3_U132         U3_U3_N16518846 U3_U3_N16517387 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
R_U3_U3_R277         U3_U3_N16489962 RT  1  
C_U3_U3_C79         U3_U3_RAMP 0  2p  
X_U3_U3_H1    U3_U3_N16489962 U3_U3_N16523619 U3_I_RT 0 Oscillator_U3_U3_H1 
X_U3_U3_U133         U3_MUXCLK U3_U3_N16518846 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_U3_U3_ABMI3         U3_U3_N16490102 U3_U3_RAMP VALUE { {-(
+  I(V_U3_U3_V44)*1.2) }    }
V_U3_U3_V46         U3_U3_N16505459 0 2.5
X_U3_U3_U131         U3_U3_RAMP U3_U3_N16505459 U3_MUXCLK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U3_U3_D11         U3_U3_RAMP U3_U3_N16490102 D_D1 
R_U3_U3_R278         U3_I_RT 0  1  
X_U3_U3_U134         U3_SDWN U3_U3_N16517387 U3_U3_N16517226 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U3_S26    U3_U3_N16517226 0 U3_U3_RAMP 0 Oscillator_U3_U3_S26 
V_U3_U3_V44         U3_U3_N16523619 0 0.5
V_U3_U3_V45         U3_U3_N16490102 0 5
X_U3_U8_U606         U3_SDWN U3_U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U8_U613         U3_SDWN U3_U8_N7365280 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_U8_R3         U3_U8_N73698801 U3_U8_N7345383  1  
R_U3_U8_R244         U3_U8_N7274256 U3_BOOT_UVLO  1  
X_U3_U8_U608         U3_U8_HDRVIN U3_U8_N7342498 U3_U8_N7274022 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U8_U602         U3_U8_OUT U3_U8_BOOT_ON INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U8_U607         U3_U8_LDRV U3_ENAB U3_U8_BOOT_ON U3_U8_SDWN_N
+  U3_U8_BOOT_SW_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U8_U612         U3_U8_N7274198 U3_U8_N7343256 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U3_U8_U609         U3_U8_N7343256 U3_U8_N7274198 U3_U8_N7274032
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_U8_C140         0 U3_BOOT_UVLO  1n  
X_U3_U8_H1    VIN U3_U8_N7273984 U3_ISW 0 Driver_U3_U8_H1 
E_U3_U8_ABM2         U3_U8_N73698801 0 VALUE { ((V(U3_U8_OUT) *-500m)+ 6)    }
X_U3_U8_S34    U3_U8_BOOT_SW_ON 0 N16613460 VIN Driver_U3_U8_S34 
C_U3_U8_C3         0 U3_U8_N7345383  1n  
X_U3_U8_U610         U3_U8_HDRVIN U3_U8_N7274198 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U8_U604         U3_U8_N7365280 U3_PWM_FINAL U3_U8_HDRVIN AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U8_ABM169         U3_U8_N7347010 0 VALUE { V(N16613460) - V(PH)    }
X_U3_U8_U611         U3_U8_HDRVIN U3_U8_N7342498 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U3_U8_S3    U3_U8_N7274032 0 U3_HDRV PH Driver_U3_U8_S3 
X_U3_U8_U605         U3_U8_HDRVIN U3_U8_LDRV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_U8_ABM167         U3_U8_N7274256 0 VALUE { {IF((V(N16613460) - V(PH)) <
+  2.1,0,1)}    }
X_U3_U8_S2    U3_U8_N7274022 0 N16613460 U3_HDRV Driver_U3_U8_S2 
D_U3_U8_D13         PH U3_U8_N7273984 D_D1 
X_U3_U8_S30    U3_HDRV PH U3_U8_N7273984 PH Driver_U3_U8_S30 
R_U3_U8_R245         0 N16613460  10MEG  
X_U3_U8_U5         U3_U8_N7347010 U3_U8_N7345383 U3_U8_OUT COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U5_C162         0 U3_U5_N16512904  1n  
C_U3_U5_C9         0 U3_OCB  1n  
G_U3_U5_ABM2I1         0 COMP VALUE { {LIMIT((V(U3_VREF_GM) -
+  V(U3_VSENSEINT))*V(U3_U5_VGM), -27u,27u)}    }
D_U3_U5_D10         COMP U3_U5_N16513008 D_D1 
E_U3_U5_ABM177         U3_U5_N16513064 0 VALUE { IF(V(U3_U5_N16512904) < 70u,
+  70u, IF(V(U3_U5_N16512904) > 310u, 310u,V(U3_U5_N16512904)))    }
X_U3_U5_U603         U3_SDWN U3_U5_N16513124 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_U5_R4         0 COMP  103.092MEG  
C_U3_U5_C5         0 COMP  5.72p  
R_U3_U5_R286         U3_U5_N16512948 U3_U5_N16512904  1  
E_U3_U5_ABM8         U3_U5_N16513186 0 VALUE { {IF(V(COMP) > 1.5,1,0)}    }
X_U3_U5_U597         U3_U5_N16513014 COMP D_D
V_U3_U5_V6         U3_U5_N16513008 0 1.6
C_U3_U5_C166         0 U3_U5_VGM  1n  
R_U3_U5_R290         U3_U5_N16513064 U3_U5_VGM  1  
V_U3_U5_V5         U3_U5_N16513014 0 0.5
X_U3_U5_U614         U3_U5_N16513186 U3_U5_N16513124 U3_U5_N16513160
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_U5_R11         U3_U5_N16513160 U3_OCB  1  
E_U3_U5_ABM171         U3_U5_N16512948 0 VALUE { {IF(V(SS_TR) < 0.7, 70u, 70u +
+  (240u *((V(SS_TR) -700m)/299m)))}    }
C_U3_U1_C1         0 U3_ENAB  1n  
D_U3_U1_D9         INH_UVLO VIN D_D1 
E_U3_U1_ABM173         U3_U1_N7335522 0 VALUE { {IF(V(VIN) > 2.5,5,0)}    }
R_U3_U1_R1         U3_U1_N7335540 U3_ENAB  1  
R_U3_U1_R256         INH_UVLO U3_U1_N7335522  100MEG  
D_U3_U1_D8         INH_UVLO U3_U1_N7335522 D_D1 
E_U3_U1_ABM1         U3_U1_N7335540 0 VALUE { {IF(V(INH_UVLO) < 1.25,0,1)}    }
G_U3_U1_ABMII1         VIN INH_UVLO VALUE { {0.9u+ 2.9u*V(U3_ENAB)}    }
V_U3_V47         U3_SET0 0 0Vdc
R_R73         AGND_6 0  1m  
R_R94         PGND_0 0  1m  
R_R84         PGND_1 0  1m  
R_R8         RC COMP  31.6k  
R_R74         VOUT VOUT_5  1m  
R_R39         N16613570 PH  25m  
R_R85         PH PH_7  1m  
R_R95         AGND_7 0  1m  
R_R75         PH PH_2  1m  
C_C12         0 COMP  22p  
R_R86         VOUT VOUT_0  1m  
R_R104         DNC_0 0  1m  
R_R76         PH PH_3  1m  
C_C14         STSEL N16613368  1n  
L_L3         N16613570 VOUT  4.7u  
R_R105         DNC_1 0  1m  
R_R97         AGND_3 0  1m  
R_R77         VOUT VOUT_3  1m  
R_R87         AGND_1 0  1m  
R_R106         DNC_2 0  1m  
.IC         V(SS_TR )=0
.ENDS TPS84250_TRANS
*$
.subckt TPS84250_EVM_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e6 Ron=1m Voff=0.2 Von=0.8
.ends TPS84250_EVM_S2
*$
.subckt PGOOD_U3_U9_S19 1 2 3 4  
S_U3_U9_S19         3 4 1 2 _U3_U9_S19
RS_U3_U9_S19         1 2 1G
.MODEL         _U3_U9_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.4 Von=0.8
.ends PGOOD_U3_U9_S19
*$
.subckt SoftStart_U3_U4_S68 1 2 3 4  
S_U3_U4_S68         3 4 1 2 _U3_U4_S68
RS_U3_U4_S68         1 2 1G
.MODEL         _U3_U4_S68 VSWITCH Roff=100e6 Ron=1047 Voff=0.2 Von=0.8
.ends SoftStart_U3_U4_S68
*$
.subckt GmIphase_U3_U6_S26 1 2 3 4  
S_U3_U6_S26         3 4 1 2 _U3_U6_S26
RS_U3_U6_S26         1 2 1G
.MODEL         _U3_U6_S26 VSWITCH Roff=100e6 Ron=10m Voff=0.2 Von=0.8
.ends GmIphase_U3_U6_S26
*$
.subckt Oscillator_U3_U3_H1 1 2 3 4  
H_U3_U3_H1         3 4 VH_U3_U3_H1 -1
VH_U3_U3_H1         1 2 0V
.ends Oscillator_U3_U3_H1
*$
.subckt Oscillator_U3_U3_S26 1 2 3 4  
S_U3_U3_S26         3 4 1 2 _U3_U3_S26
RS_U3_U3_S26         1 2 1G
.MODEL         _U3_U3_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U3_U3_S26
*$
.subckt Driver_U3_U8_H1 1 2 3 4  
H_U3_U8_H1         3 4 VH_U3_U8_H1 1
VH_U3_U8_H1         1 2 0V
.ends Driver_U3_U8_H1
*$
.subckt Driver_U3_U8_S34 1 2 3 4  
S_U3_U8_S34         3 4 1 2 _U3_U8_S34
RS_U3_U8_S34         1 2 1G
.MODEL         _U3_U8_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_U3_U8_S34
*$
.subckt Driver_U3_U8_S3 1 2 3 4  
S_U3_U8_S3         3 4 1 2 _U3_U8_S3
RS_U3_U8_S3         1 2 1G
.MODEL         _U3_U8_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U3_U8_S3
*$
.subckt Driver_U3_U8_S2 1 2 3 4  
S_U3_U8_S2         3 4 1 2 _U3_U8_S2
RS_U3_U8_S2         1 2 1G
.MODEL         _U3_U8_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U3_U8_S2
*$
.subckt Driver_U3_U8_S30 1 2 3 4  
S_U3_U8_S30         3 4 1 2 _U3_U8_S30
RS_U3_U8_S30         1 2 1G
.MODEL         _U3_U8_S30 VSWITCH Roff=10e6 Ron=300m Voff=1.0 Von=1.2
.ends Driver_U3_U8_S30
*$
.SUBCKT myD_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS myD_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.subckt DDZ9689 1 2
R_R1          2 4 1m
D_D10         4 3 d_d1  
V_V6          3 1 5.6
.ENDS DDZ9689
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$