// Seed: 892877528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) id_5 = -1;
  assign module_2.id_15 = 0;
endmodule
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output wor   id_3,
    inout  tri0  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  wire  id_7,
    output tri0  id_8,
    output wire  id_9,
    output wand  id_10,
    output uwire id_11,
    input  uwire id_12,
    input  wand  id_13,
    input  tri   id_14,
    output uwire id_15
);
  wire id_17, id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18
  );
  wire id_19;
endmodule
