## ToDo:

- SNQ

### Addressing
 - calculate with aligner attribute

### Verilog Generator 

- different RAMs
- RAM read/write rights
- external RAM
- create ASIC dependent hardware on generation and not with defines in verilog
- internal RFs
- rewrite checker (checker needed?, maybe directly in addressing)
- add hardware_clear in RF Wrapper
- do not create empty Hardware registers in the description

### Unit Tests 

- add unit-test for RF_Wrapper
- add some unit-test for addressing 
- add internal Registerfiles test to hierarchical unit-test
- unit-test enviroment

### HTML Generator 

- html-generator rreinit source register not working 
- blockRams not working
- Scala API snippet RAM 

### rfs_to_rfg Tool 

- check conversion for ramBlocks

### Generation Script 

- add GenerateRF_Defines.tm to set output directories

### Documentation/ Presentation

- write presentation
- write Getting Started and HowTo's
- clean github repository