{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669031818456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669031818456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:56:58 2022 " "Processing started: Mon Nov 21 11:56:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669031818456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031818456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReedSolution -c Hadamard " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReedSolution -c Hadamard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031818456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669031818598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669031818598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Par_Decoder_wo_outs_V2.vhdl 20 10 " "Found 20 design units, including 10 entities, in source file Par_Decoder_wo_outs_V2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mo-Behavioral " "Found design unit 1: Mo-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n3_input_decoder-Behavioral " "Found design unit 2: n3_input_decoder-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Reed_decoder-Behavioral " "Found design unit 3: Reed_decoder-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Half_Adder_1Bit-Behavioral " "Found design unit 4: Half_Adder_1Bit-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Full_Adder_1Bit-Behavioral " "Found design unit 5: Full_Adder_1Bit-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Full_Adder_4Bit_woci-Behavioral " "Found design unit 6: Full_Adder_4Bit_woci-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Full_Adder_6Bit-Behavioral " "Found design unit 7: Full_Adder_6Bit-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mayority_voter-Behavioral " "Found design unit 8: Mayority_voter-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 264 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Validit_error_display-Behavioral " "Found design unit 9: Validit_error_display-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 main-Behavioral " "Found design unit 10: main-Behavioral" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mo " "Found entity 1: Mo" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "2 n3_input_decoder " "Found entity 2: n3_input_decoder" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "3 Reed_decoder " "Found entity 3: Reed_decoder" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "4 Half_Adder_1Bit " "Found entity 4: Half_Adder_1Bit" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "5 Full_Adder_1Bit " "Found entity 5: Full_Adder_1Bit" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "6 Full_Adder_4Bit_woci " "Found entity 6: Full_Adder_4Bit_woci" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "7 Full_Adder_6Bit " "Found entity 7: Full_Adder_6Bit" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mayority_voter " "Found entity 8: Mayority_voter" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "9 Validit_error_display " "Found entity 9: Validit_error_display" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""} { "Info" "ISGN_ENTITY_NAME" "10 main " "Found entity 10: main" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669031824870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031824870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669031824908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n3_input_decoder n3_input_decoder:gate0 " "Elaborating entity \"n3_input_decoder\" for hierarchy \"n3_input_decoder:gate0\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate0" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mo n3_input_decoder:gate0\|Mo:gate0 " "Elaborating entity \"Mo\" for hierarchy \"n3_input_decoder:gate0\|Mo:gate0\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate0" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reed_decoder Reed_decoder:gate1 " "Elaborating entity \"Reed_decoder\" for hierarchy \"Reed_decoder:gate1\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate1" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mayority_voter Mayority_voter:gate2 " "Elaborating entity \"Mayority_voter\" for hierarchy \"Mayority_voter:gate2\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate2" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_Adder_1Bit Mayority_voter:gate2\|Half_Adder_1Bit:gate0 " "Elaborating entity \"Half_Adder_1Bit\" for hierarchy \"Mayority_voter:gate2\|Half_Adder_1Bit:gate0\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate0" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_4Bit_woci Mayority_voter:gate2\|Full_Adder_4Bit_woci:gate4 " "Elaborating entity \"Full_Adder_4Bit_woci\" for hierarchy \"Mayority_voter:gate2\|Full_Adder_4Bit_woci:gate4\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate4" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_1Bit Mayority_voter:gate2\|Full_Adder_4Bit_woci:gate4\|Full_Adder_1Bit:gate1 " "Elaborating entity \"Full_Adder_1Bit\" for hierarchy \"Mayority_voter:gate2\|Full_Adder_4Bit_woci:gate4\|Full_Adder_1Bit:gate1\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate1" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_6Bit Mayority_voter:gate2\|Full_Adder_6Bit:gate6 " "Elaborating entity \"Full_Adder_6Bit\" for hierarchy \"Mayority_voter:gate2\|Full_Adder_6Bit:gate6\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate6" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validit_error_display Validit_error_display:gate3 " "Elaborating entity \"Validit_error_display\" for hierarchy \"Validit_error_display:gate3\"" {  } { { "Par_Decoder_wo_outs_V2.vhdl" "gate3" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/Par_Decoder_wo_outs_V2.vhdl" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031824945 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1669031825250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669031825342 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DecoderSimp2.vhdl 7 " "Ignored 7 assignments for entity \"DecoderSimp2.vhdl\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"FPGA Compiler II\" -entity DecoderSimp2.vhdl " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"FPGA Compiler II\" -entity DecoderSimp2.vhdl was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE fpga_exp.lmf -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE fpga_exp.lmf -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity DecoderSimp2.vhdl -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669031825390 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1669031825390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669031825446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669031825446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669031825470 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669031825470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669031825470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669031825470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669031825477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:57:05 2022 " "Processing ended: Mon Nov 21 11:57:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669031825477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669031825477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669031825477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669031825477 ""}
