

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14'
================================================================
* Date:           Tue Dec 17 08:43:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.569 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6286|     6286|  25.144 us|  25.144 us|  6286|  6286|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_125_13_VITIS_LOOP_126_14  |     6284|     6284|        37|          2|          2|  3125|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      424|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   140|    12240|     7290|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1998|    -|
|Register             |        -|     -|     8491|     1408|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   141|    20731|    11120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U144  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U145  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U146  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U147  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U148  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U149  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U150  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U151  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U152  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U153  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U154  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U155  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U156  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U157  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U158  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U159  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U160  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U161  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U162  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U163  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U164  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U165  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U166  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U167  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U168  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U169   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 140|12240| 7290|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U199  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_1262_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln125_fu_1308_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln126_fu_1289_p2       |         +|   0|  0|  12|           5|           1|
    |cmp406_fu_1331_p2          |      icmp|   0|  0|  14|           7|           4|
    |icmp_ln125_fu_1256_p2      |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln126_fu_1271_p2      |      icmp|   0|  0|  12|           5|           4|
    |select_ln125_1_fu_1314_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln125_fu_1277_p3    |    select|   0|  0|   5|           1|           1|
    |v106_fu_1420_p3            |    select|   0|  0|  32|           1|          32|
    |v118_fu_1426_p3            |    select|   0|  0|  32|           1|          32|
    |v130_fu_1432_p3            |    select|   0|  0|  32|           1|          32|
    |v142_fu_1438_p3            |    select|   0|  0|  32|           1|          32|
    |v154_1_fu_1444_p3          |    select|   0|  0|  32|           1|          32|
    |v166_fu_1450_p3            |    select|   0|  0|  32|           1|          32|
    |v178_fu_1456_p3            |    select|   0|  0|  32|           1|          32|
    |v190_fu_1462_p3            |    select|   0|  0|  32|           1|          32|
    |v82_fu_1408_p3             |    select|   0|  0|  32|           1|          32|
    |v94_fu_1414_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 424|          61|         352|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v8_load                |   9|          2|    5|         10|
    |grp_fu_1018_p0                          |  14|          3|   32|         96|
    |grp_fu_1018_p1                          |  14|          3|   32|         96|
    |grp_fu_1022_p0                          |  14|          3|   32|         96|
    |grp_fu_1022_p1                          |  14|          3|   32|         96|
    |grp_fu_1026_p0                          |  14|          3|   32|         96|
    |grp_fu_1026_p1                          |  14|          3|   32|         96|
    |grp_fu_1030_p0                          |  14|          3|   32|         96|
    |grp_fu_1030_p1                          |  14|          3|   32|         96|
    |grp_fu_1034_p0                          |  14|          3|   32|         96|
    |grp_fu_1034_p1                          |  14|          3|   32|         96|
    |grp_fu_1038_p0                          |  14|          3|   32|         96|
    |grp_fu_1038_p1                          |  14|          3|   32|         96|
    |grp_fu_1042_p0                          |  14|          3|   32|         96|
    |grp_fu_1042_p1                          |  14|          3|   32|         96|
    |grp_fu_1046_p0                          |  14|          3|   32|         96|
    |grp_fu_1046_p1                          |  14|          3|   32|         96|
    |grp_fu_1050_p0                          |  14|          3|   32|         96|
    |grp_fu_1050_p1                          |  14|          3|   32|         96|
    |grp_fu_1054_p0                          |  14|          3|   32|         96|
    |grp_fu_1054_p1                          |  14|          3|   32|         96|
    |grp_fu_1058_p0                          |  14|          3|   32|         96|
    |grp_fu_1058_p1                          |  14|          3|   32|         96|
    |grp_fu_1062_p0                          |  14|          3|   32|         96|
    |grp_fu_1062_p1                          |  14|          3|   32|         96|
    |grp_fu_1066_p0                          |  14|          3|   32|         96|
    |grp_fu_1066_p1                          |  14|          3|   32|         96|
    |grp_fu_1070_p0                          |  14|          3|   32|         96|
    |grp_fu_1070_p1                          |  14|          3|   32|         96|
    |grp_fu_1074_p0                          |  14|          3|   32|         96|
    |grp_fu_1074_p1                          |  14|          3|   32|         96|
    |grp_fu_1078_p0                          |  14|          3|   32|         96|
    |grp_fu_1078_p1                          |  14|          3|   32|         96|
    |grp_fu_1082_p0                          |  14|          3|   32|         96|
    |grp_fu_1082_p1                          |  14|          3|   32|         96|
    |grp_fu_1086_p0                          |  14|          3|   32|         96|
    |grp_fu_1086_p1                          |  14|          3|   32|         96|
    |grp_fu_1090_p0                          |  14|          3|   32|         96|
    |grp_fu_1090_p1                          |  14|          3|   32|         96|
    |grp_fu_1094_p0                          |  14|          3|   32|         96|
    |grp_fu_1094_p1                          |  14|          3|   32|         96|
    |grp_fu_1098_p0                          |  14|          3|   32|         96|
    |grp_fu_1098_p1                          |  14|          3|   32|         96|
    |grp_fu_1102_p0                          |  14|          3|   32|         96|
    |grp_fu_1102_p1                          |  14|          3|   32|         96|
    |grp_fu_1106_p0                          |  14|          3|   32|         96|
    |grp_fu_1106_p1                          |  14|          3|   32|         96|
    |grp_fu_1110_p0                          |  14|          3|   32|         96|
    |grp_fu_1110_p1                          |  14|          3|   32|         96|
    |grp_fu_1114_p0                          |  14|          3|   32|         96|
    |grp_fu_1114_p1                          |  14|          3|   32|         96|
    |grp_fu_1118_p0                          |  14|          3|   32|         96|
    |grp_fu_1118_p1                          |  14|          3|   32|         96|
    |grp_fu_1122_p0                          |  14|          3|   32|         96|
    |grp_fu_1122_p1                          |  14|          3|   32|         96|
    |grp_fu_1126_p0                          |  14|          3|   32|         96|
    |grp_fu_1126_p1                          |  14|          3|   32|         96|
    |grp_fu_1130_p0                          |  14|          3|   32|         96|
    |grp_fu_1130_p1                          |  14|          3|   32|         96|
    |grp_fu_1134_p0                          |  14|          3|   32|         96|
    |grp_fu_1134_p1                          |  14|          3|   32|         96|
    |grp_fu_1138_p0                          |  14|          3|   32|         96|
    |grp_fu_1138_p1                          |  14|          3|   32|         96|
    |grp_fu_1142_p0                          |  14|          3|   32|         96|
    |grp_fu_1142_p1                          |  14|          3|   32|         96|
    |grp_fu_1146_p0                          |  14|          3|   32|         96|
    |grp_fu_1146_p1                          |  14|          3|   32|         96|
    |grp_fu_1150_p0                          |  14|          3|   32|         96|
    |grp_fu_1150_p1                          |  14|          3|   32|         96|
    |grp_fu_1154_p0                          |  14|          3|   32|         96|
    |grp_fu_1154_p1                          |  14|          3|   32|         96|
    |grp_fu_1158_p0                          |  14|          3|   32|         96|
    |grp_fu_1158_p1                          |  14|          3|   32|         96|
    |grp_fu_1162_p0                          |  14|          3|   32|         96|
    |grp_fu_1162_p1                          |  14|          3|   32|         96|
    |grp_fu_1166_p0                          |  14|          3|   32|         96|
    |grp_fu_1166_p1                          |  14|          3|   32|         96|
    |grp_fu_1170_p0                          |  14|          3|   32|         96|
    |grp_fu_1170_p1                          |  14|          3|   32|         96|
    |grp_fu_1174_p0                          |  14|          3|   32|         96|
    |grp_fu_1174_p1                          |  14|          3|   32|         96|
    |grp_fu_1178_p0                          |  14|          3|   32|         96|
    |grp_fu_1178_p1                          |  14|          3|   32|         96|
    |grp_fu_1182_p0                          |  14|          3|   32|         96|
    |grp_fu_1182_p1                          |  14|          3|   32|         96|
    |grp_fu_1186_p0                          |  14|          3|   32|         96|
    |grp_fu_1186_p1                          |  14|          3|   32|         96|
    |grp_fu_1190_p0                          |  14|          3|   32|         96|
    |grp_fu_1190_p1                          |  14|          3|   32|         96|
    |grp_fu_1194_p0                          |  14|          3|   32|         96|
    |grp_fu_1194_p1                          |  14|          3|   32|         96|
    |grp_fu_1198_p0                          |  14|          3|   32|         96|
    |grp_fu_1198_p1                          |  14|          3|   32|         96|
    |grp_fu_1202_p0                          |  14|          3|   32|         96|
    |grp_fu_1202_p1                          |  14|          3|   32|         96|
    |grp_fu_1206_p0                          |  14|          3|   32|         96|
    |grp_fu_1206_p1                          |  14|          3|   32|         96|
    |grp_fu_1210_p0                          |  14|          3|   32|         96|
    |grp_fu_1210_p1                          |  14|          3|   32|         96|
    |grp_fu_1214_p0                          |  14|          3|   32|         96|
    |grp_fu_1214_p1                          |  14|          3|   32|         96|
    |grp_fu_1218_p0                          |  14|          3|   32|         96|
    |grp_fu_1218_p1                          |  14|          3|   32|         96|
    |grp_fu_1222_p0                          |  14|          3|   32|         96|
    |grp_fu_1222_p1                          |  14|          3|   32|         96|
    |grp_fu_1226_p0                          |  14|          3|   32|         96|
    |grp_fu_1226_p1                          |  14|          3|   32|         96|
    |grp_fu_1230_p0                          |  14|          3|   32|         96|
    |grp_fu_1230_p1                          |  14|          3|   32|         96|
    |grp_fu_1234_p0                          |  14|          3|   32|         96|
    |grp_fu_1234_p1                          |  14|          3|   32|         96|
    |indvar_flatten13_fu_186                 |   9|          2|   12|         24|
    |v4_1_address0                           |  14|          3|    5|         15|
    |v4_2_address0                           |  14|          3|    5|         15|
    |v4_3_address0                           |  14|          3|    5|         15|
    |v4_4_address0                           |  14|          3|    5|         15|
    |v4_5_address0                           |  14|          3|    5|         15|
    |v4_6_address0                           |  14|          3|    5|         15|
    |v4_7_address0                           |  14|          3|    5|         15|
    |v4_8_address0                           |  14|          3|    5|         15|
    |v4_9_address0                           |  14|          3|    5|         15|
    |v4_address0                             |  14|          3|    5|         15|
    |v6_1_address0                           |  14|          3|    5|         15|
    |v6_2_address0                           |  14|          3|    5|         15|
    |v6_3_address0                           |  14|          3|    5|         15|
    |v6_4_address0                           |  14|          3|    5|         15|
    |v6_address0                             |  14|          3|    5|         15|
    |v7_fu_182                               |   9|          2|    7|         14|
    |v8_fu_178                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1998|        430| 3658|      10912|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp406_reg_1560                    |   1|   0|    1|          0|
    |icmp_ln125_reg_1526                |   1|   0|    1|          0|
    |icmp_ln126_reg_1530                |   1|   0|    1|          0|
    |indvar_flatten13_fu_186            |  12|   0|   12|          0|
    |select_ln125_reg_1535              |   5|   0|    5|          0|
    |tmp10_reg_2532                     |  32|   0|   32|          0|
    |tmp1_reg_2442                      |  32|   0|   32|          0|
    |tmp2_reg_2452                      |  32|   0|   32|          0|
    |tmp3_reg_2462                      |  32|   0|   32|          0|
    |tmp4_reg_2472                      |  32|   0|   32|          0|
    |tmp5_reg_2482                      |  32|   0|   32|          0|
    |tmp6_reg_2492                      |  32|   0|   32|          0|
    |tmp7_reg_2502                      |  32|   0|   32|          0|
    |tmp8_reg_2512                      |  32|   0|   32|          0|
    |tmp9_reg_2522                      |  32|   0|   32|          0|
    |v100_reg_1982                      |  32|   0|   32|          0|
    |v101_reg_2337                      |  32|   0|   32|          0|
    |v102_reg_2553                      |  32|   0|   32|          0|
    |v103_reg_2707                      |  32|   0|   32|          0|
    |v104_reg_2662                      |  32|   0|   32|          0|
    |v106_reg_2757                      |  32|   0|   32|          0|
    |v107_reg_1937                      |  32|   0|   32|          0|
    |v108_1_reg_2292                    |  32|   0|   32|          0|
    |v10_reg_1574                       |  32|   0|   32|          0|
    |v110_reg_2467                      |  32|   0|   32|          0|
    |v111_reg_2605                      |  32|   0|   32|          0|
    |v112_1_reg_1987                    |  32|   0|   32|          0|
    |v113_1_reg_2342                    |  32|   0|   32|          0|
    |v114_1_reg_2558                    |  32|   0|   32|          0|
    |v115_reg_2712                      |  32|   0|   32|          0|
    |v116_1_reg_2667                    |  32|   0|   32|          0|
    |v118_reg_2762                      |  32|   0|   32|          0|
    |v119_1_reg_1942                    |  32|   0|   32|          0|
    |v11_reg_2177                       |  32|   0|   32|          0|
    |v120_1_reg_2297                    |  32|   0|   32|          0|
    |v122_reg_2477                      |  32|   0|   32|          0|
    |v123_reg_2611                      |  32|   0|   32|          0|
    |v124_1_reg_1992                    |  32|   0|   32|          0|
    |v125_1_reg_2347                    |  32|   0|   32|          0|
    |v126_1_reg_2563                    |  32|   0|   32|          0|
    |v127_reg_2717                      |  32|   0|   32|          0|
    |v128_1_reg_2672                    |  32|   0|   32|          0|
    |v12_reg_1827                       |  32|   0|   32|          0|
    |v130_reg_2767                      |  32|   0|   32|          0|
    |v131_1_reg_1947                    |  32|   0|   32|          0|
    |v132_1_reg_2302                    |  32|   0|   32|          0|
    |v134_reg_2487                      |  32|   0|   32|          0|
    |v135_reg_2617                      |  32|   0|   32|          0|
    |v136_1_reg_1997                    |  32|   0|   32|          0|
    |v137_1_reg_2352                    |  32|   0|   32|          0|
    |v138_reg_2568                      |  32|   0|   32|          0|
    |v139_reg_2722                      |  32|   0|   32|          0|
    |v13_reg_2182                       |  32|   0|   32|          0|
    |v140_reg_2677                      |  32|   0|   32|          0|
    |v142_reg_2772                      |  32|   0|   32|          0|
    |v143_reg_1952                      |  32|   0|   32|          0|
    |v144_1_reg_2307                    |  32|   0|   32|          0|
    |v146_1_reg_2497                    |  32|   0|   32|          0|
    |v147_1_reg_2623                    |  32|   0|   32|          0|
    |v148_1_reg_2002                    |  32|   0|   32|          0|
    |v149_1_reg_2357                    |  32|   0|   32|          0|
    |v14_reg_2127                       |  32|   0|   32|          0|
    |v150_1_reg_2573                    |  32|   0|   32|          0|
    |v151_1_reg_2727                    |  32|   0|   32|          0|
    |v152_1_reg_2682                    |  32|   0|   32|          0|
    |v154_1_reg_2777                    |  32|   0|   32|          0|
    |v155_1_reg_1957                    |  32|   0|   32|          0|
    |v156_reg_2312                      |  32|   0|   32|          0|
    |v158_reg_2507                      |  32|   0|   32|          0|
    |v159_reg_2629                      |  32|   0|   32|          0|
    |v15_reg_2377                       |  32|   0|   32|          0|
    |v160_reg_2007                      |  32|   0|   32|          0|
    |v161_reg_2362                      |  32|   0|   32|          0|
    |v162_reg_2578                      |  32|   0|   32|          0|
    |v163_reg_2732                      |  32|   0|   32|          0|
    |v164_reg_2687                      |  32|   0|   32|          0|
    |v166_reg_2782                      |  32|   0|   32|          0|
    |v167_reg_1962                      |  32|   0|   32|          0|
    |v168_reg_2317                      |  32|   0|   32|          0|
    |v16_reg_1832                       |  32|   0|   32|          0|
    |v170_reg_2517                      |  32|   0|   32|          0|
    |v171_reg_2635                      |  32|   0|   32|          0|
    |v172_reg_2012                      |  32|   0|   32|          0|
    |v173_reg_2367                      |  32|   0|   32|          0|
    |v174_reg_2583                      |  32|   0|   32|          0|
    |v175_reg_2737                      |  32|   0|   32|          0|
    |v176_reg_2692                      |  32|   0|   32|          0|
    |v178_reg_2787                      |  32|   0|   32|          0|
    |v179_reg_1967                      |  32|   0|   32|          0|
    |v17_reg_2187                       |  32|   0|   32|          0|
    |v180_reg_2322                      |  32|   0|   32|          0|
    |v182_reg_2527                      |  32|   0|   32|          0|
    |v183_reg_2641                      |  32|   0|   32|          0|
    |v184_reg_2017                      |  32|   0|   32|          0|
    |v185_reg_2372                      |  32|   0|   32|          0|
    |v186_reg_2588                      |  32|   0|   32|          0|
    |v187_reg_2742                      |  32|   0|   32|          0|
    |v188_reg_2697                      |  32|   0|   32|          0|
    |v18_reg_1837                       |  32|   0|   32|          0|
    |v190_reg_2792                      |  32|   0|   32|          0|
    |v19_reg_2192                       |  32|   0|   32|          0|
    |v20_reg_2132                       |  32|   0|   32|          0|
    |v21_reg_2383                       |  32|   0|   32|          0|
    |v22_reg_1842                       |  32|   0|   32|          0|
    |v23_reg_2197                       |  32|   0|   32|          0|
    |v24_reg_1847                       |  32|   0|   32|          0|
    |v25_reg_2202                       |  32|   0|   32|          0|
    |v26_reg_2137                       |  32|   0|   32|          0|
    |v27_reg_2389                       |  32|   0|   32|          0|
    |v28_reg_1852                       |  32|   0|   32|          0|
    |v29_reg_2207                       |  32|   0|   32|          0|
    |v30_reg_1857                       |  32|   0|   32|          0|
    |v31_reg_2212                       |  32|   0|   32|          0|
    |v32_reg_2142                       |  32|   0|   32|          0|
    |v33_reg_2395                       |  32|   0|   32|          0|
    |v34_reg_1862                       |  32|   0|   32|          0|
    |v35_reg_2217                       |  32|   0|   32|          0|
    |v36_reg_1867                       |  32|   0|   32|          0|
    |v37_reg_2222                       |  32|   0|   32|          0|
    |v38_reg_2147                       |  32|   0|   32|          0|
    |v39_reg_2401                       |  32|   0|   32|          0|
    |v40_reg_1872                       |  32|   0|   32|          0|
    |v41_reg_2227                       |  32|   0|   32|          0|
    |v42_reg_1877                       |  32|   0|   32|          0|
    |v43_reg_2232                       |  32|   0|   32|          0|
    |v44_reg_2152                       |  32|   0|   32|          0|
    |v45_reg_2407                       |  32|   0|   32|          0|
    |v46_reg_1882                       |  32|   0|   32|          0|
    |v47_reg_2237                       |  32|   0|   32|          0|
    |v48_reg_1887                       |  32|   0|   32|          0|
    |v49_reg_2242                       |  32|   0|   32|          0|
    |v4_1_addr_14_reg_2082              |   5|   0|    5|          0|
    |v4_2_addr_14_reg_2087              |   5|   0|    5|          0|
    |v4_3_addr_14_reg_2092              |   5|   0|    5|          0|
    |v4_4_addr_14_reg_2097              |   5|   0|    5|          0|
    |v4_5_addr_14_reg_2102              |   5|   0|    5|          0|
    |v4_6_addr_14_reg_2107              |   5|   0|    5|          0|
    |v4_7_addr_14_reg_2112              |   5|   0|    5|          0|
    |v4_8_addr_14_reg_2117              |   5|   0|    5|          0|
    |v4_9_addr_14_reg_2122              |   5|   0|    5|          0|
    |v4_addr_14_reg_2077                |   5|   0|    5|          0|
    |v50_reg_2157                       |  32|   0|   32|          0|
    |v51_reg_2413                       |  32|   0|   32|          0|
    |v52_reg_1892                       |  32|   0|   32|          0|
    |v53_reg_2247                       |  32|   0|   32|          0|
    |v54_reg_1897                       |  32|   0|   32|          0|
    |v55_reg_2252                       |  32|   0|   32|          0|
    |v56_reg_2162                       |  32|   0|   32|          0|
    |v57_reg_2419                       |  32|   0|   32|          0|
    |v58_reg_1902                       |  32|   0|   32|          0|
    |v59_reg_2257                       |  32|   0|   32|          0|
    |v60_reg_1907                       |  32|   0|   32|          0|
    |v61_reg_2262                       |  32|   0|   32|          0|
    |v62_reg_2167                       |  32|   0|   32|          0|
    |v63_reg_2425                       |  32|   0|   32|          0|
    |v64_reg_1912                       |  32|   0|   32|          0|
    |v65_reg_2267                       |  32|   0|   32|          0|
    |v66_reg_1917                       |  32|   0|   32|          0|
    |v67_reg_2272                       |  32|   0|   32|          0|
    |v68_reg_2172                       |  32|   0|   32|          0|
    |v69_reg_2431                       |  32|   0|   32|          0|
    |v6_1_addr_2_reg_2027               |   5|   0|    5|          0|
    |v6_2_addr_2_reg_2032               |   5|   0|    5|          0|
    |v6_3_addr_2_reg_2037               |   5|   0|    5|          0|
    |v6_4_addr_2_reg_2042               |   5|   0|    5|          0|
    |v6_5_addr_2_reg_2047               |   5|   0|    5|          0|
    |v6_6_addr_2_reg_2053               |   5|   0|    5|          0|
    |v6_7_addr_2_reg_2059               |   5|   0|    5|          0|
    |v6_8_addr_2_reg_2065               |   5|   0|    5|          0|
    |v6_9_addr_2_reg_2071               |   5|   0|    5|          0|
    |v6_addr_2_reg_2022                 |   5|   0|    5|          0|
    |v70_reg_1922                       |  32|   0|   32|          0|
    |v71_reg_1598                       |  32|   0|   32|          0|
    |v72_reg_2277                       |  32|   0|   32|          0|
    |v74_reg_2437                       |  32|   0|   32|          0|
    |v75_reg_2537                       |  32|   0|   32|          0|
    |v76_reg_1972                       |  32|   0|   32|          0|
    |v77_reg_2327                       |  32|   0|   32|          0|
    |v78_reg_2543                       |  32|   0|   32|          0|
    |v79_reg_2647                       |  32|   0|   32|          0|
    |v7_fu_182                          |   7|   0|    7|          0|
    |v80_reg_2652                       |  32|   0|   32|          0|
    |v82_reg_2747                       |  32|   0|   32|          0|
    |v83_1_reg_1927                     |  32|   0|   32|          0|
    |v84_1_reg_2282                     |  32|   0|   32|          0|
    |v86_reg_2447                       |  32|   0|   32|          0|
    |v87_reg_2593                       |  32|   0|   32|          0|
    |v88_reg_1977                       |  32|   0|   32|          0|
    |v89_reg_2332                       |  32|   0|   32|          0|
    |v8_fu_178                          |   5|   0|    5|          0|
    |v90_reg_2548                       |  32|   0|   32|          0|
    |v91_reg_2702                       |  32|   0|   32|          0|
    |v92_reg_2657                       |  32|   0|   32|          0|
    |v94_reg_2752                       |  32|   0|   32|          0|
    |v95_1_reg_1932                     |  32|   0|   32|          0|
    |v96_1_reg_2287                     |  32|   0|   32|          0|
    |v98_reg_2457                       |  32|   0|   32|          0|
    |v99_reg_2599                       |  32|   0|   32|          0|
    |v9_reg_1822                        |  32|   0|   32|          0|
    |cmp406_reg_1560                    |  64|  32|    1|          0|
    |icmp_ln125_reg_1526                |  64|  32|    1|          0|
    |select_ln125_reg_1535              |  64|  32|    5|          0|
    |v101_reg_2337                      |  64|  32|   32|          0|
    |v113_1_reg_2342                    |  64|  32|   32|          0|
    |v125_1_reg_2347                    |  64|  32|   32|          0|
    |v137_1_reg_2352                    |  64|  32|   32|          0|
    |v149_1_reg_2357                    |  64|  32|   32|          0|
    |v15_reg_2377                       |  64|  32|   32|          0|
    |v161_reg_2362                      |  64|  32|   32|          0|
    |v173_reg_2367                      |  64|  32|   32|          0|
    |v185_reg_2372                      |  64|  32|   32|          0|
    |v21_reg_2383                       |  64|  32|   32|          0|
    |v27_reg_2389                       |  64|  32|   32|          0|
    |v33_reg_2395                       |  64|  32|   32|          0|
    |v39_reg_2401                       |  64|  32|   32|          0|
    |v45_reg_2407                       |  64|  32|   32|          0|
    |v4_1_addr_14_reg_2082              |  64|  32|    5|          0|
    |v4_2_addr_14_reg_2087              |  64|  32|    5|          0|
    |v4_3_addr_14_reg_2092              |  64|  32|    5|          0|
    |v4_4_addr_14_reg_2097              |  64|  32|    5|          0|
    |v4_5_addr_14_reg_2102              |  64|  32|    5|          0|
    |v4_6_addr_14_reg_2107              |  64|  32|    5|          0|
    |v4_7_addr_14_reg_2112              |  64|  32|    5|          0|
    |v4_8_addr_14_reg_2117              |  64|  32|    5|          0|
    |v4_9_addr_14_reg_2122              |  64|  32|    5|          0|
    |v4_addr_14_reg_2077                |  64|  32|    5|          0|
    |v51_reg_2413                       |  64|  32|   32|          0|
    |v57_reg_2419                       |  64|  32|   32|          0|
    |v63_reg_2425                       |  64|  32|   32|          0|
    |v69_reg_2431                       |  64|  32|   32|          0|
    |v6_1_addr_2_reg_2027               |  64|  32|    5|          0|
    |v6_2_addr_2_reg_2032               |  64|  32|    5|          0|
    |v6_3_addr_2_reg_2037               |  64|  32|    5|          0|
    |v6_4_addr_2_reg_2042               |  64|  32|    5|          0|
    |v6_5_addr_2_reg_2047               |  64|  32|    5|          0|
    |v6_6_addr_2_reg_2053               |  64|  32|    5|          0|
    |v6_7_addr_2_reg_2059               |  64|  32|    5|          0|
    |v6_8_addr_2_reg_2065               |  64|  32|    5|          0|
    |v6_9_addr_2_reg_2071               |  64|  32|    5|          0|
    |v6_addr_2_reg_2022                 |  64|  32|    5|          0|
    |v71_reg_1598                       |  64|  32|   32|          0|
    |v77_reg_2327                       |  64|  32|   32|          0|
    |v89_reg_2332                       |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |8491|1408| 6454|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14|  return value|
|v5_address0     |  out|    7|   ap_memory|                                                       v5|         array|
|v5_ce0          |  out|    1|   ap_memory|                                                       v5|         array|
|v5_q0           |   in|   32|   ap_memory|                                                       v5|         array|
|v5_1_address0   |  out|    7|   ap_memory|                                                     v5_1|         array|
|v5_1_ce0        |  out|    1|   ap_memory|                                                     v5_1|         array|
|v5_1_q0         |   in|   32|   ap_memory|                                                     v5_1|         array|
|v2_address0     |  out|   12|   ap_memory|                                                       v2|         array|
|v2_ce0          |  out|    1|   ap_memory|                                                       v2|         array|
|v2_q0           |   in|   32|   ap_memory|                                                       v2|         array|
|v2_1_address0   |  out|   12|   ap_memory|                                                     v2_1|         array|
|v2_1_ce0        |  out|    1|   ap_memory|                                                     v2_1|         array|
|v2_1_q0         |   in|   32|   ap_memory|                                                     v2_1|         array|
|v2_2_address0   |  out|   12|   ap_memory|                                                     v2_2|         array|
|v2_2_ce0        |  out|    1|   ap_memory|                                                     v2_2|         array|
|v2_2_q0         |   in|   32|   ap_memory|                                                     v2_2|         array|
|v2_3_address0   |  out|   12|   ap_memory|                                                     v2_3|         array|
|v2_3_ce0        |  out|    1|   ap_memory|                                                     v2_3|         array|
|v2_3_q0         |   in|   32|   ap_memory|                                                     v2_3|         array|
|v2_4_address0   |  out|   12|   ap_memory|                                                     v2_4|         array|
|v2_4_ce0        |  out|    1|   ap_memory|                                                     v2_4|         array|
|v2_4_q0         |   in|   32|   ap_memory|                                                     v2_4|         array|
|v2_5_address0   |  out|   12|   ap_memory|                                                     v2_5|         array|
|v2_5_ce0        |  out|    1|   ap_memory|                                                     v2_5|         array|
|v2_5_q0         |   in|   32|   ap_memory|                                                     v2_5|         array|
|v2_6_address0   |  out|   12|   ap_memory|                                                     v2_6|         array|
|v2_6_ce0        |  out|    1|   ap_memory|                                                     v2_6|         array|
|v2_6_q0         |   in|   32|   ap_memory|                                                     v2_6|         array|
|v2_7_address0   |  out|   12|   ap_memory|                                                     v2_7|         array|
|v2_7_ce0        |  out|    1|   ap_memory|                                                     v2_7|         array|
|v2_7_q0         |   in|   32|   ap_memory|                                                     v2_7|         array|
|v2_8_address0   |  out|   12|   ap_memory|                                                     v2_8|         array|
|v2_8_ce0        |  out|    1|   ap_memory|                                                     v2_8|         array|
|v2_8_q0         |   in|   32|   ap_memory|                                                     v2_8|         array|
|v2_9_address0   |  out|   12|   ap_memory|                                                     v2_9|         array|
|v2_9_ce0        |  out|    1|   ap_memory|                                                     v2_9|         array|
|v2_9_q0         |   in|   32|   ap_memory|                                                     v2_9|         array|
|v2_10_address0  |  out|   12|   ap_memory|                                                    v2_10|         array|
|v2_10_ce0       |  out|    1|   ap_memory|                                                    v2_10|         array|
|v2_10_q0        |   in|   32|   ap_memory|                                                    v2_10|         array|
|v2_11_address0  |  out|   12|   ap_memory|                                                    v2_11|         array|
|v2_11_ce0       |  out|    1|   ap_memory|                                                    v2_11|         array|
|v2_11_q0        |   in|   32|   ap_memory|                                                    v2_11|         array|
|v2_12_address0  |  out|   12|   ap_memory|                                                    v2_12|         array|
|v2_12_ce0       |  out|    1|   ap_memory|                                                    v2_12|         array|
|v2_12_q0        |   in|   32|   ap_memory|                                                    v2_12|         array|
|v2_13_address0  |  out|   12|   ap_memory|                                                    v2_13|         array|
|v2_13_ce0       |  out|    1|   ap_memory|                                                    v2_13|         array|
|v2_13_q0        |   in|   32|   ap_memory|                                                    v2_13|         array|
|v2_14_address0  |  out|   12|   ap_memory|                                                    v2_14|         array|
|v2_14_ce0       |  out|    1|   ap_memory|                                                    v2_14|         array|
|v2_14_q0        |   in|   32|   ap_memory|                                                    v2_14|         array|
|v2_15_address0  |  out|   12|   ap_memory|                                                    v2_15|         array|
|v2_15_ce0       |  out|    1|   ap_memory|                                                    v2_15|         array|
|v2_15_q0        |   in|   32|   ap_memory|                                                    v2_15|         array|
|v2_16_address0  |  out|   12|   ap_memory|                                                    v2_16|         array|
|v2_16_ce0       |  out|    1|   ap_memory|                                                    v2_16|         array|
|v2_16_q0        |   in|   32|   ap_memory|                                                    v2_16|         array|
|v2_17_address0  |  out|   12|   ap_memory|                                                    v2_17|         array|
|v2_17_ce0       |  out|    1|   ap_memory|                                                    v2_17|         array|
|v2_17_q0        |   in|   32|   ap_memory|                                                    v2_17|         array|
|v2_18_address0  |  out|   12|   ap_memory|                                                    v2_18|         array|
|v2_18_ce0       |  out|    1|   ap_memory|                                                    v2_18|         array|
|v2_18_q0        |   in|   32|   ap_memory|                                                    v2_18|         array|
|v2_19_address0  |  out|   12|   ap_memory|                                                    v2_19|         array|
|v2_19_ce0       |  out|    1|   ap_memory|                                                    v2_19|         array|
|v2_19_q0        |   in|   32|   ap_memory|                                                    v2_19|         array|
|v3_address0     |  out|   12|   ap_memory|                                                       v3|         array|
|v3_ce0          |  out|    1|   ap_memory|                                                       v3|         array|
|v3_q0           |   in|   32|   ap_memory|                                                       v3|         array|
|v3_1_address0   |  out|   12|   ap_memory|                                                     v3_1|         array|
|v3_1_ce0        |  out|    1|   ap_memory|                                                     v3_1|         array|
|v3_1_q0         |   in|   32|   ap_memory|                                                     v3_1|         array|
|v3_2_address0   |  out|   12|   ap_memory|                                                     v3_2|         array|
|v3_2_ce0        |  out|    1|   ap_memory|                                                     v3_2|         array|
|v3_2_q0         |   in|   32|   ap_memory|                                                     v3_2|         array|
|v3_3_address0   |  out|   12|   ap_memory|                                                     v3_3|         array|
|v3_3_ce0        |  out|    1|   ap_memory|                                                     v3_3|         array|
|v3_3_q0         |   in|   32|   ap_memory|                                                     v3_3|         array|
|v3_4_address0   |  out|   12|   ap_memory|                                                     v3_4|         array|
|v3_4_ce0        |  out|    1|   ap_memory|                                                     v3_4|         array|
|v3_4_q0         |   in|   32|   ap_memory|                                                     v3_4|         array|
|v3_5_address0   |  out|   12|   ap_memory|                                                     v3_5|         array|
|v3_5_ce0        |  out|    1|   ap_memory|                                                     v3_5|         array|
|v3_5_q0         |   in|   32|   ap_memory|                                                     v3_5|         array|
|v3_6_address0   |  out|   12|   ap_memory|                                                     v3_6|         array|
|v3_6_ce0        |  out|    1|   ap_memory|                                                     v3_6|         array|
|v3_6_q0         |   in|   32|   ap_memory|                                                     v3_6|         array|
|v3_7_address0   |  out|   12|   ap_memory|                                                     v3_7|         array|
|v3_7_ce0        |  out|    1|   ap_memory|                                                     v3_7|         array|
|v3_7_q0         |   in|   32|   ap_memory|                                                     v3_7|         array|
|v3_8_address0   |  out|   12|   ap_memory|                                                     v3_8|         array|
|v3_8_ce0        |  out|    1|   ap_memory|                                                     v3_8|         array|
|v3_8_q0         |   in|   32|   ap_memory|                                                     v3_8|         array|
|v3_9_address0   |  out|   12|   ap_memory|                                                     v3_9|         array|
|v3_9_ce0        |  out|    1|   ap_memory|                                                     v3_9|         array|
|v3_9_q0         |   in|   32|   ap_memory|                                                     v3_9|         array|
|v3_10_address0  |  out|   12|   ap_memory|                                                    v3_10|         array|
|v3_10_ce0       |  out|    1|   ap_memory|                                                    v3_10|         array|
|v3_10_q0        |   in|   32|   ap_memory|                                                    v3_10|         array|
|v3_11_address0  |  out|   12|   ap_memory|                                                    v3_11|         array|
|v3_11_ce0       |  out|    1|   ap_memory|                                                    v3_11|         array|
|v3_11_q0        |   in|   32|   ap_memory|                                                    v3_11|         array|
|v3_12_address0  |  out|   12|   ap_memory|                                                    v3_12|         array|
|v3_12_ce0       |  out|    1|   ap_memory|                                                    v3_12|         array|
|v3_12_q0        |   in|   32|   ap_memory|                                                    v3_12|         array|
|v3_13_address0  |  out|   12|   ap_memory|                                                    v3_13|         array|
|v3_13_ce0       |  out|    1|   ap_memory|                                                    v3_13|         array|
|v3_13_q0        |   in|   32|   ap_memory|                                                    v3_13|         array|
|v3_14_address0  |  out|   12|   ap_memory|                                                    v3_14|         array|
|v3_14_ce0       |  out|    1|   ap_memory|                                                    v3_14|         array|
|v3_14_q0        |   in|   32|   ap_memory|                                                    v3_14|         array|
|v3_15_address0  |  out|   12|   ap_memory|                                                    v3_15|         array|
|v3_15_ce0       |  out|    1|   ap_memory|                                                    v3_15|         array|
|v3_15_q0        |   in|   32|   ap_memory|                                                    v3_15|         array|
|v3_16_address0  |  out|   12|   ap_memory|                                                    v3_16|         array|
|v3_16_ce0       |  out|    1|   ap_memory|                                                    v3_16|         array|
|v3_16_q0        |   in|   32|   ap_memory|                                                    v3_16|         array|
|v3_17_address0  |  out|   12|   ap_memory|                                                    v3_17|         array|
|v3_17_ce0       |  out|    1|   ap_memory|                                                    v3_17|         array|
|v3_17_q0        |   in|   32|   ap_memory|                                                    v3_17|         array|
|v3_18_address0  |  out|   12|   ap_memory|                                                    v3_18|         array|
|v3_18_ce0       |  out|    1|   ap_memory|                                                    v3_18|         array|
|v3_18_q0        |   in|   32|   ap_memory|                                                    v3_18|         array|
|v3_19_address0  |  out|   12|   ap_memory|                                                    v3_19|         array|
|v3_19_ce0       |  out|    1|   ap_memory|                                                    v3_19|         array|
|v3_19_q0        |   in|   32|   ap_memory|                                                    v3_19|         array|
|v6_address0     |  out|    5|   ap_memory|                                                       v6|         array|
|v6_ce0          |  out|    1|   ap_memory|                                                       v6|         array|
|v6_we0          |  out|    1|   ap_memory|                                                       v6|         array|
|v6_d0           |  out|   32|   ap_memory|                                                       v6|         array|
|v6_q0           |   in|   32|   ap_memory|                                                       v6|         array|
|v6_1_address0   |  out|    5|   ap_memory|                                                     v6_1|         array|
|v6_1_ce0        |  out|    1|   ap_memory|                                                     v6_1|         array|
|v6_1_we0        |  out|    1|   ap_memory|                                                     v6_1|         array|
|v6_1_d0         |  out|   32|   ap_memory|                                                     v6_1|         array|
|v6_1_q0         |   in|   32|   ap_memory|                                                     v6_1|         array|
|v6_2_address0   |  out|    5|   ap_memory|                                                     v6_2|         array|
|v6_2_ce0        |  out|    1|   ap_memory|                                                     v6_2|         array|
|v6_2_we0        |  out|    1|   ap_memory|                                                     v6_2|         array|
|v6_2_d0         |  out|   32|   ap_memory|                                                     v6_2|         array|
|v6_2_q0         |   in|   32|   ap_memory|                                                     v6_2|         array|
|v6_3_address0   |  out|    5|   ap_memory|                                                     v6_3|         array|
|v6_3_ce0        |  out|    1|   ap_memory|                                                     v6_3|         array|
|v6_3_we0        |  out|    1|   ap_memory|                                                     v6_3|         array|
|v6_3_d0         |  out|   32|   ap_memory|                                                     v6_3|         array|
|v6_3_q0         |   in|   32|   ap_memory|                                                     v6_3|         array|
|v6_4_address0   |  out|    5|   ap_memory|                                                     v6_4|         array|
|v6_4_ce0        |  out|    1|   ap_memory|                                                     v6_4|         array|
|v6_4_we0        |  out|    1|   ap_memory|                                                     v6_4|         array|
|v6_4_d0         |  out|   32|   ap_memory|                                                     v6_4|         array|
|v6_4_q0         |   in|   32|   ap_memory|                                                     v6_4|         array|
|v6_5_address0   |  out|    5|   ap_memory|                                                     v6_5|         array|
|v6_5_ce0        |  out|    1|   ap_memory|                                                     v6_5|         array|
|v6_5_we0        |  out|    1|   ap_memory|                                                     v6_5|         array|
|v6_5_d0         |  out|   32|   ap_memory|                                                     v6_5|         array|
|v6_5_address1   |  out|    5|   ap_memory|                                                     v6_5|         array|
|v6_5_ce1        |  out|    1|   ap_memory|                                                     v6_5|         array|
|v6_5_q1         |   in|   32|   ap_memory|                                                     v6_5|         array|
|v6_6_address0   |  out|    5|   ap_memory|                                                     v6_6|         array|
|v6_6_ce0        |  out|    1|   ap_memory|                                                     v6_6|         array|
|v6_6_we0        |  out|    1|   ap_memory|                                                     v6_6|         array|
|v6_6_d0         |  out|   32|   ap_memory|                                                     v6_6|         array|
|v6_6_address1   |  out|    5|   ap_memory|                                                     v6_6|         array|
|v6_6_ce1        |  out|    1|   ap_memory|                                                     v6_6|         array|
|v6_6_q1         |   in|   32|   ap_memory|                                                     v6_6|         array|
|v6_7_address0   |  out|    5|   ap_memory|                                                     v6_7|         array|
|v6_7_ce0        |  out|    1|   ap_memory|                                                     v6_7|         array|
|v6_7_we0        |  out|    1|   ap_memory|                                                     v6_7|         array|
|v6_7_d0         |  out|   32|   ap_memory|                                                     v6_7|         array|
|v6_7_address1   |  out|    5|   ap_memory|                                                     v6_7|         array|
|v6_7_ce1        |  out|    1|   ap_memory|                                                     v6_7|         array|
|v6_7_q1         |   in|   32|   ap_memory|                                                     v6_7|         array|
|v6_8_address0   |  out|    5|   ap_memory|                                                     v6_8|         array|
|v6_8_ce0        |  out|    1|   ap_memory|                                                     v6_8|         array|
|v6_8_we0        |  out|    1|   ap_memory|                                                     v6_8|         array|
|v6_8_d0         |  out|   32|   ap_memory|                                                     v6_8|         array|
|v6_8_address1   |  out|    5|   ap_memory|                                                     v6_8|         array|
|v6_8_ce1        |  out|    1|   ap_memory|                                                     v6_8|         array|
|v6_8_q1         |   in|   32|   ap_memory|                                                     v6_8|         array|
|v6_9_address0   |  out|    5|   ap_memory|                                                     v6_9|         array|
|v6_9_ce0        |  out|    1|   ap_memory|                                                     v6_9|         array|
|v6_9_we0        |  out|    1|   ap_memory|                                                     v6_9|         array|
|v6_9_d0         |  out|   32|   ap_memory|                                                     v6_9|         array|
|v6_9_address1   |  out|    5|   ap_memory|                                                     v6_9|         array|
|v6_9_ce1        |  out|    1|   ap_memory|                                                     v6_9|         array|
|v6_9_q1         |   in|   32|   ap_memory|                                                     v6_9|         array|
|v4_address0     |  out|    5|   ap_memory|                                                       v4|         array|
|v4_ce0          |  out|    1|   ap_memory|                                                       v4|         array|
|v4_we0          |  out|    1|   ap_memory|                                                       v4|         array|
|v4_d0           |  out|   32|   ap_memory|                                                       v4|         array|
|v4_q0           |   in|   32|   ap_memory|                                                       v4|         array|
|v0              |   in|   32|     ap_none|                                                       v0|        scalar|
|v4_1_address0   |  out|    5|   ap_memory|                                                     v4_1|         array|
|v4_1_ce0        |  out|    1|   ap_memory|                                                     v4_1|         array|
|v4_1_we0        |  out|    1|   ap_memory|                                                     v4_1|         array|
|v4_1_d0         |  out|   32|   ap_memory|                                                     v4_1|         array|
|v4_1_q0         |   in|   32|   ap_memory|                                                     v4_1|         array|
|v4_2_address0   |  out|    5|   ap_memory|                                                     v4_2|         array|
|v4_2_ce0        |  out|    1|   ap_memory|                                                     v4_2|         array|
|v4_2_we0        |  out|    1|   ap_memory|                                                     v4_2|         array|
|v4_2_d0         |  out|   32|   ap_memory|                                                     v4_2|         array|
|v4_2_q0         |   in|   32|   ap_memory|                                                     v4_2|         array|
|v4_3_address0   |  out|    5|   ap_memory|                                                     v4_3|         array|
|v4_3_ce0        |  out|    1|   ap_memory|                                                     v4_3|         array|
|v4_3_we0        |  out|    1|   ap_memory|                                                     v4_3|         array|
|v4_3_d0         |  out|   32|   ap_memory|                                                     v4_3|         array|
|v4_3_q0         |   in|   32|   ap_memory|                                                     v4_3|         array|
|v4_4_address0   |  out|    5|   ap_memory|                                                     v4_4|         array|
|v4_4_ce0        |  out|    1|   ap_memory|                                                     v4_4|         array|
|v4_4_we0        |  out|    1|   ap_memory|                                                     v4_4|         array|
|v4_4_d0         |  out|   32|   ap_memory|                                                     v4_4|         array|
|v4_4_q0         |   in|   32|   ap_memory|                                                     v4_4|         array|
|v4_5_address0   |  out|    5|   ap_memory|                                                     v4_5|         array|
|v4_5_ce0        |  out|    1|   ap_memory|                                                     v4_5|         array|
|v4_5_we0        |  out|    1|   ap_memory|                                                     v4_5|         array|
|v4_5_d0         |  out|   32|   ap_memory|                                                     v4_5|         array|
|v4_5_q0         |   in|   32|   ap_memory|                                                     v4_5|         array|
|v4_6_address0   |  out|    5|   ap_memory|                                                     v4_6|         array|
|v4_6_ce0        |  out|    1|   ap_memory|                                                     v4_6|         array|
|v4_6_we0        |  out|    1|   ap_memory|                                                     v4_6|         array|
|v4_6_d0         |  out|   32|   ap_memory|                                                     v4_6|         array|
|v4_6_q0         |   in|   32|   ap_memory|                                                     v4_6|         array|
|v4_7_address0   |  out|    5|   ap_memory|                                                     v4_7|         array|
|v4_7_ce0        |  out|    1|   ap_memory|                                                     v4_7|         array|
|v4_7_we0        |  out|    1|   ap_memory|                                                     v4_7|         array|
|v4_7_d0         |  out|   32|   ap_memory|                                                     v4_7|         array|
|v4_7_q0         |   in|   32|   ap_memory|                                                     v4_7|         array|
|v4_8_address0   |  out|    5|   ap_memory|                                                     v4_8|         array|
|v4_8_ce0        |  out|    1|   ap_memory|                                                     v4_8|         array|
|v4_8_we0        |  out|    1|   ap_memory|                                                     v4_8|         array|
|v4_8_d0         |  out|   32|   ap_memory|                                                     v4_8|         array|
|v4_8_q0         |   in|   32|   ap_memory|                                                     v4_8|         array|
|v4_9_address0   |  out|    5|   ap_memory|                                                     v4_9|         array|
|v4_9_ce0        |  out|    1|   ap_memory|                                                     v4_9|         array|
|v4_9_we0        |  out|    1|   ap_memory|                                                     v4_9|         array|
|v4_9_d0         |  out|   32|   ap_memory|                                                     v4_9|         array|
|v4_9_q0         |   in|   32|   ap_memory|                                                     v4_9|         array|
|v1              |   in|   32|     ap_none|                                                       v1|        scalar|
+----------------+-----+-----+------------+---------------------------------------------------------+--------------+

