[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssertDelayError/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 400
LIB: work
FILE: ${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv
n<> u<399> t<Top_level_rule> c<1> l<1:1> el<44:1>
  n<> u<1> t<Null_rule> p<399> s<398> l<1:1>
  n<> u<398> t<Source_text> p<399> c<351> l<1:1> el<43:3>
    n<> u<351> t<Description> p<398> c<350> s<397> l<1:1> el<35:10>
      n<> u<350> t<Module_declaration> p<351> c<67> l<1:1> el<35:10>
        n<> u<67> t<Module_ansi_header> p<350> c<2> s<68> l<1:1> el<7:3>
          n<module> u<2> t<Module_keyword> p<67> s<3> l<1:1> el<1:7>
          n<left_rotate_assertions> u<3> t<STRING_CONST> p<67> s<4> l<1:8> el<1:30>
          n<> u<4> t<Package_import_declaration_list> p<67> s<66> l<1:31> el<1:31>
          n<> u<66> t<Port_declaration_list> p<67> c<10> l<1:31> el<7:2>
            n<> u<10> t<Ansi_port_declaration> p<66> c<8> s<16> l<2:5> el<2:14>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<2:5> el<2:10>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<2:5> el<2:10>
                n<> u<7> t<Net_port_type> p<8> c<6> l<2:11> el<2:11>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<2:11> el<2:11>
              n<clk> u<9> t<STRING_CONST> p<10> l<2:11> el<2:14>
            n<> u<16> t<Ansi_port_declaration> p<66> c<14> s<32> l<3:5> el<3:16>
              n<> u<14> t<Net_port_header> p<16> c<11> s<15> l<3:5> el<3:10>
                n<> u<11> t<PortDir_Inp> p<14> s<13> l<3:5> el<3:10>
                n<> u<13> t<Net_port_type> p<14> c<12> l<3:11> el<3:11>
                  n<> u<12> t<Data_type_or_implicit> p<13> l<3:11> el<3:11>
              n<rst_n> u<15> t<STRING_CONST> p<16> l<3:11> el<3:16>
            n<> u<32> t<Ansi_port_declaration> p<66> c<30> s<48> l<4:5> el<4:25>
              n<> u<30> t<Net_port_header> p<32> c<17> s<31> l<4:5> el<4:17>
                n<> u<17> t<PortDir_Inp> p<30> s<29> l<4:5> el<4:10>
                n<> u<29> t<Net_port_type> p<30> c<28> l<4:11> el<4:17>
                  n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<4:11> el<4:17>
                    n<> u<27> t<Packed_dimension> p<28> c<26> l<4:11> el<4:17>
                      n<> u<26> t<Constant_range> p<27> c<21> l<4:12> el<4:16>
                        n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<4:12> el<4:14>
                          n<> u<20> t<Constant_primary> p<21> c<19> l<4:12> el<4:14>
                            n<> u<19> t<Primary_literal> p<20> c<18> l<4:12> el<4:14>
                              n<31> u<18> t<INT_CONST> p<19> l<4:12> el<4:14>
                        n<> u<25> t<Constant_expression> p<26> c<24> l<4:15> el<4:16>
                          n<> u<24> t<Constant_primary> p<25> c<23> l<4:15> el<4:16>
                            n<> u<23> t<Primary_literal> p<24> c<22> l<4:15> el<4:16>
                              n<0> u<22> t<INT_CONST> p<23> l<4:15> el<4:16>
              n<word_in> u<31> t<STRING_CONST> p<32> l<4:18> el<4:25>
            n<> u<48> t<Ansi_port_declaration> p<66> c<46> s<49> l<5:5> el<5:26>
              n<> u<46> t<Net_port_header> p<48> c<33> s<47> l<5:5> el<5:16>
                n<> u<33> t<PortDir_Inp> p<46> s<45> l<5:5> el<5:10>
                n<> u<45> t<Net_port_type> p<46> c<44> l<5:11> el<5:16>
                  n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<5:11> el<5:16>
                    n<> u<43> t<Packed_dimension> p<44> c<42> l<5:11> el<5:16>
                      n<> u<42> t<Constant_range> p<43> c<37> l<5:12> el<5:15>
                        n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<5:12> el<5:13>
                          n<> u<36> t<Constant_primary> p<37> c<35> l<5:12> el<5:13>
                            n<> u<35> t<Primary_literal> p<36> c<34> l<5:12> el<5:13>
                              n<4> u<34> t<INT_CONST> p<35> l<5:12> el<5:13>
                        n<> u<41> t<Constant_expression> p<42> c<40> l<5:14> el<5:15>
                          n<> u<40> t<Constant_primary> p<41> c<39> l<5:14> el<5:15>
                            n<> u<39> t<Primary_literal> p<40> c<38> l<5:14> el<5:15>
                              n<0> u<38> t<INT_CONST> p<39> l<5:14> el<5:15>
              n<rotate_by> u<47> t<STRING_CONST> p<48> l<5:17> el<5:26>
            n<// 5 bits can represent values from 0 to 31> u<49> t<LINE_COMMENT> p<66> s<65> l<5:28> el<5:71>
            n<> u<65> t<Ansi_port_declaration> p<66> c<63> l<6:5> el<6:25>
              n<> u<63> t<Net_port_header> p<65> c<50> s<64> l<6:5> el<6:17>
                n<> u<50> t<PortDir_Inp> p<63> s<62> l<6:5> el<6:10>
                n<> u<62> t<Net_port_type> p<63> c<61> l<6:11> el<6:17>
                  n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<6:11> el<6:17>
                    n<> u<60> t<Packed_dimension> p<61> c<59> l<6:11> el<6:17>
                      n<> u<59> t<Constant_range> p<60> c<54> l<6:12> el<6:16>
                        n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<6:12> el<6:14>
                          n<> u<53> t<Constant_primary> p<54> c<52> l<6:12> el<6:14>
                            n<> u<52> t<Primary_literal> p<53> c<51> l<6:12> el<6:14>
                              n<31> u<51> t<INT_CONST> p<52> l<6:12> el<6:14>
                        n<> u<58> t<Constant_expression> p<59> c<57> l<6:15> el<6:16>
                          n<> u<57> t<Constant_primary> p<58> c<56> l<6:15> el<6:16>
                            n<> u<56> t<Primary_literal> p<57> c<55> l<6:15> el<6:16>
                              n<0> u<55> t<INT_CONST> p<56> l<6:15> el<6:16>
              n<rotated> u<64> t<STRING_CONST> p<65> l<6:18> el<6:25>
        n<// Initialization check> u<68> t<LINE_COMMENT> p<350> s<126> l<9:3> el<9:26>
        n<> u<126> t<Non_port_module_item> p<350> c<125> s<127> l<10:3> el<15:6>
          n<> u<125> t<Module_or_generate_item> p<126> c<124> l<10:3> el<15:6>
            n<> u<124> t<Module_common_item> p<125> c<123> l<10:3> el<15:6>
              n<> u<123> t<Initial_construct> p<124> c<122> l<10:3> el<15:6>
                n<> u<122> t<Statement_or_null> p<123> c<121> l<10:11> el<15:6>
                  n<> u<121> t<Statement> p<122> c<120> l<10:11> el<15:6>
                    n<> u<120> t<Statement_item> p<121> c<119> l<10:11> el<15:6>
                      n<> u<119> t<Seq_block> p<120> c<81> l<10:11> el<15:6>
                        n<> u<81> t<Statement_or_null> p<119> c<80> s<117> l<11:5> el<11:20>
                          n<> u<80> t<Statement> p<81> c<79> l<11:5> el<11:20>
                            n<> u<79> t<Statement_item> p<80> c<78> l<11:5> el<11:20>
                              n<> u<78> t<Procedural_timing_control_statement> p<79> c<76> l<11:5> el<11:20>
                                n<> u<76> t<Procedural_timing_control> p<78> c<75> s<77> l<11:5> el<11:19>
                                  n<> u<75> t<Event_control> p<76> c<74> l<11:5> el<11:19>
                                    n<> u<74> t<Event_expression> p<75> c<69> l<11:7> el<11:18>
                                      n<> u<69> t<Edge_Posedge> p<74> s<73> l<11:7> el<11:14>
                                      n<> u<73> t<Expression> p<74> c<72> l<11:15> el<11:18>
                                        n<> u<72> t<Primary> p<73> c<71> l<11:15> el<11:18>
                                          n<> u<71> t<Primary_literal> p<72> c<70> l<11:15> el<11:18>
                                            n<clk> u<70> t<STRING_CONST> p<71> l<11:15> el<11:18>
                                n<> u<77> t<Statement_or_null> p<78> l<11:19> el<11:20>
                        n<> u<117> t<Statement_or_null> p<119> c<116> s<118> l<12:5> el<14:8>
                          n<> u<116> t<Statement> p<117> c<115> l<12:5> el<14:8>
                            n<> u<115> t<Statement_item> p<116> c<114> l<12:5> el<14:8>
                              n<> u<114> t<Conditional_statement> p<115> c<89> l<12:5> el<14:8>
                                n<> u<89> t<Cond_predicate> p<114> c<88> s<113> l<12:9> el<12:15>
                                  n<> u<88> t<Expression_or_cond_pattern> p<89> c<87> l<12:9> el<12:15>
                                    n<> u<87> t<Expression> p<88> c<86> l<12:9> el<12:15>
                                      n<> u<86> t<Unary_Not> p<87> s<85> l<12:9> el<12:10>
                                      n<> u<85> t<Expression> p<87> c<84> l<12:10> el<12:15>
                                        n<> u<84> t<Primary> p<85> c<83> l<12:10> el<12:15>
                                          n<> u<83> t<Primary_literal> p<84> c<82> l<12:10> el<12:15>
                                            n<rst_n> u<82> t<STRING_CONST> p<83> l<12:10> el<12:15>
                                n<> u<113> t<Statement_or_null> p<114> c<112> l<12:17> el<14:8>
                                  n<> u<112> t<Statement> p<113> c<111> l<12:17> el<14:8>
                                    n<> u<111> t<Statement_item> p<112> c<110> l<12:17> el<14:8>
                                      n<> u<110> t<Seq_block> p<111> c<108> l<12:17> el<14:8>
                                        n<> u<108> t<Statement_or_null> p<110> c<107> s<109> l<13:7> el<13:28>
                                          n<> u<107> t<Statement> p<108> c<106> l<13:7> el<13:28>
                                            n<> u<106> t<Statement_item> p<107> c<105> l<13:7> el<13:28>
                                              n<> u<105> t<Procedural_assertion_statement> p<106> c<104> l<13:7> el<13:28>
                                                n<> u<104> t<Immediate_assertion_statement> p<105> c<103> l<13:7> el<13:28>
                                                  n<> u<103> t<Simple_immediate_assertion_statement> p<104> c<102> l<13:7> el<13:28>
                                                    n<> u<102> t<Simple_immediate_assert_statement> p<103> c<99> l<13:7> el<13:28>
                                                      n<> u<99> t<Expression> p<102> c<93> s<101> l<13:14> el<13:26>
                                                        n<> u<93> t<Expression> p<99> c<92> s<98> l<13:14> el<13:21>
                                                          n<> u<92> t<Primary> p<93> c<91> l<13:14> el<13:21>
                                                            n<> u<91> t<Primary_literal> p<92> c<90> l<13:14> el<13:21>
                                                              n<rotated> u<90> t<STRING_CONST> p<91> l<13:14> el<13:21>
                                                        n<> u<98> t<BinOp_Equiv> p<99> s<97> l<13:22> el<13:24>
                                                        n<> u<97> t<Expression> p<99> c<96> l<13:25> el<13:26>
                                                          n<> u<96> t<Primary> p<97> c<95> l<13:25> el<13:26>
                                                            n<> u<95> t<Primary_literal> p<96> c<94> l<13:25> el<13:26>
                                                              n<0> u<94> t<INT_CONST> p<95> l<13:25> el<13:26>
                                                      n<> u<101> t<Action_block> p<102> c<100> l<13:27> el<13:28>
                                                        n<> u<100> t<Statement_or_null> p<101> l<13:27> el<13:28>
                                        n<> u<109> t<END> p<110> l<14:5> el<14:8>
                        n<> u<118> t<END> p<119> l<15:3> el<15:6>
        n<// Valid Rotation> u<127> t<LINE_COMMENT> p<350> s<196> l<17:3> el<17:20>
        n<> u<196> t<Non_port_module_item> p<350> c<195> s<214> l<18:3> el<20:14>
          n<> u<195> t<Module_or_generate_item> p<196> c<194> l<18:3> el<20:14>
            n<> u<194> t<Module_common_item> p<195> c<193> l<18:3> el<20:14>
              n<> u<193> t<Module_or_generate_item_declaration> p<194> c<192> l<18:3> el<20:14>
                n<> u<192> t<Package_or_generate_item_declaration> p<193> c<191> l<18:3> el<20:14>
                  n<> u<191> t<Assertion_item_declaration> p<192> c<190> l<18:3> el<20:14>
                    n<> u<190> t<Property_declaration> p<191> c<128> l<18:3> el<20:14>
                      n<p_valid_rotation> u<128> t<STRING_CONST> p<190> s<188> l<18:12> el<18:28>
                      n<> u<188> t<Property_spec> p<190> c<135> s<189> l<19:5> el<19:98>
                        n<> u<135> t<Clocking_event> p<188> c<134> s<187> l<19:5> el<19:19>
                          n<> u<134> t<Event_expression> p<135> c<129> l<19:7> el<19:18>
                            n<> u<129> t<Edge_Posedge> p<134> s<133> l<19:7> el<19:14>
                            n<> u<133> t<Expression> p<134> c<132> l<19:15> el<19:18>
                              n<> u<132> t<Primary> p<133> c<131> l<19:15> el<19:18>
                                n<> u<131> t<Primary_literal> p<132> c<130> l<19:15> el<19:18>
                                  n<clk> u<130> t<STRING_CONST> p<131> l<19:15> el<19:18>
                        n<> u<187> t<Property_expr> p<188> c<144> l<19:20> el<19:98>
                          n<> u<144> t<Sequence_expr> p<187> c<143> s<186> l<19:20> el<19:28>
                            n<> u<143> t<Expression_or_dist> p<144> c<142> l<19:20> el<19:28>
                              n<> u<142> t<Expression> p<143> c<141> l<19:20> el<19:28>
                                n<> u<141> t<Expression> p<142> c<140> l<19:21> el<19:27>
                                  n<> u<140> t<Unary_Not> p<141> s<139> l<19:21> el<19:22>
                                  n<> u<139> t<Expression> p<141> c<138> l<19:22> el<19:27>
                                    n<> u<138> t<Primary> p<139> c<137> l<19:22> el<19:27>
                                      n<> u<137> t<Primary_literal> p<138> c<136> l<19:22> el<19:27>
                                        n<rst_n> u<136> t<STRING_CONST> p<137> l<19:22> el<19:27>
                          n<> u<186> t<OVERLAP_IMPLY> p<187> s<185> l<19:29> el<19:32>
                          n<> u<185> t<Property_expr> p<187> c<184> l<19:33> el<19:98>
                            n<> u<184> t<Sequence_expr> p<185> c<183> l<19:33> el<19:98>
                              n<> u<183> t<Expression_or_dist> p<184> c<182> l<19:33> el<19:98>
                                n<> u<182> t<Expression> p<183> c<181> l<19:33> el<19:98>
                                  n<> u<181> t<Expression> p<182> c<161> l<19:34> el<19:97>
                                    n<> u<161> t<Expression> p<181> c<148> s<180> l<19:34> el<19:67>
                                      n<> u<148> t<Expression> p<161> c<147> s<160> l<19:34> el<19:41>
                                        n<> u<147> t<Primary> p<148> c<146> l<19:34> el<19:41>
                                          n<> u<146> t<Primary_literal> p<147> c<145> l<19:34> el<19:41>
                                            n<rotated> u<145> t<STRING_CONST> p<146> l<19:34> el<19:41>
                                      n<> u<160> t<BinOp_Equiv> p<161> s<159> l<19:42> el<19:44>
                                      n<> u<159> t<Expression> p<161> c<158> l<19:45> el<19:67>
                                        n<> u<158> t<Expression> p<159> c<152> l<19:46> el<19:66>
                                          n<> u<152> t<Expression> p<158> c<151> s<157> l<19:46> el<19:53>
                                            n<> u<151> t<Primary> p<152> c<150> l<19:46> el<19:53>
                                              n<> u<150> t<Primary_literal> p<151> c<149> l<19:46> el<19:53>
                                                n<word_in> u<149> t<STRING_CONST> p<150> l<19:46> el<19:53>
                                          n<> u<157> t<BinOp_ShiftLeft> p<158> s<156> l<19:54> el<19:56>
                                          n<> u<156> t<Expression> p<158> c<155> l<19:57> el<19:66>
                                            n<> u<155> t<Primary> p<156> c<154> l<19:57> el<19:66>
                                              n<> u<154> t<Primary_literal> p<155> c<153> l<19:57> el<19:66>
                                                n<rotate_by> u<153> t<STRING_CONST> p<154> l<19:57> el<19:66>
                                    n<> u<180> t<BinOp_BitwOr> p<181> s<179> l<19:68> el<19:69>
                                    n<> u<179> t<Expression> p<181> c<178> l<19:70> el<19:97>
                                      n<> u<178> t<Expression> p<179> c<165> l<19:71> el<19:96>
                                        n<> u<165> t<Expression> p<178> c<164> s<177> l<19:71> el<19:78>
                                          n<> u<164> t<Primary> p<165> c<163> l<19:71> el<19:78>
                                            n<> u<163> t<Primary_literal> p<164> c<162> l<19:71> el<19:78>
                                              n<word_in> u<162> t<STRING_CONST> p<163> l<19:71> el<19:78>
                                        n<> u<177> t<BinOp_ShiftRight> p<178> s<176> l<19:79> el<19:81>
                                        n<> u<176> t<Expression> p<178> c<175> l<19:82> el<19:96>
                                          n<> u<175> t<Expression> p<176> c<169> l<19:83> el<19:95>
                                            n<> u<169> t<Expression> p<175> c<168> s<174> l<19:83> el<19:85>
                                              n<> u<168> t<Primary> p<169> c<167> l<19:83> el<19:85>
                                                n<> u<167> t<Primary_literal> p<168> c<166> l<19:83> el<19:85>
                                                  n<32> u<166> t<INT_CONST> p<167> l<19:83> el<19:85>
                                            n<> u<174> t<BinOp_Minus> p<175> s<173> l<19:85> el<19:86>
                                            n<> u<173> t<Expression> p<175> c<172> l<19:86> el<19:95>
                                              n<> u<172> t<Primary> p<173> c<171> l<19:86> el<19:95>
                                                n<> u<171> t<Primary_literal> p<172> c<170> l<19:86> el<19:95>
                                                  n<rotate_by> u<170> t<STRING_CONST> p<171> l<19:86> el<19:95>
                      n<> u<189> t<ENDPROPERTY> p<190> l<20:3> el<20:14>
        n<> u<214> t<Non_port_module_item> p<350> c<213> s<215> l<21:3> el<21:55>
          n<> u<213> t<Module_or_generate_item> p<214> c<212> l<21:3> el<21:55>
            n<> u<212> t<Module_common_item> p<213> c<211> l<21:3> el<21:55>
              n<> u<211> t<Assertion_item> p<212> c<210> l<21:3> el<21:55>
                n<> u<210> t<Concurrent_assertion_item> p<211> c<197> l<21:3> el<21:55>
                  n<a_valid_rotation> u<197> t<STRING_CONST> p<210> s<209> l<21:3> el<21:19>
                  n<> u<209> t<Concurrent_assertion_statement> p<210> c<208> l<21:21> el<21:55>
                    n<> u<208> t<Assert_property_statement> p<209> c<205> l<21:21> el<21:55>
                      n<> u<205> t<Property_spec> p<208> c<204> s<207> l<21:37> el<21:53>
                        n<> u<204> t<Property_expr> p<205> c<203> l<21:37> el<21:53>
                          n<> u<203> t<Sequence_expr> p<204> c<202> l<21:37> el<21:53>
                            n<> u<202> t<Expression_or_dist> p<203> c<201> l<21:37> el<21:53>
                              n<> u<201> t<Expression> p<202> c<200> l<21:37> el<21:53>
                                n<> u<200> t<Primary> p<201> c<199> l<21:37> el<21:53>
                                  n<> u<199> t<Primary_literal> p<200> c<198> l<21:37> el<21:53>
                                    n<p_valid_rotation> u<198> t<STRING_CONST> p<199> l<21:37> el<21:53>
                      n<> u<207> t<Action_block> p<208> c<206> l<21:54> el<21:55>
                        n<> u<206> t<Statement_or_null> p<207> l<21:54> el<21:55>
        n<// Rotation Range> u<215> t<LINE_COMMENT> p<350> s<257> l<23:3> el<23:20>
        n<> u<257> t<Non_port_module_item> p<350> c<256> s<275> l<24:3> el<26:14>
          n<> u<256> t<Module_or_generate_item> p<257> c<255> l<24:3> el<26:14>
            n<> u<255> t<Module_common_item> p<256> c<254> l<24:3> el<26:14>
              n<> u<254> t<Module_or_generate_item_declaration> p<255> c<253> l<24:3> el<26:14>
                n<> u<253> t<Package_or_generate_item_declaration> p<254> c<252> l<24:3> el<26:14>
                  n<> u<252> t<Assertion_item_declaration> p<253> c<251> l<24:3> el<26:14>
                    n<> u<251> t<Property_declaration> p<252> c<216> l<24:3> el<26:14>
                      n<p_rotation_range> u<216> t<STRING_CONST> p<251> s<249> l<24:12> el<24:28>
                      n<> u<249> t<Property_spec> p<251> c<223> s<250> l<25:5> el<25:53>
                        n<> u<223> t<Clocking_event> p<249> c<222> s<248> l<25:5> el<25:19>
                          n<> u<222> t<Event_expression> p<223> c<217> l<25:7> el<25:18>
                            n<> u<217> t<Edge_Posedge> p<222> s<221> l<25:7> el<25:14>
                            n<> u<221> t<Expression> p<222> c<220> l<25:15> el<25:18>
                              n<> u<220> t<Primary> p<221> c<219> l<25:15> el<25:18>
                                n<> u<219> t<Primary_literal> p<220> c<218> l<25:15> el<25:18>
                                  n<clk> u<218> t<STRING_CONST> p<219> l<25:15> el<25:18>
                        n<> u<248> t<Property_expr> p<249> c<232> l<25:20> el<25:53>
                          n<> u<232> t<Sequence_expr> p<248> c<231> s<247> l<25:20> el<25:28>
                            n<> u<231> t<Expression_or_dist> p<232> c<230> l<25:20> el<25:28>
                              n<> u<230> t<Expression> p<231> c<229> l<25:20> el<25:28>
                                n<> u<229> t<Expression> p<230> c<228> l<25:21> el<25:27>
                                  n<> u<228> t<Unary_Not> p<229> s<227> l<25:21> el<25:22>
                                  n<> u<227> t<Expression> p<229> c<226> l<25:22> el<25:27>
                                    n<> u<226> t<Primary> p<227> c<225> l<25:22> el<25:27>
                                      n<> u<225> t<Primary_literal> p<226> c<224> l<25:22> el<25:27>
                                        n<rst_n> u<224> t<STRING_CONST> p<225> l<25:22> el<25:27>
                          n<> u<247> t<OVERLAP_IMPLY> p<248> s<246> l<25:29> el<25:32>
                          n<> u<246> t<Property_expr> p<248> c<245> l<25:33> el<25:53>
                            n<> u<245> t<Sequence_expr> p<246> c<244> l<25:33> el<25:53>
                              n<> u<244> t<Expression_or_dist> p<245> c<243> l<25:33> el<25:53>
                                n<> u<243> t<Expression> p<244> c<242> l<25:33> el<25:53>
                                  n<> u<242> t<Expression> p<243> c<236> l<25:34> el<25:52>
                                    n<> u<236> t<Expression> p<242> c<235> s<241> l<25:34> el<25:43>
                                      n<> u<235> t<Primary> p<236> c<234> l<25:34> el<25:43>
                                        n<> u<234> t<Primary_literal> p<235> c<233> l<25:34> el<25:43>
                                          n<rotate_by> u<233> t<STRING_CONST> p<234> l<25:34> el<25:43>
                                    n<> u<241> t<BinOp_LessEqual> p<242> s<240> l<25:44> el<25:46>
                                    n<> u<240> t<Expression> p<242> c<239> l<25:47> el<25:52>
                                      n<> u<239> t<Primary> p<240> c<238> l<25:47> el<25:52>
                                        n<> u<238> t<Primary_literal> p<239> c<237> l<25:47> el<25:52>
                                          n<5'd31> u<237> t<INT_CONST> p<238> l<25:47> el<25:52>
                      n<> u<250> t<ENDPROPERTY> p<251> l<26:3> el<26:14>
        n<> u<275> t<Non_port_module_item> p<350> c<274> s<276> l<27:3> el<27:55>
          n<> u<274> t<Module_or_generate_item> p<275> c<273> l<27:3> el<27:55>
            n<> u<273> t<Module_common_item> p<274> c<272> l<27:3> el<27:55>
              n<> u<272> t<Assertion_item> p<273> c<271> l<27:3> el<27:55>
                n<> u<271> t<Concurrent_assertion_item> p<272> c<258> l<27:3> el<27:55>
                  n<a_rotation_range> u<258> t<STRING_CONST> p<271> s<270> l<27:3> el<27:19>
                  n<> u<270> t<Concurrent_assertion_statement> p<271> c<269> l<27:21> el<27:55>
                    n<> u<269> t<Assert_property_statement> p<270> c<266> l<27:21> el<27:55>
                      n<> u<266> t<Property_spec> p<269> c<265> s<268> l<27:37> el<27:53>
                        n<> u<265> t<Property_expr> p<266> c<264> l<27:37> el<27:53>
                          n<> u<264> t<Sequence_expr> p<265> c<263> l<27:37> el<27:53>
                            n<> u<263> t<Expression_or_dist> p<264> c<262> l<27:37> el<27:53>
                              n<> u<262> t<Expression> p<263> c<261> l<27:37> el<27:53>
                                n<> u<261> t<Primary> p<262> c<260> l<27:37> el<27:53>
                                  n<> u<260> t<Primary_literal> p<261> c<259> l<27:37> el<27:53>
                                    n<p_rotation_range> u<259> t<STRING_CONST> p<260> l<27:37> el<27:53>
                      n<> u<268> t<Action_block> p<269> c<267> l<27:54> el<27:55>
                        n<> u<267> t<Statement_or_null> p<268> l<27:54> el<27:55>
        n<// No Rotation> u<276> t<LINE_COMMENT> p<350> s<330> l<29:3> el<29:17>
        n<> u<330> t<Non_port_module_item> p<350> c<329> s<348> l<30:3> el<32:14>
          n<> u<329> t<Module_or_generate_item> p<330> c<328> l<30:3> el<32:14>
            n<> u<328> t<Module_common_item> p<329> c<327> l<30:3> el<32:14>
              n<> u<327> t<Module_or_generate_item_declaration> p<328> c<326> l<30:3> el<32:14>
                n<> u<326> t<Package_or_generate_item_declaration> p<327> c<325> l<30:3> el<32:14>
                  n<> u<325> t<Assertion_item_declaration> p<326> c<324> l<30:3> el<32:14>
                    n<> u<324> t<Property_declaration> p<325> c<277> l<30:3> el<32:14>
                      n<p_no_rotation> u<277> t<STRING_CONST> p<324> s<322> l<30:12> el<30:25>
                      n<> u<322> t<Property_spec> p<324> c<284> s<323> l<31:5> el<31:71>
                        n<> u<284> t<Clocking_event> p<322> c<283> s<321> l<31:5> el<31:19>
                          n<> u<283> t<Event_expression> p<284> c<278> l<31:7> el<31:18>
                            n<> u<278> t<Edge_Posedge> p<283> s<282> l<31:7> el<31:14>
                            n<> u<282> t<Expression> p<283> c<281> l<31:15> el<31:18>
                              n<> u<281> t<Primary> p<282> c<280> l<31:15> el<31:18>
                                n<> u<280> t<Primary_literal> p<281> c<279> l<31:15> el<31:18>
                                  n<clk> u<279> t<STRING_CONST> p<280> l<31:15> el<31:18>
                        n<> u<321> t<Property_expr> p<322> c<305> l<31:20> el<31:71>
                          n<> u<305> t<Sequence_expr> p<321> c<304> s<320> l<31:20> el<31:46>
                            n<> u<304> t<Expression_or_dist> p<305> c<303> l<31:20> el<31:46>
                              n<> u<303> t<Expression> p<304> c<302> l<31:20> el<31:46>
                                n<> u<302> t<Expression> p<303> c<290> l<31:21> el<31:45>
                                  n<> u<290> t<Expression> p<302> c<289> s<301> l<31:21> el<31:27>
                                    n<> u<289> t<Unary_Not> p<290> s<288> l<31:21> el<31:22>
                                    n<> u<288> t<Expression> p<290> c<287> l<31:22> el<31:27>
                                      n<> u<287> t<Primary> p<288> c<286> l<31:22> el<31:27>
                                        n<> u<286> t<Primary_literal> p<287> c<285> l<31:22> el<31:27>
                                          n<rst_n> u<285> t<STRING_CONST> p<286> l<31:22> el<31:27>
                                  n<> u<301> t<BinOp_LogicAnd> p<302> s<300> l<31:28> el<31:30>
                                  n<> u<300> t<Expression> p<302> c<294> l<31:31> el<31:45>
                                    n<> u<294> t<Expression> p<300> c<293> s<299> l<31:31> el<31:40>
                                      n<> u<293> t<Primary> p<294> c<292> l<31:31> el<31:40>
                                        n<> u<292> t<Primary_literal> p<293> c<291> l<31:31> el<31:40>
                                          n<rotate_by> u<291> t<STRING_CONST> p<292> l<31:31> el<31:40>
                                    n<> u<299> t<BinOp_Equiv> p<300> s<298> l<31:41> el<31:43>
                                    n<> u<298> t<Expression> p<300> c<297> l<31:44> el<31:45>
                                      n<> u<297> t<Primary> p<298> c<296> l<31:44> el<31:45>
                                        n<> u<296> t<Primary_literal> p<297> c<295> l<31:44> el<31:45>
                                          n<0> u<295> t<INT_CONST> p<296> l<31:44> el<31:45>
                          n<> u<320> t<OVERLAP_IMPLY> p<321> s<319> l<31:47> el<31:50>
                          n<> u<319> t<Property_expr> p<321> c<318> l<31:51> el<31:71>
                            n<> u<318> t<Sequence_expr> p<319> c<317> l<31:51> el<31:71>
                              n<> u<317> t<Expression_or_dist> p<318> c<316> l<31:51> el<31:71>
                                n<> u<316> t<Expression> p<317> c<315> l<31:51> el<31:71>
                                  n<> u<315> t<Expression> p<316> c<309> l<31:52> el<31:70>
                                    n<> u<309> t<Expression> p<315> c<308> s<314> l<31:52> el<31:59>
                                      n<> u<308> t<Primary> p<309> c<307> l<31:52> el<31:59>
                                        n<> u<307> t<Primary_literal> p<308> c<306> l<31:52> el<31:59>
                                          n<rotated> u<306> t<STRING_CONST> p<307> l<31:52> el<31:59>
                                    n<> u<314> t<BinOp_Equiv> p<315> s<313> l<31:60> el<31:62>
                                    n<> u<313> t<Expression> p<315> c<312> l<31:63> el<31:70>
                                      n<> u<312> t<Primary> p<313> c<311> l<31:63> el<31:70>
                                        n<> u<311> t<Primary_literal> p<312> c<310> l<31:63> el<31:70>
                                          n<word_in> u<310> t<STRING_CONST> p<311> l<31:63> el<31:70>
                      n<> u<323> t<ENDPROPERTY> p<324> l<32:3> el<32:14>
        n<> u<348> t<Non_port_module_item> p<350> c<347> s<349> l<33:3> el<33:49>
          n<> u<347> t<Module_or_generate_item> p<348> c<346> l<33:3> el<33:49>
            n<> u<346> t<Module_common_item> p<347> c<345> l<33:3> el<33:49>
              n<> u<345> t<Assertion_item> p<346> c<344> l<33:3> el<33:49>
                n<> u<344> t<Concurrent_assertion_item> p<345> c<331> l<33:3> el<33:49>
                  n<a_no_rotation> u<331> t<STRING_CONST> p<344> s<343> l<33:3> el<33:16>
                  n<> u<343> t<Concurrent_assertion_statement> p<344> c<342> l<33:18> el<33:49>
                    n<> u<342> t<Assert_property_statement> p<343> c<339> l<33:18> el<33:49>
                      n<> u<339> t<Property_spec> p<342> c<338> s<341> l<33:34> el<33:47>
                        n<> u<338> t<Property_expr> p<339> c<337> l<33:34> el<33:47>
                          n<> u<337> t<Sequence_expr> p<338> c<336> l<33:34> el<33:47>
                            n<> u<336> t<Expression_or_dist> p<337> c<335> l<33:34> el<33:47>
                              n<> u<335> t<Expression> p<336> c<334> l<33:34> el<33:47>
                                n<> u<334> t<Primary> p<335> c<333> l<33:34> el<33:47>
                                  n<> u<333> t<Primary_literal> p<334> c<332> l<33:34> el<33:47>
                                    n<p_no_rotation> u<332> t<STRING_CONST> p<333> l<33:34> el<33:47>
                      n<> u<341> t<Action_block> p<342> c<340> l<33:48> el<33:49>
                        n<> u<340> t<Statement_or_null> p<341> l<33:48> el<33:49>
        n<> u<349> t<ENDMODULE> p<350> l<35:1> el<35:10>
    n<> u<397> t<Description> p<398> c<396> l<37:1> el<43:3>
      n<> u<396> t<Bind_directive> p<397> c<352> l<37:1> el<43:3>
        n<left_rotation> u<352> t<STRING_CONST> p<396> s<395> l<37:6> el<37:19>
        n<> u<395> t<Bind_instantiation> p<396> c<394> l<37:20> el<43:3>
          n<> u<394> t<Module_instantiation> p<395> c<353> l<37:20> el<43:3>
            n<left_rotate_assertions> u<353> t<STRING_CONST> p<394> s<393> l<37:20> el<37:42>
            n<> u<393> t<Hierarchical_instance> p<394> c<355> l<37:43> el<43:2>
              n<> u<355> t<Name_of_instance> p<393> c<354> s<392> l<37:43> el<37:67>
                n<u_left_rotate_assertions> u<354> t<STRING_CONST> p<355> l<37:43> el<37:67>
              n<> u<392> t<Port_connection_list> p<393> c<363> l<38:5> el<42:21>
                n<> u<363> t<Named_port_connection> p<392> c<356> s<371> l<38:5> el<38:14>
                  n<clk> u<356> t<STRING_CONST> p<363> s<361> l<38:6> el<38:9>
                  n<> u<361> t<OPEN_PARENS> p<363> s<360> l<38:9> el<38:10>
                  n<> u<360> t<Expression> p<363> c<359> s<362> l<38:10> el<38:13>
                    n<> u<359> t<Primary> p<360> c<358> l<38:10> el<38:13>
                      n<> u<358> t<Primary_literal> p<359> c<357> l<38:10> el<38:13>
                        n<clk> u<357> t<STRING_CONST> p<358> l<38:10> el<38:13>
                  n<> u<362> t<CLOSE_PARENS> p<363> l<38:13> el<38:14>
                n<> u<371> t<Named_port_connection> p<392> c<364> s<379> l<39:3> el<39:16>
                  n<rst_n> u<364> t<STRING_CONST> p<371> s<369> l<39:4> el<39:9>
                  n<> u<369> t<OPEN_PARENS> p<371> s<368> l<39:9> el<39:10>
                  n<> u<368> t<Expression> p<371> c<367> s<370> l<39:10> el<39:15>
                    n<> u<367> t<Primary> p<368> c<366> l<39:10> el<39:15>
                      n<> u<366> t<Primary_literal> p<367> c<365> l<39:10> el<39:15>
                        n<reset> u<365> t<STRING_CONST> p<366> l<39:10> el<39:15>
                  n<> u<370> t<CLOSE_PARENS> p<371> l<39:15> el<39:16>
                n<> u<379> t<Named_port_connection> p<392> c<372> s<383> l<40:3> el<40:20>
                  n<word_in> u<372> t<STRING_CONST> p<379> s<377> l<40:4> el<40:11>
                  n<> u<377> t<OPEN_PARENS> p<379> s<376> l<40:11> el<40:12>
                  n<> u<376> t<Expression> p<379> c<375> s<378> l<40:12> el<40:19>
                    n<> u<375> t<Primary> p<376> c<374> l<40:12> el<40:19>
                      n<> u<374> t<Primary_literal> p<375> c<373> l<40:12> el<40:19>
                        n<in_data> u<373> t<STRING_CONST> p<374> l<40:12> el<40:19>
                  n<> u<378> t<CLOSE_PARENS> p<379> l<40:19> el<40:20>
                n<> u<383> t<Named_port_connection> p<392> c<380> s<391> l<41:5> el<41:17>
                  n<rotate_by> u<380> t<STRING_CONST> p<383> s<381> l<41:6> el<41:15>
                  n<> u<381> t<OPEN_PARENS> p<383> s<382> l<41:15> el<41:16>
                  n<> u<382> t<CLOSE_PARENS> p<383> l<41:16> el<41:17>
                n<> u<391> t<Named_port_connection> p<392> c<384> l<42:3> el<42:21>
                  n<rotated> u<384> t<STRING_CONST> p<391> s<389> l<42:4> el<42:11>
                  n<> u<389> t<OPEN_PARENS> p<391> s<388> l<42:11> el<42:12>
                  n<> u<388> t<Expression> p<391> c<387> s<390> l<42:12> el<42:20>
                    n<> u<387> t<Primary> p<388> c<386> l<42:12> el<42:20>
                      n<> u<386> t<Primary_literal> p<387> c<385> l<42:12> el<42:20>
                        n<out_data> u<385> t<STRING_CONST> p<386> l<42:12> el<42:20>
                  n<> u<390> t<CLOSE_PARENS> p<391> l<42:20> el<42:21>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 192
LIB: work
FILE: ${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv
n<> u<191> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<191> s<190> l<1:1>
  n<> u<190> t<Source_text> p<191> c<189> l<1:1> el<21:10>
    n<> u<189> t<Description> p<190> c<188> l<1:1> el<21:10>
      n<> u<188> t<Module_declaration> p<189> c<59> l<1:1> el<21:10>
        n<> u<59> t<Module_ansi_header> p<188> c<2> s<161> l<1:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<59> s<3> l<1:1> el<1:7>
          n<left_rotation> u<3> t<STRING_CONST> p<59> s<4> l<1:8> el<1:21>
          n<> u<4> t<Package_import_declaration_list> p<59> s<58> l<1:22> el<1:22>
          n<> u<58> t<Port_declaration_list> p<59> c<11> l<1:22> el<6:2>
            n<> u<11> t<Ansi_port_declaration> p<58> c<9> s<12> l<2:5> el<2:19>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<2:5> el<2:15>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<2:5> el<2:10>
                n<> u<8> t<Net_port_type> p<9> c<6> l<2:11> el<2:15>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<2:11> el<2:15>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<2:16> el<2:16>
              n<clk> u<10> t<STRING_CONST> p<11> l<2:16> el<2:19>
            n<// Clock input> u<12> t<LINE_COMMENT> p<58> s<19> l<2:25> el<2:39>
            n<> u<19> t<Ansi_port_declaration> p<58> c<17> s<20> l<3:5> el<3:21>
              n<> u<17> t<Net_port_header> p<19> c<13> s<18> l<3:5> el<3:15>
                n<> u<13> t<PortDir_Inp> p<17> s<16> l<3:5> el<3:10>
                n<> u<16> t<Net_port_type> p<17> c<14> l<3:11> el<3:15>
                  n<> u<14> t<NetType_Wire> p<16> s<15> l<3:11> el<3:15>
                  n<> u<15> t<Data_type_or_implicit> p<16> l<3:16> el<3:16>
              n<reset> u<18> t<STRING_CONST> p<19> l<3:16> el<3:21>
            n<// Active-high synchronous reset> u<20> t<LINE_COMMENT> p<58> s<37> l<3:25> el<3:57>
            n<> u<37> t<Ansi_port_declaration> p<58> c<35> s<38> l<4:5> el<4:29>
              n<> u<35> t<Net_port_header> p<37> c<21> s<36> l<4:5> el<4:21>
                n<> u<21> t<PortDir_Inp> p<35> s<34> l<4:5> el<4:10>
                n<> u<34> t<Net_port_type> p<35> c<22> l<4:11> el<4:21>
                  n<> u<22> t<NetType_Wire> p<34> s<33> l<4:11> el<4:15>
                  n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<4:16> el<4:21>
                    n<> u<32> t<Packed_dimension> p<33> c<31> l<4:16> el<4:21>
                      n<> u<31> t<Constant_range> p<32> c<26> l<4:17> el<4:20>
                        n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<4:17> el<4:18>
                          n<> u<25> t<Constant_primary> p<26> c<24> l<4:17> el<4:18>
                            n<> u<24> t<Primary_literal> p<25> c<23> l<4:17> el<4:18>
                              n<7> u<23> t<INT_CONST> p<24> l<4:17> el<4:18>
                        n<> u<30> t<Constant_expression> p<31> c<29> l<4:19> el<4:20>
                          n<> u<29> t<Constant_primary> p<30> c<28> l<4:19> el<4:20>
                            n<> u<28> t<Primary_literal> p<29> c<27> l<4:19> el<4:20>
                              n<0> u<27> t<INT_CONST> p<28> l<4:19> el<4:20>
              n<in_data> u<36> t<STRING_CONST> p<37> l<4:22> el<4:29>
            n<// 8-bit input data> u<38> t<LINE_COMMENT> p<58> s<56> l<4:31> el<4:50>
            n<> u<56> t<Ansi_port_declaration> p<58> c<54> s<57> l<5:5> el<5:30>
              n<> u<54> t<Net_port_header> p<56> c<39> s<55> l<5:5> el<5:21>
                n<> u<39> t<PortDir_Out> p<54> s<53> l<5:5> el<5:11>
                n<> u<53> t<Net_port_type> p<54> c<52> l<5:12> el<5:21>
                  n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<5:12> el<5:21>
                    n<> u<51> t<Data_type> p<52> c<40> l<5:12> el<5:21>
                      n<> u<40> t<IntVec_TypeReg> p<51> s<50> l<5:12> el<5:15>
                      n<> u<50> t<Packed_dimension> p<51> c<49> l<5:16> el<5:21>
                        n<> u<49> t<Constant_range> p<50> c<44> l<5:17> el<5:20>
                          n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<5:17> el<5:18>
                            n<> u<43> t<Constant_primary> p<44> c<42> l<5:17> el<5:18>
                              n<> u<42> t<Primary_literal> p<43> c<41> l<5:17> el<5:18>
                                n<7> u<41> t<INT_CONST> p<42> l<5:17> el<5:18>
                          n<> u<48> t<Constant_expression> p<49> c<47> l<5:19> el<5:20>
                            n<> u<47> t<Constant_primary> p<48> c<46> l<5:19> el<5:20>
                              n<> u<46> t<Primary_literal> p<47> c<45> l<5:19> el<5:20>
                                n<0> u<45> t<INT_CONST> p<46> l<5:19> el<5:20>
              n<out_data> u<55> t<STRING_CONST> p<56> l<5:22> el<5:30>
            n<// 8-bit output data after rotation> u<57> t<LINE_COMMENT> p<58> l<5:32> el<5:67>
        n<> u<161> t<Non_port_module_item> p<188> c<160> s<186> l<8:1> el<15:4>
          n<> u<160> t<Module_or_generate_item> p<161> c<159> l<8:1> el<15:4>
            n<> u<159> t<Module_common_item> p<160> c<158> l<8:1> el<15:4>
              n<> u<158> t<Always_construct> p<159> c<60> l<8:1> el<15:4>
                n<> u<60> t<ALWAYS> p<158> s<157> l<8:1> el<8:7>
                n<> u<157> t<Statement> p<158> c<156> l<8:8> el<15:4>
                  n<> u<156> t<Statement_item> p<157> c<155> l<8:8> el<15:4>
                    n<> u<155> t<Procedural_timing_control_statement> p<156> c<76> l<8:8> el<15:4>
                      n<> u<76> t<Procedural_timing_control> p<155> c<75> s<154> l<8:8> el<8:39>
                        n<> u<75> t<Event_control> p<76> c<74> l<8:8> el<8:39>
                          n<> u<74> t<Event_expression> p<75> c<66> l<8:10> el<8:38>
                            n<> u<66> t<Event_expression> p<74> c<61> s<67> l<8:10> el<8:21>
                              n<> u<61> t<Edge_Posedge> p<66> s<65> l<8:10> el<8:17>
                              n<> u<65> t<Expression> p<66> c<64> l<8:18> el<8:21>
                                n<> u<64> t<Primary> p<65> c<63> l<8:18> el<8:21>
                                  n<> u<63> t<Primary_literal> p<64> c<62> l<8:18> el<8:21>
                                    n<clk> u<62> t<STRING_CONST> p<63> l<8:18> el<8:21>
                            n<> u<67> t<Or_operator> p<74> s<73> l<8:22> el<8:24>
                            n<> u<73> t<Event_expression> p<74> c<68> l<8:25> el<8:38>
                              n<> u<68> t<Edge_Posedge> p<73> s<72> l<8:25> el<8:32>
                              n<> u<72> t<Expression> p<73> c<71> l<8:33> el<8:38>
                                n<> u<71> t<Primary> p<72> c<70> l<8:33> el<8:38>
                                  n<> u<70> t<Primary_literal> p<71> c<69> l<8:33> el<8:38>
                                    n<reset> u<69> t<STRING_CONST> p<70> l<8:33> el<8:38>
                      n<> u<154> t<Statement_or_null> p<155> c<153> l<8:40> el<15:4>
                        n<> u<153> t<Statement> p<154> c<152> l<8:40> el<15:4>
                          n<> u<152> t<Statement_item> p<153> c<151> l<8:40> el<15:4>
                            n<> u<151> t<Seq_block> p<152> c<149> l<8:40> el<15:4>
                              n<> u<149> t<Statement_or_null> p<151> c<148> s<150> l<9:5> el<14:8>
                                n<> u<148> t<Statement> p<149> c<147> l<9:5> el<14:8>
                                  n<> u<147> t<Statement_item> p<148> c<146> l<9:5> el<14:8>
                                    n<> u<146> t<Conditional_statement> p<147> c<82> l<9:5> el<14:8>
                                      n<> u<82> t<Cond_predicate> p<146> c<81> s<101> l<9:9> el<9:14>
                                        n<> u<81> t<Expression_or_cond_pattern> p<82> c<80> l<9:9> el<9:14>
                                          n<> u<80> t<Expression> p<81> c<79> l<9:9> el<9:14>
                                            n<> u<79> t<Primary> p<80> c<78> l<9:9> el<9:14>
                                              n<> u<78> t<Primary_literal> p<79> c<77> l<9:9> el<9:14>
                                                n<reset> u<77> t<STRING_CONST> p<78> l<9:9> el<9:14>
                                      n<> u<101> t<Statement_or_null> p<146> c<100> s<145> l<9:16> el<11:8>
                                        n<> u<100> t<Statement> p<101> c<99> l<9:16> el<11:8>
                                          n<> u<99> t<Statement_item> p<100> c<98> l<9:16> el<11:8>
                                            n<> u<98> t<Seq_block> p<99> c<95> l<9:16> el<11:8>
                                              n<> u<95> t<Statement_or_null> p<98> c<94> s<96> l<10:9> el<10:34>
                                                n<> u<94> t<Statement> p<95> c<93> l<10:9> el<10:34>
                                                  n<> u<93> t<Statement_item> p<94> c<92> l<10:9> el<10:34>
                                                    n<> u<92> t<Nonblocking_assignment> p<93> c<87> l<10:9> el<10:33>
                                                      n<> u<87> t<Variable_lvalue> p<92> c<84> s<91> l<10:9> el<10:17>
                                                        n<> u<84> t<Ps_or_hierarchical_identifier> p<87> c<83> s<86> l<10:9> el<10:17>
                                                          n<out_data> u<83> t<STRING_CONST> p<84> l<10:9> el<10:17>
                                                        n<> u<86> t<Select> p<87> c<85> l<10:18> el<10:18>
                                                          n<> u<85> t<Bit_select> p<86> l<10:18> el<10:18>
                                                      n<> u<91> t<Expression> p<92> c<90> l<10:21> el<10:33>
                                                        n<> u<90> t<Primary> p<91> c<89> l<10:21> el<10:33>
                                                          n<> u<89> t<Primary_literal> p<90> c<88> l<10:21> el<10:33>
                                                            n<8'b0000_0000> u<88> t<INT_CONST> p<89> l<10:21> el<10:33>
                                              n<// Reset value> u<96> t<LINE_COMMENT> p<98> s<97> l<10:36> el<10:50>
                                              n<> u<97> t<END> p<98> l<11:5> el<11:8>
                                      n<> u<145> t<Statement_or_null> p<146> c<144> l<11:14> el<14:8>
                                        n<> u<144> t<Statement> p<145> c<143> l<11:14> el<14:8>
                                          n<> u<143> t<Statement_item> p<144> c<102> l<11:14> el<14:8>
                                            n<// Perform left rotation> u<102> t<LINE_COMMENT> p<143> s<142> l<12:9> el<12:33>
                                            n<> u<142> t<Seq_block> p<143> c<140> l<11:14> el<14:8>
                                              n<> u<140> t<Statement_or_null> p<142> c<139> s<141> l<13:9> el<13:50>
                                                n<> u<139> t<Statement> p<140> c<138> l<13:9> el<13:50>
                                                  n<> u<138> t<Statement_item> p<139> c<137> l<13:9> el<13:50>
                                                    n<> u<137> t<Nonblocking_assignment> p<138> c<107> l<13:9> el<13:49>
                                                      n<> u<107> t<Variable_lvalue> p<137> c<104> s<136> l<13:9> el<13:17>
                                                        n<> u<104> t<Ps_or_hierarchical_identifier> p<107> c<103> s<106> l<13:9> el<13:17>
                                                          n<out_data> u<103> t<STRING_CONST> p<104> l<13:9> el<13:17>
                                                        n<> u<106> t<Select> p<107> c<105> l<13:18> el<13:18>
                                                          n<> u<105> t<Bit_select> p<106> l<13:18> el<13:18>
                                                      n<> u<136> t<Expression> p<137> c<135> l<13:21> el<13:49>
                                                        n<> u<135> t<Primary> p<136> c<134> l<13:21> el<13:49>
                                                          n<> u<134> t<Concatenation> p<135> c<123> l<13:21> el<13:49>
                                                            n<> u<123> t<Expression> p<134> c<122> s<133> l<13:22> el<13:35>
                                                              n<> u<122> t<Primary> p<123> c<121> l<13:22> el<13:35>
                                                                n<> u<121> t<Complex_func_call> p<122> c<108> l<13:22> el<13:35>
                                                                  n<out_data> u<108> t<STRING_CONST> p<121> s<120> l<13:22> el<13:30>
                                                                  n<> u<120> t<Select> p<121> c<109> l<13:30> el<13:35>
                                                                    n<> u<109> t<Bit_select> p<120> s<119> l<13:30> el<13:30>
                                                                    n<> u<119> t<Part_select_range> p<120> c<118> l<13:31> el<13:34>
                                                                      n<> u<118> t<Constant_range> p<119> c<113> l<13:31> el<13:34>
                                                                        n<> u<113> t<Constant_expression> p<118> c<112> s<117> l<13:31> el<13:32>
                                                                          n<> u<112> t<Constant_primary> p<113> c<111> l<13:31> el<13:32>
                                                                            n<> u<111> t<Primary_literal> p<112> c<110> l<13:31> el<13:32>
                                                                              n<6> u<110> t<INT_CONST> p<111> l<13:31> el<13:32>
                                                                        n<> u<117> t<Constant_expression> p<118> c<116> l<13:33> el<13:34>
                                                                          n<> u<116> t<Constant_primary> p<117> c<115> l<13:33> el<13:34>
                                                                            n<> u<115> t<Primary_literal> p<116> c<114> l<13:33> el<13:34>
                                                                              n<0> u<114> t<INT_CONST> p<115> l<13:33> el<13:34>
                                                            n<> u<133> t<Expression> p<134> c<132> l<13:37> el<13:48>
                                                              n<> u<132> t<Primary> p<133> c<131> l<13:37> el<13:48>
                                                                n<> u<131> t<Complex_func_call> p<132> c<124> l<13:37> el<13:48>
                                                                  n<out_data> u<124> t<STRING_CONST> p<131> s<130> l<13:37> el<13:45>
                                                                  n<> u<130> t<Select> p<131> c<129> l<13:45> el<13:48>
                                                                    n<> u<129> t<Bit_select> p<130> c<128> l<13:45> el<13:48>
                                                                      n<> u<128> t<Expression> p<129> c<127> l<13:46> el<13:47>
                                                                        n<> u<127> t<Primary> p<128> c<126> l<13:46> el<13:47>
                                                                          n<> u<126> t<Primary_literal> p<127> c<125> l<13:46> el<13:47>
                                                                            n<7> u<125> t<INT_CONST> p<126> l<13:46> el<13:47>
                                              n<> u<141> t<END> p<142> l<14:5> el<14:8>
                              n<> u<150> t<END> p<151> l<15:1> el<15:4>
        n<> u<186> t<Non_port_module_item> p<188> c<185> s<187> l<17:1> el<19:4>
          n<> u<185> t<Module_or_generate_item> p<186> c<184> l<17:1> el<19:4>
            n<> u<184> t<Module_common_item> p<185> c<183> l<17:1> el<19:4>
              n<> u<183> t<Initial_construct> p<184> c<182> l<17:1> el<19:4>
                n<> u<182> t<Statement_or_null> p<183> c<181> l<17:9> el<19:4>
                  n<> u<181> t<Statement> p<182> c<180> l<17:9> el<19:4>
                    n<> u<180> t<Statement_item> p<181> c<179> l<17:9> el<19:4>
                      n<> u<179> t<Seq_block> p<180> c<176> l<17:9> el<19:4>
                        n<> u<176> t<Statement_or_null> p<179> c<175> s<177> l<18:5> el<18:29>
                          n<> u<175> t<Statement> p<176> c<174> l<18:5> el<18:29>
                            n<> u<174> t<Statement_item> p<175> c<173> l<18:5> el<18:29>
                              n<> u<173> t<Blocking_assignment> p<174> c<172> l<18:5> el<18:28>
                                n<> u<172> t<Operator_assignment> p<173> c<166> l<18:5> el<18:28>
                                  n<> u<166> t<Variable_lvalue> p<172> c<163> s<167> l<18:5> el<18:13>
                                    n<> u<163> t<Ps_or_hierarchical_identifier> p<166> c<162> s<165> l<18:5> el<18:13>
                                      n<out_data> u<162> t<STRING_CONST> p<163> l<18:5> el<18:13>
                                    n<> u<165> t<Select> p<166> c<164> l<18:14> el<18:14>
                                      n<> u<164> t<Bit_select> p<165> l<18:14> el<18:14>
                                  n<> u<167> t<AssignOp_Assign> p<172> s<171> l<18:14> el<18:15>
                                  n<> u<171> t<Expression> p<172> c<170> l<18:16> el<18:28>
                                    n<> u<170> t<Primary> p<171> c<169> l<18:16> el<18:28>
                                      n<> u<169> t<Primary_literal> p<170> c<168> l<18:16> el<18:28>
                                        n<8'b0000_0000> u<168> t<INT_CONST> p<169> l<18:16> el<18:28>
                        n<// Initial value> u<177> t<LINE_COMMENT> p<179> s<178> l<18:31> el<18:47>
                        n<> u<178> t<END> p<179> l<19:1> el<19:4>
        n<> u<187> t<ENDMODULE> p<188> l<21:1> el<21:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 361
LIB: work
FILE: ${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv
n<> u<360> t<Top_level_rule> c<1> l<2:1> el<48:1>
  n<> u<1> t<Null_rule> p<360> s<359> l<2:1> el<2:1>
  n<> u<359> t<Source_text> p<360> c<358> l<2:1> el<46:10>
    n<> u<358> t<Description> p<359> c<357> l<2:1> el<46:10>
      n<> u<357> t<Module_declaration> p<358> c<5> l<2:1> el<46:10>
        n<> u<5> t<Module_ansi_header> p<357> c<2> s<19> l<2:1> el<2:25>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<tb_left_rotation> u<3> t<STRING_CONST> p<5> s<4> l<2:8> el<2:24>
          n<> u<4> t<Package_import_declaration_list> p<5> l<2:24> el<2:24>
        n<> u<19> t<Non_port_module_item> p<357> c<18> s<41> l<3:5> el<3:20>
          n<> u<18> t<Module_or_generate_item> p<19> c<17> l<3:5> el<3:20>
            n<> u<17> t<Module_common_item> p<18> c<16> l<3:5> el<3:20>
              n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<3:5> el<3:20>
                n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<3:5> el<3:20>
                  n<> u<14> t<Data_declaration> p<15> c<13> l<3:5> el<3:20>
                    n<> u<13> t<Variable_declaration> p<14> c<7> l<3:5> el<3:20>
                      n<> u<7> t<Data_type> p<13> c<6> s<12> l<3:5> el<3:8>
                        n<> u<6> t<IntVec_TypeReg> p<7> l<3:5> el<3:8>
                      n<> u<12> t<Variable_decl_assignment_list> p<13> c<9> l<3:9> el<3:19>
                        n<> u<9> t<Variable_decl_assignment> p<12> c<8> s<11> l<3:9> el<3:12>
                          n<clk> u<8> t<STRING_CONST> p<9> l<3:9> el<3:12>
                        n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:14> el<3:19>
                          n<reset> u<10> t<STRING_CONST> p<11> l<3:14> el<3:19>
        n<> u<41> t<Non_port_module_item> p<357> c<40> s<62> l<4:5> el<4:23>
          n<> u<40> t<Module_or_generate_item> p<41> c<39> l<4:5> el<4:23>
            n<> u<39> t<Module_common_item> p<40> c<38> l<4:5> el<4:23>
              n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<4:5> el<4:23>
                n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<4:5> el<4:23>
                  n<> u<36> t<Data_declaration> p<37> c<35> l<4:5> el<4:23>
                    n<> u<35> t<Variable_declaration> p<36> c<31> l<4:5> el<4:23>
                      n<> u<31> t<Data_type> p<35> c<20> s<34> l<4:5> el<4:14>
                        n<> u<20> t<IntVec_TypeReg> p<31> s<30> l<4:5> el<4:8>
                        n<> u<30> t<Packed_dimension> p<31> c<29> l<4:9> el<4:14>
                          n<> u<29> t<Constant_range> p<30> c<24> l<4:10> el<4:13>
                            n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<4:10> el<4:11>
                              n<> u<23> t<Constant_primary> p<24> c<22> l<4:10> el<4:11>
                                n<> u<22> t<Primary_literal> p<23> c<21> l<4:10> el<4:11>
                                  n<7> u<21> t<INT_CONST> p<22> l<4:10> el<4:11>
                            n<> u<28> t<Constant_expression> p<29> c<27> l<4:12> el<4:13>
                              n<> u<27> t<Constant_primary> p<28> c<26> l<4:12> el<4:13>
                                n<> u<26> t<Primary_literal> p<27> c<25> l<4:12> el<4:13>
                                  n<0> u<25> t<INT_CONST> p<26> l<4:12> el<4:13>
                      n<> u<34> t<Variable_decl_assignment_list> p<35> c<33> l<4:15> el<4:22>
                        n<> u<33> t<Variable_decl_assignment> p<34> c<32> l<4:15> el<4:22>
                          n<in_data> u<32> t<STRING_CONST> p<33> l<4:15> el<4:22>
        n<> u<62> t<Non_port_module_item> p<357> c<61> s<63> l<5:5> el<5:25>
          n<> u<61> t<Module_or_generate_item> p<62> c<60> l<5:5> el<5:25>
            n<> u<60> t<Module_common_item> p<61> c<59> l<5:5> el<5:25>
              n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<5:5> el<5:25>
                n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<5:5> el<5:25>
                  n<> u<57> t<Net_declaration> p<58> c<42> l<5:5> el<5:25>
                    n<> u<42> t<NetType_Wire> p<57> s<53> l<5:5> el<5:9>
                    n<> u<53> t<Data_type_or_implicit> p<57> c<52> s<56> l<5:10> el<5:15>
                      n<> u<52> t<Packed_dimension> p<53> c<51> l<5:10> el<5:15>
                        n<> u<51> t<Constant_range> p<52> c<46> l<5:11> el<5:14>
                          n<> u<46> t<Constant_expression> p<51> c<45> s<50> l<5:11> el<5:12>
                            n<> u<45> t<Constant_primary> p<46> c<44> l<5:11> el<5:12>
                              n<> u<44> t<Primary_literal> p<45> c<43> l<5:11> el<5:12>
                                n<7> u<43> t<INT_CONST> p<44> l<5:11> el<5:12>
                          n<> u<50> t<Constant_expression> p<51> c<49> l<5:13> el<5:14>
                            n<> u<49> t<Constant_primary> p<50> c<48> l<5:13> el<5:14>
                              n<> u<48> t<Primary_literal> p<49> c<47> l<5:13> el<5:14>
                                n<0> u<47> t<INT_CONST> p<48> l<5:13> el<5:14>
                    n<> u<56> t<Net_decl_assignment_list> p<57> c<55> l<5:16> el<5:24>
                      n<> u<55> t<Net_decl_assignment> p<56> c<54> l<5:16> el<5:24>
                        n<out_data> u<54> t<STRING_CONST> p<55> l<5:16> el<5:24>
        n<// Instantiate the left_rotation module> u<63> t<LINE_COMMENT> p<357> s<103> l<7:5> el<7:44>
        n<> u<103> t<Non_port_module_item> p<357> c<102> s<104> l<8:5> el<13:7>
          n<> u<102> t<Module_or_generate_item> p<103> c<101> l<8:5> el<13:7>
            n<> u<101> t<Module_instantiation> p<102> c<64> l<8:5> el<13:7>
              n<left_rotation> u<64> t<STRING_CONST> p<101> s<100> l<8:5> el<8:18>
              n<> u<100> t<Hierarchical_instance> p<101> c<66> l<8:19> el<13:6>
                n<> u<66> t<Name_of_instance> p<100> c<65> s<99> l<8:19> el<8:37>
                  n<left_rotation_inst> u<65> t<STRING_CONST> p<66> l<8:19> el<8:37>
                n<> u<99> t<Port_connection_list> p<100> c<74> l<9:9> el<12:28>
                  n<> u<74> t<Named_port_connection> p<99> c<67> s<82> l<9:9> el<9:18>
                    n<clk> u<67> t<STRING_CONST> p<74> s<72> l<9:10> el<9:13>
                    n<> u<72> t<OPEN_PARENS> p<74> s<71> l<9:13> el<9:14>
                    n<> u<71> t<Expression> p<74> c<70> s<73> l<9:14> el<9:17>
                      n<> u<70> t<Primary> p<71> c<69> l<9:14> el<9:17>
                        n<> u<69> t<Primary_literal> p<70> c<68> l<9:14> el<9:17>
                          n<clk> u<68> t<STRING_CONST> p<69> l<9:14> el<9:17>
                    n<> u<73> t<CLOSE_PARENS> p<74> l<9:17> el<9:18>
                  n<> u<82> t<Named_port_connection> p<99> c<75> s<90> l<10:9> el<10:22>
                    n<reset> u<75> t<STRING_CONST> p<82> s<80> l<10:10> el<10:15>
                    n<> u<80> t<OPEN_PARENS> p<82> s<79> l<10:15> el<10:16>
                    n<> u<79> t<Expression> p<82> c<78> s<81> l<10:16> el<10:21>
                      n<> u<78> t<Primary> p<79> c<77> l<10:16> el<10:21>
                        n<> u<77> t<Primary_literal> p<78> c<76> l<10:16> el<10:21>
                          n<reset> u<76> t<STRING_CONST> p<77> l<10:16> el<10:21>
                    n<> u<81> t<CLOSE_PARENS> p<82> l<10:21> el<10:22>
                  n<> u<90> t<Named_port_connection> p<99> c<83> s<98> l<11:9> el<11:26>
                    n<in_data> u<83> t<STRING_CONST> p<90> s<88> l<11:10> el<11:17>
                    n<> u<88> t<OPEN_PARENS> p<90> s<87> l<11:17> el<11:18>
                    n<> u<87> t<Expression> p<90> c<86> s<89> l<11:18> el<11:25>
                      n<> u<86> t<Primary> p<87> c<85> l<11:18> el<11:25>
                        n<> u<85> t<Primary_literal> p<86> c<84> l<11:18> el<11:25>
                          n<in_data> u<84> t<STRING_CONST> p<85> l<11:18> el<11:25>
                    n<> u<89> t<CLOSE_PARENS> p<90> l<11:25> el<11:26>
                  n<> u<98> t<Named_port_connection> p<99> c<91> l<12:9> el<12:28>
                    n<out_data> u<91> t<STRING_CONST> p<98> s<96> l<12:10> el<12:18>
                    n<> u<96> t<OPEN_PARENS> p<98> s<95> l<12:18> el<12:19>
                    n<> u<95> t<Expression> p<98> c<94> s<97> l<12:19> el<12:27>
                      n<> u<94> t<Primary> p<95> c<93> l<12:19> el<12:27>
                        n<> u<93> t<Primary_literal> p<94> c<92> l<12:19> el<12:27>
                          n<out_data> u<92> t<STRING_CONST> p<93> l<12:19> el<12:27>
                    n<> u<97> t<CLOSE_PARENS> p<98> l<12:27> el<12:28>
        n<// Clock generator> u<104> t<LINE_COMMENT> p<357> s<137> l<15:5> el<15:23>
        n<> u<137> t<Non_port_module_item> p<357> c<136> s<138> l<16:5> el<18:8>
          n<> u<136> t<Module_or_generate_item> p<137> c<135> l<16:5> el<18:8>
            n<> u<135> t<Module_common_item> p<136> c<134> l<16:5> el<18:8>
              n<> u<134> t<Always_construct> p<135> c<105> l<16:5> el<18:8>
                n<> u<105> t<ALWAYS> p<134> s<133> l<16:5> el<16:11>
                n<> u<133> t<Statement> p<134> c<132> l<16:12> el<18:8>
                  n<> u<132> t<Statement_item> p<133> c<131> l<16:12> el<18:8>
                    n<> u<131> t<Seq_block> p<132> c<129> l<16:12> el<18:8>
                      n<> u<129> t<Statement_or_null> p<131> c<128> s<130> l<17:9> el<17:23>
                        n<> u<128> t<Statement> p<129> c<127> l<17:9> el<17:23>
                          n<> u<127> t<Statement_item> p<128> c<126> l<17:9> el<17:23>
                            n<> u<126> t<Procedural_timing_control_statement> p<127> c<108> l<17:9> el<17:23>
                              n<> u<108> t<Procedural_timing_control> p<126> c<107> s<125> l<17:9> el<17:11>
                                n<> u<107> t<Delay_control> p<108> c<106> l<17:9> el<17:11>
                                  n<#5> u<106> t<INT_CONST> p<107> l<17:9> el<17:11>
                              n<> u<125> t<Statement_or_null> p<126> c<124> l<17:12> el<17:23>
                                n<> u<124> t<Statement> p<125> c<123> l<17:12> el<17:23>
                                  n<> u<123> t<Statement_item> p<124> c<122> l<17:12> el<17:23>
                                    n<> u<122> t<Blocking_assignment> p<123> c<121> l<17:12> el<17:22>
                                      n<> u<121> t<Operator_assignment> p<122> c<113> l<17:12> el<17:22>
                                        n<> u<113> t<Variable_lvalue> p<121> c<110> s<114> l<17:12> el<17:15>
                                          n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<17:12> el<17:15>
                                            n<clk> u<109> t<STRING_CONST> p<110> l<17:12> el<17:15>
                                          n<> u<112> t<Select> p<113> c<111> l<17:16> el<17:16>
                                            n<> u<111> t<Bit_select> p<112> l<17:16> el<17:16>
                                        n<> u<114> t<AssignOp_Assign> p<121> s<120> l<17:16> el<17:17>
                                        n<> u<120> t<Expression> p<121> c<119> l<17:18> el<17:22>
                                          n<> u<119> t<Unary_Tilda> p<120> s<118> l<17:18> el<17:19>
                                          n<> u<118> t<Expression> p<120> c<117> l<17:19> el<17:22>
                                            n<> u<117> t<Primary> p<118> c<116> l<17:19> el<17:22>
                                              n<> u<116> t<Primary_literal> p<117> c<115> l<17:19> el<17:22>
                                                n<clk> u<115> t<STRING_CONST> p<116> l<17:19> el<17:22>
                      n<> u<130> t<END> p<131> l<18:5> el<18:8>
        n<// Test procedure> u<138> t<LINE_COMMENT> p<357> s<355> l<20:5> el<20:22>
        n<> u<355> t<Non_port_module_item> p<357> c<354> s<356> l<21:5> el<45:8>
          n<> u<354> t<Module_or_generate_item> p<355> c<353> l<21:5> el<45:8>
            n<> u<353> t<Module_common_item> p<354> c<352> l<21:5> el<45:8>
              n<> u<352> t<Initial_construct> p<353> c<351> l<21:5> el<45:8>
                n<> u<351> t<Statement_or_null> p<352> c<350> l<21:13> el<45:8>
                  n<> u<350> t<Statement> p<351> c<349> l<21:13> el<45:8>
                    n<> u<349> t<Statement_item> p<350> c<139> l<21:13> el<45:8>
                      n<// Initial conditions> u<139> t<LINE_COMMENT> p<349> s<348> l<22:9> el<22:30>
                      n<> u<348> t<Seq_block> p<349> c<154> l<21:13> el<45:8>
                        n<> u<154> t<Statement_or_null> p<348> c<153> s<169> l<23:9> el<23:17>
                          n<> u<153> t<Statement> p<154> c<152> l<23:9> el<23:17>
                            n<> u<152> t<Statement_item> p<153> c<151> l<23:9> el<23:17>
                              n<> u<151> t<Blocking_assignment> p<152> c<150> l<23:9> el<23:16>
                                n<> u<150> t<Operator_assignment> p<151> c<144> l<23:9> el<23:16>
                                  n<> u<144> t<Variable_lvalue> p<150> c<141> s<145> l<23:9> el<23:12>
                                    n<> u<141> t<Ps_or_hierarchical_identifier> p<144> c<140> s<143> l<23:9> el<23:12>
                                      n<clk> u<140> t<STRING_CONST> p<141> l<23:9> el<23:12>
                                    n<> u<143> t<Select> p<144> c<142> l<23:13> el<23:13>
                                      n<> u<142> t<Bit_select> p<143> l<23:13> el<23:13>
                                  n<> u<145> t<AssignOp_Assign> p<150> s<149> l<23:13> el<23:14>
                                  n<> u<149> t<Expression> p<150> c<148> l<23:15> el<23:16>
                                    n<> u<148> t<Primary> p<149> c<147> l<23:15> el<23:16>
                                      n<> u<147> t<Primary_literal> p<148> c<146> l<23:15> el<23:16>
                                        n<0> u<146> t<INT_CONST> p<147> l<23:15> el<23:16>
                        n<> u<169> t<Statement_or_null> p<348> c<168> s<184> l<24:9> el<24:19>
                          n<> u<168> t<Statement> p<169> c<167> l<24:9> el<24:19>
                            n<> u<167> t<Statement_item> p<168> c<166> l<24:9> el<24:19>
                              n<> u<166> t<Blocking_assignment> p<167> c<165> l<24:9> el<24:18>
                                n<> u<165> t<Operator_assignment> p<166> c<159> l<24:9> el<24:18>
                                  n<> u<159> t<Variable_lvalue> p<165> c<156> s<160> l<24:9> el<24:14>
                                    n<> u<156> t<Ps_or_hierarchical_identifier> p<159> c<155> s<158> l<24:9> el<24:14>
                                      n<reset> u<155> t<STRING_CONST> p<156> l<24:9> el<24:14>
                                    n<> u<158> t<Select> p<159> c<157> l<24:15> el<24:15>
                                      n<> u<157> t<Bit_select> p<158> l<24:15> el<24:15>
                                  n<> u<160> t<AssignOp_Assign> p<165> s<164> l<24:15> el<24:16>
                                  n<> u<164> t<Expression> p<165> c<163> l<24:17> el<24:18>
                                    n<> u<163> t<Primary> p<164> c<162> l<24:17> el<24:18>
                                      n<> u<162> t<Primary_literal> p<163> c<161> l<24:17> el<24:18>
                                        n<1> u<161> t<INT_CONST> p<162> l<24:17> el<24:18>
                        n<> u<184> t<Statement_or_null> p<348> c<183> s<206> l<25:9> el<25:24>
                          n<> u<183> t<Statement> p<184> c<182> l<25:9> el<25:24>
                            n<> u<182> t<Statement_item> p<183> c<181> l<25:9> el<25:24>
                              n<> u<181> t<Blocking_assignment> p<182> c<180> l<25:9> el<25:23>
                                n<> u<180> t<Operator_assignment> p<181> c<174> l<25:9> el<25:23>
                                  n<> u<174> t<Variable_lvalue> p<180> c<171> s<175> l<25:9> el<25:16>
                                    n<> u<171> t<Ps_or_hierarchical_identifier> p<174> c<170> s<173> l<25:9> el<25:16>
                                      n<in_data> u<170> t<STRING_CONST> p<171> l<25:9> el<25:16>
                                    n<> u<173> t<Select> p<174> c<172> l<25:17> el<25:17>
                                      n<> u<172> t<Bit_select> p<173> l<25:17> el<25:17>
                                  n<> u<175> t<AssignOp_Assign> p<180> s<179> l<25:17> el<25:18>
                                  n<> u<179> t<Expression> p<180> c<178> l<25:19> el<25:23>
                                    n<> u<178> t<Primary> p<179> c<177> l<25:19> el<25:23>
                                      n<> u<177> t<Primary_literal> p<178> c<176> l<25:19> el<25:23>
                                        n<8'b0> u<176> t<INT_CONST> p<177> l<25:19> el<25:23>
                        n<> u<206> t<Statement_or_null> p<348> c<205> s<214> l<26:9> el<26:23>
                          n<> u<205> t<Statement> p<206> c<204> l<26:9> el<26:23>
                            n<> u<204> t<Statement_item> p<205> c<203> l<26:9> el<26:23>
                              n<> u<203> t<Procedural_timing_control_statement> p<204> c<187> l<26:9> el<26:23>
                                n<> u<187> t<Procedural_timing_control> p<203> c<186> s<202> l<26:9> el<26:12>
                                  n<> u<186> t<Delay_control> p<187> c<185> l<26:9> el<26:12>
                                    n<#10> u<185> t<INT_CONST> p<186> l<26:9> el<26:12>
                                n<> u<202> t<Statement_or_null> p<203> c<201> l<26:13> el<26:23>
                                  n<> u<201> t<Statement> p<202> c<200> l<26:13> el<26:23>
                                    n<> u<200> t<Statement_item> p<201> c<199> l<26:13> el<26:23>
                                      n<> u<199> t<Blocking_assignment> p<200> c<198> l<26:13> el<26:22>
                                        n<> u<198> t<Operator_assignment> p<199> c<192> l<26:13> el<26:22>
                                          n<> u<192> t<Variable_lvalue> p<198> c<189> s<193> l<26:13> el<26:18>
                                            n<> u<189> t<Ps_or_hierarchical_identifier> p<192> c<188> s<191> l<26:13> el<26:18>
                                              n<reset> u<188> t<STRING_CONST> p<189> l<26:13> el<26:18>
                                            n<> u<191> t<Select> p<192> c<190> l<26:19> el<26:19>
                                              n<> u<190> t<Bit_select> p<191> l<26:19> el<26:19>
                                          n<> u<193> t<AssignOp_Assign> p<198> s<197> l<26:19> el<26:20>
                                          n<> u<197> t<Expression> p<198> c<196> l<26:21> el<26:22>
                                            n<> u<196> t<Primary> p<197> c<195> l<26:21> el<26:22>
                                              n<> u<195> t<Primary_literal> p<196> c<194> l<26:21> el<26:22>
                                                n<0> u<194> t<INT_CONST> p<195> l<26:21> el<26:22>
                        n<> u<214> t<Statement_or_null> p<348> c<213> s<215> l<27:9> el<27:13>
                          n<> u<213> t<Statement> p<214> c<212> l<27:9> el<27:13>
                            n<> u<212> t<Statement_item> p<213> c<211> l<27:9> el<27:13>
                              n<> u<211> t<Procedural_timing_control_statement> p<212> c<209> l<27:9> el<27:13>
                                n<> u<209> t<Procedural_timing_control> p<211> c<208> s<210> l<27:9> el<27:12>
                                  n<> u<208> t<Delay_control> p<209> c<207> l<27:9> el<27:12>
                                    n<#10> u<207> t<INT_CONST> p<208> l<27:9> el<27:12>
                                n<> u<210> t<Statement_or_null> p<211> l<27:12> el<27:13>
                        n<// Start VCD dumping> u<215> t<LINE_COMMENT> p<348> s<227> l<29:9> el<29:29>
                        n<> u<227> t<Statement_or_null> p<348> c<226> s<244> l<30:9> el<30:40>
                          n<> u<226> t<Statement> p<227> c<225> l<30:9> el<30:40>
                            n<> u<225> t<Statement_item> p<226> c<224> l<30:9> el<30:40>
                              n<> u<224> t<Subroutine_call_statement> p<225> c<223> l<30:9> el<30:40>
                                n<> u<223> t<Subroutine_call> p<224> c<216> l<30:9> el<30:39>
                                  n<> u<216> t<Dollar_keyword> p<223> s<217> l<30:9> el<30:10>
                                  n<dumpfile> u<217> t<STRING_CONST> p<223> s<222> l<30:10> el<30:18>
                                  n<> u<222> t<Argument_list> p<223> c<221> l<30:19> el<30:38>
                                    n<> u<221> t<Expression> p<222> c<220> l<30:19> el<30:38>
                                      n<> u<220> t<Primary> p<221> c<219> l<30:19> el<30:38>
                                        n<> u<219> t<Primary_literal> p<220> c<218> l<30:19> el<30:38>
                                          n<"left_rotation.vcd"> u<218> t<STRING_LITERAL> p<219> l<30:19> el<30:38>
                        n<> u<244> t<Statement_or_null> p<348> c<243> s<245> l<31:9> el<31:40>
                          n<> u<243> t<Statement> p<244> c<242> l<31:9> el<31:40>
                            n<> u<242> t<Statement_item> p<243> c<241> l<31:9> el<31:40>
                              n<> u<241> t<Subroutine_call_statement> p<242> c<240> l<31:9> el<31:40>
                                n<> u<240> t<Subroutine_call> p<241> c<228> l<31:9> el<31:39>
                                  n<> u<228> t<Dollar_keyword> p<240> s<229> l<31:9> el<31:10>
                                  n<dumpvars> u<229> t<STRING_CONST> p<240> s<239> l<31:10> el<31:18>
                                  n<> u<239> t<Argument_list> p<240> c<233> l<31:19> el<31:38>
                                    n<> u<233> t<Expression> p<239> c<232> s<238> l<31:19> el<31:20>
                                      n<> u<232> t<Primary> p<233> c<231> l<31:19> el<31:20>
                                        n<> u<231> t<Primary_literal> p<232> c<230> l<31:19> el<31:20>
                                          n<0> u<230> t<INT_CONST> p<231> l<31:19> el<31:20>
                                    n<> u<238> t<Argument> p<239> c<237> l<31:22> el<31:38>
                                      n<> u<237> t<Expression> p<238> c<236> l<31:22> el<31:38>
                                        n<> u<236> t<Primary> p<237> c<235> l<31:22> el<31:38>
                                          n<> u<235> t<Primary_literal> p<236> c<234> l<31:22> el<31:38>
                                            n<tb_left_rotation> u<234> t<STRING_CONST> p<235> l<31:22> el<31:38>
                        n<// Apply random inputs and observe the output> u<245> t<LINE_COMMENT> p<348> s<291> l<33:9> el<33:54>
                        n<> u<291> t<Statement_or_null> p<348> c<290> s<292> l<34:9> el<37:12>
                          n<> u<290> t<Statement> p<291> c<289> l<34:9> el<37:12>
                            n<> u<289> t<Statement_item> p<290> c<288> l<34:9> el<37:12>
                              n<> u<288> t<Loop_statement> p<289> c<287> l<34:9> el<37:12>
                                n<> u<287> t<REPEAT> p<288> s<249> l<34:9> el<34:15>
                                n<> u<249> t<Expression> p<288> c<248> s<286> l<34:16> el<34:18>
                                  n<> u<248> t<Primary> p<249> c<247> l<34:16> el<34:18>
                                    n<> u<247> t<Primary_literal> p<248> c<246> l<34:16> el<34:18>
                                      n<20> u<246> t<INT_CONST> p<247> l<34:16> el<34:18>
                                n<> u<286> t<Statement_or_null> p<288> c<285> l<34:20> el<37:12>
                                  n<> u<285> t<Statement> p<286> c<284> l<34:20> el<37:12>
                                    n<> u<284> t<Statement_item> p<285> c<283> l<34:20> el<37:12>
                                      n<> u<283> t<Seq_block> p<284> c<273> l<34:20> el<37:12>
                                        n<> u<273> t<Statement_or_null> p<283> c<272> s<281> l<35:13> el<35:45>
                                          n<> u<272> t<Statement> p<273> c<271> l<35:13> el<35:45>
                                            n<> u<271> t<Statement_item> p<272> c<270> l<35:13> el<35:45>
                                              n<> u<270> t<Blocking_assignment> p<271> c<269> l<35:13> el<35:44>
                                                n<> u<269> t<Operator_assignment> p<270> c<254> l<35:13> el<35:44>
                                                  n<> u<254> t<Variable_lvalue> p<269> c<251> s<255> l<35:13> el<35:20>
                                                    n<> u<251> t<Ps_or_hierarchical_identifier> p<254> c<250> s<253> l<35:13> el<35:20>
                                                      n<in_data> u<250> t<STRING_CONST> p<251> l<35:13> el<35:20>
                                                    n<> u<253> t<Select> p<254> c<252> l<35:21> el<35:21>
                                                      n<> u<252> t<Bit_select> p<253> l<35:21> el<35:21>
                                                  n<> u<255> t<AssignOp_Assign> p<269> s<268> l<35:21> el<35:22>
                                                  n<> u<268> t<Expression> p<269> c<262> l<35:23> el<35:44>
                                                    n<> u<262> t<Expression> p<268> c<261> s<267> l<35:23> el<35:30>
                                                      n<> u<261> t<Primary> p<262> c<260> l<35:23> el<35:30>
                                                        n<> u<260> t<Complex_func_call> p<261> c<256> l<35:23> el<35:30>
                                                          n<> u<256> t<Dollar_keyword> p<260> s<257> l<35:23> el<35:24>
                                                          n<random> u<257> t<STRING_CONST> p<260> s<259> l<35:24> el<35:30>
                                                          n<> u<259> t<Select> p<260> c<258> l<35:31> el<35:31>
                                                            n<> u<258> t<Bit_select> p<259> l<35:31> el<35:31>
                                                    n<> u<267> t<BinOp_BitwAnd> p<268> s<266> l<35:31> el<35:32>
                                                    n<> u<266> t<Expression> p<268> c<265> l<35:33> el<35:44>
                                                      n<> u<265> t<Primary> p<266> c<264> l<35:33> el<35:44>
                                                        n<> u<264> t<Primary_literal> p<265> c<263> l<35:33> el<35:44>
                                                          n<8'b11111111> u<263> t<INT_CONST> p<264> l<35:33> el<35:44>
                                        n<> u<281> t<Statement_or_null> p<283> c<280> s<282> l<36:13> el<36:17>
                                          n<> u<280> t<Statement> p<281> c<279> l<36:13> el<36:17>
                                            n<> u<279> t<Statement_item> p<280> c<278> l<36:13> el<36:17>
                                              n<> u<278> t<Procedural_timing_control_statement> p<279> c<276> l<36:13> el<36:17>
                                                n<> u<276> t<Procedural_timing_control> p<278> c<275> s<277> l<36:13> el<36:16>
                                                  n<> u<275> t<Delay_control> p<276> c<274> l<36:13> el<36:16>
                                                    n<#10> u<274> t<INT_CONST> p<275> l<36:13> el<36:16>
                                                n<> u<277> t<Statement_or_null> p<278> l<36:16> el<36:17>
                                        n<> u<282> t<END> p<283> l<37:9> el<37:12>
                        n<// Assert reset to observe reset behavior> u<292> t<LINE_COMMENT> p<348> s<314> l<39:9> el<39:50>
                        n<> u<314> t<Statement_or_null> p<348> c<313> s<336> l<40:9> el<40:23>
                          n<> u<313> t<Statement> p<314> c<312> l<40:9> el<40:23>
                            n<> u<312> t<Statement_item> p<313> c<311> l<40:9> el<40:23>
                              n<> u<311> t<Procedural_timing_control_statement> p<312> c<295> l<40:9> el<40:23>
                                n<> u<295> t<Procedural_timing_control> p<311> c<294> s<310> l<40:9> el<40:12>
                                  n<> u<294> t<Delay_control> p<295> c<293> l<40:9> el<40:12>
                                    n<#10> u<293> t<INT_CONST> p<294> l<40:9> el<40:12>
                                n<> u<310> t<Statement_or_null> p<311> c<309> l<40:13> el<40:23>
                                  n<> u<309> t<Statement> p<310> c<308> l<40:13> el<40:23>
                                    n<> u<308> t<Statement_item> p<309> c<307> l<40:13> el<40:23>
                                      n<> u<307> t<Blocking_assignment> p<308> c<306> l<40:13> el<40:22>
                                        n<> u<306> t<Operator_assignment> p<307> c<300> l<40:13> el<40:22>
                                          n<> u<300> t<Variable_lvalue> p<306> c<297> s<301> l<40:13> el<40:18>
                                            n<> u<297> t<Ps_or_hierarchical_identifier> p<300> c<296> s<299> l<40:13> el<40:18>
                                              n<reset> u<296> t<STRING_CONST> p<297> l<40:13> el<40:18>
                                            n<> u<299> t<Select> p<300> c<298> l<40:19> el<40:19>
                                              n<> u<298> t<Bit_select> p<299> l<40:19> el<40:19>
                                          n<> u<301> t<AssignOp_Assign> p<306> s<305> l<40:19> el<40:20>
                                          n<> u<305> t<Expression> p<306> c<304> l<40:21> el<40:22>
                                            n<> u<304> t<Primary> p<305> c<303> l<40:21> el<40:22>
                                              n<> u<303> t<Primary_literal> p<304> c<302> l<40:21> el<40:22>
                                                n<1> u<302> t<INT_CONST> p<303> l<40:21> el<40:22>
                        n<> u<336> t<Statement_or_null> p<348> c<335> s<337> l<41:9> el<41:23>
                          n<> u<335> t<Statement> p<336> c<334> l<41:9> el<41:23>
                            n<> u<334> t<Statement_item> p<335> c<333> l<41:9> el<41:23>
                              n<> u<333> t<Procedural_timing_control_statement> p<334> c<317> l<41:9> el<41:23>
                                n<> u<317> t<Procedural_timing_control> p<333> c<316> s<332> l<41:9> el<41:12>
                                  n<> u<316> t<Delay_control> p<317> c<315> l<41:9> el<41:12>
                                    n<#10> u<315> t<INT_CONST> p<316> l<41:9> el<41:12>
                                n<> u<332> t<Statement_or_null> p<333> c<331> l<41:13> el<41:23>
                                  n<> u<331> t<Statement> p<332> c<330> l<41:13> el<41:23>
                                    n<> u<330> t<Statement_item> p<331> c<329> l<41:13> el<41:23>
                                      n<> u<329> t<Blocking_assignment> p<330> c<328> l<41:13> el<41:22>
                                        n<> u<328> t<Operator_assignment> p<329> c<322> l<41:13> el<41:22>
                                          n<> u<322> t<Variable_lvalue> p<328> c<319> s<323> l<41:13> el<41:18>
                                            n<> u<319> t<Ps_or_hierarchical_identifier> p<322> c<318> s<321> l<41:13> el<41:18>
                                              n<reset> u<318> t<STRING_CONST> p<319> l<41:13> el<41:18>
                                            n<> u<321> t<Select> p<322> c<320> l<41:19> el<41:19>
                                              n<> u<320> t<Bit_select> p<321> l<41:19> el<41:19>
                                          n<> u<323> t<AssignOp_Assign> p<328> s<327> l<41:19> el<41:20>
                                          n<> u<327> t<Expression> p<328> c<326> l<41:21> el<41:22>
                                            n<> u<326> t<Primary> p<327> c<325> l<41:21> el<41:22>
                                              n<> u<325> t<Primary_literal> p<326> c<324> l<41:21> el<41:22>
                                                n<0> u<324> t<INT_CONST> p<325> l<41:21> el<41:22>
                        n<// Finish the simulation> u<337> t<LINE_COMMENT> p<348> s<346> l<43:9> el<43:33>
                        n<> u<346> t<Statement_or_null> p<348> c<345> s<347> l<44:9> el<44:17>
                          n<> u<345> t<Statement> p<346> c<344> l<44:9> el<44:17>
                            n<> u<344> t<Statement_item> p<345> c<343> l<44:9> el<44:17>
                              n<> u<343> t<Subroutine_call_statement> p<344> c<342> l<44:9> el<44:17>
                                n<> u<342> t<Subroutine_call> p<343> c<338> l<44:9> el<44:16>
                                  n<> u<338> t<Dollar_keyword> p<342> s<339> l<44:9> el<44:10>
                                  n<finish> u<339> t<STRING_CONST> p<342> s<341> l<44:10> el<44:16>
                                  n<> u<341> t<Select> p<342> c<340> l<44:16> el<44:16>
                                    n<> u<340> t<Bit_select> p<341> l<44:16> el<44:16>
                        n<> u<347> t<END> p<348> l<45:5> el<45:8>
        n<> u<356> t<ENDMODULE> p<357> l<46:1> el<46:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv:1:1: No timescale set for "left_rotate_assertions".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv:1:1: No timescale set for "left_rotation".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv:2:1: No timescale set for "tb_left_rotation".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv:1:1: Compile module "work@left_rotate_assertions".
[INF:CP0303] ${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv:1:1: Compile module "work@left_rotation".
[INF:CP0303] ${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv:2:1: Compile module "work@tb_left_rotation".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
Assert                                                 3
Assignment                                            11
Begin                                                  9
BitSelect                                              1
Constant                                              39
DelayControl                                           6
Design                                                 1
EventControl                                           2
Identifier                                             7
IfElse                                                 1
IfStmt                                                 1
ImmediateAssert                                        1
Initial                                                3
LogicTypespec                                         18
Module                                                 3
ModuleTypespec                                         3
Net                                                   13
Operation                                             27
PartSelect                                             1
Port                                                  13
PropertyDecl                                           3
PropertySpec                                           6
Range                                                 10
RefModule                                              1
RefObj                                                41
RefTypespec                                           18
Repeat                                                 1
SourceFile                                             3
SysFuncCall                                            4
------------------------------------------------------------
Total:                                               252
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssertDelayError/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (left_rotate_assertions.sv), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:left_rotate_assertions.sv
|vpiSourceFiles:
\_SourceFile: (left_rotate.sv), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:left_rotate.sv
|vpiSourceFiles:
\_SourceFile: (tb_left_rotate.sv), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tb_left_rotate.sv
|vpiAllModules:
\_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@left_rotate_assertions), line:1:8, endln:1:30
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:work@left_rotate_assertions
  |vpiPropertyDecl:
  \_PropertyDecl: (work@left_rotate_assertions.p_valid_rotation), line:18:3, endln:20:14
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:p_valid_rotation
    |vpiFullName:work@left_rotate_assertions.p_valid_rotation
    |vpiPropertySpec:
    \_PropertySpec: , line:19:5, endln:19:98
      |vpiParent:
      \_PropertyDecl: (work@left_rotate_assertions.p_valid_rotation), line:18:3, endln:20:14
      |vpiClockingEvent:
      \_Operation: , line:19:7, endln:19:18
        |vpiParent:
        \_PropertySpec: , line:19:5, endln:19:98
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@left_rotate_assertions.p_valid_rotation.clk), line:19:15, endln:19:18
          |vpiParent:
          \_Operation: , line:19:7, endln:19:18
          |vpiName:clk
          |vpiFullName:work@left_rotate_assertions.p_valid_rotation.clk
          |vpiActual:
          \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
      |vpiPropertyExpr:
      \_Operation: , line:19:20, endln:19:98
        |vpiParent:
        \_PropertySpec: , line:19:5, endln:19:98
        |vpiOpType:52
        |vpiOperand:
        \_Operation: , line:19:21, endln:19:27
          |vpiParent:
          \_Operation: , line:19:20, endln:19:98
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.p_valid_rotation.rst_n), line:19:22, endln:19:27
            |vpiParent:
            \_Operation: , line:19:21, endln:19:27
            |vpiName:rst_n
            |vpiFullName:work@left_rotate_assertions.p_valid_rotation.rst_n
            |vpiActual:
            \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
        |vpiOperand:
        \_Operation: , line:19:34, endln:19:97
          |vpiParent:
          \_Operation: , line:19:20, endln:19:98
          |vpiOpType:29
          |vpiOperand:
          \_Operation: , line:19:34, endln:19:67
            |vpiParent:
            \_Operation: , line:19:34, endln:19:97
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@left_rotate_assertions.p_valid_rotation.rotated), line:19:34, endln:19:41
              |vpiParent:
              \_Operation: , line:19:34, endln:19:67
              |vpiName:rotated
              |vpiFullName:work@left_rotate_assertions.p_valid_rotation.rotated
              |vpiActual:
              \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
            |vpiOperand:
            \_Operation: , line:19:46, endln:19:66
              |vpiParent:
              \_Operation: , line:19:34, endln:19:67
              |vpiOpType:22
              |vpiOperand:
              \_RefObj: (work@left_rotate_assertions.p_valid_rotation.word_in), line:19:46, endln:19:53
                |vpiParent:
                \_Operation: , line:19:46, endln:19:66
                |vpiName:word_in
                |vpiFullName:work@left_rotate_assertions.p_valid_rotation.word_in
                |vpiActual:
                \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
              |vpiOperand:
              \_RefObj: (work@left_rotate_assertions.p_valid_rotation.rotate_by), line:19:57, endln:19:66
                |vpiParent:
                \_Operation: , line:19:46, endln:19:66
                |vpiName:rotate_by
                |vpiFullName:work@left_rotate_assertions.p_valid_rotation.rotate_by
                |vpiActual:
                \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
          |vpiOperand:
          \_Operation: , line:19:71, endln:19:96
            |vpiParent:
            \_Operation: , line:19:34, endln:19:97
            |vpiOpType:23
            |vpiOperand:
            \_RefObj: (work@left_rotate_assertions.p_valid_rotation.word_in), line:19:71, endln:19:78
              |vpiParent:
              \_Operation: , line:19:71, endln:19:96
              |vpiName:word_in
              |vpiFullName:work@left_rotate_assertions.p_valid_rotation.word_in
              |vpiActual:
              \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
            |vpiOperand:
            \_Operation: , line:19:83, endln:19:95
              |vpiParent:
              \_Operation: , line:19:71, endln:19:96
              |vpiOpType:11
              |vpiOperand:
              \_Constant: , line:19:83, endln:19:85
                |vpiParent:
                \_Operation: , line:19:83, endln:19:95
                |vpiDecompile:32
                |vpiSize:64
                |UINT:32
                |vpiConstType:9
              |vpiOperand:
              \_RefObj: (work@left_rotate_assertions.p_valid_rotation.rotate_by), line:19:86, endln:19:95
                |vpiParent:
                \_Operation: , line:19:83, endln:19:95
                |vpiName:rotate_by
                |vpiFullName:work@left_rotate_assertions.p_valid_rotation.rotate_by
                |vpiActual:
                \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
  |vpiPropertyDecl:
  \_PropertyDecl: (work@left_rotate_assertions.p_rotation_range), line:24:3, endln:26:14
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:p_rotation_range
    |vpiFullName:work@left_rotate_assertions.p_rotation_range
    |vpiPropertySpec:
    \_PropertySpec: , line:25:5, endln:25:53
      |vpiParent:
      \_PropertyDecl: (work@left_rotate_assertions.p_rotation_range), line:24:3, endln:26:14
      |vpiClockingEvent:
      \_Operation: , line:25:7, endln:25:18
        |vpiParent:
        \_PropertySpec: , line:25:5, endln:25:53
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@left_rotate_assertions.p_rotation_range.clk), line:25:15, endln:25:18
          |vpiParent:
          \_Operation: , line:25:7, endln:25:18
          |vpiName:clk
          |vpiFullName:work@left_rotate_assertions.p_rotation_range.clk
          |vpiActual:
          \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
      |vpiPropertyExpr:
      \_Operation: , line:25:20, endln:25:53
        |vpiParent:
        \_PropertySpec: , line:25:5, endln:25:53
        |vpiOpType:52
        |vpiOperand:
        \_Operation: , line:25:21, endln:25:27
          |vpiParent:
          \_Operation: , line:25:20, endln:25:53
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.p_rotation_range.rst_n), line:25:22, endln:25:27
            |vpiParent:
            \_Operation: , line:25:21, endln:25:27
            |vpiName:rst_n
            |vpiFullName:work@left_rotate_assertions.p_rotation_range.rst_n
            |vpiActual:
            \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
        |vpiOperand:
        \_Operation: , line:25:34, endln:25:52
          |vpiParent:
          \_Operation: , line:25:20, endln:25:53
          |vpiOpType:21
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.p_rotation_range.rotate_by), line:25:34, endln:25:43
            |vpiParent:
            \_Operation: , line:25:34, endln:25:52
            |vpiName:rotate_by
            |vpiFullName:work@left_rotate_assertions.p_rotation_range.rotate_by
            |vpiActual:
            \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
          |vpiOperand:
          \_Constant: , line:25:47, endln:25:52
            |vpiParent:
            \_Operation: , line:25:34, endln:25:52
            |vpiDecompile:5'd31
            |vpiSize:5
            |DEC:31
            |vpiConstType:1
  |vpiPropertyDecl:
  \_PropertyDecl: (work@left_rotate_assertions.p_no_rotation), line:30:3, endln:32:14
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:p_no_rotation
    |vpiFullName:work@left_rotate_assertions.p_no_rotation
    |vpiPropertySpec:
    \_PropertySpec: , line:31:5, endln:31:71
      |vpiParent:
      \_PropertyDecl: (work@left_rotate_assertions.p_no_rotation), line:30:3, endln:32:14
      |vpiClockingEvent:
      \_Operation: , line:31:7, endln:31:18
        |vpiParent:
        \_PropertySpec: , line:31:5, endln:31:71
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@left_rotate_assertions.p_no_rotation.clk), line:31:15, endln:31:18
          |vpiParent:
          \_Operation: , line:31:7, endln:31:18
          |vpiName:clk
          |vpiFullName:work@left_rotate_assertions.p_no_rotation.clk
          |vpiActual:
          \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
      |vpiPropertyExpr:
      \_Operation: , line:31:20, endln:31:71
        |vpiParent:
        \_PropertySpec: , line:31:5, endln:31:71
        |vpiOpType:52
        |vpiOperand:
        \_Operation: , line:31:21, endln:31:45
          |vpiParent:
          \_Operation: , line:31:20, endln:31:71
          |vpiOpType:26
          |vpiOperand:
          \_Operation: , line:31:21, endln:31:27
            |vpiParent:
            \_Operation: , line:31:21, endln:31:45
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@left_rotate_assertions.p_no_rotation.rst_n), line:31:22, endln:31:27
              |vpiParent:
              \_Operation: , line:31:21, endln:31:27
              |vpiName:rst_n
              |vpiFullName:work@left_rotate_assertions.p_no_rotation.rst_n
              |vpiActual:
              \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
          |vpiOperand:
          \_Operation: , line:31:31, endln:31:45
            |vpiParent:
            \_Operation: , line:31:21, endln:31:45
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@left_rotate_assertions.p_no_rotation.rotate_by), line:31:31, endln:31:40
              |vpiParent:
              \_Operation: , line:31:31, endln:31:45
              |vpiName:rotate_by
              |vpiFullName:work@left_rotate_assertions.p_no_rotation.rotate_by
              |vpiActual:
              \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
            |vpiOperand:
            \_Constant: , line:31:44, endln:31:45
              |vpiParent:
              \_Operation: , line:31:31, endln:31:45
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiOperand:
        \_Operation: , line:31:52, endln:31:70
          |vpiParent:
          \_Operation: , line:31:20, endln:31:71
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.p_no_rotation.rotated), line:31:52, endln:31:59
            |vpiParent:
            \_Operation: , line:31:52, endln:31:70
            |vpiName:rotated
            |vpiFullName:work@left_rotate_assertions.p_no_rotation.rotated
            |vpiActual:
            \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.p_no_rotation.word_in), line:31:63, endln:31:70
            |vpiParent:
            \_Operation: , line:31:52, endln:31:70
            |vpiName:word_in
            |vpiFullName:work@left_rotate_assertions.p_no_rotation.word_in
            |vpiActual:
            \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
  |vpiConcurrentAssertions:
  \_Assert: (work@left_rotate_assertions.a_valid_rotation), line:21:21, endln:21:55
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:a_valid_rotation
    |vpiFullName:work@left_rotate_assertions.a_valid_rotation
    |vpiProperty:
    \_PropertySpec: , line:21:37, endln:21:53
      |vpiParent:
      \_Assert: (work@left_rotate_assertions.a_valid_rotation), line:21:21, endln:21:55
      |vpiPropertyExpr:
      \_RefObj: (work@left_rotate_assertions.a_valid_rotation.p_valid_rotation), line:21:37, endln:21:53
        |vpiParent:
        \_PropertySpec: , line:21:37, endln:21:53
        |vpiName:p_valid_rotation
        |vpiFullName:work@left_rotate_assertions.a_valid_rotation.p_valid_rotation
        |vpiActual:
        \_PropertyDecl: (work@left_rotate_assertions.p_valid_rotation), line:18:3, endln:20:14
  |vpiConcurrentAssertions:
  \_Assert: (work@left_rotate_assertions.a_rotation_range), line:27:21, endln:27:55
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:a_rotation_range
    |vpiFullName:work@left_rotate_assertions.a_rotation_range
    |vpiProperty:
    \_PropertySpec: , line:27:37, endln:27:53
      |vpiParent:
      \_Assert: (work@left_rotate_assertions.a_rotation_range), line:27:21, endln:27:55
      |vpiPropertyExpr:
      \_RefObj: (work@left_rotate_assertions.a_rotation_range.p_rotation_range), line:27:37, endln:27:53
        |vpiParent:
        \_PropertySpec: , line:27:37, endln:27:53
        |vpiName:p_rotation_range
        |vpiFullName:work@left_rotate_assertions.a_rotation_range.p_rotation_range
        |vpiActual:
        \_PropertyDecl: (work@left_rotate_assertions.p_rotation_range), line:24:3, endln:26:14
  |vpiConcurrentAssertions:
  \_Assert: (work@left_rotate_assertions.a_no_rotation), line:33:18, endln:33:49
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:a_no_rotation
    |vpiFullName:work@left_rotate_assertions.a_no_rotation
    |vpiProperty:
    \_PropertySpec: , line:33:34, endln:33:47
      |vpiParent:
      \_Assert: (work@left_rotate_assertions.a_no_rotation), line:33:18, endln:33:49
      |vpiPropertyExpr:
      \_RefObj: (work@left_rotate_assertions.a_no_rotation.p_no_rotation), line:33:34, endln:33:47
        |vpiParent:
        \_PropertySpec: , line:33:34, endln:33:47
        |vpiName:p_no_rotation
        |vpiFullName:work@left_rotate_assertions.a_no_rotation.p_no_rotation
        |vpiActual:
        \_PropertyDecl: (work@left_rotate_assertions.p_no_rotation), line:30:3, endln:32:14
  |vpiTypespec:
  \_LogicTypespec: , line:4:11, endln:4:17
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiRange:
    \_Range: , line:4:11, endln:4:17
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:12, endln:4:14
        |vpiParent:
        \_Range: , line:4:11, endln:4:17
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:11, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiRange:
    \_Range: , line:5:11, endln:5:16
      |vpiParent:
      \_LogicTypespec: , line:5:11, endln:5:16
      |vpiLeftRange:
      \_Constant: , line:5:12, endln:5:13
        |vpiParent:
        \_Range: , line:5:11, endln:5:16
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:11, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:clk
    |vpiFullName:work@left_rotate_assertions.clk
  |vpiImportTypespec:
  \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:rst_n
    |vpiFullName:work@left_rotate_assertions.rst_n
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:17
  |vpiImportTypespec:
  \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.word_in), line:4:11, endln:4:17
      |vpiParent:
      \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
      |vpiFullName:work@left_rotate_assertions.word_in
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:17
    |vpiName:word_in
    |vpiFullName:work@left_rotate_assertions.word_in
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:11, endln:5:16
  |vpiImportTypespec:
  \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.rotate_by), line:5:11, endln:5:16
      |vpiParent:
      \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
      |vpiFullName:work@left_rotate_assertions.rotate_by
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:16
    |vpiName:rotate_by
    |vpiFullName:work@left_rotate_assertions.rotate_by
  |vpiImportTypespec:
  \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.rotated), line:6:11, endln:6:17
      |vpiParent:
      \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
      |vpiFullName:work@left_rotate_assertions.rotated
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:17
    |vpiName:rotated
    |vpiFullName:work@left_rotate_assertions.rotated
  |vpiImportTypespec:
  \_Assert: (work@left_rotate_assertions.a_valid_rotation), line:21:21, endln:21:55
  |vpiImportTypespec:
  \_Assert: (work@left_rotate_assertions.a_rotation_range), line:27:21, endln:27:55
  |vpiImportTypespec:
  \_Assert: (work@left_rotate_assertions.a_no_rotation), line:33:18, endln:33:49
  |vpiDefName:work@left_rotate_assertions
  |vpiNet:
  \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
  |vpiNet:
  \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
  |vpiNet:
  \_Net: (work@left_rotate_assertions.word_in), line:4:18, endln:4:25
  |vpiNet:
  \_Net: (work@left_rotate_assertions.rotate_by), line:5:17, endln:5:26
  |vpiNet:
  \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
  |vpiPort:
  \_Port: (clk), line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (rst_n), line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:rst_n
    |vpiDirection:1
  |vpiPort:
  \_Port: (word_in), line:4:18, endln:4:25
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:word_in
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.word_in), line:4:11, endln:4:17
      |vpiParent:
      \_Port: (word_in), line:4:18, endln:4:25
      |vpiFullName:work@left_rotate_assertions.word_in
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:17
  |vpiPort:
  \_Port: (rotate_by), line:5:17, endln:5:26
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:rotate_by
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.rotate_by), line:5:11, endln:5:16
      |vpiParent:
      \_Port: (rotate_by), line:5:17, endln:5:26
      |vpiFullName:work@left_rotate_assertions.rotate_by
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:16
  |vpiPort:
  \_Port: (rotated), line:6:18, endln:6:25
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiName:rotated
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotate_assertions.rotated), line:6:11, endln:6:17
      |vpiParent:
      \_Port: (rotated), line:6:18, endln:6:25
      |vpiFullName:work@left_rotate_assertions.rotated
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:17
  |vpiProcess:
  \_Initial: , line:10:3, endln:15:6
    |vpiParent:
    \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
    |vpiStmt:
    \_Begin: (work@left_rotate_assertions), line:10:11, endln:15:6
      |vpiParent:
      \_Initial: , line:10:3, endln:15:6
      |vpiFullName:work@left_rotate_assertions
      |vpiStmt:
      \_EventControl: , line:11:5, endln:11:19
        |vpiParent:
        \_Begin: (work@left_rotate_assertions), line:10:11, endln:15:6
        |vpiCondition:
        \_Operation: , line:11:7, endln:11:18
          |vpiParent:
          \_EventControl: , line:11:5, endln:11:19
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.clk), line:11:15, endln:11:18
            |vpiParent:
            \_Operation: , line:11:7, endln:11:18
            |vpiName:clk
            |vpiFullName:work@left_rotate_assertions.clk
            |vpiActual:
            \_Net: (work@left_rotate_assertions.clk), line:2:11, endln:2:14
      |vpiStmt:
      \_IfStmt: , line:12:5, endln:14:8
        |vpiParent:
        \_Begin: (work@left_rotate_assertions), line:10:11, endln:15:6
        |vpiCondition:
        \_Operation: , line:12:9, endln:12:15
          |vpiParent:
          \_IfStmt: , line:12:5, endln:14:8
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@left_rotate_assertions.rst_n), line:12:10, endln:12:15
            |vpiParent:
            \_Operation: , line:12:9, endln:12:15
            |vpiName:rst_n
            |vpiFullName:work@left_rotate_assertions.rst_n
            |vpiActual:
            \_Net: (work@left_rotate_assertions.rst_n), line:3:11, endln:3:16
        |vpiStmt:
        \_Begin: (work@left_rotate_assertions), line:12:17, endln:14:8
          |vpiParent:
          \_IfStmt: , line:12:5, endln:14:8
          |vpiFullName:work@left_rotate_assertions
          |vpiImportTypespec:
          \_ImmediateAssert: , line:13:7, endln:13:28
            |vpiParent:
            \_Begin: (work@left_rotate_assertions), line:12:17, endln:14:8
            |vpiExpr:
            \_Operation: , line:13:14, endln:13:26
              |vpiParent:
              \_ImmediateAssert: , line:13:7, endln:13:28
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@left_rotate_assertions.rotated), line:13:14, endln:13:21
                |vpiParent:
                \_Operation: , line:13:14, endln:13:26
                |vpiName:rotated
                |vpiFullName:work@left_rotate_assertions.rotated
                |vpiActual:
                \_Net: (work@left_rotate_assertions.rotated), line:6:18, endln:6:25
              |vpiOperand:
              \_Constant: , line:13:25, endln:13:26
                |vpiParent:
                \_Operation: , line:13:14, endln:13:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiStmt:
          \_ImmediateAssert: , line:13:7, endln:13:28
|vpiAllModules:
\_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@left_rotation), line:1:8, endln:1:21
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiName:work@left_rotation
  |vpiTypespec:
  \_LogicTypespec: , line:2:11, endln:2:15
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
  |vpiTypespec:
  \_LogicTypespec: , line:4:11, endln:4:15
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:21
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:15
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:11, endln:2:15
  |vpiImportTypespec:
  \_Net: (work@left_rotation.clk), line:2:16, endln:2:19
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.clk), line:2:11, endln:2:15
      |vpiParent:
      \_Net: (work@left_rotation.clk), line:2:16, endln:2:19
      |vpiFullName:work@left_rotation.clk
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
    |vpiName:clk
    |vpiFullName:work@left_rotation.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@left_rotation.reset), line:3:16, endln:3:21
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.reset), line:3:11, endln:3:15
      |vpiParent:
      \_Net: (work@left_rotation.reset), line:3:16, endln:3:21
      |vpiFullName:work@left_rotation.reset
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
    |vpiName:reset
    |vpiFullName:work@left_rotation.reset
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:15
  |vpiImportTypespec:
  \_Net: (work@left_rotation.in_data), line:4:22, endln:4:29
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.in_data), line:4:11, endln:4:15
      |vpiParent:
      \_Net: (work@left_rotation.in_data), line:4:22, endln:4:29
      |vpiFullName:work@left_rotation.in_data
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:15
    |vpiName:in_data
    |vpiFullName:work@left_rotation.in_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.out_data), line:5:12, endln:5:15
      |vpiParent:
      \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
      |vpiFullName:work@left_rotation.out_data
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
    |vpiName:out_data
    |vpiFullName:work@left_rotation.out_data
    |vpiNetType:48
  |vpiDefName:work@left_rotation
  |vpiNet:
  \_Net: (work@left_rotation.clk), line:2:16, endln:2:19
  |vpiNet:
  \_Net: (work@left_rotation.reset), line:3:16, endln:3:21
  |vpiNet:
  \_Net: (work@left_rotation.in_data), line:4:22, endln:4:29
  |vpiNet:
  \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
  |vpiPort:
  \_Port: (clk), line:2:16, endln:2:19
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.clk), line:2:11, endln:2:15
      |vpiParent:
      \_Port: (clk), line:2:16, endln:2:19
      |vpiFullName:work@left_rotation.clk
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiPort:
  \_Port: (reset), line:3:16, endln:3:21
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiName:reset
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.reset), line:3:11, endln:3:15
      |vpiParent:
      \_Port: (reset), line:3:16, endln:3:21
      |vpiFullName:work@left_rotation.reset
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiPort:
  \_Port: (in_data), line:4:22, endln:4:29
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiName:in_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.in_data), line:4:11, endln:4:15
      |vpiParent:
      \_Port: (in_data), line:4:22, endln:4:29
      |vpiFullName:work@left_rotation.in_data
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:15
  |vpiPort:
  \_Port: (out_data), line:5:22, endln:5:30
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiName:out_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@left_rotation.out_data), line:5:12, endln:5:15
      |vpiParent:
      \_Port: (out_data), line:5:22, endln:5:30
      |vpiFullName:work@left_rotation.out_data
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiProcess:
  \_Always: , line:8:1, endln:15:4
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiStmt:
    \_EventControl: , line:8:8, endln:8:39
      |vpiParent:
      \_Always: , line:8:1, endln:15:4
      |vpiCondition:
      \_Operation: , line:8:10, endln:8:38
        |vpiParent:
        \_EventControl: , line:8:8, endln:8:39
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:8:10, endln:8:21
          |vpiParent:
          \_Operation: , line:8:10, endln:8:38
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@left_rotation.clk), line:8:18, endln:8:21
            |vpiParent:
            \_Operation: , line:8:10, endln:8:21
            |vpiName:clk
            |vpiFullName:work@left_rotation.clk
            |vpiActual:
            \_Net: (work@left_rotation.clk), line:2:16, endln:2:19
        |vpiOperand:
        \_Operation: , line:8:25, endln:8:38
          |vpiParent:
          \_Operation: , line:8:10, endln:8:38
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@left_rotation.reset), line:8:33, endln:8:38
            |vpiParent:
            \_Operation: , line:8:25, endln:8:38
            |vpiName:reset
            |vpiFullName:work@left_rotation.reset
            |vpiActual:
            \_Net: (work@left_rotation.reset), line:3:16, endln:3:21
      |vpiStmt:
      \_Begin: (work@left_rotation), line:8:40, endln:15:4
        |vpiParent:
        \_EventControl: , line:8:8, endln:8:39
        |vpiFullName:work@left_rotation
        |vpiStmt:
        \_IfElse: , line:9:5, endln:14:8
          |vpiParent:
          \_Begin: (work@left_rotation), line:8:40, endln:15:4
          |vpiCondition:
          \_RefObj: (work@left_rotation.reset), line:9:9, endln:9:14
            |vpiParent:
            \_IfElse: , line:9:5, endln:14:8
            |vpiName:reset
            |vpiFullName:work@left_rotation.reset
            |vpiActual:
            \_Net: (work@left_rotation.reset), line:3:16, endln:3:21
          |vpiStmt:
          \_Begin: (work@left_rotation), line:9:16, endln:11:8
            |vpiParent:
            \_IfElse: , line:9:5, endln:14:8
            |vpiFullName:work@left_rotation
            |vpiStmt:
            \_Assignment: , line:10:9, endln:10:33
              |vpiParent:
              \_Begin: (work@left_rotation), line:9:16, endln:11:8
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:10:21, endln:10:33
                |vpiParent:
                \_Assignment: , line:10:9, endln:10:33
                |vpiDecompile:8'b00000000
                |vpiSize:8
                |BIN:00000000
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@left_rotation.out_data), line:10:9, endln:10:17
                |vpiParent:
                \_Assignment: , line:10:9, endln:10:33
                |vpiName:out_data
                |vpiFullName:work@left_rotation.out_data
                |vpiActual:
                \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
          |vpiElseStmt:
          \_Begin: (work@left_rotation), line:11:14, endln:14:8
            |vpiParent:
            \_IfElse: , line:9:5, endln:14:8
            |vpiFullName:work@left_rotation
            |vpiStmt:
            \_Assignment: , line:13:9, endln:13:49
              |vpiParent:
              \_Begin: (work@left_rotation), line:11:14, endln:14:8
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:13:21, endln:13:49
                |vpiParent:
                \_Assignment: , line:13:9, endln:13:49
                |vpiOpType:33
                |vpiOperand:
                \_PartSelect: out_data (work@left_rotation.out_data), line:13:22, endln:13:35
                  |vpiParent:
                  \_Operation: , line:13:21, endln:13:49
                  |vpiName:out_data
                  |vpiFullName:work@left_rotation.out_data
                  |vpiDefName:out_data
                  |vpiActual:
                  \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:13:31, endln:13:32
                    |vpiParent:
                    \_PartSelect: out_data (work@left_rotation.out_data), line:13:22, endln:13:35
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:13:33, endln:13:34
                    |vpiParent:
                    \_PartSelect: out_data (work@left_rotation.out_data), line:13:22, endln:13:35
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_BitSelect: (work@left_rotation.out_data), line:13:45, endln:13:48
                  |vpiParent:
                  \_Operation: , line:13:21, endln:13:49
                  |vpiName:out_data
                  |vpiFullName:work@left_rotation.out_data
                  |vpiActual:
                  \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
                  |vpiIndex:
                  \_Constant: , line:13:46, endln:13:47
                    |vpiParent:
                    \_BitSelect: (work@left_rotation.out_data), line:13:45, endln:13:48
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@left_rotation.out_data), line:13:9, endln:13:17
                |vpiParent:
                \_Assignment: , line:13:9, endln:13:49
                |vpiName:out_data
                |vpiFullName:work@left_rotation.out_data
                |vpiActual:
                \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
    |vpiAlwaysType:1
  |vpiProcess:
  \_Initial: , line:17:1, endln:19:4
    |vpiParent:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiStmt:
    \_Begin: (work@left_rotation), line:17:9, endln:19:4
      |vpiParent:
      \_Initial: , line:17:1, endln:19:4
      |vpiFullName:work@left_rotation
      |vpiStmt:
      \_Assignment: , line:18:5, endln:18:28
        |vpiParent:
        \_Begin: (work@left_rotation), line:17:9, endln:19:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:18:16, endln:18:28
          |vpiParent:
          \_Assignment: , line:18:5, endln:18:28
          |vpiDecompile:8'b00000000
          |vpiSize:8
          |BIN:00000000
          |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@left_rotation.out_data), line:18:5, endln:18:13
          |vpiParent:
          \_Assignment: , line:18:5, endln:18:28
          |vpiName:out_data
          |vpiFullName:work@left_rotation.out_data
          |vpiActual:
          \_Net: (work@left_rotation.out_data), line:5:22, endln:5:30
|vpiAllModules:
\_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb_left_rotation), line:2:8, endln:2:24
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiName:work@tb_left_rotation
  |vpiTypespec:
  \_ModuleTypespec: (work@left_rotation)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@left_rotation
    |vpiModule:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
  |vpiTypespec:
  \_LogicTypespec: , line:3:5, endln:3:8
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
  |vpiTypespec:
  \_LogicTypespec: , line:4:5, endln:4:8
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiRange:
    \_Range: , line:4:9, endln:4:14
      |vpiParent:
      \_LogicTypespec: , line:4:5, endln:4:8
      |vpiLeftRange:
      \_Constant: , line:4:10, endln:4:11
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:12, endln:4:13
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:8
  |vpiImportTypespec:
  \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@tb_left_rotation.clk), line:3:5, endln:3:8
      |vpiParent:
      \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
      |vpiFullName:work@tb_left_rotation.clk
      |vpiActual:
      \_LogicTypespec: , line:3:5, endln:3:8
    |vpiName:clk
    |vpiFullName:work@tb_left_rotation.clk
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@tb_left_rotation.reset), line:3:5, endln:3:8
      |vpiParent:
      \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
      |vpiFullName:work@tb_left_rotation.reset
      |vpiActual:
      \_LogicTypespec: , line:3:5, endln:3:8
    |vpiName:reset
    |vpiFullName:work@tb_left_rotation.reset
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:5, endln:4:8
  |vpiImportTypespec:
  \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@tb_left_rotation.in_data), line:4:5, endln:4:14
      |vpiParent:
      \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
      |vpiFullName:work@tb_left_rotation.in_data
      |vpiActual:
      \_LogicTypespec: , line:4:5, endln:4:8
    |vpiName:in_data
    |vpiFullName:work@tb_left_rotation.in_data
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@tb_left_rotation.out_data), line:5:16, endln:5:24
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@tb_left_rotation.out_data), line:5:5, endln:5:9
      |vpiParent:
      \_Net: (work@tb_left_rotation.out_data), line:5:16, endln:5:24
      |vpiFullName:work@tb_left_rotation.out_data
      |vpiActual:
      \_LogicTypespec: , line:4:5, endln:4:8
    |vpiName:out_data
    |vpiFullName:work@tb_left_rotation.out_data
    |vpiNetType:1
  |vpiDefName:work@tb_left_rotation
  |vpiNet:
  \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
  |vpiNet:
  \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
  |vpiNet:
  \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
  |vpiNet:
  \_Net: (work@tb_left_rotation.out_data), line:5:16, endln:5:24
  |vpiProcess:
  \_Always: , line:16:5, endln:18:8
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiStmt:
    \_Begin: (work@tb_left_rotation), line:16:12, endln:18:8
      |vpiParent:
      \_Always: , line:16:5, endln:18:8
      |vpiFullName:work@tb_left_rotation
      |vpiStmt:
      \_DelayControl: , line:17:9, endln:17:22
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:16:12, endln:18:8
        |#5
        |vpiStmt:
        \_Assignment: , line:17:12, endln:17:22
          |vpiParent:
          \_DelayControl: , line:17:9, endln:17:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:17:18, endln:17:22
            |vpiParent:
            \_Assignment: , line:17:12, endln:17:22
            |vpiOpType:4
            |vpiOperand:
            \_RefObj: (work@tb_left_rotation.clk), line:17:19, endln:17:22
              |vpiParent:
              \_Operation: , line:17:18, endln:17:22
              |vpiName:clk
              |vpiFullName:work@tb_left_rotation.clk
              |vpiActual:
              \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
          |vpiLhs:
          \_RefObj: (work@tb_left_rotation.clk), line:17:12, endln:17:15
            |vpiParent:
            \_Assignment: , line:17:12, endln:17:22
            |vpiName:clk
            |vpiFullName:work@tb_left_rotation.clk
            |vpiActual:
            \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
    |vpiAlwaysType:1
  |vpiProcess:
  \_Initial: , line:21:5, endln:45:8
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiStmt:
    \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
      |vpiParent:
      \_Initial: , line:21:5, endln:45:8
      |vpiFullName:work@tb_left_rotation
      |vpiStmt:
      \_Assignment: , line:23:9, endln:23:16
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:23:15, endln:23:16
          |vpiParent:
          \_Assignment: , line:23:9, endln:23:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb_left_rotation.clk), line:23:9, endln:23:12
          |vpiParent:
          \_Assignment: , line:23:9, endln:23:16
          |vpiName:clk
          |vpiFullName:work@tb_left_rotation.clk
          |vpiActual:
          \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
      |vpiStmt:
      \_Assignment: , line:24:9, endln:24:18
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:24:17, endln:24:18
          |vpiParent:
          \_Assignment: , line:24:9, endln:24:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb_left_rotation.reset), line:24:9, endln:24:14
          |vpiParent:
          \_Assignment: , line:24:9, endln:24:18
          |vpiName:reset
          |vpiFullName:work@tb_left_rotation.reset
          |vpiActual:
          \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
      |vpiStmt:
      \_Assignment: , line:25:9, endln:25:23
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:25:19, endln:25:23
          |vpiParent:
          \_Assignment: , line:25:9, endln:25:23
          |vpiDecompile:8'b0
          |vpiSize:8
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@tb_left_rotation.in_data), line:25:9, endln:25:16
          |vpiParent:
          \_Assignment: , line:25:9, endln:25:23
          |vpiName:in_data
          |vpiFullName:work@tb_left_rotation.in_data
          |vpiActual:
          \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
      |vpiStmt:
      \_DelayControl: , line:26:9, endln:26:22
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |#10
        |vpiStmt:
        \_Assignment: , line:26:13, endln:26:22
          |vpiParent:
          \_DelayControl: , line:26:9, endln:26:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:26:21, endln:26:22
            |vpiParent:
            \_Assignment: , line:26:13, endln:26:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@tb_left_rotation.reset), line:26:13, endln:26:18
            |vpiParent:
            \_Assignment: , line:26:13, endln:26:22
            |vpiName:reset
            |vpiFullName:work@tb_left_rotation.reset
            |vpiActual:
            \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
      |vpiStmt:
      \_DelayControl: , line:27:9, endln:27:12
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |#10
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:30:9, endln:30:39
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiArgument:
        \_Constant: , line:30:19, endln:30:38
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:30:9, endln:30:39
          |vpiDecompile:"left_rotation.vcd"
          |vpiSize:136
          |STRING:left_rotation.vcd
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($dumpfile), line:30:10, endln:30:18
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:30:9, endln:30:39
          |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:31:9, endln:31:39
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiArgument:
        \_Constant: , line:31:19, endln:31:20
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:31:9, endln:31:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiArgument:
        \_RefObj: (work@tb_left_rotation.tb_left_rotation), line:31:22, endln:31:38
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:31:9, endln:31:39
          |vpiName:tb_left_rotation
          |vpiFullName:work@tb_left_rotation.tb_left_rotation
          |vpiActual:
          \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
        |vpiName:
        \_Identifier: ($dumpvars), line:31:10, endln:31:18
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:31:9, endln:31:39
          |vpiName:$dumpvars
      |vpiStmt:
      \_Repeat: , line:34:9, endln:37:12
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiCondition:
        \_Constant: , line:34:16, endln:34:18
          |vpiParent:
          \_Repeat: , line:34:9, endln:37:12
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@tb_left_rotation), line:34:20, endln:37:12
          |vpiParent:
          \_Repeat: , line:34:9, endln:37:12
          |vpiFullName:work@tb_left_rotation
          |vpiStmt:
          \_Assignment: , line:35:13, endln:35:44
            |vpiParent:
            \_Begin: (work@tb_left_rotation), line:34:20, endln:37:12
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:35:23, endln:35:44
              |vpiParent:
              \_Assignment: , line:35:13, endln:35:44
              |vpiOpType:28
              |vpiOperand:
              \_SysFuncCall: ($random), line:35:23, endln:35:30
                |vpiParent:
                \_Operation: , line:35:23, endln:35:44
                |vpiName:
                \_Identifier: ($random), line:35:24, endln:35:30
                  |vpiParent:
                  \_SysFuncCall: ($random), line:35:23, endln:35:30
                  |vpiName:$random
              |vpiOperand:
              \_Constant: , line:35:33, endln:35:44
                |vpiParent:
                \_Operation: , line:35:23, endln:35:44
                |vpiDecompile:8'b11111111
                |vpiSize:8
                |BIN:11111111
                |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@tb_left_rotation.in_data), line:35:13, endln:35:20
              |vpiParent:
              \_Assignment: , line:35:13, endln:35:44
              |vpiName:in_data
              |vpiFullName:work@tb_left_rotation.in_data
              |vpiActual:
              \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
          |vpiStmt:
          \_DelayControl: , line:36:13, endln:36:16
            |vpiParent:
            \_Begin: (work@tb_left_rotation), line:34:20, endln:37:12
            |#10
      |vpiStmt:
      \_DelayControl: , line:40:9, endln:40:22
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |#10
        |vpiStmt:
        \_Assignment: , line:40:13, endln:40:22
          |vpiParent:
          \_DelayControl: , line:40:9, endln:40:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:40:21, endln:40:22
            |vpiParent:
            \_Assignment: , line:40:13, endln:40:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@tb_left_rotation.reset), line:40:13, endln:40:18
            |vpiParent:
            \_Assignment: , line:40:13, endln:40:22
            |vpiName:reset
            |vpiFullName:work@tb_left_rotation.reset
            |vpiActual:
            \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
      |vpiStmt:
      \_DelayControl: , line:41:9, endln:41:22
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |#10
        |vpiStmt:
        \_Assignment: , line:41:13, endln:41:22
          |vpiParent:
          \_DelayControl: , line:41:9, endln:41:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:41:21, endln:41:22
            |vpiParent:
            \_Assignment: , line:41:13, endln:41:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@tb_left_rotation.reset), line:41:13, endln:41:18
            |vpiParent:
            \_Assignment: , line:41:13, endln:41:22
            |vpiName:reset
            |vpiFullName:work@tb_left_rotation.reset
            |vpiActual:
            \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
      |vpiStmt:
      \_SysFuncCall: ($finish), line:44:9, endln:44:16
        |vpiParent:
        \_Begin: (work@tb_left_rotation), line:21:13, endln:45:8
        |vpiName:
        \_Identifier: ($finish), line:44:10, endln:44:16
          |vpiParent:
          \_SysFuncCall: ($finish), line:44:9, endln:44:16
          |vpiName:$finish
  |vpiRefModule:
  \_RefModule: work@left_rotation (left_rotation_inst), line:8:5, endln:8:18
    |vpiParent:
    \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
    |vpiName:left_rotation_inst
    |vpiDefName:work@left_rotation
    |vpiActual:
    \_Module: work@left_rotation (work@left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate.sv, line:1:1, endln:21:10
    |vpiPort:
    \_Port: (clk), line:9:10, endln:9:13
      |vpiParent:
      \_RefModule: work@left_rotation (left_rotation_inst), line:8:5, endln:8:18
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@tb_left_rotation.left_rotation_inst.clk.clk), line:9:14, endln:9:17
        |vpiParent:
        \_Port: (clk), line:9:10, endln:9:13
        |vpiName:clk
        |vpiFullName:work@tb_left_rotation.left_rotation_inst.clk.clk
        |vpiActual:
        \_Net: (work@tb_left_rotation.clk), line:3:9, endln:3:12
    |vpiPort:
    \_Port: (reset), line:10:10, endln:10:15
      |vpiParent:
      \_RefModule: work@left_rotation (left_rotation_inst), line:8:5, endln:8:18
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@tb_left_rotation.left_rotation_inst.reset.reset), line:10:16, endln:10:21
        |vpiParent:
        \_Port: (reset), line:10:10, endln:10:15
        |vpiName:reset
        |vpiFullName:work@tb_left_rotation.left_rotation_inst.reset.reset
        |vpiActual:
        \_Net: (work@tb_left_rotation.reset), line:3:14, endln:3:19
    |vpiPort:
    \_Port: (in_data), line:11:10, endln:11:17
      |vpiParent:
      \_RefModule: work@left_rotation (left_rotation_inst), line:8:5, endln:8:18
      |vpiName:in_data
      |vpiHighConn:
      \_RefObj: (work@tb_left_rotation.left_rotation_inst.in_data.in_data), line:11:18, endln:11:25
        |vpiParent:
        \_Port: (in_data), line:11:10, endln:11:17
        |vpiName:in_data
        |vpiFullName:work@tb_left_rotation.left_rotation_inst.in_data.in_data
        |vpiActual:
        \_Net: (work@tb_left_rotation.in_data), line:4:15, endln:4:22
    |vpiPort:
    \_Port: (out_data), line:12:10, endln:12:18
      |vpiParent:
      \_RefModule: work@left_rotation (left_rotation_inst), line:8:5, endln:8:18
      |vpiName:out_data
      |vpiHighConn:
      \_RefObj: (work@tb_left_rotation.left_rotation_inst.out_data.out_data), line:12:19, endln:12:27
        |vpiParent:
        \_Port: (out_data), line:12:10, endln:12:18
        |vpiName:out_data
        |vpiFullName:work@tb_left_rotation.left_rotation_inst.out_data.out_data
        |vpiActual:
        \_Net: (work@tb_left_rotation.out_data), line:5:16, endln:5:24
|vpiTypespec:
\_ModuleTypespec: (work@left_rotate_assertions)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@left_rotate_assertions
  |vpiModule:
  \_Module: work@left_rotate_assertions (work@left_rotate_assertions), file:${SURELOG_DIR}/tests/AssertDelayError/left_rotate_assertions.sv, line:1:1, endln:35:10
|vpiTypespec:
\_ModuleTypespec: (work@left_rotation)
|vpiTypespec:
\_ModuleTypespec: (work@tb_left_rotation)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb_left_rotation
  |vpiModule:
  \_Module: work@tb_left_rotation (work@tb_left_rotation), file:${SURELOG_DIR}/tests/AssertDelayError/tb_left_rotate.sv, line:2:1, endln:46:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
