============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 20:20:53 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 207 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 209 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top test_camera"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-5007 WARNING: port 'x_min' remains unconnected for this instance in ../../RTL/test_camera.v(122)
HDL-1007 : elaborate module test_camera in ../../RTL/test_camera.v(14)
HDL-5007 WARNING: port 'post_frame_vsync' remains unconnected for this instance in ../../RTL/image_process.v(154)
HDL-5007 WARNING: port 'post_frame_vsync' remains unconnected for this instance in ../../RTL/image_process.v(169)
HDL-1007 : elaborate module image_process in ../../RTL/image_process.v(1)
HDL-1007 : elaborate module RGBYCbCr in ../../RTL/RGBYCbCr.v(1)
HDL-5007 WARNING: port 'rd_en_dly2' remains unconnected for this instance in ../../RTL/Median_Gray.v(35)
HDL-1007 : elaborate module Median_Gray in ../../RTL/Median_Gray.v(1)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ../../RTL/three_martix.v(270)
HDL-1007 : elaborate module three_martix in ../../RTL/three_martix.v(1)
HDL-1007 : elaborate module fifo_1 in ../../al_ip/fifo_1.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_R=1024,F=1024,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD5.6.59063/arch/eagle_macro.v(142)
HDL-1007 : elaborate module fifo_2 in ../../al_ip/fifo_2.v(14)
HDL-1007 : elaborate module Median_Filter_3X3 in ../../RTL/Median_Filter_3X3.v(1)
HDL-1007 : elaborate module Sort3 in ../../RTL/Sort3.v(1)
HDL-1007 : elaborate module Sobel_Process in ../../RTL/Sobel_Process.v(1)
HDL-1007 : elaborate module Caculate_Sobel in ../../RTL/Caculate_Sobel.v(1)
HDL-5007 WARNING: using initial value of 'THRESHOLD' since it is never assigned in ../../RTL/Caculate_Sobel.v(100)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 1 for port 'cnt_rd' in ../../RTL/Sobel_Process.v(79)
HDL-5007 WARNING: net 'csi_pclk' does not have a driver in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'pre_sobel_img_Y' in ../../RTL/image_process.v(207)
HDL-5007 WARNING: port 'csi_pclk' is not connected on this instance in ../../RTL/Erosion_Detector.v(29)
HDL-5007 WARNING: port 'rd_en_dly2' remains unconnected for this instance in ../../RTL/Erosion_Detector.v(29)
HDL-1007 : elaborate module Erosion_Detector in ../../RTL/Erosion_Detector.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p11' in ../../RTL/Erosion_Detector.v(40)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p12' in ../../RTL/Erosion_Detector.v(41)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p13' in ../../RTL/Erosion_Detector.v(42)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p21' in ../../RTL/Erosion_Detector.v(43)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p22' in ../../RTL/Erosion_Detector.v(44)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p23' in ../../RTL/Erosion_Detector.v(45)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p31' in ../../RTL/Erosion_Detector.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p32' in ../../RTL/Erosion_Detector.v(47)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p33' in ../../RTL/Erosion_Detector.v(48)
HDL-5007 WARNING: input port 'csi_pclk' is not connected on this instance in ../../RTL/Erosion_Detector.v(29)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : elaborate module Dilation_Detector in ../../RTL/Dilation_Detector.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'image_input' in ../../RTL/Dilation_Detector.v(35)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p11' in ../../RTL/Dilation_Detector.v(40)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p12' in ../../RTL/Dilation_Detector.v(41)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p13' in ../../RTL/Dilation_Detector.v(42)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p21' in ../../RTL/Dilation_Detector.v(43)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p22' in ../../RTL/Dilation_Detector.v(44)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p23' in ../../RTL/Dilation_Detector.v(45)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p31' in ../../RTL/Dilation_Detector.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p32' in ../../RTL/Dilation_Detector.v(47)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'matrix_p33' in ../../RTL/Dilation_Detector.v(48)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : elaborate module Hu_Invariant_moment in ../../RTL/Hu_Invariant_moment.v(1)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/Divder_gate.v(397)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/Divder_gate.v(2380)
HDL-1007 : elaborate module Divider in ../../al_ip/Divder_gate.v(5)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b1000,EQN="(B*A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01,EQN="(~D*~C*~B*~A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b11001101,EQN="~(~B*~(~C*~A))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b01000000,EQN="(C*B*~A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01100010000,EQN="(~B*(~(A)*C*~(D)+~(A)*~(C)*D+A*~(C)*D))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01010101000000,EQN="(~A*(D@(C*B)))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b0100001100,EQN="(~C*(~(A)*B*~(D)+A*B*~(D)+~(A)*~(B)*D))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b10000000,EQN="(C*B*A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01000000000,EQN="(D*~C*~B*A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01000011110000010000000000,EQN="(~C*(~(A)*B*D*~(E)+~(A)*~(B)*~(D)*E+A*~(B)*~(D)*E+~(A)*B*~(D)*E+A*B*~(D)*E+~(A)*~(B)*D*E))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b10111000,EQN="(C*~(A)*~(B)+C*A*~(B)+~(C)*A*B+C*A*B)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_DFF_0 in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(206)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="A_LE_B_CARRY") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="A_LE_B") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10111011101110001000101110001000,EQN="((D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*~(A)*~(B)+(D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*A*~(B)+~((D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C))*A*B+(D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*A*B)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB_CARRY") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/Divder_gate.v(399)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/Divder_gate.v(2382)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 24 for port 'quotient' in ../../RTL/Hu_Invariant_moment.v(152)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 24 for port 'quotient' in ../../RTL/Hu_Invariant_moment.v(166)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(160)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(518)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(3134)
HDL-1007 : elaborate module Divider_32 in ../../al_ip/Divider_32_gate.v(5)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="ADD") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="ADD_CARRY") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b11011100111111001111110011011100,EQN="~(~B*~(C*~(A*~(E@D))))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b010000001100000011000000010000,EQN="(C*~B*~(A*~(E@D)))") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b0100,EQN="(B*~A)") in C:/Anlogic/TD5.6.59063/arch/al_lmacro.v(48)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(162)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(520)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/Divider_32_gate.v(3136)
HDL-1007 : elaborate module Perimeter_aera in ../../RTL/Perimeter_aera.v(1)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 24 for port 'numerator' in ../../RTL/Perimeter_aera.v(116)
HDL-1007 : elaborate module Gesture_recognition in ../../RTL/Gesture_recognition.v(1)
HDL-1007 : elaborate module Mode_Switch in ../../RTL/Mode_Switch.v(1)
HDL-1007 : elaborate module image_select in ../../RTL/image_select.v(1)
HDL-7007 CRITICAL-WARNING: 'mode' should be on the sensitivity list in ../../RTL/image_select.v(72)
HDL-7007 CRITICAL-WARNING: 'original_image' should be on the sensitivity list in ../../RTL/image_select.v(74)
HDL-7007 CRITICAL-WARNING: 'Gray_rgb565_img' should be on the sensitivity list in ../../RTL/image_select.v(78)
HDL-7007 CRITICAL-WARNING: 'Median_img_gray_565' should be on the sensitivity list in ../../RTL/image_select.v(82)
HDL-7007 CRITICAL-WARNING: 'display_number_area' should be on the sensitivity list in ../../RTL/image_select.v(86)
HDL-7007 CRITICAL-WARNING: 'Sobel_img_565' should be on the sensitivity list in ../../RTL/image_select.v(88)
HDL-7007 CRITICAL-WARNING: 'original_image' should be on the sensitivity list in ../../RTL/image_select.v(93)
HDL-7007 CRITICAL-WARNING: 'Sobel_Erosion_img_565' should be on the sensitivity list in ../../RTL/image_select.v(98)
HDL-7007 CRITICAL-WARNING: 'display_number_area' should be on the sensitivity list in ../../RTL/image_select.v(102)
HDL-7007 CRITICAL-WARNING: 'Sobel_Erosion_Dilation_img_565' should be on the sensitivity list in ../../RTL/image_select.v(104)
HDL-7007 Similar messages will be suppressed.
HDL-5007 WARNING: latch inferred for net 'show_data[15]' in ../../RTL/image_select.v(71)
HDL-1007 : elaborate module vga_display(y_min=12'b0110010,x_min=12'b010010110,y_max=12'b0101011110,x_max=12'b0111000010) in ../../RTL/vga_display.v(14)
HDL-5007 WARNING: latch inferred for net 'display_data[15]' in ../../RTL/vga_display.v(40)
HDL-1007 : elaborate module ip_pll in ../../al_ip/ip_pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD5.6.59063/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=4,CLKC0_DIV=5,CLKC1_DIV=5,CLKC2_DIV=12,CLKC3_DIV=20,CLKC4_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,CLKC2_CPHASE=11,CLKC3_CPHASE=19,CLKC4_CPHASE=119,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module camera_init in ../../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../../RTL/camera_reader.v(14)
HDL-5007 WARNING: port 'INIT_ACK' is not connected on this instance in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(163)
HDL-1007 : elaborate module Sdram_Control_4Port in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(1)
HDL-1007 : elaborate module control_interface in ../../RTL/Sdram_Control_4Port/control_interface.v(1)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 3 for port 'CMD' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(166)
HDL-1007 : elaborate module command in ../../RTL/Sdram_Control_4Port/command.v(1)
HDL-1007 : elaborate module sdr_data_path in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(1)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(86)
HDL-1007 : elaborate module Sdram_WR_FIFO in ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(39)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../al_ip/softfifo.v(260)
HDL-1007 : elaborate module softfifo in ../../al_ip/softfifo.v(25)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_softfifo(ADDR_WIDTH=10) in ../../al_ip/softfifo.v(289)
HDL-1007 : elaborate module ram_infer_softfifo(DATAWIDTH_A=16,ADDRWIDTH_A=10,DATAWIDTH_B=16,ADDRWIDTH_B=10) in ../../al_ip/softfifo.v(377)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/softfifo.v(442)
HDL-5007 WARNING: input port 'dib[15]' is not connected on this instance in ../../al_ip/softfifo.v(265)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'wrusedw' in ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(93)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'rdusedw' in ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(98)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(86)
HDL-1007 : elaborate module Sdram_RD_FIFO in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(39)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'wrusedw' in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(93)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'rdusedw' in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(98)
HDL-1007 : elaborate module sdram in ../../al_ip/sdram.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD5.6.59063/arch/eagle_macro.v(720)
HDL-5007 WARNING: input port 'INIT_ACK' is not connected on this instance in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(163)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 21 for port 'WR1_MAX_ADDR' in ../../RTL/test_camera.v(285)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 21 for port 'WR2_MAX_ADDR' in ../../RTL/test_camera.v(296)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 21 for port 'RD1_MAX_ADDR' in ../../RTL/test_camera.v(306)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 21 for port 'RD2_MAX_ADDR' in ../../RTL/test_camera.v(318)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "export_db ov2640_sdram_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment  Led[0]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  Led[10]   LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment  Led[11]   LOCATION = T9; "
RUN-1002 : start command "set_pin_assignment  Led[12]   LOCATION = M7; "
RUN-1002 : start command "set_pin_assignment  Led[13]   LOCATION = R12; "
RUN-1002 : start command "set_pin_assignment  Led[14]   LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment  Led[15]   LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment  Led[1]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  Led[2]   LOCATION = N3; "
RUN-1002 : start command "set_pin_assignment  Led[3]   LOCATION = N4; "
RUN-1002 : start command "set_pin_assignment  Led[4]   LOCATION = M5; "
RUN-1002 : start command "set_pin_assignment  Led[5]   LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment  Led[6]   LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment  Led[7]   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  Led[8]   LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment  Led[9]   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  Switch[0]   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  Switch[10]   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  Switch[11]   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  Switch[12]   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  Switch[13]   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  Switch[14]   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  Switch[15]   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  Switch[1]   LOCATION = R5; "
RUN-1002 : start command "set_pin_assignment  Switch[2]   LOCATION = T5; "
RUN-1002 : start command "set_pin_assignment  Switch[3]   LOCATION = T6; "
RUN-1002 : start command "set_pin_assignment  Switch[4]   LOCATION = M6; "
RUN-1002 : start command "set_pin_assignment  Switch[5]   LOCATION = P6; "
RUN-1002 : start command "set_pin_assignment  Switch[6]   LOCATION = N6; "
RUN-1002 : start command "set_pin_assignment  Switch[7]   LOCATION = P8; "
RUN-1002 : start command "set_pin_assignment  Switch[8]   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  Switch[9]   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  cam_data[0]   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[1]   LOCATION = J16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[2]   LOCATION = K16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[3]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[4]   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[5]   LOCATION = H16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[6]   LOCATION = G16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_data[7]   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cam_href   LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment  cam_pclk   LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment  cam_pwdn   LOCATION = F14; "
RUN-1002 : start command "set_pin_assignment  cam_rst   LOCATION = F13; "
RUN-1002 : start command "set_pin_assignment  cam_soic   LOCATION = D16; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cam_soid   LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment  cam_vsync   LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment  cam_xclk   LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment  clk_24m   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = G11; "
RUN-1002 : start command "set_pin_assignment  sm_bit[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sm_bit[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sm_bit[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sm_bit[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  sm_seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  sm_seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  sm_seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  sm_seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  sm_seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  sm_seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  sm_seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  sm_seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  vga_b[0]   LOCATION = G1; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[1]   LOCATION = F1; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[2]   LOCATION = F2; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[3]   LOCATION = E1; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[4]   LOCATION = G3; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[5]   LOCATION = E2; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[6]   LOCATION = D1; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_b[7]   LOCATION = C1; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = H2; "
RUN-1002 : start command "set_pin_assignment  vga_g[0]   LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment  vga_g[1]   LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment  vga_g[2]   LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment  vga_g[3]   LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment  vga_g[4]   LOCATION = H3; "
RUN-1002 : start command "set_pin_assignment  vga_g[5]   LOCATION = J6; "
RUN-1002 : start command "set_pin_assignment  vga_g[6]   LOCATION = H1; "
RUN-1002 : start command "set_pin_assignment  vga_g[7]   LOCATION = H5; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment  vga_r[0]   LOCATION = L5; "
RUN-1002 : start command "set_pin_assignment  vga_r[1]   LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment  vga_r[2]   LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment  vga_r[3]   LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment  vga_r[4]   LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment  vga_r[5]   LOCATION = K5; "
RUN-1002 : start command "set_pin_assignment  vga_r[6]   LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment  vga_r[7]   LOCATION = K6; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = J4; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Sdram_Control_4Port"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "Sdram_RD_FIFO"
SYN-1012 : SanityCheck: Model "softfifo"
SYN-1012 : SanityCheck: Model "ram_infer_softfifo(DATAWIDTH_A=16,ADDRWIDTH_A=10,DATAWIDTH_B=16,ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_softfifo(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sdram"
SYN-1012 : SanityCheck: Model "Sdram_WR_FIFO"
SYN-1012 : SanityCheck: Model "Mode_Switch"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "image_process"
SYN-1012 : SanityCheck: Model "Dilation_Detector"
SYN-1012 : SanityCheck: Model "three_martix"
SYN-1012 : SanityCheck: Model "fifo_1"
SYN-1012 : SanityCheck: Model "fifo_2"
SYN-1012 : SanityCheck: Model "Erosion_Detector"
SYN-1012 : SanityCheck: Model "Gesture_recognition"
SYN-1012 : SanityCheck: Model "Hu_Invariant_moment"
SYN-1012 : SanityCheck: Model "Divider"
SYN-1012 : SanityCheck: Model "AL_DFF_0"
SYN-1012 : SanityCheck: Model "Divider_32"
SYN-1012 : SanityCheck: Model "Median_Gray"
SYN-1012 : SanityCheck: Model "Median_Filter_3X3"
SYN-1012 : SanityCheck: Model "Sort3"
SYN-1012 : SanityCheck: Model "Perimeter_aera"
SYN-1012 : SanityCheck: Model "RGBYCbCr"
SYN-1012 : SanityCheck: Model "Sobel_Process"
SYN-1012 : SanityCheck: Model "Caculate_Sobel"
SYN-1012 : SanityCheck: Model "image_select"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_display(y_min=12'b0110010,x_min=12'b010010110,y_max=12'b0101011110,x_max=12'b0111000010)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1043 : Mark Sdram_Control_4Port as IO macro for instance DQ_i10
SYN-1011 : Flatten model test_camera
SYN-1032 : 21924/7469 useful/useless nets, 8486/1041 useful/useless insts
SYN-1016 : Merged 1245 instances.
SYN-1025 : Merged 4 RAM ports.
SYN-1026 : Infer Logic BRAM(Sdram_Control_4Port/read_fifo1/dcfifo_component/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 16	 write mode: NORMAL
	 port b size: 1024 x 16	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(Sdram_Control_4Port/write_fifo1/dcfifo_component/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 16	 write mode: NORMAL
	 port b size: 1024 x 16	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(Sdram_Control_4Port/write_fifo2/dcfifo_component/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 16	 write mode: NORMAL
	 port b size: 1024 x 16	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 3 Logic BRAMs.
SYN-1032 : 16916/4289 useful/useless nets, 6921/217 useful/useless insts
SYN-1016 : Merged 1019 instances.
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_2", d: "u_image_select/show_data_b[0]", q: "Sdram_Control_4Port/WR1_DATA[0]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_3", d: "u_image_select/show_data_b[1]", q: "Sdram_Control_4Port/WR1_DATA[1]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_4", d: "u_image_select/show_data_b[2]", q: "Sdram_Control_4Port/WR1_DATA[2]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_5", d: "u_image_select/show_data_b[3]", q: "Sdram_Control_4Port/WR1_DATA[3]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_6", d: "u_image_select/show_data_b[4]", q: "Sdram_Control_4Port/WR1_DATA[4]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_7", d: "u_image_select/show_data_b[5]", q: "Sdram_Control_4Port/WR1_DATA[5]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_8", d: "u_image_select/show_data_b[6]", q: "Sdram_Control_4Port/WR1_DATA[6]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_9", d: "u_image_select/show_data_b[7]", q: "Sdram_Control_4Port/WR1_DATA[7]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_10", d: "u_image_select/show_data_b[8]", q: "Sdram_Control_4Port/WR1_DATA[8]" // ../../RTL/image_select.v(71)
SYN-5015 WARNING: Found latch in "test_camera", name: "u_image_select/reg2_syn_11", d: "u_image_select/show_data_b[9]", q: "Sdram_Control_4Port/WR1_DATA[9]" // ../../RTL/image_select.v(71)
SYN-5015 Similar messages will be suppressed.
SYN-5011 WARNING: Undriven pin: model "test_camera" / inst "u_image_process/reg4_syn_2" in ../../RTL/image_process.v(63) / pin "ar"
SYN-5011 WARNING: Undriven pin: model "test_camera" / inst "u_image_process/reg4_syn_2" in ../../RTL/image_process.v(63) / pin "as"
SYN-5011 WARNING: Undriven pin: model "test_camera" / inst "u_image_process/u_RGBYCbCr/reg0_syn_2" in ../../RTL/RGBYCbCr.v(103) / pin "d"
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[19]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[18]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[17]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[16]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[15]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[14]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[13]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[12]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[11]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[10]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[9]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[8]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[7]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[6]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[5]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[4]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[3]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[2]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[1]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/figuredata[0]" in ../../RTL/image_process.v(34)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/test_camera.v(97)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/u_Dilation_Detector/post_frame_hsync" in ../../RTL/Dilation_Detector.v(13)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/image_process.v(219)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/u_Dilation_Detector/u_three_martix_4/csi_pclk_syn_3" in ../../RTL/three_martix.v(5)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/three_martix.v(5)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/u_Erosion_Detector/u_three_martix_3/csi_pclk_syn_3" in ../../RTL/three_martix.v(5)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/three_martix.v(5)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "u_image_process/u_Sobel_Process/u_three_martix_2/csi_pclk_syn_3" in ../../RTL/three_martix.v(5)
SYN-5014 WARNING: the net's pin: pin "i" in ../../RTL/three_martix.v(5)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 15452/594 useful/useless nets, 12713/856 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 15227/106 useful/useless nets, 12678/35 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u_Mode_Switch/reg0_syn_10
SYN-1002 :     u_Mode_Switch/reg1_syn_5
SYN-1002 :     u_cam_vga_out/reg0_syn_13
SYN-1002 :     u_camera_init/reg4_syn_4
SYN-1002 :     u_image_process/u_Gesture_recognition/reg0_syn_30
SYN-1002 :     u_image_process/u_RGBYCbCr/reg13_syn_2
SYN-1019 : Optimized 42 mux instances.
SYN-1021 : Optimized 51 onehot mux instances.
SYN-1020 : Optimized 700 distributor mux.
SYN-1001 : Optimize 35 less-than instances
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 1216 instances.
SYN-1015 : Optimize round 1, 5569 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 8 inv instances.
SYN-1032 : 13747/131 useful/useless nets, 11221/977 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     Sdram_Control_4Port/reg10_syn_11
SYN-1002 :     Sdram_Control_4Port/reg11_syn_2
SYN-1002 :     Sdram_Control_4Port/reg11_syn_21
SYN-1002 :     Sdram_Control_4Port/reg13_syn_2
SYN-1002 :     Sdram_Control_4Port/reg13_syn_21
SYN-1002 :     Sdram_Control_4Port/reg4_syn_3
SYN-1002 :     Sdram_Control_4Port/reg7_syn_3
SYN-1002 :     Sdram_Control_4Port/write_fifo2/dcfifo_component/wr_to_rd_cross_inst/reg1_syn_10
SYN-1002 :     u_image_process/u_Hu_Invariant_moment/reg14_syn_3
SYN-1002 :     Sdram_Control_4Port/write_fifo2/dcfifo_component/wr_to_rd_cross_inst/reg2_syn_11
SYN-1019 : Optimized 2 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 1117 better
SYN-1032 : 13694/44 useful/useless nets, 11193/20 useful/useless insts
SYN-3004 : Optimized 10 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 13639/55 useful/useless nets, 11154/15 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 13603/22 useful/useless nets, 11127/12 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     Sdram_Control_4Port/command1/reg0_syn_2
SYN-1002 :     Sdram_Control_4Port/reg0_syn_2
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 59 better
SYN-1014 : Optimize round 2
SYN-1032 : 13584/16 useful/useless nets, 11117/3 useful/useless insts
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.569158s wall, 5.796875s user + 0.781250s system = 6.578125s CPU (100.1%)

RUN-1004 : used memory is 197 MB, reserved memory is 171 MB, peak memory is 199 MB
RUN-1002 : start command "report_area -file ov2640_sdram_rtl.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Gate Statistics
#Basic gates             4388
  #and                    515
  #nand                     0
  #or                      83
  #nor                      0
  #xor                     68
  #xnor                     0
  #buf                      0
  #not                    173
  #bufif1                  33
  #MX21                   257
  #FADD                     0
  #DFF                   3226
  #LATCH                   33
#MACRO_ADD                262
#MACRO_EQ                 264
#MACRO_MULT                23
#MACRO_MUX               2394
#MACRO_OTHERS              16

LUT Statistics
#Total_luts               826
  #lut4                   110
  #lut5                   179
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             537

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |gates  |seq    |macros |
+----------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |1129   |3259   |565    |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |374    |397    |53     |
|    command1                          |command                                    |106    |47     |0      |
|    control1                          |control_interface                          |26     |50     |17     |
|    read_fifo1                        |Sdram_RD_FIFO                              |38     |105    |7      |
|      dcfifo_component                |softfifo                                   |38     |105    |7      |
|        ram_inst                      |ram_infer_softfifo                         |0      |0      |1      |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17     |40     |0      |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17     |40     |0      |
|    sdram1                            |sdram                                      |0      |0      |0      |
|    write_fifo1                       |Sdram_WR_FIFO                              |38     |103    |7      |
|      dcfifo_component                |softfifo                                   |38     |103    |7      |
|        ram_inst                      |ram_infer_softfifo                         |0      |0      |1      |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17     |40     |0      |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17     |40     |0      |
|    write_fifo2                       |Sdram_WR_FIFO                              |0      |0      |1      |
|      dcfifo_component                |softfifo                                   |0      |0      |1      |
|        ram_inst                      |ram_infer_softfifo                         |0      |0      |1      |
|  u_Mode_Switch                       |Mode_Switch                                |54     |9      |0      |
|  u_cam_vga_out                       |Driver                                     |25     |23     |15     |
|  u_camera_init                       |camera_init                                |193    |85     |193    |
|    u_i2c_write                       |i2c_module                                 |130    |43     |6      |
|  u_camera_reader                     |camera_reader                              |38     |63     |2      |
|  u_image_process                     |image_process                              |390    |2624   |280    |
|    u_Dilation_Detector               |Dilation_Detector                          |20     |82     |11     |
|      u_three_martix_4                |three_martix                               |12     |72     |11     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|    u_Erosion_Detector                |Erosion_Detector                           |20     |82     |11     |
|      u_three_martix_3                |three_martix                               |12     |72     |11     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|    u_Gesture_recognition             |Gesture_recognition                        |10     |311    |40     |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |11     |954    |40     |
|      u_Divider_1                     |Divider                                    |0      |96     |0      |
|      u_Divider_2                     |Divider                                    |0      |44     |0      |
|      u_Divider_3                     |Divider_32                                 |0      |166    |0      |
|      u_Divider_4                     |Divider_32                                 |0      |103    |0      |
|      u_Divider_5                     |Divider_32                                 |0      |103    |0      |
|    u_Median_Gray                     |Median_Gray                                |10     |67     |11     |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |0      |9      |0      |
|      u_three_martix                  |three_martix                               |10     |58     |11     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|    u_Median_Gray_2                   |Median_Gray                                |60     |254    |49     |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |46     |104    |38     |
|        u_Sort3_1                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_2                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_3                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_4                     |Sort3                                      |2      |8      |4      |
|        u_Sort3_5                     |Sort3                                      |6      |8      |6      |
|        u_Sort3_6                     |Sort3                                      |2      |8      |4      |
|        u_Sort3_7                     |Sort3                                      |6      |8      |6      |
|      u_three_martix                  |three_martix                               |14     |150    |11     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|    u_Median_Gray_3                   |Median_Gray                                |58     |254    |49     |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |46     |104    |38     |
|        u_Sort3_1                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_2                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_3                     |Sort3                                      |10     |24     |6      |
|        u_Sort3_4                     |Sort3                                      |2      |8      |4      |
|        u_Sort3_5                     |Sort3                                      |6      |8      |6      |
|        u_Sort3_6                     |Sort3                                      |2      |8      |4      |
|        u_Sort3_7                     |Sort3                                      |6      |8      |6      |
|      u_three_martix                  |three_martix                               |12     |150    |11     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|    u_Perimeter_aera                  |Perimeter_aera                             |12     |221    |16     |
|      u_Divider_1                     |Divider                                    |0      |125    |0      |
|    u_RGBYCbCr                        |RGBYCbCr                                   |4      |167    |20     |
|    u_Sobel_Process                   |Sobel_Process                              |41     |184    |29     |
|      u_Caculate_Sobel                |Caculate_Sobel                             |29     |33     |17     |
|      u_three_martix_2                |three_martix                               |12     |151    |12     |
|        u_fifo_1                      |fifo_1                                     |0      |0      |1      |
|        u_fifo_2                      |fifo_2                                     |0      |0      |1      |
|  u_image_select                      |image_select                               |6      |41     |9      |
|  u_pll                               |ip_pll                                     |0      |0      |1      |
|  u_vga_display                       |vga_display                                |46     |16     |10     |
+----------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db ov2640_sdram_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "optimize_gate -maparea ov2640_sdram_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-1016 : Merged 13 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance Sdram_Control_4Port/sdram1/sdram.
SYN-2001 : Map 144 IOs to PADs
SYN-1032 : 14063/0 useful/useless nets, 11639/33 useful/useless insts
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: Sdram_Control_4Port/read_fifo1/dcfifo_component/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: Sdram_Control_4Port/write_fifo1/dcfifo_component/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2594 : bram inst: Sdram_Control_4Port/write_fifo2/dcfifo_component/ram_inst/ramread0_syn_6 will be optimized to a new one with A-addr 1 due to const address
SYN-2512 : LOGIC BRAM "Sdram_Control_4Port/read_fifo1/dcfifo_component/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "Sdram_Control_4Port/write_fifo1/dcfifo_component/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "Sdram_Control_4Port/write_fifo2/dcfifo_component/ram_inst/ramread0_syn_8"
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2541 : Write 1024x8, read 1024x8.
SYN-2571 : Map 23 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 14978/1299 useful/useless nets, 11735/12 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1296 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2571 : Map 16 macro multiplier
SYN-2571 : Map 16 macro multiplier
SYN-2561 : Map multiplier u_image_process/u_Hu_Invariant_moment/mult9 into carry-chain logic
SYN-1001 : Throwback 85 control mux instances
SYN-1001 : Convert 2 adder
SYN-2501 : Optimize round 1
SYN-1032 : 17958/216 useful/useless nets, 14929/20 useful/useless insts
SYN-1016 : Merged 1999 instances.
SYN-2501 : Optimize round 1, 4488 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 317 macro adder
SYN-1019 : Optimized 1708 mux instances.
SYN-1016 : Merged 2011 instances.
SYN-1032 : 21073/1937 useful/useless nets, 18029/94 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 63841, tnet num: 21058, tinst num: 18028, tnode num: 77806, tedge num: 104507.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.312008s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 323 MB, reserved memory is 300 MB, peak memory is 323 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2691 (3.62), #lev = 11 (2.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2691 (3.62), #lev = 11 (2.18)
SYN-3001 : Logic optimization runtime opt =   0.41 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 5828 instances into 2848 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 121 lut buffers
RUN-1002 : start command "report_area -file ov2640_sdram_gate.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

LUT Statistics
#Total_luts              8282
  #lut4                  2166
  #lut5                   850
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b            5266

Utilization Statistics
#lut                     8282   out of  19600   42.26%
#reg                     3354   out of  19600   17.11%
#le                         0
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3016    |5266    |3354    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |335     |618     |397     |2       |0       |
|    command1                          |command                                    |56      |0       |47      |0       |0       |
|    control1                          |control_interface                          |41      |61      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |16      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |38      |55      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |38      |55      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17      |0       |40      |0       |0       |
|    sdram1                            |sdram                                      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |38      |55      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |38      |55      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |17      |0       |40      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |13      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |23      |146     |23      |0       |0       |
|  u_camera_init                       |camera_init                                |586     |28      |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |180     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |26      |42      |63      |0       |0       |
|  u_image_process                     |image_process                              |1834    |4261    |2713    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |69      |102     |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |64      |102     |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |70      |102     |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |65      |102     |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |82      |1159    |311     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |717     |1300    |954     |0       |20      |
|      u_Divider_1                     |Divider                                    |57      |74      |96      |0       |0       |
|      u_Divider_2                     |Divider                                    |24      |74      |44      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |71      |105     |166     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |40      |105     |103     |0       |0       |
|      u_Divider_5                     |Divider_32                                 |40      |105     |103     |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |70      |102     |67      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |0       |0       |9       |0       |0       |
|      u_three_martix                  |three_martix                               |70      |102     |58      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |202     |482     |254     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |130     |380     |104     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |10      |40      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |10      |60      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |10      |40      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |10      |60      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |72      |102     |150     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |201     |482     |254     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |130     |380     |104     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |30      |60      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |10      |40      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |10      |60      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |10      |40      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |10      |60      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |71      |102     |150     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |180     |201     |221     |0       |0       |
|      u_Divider_1                     |Divider                                    |57      |74      |125     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |3       |50      |162     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |104     |243     |184     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |40      |141     |33      |0       |0       |
|      u_three_martix_2                |three_martix                               |64      |102     |151     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |91      |80      |41      |0       |0       |
|  u_pll                               |ip_pll                                     |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |75      |46      |22      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3354 DFF/LATCH to SEQ ...
SYN-4009 : Pack 131 carry chain into lslice
SYN-4007 : Packing 2630 adder to BLE ...
SYN-4008 : Packed 2630 adder and 51 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea ov2640_sdram_gate.area" in  7.360030s wall, 7.265625s user + 0.093750s system = 7.359375s CPU (100.0%)

RUN-1004 : used memory is 280 MB, reserved memory is 262 MB, peak memory is 347 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db ov2640_sdram_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_gate.db" in  1.176622s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (162.0%)

RUN-1004 : used memory is 290 MB, reserved memory is 273 MB, peak memory is 361 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20221031_202053.log"
