// Seed: 2282317211
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [1 'h0 : -1] id_3 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wire id_7
    , id_24,
    input uwire id_8,
    output tri id_9,
    output wor id_10,
    output tri id_11,
    input supply1 id_12
    , id_25,
    input supply1 id_13,
    output uwire id_14,
    output wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output tri id_18,
    output tri0 id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22
);
  assign id_15 = 1'b0;
  module_0 modCall_1 (
      id_24,
      id_24
  );
  wire id_26;
endmodule
