{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 15:49:47 2008 " "Info: Processing started: Fri Mar 21 15:49:47 2008" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wil1_i " "Info: Detected ripple clock \"wil1_i\" as buffer" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil1_i" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "wil_clk_x_i " "Info: Detected gated clock \"wil_clk_x_i\" as buffer" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 62 19 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil_clk_x_i" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "wil0_i " "Info: Detected ripple clock \"wil0_i\" as buffer" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 70 14 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil0_i" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register wilclk_cnt1\[2\] register wilclk_cnt1\[7\] 141.6 MHz 7.062 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.6 MHz between source register \"wilclk_cnt1\[2\]\" and destination register \"wilclk_cnt1\[7\]\" (period= 7.062 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.353 ns + Longest register register " "Info: + Longest register to register delay is 6.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wilclk_cnt1\[2\] 1 REG LC_X3_Y4_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N6; Fanout = 4; REG Node = 'wilclk_cnt1\[2\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wilclk_cnt1[2] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.740 ns) 2.029 ns un1_wilclk_cnt1_1_6 2 COMB LC_X3_Y4_N1 1 " "Info: 2: + IC(1.289 ns) + CELL(0.740 ns) = 2.029 ns; Loc. = LC_X3_Y4_N1; Fanout = 1; COMB Node = 'un1_wilclk_cnt1_1_6'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.029 ns" { wilclk_cnt1[2] un1_wilclk_cnt1_1_6 } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 74 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.740 ns) 3.487 ns un1_wilclk_cnt124_i 3 COMB LC_X3_Y4_N3 14 " "Info: 3: + IC(0.718 ns) + CELL(0.740 ns) = 3.487 ns; Loc. = LC_X3_Y4_N3; Fanout = 14; COMB Node = 'un1_wilclk_cnt124_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.458 ns" { un1_wilclk_cnt1_1_6 un1_wilclk_cnt124_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 68 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(1.760 ns) 6.353 ns wilclk_cnt1\[7\] 4 REG LC_X4_Y4_N1 4 " "Info: 4: + IC(1.106 ns) + CELL(1.760 ns) = 6.353 ns; Loc. = LC_X4_Y4_N1; Fanout = 4; REG Node = 'wilclk_cnt1\[7\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.866 ns" { un1_wilclk_cnt124_i wilclk_cnt1[7] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.240 ns 51.00 % " "Info: Total cell delay = 3.240 ns ( 51.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.113 ns 49.00 % " "Info: Total interconnect delay = 3.113 ns ( 49.00 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "6.353 ns" { wilclk_cnt1[2] un1_wilclk_cnt1_1_6 un1_wilclk_cnt124_i wilclk_cnt1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.353 ns" { wilclk_cnt1[2] un1_wilclk_cnt1_1_6 un1_wilclk_cnt124_i wilclk_cnt1[7] } { 0.000ns 1.289ns 0.718ns 1.106ns } { 0.000ns 0.740ns 0.740ns 1.760ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns wilclk_cnt1\[7\] 2 REG LC_X4_Y4_N1 4 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X4_Y4_N1; Fanout = 4; REG Node = 'wilclk_cnt1\[7\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.295 ns" { clk wilclk_cnt1[7] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns 60.18 % " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns 39.82 % " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[7] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns wilclk_cnt1\[2\] 2 REG LC_X3_Y4_N6 4 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y4_N6; Fanout = 4; REG Node = 'wilclk_cnt1\[2\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.295 ns" { clk wilclk_cnt1[2] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns 60.18 % " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns 39.82 % " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[2] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[7] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[2] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "6.353 ns" { wilclk_cnt1[2] un1_wilclk_cnt1_1_6 un1_wilclk_cnt124_i wilclk_cnt1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.353 ns" { wilclk_cnt1[2] un1_wilclk_cnt1_1_6 un1_wilclk_cnt124_i wilclk_cnt1[7] } { 0.000ns 1.289ns 0.718ns 1.106ns } { 0.000ns 0.740ns 0.740ns 1.760ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[7] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[2] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "wil0_i wigend_reg\[0\] clk 4.961 ns " "Info: Found hold time violation between source  pin or register \"wil0_i\" and destination pin or register \"wigend_reg\[0\]\" for clock \"clk\" (Hold time is 4.961 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.627 ns + Largest " "Info: + Largest clock skew is 6.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.085 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns wil1_i 2 REG LC_X4_Y1_N0 1 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y1_N0; Fanout = 1; REG Node = 'wil1_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.671 ns" { clk wil1_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.511 ns) 5.301 ns wil_clk_x_i 3 COMB LC_X4_Y1_N9 12 " "Info: 3: + IC(0.956 ns) + CELL(0.511 ns) = 5.301 ns; Loc. = LC_X4_Y1_N9; Fanout = 12; COMB Node = 'wil_clk_x_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.467 ns" { wil1_i wil_clk_x_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 62 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.866 ns) + CELL(0.918 ns) 10.085 ns wigend_reg\[0\] 4 REG LC_X4_Y1_N6 1 " "Info: 4: + IC(3.866 ns) + CELL(0.918 ns) = 10.085 ns; Loc. = LC_X4_Y1_N6; Fanout = 1; REG Node = 'wigend_reg\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.784 ns" { wil_clk_x_i wigend_reg[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 57 23 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns 38.53 % " "Info: Total cell delay = 3.886 ns ( 38.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.199 ns 61.47 % " "Info: Total interconnect delay = 6.199 ns ( 61.47 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "10.085 ns" { clk wil1_i wil_clk_x_i wigend_reg[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.085 ns" { clk clk~combout wil1_i wil_clk_x_i wigend_reg[0] } { 0.0ns 0.0ns 1.377ns 0.956ns 3.866ns } { 0.0ns 1.163ns 1.294ns 0.511ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.458 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns wil0_i 2 REG LC_X4_Y1_N3 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X4_Y1_N3; Fanout = 3; REG Node = 'wil0_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.295 ns" { clk wil0_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 70 14 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns 60.18 % " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns 39.82 % " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wil0_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wil0_i } { 0.0ns 0.0ns 1.377ns } { 0.0ns 1.163ns 0.918ns } } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "10.085 ns" { clk wil1_i wil_clk_x_i wigend_reg[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.085 ns" { clk clk~combout wil1_i wil_clk_x_i wigend_reg[0] } { 0.0ns 0.0ns 1.377ns 0.956ns 3.866ns } { 0.0ns 1.163ns 1.294ns 0.511ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wil0_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wil0_i } { 0.0ns 0.0ns 1.377ns } { 0.0ns 1.163ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 70 14 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wil0_i 1 REG LC_X4_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N3; Fanout = 3; REG Node = 'wil0_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wil0_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 70 14 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.591 ns) 1.511 ns wigend_reg\[0\] 2 REG LC_X4_Y1_N6 1 " "Info: 2: + IC(0.920 ns) + CELL(0.591 ns) = 1.511 ns; Loc. = LC_X4_Y1_N6; Fanout = 1; REG Node = 'wigend_reg\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.511 ns" { wil0_i wigend_reg[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 57 23 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns 39.11 % " "Info: Total cell delay = 0.591 ns ( 39.11 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns 60.89 % " "Info: Total interconnect delay = 0.920 ns ( 60.89 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.511 ns" { wil0_i wigend_reg[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.511 ns" { wil0_i wigend_reg[0] } { 0.0ns 0.92ns } { 0.0ns 0.591ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 57 23 0 } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "10.085 ns" { clk wil1_i wil_clk_x_i wigend_reg[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.085 ns" { clk clk~combout wil1_i wil_clk_x_i wigend_reg[0] } { 0.0ns 0.0ns 1.377ns 0.956ns 3.866ns } { 0.0ns 1.163ns 1.294ns 0.511ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wil0_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wil0_i } { 0.0ns 0.0ns 1.377ns } { 0.0ns 1.163ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.511 ns" { wil0_i wigend_reg[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.511 ns" { wil0_i wigend_reg[0] } { 0.0ns 0.92ns } { 0.0ns 0.591ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "wilclk_cnt1\[12\] wil\[1\] clk 6.483 ns register " "Info: tsu for register \"wilclk_cnt1\[12\]\" (data pin = \"wil\[1\]\", clock pin = \"clk\") is 6.483 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.608 ns + Longest pin register " "Info: + Longest pin to register delay is 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns wil\[1\] 1 PIN PIN_35 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 2; PIN Node = 'wil\[1\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wil[1] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 33 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.914 ns) 4.660 ns wilclk_cnt125_x 2 COMB LC_X2_Y4_N0 2 " "Info: 2: + IC(2.614 ns) + CELL(0.914 ns) = 4.660 ns; Loc. = LC_X2_Y4_N0; Fanout = 2; COMB Node = 'wilclk_cnt125_x'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.528 ns" { wil[1] wilclk_cnt125_x } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 73 23 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.914 ns) 6.742 ns un1_wilclk_cnt124_i 3 COMB LC_X3_Y4_N3 14 " "Info: 3: + IC(1.168 ns) + CELL(0.914 ns) = 6.742 ns; Loc. = LC_X3_Y4_N3; Fanout = 14; COMB Node = 'un1_wilclk_cnt124_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.082 ns" { wilclk_cnt125_x un1_wilclk_cnt124_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 68 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(1.760 ns) 9.608 ns wilclk_cnt1\[12\] 4 REG LC_X4_Y4_N6 2 " "Info: 4: + IC(1.106 ns) + CELL(1.760 ns) = 9.608 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'wilclk_cnt1\[12\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.866 ns" { un1_wilclk_cnt124_i wilclk_cnt1[12] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.720 ns 49.13 % " "Info: Total cell delay = 4.720 ns ( 49.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns 50.87 % " "Info: Total interconnect delay = 4.888 ns ( 50.87 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "9.608 ns" { wil[1] wilclk_cnt125_x un1_wilclk_cnt124_i wilclk_cnt1[12] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "9.608 ns" { wil[1] wil[1]~combout wilclk_cnt125_x un1_wilclk_cnt124_i wilclk_cnt1[12] } { 0.000ns 0.000ns 2.614ns 1.168ns 1.106ns } { 0.000ns 1.132ns 0.914ns 0.914ns 1.760ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.458 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns wilclk_cnt1\[12\] 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'wilclk_cnt1\[12\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.295 ns" { clk wilclk_cnt1[12] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 54 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns 60.18 % " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns 39.82 % " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[12] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[12] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "9.608 ns" { wil[1] wilclk_cnt125_x un1_wilclk_cnt124_i wilclk_cnt1[12] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "9.608 ns" { wil[1] wil[1]~combout wilclk_cnt125_x un1_wilclk_cnt124_i wilclk_cnt1[12] } { 0.000ns 0.000ns 2.614ns 1.168ns 1.106ns } { 0.000ns 1.132ns 0.914ns 0.914ns 1.760ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wilclk_cnt1[12] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wilclk_cnt1[12] } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IRQ4 wigend_bitcnt\[0\] 15.410 ns register " "Info: tco from clock \"clk\" to destination pin \"IRQ4\" through register \"wigend_bitcnt\[0\]\" is 15.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.085 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns wil1_i 2 REG LC_X4_Y1_N0 1 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y1_N0; Fanout = 1; REG Node = 'wil1_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.671 ns" { clk wil1_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.511 ns) 5.301 ns wil_clk_x_i 3 COMB LC_X4_Y1_N9 12 " "Info: 3: + IC(0.956 ns) + CELL(0.511 ns) = 5.301 ns; Loc. = LC_X4_Y1_N9; Fanout = 12; COMB Node = 'wil_clk_x_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.467 ns" { wil1_i wil_clk_x_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 62 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.866 ns) + CELL(0.918 ns) 10.085 ns wigend_bitcnt\[0\] 4 REG LC_X3_Y1_N0 4 " "Info: 4: + IC(3.866 ns) + CELL(0.918 ns) = 10.085 ns; Loc. = LC_X3_Y1_N0; Fanout = 4; REG Node = 'wigend_bitcnt\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.784 ns" { wil_clk_x_i wigend_bitcnt[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 50 26 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns 38.53 % " "Info: Total cell delay = 3.886 ns ( 38.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.199 ns 61.47 % " "Info: Total interconnect delay = 6.199 ns ( 61.47 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "10.085 ns" { clk wil1_i wil_clk_x_i wigend_bitcnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.085 ns" { clk clk~combout wil1_i wil_clk_x_i wigend_bitcnt[0] } { 0.000ns 0.000ns 1.377ns 0.956ns 3.866ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 50 26 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.949 ns + Longest register pin " "Info: + Longest register to pin delay is 4.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_bitcnt\[0\] 1 REG LC_X3_Y1_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N0; Fanout = 4; REG Node = 'wigend_bitcnt\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wigend_bitcnt[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 50 26 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.511 ns) 1.490 ns un11_IRQ4_a 2 COMB LC_X3_Y1_N5 1 " "Info: 2: + IC(0.979 ns) + CELL(0.511 ns) = 1.490 ns; Loc. = LC_X3_Y1_N5; Fanout = 1; COMB Node = 'un11_IRQ4_a'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.490 ns" { wigend_bitcnt[0] un11_IRQ4_a } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 78 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 1.995 ns un11_IRQ4 3 COMB LC_X3_Y1_N6 3 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 1.995 ns; Loc. = LC_X3_Y1_N6; Fanout = 3; COMB Node = 'un11_IRQ4'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "0.505 ns" { un11_IRQ4_a un11_IRQ4 } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 77 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(2.322 ns) 4.949 ns IRQ4 4 PIN PIN_34 0 " "Info: 4: + IC(0.632 ns) + CELL(2.322 ns) = 4.949 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'IRQ4'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.954 ns" { un11_IRQ4 IRQ4 } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 36 14 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns 61.29 % " "Info: Total cell delay = 3.033 ns ( 61.29 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.916 ns 38.71 % " "Info: Total interconnect delay = 1.916 ns ( 38.71 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.949 ns" { wigend_bitcnt[0] un11_IRQ4_a un11_IRQ4 IRQ4 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.949 ns" { wigend_bitcnt[0] un11_IRQ4_a un11_IRQ4 IRQ4 } { 0.000ns 0.979ns 0.305ns 0.632ns } { 0.000ns 0.511ns 0.200ns 2.322ns } } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "10.085 ns" { clk wil1_i wil_clk_x_i wigend_bitcnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.085 ns" { clk clk~combout wil1_i wil_clk_x_i wigend_bitcnt[0] } { 0.000ns 0.000ns 1.377ns 0.956ns 3.866ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.949 ns" { wigend_bitcnt[0] un11_IRQ4_a un11_IRQ4 IRQ4 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.949 ns" { wigend_bitcnt[0] un11_IRQ4_a un11_IRQ4 IRQ4 } { 0.000ns 0.979ns 0.305ns 0.632ns } { 0.000ns 0.511ns 0.200ns 2.322ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk AD_CLK 5.926 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"AD_CLK\" is 5.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.511 ns) 2.998 ns un15_AD_CLK_x\[0\] 2 COMB LC_X7_Y2_N3 1 " "Info: 2: + IC(1.324 ns) + CELL(0.511 ns) = 2.998 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'un15_AD_CLK_x\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.835 ns" { clk un15_AD_CLK_x[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 59 26 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(2.322 ns) 5.926 ns AD_CLK 3 PIN PIN_61 0 " "Info: 3: + IC(0.606 ns) + CELL(2.322 ns) = 5.926 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'AD_CLK'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.928 ns" { un15_AD_CLK_x[0] AD_CLK } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 38 16 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.996 ns 67.43 % " "Info: Total cell delay = 3.996 ns ( 67.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.930 ns 32.57 % " "Info: Total interconnect delay = 1.930 ns ( 32.57 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "5.926 ns" { clk un15_AD_CLK_x[0] AD_CLK } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.926 ns" { clk clk~combout un15_AD_CLK_x[0] AD_CLK } { 0.000ns 0.000ns 1.324ns 0.606ns } { 0.000ns 1.163ns 0.511ns 2.322ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "wil1_i wil\[1\] clk -1.174 ns register " "Info: th for register \"wil1_i\" (data pin = \"wil\[1\]\", clock pin = \"clk\") is -1.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.458 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_62 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 22; CLK Node = 'clk'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns wil1_i 2 REG LC_X4_Y1_N0 1 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X4_Y1_N0; Fanout = 1; REG Node = 'wil1_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.295 ns" { clk wil1_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns 60.18 % " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns 39.82 % " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wil1_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wil1_i } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.853 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns wil\[1\] 1 PIN PIN_35 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 2; PIN Node = 'wil\[1\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wil[1] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 33 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.660 ns) + CELL(1.061 ns) 4.853 ns wil1_i 2 REG LC_X4_Y1_N0 1 " "Info: 2: + IC(2.660 ns) + CELL(1.061 ns) = 4.853 ns; Loc. = LC_X4_Y1_N0; Fanout = 1; REG Node = 'wil1_i'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.721 ns" { wil[1] wil1_i } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 72 14 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns 45.19 % " "Info: Total cell delay = 2.193 ns ( 45.19 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.660 ns 54.81 % " "Info: Total interconnect delay = 2.660 ns ( 54.81 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.853 ns" { wil[1] wil1_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.853 ns" { wil[1] wil[1]~combout wil1_i } { 0.000ns 0.000ns 2.660ns } { 0.000ns 1.132ns 1.061ns } } }  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "3.458 ns" { clk wil1_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.458 ns" { clk clk~combout wil1_i } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "4.853 ns" { wil[1] wil1_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.853 ns" { wil[1] wil[1]~combout wil1_i } { 0.000ns 0.000ns 2.660ns } { 0.000ns 1.132ns 1.061ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 15:49:47 2008 " "Info: Processing ended: Fri Mar 21 15:49:47 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
