
MCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d94  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406d94  00406d94  00016d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00406d9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000870  204009c0  00407760  000209c0  2**3
                  ALLOC
  4 .stack        00002000  20401230  00407fd0  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20403230  00409fd0  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018a88  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bfc  00000000  00000000  000394cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007f00  00000000  00000000  0003c0cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000da0  00000000  00000000  00043fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d08  00000000  00000000  00044d6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002156d  00000000  00000000  00045a73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d155  00000000  00000000  00066fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009655c  00000000  00000000  00074135  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004734  00000000  00000000  0010a694  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	30 32 40 20 f5 1d 40 00 a5 1e 40 00 a5 1e 40 00     02@ ..@...@...@.
  400010:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a5 1e 40 00 a5 1e 40 00 00 00 00 00 a5 1e 40 00     ..@...@.......@.
  40003c:	8d 39 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     .9@...@...@...@.
  40004c:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  40005c:	a5 1e 40 00 a5 1e 40 00 00 00 00 00 11 15 40 00     ..@...@.......@.
  40006c:	29 15 40 00 41 15 40 00 a5 1e 40 00 a5 1e 40 00     ).@.A.@...@...@.
  40007c:	a5 1e 40 00 59 15 40 00 71 15 40 00 a5 1e 40 00     ..@.Y.@.q.@...@.
  40008c:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  40009c:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  4000ac:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  4000bc:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  4000cc:	85 2c 40 00 55 2e 40 00 89 2f 40 00 5d 31 40 00     .,@.U.@../@.]1@.
  4000dc:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  4000ec:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  4000fc:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  40010c:	a5 1e 40 00 a5 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ......@...@...@.
  40012c:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  40013c:	a5 1e 40 00 a5 1e 40 00 a5 1e 40 00 a5 1e 40 00     ..@...@...@...@.
  40014c:	a5 1e 40 00 a5 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
	...

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	00406d9c 	.word	0x00406d9c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00406d9c 	.word	0x00406d9c
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	00406d9c 	.word	0x00406d9c
  4001d0:	00000000 	.word	0x00000000

004001d4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	2b07      	cmp	r3, #7
  4001e0:	d831      	bhi.n	400246 <osc_enable+0x72>
  4001e2:	a201      	add	r2, pc, #4	; (adr r2, 4001e8 <osc_enable+0x14>)
  4001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001e8:	00400245 	.word	0x00400245
  4001ec:	00400209 	.word	0x00400209
  4001f0:	00400211 	.word	0x00400211
  4001f4:	00400219 	.word	0x00400219
  4001f8:	00400221 	.word	0x00400221
  4001fc:	00400229 	.word	0x00400229
  400200:	00400231 	.word	0x00400231
  400204:	0040023b 	.word	0x0040023b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400208:	2000      	movs	r0, #0
  40020a:	4b11      	ldr	r3, [pc, #68]	; (400250 <osc_enable+0x7c>)
  40020c:	4798      	blx	r3
		break;
  40020e:	e01a      	b.n	400246 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400210:	2001      	movs	r0, #1
  400212:	4b0f      	ldr	r3, [pc, #60]	; (400250 <osc_enable+0x7c>)
  400214:	4798      	blx	r3
		break;
  400216:	e016      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400218:	2000      	movs	r0, #0
  40021a:	4b0e      	ldr	r3, [pc, #56]	; (400254 <osc_enable+0x80>)
  40021c:	4798      	blx	r3
		break;
  40021e:	e012      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400220:	2010      	movs	r0, #16
  400222:	4b0c      	ldr	r3, [pc, #48]	; (400254 <osc_enable+0x80>)
  400224:	4798      	blx	r3
		break;
  400226:	e00e      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400228:	2020      	movs	r0, #32
  40022a:	4b0a      	ldr	r3, [pc, #40]	; (400254 <osc_enable+0x80>)
  40022c:	4798      	blx	r3
		break;
  40022e:	e00a      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400230:	213e      	movs	r1, #62	; 0x3e
  400232:	2000      	movs	r0, #0
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <osc_enable+0x84>)
  400236:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400238:	e005      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40023a:	213e      	movs	r1, #62	; 0x3e
  40023c:	2001      	movs	r0, #1
  40023e:	4b06      	ldr	r3, [pc, #24]	; (400258 <osc_enable+0x84>)
  400240:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400242:	e000      	b.n	400246 <osc_enable+0x72>
		break;
  400244:	bf00      	nop
	}
}
  400246:	bf00      	nop
  400248:	3708      	adds	r7, #8
  40024a:	46bd      	mov	sp, r7
  40024c:	bd80      	pop	{r7, pc}
  40024e:	bf00      	nop
  400250:	00401689 	.word	0x00401689
  400254:	004016f5 	.word	0x004016f5
  400258:	00401765 	.word	0x00401765

0040025c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40025c:	b580      	push	{r7, lr}
  40025e:	b082      	sub	sp, #8
  400260:	af00      	add	r7, sp, #0
  400262:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b07      	cmp	r3, #7
  400268:	d826      	bhi.n	4002b8 <osc_is_ready+0x5c>
  40026a:	a201      	add	r2, pc, #4	; (adr r2, 400270 <osc_is_ready+0x14>)
  40026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400270:	00400291 	.word	0x00400291
  400274:	00400295 	.word	0x00400295
  400278:	00400295 	.word	0x00400295
  40027c:	004002a7 	.word	0x004002a7
  400280:	004002a7 	.word	0x004002a7
  400284:	004002a7 	.word	0x004002a7
  400288:	004002a7 	.word	0x004002a7
  40028c:	004002a7 	.word	0x004002a7
	case OSC_SLCK_32K_RC:
		return 1;
  400290:	2301      	movs	r3, #1
  400292:	e012      	b.n	4002ba <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400294:	4b0b      	ldr	r3, [pc, #44]	; (4002c4 <osc_is_ready+0x68>)
  400296:	4798      	blx	r3
  400298:	4603      	mov	r3, r0
  40029a:	2b00      	cmp	r3, #0
  40029c:	bf14      	ite	ne
  40029e:	2301      	movne	r3, #1
  4002a0:	2300      	moveq	r3, #0
  4002a2:	b2db      	uxtb	r3, r3
  4002a4:	e009      	b.n	4002ba <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002a6:	4b08      	ldr	r3, [pc, #32]	; (4002c8 <osc_is_ready+0x6c>)
  4002a8:	4798      	blx	r3
  4002aa:	4603      	mov	r3, r0
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	bf14      	ite	ne
  4002b0:	2301      	movne	r3, #1
  4002b2:	2300      	moveq	r3, #0
  4002b4:	b2db      	uxtb	r3, r3
  4002b6:	e000      	b.n	4002ba <osc_is_ready+0x5e>
	}

	return 0;
  4002b8:	2300      	movs	r3, #0
}
  4002ba:	4618      	mov	r0, r3
  4002bc:	3708      	adds	r7, #8
  4002be:	46bd      	mov	sp, r7
  4002c0:	bd80      	pop	{r7, pc}
  4002c2:	bf00      	nop
  4002c4:	004016c1 	.word	0x004016c1
  4002c8:	004017dd 	.word	0x004017dd

004002cc <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002cc:	b480      	push	{r7}
  4002ce:	b083      	sub	sp, #12
  4002d0:	af00      	add	r7, sp, #0
  4002d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002d4:	687b      	ldr	r3, [r7, #4]
  4002d6:	2b07      	cmp	r3, #7
  4002d8:	d825      	bhi.n	400326 <osc_get_rate+0x5a>
  4002da:	a201      	add	r2, pc, #4	; (adr r2, 4002e0 <osc_get_rate+0x14>)
  4002dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002e0:	00400301 	.word	0x00400301
  4002e4:	00400307 	.word	0x00400307
  4002e8:	0040030d 	.word	0x0040030d
  4002ec:	00400313 	.word	0x00400313
  4002f0:	00400317 	.word	0x00400317
  4002f4:	0040031b 	.word	0x0040031b
  4002f8:	0040031f 	.word	0x0040031f
  4002fc:	00400323 	.word	0x00400323
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400300:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400304:	e010      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40030a:	e00d      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40030c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400310:	e00a      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400312:	4b08      	ldr	r3, [pc, #32]	; (400334 <osc_get_rate+0x68>)
  400314:	e008      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400316:	4b08      	ldr	r3, [pc, #32]	; (400338 <osc_get_rate+0x6c>)
  400318:	e006      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40031a:	4b08      	ldr	r3, [pc, #32]	; (40033c <osc_get_rate+0x70>)
  40031c:	e004      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <osc_get_rate+0x70>)
  400320:	e002      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400322:	4b06      	ldr	r3, [pc, #24]	; (40033c <osc_get_rate+0x70>)
  400324:	e000      	b.n	400328 <osc_get_rate+0x5c>
	}

	return 0;
  400326:	2300      	movs	r3, #0
}
  400328:	4618      	mov	r0, r3
  40032a:	370c      	adds	r7, #12
  40032c:	46bd      	mov	sp, r7
  40032e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400332:	4770      	bx	lr
  400334:	003d0900 	.word	0x003d0900
  400338:	007a1200 	.word	0x007a1200
  40033c:	00b71b00 	.word	0x00b71b00

00400340 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400340:	b580      	push	{r7, lr}
  400342:	b082      	sub	sp, #8
  400344:	af00      	add	r7, sp, #0
  400346:	4603      	mov	r3, r0
  400348:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40034a:	bf00      	nop
  40034c:	79fb      	ldrb	r3, [r7, #7]
  40034e:	4618      	mov	r0, r3
  400350:	4b05      	ldr	r3, [pc, #20]	; (400368 <osc_wait_ready+0x28>)
  400352:	4798      	blx	r3
  400354:	4603      	mov	r3, r0
  400356:	f083 0301 	eor.w	r3, r3, #1
  40035a:	b2db      	uxtb	r3, r3
  40035c:	2b00      	cmp	r3, #0
  40035e:	d1f5      	bne.n	40034c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400360:	bf00      	nop
  400362:	3708      	adds	r7, #8
  400364:	46bd      	mov	sp, r7
  400366:	bd80      	pop	{r7, pc}
  400368:	0040025d 	.word	0x0040025d

0040036c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40036c:	b580      	push	{r7, lr}
  40036e:	b086      	sub	sp, #24
  400370:	af00      	add	r7, sp, #0
  400372:	60f8      	str	r0, [r7, #12]
  400374:	607a      	str	r2, [r7, #4]
  400376:	603b      	str	r3, [r7, #0]
  400378:	460b      	mov	r3, r1
  40037a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  40037c:	687b      	ldr	r3, [r7, #4]
  40037e:	2b00      	cmp	r3, #0
  400380:	d107      	bne.n	400392 <pll_config_init+0x26>
  400382:	683b      	ldr	r3, [r7, #0]
  400384:	2b00      	cmp	r3, #0
  400386:	d104      	bne.n	400392 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400388:	68fb      	ldr	r3, [r7, #12]
  40038a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40038e:	601a      	str	r2, [r3, #0]
  400390:	e019      	b.n	4003c6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400392:	7afb      	ldrb	r3, [r7, #11]
  400394:	4618      	mov	r0, r3
  400396:	4b0e      	ldr	r3, [pc, #56]	; (4003d0 <pll_config_init+0x64>)
  400398:	4798      	blx	r3
  40039a:	4602      	mov	r2, r0
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	fbb2 f3f3 	udiv	r3, r2, r3
  4003a2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4003a4:	697b      	ldr	r3, [r7, #20]
  4003a6:	683a      	ldr	r2, [r7, #0]
  4003a8:	fb02 f303 	mul.w	r3, r2, r3
  4003ac:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003ae:	683b      	ldr	r3, [r7, #0]
  4003b0:	3b01      	subs	r3, #1
  4003b2:	041a      	lsls	r2, r3, #16
  4003b4:	4b07      	ldr	r3, [pc, #28]	; (4003d4 <pll_config_init+0x68>)
  4003b6:	4013      	ands	r3, r2
  4003b8:	687a      	ldr	r2, [r7, #4]
  4003ba:	b2d2      	uxtb	r2, r2
  4003bc:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4003be:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	601a      	str	r2, [r3, #0]
	}
}
  4003c6:	bf00      	nop
  4003c8:	3718      	adds	r7, #24
  4003ca:	46bd      	mov	sp, r7
  4003cc:	bd80      	pop	{r7, pc}
  4003ce:	bf00      	nop
  4003d0:	004002cd 	.word	0x004002cd
  4003d4:	07ff0000 	.word	0x07ff0000

004003d8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
  4003e0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e2:	683b      	ldr	r3, [r7, #0]
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	d108      	bne.n	4003fa <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003e8:	4b09      	ldr	r3, [pc, #36]	; (400410 <pll_enable+0x38>)
  4003ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003ec:	4a09      	ldr	r2, [pc, #36]	; (400414 <pll_enable+0x3c>)
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003f6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003f8:	e005      	b.n	400406 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003fa:	4a06      	ldr	r2, [pc, #24]	; (400414 <pll_enable+0x3c>)
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	681b      	ldr	r3, [r3, #0]
  400400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400404:	61d3      	str	r3, [r2, #28]
}
  400406:	bf00      	nop
  400408:	3708      	adds	r7, #8
  40040a:	46bd      	mov	sp, r7
  40040c:	bd80      	pop	{r7, pc}
  40040e:	bf00      	nop
  400410:	004017f9 	.word	0x004017f9
  400414:	400e0600 	.word	0x400e0600

00400418 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400418:	b580      	push	{r7, lr}
  40041a:	b082      	sub	sp, #8
  40041c:	af00      	add	r7, sp, #0
  40041e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400420:	687b      	ldr	r3, [r7, #4]
  400422:	2b00      	cmp	r3, #0
  400424:	d103      	bne.n	40042e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400426:	4b05      	ldr	r3, [pc, #20]	; (40043c <pll_is_locked+0x24>)
  400428:	4798      	blx	r3
  40042a:	4603      	mov	r3, r0
  40042c:	e002      	b.n	400434 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40042e:	4b04      	ldr	r3, [pc, #16]	; (400440 <pll_is_locked+0x28>)
  400430:	4798      	blx	r3
  400432:	4603      	mov	r3, r0
	}
}
  400434:	4618      	mov	r0, r3
  400436:	3708      	adds	r7, #8
  400438:	46bd      	mov	sp, r7
  40043a:	bd80      	pop	{r7, pc}
  40043c:	00401815 	.word	0x00401815
  400440:	00401859 	.word	0x00401859

00400444 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	4603      	mov	r3, r0
  40044c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40044e:	79fb      	ldrb	r3, [r7, #7]
  400450:	3b03      	subs	r3, #3
  400452:	2b04      	cmp	r3, #4
  400454:	d808      	bhi.n	400468 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400456:	79fb      	ldrb	r3, [r7, #7]
  400458:	4618      	mov	r0, r3
  40045a:	4b06      	ldr	r3, [pc, #24]	; (400474 <pll_enable_source+0x30>)
  40045c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40045e:	79fb      	ldrb	r3, [r7, #7]
  400460:	4618      	mov	r0, r3
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <pll_enable_source+0x34>)
  400464:	4798      	blx	r3
		break;
  400466:	e000      	b.n	40046a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400468:	bf00      	nop
	}
}
  40046a:	bf00      	nop
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	004001d5 	.word	0x004001d5
  400478:	00400341 	.word	0x00400341

0040047c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	b082      	sub	sp, #8
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400484:	bf00      	nop
  400486:	6878      	ldr	r0, [r7, #4]
  400488:	4b04      	ldr	r3, [pc, #16]	; (40049c <pll_wait_for_lock+0x20>)
  40048a:	4798      	blx	r3
  40048c:	4603      	mov	r3, r0
  40048e:	2b00      	cmp	r3, #0
  400490:	d0f9      	beq.n	400486 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400492:	2300      	movs	r3, #0
}
  400494:	4618      	mov	r0, r3
  400496:	3708      	adds	r7, #8
  400498:	46bd      	mov	sp, r7
  40049a:	bd80      	pop	{r7, pc}
  40049c:	00400419 	.word	0x00400419

004004a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004a0:	b580      	push	{r7, lr}
  4004a2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004a4:	2006      	movs	r0, #6
  4004a6:	4b05      	ldr	r3, [pc, #20]	; (4004bc <sysclk_get_main_hz+0x1c>)
  4004a8:	4798      	blx	r3
  4004aa:	4602      	mov	r2, r0
  4004ac:	4613      	mov	r3, r2
  4004ae:	009b      	lsls	r3, r3, #2
  4004b0:	4413      	add	r3, r2
  4004b2:	009a      	lsls	r2, r3, #2
  4004b4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004b6:	4618      	mov	r0, r3
  4004b8:	bd80      	pop	{r7, pc}
  4004ba:	bf00      	nop
  4004bc:	004002cd 	.word	0x004002cd

004004c0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004c0:	b580      	push	{r7, lr}
  4004c2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004c4:	4b02      	ldr	r3, [pc, #8]	; (4004d0 <sysclk_get_cpu_hz+0x10>)
  4004c6:	4798      	blx	r3
  4004c8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004ca:	4618      	mov	r0, r3
  4004cc:	bd80      	pop	{r7, pc}
  4004ce:	bf00      	nop
  4004d0:	004004a1 	.word	0x004004a1

004004d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004d4:	b590      	push	{r4, r7, lr}
  4004d6:	b083      	sub	sp, #12
  4004d8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4004da:	4813      	ldr	r0, [pc, #76]	; (400528 <sysclk_init+0x54>)
  4004dc:	4b13      	ldr	r3, [pc, #76]	; (40052c <sysclk_init+0x58>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004e0:	2006      	movs	r0, #6
  4004e2:	4b13      	ldr	r3, [pc, #76]	; (400530 <sysclk_init+0x5c>)
  4004e4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004e6:	1d38      	adds	r0, r7, #4
  4004e8:	2319      	movs	r3, #25
  4004ea:	2201      	movs	r2, #1
  4004ec:	2106      	movs	r1, #6
  4004ee:	4c11      	ldr	r4, [pc, #68]	; (400534 <sysclk_init+0x60>)
  4004f0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004f2:	1d3b      	adds	r3, r7, #4
  4004f4:	2100      	movs	r1, #0
  4004f6:	4618      	mov	r0, r3
  4004f8:	4b0f      	ldr	r3, [pc, #60]	; (400538 <sysclk_init+0x64>)
  4004fa:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004fc:	2000      	movs	r0, #0
  4004fe:	4b0f      	ldr	r3, [pc, #60]	; (40053c <sysclk_init+0x68>)
  400500:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400502:	2002      	movs	r0, #2
  400504:	4b0e      	ldr	r3, [pc, #56]	; (400540 <sysclk_init+0x6c>)
  400506:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400508:	2000      	movs	r0, #0
  40050a:	4b0e      	ldr	r3, [pc, #56]	; (400544 <sysclk_init+0x70>)
  40050c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40050e:	4b0e      	ldr	r3, [pc, #56]	; (400548 <sysclk_init+0x74>)
  400510:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  400512:	4b0e      	ldr	r3, [pc, #56]	; (40054c <sysclk_init+0x78>)
  400514:	4798      	blx	r3
  400516:	4603      	mov	r3, r0
  400518:	085b      	lsrs	r3, r3, #1
  40051a:	4618      	mov	r0, r3
  40051c:	4b03      	ldr	r3, [pc, #12]	; (40052c <sysclk_init+0x58>)
  40051e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400520:	bf00      	nop
  400522:	370c      	adds	r7, #12
  400524:	46bd      	mov	sp, r7
  400526:	bd90      	pop	{r4, r7, pc}
  400528:	08f0d180 	.word	0x08f0d180
  40052c:	00402015 	.word	0x00402015
  400530:	00400445 	.word	0x00400445
  400534:	0040036d 	.word	0x0040036d
  400538:	004003d9 	.word	0x004003d9
  40053c:	0040047d 	.word	0x0040047d
  400540:	00401589 	.word	0x00401589
  400544:	00401605 	.word	0x00401605
  400548:	00401ead 	.word	0x00401ead
  40054c:	004004c1 	.word	0x004004c1

00400550 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400550:	b580      	push	{r7, lr}
  400552:	b082      	sub	sp, #8
  400554:	af00      	add	r7, sp, #0
  400556:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400558:	6878      	ldr	r0, [r7, #4]
  40055a:	4b03      	ldr	r3, [pc, #12]	; (400568 <sysclk_enable_peripheral_clock+0x18>)
  40055c:	4798      	blx	r3
}
  40055e:	bf00      	nop
  400560:	3708      	adds	r7, #8
  400562:	46bd      	mov	sp, r7
  400564:	bd80      	pop	{r7, pc}
  400566:	bf00      	nop
  400568:	00401875 	.word	0x00401875

0040056c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400570:	200a      	movs	r0, #10
  400572:	4b08      	ldr	r3, [pc, #32]	; (400594 <ioport_init+0x28>)
  400574:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400576:	200b      	movs	r0, #11
  400578:	4b06      	ldr	r3, [pc, #24]	; (400594 <ioport_init+0x28>)
  40057a:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  40057c:	200c      	movs	r0, #12
  40057e:	4b05      	ldr	r3, [pc, #20]	; (400594 <ioport_init+0x28>)
  400580:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400582:	2010      	movs	r0, #16
  400584:	4b03      	ldr	r3, [pc, #12]	; (400594 <ioport_init+0x28>)
  400586:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400588:	2011      	movs	r0, #17
  40058a:	4b02      	ldr	r3, [pc, #8]	; (400594 <ioport_init+0x28>)
  40058c:	4798      	blx	r3
	arch_ioport_init();
}
  40058e:	bf00      	nop
  400590:	bd80      	pop	{r7, pc}
  400592:	bf00      	nop
  400594:	00400551 	.word	0x00400551

00400598 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400598:	b480      	push	{r7}
  40059a:	b089      	sub	sp, #36	; 0x24
  40059c:	af00      	add	r7, sp, #0
  40059e:	6078      	str	r0, [r7, #4]
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	61fb      	str	r3, [r7, #28]
  4005a4:	69fb      	ldr	r3, [r7, #28]
  4005a6:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4005a8:	69bb      	ldr	r3, [r7, #24]
  4005aa:	095a      	lsrs	r2, r3, #5
  4005ac:	69fb      	ldr	r3, [r7, #28]
  4005ae:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4005b0:	697b      	ldr	r3, [r7, #20]
  4005b2:	f003 031f 	and.w	r3, r3, #31
  4005b6:	2101      	movs	r1, #1
  4005b8:	fa01 f303 	lsl.w	r3, r1, r3
  4005bc:	613a      	str	r2, [r7, #16]
  4005be:	60fb      	str	r3, [r7, #12]
  4005c0:	693b      	ldr	r3, [r7, #16]
  4005c2:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4005c4:	68ba      	ldr	r2, [r7, #8]
  4005c6:	4b06      	ldr	r3, [pc, #24]	; (4005e0 <ioport_disable_pin+0x48>)
  4005c8:	4413      	add	r3, r2
  4005ca:	025b      	lsls	r3, r3, #9
  4005cc:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005ce:	68fb      	ldr	r3, [r7, #12]
  4005d0:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  4005d2:	bf00      	nop
  4005d4:	3724      	adds	r7, #36	; 0x24
  4005d6:	46bd      	mov	sp, r7
  4005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005dc:	4770      	bx	lr
  4005de:	bf00      	nop
  4005e0:	00200707 	.word	0x00200707

004005e4 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4005e4:	b480      	push	{r7}
  4005e6:	b08d      	sub	sp, #52	; 0x34
  4005e8:	af00      	add	r7, sp, #0
  4005ea:	6078      	str	r0, [r7, #4]
  4005ec:	6039      	str	r1, [r7, #0]
  4005ee:	687b      	ldr	r3, [r7, #4]
  4005f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  4005f2:	683b      	ldr	r3, [r7, #0]
  4005f4:	62bb      	str	r3, [r7, #40]	; 0x28
  4005f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4005f8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4005fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005fc:	095a      	lsrs	r2, r3, #5
  4005fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400600:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400602:	6a3b      	ldr	r3, [r7, #32]
  400604:	f003 031f 	and.w	r3, r3, #31
  400608:	2101      	movs	r1, #1
  40060a:	fa01 f303 	lsl.w	r3, r1, r3
  40060e:	61fa      	str	r2, [r7, #28]
  400610:	61bb      	str	r3, [r7, #24]
  400612:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400614:	617b      	str	r3, [r7, #20]
  400616:	69fb      	ldr	r3, [r7, #28]
  400618:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40061a:	693a      	ldr	r2, [r7, #16]
  40061c:	4b37      	ldr	r3, [pc, #220]	; (4006fc <ioport_set_pin_mode+0x118>)
  40061e:	4413      	add	r3, r2
  400620:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400622:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400624:	697b      	ldr	r3, [r7, #20]
  400626:	f003 0308 	and.w	r3, r3, #8
  40062a:	2b00      	cmp	r3, #0
  40062c:	d003      	beq.n	400636 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	69ba      	ldr	r2, [r7, #24]
  400632:	665a      	str	r2, [r3, #100]	; 0x64
  400634:	e002      	b.n	40063c <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	69ba      	ldr	r2, [r7, #24]
  40063a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  40063c:	697b      	ldr	r3, [r7, #20]
  40063e:	f003 0310 	and.w	r3, r3, #16
  400642:	2b00      	cmp	r3, #0
  400644:	d004      	beq.n	400650 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400646:	68fb      	ldr	r3, [r7, #12]
  400648:	69ba      	ldr	r2, [r7, #24]
  40064a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40064e:	e003      	b.n	400658 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	69ba      	ldr	r2, [r7, #24]
  400654:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400658:	697b      	ldr	r3, [r7, #20]
  40065a:	f003 0320 	and.w	r3, r3, #32
  40065e:	2b00      	cmp	r3, #0
  400660:	d003      	beq.n	40066a <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	69ba      	ldr	r2, [r7, #24]
  400666:	651a      	str	r2, [r3, #80]	; 0x50
  400668:	e002      	b.n	400670 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40066a:	68fb      	ldr	r3, [r7, #12]
  40066c:	69ba      	ldr	r2, [r7, #24]
  40066e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400670:	697b      	ldr	r3, [r7, #20]
  400672:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400676:	2b00      	cmp	r3, #0
  400678:	d003      	beq.n	400682 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40067a:	68fb      	ldr	r3, [r7, #12]
  40067c:	69ba      	ldr	r2, [r7, #24]
  40067e:	621a      	str	r2, [r3, #32]
  400680:	e002      	b.n	400688 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	69ba      	ldr	r2, [r7, #24]
  400686:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400688:	697b      	ldr	r3, [r7, #20]
  40068a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40068e:	2b00      	cmp	r3, #0
  400690:	d004      	beq.n	40069c <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400692:	68fb      	ldr	r3, [r7, #12]
  400694:	69ba      	ldr	r2, [r7, #24]
  400696:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40069a:	e003      	b.n	4006a4 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	69ba      	ldr	r2, [r7, #24]
  4006a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4006a4:	697b      	ldr	r3, [r7, #20]
  4006a6:	f003 0301 	and.w	r3, r3, #1
  4006aa:	2b00      	cmp	r3, #0
  4006ac:	d006      	beq.n	4006bc <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006b2:	69bb      	ldr	r3, [r7, #24]
  4006b4:	431a      	orrs	r2, r3
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	671a      	str	r2, [r3, #112]	; 0x70
  4006ba:	e006      	b.n	4006ca <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006c0:	69bb      	ldr	r3, [r7, #24]
  4006c2:	43db      	mvns	r3, r3
  4006c4:	401a      	ands	r2, r3
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	f003 0302 	and.w	r3, r3, #2
  4006d0:	2b00      	cmp	r3, #0
  4006d2:	d006      	beq.n	4006e2 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4006d4:	68fb      	ldr	r3, [r7, #12]
  4006d6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006d8:	69bb      	ldr	r3, [r7, #24]
  4006da:	431a      	orrs	r2, r3
  4006dc:	68fb      	ldr	r3, [r7, #12]
  4006de:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4006e0:	e006      	b.n	4006f0 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006e6:	69bb      	ldr	r3, [r7, #24]
  4006e8:	43db      	mvns	r3, r3
  4006ea:	401a      	ands	r2, r3
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	675a      	str	r2, [r3, #116]	; 0x74
  4006f0:	bf00      	nop
  4006f2:	3734      	adds	r7, #52	; 0x34
  4006f4:	46bd      	mov	sp, r7
  4006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006fa:	4770      	bx	lr
  4006fc:	00200707 	.word	0x00200707

00400700 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400700:	b480      	push	{r7}
  400702:	b08d      	sub	sp, #52	; 0x34
  400704:	af00      	add	r7, sp, #0
  400706:	6078      	str	r0, [r7, #4]
  400708:	460b      	mov	r3, r1
  40070a:	70fb      	strb	r3, [r7, #3]
  40070c:	687b      	ldr	r3, [r7, #4]
  40070e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400710:	78fb      	ldrb	r3, [r7, #3]
  400712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400718:	627b      	str	r3, [r7, #36]	; 0x24
  40071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40071c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40071e:	6a3b      	ldr	r3, [r7, #32]
  400720:	095b      	lsrs	r3, r3, #5
  400722:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400724:	69fa      	ldr	r2, [r7, #28]
  400726:	4b17      	ldr	r3, [pc, #92]	; (400784 <ioport_set_pin_dir+0x84>)
  400728:	4413      	add	r3, r2
  40072a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40072c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40072e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400732:	2b01      	cmp	r3, #1
  400734:	d109      	bne.n	40074a <ioport_set_pin_dir+0x4a>
  400736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400738:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40073a:	697b      	ldr	r3, [r7, #20]
  40073c:	f003 031f 	and.w	r3, r3, #31
  400740:	2201      	movs	r2, #1
  400742:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400744:	69bb      	ldr	r3, [r7, #24]
  400746:	611a      	str	r2, [r3, #16]
  400748:	e00c      	b.n	400764 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40074a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40074e:	2b00      	cmp	r3, #0
  400750:	d108      	bne.n	400764 <ioport_set_pin_dir+0x64>
  400752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400754:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400756:	693b      	ldr	r3, [r7, #16]
  400758:	f003 031f 	and.w	r3, r3, #31
  40075c:	2201      	movs	r2, #1
  40075e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400760:	69bb      	ldr	r3, [r7, #24]
  400762:	615a      	str	r2, [r3, #20]
  400764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400766:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400768:	68fb      	ldr	r3, [r7, #12]
  40076a:	f003 031f 	and.w	r3, r3, #31
  40076e:	2201      	movs	r2, #1
  400770:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400772:	69bb      	ldr	r3, [r7, #24]
  400774:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400778:	bf00      	nop
  40077a:	3734      	adds	r7, #52	; 0x34
  40077c:	46bd      	mov	sp, r7
  40077e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400782:	4770      	bx	lr
  400784:	00200707 	.word	0x00200707

00400788 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400788:	b480      	push	{r7}
  40078a:	b08b      	sub	sp, #44	; 0x2c
  40078c:	af00      	add	r7, sp, #0
  40078e:	6078      	str	r0, [r7, #4]
  400790:	460b      	mov	r3, r1
  400792:	70fb      	strb	r3, [r7, #3]
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	627b      	str	r3, [r7, #36]	; 0x24
  400798:	78fb      	ldrb	r3, [r7, #3]
  40079a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40079e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a0:	61fb      	str	r3, [r7, #28]
  4007a2:	69fb      	ldr	r3, [r7, #28]
  4007a4:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4007a6:	69bb      	ldr	r3, [r7, #24]
  4007a8:	095b      	lsrs	r3, r3, #5
  4007aa:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007ac:	697a      	ldr	r2, [r7, #20]
  4007ae:	4b10      	ldr	r3, [pc, #64]	; (4007f0 <ioport_set_pin_level+0x68>)
  4007b0:	4413      	add	r3, r2
  4007b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007b4:	613b      	str	r3, [r7, #16]

	if (level) {
  4007b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d009      	beq.n	4007d2 <ioport_set_pin_level+0x4a>
  4007be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007c0:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	f003 031f 	and.w	r3, r3, #31
  4007c8:	2201      	movs	r2, #1
  4007ca:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007cc:	693b      	ldr	r3, [r7, #16]
  4007ce:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4007d0:	e008      	b.n	4007e4 <ioport_set_pin_level+0x5c>
  4007d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007d4:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4007d6:	68bb      	ldr	r3, [r7, #8]
  4007d8:	f003 031f 	and.w	r3, r3, #31
  4007dc:	2201      	movs	r2, #1
  4007de:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007e0:	693b      	ldr	r3, [r7, #16]
  4007e2:	635a      	str	r2, [r3, #52]	; 0x34
  4007e4:	bf00      	nop
  4007e6:	372c      	adds	r7, #44	; 0x2c
  4007e8:	46bd      	mov	sp, r7
  4007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ee:	4770      	bx	lr
  4007f0:	00200707 	.word	0x00200707

004007f4 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4007f4:	b480      	push	{r7}
  4007f6:	b08d      	sub	sp, #52	; 0x34
  4007f8:	af00      	add	r7, sp, #0
  4007fa:	6078      	str	r0, [r7, #4]
  4007fc:	460b      	mov	r3, r1
  4007fe:	70fb      	strb	r3, [r7, #3]
  400800:	687b      	ldr	r3, [r7, #4]
  400802:	62fb      	str	r3, [r7, #44]	; 0x2c
  400804:	78fb      	ldrb	r3, [r7, #3]
  400806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40080a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40080c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40080e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400810:	095a      	lsrs	r2, r3, #5
  400812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400814:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400816:	6a3b      	ldr	r3, [r7, #32]
  400818:	f003 031f 	and.w	r3, r3, #31
  40081c:	2101      	movs	r1, #1
  40081e:	fa01 f303 	lsl.w	r3, r1, r3
  400822:	61fa      	str	r2, [r7, #28]
  400824:	61bb      	str	r3, [r7, #24]
  400826:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40082a:	75fb      	strb	r3, [r7, #23]
  40082c:	69fb      	ldr	r3, [r7, #28]
  40082e:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400830:	693a      	ldr	r2, [r7, #16]
  400832:	4b23      	ldr	r3, [pc, #140]	; (4008c0 <ioport_set_pin_sense_mode+0xcc>)
  400834:	4413      	add	r3, r2
  400836:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400838:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40083a:	7dfb      	ldrb	r3, [r7, #23]
  40083c:	3b01      	subs	r3, #1
  40083e:	2b03      	cmp	r3, #3
  400840:	d82e      	bhi.n	4008a0 <ioport_set_pin_sense_mode+0xac>
  400842:	a201      	add	r2, pc, #4	; (adr r2, 400848 <ioport_set_pin_sense_mode+0x54>)
  400844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400848:	0040087d 	.word	0x0040087d
  40084c:	0040088f 	.word	0x0040088f
  400850:	00400859 	.word	0x00400859
  400854:	0040086b 	.word	0x0040086b
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400858:	68fb      	ldr	r3, [r7, #12]
  40085a:	69ba      	ldr	r2, [r7, #24]
  40085c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	69ba      	ldr	r2, [r7, #24]
  400864:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400868:	e01f      	b.n	4008aa <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40086a:	68fb      	ldr	r3, [r7, #12]
  40086c:	69ba      	ldr	r2, [r7, #24]
  40086e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	69ba      	ldr	r2, [r7, #24]
  400876:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40087a:	e016      	b.n	4008aa <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  40087c:	68fb      	ldr	r3, [r7, #12]
  40087e:	69ba      	ldr	r2, [r7, #24]
  400880:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400884:	68fb      	ldr	r3, [r7, #12]
  400886:	69ba      	ldr	r2, [r7, #24]
  400888:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40088c:	e00d      	b.n	4008aa <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40088e:	68fb      	ldr	r3, [r7, #12]
  400890:	69ba      	ldr	r2, [r7, #24]
  400892:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	69ba      	ldr	r2, [r7, #24]
  40089a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40089e:	e004      	b.n	4008aa <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  4008a0:	68fb      	ldr	r3, [r7, #12]
  4008a2:	69ba      	ldr	r2, [r7, #24]
  4008a4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4008a8:	e003      	b.n	4008b2 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  4008aa:	68fb      	ldr	r3, [r7, #12]
  4008ac:	69ba      	ldr	r2, [r7, #24]
  4008ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4008b2:	bf00      	nop
  4008b4:	3734      	adds	r7, #52	; 0x34
  4008b6:	46bd      	mov	sp, r7
  4008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008bc:	4770      	bx	lr
  4008be:	bf00      	nop
  4008c0:	00200707 	.word	0x00200707

004008c4 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  4008c4:	b480      	push	{r7}
  4008c6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4008c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4008cc:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4008d0:	4a0c      	ldr	r2, [pc, #48]	; (400904 <tcm_disable+0x40>)
  4008d2:	4b0c      	ldr	r3, [pc, #48]	; (400904 <tcm_disable+0x40>)
  4008d4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  4008d8:	f023 0301 	bic.w	r3, r3, #1
  4008dc:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4008e0:	4a08      	ldr	r2, [pc, #32]	; (400904 <tcm_disable+0x40>)
  4008e2:	4b08      	ldr	r3, [pc, #32]	; (400904 <tcm_disable+0x40>)
  4008e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  4008e8:	f023 0301 	bic.w	r3, r3, #1
  4008ec:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  4008f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4008f4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  4008f8:	bf00      	nop
  4008fa:	46bd      	mov	sp, r7
  4008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400900:	4770      	bx	lr
  400902:	bf00      	nop
  400904:	e000ed00 	.word	0xe000ed00

00400908 <board_init>:
#endif

void board_init(void)
{
  400908:	b580      	push	{r7, lr}
  40090a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40090c:	4b2e      	ldr	r3, [pc, #184]	; (4009c8 <board_init+0xc0>)
  40090e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400912:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400914:	4b2d      	ldr	r3, [pc, #180]	; (4009cc <board_init+0xc4>)
  400916:	4a2e      	ldr	r2, [pc, #184]	; (4009d0 <board_init+0xc8>)
  400918:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40091a:	4b2c      	ldr	r3, [pc, #176]	; (4009cc <board_init+0xc4>)
  40091c:	4a2d      	ldr	r2, [pc, #180]	; (4009d4 <board_init+0xcc>)
  40091e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400920:	4b2d      	ldr	r3, [pc, #180]	; (4009d8 <board_init+0xd0>)
  400922:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400924:	4b2d      	ldr	r3, [pc, #180]	; (4009dc <board_init+0xd4>)
  400926:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400928:	2101      	movs	r1, #1
  40092a:	2048      	movs	r0, #72	; 0x48
  40092c:	4b2c      	ldr	r3, [pc, #176]	; (4009e0 <board_init+0xd8>)
  40092e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400930:	2101      	movs	r1, #1
  400932:	2048      	movs	r0, #72	; 0x48
  400934:	4b2b      	ldr	r3, [pc, #172]	; (4009e4 <board_init+0xdc>)
  400936:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400938:	2100      	movs	r1, #0
  40093a:	200b      	movs	r0, #11
  40093c:	4b28      	ldr	r3, [pc, #160]	; (4009e0 <board_init+0xd8>)
  40093e:	4798      	blx	r3
  400940:	2188      	movs	r1, #136	; 0x88
  400942:	200b      	movs	r0, #11
  400944:	4b28      	ldr	r3, [pc, #160]	; (4009e8 <board_init+0xe0>)
  400946:	4798      	blx	r3
  400948:	2102      	movs	r1, #2
  40094a:	200b      	movs	r0, #11
  40094c:	4b27      	ldr	r3, [pc, #156]	; (4009ec <board_init+0xe4>)
  40094e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400950:	2100      	movs	r1, #0
  400952:	2015      	movs	r0, #21
  400954:	4b24      	ldr	r3, [pc, #144]	; (4009e8 <board_init+0xe0>)
  400956:	4798      	blx	r3
  400958:	2015      	movs	r0, #21
  40095a:	4b25      	ldr	r3, [pc, #148]	; (4009f0 <board_init+0xe8>)
  40095c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40095e:	4a25      	ldr	r2, [pc, #148]	; (4009f4 <board_init+0xec>)
  400960:	4b24      	ldr	r3, [pc, #144]	; (4009f4 <board_init+0xec>)
  400962:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400966:	f043 0310 	orr.w	r3, r3, #16
  40096a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40096e:	2103      	movs	r1, #3
  400970:	2024      	movs	r0, #36	; 0x24
  400972:	4b1d      	ldr	r3, [pc, #116]	; (4009e8 <board_init+0xe0>)
  400974:	4798      	blx	r3
  400976:	2024      	movs	r0, #36	; 0x24
  400978:	4b1d      	ldr	r3, [pc, #116]	; (4009f0 <board_init+0xe8>)
  40097a:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	ioport_set_pin_peripheral_mode(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
  40097c:	2100      	movs	r1, #0
  40097e:	2023      	movs	r0, #35	; 0x23
  400980:	4b19      	ldr	r3, [pc, #100]	; (4009e8 <board_init+0xe0>)
  400982:	4798      	blx	r3
  400984:	2023      	movs	r0, #35	; 0x23
  400986:	4b1a      	ldr	r3, [pc, #104]	; (4009f0 <board_init+0xe8>)
  400988:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
  40098a:	2100      	movs	r1, #0
  40098c:	2022      	movs	r0, #34	; 0x22
  40098e:	4b16      	ldr	r3, [pc, #88]	; (4009e8 <board_init+0xe0>)
  400990:	4798      	blx	r3
  400992:	2022      	movs	r0, #34	; 0x22
  400994:	4b16      	ldr	r3, [pc, #88]	; (4009f0 <board_init+0xe8>)
  400996:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	ioport_set_pin_dir(PIN_CAN0_TR_RS_IDX, IOPORT_DIR_OUTPUT);
  400998:	2101      	movs	r1, #1
  40099a:	2080      	movs	r0, #128	; 0x80
  40099c:	4b10      	ldr	r3, [pc, #64]	; (4009e0 <board_init+0xd8>)
  40099e:	4798      	blx	r3
	ioport_set_pin_dir(PIN_CAN0_TR_EN_IDX, IOPORT_DIR_OUTPUT);
  4009a0:	2101      	movs	r1, #1
  4009a2:	2081      	movs	r0, #129	; 0x81
  4009a4:	4b0e      	ldr	r3, [pc, #56]	; (4009e0 <board_init+0xd8>)
  4009a6:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	ioport_set_pin_peripheral_mode(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
  4009a8:	2102      	movs	r1, #2
  4009aa:	204c      	movs	r0, #76	; 0x4c
  4009ac:	4b0e      	ldr	r3, [pc, #56]	; (4009e8 <board_init+0xe0>)
  4009ae:	4798      	blx	r3
  4009b0:	204c      	movs	r0, #76	; 0x4c
  4009b2:	4b0f      	ldr	r3, [pc, #60]	; (4009f0 <board_init+0xe8>)
  4009b4:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
  4009b6:	2102      	movs	r1, #2
  4009b8:	204e      	movs	r0, #78	; 0x4e
  4009ba:	4b0b      	ldr	r3, [pc, #44]	; (4009e8 <board_init+0xe0>)
  4009bc:	4798      	blx	r3
  4009be:	204e      	movs	r0, #78	; 0x4e
  4009c0:	4b0b      	ldr	r3, [pc, #44]	; (4009f0 <board_init+0xe8>)
  4009c2:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4009c4:	bf00      	nop
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	400e1850 	.word	0x400e1850
  4009cc:	400e0c00 	.word	0x400e0c00
  4009d0:	5a00080c 	.word	0x5a00080c
  4009d4:	5a00070c 	.word	0x5a00070c
  4009d8:	004008c5 	.word	0x004008c5
  4009dc:	0040056d 	.word	0x0040056d
  4009e0:	00400701 	.word	0x00400701
  4009e4:	00400789 	.word	0x00400789
  4009e8:	004005e5 	.word	0x004005e5
  4009ec:	004007f5 	.word	0x004007f5
  4009f0:	00400599 	.word	0x00400599
  4009f4:	40088000 	.word	0x40088000

004009f8 <osc_get_rate>:
{
  4009f8:	b480      	push	{r7}
  4009fa:	b083      	sub	sp, #12
  4009fc:	af00      	add	r7, sp, #0
  4009fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400a00:	687b      	ldr	r3, [r7, #4]
  400a02:	2b07      	cmp	r3, #7
  400a04:	d825      	bhi.n	400a52 <osc_get_rate+0x5a>
  400a06:	a201      	add	r2, pc, #4	; (adr r2, 400a0c <osc_get_rate+0x14>)
  400a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a0c:	00400a2d 	.word	0x00400a2d
  400a10:	00400a33 	.word	0x00400a33
  400a14:	00400a39 	.word	0x00400a39
  400a18:	00400a3f 	.word	0x00400a3f
  400a1c:	00400a43 	.word	0x00400a43
  400a20:	00400a47 	.word	0x00400a47
  400a24:	00400a4b 	.word	0x00400a4b
  400a28:	00400a4f 	.word	0x00400a4f
		return OSC_SLCK_32K_RC_HZ;
  400a2c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400a30:	e010      	b.n	400a54 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a36:	e00d      	b.n	400a54 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400a38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a3c:	e00a      	b.n	400a54 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400a3e:	4b08      	ldr	r3, [pc, #32]	; (400a60 <osc_get_rate+0x68>)
  400a40:	e008      	b.n	400a54 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400a42:	4b08      	ldr	r3, [pc, #32]	; (400a64 <osc_get_rate+0x6c>)
  400a44:	e006      	b.n	400a54 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400a46:	4b08      	ldr	r3, [pc, #32]	; (400a68 <osc_get_rate+0x70>)
  400a48:	e004      	b.n	400a54 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400a4a:	4b07      	ldr	r3, [pc, #28]	; (400a68 <osc_get_rate+0x70>)
  400a4c:	e002      	b.n	400a54 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400a4e:	4b06      	ldr	r3, [pc, #24]	; (400a68 <osc_get_rate+0x70>)
  400a50:	e000      	b.n	400a54 <osc_get_rate+0x5c>
	return 0;
  400a52:	2300      	movs	r3, #0
}
  400a54:	4618      	mov	r0, r3
  400a56:	370c      	adds	r7, #12
  400a58:	46bd      	mov	sp, r7
  400a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a5e:	4770      	bx	lr
  400a60:	003d0900 	.word	0x003d0900
  400a64:	007a1200 	.word	0x007a1200
  400a68:	00b71b00 	.word	0x00b71b00

00400a6c <sysclk_get_main_hz>:
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400a70:	2006      	movs	r0, #6
  400a72:	4b05      	ldr	r3, [pc, #20]	; (400a88 <sysclk_get_main_hz+0x1c>)
  400a74:	4798      	blx	r3
  400a76:	4602      	mov	r2, r0
  400a78:	4613      	mov	r3, r2
  400a7a:	009b      	lsls	r3, r3, #2
  400a7c:	4413      	add	r3, r2
  400a7e:	009a      	lsls	r2, r3, #2
  400a80:	4413      	add	r3, r2
}
  400a82:	4618      	mov	r0, r3
  400a84:	bd80      	pop	{r7, pc}
  400a86:	bf00      	nop
  400a88:	004009f9 	.word	0x004009f9

00400a8c <genclk_get_frequency_hz>:
}

//! \name Retrieves the current rate in Hz of the Programmable Clock Source
//@{
static inline uint32_t genclk_get_frequency_hz(uint32_t ul_id)
{
  400a8c:	b580      	push	{r7, lr}
  400a8e:	b086      	sub	sp, #24
  400a90:	af00      	add	r7, sp, #0
  400a92:	6078      	str	r0, [r7, #4]
	uint32_t pck_source,clock_config;
	uint32_t pck_freq = 0;
  400a94:	2300      	movs	r3, #0
  400a96:	617b      	str	r3, [r7, #20]
	pck_source = (PMC->PMC_PCK[ul_id] & PMC_PCK_CSS_Msk) >> PMC_PCK_CSS_Pos;
  400a98:	4a3e      	ldr	r2, [pc, #248]	; (400b94 <genclk_get_frequency_hz+0x108>)
  400a9a:	687b      	ldr	r3, [r7, #4]
  400a9c:	3310      	adds	r3, #16
  400a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400aa2:	f003 0307 	and.w	r3, r3, #7
  400aa6:	613b      	str	r3, [r7, #16]
	switch(pck_source)
  400aa8:	693b      	ldr	r3, [r7, #16]
  400aaa:	2b04      	cmp	r3, #4
  400aac:	d85e      	bhi.n	400b6c <genclk_get_frequency_hz+0xe0>
  400aae:	a201      	add	r2, pc, #4	; (adr r2, 400ab4 <genclk_get_frequency_hz+0x28>)
  400ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ab4:	00400ac9 	.word	0x00400ac9
  400ab8:	00400ae3 	.word	0x00400ae3
  400abc:	00400ae3 	.word	0x00400ae3
  400ac0:	00400b51 	.word	0x00400b51
  400ac4:	00400b65 	.word	0x00400b65
	{
		case PMC_PCK_CSS_SLOW_CLK:
			if (pmc_get_slck_config())
  400ac8:	4b33      	ldr	r3, [pc, #204]	; (400b98 <genclk_get_frequency_hz+0x10c>)
  400aca:	4798      	blx	r3
  400acc:	4603      	mov	r3, r0
  400ace:	2b00      	cmp	r3, #0
  400ad0:	d003      	beq.n	400ada <genclk_get_frequency_hz+0x4e>
				pck_freq = OSC_SLCK_32K_RC_HZ;
  400ad2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400ad6:	617b      	str	r3, [r7, #20]
			else
				pck_freq = OSC_SLCK_32K_XTAL_HZ;
			break;
  400ad8:	e04b      	b.n	400b72 <genclk_get_frequency_hz+0xe6>
				pck_freq = OSC_SLCK_32K_XTAL_HZ;
  400ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ade:	617b      	str	r3, [r7, #20]
			break;
  400ae0:	e047      	b.n	400b72 <genclk_get_frequency_hz+0xe6>
		case PMC_PCK_CSS_MAIN_CLK:
		case PMC_PCK_CSS_PLLA_CLK:
			clock_config = pmc_get_mainck_config();
  400ae2:	4b2e      	ldr	r3, [pc, #184]	; (400b9c <genclk_get_frequency_hz+0x110>)
  400ae4:	4798      	blx	r3
  400ae6:	60f8      	str	r0, [r7, #12]
			if (clock_config & CKGR_MOR_MOSCSEL)
  400ae8:	68fb      	ldr	r3, [r7, #12]
  400aea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400aee:	2b00      	cmp	r3, #0
  400af0:	d012      	beq.n	400b18 <genclk_get_frequency_hz+0x8c>
			{
				switch(clock_config & CKGR_MOR_MOSCRCF_Msk)
  400af2:	68fb      	ldr	r3, [r7, #12]
  400af4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400af8:	2b10      	cmp	r3, #16
  400afa:	d006      	beq.n	400b0a <genclk_get_frequency_hz+0x7e>
  400afc:	2b20      	cmp	r3, #32
  400afe:	d007      	beq.n	400b10 <genclk_get_frequency_hz+0x84>
  400b00:	2b00      	cmp	r3, #0
  400b02:	d10b      	bne.n	400b1c <genclk_get_frequency_hz+0x90>
				{
					case CKGR_MOR_MOSCRCF_4_MHz:
						pck_freq = OSC_MAINCK_4M_RC_HZ;
  400b04:	4b26      	ldr	r3, [pc, #152]	; (400ba0 <genclk_get_frequency_hz+0x114>)
  400b06:	617b      	str	r3, [r7, #20]
						break;
  400b08:	e008      	b.n	400b1c <genclk_get_frequency_hz+0x90>
					case CKGR_MOR_MOSCRCF_8_MHz:
						pck_freq = OSC_MAINCK_8M_RC_HZ;
  400b0a:	4b26      	ldr	r3, [pc, #152]	; (400ba4 <genclk_get_frequency_hz+0x118>)
  400b0c:	617b      	str	r3, [r7, #20]
						break;
  400b0e:	e005      	b.n	400b1c <genclk_get_frequency_hz+0x90>
					case CKGR_MOR_MOSCRCF_12_MHz:
						pck_freq = OSC_MAINCK_12M_RC_HZ;
  400b10:	4b25      	ldr	r3, [pc, #148]	; (400ba8 <genclk_get_frequency_hz+0x11c>)
  400b12:	617b      	str	r3, [r7, #20]
						break;
  400b14:	bf00      	nop
  400b16:	e001      	b.n	400b1c <genclk_get_frequency_hz+0x90>
				}
			}
			else
			{
				pck_freq = OSC_MAINCK_XTAL_HZ;
  400b18:	4b23      	ldr	r3, [pc, #140]	; (400ba8 <genclk_get_frequency_hz+0x11c>)
  400b1a:	617b      	str	r3, [r7, #20]
			}

			if (pck_source == PMC_PCK_CSS_PLLA_CLK)
  400b1c:	693b      	ldr	r3, [r7, #16]
  400b1e:	2b02      	cmp	r3, #2
  400b20:	d126      	bne.n	400b70 <genclk_get_frequency_hz+0xe4>
			{
				clock_config = pmc_get_pllack_config();
  400b22:	4b22      	ldr	r3, [pc, #136]	; (400bac <genclk_get_frequency_hz+0x120>)
  400b24:	4798      	blx	r3
  400b26:	60f8      	str	r0, [r7, #12]
				if ((clock_config & CKGR_PLLAR_DIVA_Msk) == 0)
  400b28:	68fb      	ldr	r3, [r7, #12]
  400b2a:	b2db      	uxtb	r3, r3
  400b2c:	2b00      	cmp	r3, #0
  400b2e:	d101      	bne.n	400b34 <genclk_get_frequency_hz+0xa8>
					return 0;
  400b30:	2300      	movs	r3, #0
  400b32:	e02b      	b.n	400b8c <genclk_get_frequency_hz+0x100>
				pck_freq *= ((((clock_config & CKGR_PLLAR_MULA_Msk)>>CKGR_PLLAR_MULA_Pos) + 1)/(clock_config & CKGR_PLLAR_DIVA_Msk));
  400b34:	68fb      	ldr	r3, [r7, #12]
  400b36:	0c1b      	lsrs	r3, r3, #16
  400b38:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400b3c:	1c5a      	adds	r2, r3, #1
  400b3e:	68fb      	ldr	r3, [r7, #12]
  400b40:	b2db      	uxtb	r3, r3
  400b42:	fbb2 f2f3 	udiv	r2, r2, r3
  400b46:	697b      	ldr	r3, [r7, #20]
  400b48:	fb02 f303 	mul.w	r3, r2, r3
  400b4c:	617b      	str	r3, [r7, #20]
			}
			break;
  400b4e:	e00f      	b.n	400b70 <genclk_get_frequency_hz+0xe4>
		case PMC_PCK_CSS_UPLL_CLK:
			pck_freq = pmc_get_upllckdiv_config() ? PLL_UPLL_HZ/2: PLL_UPLL_HZ;
  400b50:	4b17      	ldr	r3, [pc, #92]	; (400bb0 <genclk_get_frequency_hz+0x124>)
  400b52:	4798      	blx	r3
  400b54:	4603      	mov	r3, r0
  400b56:	2b00      	cmp	r3, #0
  400b58:	d001      	beq.n	400b5e <genclk_get_frequency_hz+0xd2>
  400b5a:	4b16      	ldr	r3, [pc, #88]	; (400bb4 <genclk_get_frequency_hz+0x128>)
  400b5c:	e000      	b.n	400b60 <genclk_get_frequency_hz+0xd4>
  400b5e:	4b16      	ldr	r3, [pc, #88]	; (400bb8 <genclk_get_frequency_hz+0x12c>)
  400b60:	617b      	str	r3, [r7, #20]
			break;
  400b62:	e006      	b.n	400b72 <genclk_get_frequency_hz+0xe6>
		case PMC_PCK_CSS_MCK:
			pck_freq = sysclk_get_main_hz();
  400b64:	4b15      	ldr	r3, [pc, #84]	; (400bbc <genclk_get_frequency_hz+0x130>)
  400b66:	4798      	blx	r3
  400b68:	6178      	str	r0, [r7, #20]
			break;
  400b6a:	e002      	b.n	400b72 <genclk_get_frequency_hz+0xe6>
		default:
			break;
  400b6c:	bf00      	nop
  400b6e:	e000      	b.n	400b72 <genclk_get_frequency_hz+0xe6>
			break;
  400b70:	bf00      	nop
	}
	pck_freq /= ((PMC->PMC_PCK[ul_id] & PMC_PCK_PRES_Msk) >> PMC_PCK_PRES_Pos)+1;
  400b72:	4a08      	ldr	r2, [pc, #32]	; (400b94 <genclk_get_frequency_hz+0x108>)
  400b74:	687b      	ldr	r3, [r7, #4]
  400b76:	3310      	adds	r3, #16
  400b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400b7c:	091b      	lsrs	r3, r3, #4
  400b7e:	b2db      	uxtb	r3, r3
  400b80:	3301      	adds	r3, #1
  400b82:	697a      	ldr	r2, [r7, #20]
  400b84:	fbb2 f3f3 	udiv	r3, r2, r3
  400b88:	617b      	str	r3, [r7, #20]
	return pck_freq;
  400b8a:	697b      	ldr	r3, [r7, #20]
}
  400b8c:	4618      	mov	r0, r3
  400b8e:	3718      	adds	r7, #24
  400b90:	46bd      	mov	sp, r7
  400b92:	bd80      	pop	{r7, pc}
  400b94:	400e0600 	.word	0x400e0600
  400b98:	00401909 	.word	0x00401909
  400b9c:	00401925 	.word	0x00401925
  400ba0:	003d0900 	.word	0x003d0900
  400ba4:	007a1200 	.word	0x007a1200
  400ba8:	00b71b00 	.word	0x00b71b00
  400bac:	00401945 	.word	0x00401945
  400bb0:	00401965 	.word	0x00401965
  400bb4:	0e4e1c00 	.word	0x0e4e1c00
  400bb8:	1c9c3800 	.word	0x1c9c3800
  400bbc:	00400a6d 	.word	0x00400a6d

00400bc0 <_mcan_message_memory_init>:
 *
 * \param hw  Base address of the MCAN
 *
 */
static void _mcan_message_memory_init(Mcan *hw)
{
  400bc0:	b480      	push	{r7}
  400bc2:	b083      	sub	sp, #12
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	6078      	str	r0, [r7, #4]
	if (hw == MCAN0) {
  400bc8:	687b      	ldr	r3, [r7, #4]
  400bca:	4a48      	ldr	r2, [pc, #288]	; (400cec <_mcan_message_memory_init+0x12c>)
  400bcc:	4293      	cmp	r3, r2
  400bce:	d13d      	bne.n	400c4c <_mcan_message_memory_init+0x8c>
		hw->MCAN_SIDFC = ((uint32_t)mcan0_rx_standard_filter & BIT_2_TO_15_MASK) |
  400bd0:	4a47      	ldr	r2, [pc, #284]	; (400cf0 <_mcan_message_memory_init+0x130>)
  400bd2:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400bd6:	4013      	ands	r3, r2
  400bd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
  400bdc:	687b      	ldr	r3, [r7, #4]
  400bde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
				MCAN_SIDFC_LSS(CONF_MCAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->MCAN_XIDFC = ((uint32_t)mcan0_rx_extended_filter & BIT_2_TO_15_MASK) |
  400be2:	4a44      	ldr	r2, [pc, #272]	; (400cf4 <_mcan_message_memory_init+0x134>)
  400be4:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400be8:	4013      	ands	r3, r2
  400bea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400bee:	687b      	ldr	r3, [r7, #4]
  400bf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				MCAN_XIDFC_LSE(CONF_MCAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->MCAN_RXF0C = ((uint32_t)mcan0_rx_fifo_0 & BIT_2_TO_15_MASK) |
  400bf4:	4a40      	ldr	r2, [pc, #256]	; (400cf8 <_mcan_message_memory_init+0x138>)
  400bf6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400bfa:	4013      	ands	r3, r2
  400bfc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				MCAN_RXF0C_F0S(CONF_MCAN0_RX_FIFO_0_NUM);
		hw->MCAN_RXF1C = ((uint32_t)mcan0_rx_fifo_1 & BIT_2_TO_15_MASK) |
  400c06:	4a3d      	ldr	r2, [pc, #244]	; (400cfc <_mcan_message_memory_init+0x13c>)
  400c08:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c0c:	4013      	ands	r3, r2
  400c0e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
				MCAN_RXF1C_F1S(CONF_MCAN0_RX_FIFO_1_NUM);
		hw->MCAN_RXBC = ((uint32_t)mcan0_rx_buffer & BIT_2_TO_15_MASK);
  400c18:	4a39      	ldr	r2, [pc, #228]	; (400d00 <_mcan_message_memory_init+0x140>)
  400c1a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c1e:	4013      	ands	r3, r2
  400c20:	687a      	ldr	r2, [r7, #4]
  400c22:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		hw->MCAN_TXBC = ((uint32_t)mcan0_tx_buffer & BIT_2_TO_15_MASK) |
  400c26:	4b37      	ldr	r3, [pc, #220]	; (400d04 <_mcan_message_memory_init+0x144>)
  400c28:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  400c2c:	401a      	ands	r2, r3
				MCAN_TXBC_NDTB(CONF_MCAN0_TX_BUFFER_NUM) |
  400c2e:	4b36      	ldr	r3, [pc, #216]	; (400d08 <_mcan_message_memory_init+0x148>)
  400c30:	4313      	orrs	r3, r2
		hw->MCAN_TXBC = ((uint32_t)mcan0_tx_buffer & BIT_2_TO_15_MASK) |
  400c32:	687a      	ldr	r2, [r7, #4]
  400c34:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
				MCAN_TXBC_TFQS(CONF_MCAN0_TX_FIFO_QUEUE_NUM);
		hw->MCAN_TXEFC = ((uint32_t)mcan0_tx_event_fifo & BIT_2_TO_15_MASK) |
  400c38:	4a34      	ldr	r2, [pc, #208]	; (400d0c <_mcan_message_memory_init+0x14c>)
  400c3a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c3e:	4013      	ands	r3, r2
  400c40:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
  400c44:	687b      	ldr	r3, [r7, #4]
  400c46:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  400c4a:	e040      	b.n	400cce <_mcan_message_memory_init+0x10e>
				MCAN_TXEFC_EFS(CONF_MCAN0_TX_EVENT_FIFO);
	} else if (hw == MCAN1) {
  400c4c:	687b      	ldr	r3, [r7, #4]
  400c4e:	4a30      	ldr	r2, [pc, #192]	; (400d10 <_mcan_message_memory_init+0x150>)
  400c50:	4293      	cmp	r3, r2
  400c52:	d13c      	bne.n	400cce <_mcan_message_memory_init+0x10e>
		hw->MCAN_SIDFC = ((uint32_t)mcan1_rx_standard_filter & BIT_2_TO_15_MASK) |
  400c54:	4a2f      	ldr	r2, [pc, #188]	; (400d14 <_mcan_message_memory_init+0x154>)
  400c56:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c5a:	4013      	ands	r3, r2
  400c5c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
  400c60:	687b      	ldr	r3, [r7, #4]
  400c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
				MCAN_SIDFC_LSS(CONF_MCAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->MCAN_XIDFC = ((uint32_t)mcan1_rx_extended_filter & BIT_2_TO_15_MASK) |
  400c66:	4a2c      	ldr	r2, [pc, #176]	; (400d18 <_mcan_message_memory_init+0x158>)
  400c68:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c6c:	4013      	ands	r3, r2
  400c6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400c72:	687b      	ldr	r3, [r7, #4]
  400c74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				MCAN_XIDFC_LSE(CONF_MCAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->MCAN_RXF0C = ((uint32_t)mcan1_rx_fifo_0 & BIT_2_TO_15_MASK) |
  400c78:	4a28      	ldr	r2, [pc, #160]	; (400d1c <_mcan_message_memory_init+0x15c>)
  400c7a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c7e:	4013      	ands	r3, r2
  400c80:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400c84:	687b      	ldr	r3, [r7, #4]
  400c86:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				MCAN_RXF0C_F0S(CONF_MCAN1_RX_FIFO_0_NUM);
		hw->MCAN_RXF1C = ((uint32_t)mcan1_rx_fifo_1 & BIT_2_TO_15_MASK) |
  400c8a:	4a25      	ldr	r2, [pc, #148]	; (400d20 <_mcan_message_memory_init+0x160>)
  400c8c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400c90:	4013      	ands	r3, r2
  400c92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  400c96:	687b      	ldr	r3, [r7, #4]
  400c98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
				MCAN_RXF1C_F1S(CONF_MCAN1_RX_FIFO_1_NUM);
		hw->MCAN_RXBC = ((uint32_t)mcan1_rx_buffer & BIT_2_TO_15_MASK);
  400c9c:	4a21      	ldr	r2, [pc, #132]	; (400d24 <_mcan_message_memory_init+0x164>)
  400c9e:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400ca2:	4013      	ands	r3, r2
  400ca4:	687a      	ldr	r2, [r7, #4]
  400ca6:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		hw->MCAN_TXBC = ((uint32_t)mcan1_tx_buffer & BIT_2_TO_15_MASK) |
  400caa:	4b1f      	ldr	r3, [pc, #124]	; (400d28 <_mcan_message_memory_init+0x168>)
  400cac:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  400cb0:	401a      	ands	r2, r3
				MCAN_TXBC_NDTB(CONF_MCAN1_TX_BUFFER_NUM) |
  400cb2:	4b15      	ldr	r3, [pc, #84]	; (400d08 <_mcan_message_memory_init+0x148>)
  400cb4:	4313      	orrs	r3, r2
		hw->MCAN_TXBC = ((uint32_t)mcan1_tx_buffer & BIT_2_TO_15_MASK) |
  400cb6:	687a      	ldr	r2, [r7, #4]
  400cb8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
				MCAN_TXBC_TFQS(CONF_MCAN1_TX_FIFO_QUEUE_NUM);
		hw->MCAN_TXEFC = ((uint32_t)mcan1_tx_event_fifo & BIT_2_TO_15_MASK) |
  400cbc:	4a1b      	ldr	r2, [pc, #108]	; (400d2c <_mcan_message_memory_init+0x16c>)
  400cbe:	f64f 73fc 	movw	r3, #65532	; 0xfffc
  400cc2:	4013      	ands	r3, r2
  400cc4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_MCAN_ELEMENT_DATA_SIZE <= 24) {
		hw->MCAN_RXESC = MCAN_RXESC_RBDS((CONF_MCAN_ELEMENT_DATA_SIZE - 8) / 4) |
  400cce:	687b      	ldr	r3, [r7, #4]
  400cd0:	2200      	movs	r2, #0
  400cd2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
				MCAN_RXESC_F0DS((CONF_MCAN_ELEMENT_DATA_SIZE - 8) / 4) |
				MCAN_RXESC_F1DS((CONF_MCAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->MCAN_TXESC = MCAN_TXESC_TBDS((CONF_MCAN_ELEMENT_DATA_SIZE - 8) / 4);
  400cd6:	687b      	ldr	r3, [r7, #4]
  400cd8:	2200      	movs	r2, #0
  400cda:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		hw->MCAN_RXESC = MCAN_RXESC_RBDS((CONF_MCAN_ELEMENT_DATA_SIZE - 32) / 16 + 5) |
				MCAN_RXESC_F0DS((CONF_MCAN_ELEMENT_DATA_SIZE - 32) / 16 + 5) |
				MCAN_RXESC_F1DS((CONF_MCAN_ELEMENT_DATA_SIZE - 32) / 16 + 5);
		hw->MCAN_TXESC = MCAN_TXESC_TBDS((CONF_MCAN_ELEMENT_DATA_SIZE - 32) / 16 + 5);
	}
}
  400cde:	bf00      	nop
  400ce0:	370c      	adds	r7, #12
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	40030000 	.word	0x40030000
  400cf0:	20400c1c 	.word	0x20400c1c
  400cf4:	20400c9c 	.word	0x20400c9c
  400cf8:	204009ec 	.word	0x204009ec
  400cfc:	20400aec 	.word	0x20400aec
  400d00:	204009dc 	.word	0x204009dc
  400d04:	20400bec 	.word	0x20400bec
  400d08:	01010000 	.word	0x01010000
  400d0c:	20400c0c 	.word	0x20400c0c
  400d10:	40034000 	.word	0x40034000
  400d14:	20400f5c 	.word	0x20400f5c
  400d18:	20400fdc 	.word	0x20400fdc
  400d1c:	20400d2c 	.word	0x20400d2c
  400d20:	20400e2c 	.word	0x20400e2c
  400d24:	20400d1c 	.word	0x20400d1c
  400d28:	20400f2c 	.word	0x20400f2c
  400d2c:	20400f4c 	.word	0x20400f4c

00400d30 <_mcan_set_configuration>:
 *
 * \param hw  Base address of the MCAN
 * \param config  default configuration parameters.
 */
static void _mcan_set_configuration(Mcan *hw, struct mcan_config *config)
{
  400d30:	b480      	push	{r7}
  400d32:	b083      	sub	sp, #12
  400d34:	af00      	add	r7, sp, #0
  400d36:	6078      	str	r0, [r7, #4]
  400d38:	6039      	str	r1, [r7, #0]
	if (config->tdc_enable) {
		hw->MCAN_DBTP |= MCAN_DBTP_TDC_ENABLED;
	}
#else
	/* Timing setting. */
	hw->MCAN_BTP = MCAN_BTP_BRP(CONF_MCAN_NBTP_NBRP_VALUE) |
  400d3a:	687b      	ldr	r3, [r7, #4]
  400d3c:	f640 2273 	movw	r2, #2675	; 0xa73
  400d40:	61da      	str	r2, [r3, #28]
			MCAN_BTP_TSEG2(CONF_MCAN_NBTP_NTSEG2_VALUE);
	hw->MCAN_FBTP = MCAN_FBTP_FBRP(CONF_MCAN_FBTP_FBRP_VALUE) |
			MCAN_FBTP_FSJW(CONF_MCAN_FBTP_FSJW_VALUE) |
			MCAN_FBTP_FTSEG1(CONF_MCAN_FBTP_FTSEG1_VALUE) |
			MCAN_FBTP_FTSEG2(CONF_MCAN_FBTP_FTSEG2_VALUE) |
			MCAN_FBTP_TDCO(config->delay_compensation_offset);
  400d42:	683b      	ldr	r3, [r7, #0]
  400d44:	7bdb      	ldrb	r3, [r3, #15]
  400d46:	061b      	lsls	r3, r3, #24
  400d48:	f003 52f8 	and.w	r2, r3, #520093696	; 0x1f000000
			MCAN_FBTP_FTSEG2(CONF_MCAN_FBTP_FTSEG2_VALUE) |
  400d4c:	4b61      	ldr	r3, [pc, #388]	; (400ed4 <_mcan_set_configuration+0x1a4>)
  400d4e:	4313      	orrs	r3, r2
	hw->MCAN_FBTP = MCAN_FBTP_FBRP(CONF_MCAN_FBTP_FBRP_VALUE) |
  400d50:	687a      	ldr	r2, [r7, #4]
  400d52:	60d3      	str	r3, [r2, #12]

	if (config->tdc_enable) {
  400d54:	683b      	ldr	r3, [r7, #0]
  400d56:	7b9b      	ldrb	r3, [r3, #14]
  400d58:	2b00      	cmp	r3, #0
  400d5a:	d005      	beq.n	400d68 <_mcan_set_configuration+0x38>
		hw->MCAN_FBTP |= MCAN_FBTP_TDC_ENABLED;
  400d5c:	687b      	ldr	r3, [r7, #4]
  400d5e:	68db      	ldr	r3, [r3, #12]
  400d60:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	60da      	str	r2, [r3, #12]
	}
#endif
	hw->MCAN_RWD |= MCAN_RWD_WDC(config->watchdog_configuration);
  400d68:	687b      	ldr	r3, [r7, #4]
  400d6a:	695b      	ldr	r3, [r3, #20]
  400d6c:	683a      	ldr	r2, [r7, #0]
  400d6e:	7852      	ldrb	r2, [r2, #1]
  400d70:	431a      	orrs	r2, r3
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	615a      	str	r2, [r3, #20]

	if (config->transmit_pause) {
  400d76:	683b      	ldr	r3, [r7, #0]
  400d78:	789b      	ldrb	r3, [r3, #2]
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d005      	beq.n	400d8a <_mcan_set_configuration+0x5a>
		hw->MCAN_CCCR |= MCAN_CCCR_TXP;
  400d7e:	687b      	ldr	r3, [r7, #4]
  400d80:	699b      	ldr	r3, [r3, #24]
  400d82:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
  400d86:	687b      	ldr	r3, [r7, #4]
  400d88:	619a      	str	r2, [r3, #24]
	}

	if (!config->automatic_retransmission) {
  400d8a:	683b      	ldr	r3, [r7, #0]
  400d8c:	795b      	ldrb	r3, [r3, #5]
  400d8e:	f083 0301 	eor.w	r3, r3, #1
  400d92:	b2db      	uxtb	r3, r3
  400d94:	2b00      	cmp	r3, #0
  400d96:	d005      	beq.n	400da4 <_mcan_set_configuration+0x74>
		hw->MCAN_CCCR |= MCAN_CCCR_DAR;
  400d98:	687b      	ldr	r3, [r7, #4]
  400d9a:	699b      	ldr	r3, [r3, #24]
  400d9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
  400da0:	687b      	ldr	r3, [r7, #4]
  400da2:	619a      	str	r2, [r3, #24]
	}

	if (config->clock_stop_request) {
  400da4:	683b      	ldr	r3, [r7, #0]
  400da6:	799b      	ldrb	r3, [r3, #6]
  400da8:	2b00      	cmp	r3, #0
  400daa:	d005      	beq.n	400db8 <_mcan_set_configuration+0x88>
		hw->MCAN_CCCR |= MCAN_CCCR_CSR;
  400dac:	687b      	ldr	r3, [r7, #4]
  400dae:	699b      	ldr	r3, [r3, #24]
  400db0:	f043 0210 	orr.w	r2, r3, #16
  400db4:	687b      	ldr	r3, [r7, #4]
  400db6:	619a      	str	r2, [r3, #24]
	}

	hw->MCAN_TSCC = MCAN_TSCC_TCP(config->timestamp_prescaler) |
  400db8:	683b      	ldr	r3, [r7, #0]
  400dba:	7a1b      	ldrb	r3, [r3, #8]
  400dbc:	041b      	lsls	r3, r3, #16
  400dbe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400dc2:	f043 0201 	orr.w	r2, r3, #1
  400dc6:	687b      	ldr	r3, [r7, #4]
  400dc8:	621a      	str	r2, [r3, #32]
			MCAN_TSCC_TSS_TCP_INC;

	hw->MCAN_TOCC = MCAN_TOCC_TOP(config->timeout_period) |
  400dca:	683b      	ldr	r3, [r7, #0]
  400dcc:	895b      	ldrh	r3, [r3, #10]
  400dce:	041b      	lsls	r3, r3, #16
  400dd0:	461a      	mov	r2, r3
			config->timeout_mode | config->timeout_enable;
  400dd2:	683b      	ldr	r3, [r7, #0]
  400dd4:	7b1b      	ldrb	r3, [r3, #12]
	hw->MCAN_TOCC = MCAN_TOCC_TOP(config->timeout_period) |
  400dd6:	4313      	orrs	r3, r2
			config->timeout_mode | config->timeout_enable;
  400dd8:	683a      	ldr	r2, [r7, #0]
  400dda:	7b52      	ldrb	r2, [r2, #13]
  400ddc:	431a      	orrs	r2, r3
	hw->MCAN_TOCC = MCAN_TOCC_TOP(config->timeout_period) |
  400dde:	687b      	ldr	r3, [r7, #4]
  400de0:	629a      	str	r2, [r3, #40]	; 0x28

	hw->MCAN_GFC = MCAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
  400de2:	683b      	ldr	r3, [r7, #0]
  400de4:	7c1b      	ldrb	r3, [r3, #16]
  400de6:	011b      	lsls	r3, r3, #4
  400de8:	f003 0230 	and.w	r2, r3, #48	; 0x30
			MCAN_GFC_ANFE(config->nonmatching_frames_action_extended);
  400dec:	683b      	ldr	r3, [r7, #0]
  400dee:	7c5b      	ldrb	r3, [r3, #17]
  400df0:	009b      	lsls	r3, r3, #2
  400df2:	f003 030c 	and.w	r3, r3, #12
	hw->MCAN_GFC = MCAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
  400df6:	431a      	orrs	r2, r3
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (config->remote_frames_standard_reject) {
  400dfe:	683b      	ldr	r3, [r7, #0]
  400e00:	7c9b      	ldrb	r3, [r3, #18]
  400e02:	2b00      	cmp	r3, #0
  400e04:	d007      	beq.n	400e16 <_mcan_set_configuration+0xe6>
		hw->MCAN_GFC |= MCAN_GFC_RRFS;
  400e06:	687b      	ldr	r3, [r7, #4]
  400e08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400e0c:	f043 0202 	orr.w	r2, r3, #2
  400e10:	687b      	ldr	r3, [r7, #4]
  400e12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
	if (config->remote_frames_extended_reject) {
  400e16:	683b      	ldr	r3, [r7, #0]
  400e18:	7cdb      	ldrb	r3, [r3, #19]
  400e1a:	2b00      	cmp	r3, #0
  400e1c:	d007      	beq.n	400e2e <_mcan_set_configuration+0xfe>
		hw->MCAN_GFC|= MCAN_GFC_RRFE;
  400e1e:	687b      	ldr	r3, [r7, #4]
  400e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400e24:	f043 0201 	orr.w	r2, r3, #1
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}

	hw->MCAN_XIDAM = config->extended_id_mask;
  400e2e:	683b      	ldr	r3, [r7, #0]
  400e30:	695a      	ldr	r2, [r3, #20]
  400e32:	687b      	ldr	r3, [r7, #4]
  400e34:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	if (config->rx_fifo_0_overwrite) {
  400e38:	683b      	ldr	r3, [r7, #0]
  400e3a:	7e1b      	ldrb	r3, [r3, #24]
  400e3c:	2b00      	cmp	r3, #0
  400e3e:	d007      	beq.n	400e50 <_mcan_set_configuration+0x120>
		hw->MCAN_RXF0C |= MCAN_RXF0C_F0OM;
  400e40:	687b      	ldr	r3, [r7, #4]
  400e42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
  400e46:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
  400e4a:	687b      	ldr	r3, [r7, #4]
  400e4c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}
	hw->MCAN_RXF0C |= MCAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
  400e50:	687b      	ldr	r3, [r7, #4]
  400e52:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  400e56:	683b      	ldr	r3, [r7, #0]
  400e58:	7e5b      	ldrb	r3, [r3, #25]
  400e5a:	061b      	lsls	r3, r3, #24
  400e5c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
  400e60:	431a      	orrs	r2, r3
  400e62:	687b      	ldr	r3, [r7, #4]
  400e64:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	if (config->rx_fifo_1_overwrite) {
  400e68:	683b      	ldr	r3, [r7, #0]
  400e6a:	7e9b      	ldrb	r3, [r3, #26]
  400e6c:	2b00      	cmp	r3, #0
  400e6e:	d007      	beq.n	400e80 <_mcan_set_configuration+0x150>
		hw->MCAN_RXF1C |= MCAN_RXF1C_F1OM;
  400e70:	687b      	ldr	r3, [r7, #4]
  400e72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  400e76:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
  400e7a:	687b      	ldr	r3, [r7, #4]
  400e7c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	}
	hw->MCAN_RXF1C |= MCAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
  400e80:	687b      	ldr	r3, [r7, #4]
  400e82:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
  400e86:	683b      	ldr	r3, [r7, #0]
  400e88:	7edb      	ldrb	r3, [r3, #27]
  400e8a:	061b      	lsls	r3, r3, #24
  400e8c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
  400e90:	431a      	orrs	r2, r3
  400e92:	687b      	ldr	r3, [r7, #4]
  400e94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

	if (config->tx_queue_mode) {
  400e98:	683b      	ldr	r3, [r7, #0]
  400e9a:	7f1b      	ldrb	r3, [r3, #28]
  400e9c:	2b00      	cmp	r3, #0
  400e9e:	d007      	beq.n	400eb0 <_mcan_set_configuration+0x180>
		hw->MCAN_TXBC |= MCAN_TXBC_TFQM;
  400ea0:	687b      	ldr	r3, [r7, #4]
  400ea2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  400ea6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	}

	hw->MCAN_TXEFC |= MCAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
  400eb0:	687b      	ldr	r3, [r7, #4]
  400eb2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
  400eb6:	683b      	ldr	r3, [r7, #0]
  400eb8:	7f5b      	ldrb	r3, [r3, #29]
  400eba:	061b      	lsls	r3, r3, #24
  400ebc:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
  400ec0:	431a      	orrs	r2, r3
  400ec2:	687b      	ldr	r3, [r7, #4]
  400ec4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
}
  400ec8:	bf00      	nop
  400eca:	370c      	adds	r7, #12
  400ecc:	46bd      	mov	sp, r7
  400ece:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ed2:	4770      	bx	lr
  400ed4:	00050a73 	.word	0x00050a73

00400ed8 <_mcan_enable_peripheral_clock>:
 *
 * \param module_inst  MCAN instance
 *
 */
static void _mcan_enable_peripheral_clock(struct mcan_module *const module_inst)
{
  400ed8:	b580      	push	{r7, lr}
  400eda:	b082      	sub	sp, #8
  400edc:	af00      	add	r7, sp, #0
  400ede:	6078      	str	r0, [r7, #4]
	if (module_inst->hw == MCAN0) {
  400ee0:	687b      	ldr	r3, [r7, #4]
  400ee2:	681b      	ldr	r3, [r3, #0]
  400ee4:	4a09      	ldr	r2, [pc, #36]	; (400f0c <_mcan_enable_peripheral_clock+0x34>)
  400ee6:	4293      	cmp	r3, r2
  400ee8:	d103      	bne.n	400ef2 <_mcan_enable_peripheral_clock+0x1a>
		/* Turn on the digital interface clock. */
		pmc_enable_periph_clk(ID_MCAN0);
  400eea:	2023      	movs	r0, #35	; 0x23
  400eec:	4b08      	ldr	r3, [pc, #32]	; (400f10 <_mcan_enable_peripheral_clock+0x38>)
  400eee:	4798      	blx	r3
	} else if (module_inst->hw == MCAN1) {
		/* Turn on the digital interface clock. */
		pmc_enable_periph_clk(ID_MCAN1);
	}
}
  400ef0:	e007      	b.n	400f02 <_mcan_enable_peripheral_clock+0x2a>
	} else if (module_inst->hw == MCAN1) {
  400ef2:	687b      	ldr	r3, [r7, #4]
  400ef4:	681b      	ldr	r3, [r3, #0]
  400ef6:	4a07      	ldr	r2, [pc, #28]	; (400f14 <_mcan_enable_peripheral_clock+0x3c>)
  400ef8:	4293      	cmp	r3, r2
  400efa:	d102      	bne.n	400f02 <_mcan_enable_peripheral_clock+0x2a>
		pmc_enable_periph_clk(ID_MCAN1);
  400efc:	2025      	movs	r0, #37	; 0x25
  400efe:	4b04      	ldr	r3, [pc, #16]	; (400f10 <_mcan_enable_peripheral_clock+0x38>)
  400f00:	4798      	blx	r3
}
  400f02:	bf00      	nop
  400f04:	3708      	adds	r7, #8
  400f06:	46bd      	mov	sp, r7
  400f08:	bd80      	pop	{r7, pc}
  400f0a:	bf00      	nop
  400f0c:	40030000 	.word	0x40030000
  400f10:	00401875 	.word	0x00401875
  400f14:	40034000 	.word	0x40034000

00400f18 <mcan_init>:
 * \param hw  Base address of MCAN.
 * \param config default configuration .
 */
void mcan_init(struct mcan_module *const module_inst, Mcan *hw,
		struct mcan_config *config)
{
  400f18:	b580      	push	{r7, lr}
  400f1a:	b084      	sub	sp, #16
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	60f8      	str	r0, [r7, #12]
  400f20:	60b9      	str	r1, [r7, #8]
  400f22:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
  400f24:	68fb      	ldr	r3, [r7, #12]
  400f26:	68ba      	ldr	r2, [r7, #8]
  400f28:	601a      	str	r2, [r3, #0]

	pmc_disable_pck(PMC_PCK_5);
  400f2a:	2005      	movs	r0, #5
  400f2c:	4b14      	ldr	r3, [pc, #80]	; (400f80 <mcan_init+0x68>)
  400f2e:	4798      	blx	r3
	pmc_switch_pck_to_pllack(PMC_PCK_5, PMC_PCK_PRES(9));
  400f30:	2190      	movs	r1, #144	; 0x90
  400f32:	2005      	movs	r0, #5
  400f34:	4b13      	ldr	r3, [pc, #76]	; (400f84 <mcan_init+0x6c>)
  400f36:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_5);
  400f38:	2005      	movs	r0, #5
  400f3a:	4b13      	ldr	r3, [pc, #76]	; (400f88 <mcan_init+0x70>)
  400f3c:	4798      	blx	r3

	/* Enable peripheral clock */
	_mcan_enable_peripheral_clock(module_inst);
  400f3e:	68f8      	ldr	r0, [r7, #12]
  400f40:	4b12      	ldr	r3, [pc, #72]	; (400f8c <mcan_init+0x74>)
  400f42:	4798      	blx	r3


	/* Configuration Change Enable. */
	hw->MCAN_CCCR |= MCAN_CCCR_CCE;
  400f44:	68bb      	ldr	r3, [r7, #8]
  400f46:	699b      	ldr	r3, [r3, #24]
  400f48:	f043 0202 	orr.w	r2, r3, #2
  400f4c:	68bb      	ldr	r3, [r7, #8]
  400f4e:	619a      	str	r2, [r3, #24]
	
	/* Initialize the message memory address. */
	_mcan_message_memory_init(hw);
  400f50:	68b8      	ldr	r0, [r7, #8]
  400f52:	4b0f      	ldr	r3, [pc, #60]	; (400f90 <mcan_init+0x78>)
  400f54:	4798      	blx	r3

	/* Set the configuration. */
	_mcan_set_configuration(hw, config);
  400f56:	6879      	ldr	r1, [r7, #4]
  400f58:	68b8      	ldr	r0, [r7, #8]
  400f5a:	4b0e      	ldr	r3, [pc, #56]	; (400f94 <mcan_init+0x7c>)
  400f5c:	4798      	blx	r3

	
	
	/* Enable the interrupt setting which no need change. */
	hw->MCAN_ILE = MCAN_ILE_EINT0 | MCAN_ILE_EINT1;
  400f5e:	68bb      	ldr	r3, [r7, #8]
  400f60:	2203      	movs	r2, #3
  400f62:	65da      	str	r2, [r3, #92]	; 0x5c
	hw->MCAN_TXBTIE = 0xFFFFFFFFul;
  400f64:	68bb      	ldr	r3, [r7, #8]
  400f66:	f04f 32ff 	mov.w	r2, #4294967295
  400f6a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	hw->MCAN_TXBCIE = 0xFFFFFFFFul;
  400f6e:	68bb      	ldr	r3, [r7, #8]
  400f70:	f04f 32ff 	mov.w	r2, #4294967295
  400f74:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400f78:	bf00      	nop
  400f7a:	3710      	adds	r7, #16
  400f7c:	46bd      	mov	sp, r7
  400f7e:	bd80      	pop	{r7, pc}
  400f80:	00401a01 	.word	0x00401a01
  400f84:	004018b1 	.word	0x004018b1
  400f88:	004019d9 	.word	0x004019d9
  400f8c:	00400ed9 	.word	0x00400ed9
  400f90:	00400bc1 	.word	0x00400bc1
  400f94:	00400d31 	.word	0x00400d31

00400f98 <mcan_set_baudrate>:
 *
 * \param[in]  hw          Pointer to the MCAN module instance
 * \param[in]  baudrate    MCAN baudrate
 */
void mcan_set_baudrate(Mcan *hw, uint32_t baudrate)
{
  400f98:	b580      	push	{r7, lr}
  400f9a:	b088      	sub	sp, #32
  400f9c:	af00      	add	r7, sp, #0
  400f9e:	6078      	str	r0, [r7, #4]
  400fa0:	6039      	str	r1, [r7, #0]
	uint32_t gclk_mcan_value;
	uint32_t mcan_nbtp_nbrp_value;
	uint32_t mcan_nbtp_nsgw_value = 3, mcan_nbtp_ntseg1_value = 10, mcan_nbtp_ntseg2_value = 7;
  400fa2:	2303      	movs	r3, #3
  400fa4:	61fb      	str	r3, [r7, #28]
  400fa6:	230a      	movs	r3, #10
  400fa8:	61bb      	str	r3, [r7, #24]
  400faa:	2307      	movs	r3, #7
  400fac:	617b      	str	r3, [r7, #20]

	gclk_mcan_value = genclk_get_frequency_hz(PMC_PCK_5);
  400fae:	2005      	movs	r0, #5
  400fb0:	4b12      	ldr	r3, [pc, #72]	; (400ffc <mcan_set_baudrate+0x64>)
  400fb2:	4798      	blx	r3
  400fb4:	6138      	str	r0, [r7, #16]

	mcan_nbtp_nbrp_value = gclk_mcan_value / baudrate / (3 + mcan_nbtp_ntseg1_value + mcan_nbtp_ntseg2_value);
  400fb6:	693a      	ldr	r2, [r7, #16]
  400fb8:	683b      	ldr	r3, [r7, #0]
  400fba:	fbb2 f2f3 	udiv	r2, r2, r3
  400fbe:	69b9      	ldr	r1, [r7, #24]
  400fc0:	697b      	ldr	r3, [r7, #20]
  400fc2:	440b      	add	r3, r1
  400fc4:	3303      	adds	r3, #3
  400fc6:	fbb2 f3f3 	udiv	r3, r2, r3
  400fca:	60fb      	str	r3, [r7, #12]
	hw->MCAN_NBTP = MCAN_NBTP_NBRP(mcan_nbtp_nbrp_value - 1) |
			MCAN_NBTP_NSJW(mcan_nbtp_nsgw_value) |
			MCAN_NBTP_NTSEG1(mcan_nbtp_ntseg1_value) |
			MCAN_NBTP_NTSEG2(mcan_nbtp_ntseg2_value);
#else
	hw->MCAN_BTP = MCAN_BTP_BRP(mcan_nbtp_nbrp_value - 1) |
  400fcc:	68fb      	ldr	r3, [r7, #12]
  400fce:	3b01      	subs	r3, #1
  400fd0:	041a      	lsls	r2, r3, #16
  400fd2:	4b0b      	ldr	r3, [pc, #44]	; (401000 <mcan_set_baudrate+0x68>)
  400fd4:	4013      	ands	r3, r2
			MCAN_BTP_SJW(mcan_nbtp_nsgw_value) |
  400fd6:	69fa      	ldr	r2, [r7, #28]
  400fd8:	f002 020f 	and.w	r2, r2, #15
	hw->MCAN_BTP = MCAN_BTP_BRP(mcan_nbtp_nbrp_value - 1) |
  400fdc:	431a      	orrs	r2, r3
			MCAN_BTP_TSEG1(mcan_nbtp_ntseg1_value) |
  400fde:	69bb      	ldr	r3, [r7, #24]
  400fe0:	021b      	lsls	r3, r3, #8
  400fe2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
			MCAN_BTP_SJW(mcan_nbtp_nsgw_value) |
  400fe6:	431a      	orrs	r2, r3
			MCAN_BTP_TSEG2(mcan_nbtp_ntseg2_value);
  400fe8:	697b      	ldr	r3, [r7, #20]
  400fea:	011b      	lsls	r3, r3, #4
  400fec:	b2db      	uxtb	r3, r3
			MCAN_BTP_TSEG1(mcan_nbtp_ntseg1_value) |
  400fee:	431a      	orrs	r2, r3
	hw->MCAN_BTP = MCAN_BTP_BRP(mcan_nbtp_nbrp_value - 1) |
  400ff0:	687b      	ldr	r3, [r7, #4]
  400ff2:	61da      	str	r2, [r3, #28]
#endif
}
  400ff4:	bf00      	nop
  400ff6:	3720      	adds	r7, #32
  400ff8:	46bd      	mov	sp, r7
  400ffa:	bd80      	pop	{r7, pc}
  400ffc:	00400a8d 	.word	0x00400a8d
  401000:	03ff0000 	.word	0x03ff0000

00401004 <mcan_start>:
 *
 * \param module_inst  MCAN instance
 *
 */
void mcan_start(struct mcan_module *const module_inst)
{
  401004:	b480      	push	{r7}
  401006:	b083      	sub	sp, #12
  401008:	af00      	add	r7, sp, #0
  40100a:	6078      	str	r0, [r7, #4]
	module_inst->hw->MCAN_CCCR &= ~MCAN_CCCR_INIT;
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	681b      	ldr	r3, [r3, #0]
  401010:	687a      	ldr	r2, [r7, #4]
  401012:	6812      	ldr	r2, [r2, #0]
  401014:	6992      	ldr	r2, [r2, #24]
  401016:	f022 0201 	bic.w	r2, r2, #1
  40101a:	619a      	str	r2, [r3, #24]
	/* Wait for the sync. */
	while (module_inst->hw->MCAN_CCCR & MCAN_CCCR_INIT);
  40101c:	bf00      	nop
  40101e:	687b      	ldr	r3, [r7, #4]
  401020:	681b      	ldr	r3, [r3, #0]
  401022:	699b      	ldr	r3, [r3, #24]
  401024:	f003 0301 	and.w	r3, r3, #1
  401028:	2b00      	cmp	r3, #0
  40102a:	d1f8      	bne.n	40101e <mcan_start+0x1a>
}
  40102c:	bf00      	nop
  40102e:	370c      	adds	r7, #12
  401030:	46bd      	mov	sp, r7
  401032:	f85d 7b04 	ldr.w	r7, [sp], #4
  401036:	4770      	bx	lr

00401038 <mcan_stop>:
 *
 * \param module_inst  MCAN instance
 *
 */
void mcan_stop(struct mcan_module *const module_inst)
{
  401038:	b480      	push	{r7}
  40103a:	b083      	sub	sp, #12
  40103c:	af00      	add	r7, sp, #0
  40103e:	6078      	str	r0, [r7, #4]
	module_inst->hw->MCAN_CCCR |= MCAN_CCCR_INIT;
  401040:	687b      	ldr	r3, [r7, #4]
  401042:	681b      	ldr	r3, [r3, #0]
  401044:	687a      	ldr	r2, [r7, #4]
  401046:	6812      	ldr	r2, [r2, #0]
  401048:	6992      	ldr	r2, [r2, #24]
  40104a:	f042 0201 	orr.w	r2, r2, #1
  40104e:	619a      	str	r2, [r3, #24]
	/* Wait for the sync. */
	while (!(module_inst->hw->MCAN_CCCR & MCAN_CCCR_INIT));
  401050:	bf00      	nop
  401052:	687b      	ldr	r3, [r7, #4]
  401054:	681b      	ldr	r3, [r3, #0]
  401056:	699b      	ldr	r3, [r3, #24]
  401058:	f003 0301 	and.w	r3, r3, #1
  40105c:	2b00      	cmp	r3, #0
  40105e:	d0f8      	beq.n	401052 <mcan_stop+0x1a>
}
  401060:	bf00      	nop
  401062:	370c      	adds	r7, #12
  401064:	46bd      	mov	sp, r7
  401066:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106a:	4770      	bx	lr

0040106c <mcan_set_rx_standard_filter>:
 * \return status code.
 */
enum status_code mcan_set_rx_standard_filter(
		struct mcan_module *const module_inst,
		struct mcan_standard_message_filter_element *sd_filter, uint32_t index)
{
  40106c:	b480      	push	{r7}
  40106e:	b085      	sub	sp, #20
  401070:	af00      	add	r7, sp, #0
  401072:	60f8      	str	r0, [r7, #12]
  401074:	60b9      	str	r1, [r7, #8]
  401076:	607a      	str	r2, [r7, #4]
	if (module_inst->hw == MCAN0) {
  401078:	68fb      	ldr	r3, [r7, #12]
  40107a:	681b      	ldr	r3, [r3, #0]
  40107c:	4a0f      	ldr	r2, [pc, #60]	; (4010bc <mcan_set_rx_standard_filter+0x50>)
  40107e:	4293      	cmp	r3, r2
  401080:	d107      	bne.n	401092 <mcan_set_rx_standard_filter+0x26>
		mcan0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
  401082:	68bb      	ldr	r3, [r7, #8]
  401084:	681a      	ldr	r2, [r3, #0]
  401086:	490e      	ldr	r1, [pc, #56]	; (4010c0 <mcan_set_rx_standard_filter+0x54>)
  401088:	687b      	ldr	r3, [r7, #4]
  40108a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		return STATUS_OK;
  40108e:	2300      	movs	r3, #0
  401090:	e00e      	b.n	4010b0 <mcan_set_rx_standard_filter+0x44>
	} else if (module_inst->hw == MCAN1) {
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	681b      	ldr	r3, [r3, #0]
  401096:	4a0b      	ldr	r2, [pc, #44]	; (4010c4 <mcan_set_rx_standard_filter+0x58>)
  401098:	4293      	cmp	r3, r2
  40109a:	d107      	bne.n	4010ac <mcan_set_rx_standard_filter+0x40>
		mcan1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
  40109c:	68bb      	ldr	r3, [r7, #8]
  40109e:	681a      	ldr	r2, [r3, #0]
  4010a0:	4909      	ldr	r1, [pc, #36]	; (4010c8 <mcan_set_rx_standard_filter+0x5c>)
  4010a2:	687b      	ldr	r3, [r7, #4]
  4010a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		return STATUS_OK;
  4010a8:	2300      	movs	r3, #0
  4010aa:	e001      	b.n	4010b0 <mcan_set_rx_standard_filter+0x44>
	}
	return ERR_INVALID_ARG;
  4010ac:	f06f 0307 	mvn.w	r3, #7
}
  4010b0:	4618      	mov	r0, r3
  4010b2:	3714      	adds	r7, #20
  4010b4:	46bd      	mov	sp, r7
  4010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ba:	4770      	bx	lr
  4010bc:	40030000 	.word	0x40030000
  4010c0:	20400c1c 	.word	0x20400c1c
  4010c4:	40034000 	.word	0x40034000
  4010c8:	20400f5c 	.word	0x20400f5c

004010cc <mcan_set_rx_extended_filter>:
 * \return status code.
 */
enum status_code mcan_set_rx_extended_filter(
		struct mcan_module *const module_inst,
		struct mcan_extended_message_filter_element *et_filter, uint32_t index)
{
  4010cc:	b480      	push	{r7}
  4010ce:	b085      	sub	sp, #20
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	60f8      	str	r0, [r7, #12]
  4010d4:	60b9      	str	r1, [r7, #8]
  4010d6:	607a      	str	r2, [r7, #4]
	if (module_inst->hw == MCAN0) {
  4010d8:	68fb      	ldr	r3, [r7, #12]
  4010da:	681b      	ldr	r3, [r3, #0]
  4010dc:	4a16      	ldr	r2, [pc, #88]	; (401138 <mcan_set_rx_extended_filter+0x6c>)
  4010de:	4293      	cmp	r3, r2
  4010e0:	d10e      	bne.n	401100 <mcan_set_rx_extended_filter+0x34>
		mcan0_rx_extended_filter[index].F0.reg = et_filter->F0.reg;
  4010e2:	68bb      	ldr	r3, [r7, #8]
  4010e4:	681a      	ldr	r2, [r3, #0]
  4010e6:	4915      	ldr	r1, [pc, #84]	; (40113c <mcan_set_rx_extended_filter+0x70>)
  4010e8:	687b      	ldr	r3, [r7, #4]
  4010ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		mcan0_rx_extended_filter[index].F1.reg = et_filter->F1.reg;
  4010ee:	68bb      	ldr	r3, [r7, #8]
  4010f0:	685a      	ldr	r2, [r3, #4]
  4010f2:	4912      	ldr	r1, [pc, #72]	; (40113c <mcan_set_rx_extended_filter+0x70>)
  4010f4:	687b      	ldr	r3, [r7, #4]
  4010f6:	00db      	lsls	r3, r3, #3
  4010f8:	440b      	add	r3, r1
  4010fa:	605a      	str	r2, [r3, #4]
		return STATUS_OK;
  4010fc:	2300      	movs	r3, #0
  4010fe:	e015      	b.n	40112c <mcan_set_rx_extended_filter+0x60>
	} else if (module_inst->hw == MCAN1) {
  401100:	68fb      	ldr	r3, [r7, #12]
  401102:	681b      	ldr	r3, [r3, #0]
  401104:	4a0e      	ldr	r2, [pc, #56]	; (401140 <mcan_set_rx_extended_filter+0x74>)
  401106:	4293      	cmp	r3, r2
  401108:	d10e      	bne.n	401128 <mcan_set_rx_extended_filter+0x5c>
		mcan1_rx_extended_filter[index].F0.reg = et_filter->F0.reg;
  40110a:	68bb      	ldr	r3, [r7, #8]
  40110c:	681a      	ldr	r2, [r3, #0]
  40110e:	490d      	ldr	r1, [pc, #52]	; (401144 <mcan_set_rx_extended_filter+0x78>)
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		mcan1_rx_extended_filter[index].F1.reg = et_filter->F1.reg;
  401116:	68bb      	ldr	r3, [r7, #8]
  401118:	685a      	ldr	r2, [r3, #4]
  40111a:	490a      	ldr	r1, [pc, #40]	; (401144 <mcan_set_rx_extended_filter+0x78>)
  40111c:	687b      	ldr	r3, [r7, #4]
  40111e:	00db      	lsls	r3, r3, #3
  401120:	440b      	add	r3, r1
  401122:	605a      	str	r2, [r3, #4]
		return STATUS_OK;
  401124:	2300      	movs	r3, #0
  401126:	e001      	b.n	40112c <mcan_set_rx_extended_filter+0x60>
	}
	return ERR_INVALID_ARG;
  401128:	f06f 0307 	mvn.w	r3, #7
}
  40112c:	4618      	mov	r0, r3
  40112e:	3714      	adds	r7, #20
  401130:	46bd      	mov	sp, r7
  401132:	f85d 7b04 	ldr.w	r7, [sp], #4
  401136:	4770      	bx	lr
  401138:	40030000 	.word	0x40030000
  40113c:	20400c9c 	.word	0x20400c9c
  401140:	40034000 	.word	0x40034000
  401144:	20400fdc 	.word	0x20400fdc

00401148 <mcan_get_rx_buffer_element>:
 * \return status code.
 */
enum status_code mcan_get_rx_buffer_element(
		struct mcan_module *const module_inst,
		struct mcan_rx_element_buffer *rx_element, uint32_t index)
{
  401148:	b580      	push	{r7, lr}
  40114a:	b084      	sub	sp, #16
  40114c:	af00      	add	r7, sp, #0
  40114e:	60f8      	str	r0, [r7, #12]
  401150:	60b9      	str	r1, [r7, #8]
  401152:	607a      	str	r2, [r7, #4]
	if (module_inst->hw == MCAN0) {
  401154:	68fb      	ldr	r3, [r7, #12]
  401156:	681b      	ldr	r3, [r3, #0]
  401158:	4a11      	ldr	r2, [pc, #68]	; (4011a0 <mcan_get_rx_buffer_element+0x58>)
  40115a:	4293      	cmp	r3, r2
  40115c:	d10a      	bne.n	401174 <mcan_get_rx_buffer_element+0x2c>
		memcpy(rx_element, &mcan0_rx_buffer[index], sizeof(struct mcan_rx_element_buffer));
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	011b      	lsls	r3, r3, #4
  401162:	4a10      	ldr	r2, [pc, #64]	; (4011a4 <mcan_get_rx_buffer_element+0x5c>)
  401164:	4413      	add	r3, r2
  401166:	2210      	movs	r2, #16
  401168:	4619      	mov	r1, r3
  40116a:	68b8      	ldr	r0, [r7, #8]
  40116c:	4b0e      	ldr	r3, [pc, #56]	; (4011a8 <mcan_get_rx_buffer_element+0x60>)
  40116e:	4798      	blx	r3
		return STATUS_OK;
  401170:	2300      	movs	r3, #0
  401172:	e011      	b.n	401198 <mcan_get_rx_buffer_element+0x50>
	} else if (module_inst->hw == MCAN1) {
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	681b      	ldr	r3, [r3, #0]
  401178:	4a0c      	ldr	r2, [pc, #48]	; (4011ac <mcan_get_rx_buffer_element+0x64>)
  40117a:	4293      	cmp	r3, r2
  40117c:	d10a      	bne.n	401194 <mcan_get_rx_buffer_element+0x4c>
		memcpy(rx_element, &mcan1_rx_buffer[index], sizeof(struct mcan_rx_element_buffer));
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	011b      	lsls	r3, r3, #4
  401182:	4a0b      	ldr	r2, [pc, #44]	; (4011b0 <mcan_get_rx_buffer_element+0x68>)
  401184:	4413      	add	r3, r2
  401186:	2210      	movs	r2, #16
  401188:	4619      	mov	r1, r3
  40118a:	68b8      	ldr	r0, [r7, #8]
  40118c:	4b06      	ldr	r3, [pc, #24]	; (4011a8 <mcan_get_rx_buffer_element+0x60>)
  40118e:	4798      	blx	r3
		return STATUS_OK;
  401190:	2300      	movs	r3, #0
  401192:	e001      	b.n	401198 <mcan_get_rx_buffer_element+0x50>
	}
	return ERR_INVALID_ARG;
  401194:	f06f 0307 	mvn.w	r3, #7
}
  401198:	4618      	mov	r0, r3
  40119a:	3710      	adds	r7, #16
  40119c:	46bd      	mov	sp, r7
  40119e:	bd80      	pop	{r7, pc}
  4011a0:	40030000 	.word	0x40030000
  4011a4:	204009dc 	.word	0x204009dc
  4011a8:	0040419d 	.word	0x0040419d
  4011ac:	40034000 	.word	0x40034000
  4011b0:	20400d1c 	.word	0x20400d1c

004011b4 <mcan_get_rx_fifo_0_element>:
 * \return status code.
 */
enum status_code mcan_get_rx_fifo_0_element(
		struct mcan_module *const module_inst,
		struct mcan_rx_element_fifo_0 *rx_element, uint32_t index)
{
  4011b4:	b580      	push	{r7, lr}
  4011b6:	b084      	sub	sp, #16
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	60f8      	str	r0, [r7, #12]
  4011bc:	60b9      	str	r1, [r7, #8]
  4011be:	607a      	str	r2, [r7, #4]
	if (module_inst->hw == MCAN0) {
  4011c0:	68fb      	ldr	r3, [r7, #12]
  4011c2:	681b      	ldr	r3, [r3, #0]
  4011c4:	4a11      	ldr	r2, [pc, #68]	; (40120c <mcan_get_rx_fifo_0_element+0x58>)
  4011c6:	4293      	cmp	r3, r2
  4011c8:	d10a      	bne.n	4011e0 <mcan_get_rx_fifo_0_element+0x2c>
		memcpy(rx_element, &mcan0_rx_fifo_0[index], sizeof(struct mcan_rx_element_buffer));
  4011ca:	687b      	ldr	r3, [r7, #4]
  4011cc:	011b      	lsls	r3, r3, #4
  4011ce:	4a10      	ldr	r2, [pc, #64]	; (401210 <mcan_get_rx_fifo_0_element+0x5c>)
  4011d0:	4413      	add	r3, r2
  4011d2:	2210      	movs	r2, #16
  4011d4:	4619      	mov	r1, r3
  4011d6:	68b8      	ldr	r0, [r7, #8]
  4011d8:	4b0e      	ldr	r3, [pc, #56]	; (401214 <mcan_get_rx_fifo_0_element+0x60>)
  4011da:	4798      	blx	r3
		return STATUS_OK;
  4011dc:	2300      	movs	r3, #0
  4011de:	e011      	b.n	401204 <mcan_get_rx_fifo_0_element+0x50>
	} else if (module_inst->hw == MCAN1) {
  4011e0:	68fb      	ldr	r3, [r7, #12]
  4011e2:	681b      	ldr	r3, [r3, #0]
  4011e4:	4a0c      	ldr	r2, [pc, #48]	; (401218 <mcan_get_rx_fifo_0_element+0x64>)
  4011e6:	4293      	cmp	r3, r2
  4011e8:	d10a      	bne.n	401200 <mcan_get_rx_fifo_0_element+0x4c>
		memcpy(rx_element, &mcan1_rx_fifo_0[index], sizeof(struct mcan_rx_element_buffer));
  4011ea:	687b      	ldr	r3, [r7, #4]
  4011ec:	011b      	lsls	r3, r3, #4
  4011ee:	4a0b      	ldr	r2, [pc, #44]	; (40121c <mcan_get_rx_fifo_0_element+0x68>)
  4011f0:	4413      	add	r3, r2
  4011f2:	2210      	movs	r2, #16
  4011f4:	4619      	mov	r1, r3
  4011f6:	68b8      	ldr	r0, [r7, #8]
  4011f8:	4b06      	ldr	r3, [pc, #24]	; (401214 <mcan_get_rx_fifo_0_element+0x60>)
  4011fa:	4798      	blx	r3
		return STATUS_OK;
  4011fc:	2300      	movs	r3, #0
  4011fe:	e001      	b.n	401204 <mcan_get_rx_fifo_0_element+0x50>
	}
	return ERR_INVALID_ARG;
  401200:	f06f 0307 	mvn.w	r3, #7
}
  401204:	4618      	mov	r0, r3
  401206:	3710      	adds	r7, #16
  401208:	46bd      	mov	sp, r7
  40120a:	bd80      	pop	{r7, pc}
  40120c:	40030000 	.word	0x40030000
  401210:	204009ec 	.word	0x204009ec
  401214:	0040419d 	.word	0x0040419d
  401218:	40034000 	.word	0x40034000
  40121c:	20400d2c 	.word	0x20400d2c

00401220 <mcan_get_rx_fifo_1_element>:
 * \return status code.
 */
enum status_code mcan_get_rx_fifo_1_element(
		struct mcan_module *const module_inst,
		struct mcan_rx_element_fifo_1 *rx_element, uint32_t index)
{
  401220:	b580      	push	{r7, lr}
  401222:	b084      	sub	sp, #16
  401224:	af00      	add	r7, sp, #0
  401226:	60f8      	str	r0, [r7, #12]
  401228:	60b9      	str	r1, [r7, #8]
  40122a:	607a      	str	r2, [r7, #4]
	if (module_inst->hw == MCAN0) {
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	681b      	ldr	r3, [r3, #0]
  401230:	4a11      	ldr	r2, [pc, #68]	; (401278 <mcan_get_rx_fifo_1_element+0x58>)
  401232:	4293      	cmp	r3, r2
  401234:	d10a      	bne.n	40124c <mcan_get_rx_fifo_1_element+0x2c>
		memcpy(rx_element, &mcan0_rx_fifo_1[index], sizeof(struct mcan_rx_element_buffer));
  401236:	687b      	ldr	r3, [r7, #4]
  401238:	011b      	lsls	r3, r3, #4
  40123a:	4a10      	ldr	r2, [pc, #64]	; (40127c <mcan_get_rx_fifo_1_element+0x5c>)
  40123c:	4413      	add	r3, r2
  40123e:	2210      	movs	r2, #16
  401240:	4619      	mov	r1, r3
  401242:	68b8      	ldr	r0, [r7, #8]
  401244:	4b0e      	ldr	r3, [pc, #56]	; (401280 <mcan_get_rx_fifo_1_element+0x60>)
  401246:	4798      	blx	r3
		return STATUS_OK;
  401248:	2300      	movs	r3, #0
  40124a:	e011      	b.n	401270 <mcan_get_rx_fifo_1_element+0x50>
	} else if (module_inst->hw == MCAN1) {
  40124c:	68fb      	ldr	r3, [r7, #12]
  40124e:	681b      	ldr	r3, [r3, #0]
  401250:	4a0c      	ldr	r2, [pc, #48]	; (401284 <mcan_get_rx_fifo_1_element+0x64>)
  401252:	4293      	cmp	r3, r2
  401254:	d10a      	bne.n	40126c <mcan_get_rx_fifo_1_element+0x4c>
		memcpy(rx_element, &mcan1_rx_fifo_1[index], sizeof(struct mcan_rx_element_buffer));
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	011b      	lsls	r3, r3, #4
  40125a:	4a0b      	ldr	r2, [pc, #44]	; (401288 <mcan_get_rx_fifo_1_element+0x68>)
  40125c:	4413      	add	r3, r2
  40125e:	2210      	movs	r2, #16
  401260:	4619      	mov	r1, r3
  401262:	68b8      	ldr	r0, [r7, #8]
  401264:	4b06      	ldr	r3, [pc, #24]	; (401280 <mcan_get_rx_fifo_1_element+0x60>)
  401266:	4798      	blx	r3
		return STATUS_OK;
  401268:	2300      	movs	r3, #0
  40126a:	e001      	b.n	401270 <mcan_get_rx_fifo_1_element+0x50>
	}
	return ERR_INVALID_ARG;
  40126c:	f06f 0307 	mvn.w	r3, #7
}
  401270:	4618      	mov	r0, r3
  401272:	3710      	adds	r7, #16
  401274:	46bd      	mov	sp, r7
  401276:	bd80      	pop	{r7, pc}
  401278:	40030000 	.word	0x40030000
  40127c:	20400aec 	.word	0x20400aec
  401280:	0040419d 	.word	0x0040419d
  401284:	40034000 	.word	0x40034000
  401288:	20400e2c 	.word	0x20400e2c

0040128c <mcan_set_tx_buffer_element>:
 * \return status code.
 */
enum status_code mcan_set_tx_buffer_element(
		struct mcan_module *const module_inst,
		struct mcan_tx_element *tx_element, uint32_t index)
{
  40128c:	b480      	push	{r7}
  40128e:	b087      	sub	sp, #28
  401290:	af00      	add	r7, sp, #0
  401292:	60f8      	str	r0, [r7, #12]
  401294:	60b9      	str	r1, [r7, #8]
  401296:	607a      	str	r2, [r7, #4]
	uint32_t i;
	if (module_inst->hw == MCAN0) {
  401298:	68fb      	ldr	r3, [r7, #12]
  40129a:	681b      	ldr	r3, [r3, #0]
  40129c:	4a2f      	ldr	r2, [pc, #188]	; (40135c <mcan_set_tx_buffer_element+0xd0>)
  40129e:	4293      	cmp	r3, r2
  4012a0:	d127      	bne.n	4012f2 <mcan_set_tx_buffer_element+0x66>
		mcan0_tx_buffer[index].T0.reg = tx_element->T0.reg;
  4012a2:	68bb      	ldr	r3, [r7, #8]
  4012a4:	681a      	ldr	r2, [r3, #0]
  4012a6:	492e      	ldr	r1, [pc, #184]	; (401360 <mcan_set_tx_buffer_element+0xd4>)
  4012a8:	687b      	ldr	r3, [r7, #4]
  4012aa:	011b      	lsls	r3, r3, #4
  4012ac:	440b      	add	r3, r1
  4012ae:	601a      	str	r2, [r3, #0]
		mcan0_tx_buffer[index].T1.reg = tx_element->T1.reg;
  4012b0:	68bb      	ldr	r3, [r7, #8]
  4012b2:	685a      	ldr	r2, [r3, #4]
  4012b4:	492a      	ldr	r1, [pc, #168]	; (401360 <mcan_set_tx_buffer_element+0xd4>)
  4012b6:	687b      	ldr	r3, [r7, #4]
  4012b8:	011b      	lsls	r3, r3, #4
  4012ba:	440b      	add	r3, r1
  4012bc:	3304      	adds	r3, #4
  4012be:	601a      	str	r2, [r3, #0]
		for (i = 0; i < CONF_MCAN_ELEMENT_DATA_SIZE; i++) {
  4012c0:	2300      	movs	r3, #0
  4012c2:	617b      	str	r3, [r7, #20]
  4012c4:	e010      	b.n	4012e8 <mcan_set_tx_buffer_element+0x5c>
			mcan0_tx_buffer[index].data[i] = tx_element->data[i];
  4012c6:	68ba      	ldr	r2, [r7, #8]
  4012c8:	697b      	ldr	r3, [r7, #20]
  4012ca:	4413      	add	r3, r2
  4012cc:	3308      	adds	r3, #8
  4012ce:	7819      	ldrb	r1, [r3, #0]
  4012d0:	4a23      	ldr	r2, [pc, #140]	; (401360 <mcan_set_tx_buffer_element+0xd4>)
  4012d2:	687b      	ldr	r3, [r7, #4]
  4012d4:	011b      	lsls	r3, r3, #4
  4012d6:	441a      	add	r2, r3
  4012d8:	697b      	ldr	r3, [r7, #20]
  4012da:	4413      	add	r3, r2
  4012dc:	3308      	adds	r3, #8
  4012de:	460a      	mov	r2, r1
  4012e0:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < CONF_MCAN_ELEMENT_DATA_SIZE; i++) {
  4012e2:	697b      	ldr	r3, [r7, #20]
  4012e4:	3301      	adds	r3, #1
  4012e6:	617b      	str	r3, [r7, #20]
  4012e8:	697b      	ldr	r3, [r7, #20]
  4012ea:	2b07      	cmp	r3, #7
  4012ec:	d9eb      	bls.n	4012c6 <mcan_set_tx_buffer_element+0x3a>
		}
		return STATUS_OK;
  4012ee:	2300      	movs	r3, #0
  4012f0:	e02e      	b.n	401350 <mcan_set_tx_buffer_element+0xc4>
	} else if (module_inst->hw == MCAN1) {
  4012f2:	68fb      	ldr	r3, [r7, #12]
  4012f4:	681b      	ldr	r3, [r3, #0]
  4012f6:	4a1b      	ldr	r2, [pc, #108]	; (401364 <mcan_set_tx_buffer_element+0xd8>)
  4012f8:	4293      	cmp	r3, r2
  4012fa:	d127      	bne.n	40134c <mcan_set_tx_buffer_element+0xc0>
		mcan1_tx_buffer[index].T0.reg = tx_element->T0.reg;
  4012fc:	68bb      	ldr	r3, [r7, #8]
  4012fe:	681a      	ldr	r2, [r3, #0]
  401300:	4919      	ldr	r1, [pc, #100]	; (401368 <mcan_set_tx_buffer_element+0xdc>)
  401302:	687b      	ldr	r3, [r7, #4]
  401304:	011b      	lsls	r3, r3, #4
  401306:	440b      	add	r3, r1
  401308:	601a      	str	r2, [r3, #0]
		mcan1_tx_buffer[index].T1.reg = tx_element->T1.reg;
  40130a:	68bb      	ldr	r3, [r7, #8]
  40130c:	685a      	ldr	r2, [r3, #4]
  40130e:	4916      	ldr	r1, [pc, #88]	; (401368 <mcan_set_tx_buffer_element+0xdc>)
  401310:	687b      	ldr	r3, [r7, #4]
  401312:	011b      	lsls	r3, r3, #4
  401314:	440b      	add	r3, r1
  401316:	3304      	adds	r3, #4
  401318:	601a      	str	r2, [r3, #0]
		for (i = 0; i < CONF_MCAN_ELEMENT_DATA_SIZE; i++) {
  40131a:	2300      	movs	r3, #0
  40131c:	617b      	str	r3, [r7, #20]
  40131e:	e010      	b.n	401342 <mcan_set_tx_buffer_element+0xb6>
			mcan1_tx_buffer[index].data[i] = tx_element->data[i];
  401320:	68ba      	ldr	r2, [r7, #8]
  401322:	697b      	ldr	r3, [r7, #20]
  401324:	4413      	add	r3, r2
  401326:	3308      	adds	r3, #8
  401328:	7819      	ldrb	r1, [r3, #0]
  40132a:	4a0f      	ldr	r2, [pc, #60]	; (401368 <mcan_set_tx_buffer_element+0xdc>)
  40132c:	687b      	ldr	r3, [r7, #4]
  40132e:	011b      	lsls	r3, r3, #4
  401330:	441a      	add	r2, r3
  401332:	697b      	ldr	r3, [r7, #20]
  401334:	4413      	add	r3, r2
  401336:	3308      	adds	r3, #8
  401338:	460a      	mov	r2, r1
  40133a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < CONF_MCAN_ELEMENT_DATA_SIZE; i++) {
  40133c:	697b      	ldr	r3, [r7, #20]
  40133e:	3301      	adds	r3, #1
  401340:	617b      	str	r3, [r7, #20]
  401342:	697b      	ldr	r3, [r7, #20]
  401344:	2b07      	cmp	r3, #7
  401346:	d9eb      	bls.n	401320 <mcan_set_tx_buffer_element+0x94>
		}
		return STATUS_OK;
  401348:	2300      	movs	r3, #0
  40134a:	e001      	b.n	401350 <mcan_set_tx_buffer_element+0xc4>
	}
	return ERR_INVALID_ARG;
  40134c:	f06f 0307 	mvn.w	r3, #7
}
  401350:	4618      	mov	r0, r3
  401352:	371c      	adds	r7, #28
  401354:	46bd      	mov	sp, r7
  401356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40135a:	4770      	bx	lr
  40135c:	40030000 	.word	0x40030000
  401360:	20400bec 	.word	0x20400bec
  401364:	40034000 	.word	0x40034000
  401368:	20400f2c 	.word	0x20400f2c

0040136c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40136c:	b580      	push	{r7, lr}
  40136e:	b086      	sub	sp, #24
  401370:	af00      	add	r7, sp, #0
  401372:	60f8      	str	r0, [r7, #12]
  401374:	60b9      	str	r1, [r7, #8]
  401376:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401378:	2300      	movs	r3, #0
  40137a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40137c:	68fb      	ldr	r3, [r7, #12]
  40137e:	2b00      	cmp	r3, #0
  401380:	d012      	beq.n	4013a8 <_read+0x3c>
		return -1;
  401382:	f04f 33ff 	mov.w	r3, #4294967295
  401386:	e013      	b.n	4013b0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  401388:	4b0b      	ldr	r3, [pc, #44]	; (4013b8 <_read+0x4c>)
  40138a:	681b      	ldr	r3, [r3, #0]
  40138c:	4a0b      	ldr	r2, [pc, #44]	; (4013bc <_read+0x50>)
  40138e:	6812      	ldr	r2, [r2, #0]
  401390:	68b9      	ldr	r1, [r7, #8]
  401392:	4610      	mov	r0, r2
  401394:	4798      	blx	r3
		ptr++;
  401396:	68bb      	ldr	r3, [r7, #8]
  401398:	3301      	adds	r3, #1
  40139a:	60bb      	str	r3, [r7, #8]
		nChars++;
  40139c:	697b      	ldr	r3, [r7, #20]
  40139e:	3301      	adds	r3, #1
  4013a0:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	3b01      	subs	r3, #1
  4013a6:	607b      	str	r3, [r7, #4]
  4013a8:	687b      	ldr	r3, [r7, #4]
  4013aa:	2b00      	cmp	r3, #0
  4013ac:	dcec      	bgt.n	401388 <_read+0x1c>
	}
	return nChars;
  4013ae:	697b      	ldr	r3, [r7, #20]
}
  4013b0:	4618      	mov	r0, r3
  4013b2:	3718      	adds	r7, #24
  4013b4:	46bd      	mov	sp, r7
  4013b6:	bd80      	pop	{r7, pc}
  4013b8:	2040111c 	.word	0x2040111c
  4013bc:	20401124 	.word	0x20401124

004013c0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4013c0:	b580      	push	{r7, lr}
  4013c2:	b086      	sub	sp, #24
  4013c4:	af00      	add	r7, sp, #0
  4013c6:	60f8      	str	r0, [r7, #12]
  4013c8:	60b9      	str	r1, [r7, #8]
  4013ca:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4013cc:	2300      	movs	r3, #0
  4013ce:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4013d0:	68fb      	ldr	r3, [r7, #12]
  4013d2:	2b01      	cmp	r3, #1
  4013d4:	d01e      	beq.n	401414 <_write+0x54>
  4013d6:	68fb      	ldr	r3, [r7, #12]
  4013d8:	2b02      	cmp	r3, #2
  4013da:	d01b      	beq.n	401414 <_write+0x54>
  4013dc:	68fb      	ldr	r3, [r7, #12]
  4013de:	2b03      	cmp	r3, #3
  4013e0:	d018      	beq.n	401414 <_write+0x54>
		return -1;
  4013e2:	f04f 33ff 	mov.w	r3, #4294967295
  4013e6:	e019      	b.n	40141c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4013e8:	4b0e      	ldr	r3, [pc, #56]	; (401424 <_write+0x64>)
  4013ea:	681a      	ldr	r2, [r3, #0]
  4013ec:	4b0e      	ldr	r3, [pc, #56]	; (401428 <_write+0x68>)
  4013ee:	6818      	ldr	r0, [r3, #0]
  4013f0:	68bb      	ldr	r3, [r7, #8]
  4013f2:	1c59      	adds	r1, r3, #1
  4013f4:	60b9      	str	r1, [r7, #8]
  4013f6:	781b      	ldrb	r3, [r3, #0]
  4013f8:	4619      	mov	r1, r3
  4013fa:	4790      	blx	r2
  4013fc:	4603      	mov	r3, r0
  4013fe:	2b00      	cmp	r3, #0
  401400:	da02      	bge.n	401408 <_write+0x48>
			return -1;
  401402:	f04f 33ff 	mov.w	r3, #4294967295
  401406:	e009      	b.n	40141c <_write+0x5c>
		}
		++nChars;
  401408:	697b      	ldr	r3, [r7, #20]
  40140a:	3301      	adds	r3, #1
  40140c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40140e:	687b      	ldr	r3, [r7, #4]
  401410:	3b01      	subs	r3, #1
  401412:	607b      	str	r3, [r7, #4]
  401414:	687b      	ldr	r3, [r7, #4]
  401416:	2b00      	cmp	r3, #0
  401418:	d1e6      	bne.n	4013e8 <_write+0x28>
	}
	return nChars;
  40141a:	697b      	ldr	r3, [r7, #20]
}
  40141c:	4618      	mov	r0, r3
  40141e:	3718      	adds	r7, #24
  401420:	46bd      	mov	sp, r7
  401422:	bd80      	pop	{r7, pc}
  401424:	20401120 	.word	0x20401120
  401428:	20401124 	.word	0x20401124

0040142c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40142c:	b480      	push	{r7}
  40142e:	b083      	sub	sp, #12
  401430:	af00      	add	r7, sp, #0
  401432:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401434:	687b      	ldr	r3, [r7, #4]
  401436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401438:	4618      	mov	r0, r3
  40143a:	370c      	adds	r7, #12
  40143c:	46bd      	mov	sp, r7
  40143e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401442:	4770      	bx	lr

00401444 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401444:	b480      	push	{r7}
  401446:	b083      	sub	sp, #12
  401448:	af00      	add	r7, sp, #0
  40144a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40144c:	687b      	ldr	r3, [r7, #4]
  40144e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401450:	4618      	mov	r0, r3
  401452:	370c      	adds	r7, #12
  401454:	46bd      	mov	sp, r7
  401456:	f85d 7b04 	ldr.w	r7, [sp], #4
  40145a:	4770      	bx	lr

0040145c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40145c:	b580      	push	{r7, lr}
  40145e:	b084      	sub	sp, #16
  401460:	af00      	add	r7, sp, #0
  401462:	6078      	str	r0, [r7, #4]
  401464:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401466:	6878      	ldr	r0, [r7, #4]
  401468:	4b26      	ldr	r3, [pc, #152]	; (401504 <pio_handler_process+0xa8>)
  40146a:	4798      	blx	r3
  40146c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40146e:	6878      	ldr	r0, [r7, #4]
  401470:	4b25      	ldr	r3, [pc, #148]	; (401508 <pio_handler_process+0xac>)
  401472:	4798      	blx	r3
  401474:	4602      	mov	r2, r0
  401476:	68fb      	ldr	r3, [r7, #12]
  401478:	4013      	ands	r3, r2
  40147a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40147c:	68fb      	ldr	r3, [r7, #12]
  40147e:	2b00      	cmp	r3, #0
  401480:	d03c      	beq.n	4014fc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401482:	2300      	movs	r3, #0
  401484:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401486:	e034      	b.n	4014f2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401488:	4a20      	ldr	r2, [pc, #128]	; (40150c <pio_handler_process+0xb0>)
  40148a:	68bb      	ldr	r3, [r7, #8]
  40148c:	011b      	lsls	r3, r3, #4
  40148e:	4413      	add	r3, r2
  401490:	681a      	ldr	r2, [r3, #0]
  401492:	683b      	ldr	r3, [r7, #0]
  401494:	429a      	cmp	r2, r3
  401496:	d126      	bne.n	4014e6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401498:	4a1c      	ldr	r2, [pc, #112]	; (40150c <pio_handler_process+0xb0>)
  40149a:	68bb      	ldr	r3, [r7, #8]
  40149c:	011b      	lsls	r3, r3, #4
  40149e:	4413      	add	r3, r2
  4014a0:	3304      	adds	r3, #4
  4014a2:	681a      	ldr	r2, [r3, #0]
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	4013      	ands	r3, r2
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d01c      	beq.n	4014e6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014ac:	4a17      	ldr	r2, [pc, #92]	; (40150c <pio_handler_process+0xb0>)
  4014ae:	68bb      	ldr	r3, [r7, #8]
  4014b0:	011b      	lsls	r3, r3, #4
  4014b2:	4413      	add	r3, r2
  4014b4:	330c      	adds	r3, #12
  4014b6:	681b      	ldr	r3, [r3, #0]
  4014b8:	4914      	ldr	r1, [pc, #80]	; (40150c <pio_handler_process+0xb0>)
  4014ba:	68ba      	ldr	r2, [r7, #8]
  4014bc:	0112      	lsls	r2, r2, #4
  4014be:	440a      	add	r2, r1
  4014c0:	6810      	ldr	r0, [r2, #0]
  4014c2:	4912      	ldr	r1, [pc, #72]	; (40150c <pio_handler_process+0xb0>)
  4014c4:	68ba      	ldr	r2, [r7, #8]
  4014c6:	0112      	lsls	r2, r2, #4
  4014c8:	440a      	add	r2, r1
  4014ca:	3204      	adds	r2, #4
  4014cc:	6812      	ldr	r2, [r2, #0]
  4014ce:	4611      	mov	r1, r2
  4014d0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014d2:	4a0e      	ldr	r2, [pc, #56]	; (40150c <pio_handler_process+0xb0>)
  4014d4:	68bb      	ldr	r3, [r7, #8]
  4014d6:	011b      	lsls	r3, r3, #4
  4014d8:	4413      	add	r3, r2
  4014da:	3304      	adds	r3, #4
  4014dc:	681b      	ldr	r3, [r3, #0]
  4014de:	43db      	mvns	r3, r3
  4014e0:	68fa      	ldr	r2, [r7, #12]
  4014e2:	4013      	ands	r3, r2
  4014e4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014e6:	68bb      	ldr	r3, [r7, #8]
  4014e8:	3301      	adds	r3, #1
  4014ea:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014ec:	68bb      	ldr	r3, [r7, #8]
  4014ee:	2b06      	cmp	r3, #6
  4014f0:	d803      	bhi.n	4014fa <pio_handler_process+0x9e>
		while (status != 0) {
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	2b00      	cmp	r3, #0
  4014f6:	d1c7      	bne.n	401488 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014f8:	e000      	b.n	4014fc <pio_handler_process+0xa0>
				break;
  4014fa:	bf00      	nop
}
  4014fc:	bf00      	nop
  4014fe:	3710      	adds	r7, #16
  401500:	46bd      	mov	sp, r7
  401502:	bd80      	pop	{r7, pc}
  401504:	0040142d 	.word	0x0040142d
  401508:	00401445 	.word	0x00401445
  40150c:	2040105c 	.word	0x2040105c

00401510 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401510:	b580      	push	{r7, lr}
  401512:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401514:	210a      	movs	r1, #10
  401516:	4802      	ldr	r0, [pc, #8]	; (401520 <PIOA_Handler+0x10>)
  401518:	4b02      	ldr	r3, [pc, #8]	; (401524 <PIOA_Handler+0x14>)
  40151a:	4798      	blx	r3
}
  40151c:	bf00      	nop
  40151e:	bd80      	pop	{r7, pc}
  401520:	400e0e00 	.word	0x400e0e00
  401524:	0040145d 	.word	0x0040145d

00401528 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401528:	b580      	push	{r7, lr}
  40152a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40152c:	210b      	movs	r1, #11
  40152e:	4802      	ldr	r0, [pc, #8]	; (401538 <PIOB_Handler+0x10>)
  401530:	4b02      	ldr	r3, [pc, #8]	; (40153c <PIOB_Handler+0x14>)
  401532:	4798      	blx	r3
}
  401534:	bf00      	nop
  401536:	bd80      	pop	{r7, pc}
  401538:	400e1000 	.word	0x400e1000
  40153c:	0040145d 	.word	0x0040145d

00401540 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401540:	b580      	push	{r7, lr}
  401542:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401544:	210c      	movs	r1, #12
  401546:	4802      	ldr	r0, [pc, #8]	; (401550 <PIOC_Handler+0x10>)
  401548:	4b02      	ldr	r3, [pc, #8]	; (401554 <PIOC_Handler+0x14>)
  40154a:	4798      	blx	r3
}
  40154c:	bf00      	nop
  40154e:	bd80      	pop	{r7, pc}
  401550:	400e1200 	.word	0x400e1200
  401554:	0040145d 	.word	0x0040145d

00401558 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401558:	b580      	push	{r7, lr}
  40155a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40155c:	2110      	movs	r1, #16
  40155e:	4802      	ldr	r0, [pc, #8]	; (401568 <PIOD_Handler+0x10>)
  401560:	4b02      	ldr	r3, [pc, #8]	; (40156c <PIOD_Handler+0x14>)
  401562:	4798      	blx	r3
}
  401564:	bf00      	nop
  401566:	bd80      	pop	{r7, pc}
  401568:	400e1400 	.word	0x400e1400
  40156c:	0040145d 	.word	0x0040145d

00401570 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401570:	b580      	push	{r7, lr}
  401572:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401574:	2111      	movs	r1, #17
  401576:	4802      	ldr	r0, [pc, #8]	; (401580 <PIOE_Handler+0x10>)
  401578:	4b02      	ldr	r3, [pc, #8]	; (401584 <PIOE_Handler+0x14>)
  40157a:	4798      	blx	r3
}
  40157c:	bf00      	nop
  40157e:	bd80      	pop	{r7, pc}
  401580:	400e1600 	.word	0x400e1600
  401584:	0040145d 	.word	0x0040145d

00401588 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401588:	b480      	push	{r7}
  40158a:	b083      	sub	sp, #12
  40158c:	af00      	add	r7, sp, #0
  40158e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401590:	687b      	ldr	r3, [r7, #4]
  401592:	3b01      	subs	r3, #1
  401594:	2b03      	cmp	r3, #3
  401596:	d81a      	bhi.n	4015ce <pmc_mck_set_division+0x46>
  401598:	a201      	add	r2, pc, #4	; (adr r2, 4015a0 <pmc_mck_set_division+0x18>)
  40159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40159e:	bf00      	nop
  4015a0:	004015b1 	.word	0x004015b1
  4015a4:	004015b7 	.word	0x004015b7
  4015a8:	004015bf 	.word	0x004015bf
  4015ac:	004015c7 	.word	0x004015c7
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4015b0:	2300      	movs	r3, #0
  4015b2:	607b      	str	r3, [r7, #4]
			break;
  4015b4:	e00e      	b.n	4015d4 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4015b6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4015ba:	607b      	str	r3, [r7, #4]
			break;
  4015bc:	e00a      	b.n	4015d4 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4015be:	f44f 7340 	mov.w	r3, #768	; 0x300
  4015c2:	607b      	str	r3, [r7, #4]
			break;
  4015c4:	e006      	b.n	4015d4 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4015c6:	f44f 7300 	mov.w	r3, #512	; 0x200
  4015ca:	607b      	str	r3, [r7, #4]
			break;
  4015cc:	e002      	b.n	4015d4 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4015ce:	2300      	movs	r3, #0
  4015d0:	607b      	str	r3, [r7, #4]
			break;
  4015d2:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4015d4:	490a      	ldr	r1, [pc, #40]	; (401600 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4015d6:	4b0a      	ldr	r3, [pc, #40]	; (401600 <pmc_mck_set_division+0x78>)
  4015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4015e2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4015e4:	bf00      	nop
  4015e6:	4b06      	ldr	r3, [pc, #24]	; (401600 <pmc_mck_set_division+0x78>)
  4015e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015ea:	f003 0308 	and.w	r3, r3, #8
  4015ee:	2b00      	cmp	r3, #0
  4015f0:	d0f9      	beq.n	4015e6 <pmc_mck_set_division+0x5e>
}
  4015f2:	bf00      	nop
  4015f4:	370c      	adds	r7, #12
  4015f6:	46bd      	mov	sp, r7
  4015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	400e0600 	.word	0x400e0600

00401604 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401604:	b480      	push	{r7}
  401606:	b085      	sub	sp, #20
  401608:	af00      	add	r7, sp, #0
  40160a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40160c:	491d      	ldr	r1, [pc, #116]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  40160e:	4b1d      	ldr	r3, [pc, #116]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  401610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401612:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401616:	687b      	ldr	r3, [r7, #4]
  401618:	4313      	orrs	r3, r2
  40161a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40161c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401620:	60fb      	str	r3, [r7, #12]
  401622:	e007      	b.n	401634 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401624:	68fb      	ldr	r3, [r7, #12]
  401626:	2b00      	cmp	r3, #0
  401628:	d101      	bne.n	40162e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40162a:	2301      	movs	r3, #1
  40162c:	e023      	b.n	401676 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40162e:	68fb      	ldr	r3, [r7, #12]
  401630:	3b01      	subs	r3, #1
  401632:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401634:	4b13      	ldr	r3, [pc, #76]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  401636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401638:	f003 0308 	and.w	r3, r3, #8
  40163c:	2b00      	cmp	r3, #0
  40163e:	d0f1      	beq.n	401624 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401640:	4a10      	ldr	r2, [pc, #64]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  401642:	4b10      	ldr	r3, [pc, #64]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  401644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401646:	f023 0303 	bic.w	r3, r3, #3
  40164a:	f043 0302 	orr.w	r3, r3, #2
  40164e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401650:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401654:	60fb      	str	r3, [r7, #12]
  401656:	e007      	b.n	401668 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401658:	68fb      	ldr	r3, [r7, #12]
  40165a:	2b00      	cmp	r3, #0
  40165c:	d101      	bne.n	401662 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40165e:	2301      	movs	r3, #1
  401660:	e009      	b.n	401676 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401662:	68fb      	ldr	r3, [r7, #12]
  401664:	3b01      	subs	r3, #1
  401666:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401668:	4b06      	ldr	r3, [pc, #24]	; (401684 <pmc_switch_mck_to_pllack+0x80>)
  40166a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40166c:	f003 0308 	and.w	r3, r3, #8
  401670:	2b00      	cmp	r3, #0
  401672:	d0f1      	beq.n	401658 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401674:	2300      	movs	r3, #0
}
  401676:	4618      	mov	r0, r3
  401678:	3714      	adds	r7, #20
  40167a:	46bd      	mov	sp, r7
  40167c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401680:	4770      	bx	lr
  401682:	bf00      	nop
  401684:	400e0600 	.word	0x400e0600

00401688 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401688:	b480      	push	{r7}
  40168a:	b083      	sub	sp, #12
  40168c:	af00      	add	r7, sp, #0
  40168e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	2b01      	cmp	r3, #1
  401694:	d105      	bne.n	4016a2 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401696:	4907      	ldr	r1, [pc, #28]	; (4016b4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401698:	4b06      	ldr	r3, [pc, #24]	; (4016b4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40169a:	689a      	ldr	r2, [r3, #8]
  40169c:	4b06      	ldr	r3, [pc, #24]	; (4016b8 <pmc_switch_sclk_to_32kxtal+0x30>)
  40169e:	4313      	orrs	r3, r2
  4016a0:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4016a2:	4b04      	ldr	r3, [pc, #16]	; (4016b4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4016a4:	4a05      	ldr	r2, [pc, #20]	; (4016bc <pmc_switch_sclk_to_32kxtal+0x34>)
  4016a6:	601a      	str	r2, [r3, #0]
}
  4016a8:	bf00      	nop
  4016aa:	370c      	adds	r7, #12
  4016ac:	46bd      	mov	sp, r7
  4016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b2:	4770      	bx	lr
  4016b4:	400e1810 	.word	0x400e1810
  4016b8:	a5100000 	.word	0xa5100000
  4016bc:	a5000008 	.word	0xa5000008

004016c0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4016c0:	b480      	push	{r7}
  4016c2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4016c4:	4b09      	ldr	r3, [pc, #36]	; (4016ec <pmc_osc_is_ready_32kxtal+0x2c>)
  4016c6:	695b      	ldr	r3, [r3, #20]
  4016c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4016cc:	2b00      	cmp	r3, #0
  4016ce:	d007      	beq.n	4016e0 <pmc_osc_is_ready_32kxtal+0x20>
  4016d0:	4b07      	ldr	r3, [pc, #28]	; (4016f0 <pmc_osc_is_ready_32kxtal+0x30>)
  4016d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d001      	beq.n	4016e0 <pmc_osc_is_ready_32kxtal+0x20>
  4016dc:	2301      	movs	r3, #1
  4016de:	e000      	b.n	4016e2 <pmc_osc_is_ready_32kxtal+0x22>
  4016e0:	2300      	movs	r3, #0
}
  4016e2:	4618      	mov	r0, r3
  4016e4:	46bd      	mov	sp, r7
  4016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ea:	4770      	bx	lr
  4016ec:	400e1810 	.word	0x400e1810
  4016f0:	400e0600 	.word	0x400e0600

004016f4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4016f4:	b480      	push	{r7}
  4016f6:	b083      	sub	sp, #12
  4016f8:	af00      	add	r7, sp, #0
  4016fa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4016fc:	4915      	ldr	r1, [pc, #84]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  4016fe:	4b15      	ldr	r3, [pc, #84]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  401700:	6a1a      	ldr	r2, [r3, #32]
  401702:	4b15      	ldr	r3, [pc, #84]	; (401758 <pmc_switch_mainck_to_fastrc+0x64>)
  401704:	4313      	orrs	r3, r2
  401706:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401708:	bf00      	nop
  40170a:	4b12      	ldr	r3, [pc, #72]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  40170c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401712:	2b00      	cmp	r3, #0
  401714:	d0f9      	beq.n	40170a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401716:	490f      	ldr	r1, [pc, #60]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  401718:	4b0e      	ldr	r3, [pc, #56]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  40171a:	6a1a      	ldr	r2, [r3, #32]
  40171c:	4b0f      	ldr	r3, [pc, #60]	; (40175c <pmc_switch_mainck_to_fastrc+0x68>)
  40171e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401720:	687a      	ldr	r2, [r7, #4]
  401722:	4313      	orrs	r3, r2
  401724:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401728:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40172a:	bf00      	nop
  40172c:	4b09      	ldr	r3, [pc, #36]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  40172e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401734:	2b00      	cmp	r3, #0
  401736:	d0f9      	beq.n	40172c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401738:	4906      	ldr	r1, [pc, #24]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  40173a:	4b06      	ldr	r3, [pc, #24]	; (401754 <pmc_switch_mainck_to_fastrc+0x60>)
  40173c:	6a1a      	ldr	r2, [r3, #32]
  40173e:	4b08      	ldr	r3, [pc, #32]	; (401760 <pmc_switch_mainck_to_fastrc+0x6c>)
  401740:	4013      	ands	r3, r2
  401742:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401746:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401748:	bf00      	nop
  40174a:	370c      	adds	r7, #12
  40174c:	46bd      	mov	sp, r7
  40174e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401752:	4770      	bx	lr
  401754:	400e0600 	.word	0x400e0600
  401758:	00370008 	.word	0x00370008
  40175c:	ffc8ff8f 	.word	0xffc8ff8f
  401760:	fec8ffff 	.word	0xfec8ffff

00401764 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401764:	b480      	push	{r7}
  401766:	b083      	sub	sp, #12
  401768:	af00      	add	r7, sp, #0
  40176a:	6078      	str	r0, [r7, #4]
  40176c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40176e:	687b      	ldr	r3, [r7, #4]
  401770:	2b00      	cmp	r3, #0
  401772:	d008      	beq.n	401786 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401774:	4913      	ldr	r1, [pc, #76]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  401776:	4b13      	ldr	r3, [pc, #76]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  401778:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40177a:	4a13      	ldr	r2, [pc, #76]	; (4017c8 <pmc_switch_mainck_to_xtal+0x64>)
  40177c:	401a      	ands	r2, r3
  40177e:	4b13      	ldr	r3, [pc, #76]	; (4017cc <pmc_switch_mainck_to_xtal+0x68>)
  401780:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401782:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401784:	e018      	b.n	4017b8 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401786:	490f      	ldr	r1, [pc, #60]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  401788:	4b0e      	ldr	r3, [pc, #56]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  40178a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40178c:	4b10      	ldr	r3, [pc, #64]	; (4017d0 <pmc_switch_mainck_to_xtal+0x6c>)
  40178e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401790:	683a      	ldr	r2, [r7, #0]
  401792:	0212      	lsls	r2, r2, #8
  401794:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401796:	431a      	orrs	r2, r3
  401798:	4b0e      	ldr	r3, [pc, #56]	; (4017d4 <pmc_switch_mainck_to_xtal+0x70>)
  40179a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40179c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40179e:	bf00      	nop
  4017a0:	4b08      	ldr	r3, [pc, #32]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  4017a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017a4:	f003 0301 	and.w	r3, r3, #1
  4017a8:	2b00      	cmp	r3, #0
  4017aa:	d0f9      	beq.n	4017a0 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4017ac:	4905      	ldr	r1, [pc, #20]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  4017ae:	4b05      	ldr	r3, [pc, #20]	; (4017c4 <pmc_switch_mainck_to_xtal+0x60>)
  4017b0:	6a1a      	ldr	r2, [r3, #32]
  4017b2:	4b09      	ldr	r3, [pc, #36]	; (4017d8 <pmc_switch_mainck_to_xtal+0x74>)
  4017b4:	4313      	orrs	r3, r2
  4017b6:	620b      	str	r3, [r1, #32]
}
  4017b8:	bf00      	nop
  4017ba:	370c      	adds	r7, #12
  4017bc:	46bd      	mov	sp, r7
  4017be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c2:	4770      	bx	lr
  4017c4:	400e0600 	.word	0x400e0600
  4017c8:	fec8fffc 	.word	0xfec8fffc
  4017cc:	01370002 	.word	0x01370002
  4017d0:	ffc8fffc 	.word	0xffc8fffc
  4017d4:	00370001 	.word	0x00370001
  4017d8:	01370000 	.word	0x01370000

004017dc <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4017dc:	b480      	push	{r7}
  4017de:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4017e0:	4b04      	ldr	r3, [pc, #16]	; (4017f4 <pmc_osc_is_ready_mainck+0x18>)
  4017e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4017e8:	4618      	mov	r0, r3
  4017ea:	46bd      	mov	sp, r7
  4017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f0:	4770      	bx	lr
  4017f2:	bf00      	nop
  4017f4:	400e0600 	.word	0x400e0600

004017f8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4017f8:	b480      	push	{r7}
  4017fa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4017fc:	4b04      	ldr	r3, [pc, #16]	; (401810 <pmc_disable_pllack+0x18>)
  4017fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401802:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401804:	bf00      	nop
  401806:	46bd      	mov	sp, r7
  401808:	f85d 7b04 	ldr.w	r7, [sp], #4
  40180c:	4770      	bx	lr
  40180e:	bf00      	nop
  401810:	400e0600 	.word	0x400e0600

00401814 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401814:	b480      	push	{r7}
  401816:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401818:	4b04      	ldr	r3, [pc, #16]	; (40182c <pmc_is_locked_pllack+0x18>)
  40181a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40181c:	f003 0302 	and.w	r3, r3, #2
}
  401820:	4618      	mov	r0, r3
  401822:	46bd      	mov	sp, r7
  401824:	f85d 7b04 	ldr.w	r7, [sp], #4
  401828:	4770      	bx	lr
  40182a:	bf00      	nop
  40182c:	400e0600 	.word	0x400e0600

00401830 <pmc_enable_upll_clock>:
#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70)
/**
 * \brief Enable UPLL clock.
 */
void pmc_enable_upll_clock(void)
{
  401830:	b480      	push	{r7}
  401832:	af00      	add	r7, sp, #0
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
  401834:	4b07      	ldr	r3, [pc, #28]	; (401854 <pmc_enable_upll_clock+0x24>)
  401836:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
  40183a:	61da      	str	r2, [r3, #28]

	/* Wait UTMI PLL Lock Status */
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
  40183c:	bf00      	nop
  40183e:	4b05      	ldr	r3, [pc, #20]	; (401854 <pmc_enable_upll_clock+0x24>)
  401840:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401842:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401846:	2b00      	cmp	r3, #0
  401848:	d0f9      	beq.n	40183e <pmc_enable_upll_clock+0xe>
}
  40184a:	bf00      	nop
  40184c:	46bd      	mov	sp, r7
  40184e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401852:	4770      	bx	lr
  401854:	400e0600 	.word	0x400e0600

00401858 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401858:	b480      	push	{r7}
  40185a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40185c:	4b04      	ldr	r3, [pc, #16]	; (401870 <pmc_is_locked_upll+0x18>)
  40185e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401860:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401864:	4618      	mov	r0, r3
  401866:	46bd      	mov	sp, r7
  401868:	f85d 7b04 	ldr.w	r7, [sp], #4
  40186c:	4770      	bx	lr
  40186e:	bf00      	nop
  401870:	400e0600 	.word	0x400e0600

00401874 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401874:	b480      	push	{r7}
  401876:	b085      	sub	sp, #20
  401878:	af00      	add	r7, sp, #0
  40187a:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  40187c:	4a0b      	ldr	r2, [pc, #44]	; (4018ac <pmc_enable_periph_clk+0x38>)
  40187e:	687b      	ldr	r3, [r7, #4]
  401880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  401884:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401888:	4b08      	ldr	r3, [pc, #32]	; (4018ac <pmc_enable_periph_clk+0x38>)
  40188a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  40188e:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
  401892:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
  401894:	4a05      	ldr	r2, [pc, #20]	; (4018ac <pmc_enable_periph_clk+0x38>)
  401896:	68fb      	ldr	r3, [r7, #12]
  401898:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
  40189c:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40189e:	4618      	mov	r0, r3
  4018a0:	3714      	adds	r7, #20
  4018a2:	46bd      	mov	sp, r7
  4018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018a8:	4770      	bx	lr
  4018aa:	bf00      	nop
  4018ac:	400e0600 	.word	0x400e0600

004018b0 <pmc_switch_pck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_pck_to_pllack(uint32_t ul_id, uint32_t ul_pres)
{
  4018b0:	b480      	push	{r7}
  4018b2:	b085      	sub	sp, #20
  4018b4:	af00      	add	r7, sp, #0
  4018b6:	6078      	str	r0, [r7, #4]
  4018b8:	6039      	str	r1, [r7, #0]
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_PLLA_CLK | ul_pres;
  4018ba:	4912      	ldr	r1, [pc, #72]	; (401904 <pmc_switch_pck_to_pllack+0x54>)
  4018bc:	683b      	ldr	r3, [r7, #0]
  4018be:	f043 0202 	orr.w	r2, r3, #2
  4018c2:	687b      	ldr	r3, [r7, #4]
  4018c4:	3310      	adds	r3, #16
  4018c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
  4018ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4018ce:	60fb      	str	r3, [r7, #12]
  4018d0:	e007      	b.n	4018e2 <pmc_switch_pck_to_pllack+0x32>
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
  4018d2:	68fb      	ldr	r3, [r7, #12]
  4018d4:	2b00      	cmp	r3, #0
  4018d6:	d101      	bne.n	4018dc <pmc_switch_pck_to_pllack+0x2c>
			return 1;
  4018d8:	2301      	movs	r3, #1
  4018da:	e00d      	b.n	4018f8 <pmc_switch_pck_to_pllack+0x48>
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  4018dc:	68fb      	ldr	r3, [r7, #12]
  4018de:	3b01      	subs	r3, #1
  4018e0:	60fb      	str	r3, [r7, #12]
  4018e2:	4b08      	ldr	r3, [pc, #32]	; (401904 <pmc_switch_pck_to_pllack+0x54>)
  4018e4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4018e6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018ea:	687b      	ldr	r3, [r7, #4]
  4018ec:	fa01 f303 	lsl.w	r3, r1, r3
  4018f0:	4013      	ands	r3, r2
	for (ul_timeout = PMC_TIMEOUT;
  4018f2:	2b00      	cmp	r3, #0
  4018f4:	d0ed      	beq.n	4018d2 <pmc_switch_pck_to_pllack+0x22>
		}
	}

	return 0;
  4018f6:	2300      	movs	r3, #0
}
  4018f8:	4618      	mov	r0, r3
  4018fa:	3714      	adds	r7, #20
  4018fc:	46bd      	mov	sp, r7
  4018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401902:	4770      	bx	lr
  401904:	400e0600 	.word	0x400e0600

00401908 <pmc_get_slck_config>:
 * \brief Get Slow clock source configuration.
 *
 * \retval Crystal Oscillator Select value.
 */
uint32_t pmc_get_slck_config(void)
{
  401908:	b480      	push	{r7}
  40190a:	af00      	add	r7, sp, #0
	return (SUPC->SUPC_CR & SUPC_CR_XTALSEL);
  40190c:	4b04      	ldr	r3, [pc, #16]	; (401920 <pmc_get_slck_config+0x18>)
  40190e:	681b      	ldr	r3, [r3, #0]
  401910:	f003 0308 	and.w	r3, r3, #8
}
  401914:	4618      	mov	r0, r3
  401916:	46bd      	mov	sp, r7
  401918:	f85d 7b04 	ldr.w	r7, [sp], #4
  40191c:	4770      	bx	lr
  40191e:	bf00      	nop
  401920:	400e1810 	.word	0x400e1810

00401924 <pmc_get_mainck_config>:
 * \brief Get Main clock source configuration.
 *
 * \retval Main Clock Source Oscillator Selection and Main RC Oscillator Frequency Selection values.
 */
uint32_t pmc_get_mainck_config(void)
{
  401924:	b480      	push	{r7}
  401926:	af00      	add	r7, sp, #0
	return (PMC->CKGR_MOR & (CKGR_MOR_MOSCSEL | CKGR_MOR_MOSCRCF_Msk));
  401928:	4b04      	ldr	r3, [pc, #16]	; (40193c <pmc_get_mainck_config+0x18>)
  40192a:	6a1a      	ldr	r2, [r3, #32]
  40192c:	4b04      	ldr	r3, [pc, #16]	; (401940 <pmc_get_mainck_config+0x1c>)
  40192e:	4013      	ands	r3, r2
}
  401930:	4618      	mov	r0, r3
  401932:	46bd      	mov	sp, r7
  401934:	f85d 7b04 	ldr.w	r7, [sp], #4
  401938:	4770      	bx	lr
  40193a:	bf00      	nop
  40193c:	400e0600 	.word	0x400e0600
  401940:	01000070 	.word	0x01000070

00401944 <pmc_get_pllack_config>:
 * \brief Get PLLA clock configuration.
 *
 * \retval PLLA Multiplier and PLLA Front End Divider values.
 */
uint32_t pmc_get_pllack_config(void)
{
  401944:	b480      	push	{r7}
  401946:	af00      	add	r7, sp, #0
	return (PMC->CKGR_PLLAR & (CKGR_PLLAR_DIVA_Msk | CKGR_PLLAR_MULA_Msk));
  401948:	4b04      	ldr	r3, [pc, #16]	; (40195c <pmc_get_pllack_config+0x18>)
  40194a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40194c:	4b04      	ldr	r3, [pc, #16]	; (401960 <pmc_get_pllack_config+0x1c>)
  40194e:	4013      	ands	r3, r2
}
  401950:	4618      	mov	r0, r3
  401952:	46bd      	mov	sp, r7
  401954:	f85d 7b04 	ldr.w	r7, [sp], #4
  401958:	4770      	bx	lr
  40195a:	bf00      	nop
  40195c:	400e0600 	.word	0x400e0600
  401960:	07ff00ff 	.word	0x07ff00ff

00401964 <pmc_get_upllckdiv_config>:
 * \brief Get UPLLCKDIV configuration.
 *
 * \retval UPLL Divider by 2 value.
 */
uint32_t pmc_get_upllckdiv_config(void)
{
  401964:	b480      	push	{r7}
  401966:	af00      	add	r7, sp, #0
	return (PMC->PMC_MCKR & PMC_MCKR_UPLLDIV2);
  401968:	4b04      	ldr	r3, [pc, #16]	; (40197c <pmc_get_upllckdiv_config+0x18>)
  40196a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40196c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
}
  401970:	4618      	mov	r0, r3
  401972:	46bd      	mov	sp, r7
  401974:	f85d 7b04 	ldr.w	r7, [sp], #4
  401978:	4770      	bx	lr
  40197a:	bf00      	nop
  40197c:	400e0600 	.word	0x400e0600

00401980 <pmc_switch_pck_to_upllck>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_pck_to_upllck(uint32_t ul_id, uint32_t ul_pres)
{
  401980:	b480      	push	{r7}
  401982:	b085      	sub	sp, #20
  401984:	af00      	add	r7, sp, #0
  401986:	6078      	str	r0, [r7, #4]
  401988:	6039      	str	r1, [r7, #0]
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_UPLL_CLK | ul_pres;
  40198a:	4912      	ldr	r1, [pc, #72]	; (4019d4 <pmc_switch_pck_to_upllck+0x54>)
  40198c:	683b      	ldr	r3, [r7, #0]
  40198e:	f043 0203 	orr.w	r2, r3, #3
  401992:	687b      	ldr	r3, [r7, #4]
  401994:	3310      	adds	r3, #16
  401996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
  40199a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40199e:	60fb      	str	r3, [r7, #12]
  4019a0:	e007      	b.n	4019b2 <pmc_switch_pck_to_upllck+0x32>
			!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id));
			--ul_timeout) {
		if (ul_timeout == 0) {
  4019a2:	68fb      	ldr	r3, [r7, #12]
  4019a4:	2b00      	cmp	r3, #0
  4019a6:	d101      	bne.n	4019ac <pmc_switch_pck_to_upllck+0x2c>
			return 1;
  4019a8:	2301      	movs	r3, #1
  4019aa:	e00d      	b.n	4019c8 <pmc_switch_pck_to_upllck+0x48>
			--ul_timeout) {
  4019ac:	68fb      	ldr	r3, [r7, #12]
  4019ae:	3b01      	subs	r3, #1
  4019b0:	60fb      	str	r3, [r7, #12]
			!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id));
  4019b2:	4b08      	ldr	r3, [pc, #32]	; (4019d4 <pmc_switch_pck_to_upllck+0x54>)
  4019b4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4019b6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4019ba:	687b      	ldr	r3, [r7, #4]
  4019bc:	fa01 f303 	lsl.w	r3, r1, r3
  4019c0:	4013      	ands	r3, r2
	for (ul_timeout = PMC_TIMEOUT;
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	d0ed      	beq.n	4019a2 <pmc_switch_pck_to_upllck+0x22>
		}
	}

	return 0;
  4019c6:	2300      	movs	r3, #0
}
  4019c8:	4618      	mov	r0, r3
  4019ca:	3714      	adds	r7, #20
  4019cc:	46bd      	mov	sp, r7
  4019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d2:	4770      	bx	lr
  4019d4:	400e0600 	.word	0x400e0600

004019d8 <pmc_enable_pck>:
 * \brief Enable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
  4019d8:	b480      	push	{r7}
  4019da:	b083      	sub	sp, #12
  4019dc:	af00      	add	r7, sp, #0
  4019de:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4019e0:	4a06      	ldr	r2, [pc, #24]	; (4019fc <pmc_enable_pck+0x24>)
  4019e2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4019e6:	687b      	ldr	r3, [r7, #4]
  4019e8:	fa01 f303 	lsl.w	r3, r1, r3
  4019ec:	6013      	str	r3, [r2, #0]
}
  4019ee:	bf00      	nop
  4019f0:	370c      	adds	r7, #12
  4019f2:	46bd      	mov	sp, r7
  4019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f8:	4770      	bx	lr
  4019fa:	bf00      	nop
  4019fc:	400e0600 	.word	0x400e0600

00401a00 <pmc_disable_pck>:
 * \brief Disable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_disable_pck(uint32_t ul_id)
{
  401a00:	b480      	push	{r7}
  401a02:	b083      	sub	sp, #12
  401a04:	af00      	add	r7, sp, #0
  401a06:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id;
  401a08:	4a06      	ldr	r2, [pc, #24]	; (401a24 <pmc_disable_pck+0x24>)
  401a0a:	f44f 7180 	mov.w	r1, #256	; 0x100
  401a0e:	687b      	ldr	r3, [r7, #4]
  401a10:	fa01 f303 	lsl.w	r3, r1, r3
  401a14:	6053      	str	r3, [r2, #4]
}
  401a16:	bf00      	nop
  401a18:	370c      	adds	r7, #12
  401a1a:	46bd      	mov	sp, r7
  401a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a20:	4770      	bx	lr
  401a22:	bf00      	nop
  401a24:	400e0600 	.word	0x400e0600

00401a28 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401a28:	b480      	push	{r7}
  401a2a:	b085      	sub	sp, #20
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	6078      	str	r0, [r7, #4]
  401a30:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401a32:	2300      	movs	r3, #0
  401a34:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401a36:	687b      	ldr	r3, [r7, #4]
  401a38:	22ac      	movs	r2, #172	; 0xac
  401a3a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401a3c:	683b      	ldr	r3, [r7, #0]
  401a3e:	681a      	ldr	r2, [r3, #0]
  401a40:	683b      	ldr	r3, [r7, #0]
  401a42:	685b      	ldr	r3, [r3, #4]
  401a44:	fbb2 f3f3 	udiv	r3, r2, r3
  401a48:	091b      	lsrs	r3, r3, #4
  401a4a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401a4c:	68fb      	ldr	r3, [r7, #12]
  401a4e:	2b00      	cmp	r3, #0
  401a50:	d003      	beq.n	401a5a <uart_init+0x32>
  401a52:	68fb      	ldr	r3, [r7, #12]
  401a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401a58:	d301      	bcc.n	401a5e <uart_init+0x36>
		return 1;
  401a5a:	2301      	movs	r3, #1
  401a5c:	e00a      	b.n	401a74 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	68fa      	ldr	r2, [r7, #12]
  401a62:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401a64:	683b      	ldr	r3, [r7, #0]
  401a66:	689a      	ldr	r2, [r3, #8]
  401a68:	687b      	ldr	r3, [r7, #4]
  401a6a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401a6c:	687b      	ldr	r3, [r7, #4]
  401a6e:	2250      	movs	r2, #80	; 0x50
  401a70:	601a      	str	r2, [r3, #0]

	return 0;
  401a72:	2300      	movs	r3, #0
}
  401a74:	4618      	mov	r0, r3
  401a76:	3714      	adds	r7, #20
  401a78:	46bd      	mov	sp, r7
  401a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a7e:	4770      	bx	lr

00401a80 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
  401a88:	460b      	mov	r3, r1
  401a8a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401a8c:	687b      	ldr	r3, [r7, #4]
  401a8e:	695b      	ldr	r3, [r3, #20]
  401a90:	f003 0302 	and.w	r3, r3, #2
  401a94:	2b00      	cmp	r3, #0
  401a96:	d101      	bne.n	401a9c <uart_write+0x1c>
		return 1;
  401a98:	2301      	movs	r3, #1
  401a9a:	e003      	b.n	401aa4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401a9c:	78fa      	ldrb	r2, [r7, #3]
  401a9e:	687b      	ldr	r3, [r7, #4]
  401aa0:	61da      	str	r2, [r3, #28]
	return 0;
  401aa2:	2300      	movs	r3, #0
}
  401aa4:	4618      	mov	r0, r3
  401aa6:	370c      	adds	r7, #12
  401aa8:	46bd      	mov	sp, r7
  401aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aae:	4770      	bx	lr

00401ab0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
  401ab8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401aba:	687b      	ldr	r3, [r7, #4]
  401abc:	695b      	ldr	r3, [r3, #20]
  401abe:	f003 0301 	and.w	r3, r3, #1
  401ac2:	2b00      	cmp	r3, #0
  401ac4:	d101      	bne.n	401aca <uart_read+0x1a>
		return 1;
  401ac6:	2301      	movs	r3, #1
  401ac8:	e005      	b.n	401ad6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401aca:	687b      	ldr	r3, [r7, #4]
  401acc:	699b      	ldr	r3, [r3, #24]
  401ace:	b2da      	uxtb	r2, r3
  401ad0:	683b      	ldr	r3, [r7, #0]
  401ad2:	701a      	strb	r2, [r3, #0]
	return 0;
  401ad4:	2300      	movs	r3, #0
}
  401ad6:	4618      	mov	r0, r3
  401ad8:	370c      	adds	r7, #12
  401ada:	46bd      	mov	sp, r7
  401adc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae0:	4770      	bx	lr

00401ae2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401ae2:	b480      	push	{r7}
  401ae4:	b089      	sub	sp, #36	; 0x24
  401ae6:	af00      	add	r7, sp, #0
  401ae8:	60f8      	str	r0, [r7, #12]
  401aea:	60b9      	str	r1, [r7, #8]
  401aec:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401aee:	68bb      	ldr	r3, [r7, #8]
  401af0:	011a      	lsls	r2, r3, #4
  401af2:	687b      	ldr	r3, [r7, #4]
  401af4:	429a      	cmp	r2, r3
  401af6:	d802      	bhi.n	401afe <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401af8:	2310      	movs	r3, #16
  401afa:	61fb      	str	r3, [r7, #28]
  401afc:	e001      	b.n	401b02 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401afe:	2308      	movs	r3, #8
  401b00:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b02:	687b      	ldr	r3, [r7, #4]
  401b04:	00da      	lsls	r2, r3, #3
  401b06:	69fb      	ldr	r3, [r7, #28]
  401b08:	68b9      	ldr	r1, [r7, #8]
  401b0a:	fb01 f303 	mul.w	r3, r1, r3
  401b0e:	085b      	lsrs	r3, r3, #1
  401b10:	441a      	add	r2, r3
  401b12:	69fb      	ldr	r3, [r7, #28]
  401b14:	68b9      	ldr	r1, [r7, #8]
  401b16:	fb01 f303 	mul.w	r3, r1, r3
  401b1a:	fbb2 f3f3 	udiv	r3, r2, r3
  401b1e:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401b20:	69bb      	ldr	r3, [r7, #24]
  401b22:	08db      	lsrs	r3, r3, #3
  401b24:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401b26:	69bb      	ldr	r3, [r7, #24]
  401b28:	f003 0307 	and.w	r3, r3, #7
  401b2c:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b2e:	697b      	ldr	r3, [r7, #20]
  401b30:	2b00      	cmp	r3, #0
  401b32:	d003      	beq.n	401b3c <usart_set_async_baudrate+0x5a>
  401b34:	697b      	ldr	r3, [r7, #20]
  401b36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401b3a:	d301      	bcc.n	401b40 <usart_set_async_baudrate+0x5e>
		return 1;
  401b3c:	2301      	movs	r3, #1
  401b3e:	e00f      	b.n	401b60 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401b40:	69fb      	ldr	r3, [r7, #28]
  401b42:	2b08      	cmp	r3, #8
  401b44:	d105      	bne.n	401b52 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401b46:	68fb      	ldr	r3, [r7, #12]
  401b48:	685b      	ldr	r3, [r3, #4]
  401b4a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401b4e:	68fb      	ldr	r3, [r7, #12]
  401b50:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401b52:	693b      	ldr	r3, [r7, #16]
  401b54:	041a      	lsls	r2, r3, #16
  401b56:	697b      	ldr	r3, [r7, #20]
  401b58:	431a      	orrs	r2, r3
  401b5a:	68fb      	ldr	r3, [r7, #12]
  401b5c:	621a      	str	r2, [r3, #32]

	return 0;
  401b5e:	2300      	movs	r3, #0
}
  401b60:	4618      	mov	r0, r3
  401b62:	3724      	adds	r7, #36	; 0x24
  401b64:	46bd      	mov	sp, r7
  401b66:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b6a:	4770      	bx	lr

00401b6c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401b6c:	b580      	push	{r7, lr}
  401b6e:	b082      	sub	sp, #8
  401b70:	af00      	add	r7, sp, #0
  401b72:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401b74:	6878      	ldr	r0, [r7, #4]
  401b76:	4b0d      	ldr	r3, [pc, #52]	; (401bac <usart_reset+0x40>)
  401b78:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401b7a:	687b      	ldr	r3, [r7, #4]
  401b7c:	2200      	movs	r2, #0
  401b7e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401b80:	687b      	ldr	r3, [r7, #4]
  401b82:	2200      	movs	r2, #0
  401b84:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401b86:	687b      	ldr	r3, [r7, #4]
  401b88:	2200      	movs	r2, #0
  401b8a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401b8c:	6878      	ldr	r0, [r7, #4]
  401b8e:	4b08      	ldr	r3, [pc, #32]	; (401bb0 <usart_reset+0x44>)
  401b90:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401b92:	6878      	ldr	r0, [r7, #4]
  401b94:	4b07      	ldr	r3, [pc, #28]	; (401bb4 <usart_reset+0x48>)
  401b96:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401b98:	6878      	ldr	r0, [r7, #4]
  401b9a:	4b07      	ldr	r3, [pc, #28]	; (401bb8 <usart_reset+0x4c>)
  401b9c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401b9e:	6878      	ldr	r0, [r7, #4]
  401ba0:	4b06      	ldr	r3, [pc, #24]	; (401bbc <usart_reset+0x50>)
  401ba2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401ba4:	bf00      	nop
  401ba6:	3708      	adds	r7, #8
  401ba8:	46bd      	mov	sp, r7
  401baa:	bd80      	pop	{r7, pc}
  401bac:	00401d4d 	.word	0x00401d4d
  401bb0:	00401c5f 	.word	0x00401c5f
  401bb4:	00401c93 	.word	0x00401c93
  401bb8:	00401cad 	.word	0x00401cad
  401bbc:	00401cc9 	.word	0x00401cc9

00401bc0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401bc0:	b580      	push	{r7, lr}
  401bc2:	b084      	sub	sp, #16
  401bc4:	af00      	add	r7, sp, #0
  401bc6:	60f8      	str	r0, [r7, #12]
  401bc8:	60b9      	str	r1, [r7, #8]
  401bca:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401bcc:	68f8      	ldr	r0, [r7, #12]
  401bce:	4b1a      	ldr	r3, [pc, #104]	; (401c38 <usart_init_rs232+0x78>)
  401bd0:	4798      	blx	r3

	ul_reg_val = 0;
  401bd2:	4b1a      	ldr	r3, [pc, #104]	; (401c3c <usart_init_rs232+0x7c>)
  401bd4:	2200      	movs	r2, #0
  401bd6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401bd8:	68bb      	ldr	r3, [r7, #8]
  401bda:	2b00      	cmp	r3, #0
  401bdc:	d009      	beq.n	401bf2 <usart_init_rs232+0x32>
  401bde:	68bb      	ldr	r3, [r7, #8]
  401be0:	681b      	ldr	r3, [r3, #0]
  401be2:	687a      	ldr	r2, [r7, #4]
  401be4:	4619      	mov	r1, r3
  401be6:	68f8      	ldr	r0, [r7, #12]
  401be8:	4b15      	ldr	r3, [pc, #84]	; (401c40 <usart_init_rs232+0x80>)
  401bea:	4798      	blx	r3
  401bec:	4603      	mov	r3, r0
  401bee:	2b00      	cmp	r3, #0
  401bf0:	d001      	beq.n	401bf6 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401bf2:	2301      	movs	r3, #1
  401bf4:	e01b      	b.n	401c2e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401bf6:	68bb      	ldr	r3, [r7, #8]
  401bf8:	685a      	ldr	r2, [r3, #4]
  401bfa:	68bb      	ldr	r3, [r7, #8]
  401bfc:	689b      	ldr	r3, [r3, #8]
  401bfe:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401c00:	68bb      	ldr	r3, [r7, #8]
  401c02:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c04:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401c06:	68bb      	ldr	r3, [r7, #8]
  401c08:	68db      	ldr	r3, [r3, #12]
  401c0a:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c0c:	4b0b      	ldr	r3, [pc, #44]	; (401c3c <usart_init_rs232+0x7c>)
  401c0e:	681b      	ldr	r3, [r3, #0]
  401c10:	4313      	orrs	r3, r2
  401c12:	4a0a      	ldr	r2, [pc, #40]	; (401c3c <usart_init_rs232+0x7c>)
  401c14:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401c16:	4b09      	ldr	r3, [pc, #36]	; (401c3c <usart_init_rs232+0x7c>)
  401c18:	681b      	ldr	r3, [r3, #0]
  401c1a:	4a08      	ldr	r2, [pc, #32]	; (401c3c <usart_init_rs232+0x7c>)
  401c1c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401c1e:	68fb      	ldr	r3, [r7, #12]
  401c20:	685a      	ldr	r2, [r3, #4]
  401c22:	4b06      	ldr	r3, [pc, #24]	; (401c3c <usart_init_rs232+0x7c>)
  401c24:	681b      	ldr	r3, [r3, #0]
  401c26:	431a      	orrs	r2, r3
  401c28:	68fb      	ldr	r3, [r7, #12]
  401c2a:	605a      	str	r2, [r3, #4]

	return 0;
  401c2c:	2300      	movs	r3, #0
}
  401c2e:	4618      	mov	r0, r3
  401c30:	3710      	adds	r7, #16
  401c32:	46bd      	mov	sp, r7
  401c34:	bd80      	pop	{r7, pc}
  401c36:	bf00      	nop
  401c38:	00401b6d 	.word	0x00401b6d
  401c3c:	204010cc 	.word	0x204010cc
  401c40:	00401ae3 	.word	0x00401ae3

00401c44 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401c44:	b480      	push	{r7}
  401c46:	b083      	sub	sp, #12
  401c48:	af00      	add	r7, sp, #0
  401c4a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401c4c:	687b      	ldr	r3, [r7, #4]
  401c4e:	2240      	movs	r2, #64	; 0x40
  401c50:	601a      	str	r2, [r3, #0]
}
  401c52:	bf00      	nop
  401c54:	370c      	adds	r7, #12
  401c56:	46bd      	mov	sp, r7
  401c58:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c5c:	4770      	bx	lr

00401c5e <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401c5e:	b480      	push	{r7}
  401c60:	b083      	sub	sp, #12
  401c62:	af00      	add	r7, sp, #0
  401c64:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401c66:	687b      	ldr	r3, [r7, #4]
  401c68:	2288      	movs	r2, #136	; 0x88
  401c6a:	601a      	str	r2, [r3, #0]
}
  401c6c:	bf00      	nop
  401c6e:	370c      	adds	r7, #12
  401c70:	46bd      	mov	sp, r7
  401c72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c76:	4770      	bx	lr

00401c78 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401c78:	b480      	push	{r7}
  401c7a:	b083      	sub	sp, #12
  401c7c:	af00      	add	r7, sp, #0
  401c7e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	2210      	movs	r2, #16
  401c84:	601a      	str	r2, [r3, #0]
}
  401c86:	bf00      	nop
  401c88:	370c      	adds	r7, #12
  401c8a:	46bd      	mov	sp, r7
  401c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c90:	4770      	bx	lr

00401c92 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401c92:	b480      	push	{r7}
  401c94:	b083      	sub	sp, #12
  401c96:	af00      	add	r7, sp, #0
  401c98:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401c9a:	687b      	ldr	r3, [r7, #4]
  401c9c:	2224      	movs	r2, #36	; 0x24
  401c9e:	601a      	str	r2, [r3, #0]
}
  401ca0:	bf00      	nop
  401ca2:	370c      	adds	r7, #12
  401ca4:	46bd      	mov	sp, r7
  401ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401caa:	4770      	bx	lr

00401cac <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401cac:	b480      	push	{r7}
  401cae:	b083      	sub	sp, #12
  401cb0:	af00      	add	r7, sp, #0
  401cb2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401cb4:	687b      	ldr	r3, [r7, #4]
  401cb6:	f44f 7280 	mov.w	r2, #256	; 0x100
  401cba:	601a      	str	r2, [r3, #0]
}
  401cbc:	bf00      	nop
  401cbe:	370c      	adds	r7, #12
  401cc0:	46bd      	mov	sp, r7
  401cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cc6:	4770      	bx	lr

00401cc8 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401cc8:	b480      	push	{r7}
  401cca:	b083      	sub	sp, #12
  401ccc:	af00      	add	r7, sp, #0
  401cce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401cd0:	687b      	ldr	r3, [r7, #4]
  401cd2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401cd6:	601a      	str	r2, [r3, #0]
}
  401cd8:	bf00      	nop
  401cda:	370c      	adds	r7, #12
  401cdc:	46bd      	mov	sp, r7
  401cde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ce2:	4770      	bx	lr

00401ce4 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401ce4:	b480      	push	{r7}
  401ce6:	b083      	sub	sp, #12
  401ce8:	af00      	add	r7, sp, #0
  401cea:	6078      	str	r0, [r7, #4]
  401cec:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401cee:	687b      	ldr	r3, [r7, #4]
  401cf0:	695b      	ldr	r3, [r3, #20]
  401cf2:	f003 0302 	and.w	r3, r3, #2
  401cf6:	2b00      	cmp	r3, #0
  401cf8:	d101      	bne.n	401cfe <usart_write+0x1a>
		return 1;
  401cfa:	2301      	movs	r3, #1
  401cfc:	e005      	b.n	401d0a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401cfe:	683b      	ldr	r3, [r7, #0]
  401d00:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401d04:	687b      	ldr	r3, [r7, #4]
  401d06:	61da      	str	r2, [r3, #28]
	return 0;
  401d08:	2300      	movs	r3, #0
}
  401d0a:	4618      	mov	r0, r3
  401d0c:	370c      	adds	r7, #12
  401d0e:	46bd      	mov	sp, r7
  401d10:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d14:	4770      	bx	lr

00401d16 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401d16:	b480      	push	{r7}
  401d18:	b083      	sub	sp, #12
  401d1a:	af00      	add	r7, sp, #0
  401d1c:	6078      	str	r0, [r7, #4]
  401d1e:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401d20:	687b      	ldr	r3, [r7, #4]
  401d22:	695b      	ldr	r3, [r3, #20]
  401d24:	f003 0301 	and.w	r3, r3, #1
  401d28:	2b00      	cmp	r3, #0
  401d2a:	d101      	bne.n	401d30 <usart_read+0x1a>
		return 1;
  401d2c:	2301      	movs	r3, #1
  401d2e:	e006      	b.n	401d3e <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401d30:	687b      	ldr	r3, [r7, #4]
  401d32:	699b      	ldr	r3, [r3, #24]
  401d34:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401d38:	683b      	ldr	r3, [r7, #0]
  401d3a:	601a      	str	r2, [r3, #0]

	return 0;
  401d3c:	2300      	movs	r3, #0
}
  401d3e:	4618      	mov	r0, r3
  401d40:	370c      	adds	r7, #12
  401d42:	46bd      	mov	sp, r7
  401d44:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d48:	4770      	bx	lr
	...

00401d4c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401d4c:	b480      	push	{r7}
  401d4e:	b083      	sub	sp, #12
  401d50:	af00      	add	r7, sp, #0
  401d52:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	4a04      	ldr	r2, [pc, #16]	; (401d68 <usart_disable_writeprotect+0x1c>)
  401d58:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401d5c:	bf00      	nop
  401d5e:	370c      	adds	r7, #12
  401d60:	46bd      	mov	sp, r7
  401d62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d66:	4770      	bx	lr
  401d68:	55534100 	.word	0x55534100

00401d6c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401d6c:	b480      	push	{r7}
  401d6e:	b083      	sub	sp, #12
  401d70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401d72:	f3ef 8310 	mrs	r3, PRIMASK
  401d76:	607b      	str	r3, [r7, #4]
  return(result);
  401d78:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401d7a:	2b00      	cmp	r3, #0
  401d7c:	bf0c      	ite	eq
  401d7e:	2301      	moveq	r3, #1
  401d80:	2300      	movne	r3, #0
  401d82:	b2db      	uxtb	r3, r3
  401d84:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401d86:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401d88:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401d8c:	4b04      	ldr	r3, [pc, #16]	; (401da0 <cpu_irq_save+0x34>)
  401d8e:	2200      	movs	r2, #0
  401d90:	701a      	strb	r2, [r3, #0]
	return flags;
  401d92:	683b      	ldr	r3, [r7, #0]
}
  401d94:	4618      	mov	r0, r3
  401d96:	370c      	adds	r7, #12
  401d98:	46bd      	mov	sp, r7
  401d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d9e:	4770      	bx	lr
  401da0:	20400000 	.word	0x20400000

00401da4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401da4:	b480      	push	{r7}
  401da6:	b083      	sub	sp, #12
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
	return (flags);
  401dac:	687b      	ldr	r3, [r7, #4]
  401dae:	2b00      	cmp	r3, #0
  401db0:	bf14      	ite	ne
  401db2:	2301      	movne	r3, #1
  401db4:	2300      	moveq	r3, #0
  401db6:	b2db      	uxtb	r3, r3
}
  401db8:	4618      	mov	r0, r3
  401dba:	370c      	adds	r7, #12
  401dbc:	46bd      	mov	sp, r7
  401dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc2:	4770      	bx	lr

00401dc4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401dc4:	b580      	push	{r7, lr}
  401dc6:	b082      	sub	sp, #8
  401dc8:	af00      	add	r7, sp, #0
  401dca:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401dcc:	6878      	ldr	r0, [r7, #4]
  401dce:	4b07      	ldr	r3, [pc, #28]	; (401dec <cpu_irq_restore+0x28>)
  401dd0:	4798      	blx	r3
  401dd2:	4603      	mov	r3, r0
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	d005      	beq.n	401de4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401dd8:	4b05      	ldr	r3, [pc, #20]	; (401df0 <cpu_irq_restore+0x2c>)
  401dda:	2201      	movs	r2, #1
  401ddc:	701a      	strb	r2, [r3, #0]
  401dde:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401de2:	b662      	cpsie	i
}
  401de4:	bf00      	nop
  401de6:	3708      	adds	r7, #8
  401de8:	46bd      	mov	sp, r7
  401dea:	bd80      	pop	{r7, pc}
  401dec:	00401da5 	.word	0x00401da5
  401df0:	20400000 	.word	0x20400000

00401df4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401df4:	b580      	push	{r7, lr}
  401df6:	b084      	sub	sp, #16
  401df8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401dfa:	4b1e      	ldr	r3, [pc, #120]	; (401e74 <Reset_Handler+0x80>)
  401dfc:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401dfe:	4b1e      	ldr	r3, [pc, #120]	; (401e78 <Reset_Handler+0x84>)
  401e00:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401e02:	68fa      	ldr	r2, [r7, #12]
  401e04:	68bb      	ldr	r3, [r7, #8]
  401e06:	429a      	cmp	r2, r3
  401e08:	d00c      	beq.n	401e24 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401e0a:	e007      	b.n	401e1c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401e0c:	68bb      	ldr	r3, [r7, #8]
  401e0e:	1d1a      	adds	r2, r3, #4
  401e10:	60ba      	str	r2, [r7, #8]
  401e12:	68fa      	ldr	r2, [r7, #12]
  401e14:	1d11      	adds	r1, r2, #4
  401e16:	60f9      	str	r1, [r7, #12]
  401e18:	6812      	ldr	r2, [r2, #0]
  401e1a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401e1c:	68bb      	ldr	r3, [r7, #8]
  401e1e:	4a17      	ldr	r2, [pc, #92]	; (401e7c <Reset_Handler+0x88>)
  401e20:	4293      	cmp	r3, r2
  401e22:	d3f3      	bcc.n	401e0c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401e24:	4b16      	ldr	r3, [pc, #88]	; (401e80 <Reset_Handler+0x8c>)
  401e26:	60bb      	str	r3, [r7, #8]
  401e28:	e004      	b.n	401e34 <Reset_Handler+0x40>
                *pDest++ = 0;
  401e2a:	68bb      	ldr	r3, [r7, #8]
  401e2c:	1d1a      	adds	r2, r3, #4
  401e2e:	60ba      	str	r2, [r7, #8]
  401e30:	2200      	movs	r2, #0
  401e32:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401e34:	68bb      	ldr	r3, [r7, #8]
  401e36:	4a13      	ldr	r2, [pc, #76]	; (401e84 <Reset_Handler+0x90>)
  401e38:	4293      	cmp	r3, r2
  401e3a:	d3f6      	bcc.n	401e2a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401e3c:	4b12      	ldr	r3, [pc, #72]	; (401e88 <Reset_Handler+0x94>)
  401e3e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401e40:	4a12      	ldr	r2, [pc, #72]	; (401e8c <Reset_Handler+0x98>)
  401e42:	68fb      	ldr	r3, [r7, #12]
  401e44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401e48:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401e4a:	4b11      	ldr	r3, [pc, #68]	; (401e90 <Reset_Handler+0x9c>)
  401e4c:	4798      	blx	r3
  401e4e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401e50:	4a10      	ldr	r2, [pc, #64]	; (401e94 <Reset_Handler+0xa0>)
  401e52:	4b10      	ldr	r3, [pc, #64]	; (401e94 <Reset_Handler+0xa0>)
  401e54:	681b      	ldr	r3, [r3, #0]
  401e56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401e5a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  401e5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401e60:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401e64:	6878      	ldr	r0, [r7, #4]
  401e66:	4b0c      	ldr	r3, [pc, #48]	; (401e98 <Reset_Handler+0xa4>)
  401e68:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401e6a:	4b0c      	ldr	r3, [pc, #48]	; (401e9c <Reset_Handler+0xa8>)
  401e6c:	4798      	blx	r3

        /* Branch to main function */
        main();
  401e6e:	4b0c      	ldr	r3, [pc, #48]	; (401ea0 <Reset_Handler+0xac>)
  401e70:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401e72:	e7fe      	b.n	401e72 <Reset_Handler+0x7e>
  401e74:	00406d9c 	.word	0x00406d9c
  401e78:	20400000 	.word	0x20400000
  401e7c:	204009c0 	.word	0x204009c0
  401e80:	204009c0 	.word	0x204009c0
  401e84:	20401230 	.word	0x20401230
  401e88:	00400000 	.word	0x00400000
  401e8c:	e000ed00 	.word	0xe000ed00
  401e90:	00401d6d 	.word	0x00401d6d
  401e94:	e000ed88 	.word	0xe000ed88
  401e98:	00401dc5 	.word	0x00401dc5
  401e9c:	00403bb5 	.word	0x00403bb5
  401ea0:	00403ac1 	.word	0x00403ac1

00401ea4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401ea4:	b480      	push	{r7}
  401ea6:	af00      	add	r7, sp, #0
        while (1) {
  401ea8:	e7fe      	b.n	401ea8 <Dummy_Handler+0x4>
	...

00401eac <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401eac:	b480      	push	{r7}
  401eae:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401eb0:	4b52      	ldr	r3, [pc, #328]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401eb4:	f003 0303 	and.w	r3, r3, #3
  401eb8:	2b01      	cmp	r3, #1
  401eba:	d014      	beq.n	401ee6 <SystemCoreClockUpdate+0x3a>
  401ebc:	2b01      	cmp	r3, #1
  401ebe:	d302      	bcc.n	401ec6 <SystemCoreClockUpdate+0x1a>
  401ec0:	2b02      	cmp	r3, #2
  401ec2:	d038      	beq.n	401f36 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401ec4:	e07a      	b.n	401fbc <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401ec6:	4b4e      	ldr	r3, [pc, #312]	; (402000 <SystemCoreClockUpdate+0x154>)
  401ec8:	695b      	ldr	r3, [r3, #20]
  401eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ece:	2b00      	cmp	r3, #0
  401ed0:	d004      	beq.n	401edc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401ed2:	4b4c      	ldr	r3, [pc, #304]	; (402004 <SystemCoreClockUpdate+0x158>)
  401ed4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ed8:	601a      	str	r2, [r3, #0]
    break;
  401eda:	e06f      	b.n	401fbc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401edc:	4b49      	ldr	r3, [pc, #292]	; (402004 <SystemCoreClockUpdate+0x158>)
  401ede:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401ee2:	601a      	str	r2, [r3, #0]
    break;
  401ee4:	e06a      	b.n	401fbc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401ee6:	4b45      	ldr	r3, [pc, #276]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401ee8:	6a1b      	ldr	r3, [r3, #32]
  401eea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d003      	beq.n	401efa <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401ef2:	4b44      	ldr	r3, [pc, #272]	; (402004 <SystemCoreClockUpdate+0x158>)
  401ef4:	4a44      	ldr	r2, [pc, #272]	; (402008 <SystemCoreClockUpdate+0x15c>)
  401ef6:	601a      	str	r2, [r3, #0]
    break;
  401ef8:	e060      	b.n	401fbc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401efa:	4b42      	ldr	r3, [pc, #264]	; (402004 <SystemCoreClockUpdate+0x158>)
  401efc:	4a43      	ldr	r2, [pc, #268]	; (40200c <SystemCoreClockUpdate+0x160>)
  401efe:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401f00:	4b3e      	ldr	r3, [pc, #248]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401f02:	6a1b      	ldr	r3, [r3, #32]
  401f04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f08:	2b10      	cmp	r3, #16
  401f0a:	d004      	beq.n	401f16 <SystemCoreClockUpdate+0x6a>
  401f0c:	2b20      	cmp	r3, #32
  401f0e:	d008      	beq.n	401f22 <SystemCoreClockUpdate+0x76>
  401f10:	2b00      	cmp	r3, #0
  401f12:	d00e      	beq.n	401f32 <SystemCoreClockUpdate+0x86>
          break;
  401f14:	e00e      	b.n	401f34 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401f16:	4b3b      	ldr	r3, [pc, #236]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f18:	681b      	ldr	r3, [r3, #0]
  401f1a:	005b      	lsls	r3, r3, #1
  401f1c:	4a39      	ldr	r2, [pc, #228]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f1e:	6013      	str	r3, [r2, #0]
          break;
  401f20:	e008      	b.n	401f34 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401f22:	4b38      	ldr	r3, [pc, #224]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f24:	681a      	ldr	r2, [r3, #0]
  401f26:	4613      	mov	r3, r2
  401f28:	005b      	lsls	r3, r3, #1
  401f2a:	4413      	add	r3, r2
  401f2c:	4a35      	ldr	r2, [pc, #212]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f2e:	6013      	str	r3, [r2, #0]
          break;
  401f30:	e000      	b.n	401f34 <SystemCoreClockUpdate+0x88>
          break;
  401f32:	bf00      	nop
    break;
  401f34:	e042      	b.n	401fbc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401f36:	4b31      	ldr	r3, [pc, #196]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401f38:	6a1b      	ldr	r3, [r3, #32]
  401f3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401f3e:	2b00      	cmp	r3, #0
  401f40:	d003      	beq.n	401f4a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401f42:	4b30      	ldr	r3, [pc, #192]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f44:	4a30      	ldr	r2, [pc, #192]	; (402008 <SystemCoreClockUpdate+0x15c>)
  401f46:	601a      	str	r2, [r3, #0]
  401f48:	e01c      	b.n	401f84 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f4a:	4b2e      	ldr	r3, [pc, #184]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f4c:	4a2f      	ldr	r2, [pc, #188]	; (40200c <SystemCoreClockUpdate+0x160>)
  401f4e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401f50:	4b2a      	ldr	r3, [pc, #168]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401f52:	6a1b      	ldr	r3, [r3, #32]
  401f54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f58:	2b10      	cmp	r3, #16
  401f5a:	d004      	beq.n	401f66 <SystemCoreClockUpdate+0xba>
  401f5c:	2b20      	cmp	r3, #32
  401f5e:	d008      	beq.n	401f72 <SystemCoreClockUpdate+0xc6>
  401f60:	2b00      	cmp	r3, #0
  401f62:	d00e      	beq.n	401f82 <SystemCoreClockUpdate+0xd6>
          break;
  401f64:	e00e      	b.n	401f84 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401f66:	4b27      	ldr	r3, [pc, #156]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f68:	681b      	ldr	r3, [r3, #0]
  401f6a:	005b      	lsls	r3, r3, #1
  401f6c:	4a25      	ldr	r2, [pc, #148]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f6e:	6013      	str	r3, [r2, #0]
          break;
  401f70:	e008      	b.n	401f84 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401f72:	4b24      	ldr	r3, [pc, #144]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f74:	681a      	ldr	r2, [r3, #0]
  401f76:	4613      	mov	r3, r2
  401f78:	005b      	lsls	r3, r3, #1
  401f7a:	4413      	add	r3, r2
  401f7c:	4a21      	ldr	r2, [pc, #132]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f7e:	6013      	str	r3, [r2, #0]
          break;
  401f80:	e000      	b.n	401f84 <SystemCoreClockUpdate+0xd8>
          break;
  401f82:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401f84:	4b1d      	ldr	r3, [pc, #116]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f88:	f003 0303 	and.w	r3, r3, #3
  401f8c:	2b02      	cmp	r3, #2
  401f8e:	d114      	bne.n	401fba <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401f90:	4b1a      	ldr	r3, [pc, #104]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401f94:	0c1b      	lsrs	r3, r3, #16
  401f96:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401f9a:	3301      	adds	r3, #1
  401f9c:	4a19      	ldr	r2, [pc, #100]	; (402004 <SystemCoreClockUpdate+0x158>)
  401f9e:	6812      	ldr	r2, [r2, #0]
  401fa0:	fb02 f303 	mul.w	r3, r2, r3
  401fa4:	4a17      	ldr	r2, [pc, #92]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fa6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401fa8:	4b14      	ldr	r3, [pc, #80]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401fac:	b2db      	uxtb	r3, r3
  401fae:	4a15      	ldr	r2, [pc, #84]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fb0:	6812      	ldr	r2, [r2, #0]
  401fb2:	fbb2 f3f3 	udiv	r3, r2, r3
  401fb6:	4a13      	ldr	r2, [pc, #76]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fb8:	6013      	str	r3, [r2, #0]
    break;
  401fba:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401fbc:	4b0f      	ldr	r3, [pc, #60]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fc4:	2b70      	cmp	r3, #112	; 0x70
  401fc6:	d108      	bne.n	401fda <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401fc8:	4b0e      	ldr	r3, [pc, #56]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fca:	681b      	ldr	r3, [r3, #0]
  401fcc:	4a10      	ldr	r2, [pc, #64]	; (402010 <SystemCoreClockUpdate+0x164>)
  401fce:	fba2 2303 	umull	r2, r3, r2, r3
  401fd2:	085b      	lsrs	r3, r3, #1
  401fd4:	4a0b      	ldr	r2, [pc, #44]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fd6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401fd8:	e00a      	b.n	401ff0 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401fda:	4b08      	ldr	r3, [pc, #32]	; (401ffc <SystemCoreClockUpdate+0x150>)
  401fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fde:	091b      	lsrs	r3, r3, #4
  401fe0:	f003 0307 	and.w	r3, r3, #7
  401fe4:	4a07      	ldr	r2, [pc, #28]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fe6:	6812      	ldr	r2, [r2, #0]
  401fe8:	fa22 f303 	lsr.w	r3, r2, r3
  401fec:	4a05      	ldr	r2, [pc, #20]	; (402004 <SystemCoreClockUpdate+0x158>)
  401fee:	6013      	str	r3, [r2, #0]
}
  401ff0:	bf00      	nop
  401ff2:	46bd      	mov	sp, r7
  401ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ff8:	4770      	bx	lr
  401ffa:	bf00      	nop
  401ffc:	400e0600 	.word	0x400e0600
  402000:	400e1810 	.word	0x400e1810
  402004:	20400004 	.word	0x20400004
  402008:	00b71b00 	.word	0x00b71b00
  40200c:	003d0900 	.word	0x003d0900
  402010:	aaaaaaab 	.word	0xaaaaaaab

00402014 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402014:	b480      	push	{r7}
  402016:	b083      	sub	sp, #12
  402018:	af00      	add	r7, sp, #0
  40201a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40201c:	687b      	ldr	r3, [r7, #4]
  40201e:	4a1d      	ldr	r2, [pc, #116]	; (402094 <system_init_flash+0x80>)
  402020:	4293      	cmp	r3, r2
  402022:	d804      	bhi.n	40202e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402024:	4b1c      	ldr	r3, [pc, #112]	; (402098 <system_init_flash+0x84>)
  402026:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40202a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40202c:	e02b      	b.n	402086 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40202e:	687b      	ldr	r3, [r7, #4]
  402030:	4a1a      	ldr	r2, [pc, #104]	; (40209c <system_init_flash+0x88>)
  402032:	4293      	cmp	r3, r2
  402034:	d803      	bhi.n	40203e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402036:	4b18      	ldr	r3, [pc, #96]	; (402098 <system_init_flash+0x84>)
  402038:	4a19      	ldr	r2, [pc, #100]	; (4020a0 <system_init_flash+0x8c>)
  40203a:	601a      	str	r2, [r3, #0]
}
  40203c:	e023      	b.n	402086 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40203e:	687b      	ldr	r3, [r7, #4]
  402040:	4a18      	ldr	r2, [pc, #96]	; (4020a4 <system_init_flash+0x90>)
  402042:	4293      	cmp	r3, r2
  402044:	d803      	bhi.n	40204e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402046:	4b14      	ldr	r3, [pc, #80]	; (402098 <system_init_flash+0x84>)
  402048:	4a17      	ldr	r2, [pc, #92]	; (4020a8 <system_init_flash+0x94>)
  40204a:	601a      	str	r2, [r3, #0]
}
  40204c:	e01b      	b.n	402086 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40204e:	687b      	ldr	r3, [r7, #4]
  402050:	4a16      	ldr	r2, [pc, #88]	; (4020ac <system_init_flash+0x98>)
  402052:	4293      	cmp	r3, r2
  402054:	d803      	bhi.n	40205e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402056:	4b10      	ldr	r3, [pc, #64]	; (402098 <system_init_flash+0x84>)
  402058:	4a15      	ldr	r2, [pc, #84]	; (4020b0 <system_init_flash+0x9c>)
  40205a:	601a      	str	r2, [r3, #0]
}
  40205c:	e013      	b.n	402086 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40205e:	687b      	ldr	r3, [r7, #4]
  402060:	4a14      	ldr	r2, [pc, #80]	; (4020b4 <system_init_flash+0xa0>)
  402062:	4293      	cmp	r3, r2
  402064:	d804      	bhi.n	402070 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402066:	4b0c      	ldr	r3, [pc, #48]	; (402098 <system_init_flash+0x84>)
  402068:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40206c:	601a      	str	r2, [r3, #0]
}
  40206e:	e00a      	b.n	402086 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402070:	687b      	ldr	r3, [r7, #4]
  402072:	4a11      	ldr	r2, [pc, #68]	; (4020b8 <system_init_flash+0xa4>)
  402074:	4293      	cmp	r3, r2
  402076:	d803      	bhi.n	402080 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402078:	4b07      	ldr	r3, [pc, #28]	; (402098 <system_init_flash+0x84>)
  40207a:	4a10      	ldr	r2, [pc, #64]	; (4020bc <system_init_flash+0xa8>)
  40207c:	601a      	str	r2, [r3, #0]
}
  40207e:	e002      	b.n	402086 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402080:	4b05      	ldr	r3, [pc, #20]	; (402098 <system_init_flash+0x84>)
  402082:	4a0f      	ldr	r2, [pc, #60]	; (4020c0 <system_init_flash+0xac>)
  402084:	601a      	str	r2, [r3, #0]
}
  402086:	bf00      	nop
  402088:	370c      	adds	r7, #12
  40208a:	46bd      	mov	sp, r7
  40208c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402090:	4770      	bx	lr
  402092:	bf00      	nop
  402094:	015ef3bf 	.word	0x015ef3bf
  402098:	400e0c00 	.word	0x400e0c00
  40209c:	02bde77f 	.word	0x02bde77f
  4020a0:	04000100 	.word	0x04000100
  4020a4:	041cdb3f 	.word	0x041cdb3f
  4020a8:	04000200 	.word	0x04000200
  4020ac:	057bceff 	.word	0x057bceff
  4020b0:	04000300 	.word	0x04000300
  4020b4:	06dac2bf 	.word	0x06dac2bf
  4020b8:	0839b67f 	.word	0x0839b67f
  4020bc:	04000500 	.word	0x04000500
  4020c0:	04000600 	.word	0x04000600

004020c4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4020c4:	b480      	push	{r7}
  4020c6:	b085      	sub	sp, #20
  4020c8:	af00      	add	r7, sp, #0
  4020ca:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4020cc:	4b10      	ldr	r3, [pc, #64]	; (402110 <_sbrk+0x4c>)
  4020ce:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4020d0:	4b10      	ldr	r3, [pc, #64]	; (402114 <_sbrk+0x50>)
  4020d2:	681b      	ldr	r3, [r3, #0]
  4020d4:	2b00      	cmp	r3, #0
  4020d6:	d102      	bne.n	4020de <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4020d8:	4b0e      	ldr	r3, [pc, #56]	; (402114 <_sbrk+0x50>)
  4020da:	4a0f      	ldr	r2, [pc, #60]	; (402118 <_sbrk+0x54>)
  4020dc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4020de:	4b0d      	ldr	r3, [pc, #52]	; (402114 <_sbrk+0x50>)
  4020e0:	681b      	ldr	r3, [r3, #0]
  4020e2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4020e4:	68ba      	ldr	r2, [r7, #8]
  4020e6:	687b      	ldr	r3, [r7, #4]
  4020e8:	441a      	add	r2, r3
  4020ea:	68fb      	ldr	r3, [r7, #12]
  4020ec:	429a      	cmp	r2, r3
  4020ee:	dd02      	ble.n	4020f6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4020f0:	f04f 33ff 	mov.w	r3, #4294967295
  4020f4:	e006      	b.n	402104 <_sbrk+0x40>
	}

	heap += incr;
  4020f6:	4b07      	ldr	r3, [pc, #28]	; (402114 <_sbrk+0x50>)
  4020f8:	681a      	ldr	r2, [r3, #0]
  4020fa:	687b      	ldr	r3, [r7, #4]
  4020fc:	4413      	add	r3, r2
  4020fe:	4a05      	ldr	r2, [pc, #20]	; (402114 <_sbrk+0x50>)
  402100:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402102:	68bb      	ldr	r3, [r7, #8]
}
  402104:	4618      	mov	r0, r3
  402106:	3714      	adds	r7, #20
  402108:	46bd      	mov	sp, r7
  40210a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40210e:	4770      	bx	lr
  402110:	2045fffc 	.word	0x2045fffc
  402114:	204010d0 	.word	0x204010d0
  402118:	20403430 	.word	0x20403430

0040211c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40211c:	b480      	push	{r7}
  40211e:	b083      	sub	sp, #12
  402120:	af00      	add	r7, sp, #0
  402122:	6078      	str	r0, [r7, #4]
	return -1;
  402124:	f04f 33ff 	mov.w	r3, #4294967295
}
  402128:	4618      	mov	r0, r3
  40212a:	370c      	adds	r7, #12
  40212c:	46bd      	mov	sp, r7
  40212e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402132:	4770      	bx	lr

00402134 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402134:	b480      	push	{r7}
  402136:	b083      	sub	sp, #12
  402138:	af00      	add	r7, sp, #0
  40213a:	6078      	str	r0, [r7, #4]
  40213c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40213e:	683b      	ldr	r3, [r7, #0]
  402140:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402144:	605a      	str	r2, [r3, #4]

	return 0;
  402146:	2300      	movs	r3, #0
}
  402148:	4618      	mov	r0, r3
  40214a:	370c      	adds	r7, #12
  40214c:	46bd      	mov	sp, r7
  40214e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402152:	4770      	bx	lr

00402154 <_isatty>:

extern int _isatty(int file)
{
  402154:	b480      	push	{r7}
  402156:	b083      	sub	sp, #12
  402158:	af00      	add	r7, sp, #0
  40215a:	6078      	str	r0, [r7, #4]
	return 1;
  40215c:	2301      	movs	r3, #1
}
  40215e:	4618      	mov	r0, r3
  402160:	370c      	adds	r7, #12
  402162:	46bd      	mov	sp, r7
  402164:	f85d 7b04 	ldr.w	r7, [sp], #4
  402168:	4770      	bx	lr

0040216a <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40216a:	b480      	push	{r7}
  40216c:	b085      	sub	sp, #20
  40216e:	af00      	add	r7, sp, #0
  402170:	60f8      	str	r0, [r7, #12]
  402172:	60b9      	str	r1, [r7, #8]
  402174:	607a      	str	r2, [r7, #4]
	return 0;
  402176:	2300      	movs	r3, #0
}
  402178:	4618      	mov	r0, r3
  40217a:	3714      	adds	r7, #20
  40217c:	46bd      	mov	sp, r7
  40217e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402182:	4770      	bx	lr

00402184 <circ_buf_flex_init_buffer>:
#include "circular-buffer-flex.h"

void circ_buf_flex_init_buffer(circ_buf_flex_t *buf, const uint32_t capacity, const uint16_t element_size)
{
  402184:	b5b0      	push	{r4, r5, r7, lr}
  402186:	b08a      	sub	sp, #40	; 0x28
  402188:	af00      	add	r7, sp, #0
  40218a:	60f8      	str	r0, [r7, #12]
  40218c:	60b9      	str	r1, [r7, #8]
  40218e:	4613      	mov	r3, r2
  402190:	80fb      	strh	r3, [r7, #6]
    circ_buf_flex_t temp_buffer;
    temp_buffer.buffer = (void *) malloc(capacity * element_size);
  402192:	88fb      	ldrh	r3, [r7, #6]
  402194:	68ba      	ldr	r2, [r7, #8]
  402196:	fb02 f303 	mul.w	r3, r2, r3
  40219a:	4618      	mov	r0, r3
  40219c:	4b0e      	ldr	r3, [pc, #56]	; (4021d8 <circ_buf_flex_init_buffer+0x54>)
  40219e:	4798      	blx	r3
  4021a0:	4603      	mov	r3, r0
  4021a2:	613b      	str	r3, [r7, #16]
    temp_buffer.buffer_element_size = element_size;
  4021a4:	88fb      	ldrh	r3, [r7, #6]
  4021a6:	82bb      	strh	r3, [r7, #20]
    temp_buffer.capacity = capacity;
  4021a8:	68bb      	ldr	r3, [r7, #8]
  4021aa:	623b      	str	r3, [r7, #32]
    temp_buffer.buffer_status = CBF_BUFFER_EMPTY;
  4021ac:	2301      	movs	r3, #1
  4021ae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    temp_buffer.head = 0;
  4021b2:	2300      	movs	r3, #0
  4021b4:	61bb      	str	r3, [r7, #24]
    temp_buffer.tail = 0;
  4021b6:	2300      	movs	r3, #0
  4021b8:	61fb      	str	r3, [r7, #28]

    *buf = temp_buffer;
  4021ba:	68fb      	ldr	r3, [r7, #12]
  4021bc:	461d      	mov	r5, r3
  4021be:	f107 0410 	add.w	r4, r7, #16
  4021c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  4021c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  4021c6:	e894 0003 	ldmia.w	r4, {r0, r1}
  4021ca:	e885 0003 	stmia.w	r5, {r0, r1}
}
  4021ce:	bf00      	nop
  4021d0:	3728      	adds	r7, #40	; 0x28
  4021d2:	46bd      	mov	sp, r7
  4021d4:	bdb0      	pop	{r4, r5, r7, pc}
  4021d6:	bf00      	nop
  4021d8:	00403c2d 	.word	0x00403c2d

004021dc <circ_buf_flex_available_elements_to_read>:
    circ_buf_flex_free(buf);
    circ_buf_flex_init_buffer(buf, buf->capacity, buf->buffer_element_size);
}

uint32_t circ_buf_flex_available_elements_to_read(circ_buf_flex_t *buf)
{
  4021dc:	b480      	push	{r7}
  4021de:	b085      	sub	sp, #20
  4021e0:	af00      	add	r7, sp, #0
  4021e2:	6078      	str	r0, [r7, #4]
    uint32_t elements_to_read = 0;
  4021e4:	2300      	movs	r3, #0
  4021e6:	60fb      	str	r3, [r7, #12]

    if (buf->tail > buf->head)
  4021e8:	687b      	ldr	r3, [r7, #4]
  4021ea:	68da      	ldr	r2, [r3, #12]
  4021ec:	687b      	ldr	r3, [r7, #4]
  4021ee:	689b      	ldr	r3, [r3, #8]
  4021f0:	429a      	cmp	r2, r3
  4021f2:	d909      	bls.n	402208 <circ_buf_flex_available_elements_to_read+0x2c>
    {
        elements_to_read = buf->capacity - buf->tail + buf->head;
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	691a      	ldr	r2, [r3, #16]
  4021f8:	687b      	ldr	r3, [r7, #4]
  4021fa:	68db      	ldr	r3, [r3, #12]
  4021fc:	1ad2      	subs	r2, r2, r3
  4021fe:	687b      	ldr	r3, [r7, #4]
  402200:	689b      	ldr	r3, [r3, #8]
  402202:	4413      	add	r3, r2
  402204:	60fb      	str	r3, [r7, #12]
  402206:	e013      	b.n	402230 <circ_buf_flex_available_elements_to_read+0x54>
    }else if (buf->head == buf->tail && buf->buffer_status == CBF_BUFFER_FULL)
  402208:	687b      	ldr	r3, [r7, #4]
  40220a:	689a      	ldr	r2, [r3, #8]
  40220c:	687b      	ldr	r3, [r7, #4]
  40220e:	68db      	ldr	r3, [r3, #12]
  402210:	429a      	cmp	r2, r3
  402212:	d107      	bne.n	402224 <circ_buf_flex_available_elements_to_read+0x48>
  402214:	687b      	ldr	r3, [r7, #4]
  402216:	7d1b      	ldrb	r3, [r3, #20]
  402218:	2b02      	cmp	r3, #2
  40221a:	d103      	bne.n	402224 <circ_buf_flex_available_elements_to_read+0x48>
    {
        elements_to_read = buf->capacity;
  40221c:	687b      	ldr	r3, [r7, #4]
  40221e:	691b      	ldr	r3, [r3, #16]
  402220:	60fb      	str	r3, [r7, #12]
  402222:	e005      	b.n	402230 <circ_buf_flex_available_elements_to_read+0x54>
    }else
    {
        elements_to_read = buf->head - buf->tail;
  402224:	687b      	ldr	r3, [r7, #4]
  402226:	689a      	ldr	r2, [r3, #8]
  402228:	687b      	ldr	r3, [r7, #4]
  40222a:	68db      	ldr	r3, [r3, #12]
  40222c:	1ad3      	subs	r3, r2, r3
  40222e:	60fb      	str	r3, [r7, #12]
    }

    return elements_to_read;
  402230:	68fb      	ldr	r3, [r7, #12]
}
  402232:	4618      	mov	r0, r3
  402234:	3714      	adds	r7, #20
  402236:	46bd      	mov	sp, r7
  402238:	f85d 7b04 	ldr.w	r7, [sp], #4
  40223c:	4770      	bx	lr

0040223e <circ_buf_flex_is_empty>:
{
    return buf->capacity - circ_buf_flex_available_elements_to_read(buf);
}

uint8_t circ_buf_flex_is_empty(circ_buf_flex_t *buf)
{
  40223e:	b480      	push	{r7}
  402240:	b083      	sub	sp, #12
  402242:	af00      	add	r7, sp, #0
  402244:	6078      	str	r0, [r7, #4]
    return buf->buffer_status == CBF_BUFFER_EMPTY;
  402246:	687b      	ldr	r3, [r7, #4]
  402248:	7d1b      	ldrb	r3, [r3, #20]
  40224a:	2b01      	cmp	r3, #1
  40224c:	bf0c      	ite	eq
  40224e:	2301      	moveq	r3, #1
  402250:	2300      	movne	r3, #0
  402252:	b2db      	uxtb	r3, r3
}
  402254:	4618      	mov	r0, r3
  402256:	370c      	adds	r7, #12
  402258:	46bd      	mov	sp, r7
  40225a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40225e:	4770      	bx	lr

00402260 <circ_buf_flex_is_full>:

uint8_t circ_buf_flex_is_full(circ_buf_flex_t *buf)
{
  402260:	b480      	push	{r7}
  402262:	b083      	sub	sp, #12
  402264:	af00      	add	r7, sp, #0
  402266:	6078      	str	r0, [r7, #4]
    return buf->buffer_status == CBF_BUFFER_FULL;
  402268:	687b      	ldr	r3, [r7, #4]
  40226a:	7d1b      	ldrb	r3, [r3, #20]
  40226c:	2b02      	cmp	r3, #2
  40226e:	bf0c      	ite	eq
  402270:	2301      	moveq	r3, #1
  402272:	2300      	movne	r3, #0
  402274:	b2db      	uxtb	r3, r3
}
  402276:	4618      	mov	r0, r3
  402278:	370c      	adds	r7, #12
  40227a:	46bd      	mov	sp, r7
  40227c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402280:	4770      	bx	lr
	...

00402284 <circ_buf_flex_push>:

uint8_t circ_buf_flex_push(circ_buf_flex_t* buf, void* data)
{
  402284:	b580      	push	{r7, lr}
  402286:	b084      	sub	sp, #16
  402288:	af00      	add	r7, sp, #0
  40228a:	6078      	str	r0, [r7, #4]
  40228c:	6039      	str	r1, [r7, #0]
    uint8_t result = CBF_SUCCESS;
  40228e:	2300      	movs	r3, #0
  402290:	73fb      	strb	r3, [r7, #15]

    if(!circ_buf_flex_is_full(buf))
  402292:	6878      	ldr	r0, [r7, #4]
  402294:	4b1b      	ldr	r3, [pc, #108]	; (402304 <circ_buf_flex_push+0x80>)
  402296:	4798      	blx	r3
  402298:	4603      	mov	r3, r0
  40229a:	2b00      	cmp	r3, #0
  40229c:	d11e      	bne.n	4022dc <circ_buf_flex_push+0x58>
    {
        memcpy(((uint8_t*)buf->buffer) + (buf->head++) * (buf->buffer_element_size), data, buf->buffer_element_size);
  40229e:	687b      	ldr	r3, [r7, #4]
  4022a0:	681a      	ldr	r2, [r3, #0]
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	689b      	ldr	r3, [r3, #8]
  4022a6:	1c58      	adds	r0, r3, #1
  4022a8:	6879      	ldr	r1, [r7, #4]
  4022aa:	6088      	str	r0, [r1, #8]
  4022ac:	6879      	ldr	r1, [r7, #4]
  4022ae:	8889      	ldrh	r1, [r1, #4]
  4022b0:	fb01 f303 	mul.w	r3, r1, r3
  4022b4:	18d0      	adds	r0, r2, r3
  4022b6:	687b      	ldr	r3, [r7, #4]
  4022b8:	889b      	ldrh	r3, [r3, #4]
  4022ba:	461a      	mov	r2, r3
  4022bc:	6839      	ldr	r1, [r7, #0]
  4022be:	4b12      	ldr	r3, [pc, #72]	; (402308 <circ_buf_flex_push+0x84>)
  4022c0:	4798      	blx	r3
        //buf->buffer[buf->head++] = *data;
        buf->buffer_status = CBF_BUFFER_FILLING;
  4022c2:	687b      	ldr	r3, [r7, #4]
  4022c4:	2203      	movs	r2, #3
  4022c6:	751a      	strb	r2, [r3, #20]
        // Reset the head if reaching the size of the buffer
        if(buf->head >= buf->capacity) buf->head = 0;
  4022c8:	687b      	ldr	r3, [r7, #4]
  4022ca:	689a      	ldr	r2, [r3, #8]
  4022cc:	687b      	ldr	r3, [r7, #4]
  4022ce:	691b      	ldr	r3, [r3, #16]
  4022d0:	429a      	cmp	r2, r3
  4022d2:	d305      	bcc.n	4022e0 <circ_buf_flex_push+0x5c>
  4022d4:	687b      	ldr	r3, [r7, #4]
  4022d6:	2200      	movs	r2, #0
  4022d8:	609a      	str	r2, [r3, #8]
  4022da:	e001      	b.n	4022e0 <circ_buf_flex_push+0x5c>
    }
    else
    {
        result = CBF_BUFFER_FULL;
  4022dc:	2302      	movs	r3, #2
  4022de:	73fb      	strb	r3, [r7, #15]
    }

    // If head is joining the tail, all the buffer has been filled.
    if(buf->head == buf->tail && buf->buffer_status == CBF_BUFFER_FILLING) buf->buffer_status = CBF_BUFFER_FULL;
  4022e0:	687b      	ldr	r3, [r7, #4]
  4022e2:	689a      	ldr	r2, [r3, #8]
  4022e4:	687b      	ldr	r3, [r7, #4]
  4022e6:	68db      	ldr	r3, [r3, #12]
  4022e8:	429a      	cmp	r2, r3
  4022ea:	d106      	bne.n	4022fa <circ_buf_flex_push+0x76>
  4022ec:	687b      	ldr	r3, [r7, #4]
  4022ee:	7d1b      	ldrb	r3, [r3, #20]
  4022f0:	2b03      	cmp	r3, #3
  4022f2:	d102      	bne.n	4022fa <circ_buf_flex_push+0x76>
  4022f4:	687b      	ldr	r3, [r7, #4]
  4022f6:	2202      	movs	r2, #2
  4022f8:	751a      	strb	r2, [r3, #20]

    return result;
  4022fa:	7bfb      	ldrb	r3, [r7, #15]
}
  4022fc:	4618      	mov	r0, r3
  4022fe:	3710      	adds	r7, #16
  402300:	46bd      	mov	sp, r7
  402302:	bd80      	pop	{r7, pc}
  402304:	00402261 	.word	0x00402261
  402308:	0040419d 	.word	0x0040419d

0040230c <circ_buf_flex_pop>:

uint8_t circ_buf_flex_pop(circ_buf_flex_t *buf, void* data)
{
  40230c:	b580      	push	{r7, lr}
  40230e:	b084      	sub	sp, #16
  402310:	af00      	add	r7, sp, #0
  402312:	6078      	str	r0, [r7, #4]
  402314:	6039      	str	r1, [r7, #0]
    uint8_t result = CBF_SUCCESS;
  402316:	2300      	movs	r3, #0
  402318:	73fb      	strb	r3, [r7, #15]

    if (!circ_buf_flex_is_empty(buf))
  40231a:	6878      	ldr	r0, [r7, #4]
  40231c:	4b1b      	ldr	r3, [pc, #108]	; (40238c <circ_buf_flex_pop+0x80>)
  40231e:	4798      	blx	r3
  402320:	4603      	mov	r3, r0
  402322:	2b00      	cmp	r3, #0
  402324:	d11e      	bne.n	402364 <circ_buf_flex_pop+0x58>
    {
        memcpy(data, ((uint8_t*)buf->buffer)+(buf->tail++)*(buf->buffer_element_size), buf->buffer_element_size);
  402326:	687b      	ldr	r3, [r7, #4]
  402328:	681a      	ldr	r2, [r3, #0]
  40232a:	687b      	ldr	r3, [r7, #4]
  40232c:	68db      	ldr	r3, [r3, #12]
  40232e:	1c58      	adds	r0, r3, #1
  402330:	6879      	ldr	r1, [r7, #4]
  402332:	60c8      	str	r0, [r1, #12]
  402334:	6879      	ldr	r1, [r7, #4]
  402336:	8889      	ldrh	r1, [r1, #4]
  402338:	fb01 f303 	mul.w	r3, r1, r3
  40233c:	18d1      	adds	r1, r2, r3
  40233e:	687b      	ldr	r3, [r7, #4]
  402340:	889b      	ldrh	r3, [r3, #4]
  402342:	461a      	mov	r2, r3
  402344:	6838      	ldr	r0, [r7, #0]
  402346:	4b12      	ldr	r3, [pc, #72]	; (402390 <circ_buf_flex_pop+0x84>)
  402348:	4798      	blx	r3
        //memcpy((uint8_t*)data, buf->buffer[buf->tail], buf->buffer_element_size);
        buf->buffer_status = CBF_BUFFER_FILLING;
  40234a:	687b      	ldr	r3, [r7, #4]
  40234c:	2203      	movs	r2, #3
  40234e:	751a      	strb	r2, [r3, #20]
        
        // Reset the tail if reaching the size of the buffer
        if (buf->tail >= buf->capacity) buf->tail = 0;
  402350:	687b      	ldr	r3, [r7, #4]
  402352:	68da      	ldr	r2, [r3, #12]
  402354:	687b      	ldr	r3, [r7, #4]
  402356:	691b      	ldr	r3, [r3, #16]
  402358:	429a      	cmp	r2, r3
  40235a:	d305      	bcc.n	402368 <circ_buf_flex_pop+0x5c>
  40235c:	687b      	ldr	r3, [r7, #4]
  40235e:	2200      	movs	r2, #0
  402360:	60da      	str	r2, [r3, #12]
  402362:	e001      	b.n	402368 <circ_buf_flex_pop+0x5c>
    }
    else
    {
        result = CBF_BUFFER_EMPTY;
  402364:	2301      	movs	r3, #1
  402366:	73fb      	strb	r3, [r7, #15]
    }
    
    // If tail is joining the head, all the buffer has been read.
    if (buf->head == buf->tail && buf->buffer_status == CBF_BUFFER_FILLING) buf->buffer_status = CBF_BUFFER_EMPTY;
  402368:	687b      	ldr	r3, [r7, #4]
  40236a:	689a      	ldr	r2, [r3, #8]
  40236c:	687b      	ldr	r3, [r7, #4]
  40236e:	68db      	ldr	r3, [r3, #12]
  402370:	429a      	cmp	r2, r3
  402372:	d106      	bne.n	402382 <circ_buf_flex_pop+0x76>
  402374:	687b      	ldr	r3, [r7, #4]
  402376:	7d1b      	ldrb	r3, [r3, #20]
  402378:	2b03      	cmp	r3, #3
  40237a:	d102      	bne.n	402382 <circ_buf_flex_pop+0x76>
  40237c:	687b      	ldr	r3, [r7, #4]
  40237e:	2201      	movs	r2, #1
  402380:	751a      	strb	r2, [r3, #20]

    return result;
  402382:	7bfb      	ldrb	r3, [r7, #15]
}
  402384:	4618      	mov	r0, r3
  402386:	3710      	adds	r7, #16
  402388:	46bd      	mov	sp, r7
  40238a:	bd80      	pop	{r7, pc}
  40238c:	0040223f 	.word	0x0040223f
  402390:	0040419d 	.word	0x0040419d

00402394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402394:	b480      	push	{r7}
  402396:	b083      	sub	sp, #12
  402398:	af00      	add	r7, sp, #0
  40239a:	4603      	mov	r3, r0
  40239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023a2:	2b00      	cmp	r3, #0
  4023a4:	db0b      	blt.n	4023be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4023a6:	4909      	ldr	r1, [pc, #36]	; (4023cc <__NVIC_EnableIRQ+0x38>)
  4023a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023ac:	095b      	lsrs	r3, r3, #5
  4023ae:	79fa      	ldrb	r2, [r7, #7]
  4023b0:	f002 021f 	and.w	r2, r2, #31
  4023b4:	2001      	movs	r0, #1
  4023b6:	fa00 f202 	lsl.w	r2, r0, r2
  4023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4023be:	bf00      	nop
  4023c0:	370c      	adds	r7, #12
  4023c2:	46bd      	mov	sp, r7
  4023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023c8:	4770      	bx	lr
  4023ca:	bf00      	nop
  4023cc:	e000e100 	.word	0xe000e100

004023d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4023d0:	b480      	push	{r7}
  4023d2:	b083      	sub	sp, #12
  4023d4:	af00      	add	r7, sp, #0
  4023d6:	4603      	mov	r3, r0
  4023d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023de:	2b00      	cmp	r3, #0
  4023e0:	db0c      	blt.n	4023fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4023e2:	4909      	ldr	r1, [pc, #36]	; (402408 <__NVIC_ClearPendingIRQ+0x38>)
  4023e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023e8:	095b      	lsrs	r3, r3, #5
  4023ea:	79fa      	ldrb	r2, [r7, #7]
  4023ec:	f002 021f 	and.w	r2, r2, #31
  4023f0:	2001      	movs	r0, #1
  4023f2:	fa00 f202 	lsl.w	r2, r0, r2
  4023f6:	3360      	adds	r3, #96	; 0x60
  4023f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4023fc:	bf00      	nop
  4023fe:	370c      	adds	r7, #12
  402400:	46bd      	mov	sp, r7
  402402:	f85d 7b04 	ldr.w	r7, [sp], #4
  402406:	4770      	bx	lr
  402408:	e000e100 	.word	0xe000e100

0040240c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40240c:	b480      	push	{r7}
  40240e:	b083      	sub	sp, #12
  402410:	af00      	add	r7, sp, #0
  402412:	4603      	mov	r3, r0
  402414:	6039      	str	r1, [r7, #0]
  402416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402418:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40241c:	2b00      	cmp	r3, #0
  40241e:	db0a      	blt.n	402436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402420:	490d      	ldr	r1, [pc, #52]	; (402458 <__NVIC_SetPriority+0x4c>)
  402422:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402426:	683a      	ldr	r2, [r7, #0]
  402428:	b2d2      	uxtb	r2, r2
  40242a:	0152      	lsls	r2, r2, #5
  40242c:	b2d2      	uxtb	r2, r2
  40242e:	440b      	add	r3, r1
  402430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  402434:	e00a      	b.n	40244c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402436:	4909      	ldr	r1, [pc, #36]	; (40245c <__NVIC_SetPriority+0x50>)
  402438:	79fb      	ldrb	r3, [r7, #7]
  40243a:	f003 030f 	and.w	r3, r3, #15
  40243e:	3b04      	subs	r3, #4
  402440:	683a      	ldr	r2, [r7, #0]
  402442:	b2d2      	uxtb	r2, r2
  402444:	0152      	lsls	r2, r2, #5
  402446:	b2d2      	uxtb	r2, r2
  402448:	440b      	add	r3, r1
  40244a:	761a      	strb	r2, [r3, #24]
}
  40244c:	bf00      	nop
  40244e:	370c      	adds	r7, #12
  402450:	46bd      	mov	sp, r7
  402452:	f85d 7b04 	ldr.w	r7, [sp], #4
  402456:	4770      	bx	lr
  402458:	e000e100 	.word	0xe000e100
  40245c:	e000ed00 	.word	0xe000ed00

00402460 <mcan_get_config_defaults>:
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
static inline void mcan_get_config_defaults(
		struct mcan_config *const config)
{
  402460:	b480      	push	{r7}
  402462:	b083      	sub	sp, #12
  402464:	af00      	add	r7, sp, #0
  402466:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->run_in_standby = false;
  402468:	687b      	ldr	r3, [r7, #4]
  40246a:	2200      	movs	r2, #0
  40246c:	701a      	strb	r2, [r3, #0]
	config->watchdog_configuration = 0x00;
  40246e:	687b      	ldr	r3, [r7, #4]
  402470:	2200      	movs	r2, #0
  402472:	705a      	strb	r2, [r3, #1]
	config->transmit_pause = true;
  402474:	687b      	ldr	r3, [r7, #4]
  402476:	2201      	movs	r2, #1
  402478:	709a      	strb	r2, [r3, #2]
	config->edge_filtering = true;
  40247a:	687b      	ldr	r3, [r7, #4]
  40247c:	2201      	movs	r2, #1
  40247e:	70da      	strb	r2, [r3, #3]
	config->protocol_exception_handling = true;
  402480:	687b      	ldr	r3, [r7, #4]
  402482:	2201      	movs	r2, #1
  402484:	711a      	strb	r2, [r3, #4]
	config->automatic_retransmission = true;
  402486:	687b      	ldr	r3, [r7, #4]
  402488:	2201      	movs	r2, #1
  40248a:	715a      	strb	r2, [r3, #5]
	config->clock_stop_request = false;
  40248c:	687b      	ldr	r3, [r7, #4]
  40248e:	2200      	movs	r2, #0
  402490:	719a      	strb	r2, [r3, #6]
	config->clock_stop_acknowledge = false;
  402492:	687b      	ldr	r3, [r7, #4]
  402494:	2200      	movs	r2, #0
  402496:	71da      	strb	r2, [r3, #7]
	config->timestamp_prescaler = 0;
  402498:	687b      	ldr	r3, [r7, #4]
  40249a:	2200      	movs	r2, #0
  40249c:	721a      	strb	r2, [r3, #8]
	config->timeout_period = 0xFFFF;
  40249e:	687b      	ldr	r3, [r7, #4]
  4024a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4024a4:	815a      	strh	r2, [r3, #10]
	config->timeout_mode = MCAN_TIMEOUT_CONTINUES;
  4024a6:	687b      	ldr	r3, [r7, #4]
  4024a8:	2200      	movs	r2, #0
  4024aa:	731a      	strb	r2, [r3, #12]
	config->timeout_enable = false;
  4024ac:	687b      	ldr	r3, [r7, #4]
  4024ae:	2200      	movs	r2, #0
  4024b0:	735a      	strb	r2, [r3, #13]
	config->tdc_enable = false;
  4024b2:	687b      	ldr	r3, [r7, #4]
  4024b4:	2200      	movs	r2, #0
  4024b6:	739a      	strb	r2, [r3, #14]
	config->delay_compensation_offset = 0;
  4024b8:	687b      	ldr	r3, [r7, #4]
  4024ba:	2200      	movs	r2, #0
  4024bc:	73da      	strb	r2, [r3, #15]
#if (SAMV71B || SAME70B || SAMV70B)
	config->delay_compensation_filter_window_length = 0;
#endif
	config->nonmatching_frames_action_standard = MCAN_NONMATCHING_FRAMES_FIFO_0;
  4024be:	687b      	ldr	r3, [r7, #4]
  4024c0:	2200      	movs	r2, #0
  4024c2:	741a      	strb	r2, [r3, #16]
	config->nonmatching_frames_action_extended = MCAN_NONMATCHING_FRAMES_REJECT;
  4024c4:	687b      	ldr	r3, [r7, #4]
  4024c6:	2202      	movs	r2, #2
  4024c8:	745a      	strb	r2, [r3, #17]
	config->remote_frames_standard_reject = false;
  4024ca:	687b      	ldr	r3, [r7, #4]
  4024cc:	2200      	movs	r2, #0
  4024ce:	749a      	strb	r2, [r3, #18]
	config->remote_frames_extended_reject = true;
  4024d0:	687b      	ldr	r3, [r7, #4]
  4024d2:	2201      	movs	r2, #1
  4024d4:	74da      	strb	r2, [r3, #19]
	config->extended_id_mask = 0x1FFFFFFF;
  4024d6:	687b      	ldr	r3, [r7, #4]
  4024d8:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
  4024dc:	615a      	str	r2, [r3, #20]
	config->rx_fifo_0_overwrite = true;
  4024de:	687b      	ldr	r3, [r7, #4]
  4024e0:	2201      	movs	r2, #1
  4024e2:	761a      	strb	r2, [r3, #24]
	config->rx_fifo_0_watermark = 0;
  4024e4:	687b      	ldr	r3, [r7, #4]
  4024e6:	2200      	movs	r2, #0
  4024e8:	765a      	strb	r2, [r3, #25]
	config->rx_fifo_1_overwrite = true;
  4024ea:	687b      	ldr	r3, [r7, #4]
  4024ec:	2201      	movs	r2, #1
  4024ee:	769a      	strb	r2, [r3, #26]
	config->rx_fifo_1_watermark = 0;
  4024f0:	687b      	ldr	r3, [r7, #4]
  4024f2:	2200      	movs	r2, #0
  4024f4:	76da      	strb	r2, [r3, #27]
	config->tx_queue_mode = false;
  4024f6:	687b      	ldr	r3, [r7, #4]
  4024f8:	2200      	movs	r2, #0
  4024fa:	771a      	strb	r2, [r3, #28]
	config->tx_event_fifo_watermark = 0;
  4024fc:	687b      	ldr	r3, [r7, #4]
  4024fe:	2200      	movs	r2, #0
  402500:	775a      	strb	r2, [r3, #29]
}
  402502:	bf00      	nop
  402504:	370c      	adds	r7, #12
  402506:	46bd      	mov	sp, r7
  402508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40250c:	4770      	bx	lr

0040250e <mcan_rx_get_buffer_status>:
 *  \retval true Rx Buffer updated from new message.
 *  \retval false Rx Buffer not updated.
 */
static inline bool mcan_rx_get_buffer_status(
		struct mcan_module *const module_inst, uint32_t index)
{
  40250e:	b480      	push	{r7}
  402510:	b083      	sub	sp, #12
  402512:	af00      	add	r7, sp, #0
  402514:	6078      	str	r0, [r7, #4]
  402516:	6039      	str	r1, [r7, #0]
	if (index < 32) {
  402518:	683b      	ldr	r3, [r7, #0]
  40251a:	2b1f      	cmp	r3, #31
  40251c:	d80e      	bhi.n	40253c <mcan_rx_get_buffer_status+0x2e>
		if (module_inst->hw->MCAN_NDAT1 & (1 << index)) {
  40251e:	687b      	ldr	r3, [r7, #4]
  402520:	681b      	ldr	r3, [r3, #0]
  402522:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  402526:	2101      	movs	r1, #1
  402528:	683a      	ldr	r2, [r7, #0]
  40252a:	fa01 f202 	lsl.w	r2, r1, r2
  40252e:	4013      	ands	r3, r2
  402530:	2b00      	cmp	r3, #0
  402532:	d001      	beq.n	402538 <mcan_rx_get_buffer_status+0x2a>
			return true;
  402534:	2301      	movs	r3, #1
  402536:	e012      	b.n	40255e <mcan_rx_get_buffer_status+0x50>
		} else {
			return false;
  402538:	2300      	movs	r3, #0
  40253a:	e010      	b.n	40255e <mcan_rx_get_buffer_status+0x50>
		}
	} else {
		index -= 32;
  40253c:	683b      	ldr	r3, [r7, #0]
  40253e:	3b20      	subs	r3, #32
  402540:	603b      	str	r3, [r7, #0]
		if (module_inst->hw->MCAN_NDAT2 & (1 << index)) {
  402542:	687b      	ldr	r3, [r7, #4]
  402544:	681b      	ldr	r3, [r3, #0]
  402546:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  40254a:	2101      	movs	r1, #1
  40254c:	683a      	ldr	r2, [r7, #0]
  40254e:	fa01 f202 	lsl.w	r2, r1, r2
  402552:	4013      	ands	r3, r2
  402554:	2b00      	cmp	r3, #0
  402556:	d001      	beq.n	40255c <mcan_rx_get_buffer_status+0x4e>
			return true;
  402558:	2301      	movs	r3, #1
  40255a:	e000      	b.n	40255e <mcan_rx_get_buffer_status+0x50>
		} else {
			return false;
  40255c:	2300      	movs	r3, #0
		}
	}
}
  40255e:	4618      	mov	r0, r3
  402560:	370c      	adds	r7, #12
  402562:	46bd      	mov	sp, r7
  402564:	f85d 7b04 	ldr.w	r7, [sp], #4
  402568:	4770      	bx	lr

0040256a <mcan_rx_clear_buffer_status>:
 * \param[in] index  Index offset in Rx buffer
 *
 */
static inline void mcan_rx_clear_buffer_status(
		struct mcan_module *const module_inst, uint32_t index)
{
  40256a:	b480      	push	{r7}
  40256c:	b083      	sub	sp, #12
  40256e:	af00      	add	r7, sp, #0
  402570:	6078      	str	r0, [r7, #4]
  402572:	6039      	str	r1, [r7, #0]
	if (index < 32) {
  402574:	683b      	ldr	r3, [r7, #0]
  402576:	2b1f      	cmp	r3, #31
  402578:	d808      	bhi.n	40258c <mcan_rx_clear_buffer_status+0x22>
		module_inst->hw->MCAN_NDAT1 = (1 << index);
  40257a:	687b      	ldr	r3, [r7, #4]
  40257c:	681b      	ldr	r3, [r3, #0]
  40257e:	2101      	movs	r1, #1
  402580:	683a      	ldr	r2, [r7, #0]
  402582:	fa01 f202 	lsl.w	r2, r1, r2
  402586:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} else {
		index -= 32;
		module_inst->hw->MCAN_NDAT2 = (1 << index);
	}
}
  40258a:	e00a      	b.n	4025a2 <mcan_rx_clear_buffer_status+0x38>
		index -= 32;
  40258c:	683b      	ldr	r3, [r7, #0]
  40258e:	3b20      	subs	r3, #32
  402590:	603b      	str	r3, [r7, #0]
		module_inst->hw->MCAN_NDAT2 = (1 << index);
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	681b      	ldr	r3, [r3, #0]
  402596:	2101      	movs	r1, #1
  402598:	683a      	ldr	r2, [r7, #0]
  40259a:	fa01 f202 	lsl.w	r2, r1, r2
  40259e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
}
  4025a2:	bf00      	nop
  4025a4:	370c      	adds	r7, #12
  4025a6:	46bd      	mov	sp, r7
  4025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ac:	4770      	bx	lr

004025ae <mcan_rx_fifo_acknowledge>:
 * \param[in] fifo_number  Rx FIFO 0 or 1
 * \param[in] index  Index offset in FIFO
 */
static inline void mcan_rx_fifo_acknowledge(
		struct mcan_module *const module_inst, bool fifo_number, uint32_t index)
{
  4025ae:	b480      	push	{r7}
  4025b0:	b085      	sub	sp, #20
  4025b2:	af00      	add	r7, sp, #0
  4025b4:	60f8      	str	r0, [r7, #12]
  4025b6:	460b      	mov	r3, r1
  4025b8:	607a      	str	r2, [r7, #4]
  4025ba:	72fb      	strb	r3, [r7, #11]
	if (!fifo_number) {
  4025bc:	7afb      	ldrb	r3, [r7, #11]
  4025be:	f083 0301 	eor.w	r3, r3, #1
  4025c2:	b2db      	uxtb	r3, r3
  4025c4:	2b00      	cmp	r3, #0
  4025c6:	d007      	beq.n	4025d8 <mcan_rx_fifo_acknowledge+0x2a>
		module_inst->hw->MCAN_RXF0A = MCAN_RXF0A_F0AI(index);
  4025c8:	68fb      	ldr	r3, [r7, #12]
  4025ca:	681b      	ldr	r3, [r3, #0]
  4025cc:	687a      	ldr	r2, [r7, #4]
  4025ce:	f002 023f 	and.w	r2, r2, #63	; 0x3f
  4025d2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	} else {
		module_inst->hw->MCAN_RXF1A = MCAN_RXF1A_F1AI(index);
	}
}
  4025d6:	e006      	b.n	4025e6 <mcan_rx_fifo_acknowledge+0x38>
		module_inst->hw->MCAN_RXF1A = MCAN_RXF1A_F1AI(index);
  4025d8:	68fb      	ldr	r3, [r7, #12]
  4025da:	681b      	ldr	r3, [r3, #0]
  4025dc:	687a      	ldr	r2, [r7, #4]
  4025de:	f002 023f 	and.w	r2, r2, #63	; 0x3f
  4025e2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
  4025e6:	bf00      	nop
  4025e8:	3714      	adds	r7, #20
  4025ea:	46bd      	mov	sp, r7
  4025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025f0:	4770      	bx	lr
	...

004025f4 <mcan_get_standard_message_filter_element_default>:
 *
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void mcan_get_standard_message_filter_element_default(
		struct mcan_standard_message_filter_element *sd_filter)
{
  4025f4:	b480      	push	{r7}
  4025f6:	b083      	sub	sp, #12
  4025f8:	af00      	add	r7, sp, #0
  4025fa:	6078      	str	r0, [r7, #4]
	sd_filter->S0.reg = MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
  4025fc:	687b      	ldr	r3, [r7, #4]
  4025fe:	4a04      	ldr	r2, [pc, #16]	; (402610 <mcan_get_standard_message_filter_element_default+0x1c>)
  402600:	601a      	str	r2, [r3, #0]
			MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID1(0) |
			MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFEC(
			MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFEC_STF0M_Val) |
			MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFT_CLASSIC;
}
  402602:	bf00      	nop
  402604:	370c      	adds	r7, #12
  402606:	46bd      	mov	sp, r7
  402608:	f85d 7b04 	ldr.w	r7, [sp], #4
  40260c:	4770      	bx	lr
  40260e:	bf00      	nop
  402610:	880007ff 	.word	0x880007ff

00402614 <mcan_get_extended_message_filter_element_default>:
 *
 * \param[out] et_filter  Pointer to extended filter element struct to initialize to default values
 */
static inline void mcan_get_extended_message_filter_element_default(
		struct mcan_extended_message_filter_element *et_filter)
{
  402614:	b480      	push	{r7}
  402616:	b083      	sub	sp, #12
  402618:	af00      	add	r7, sp, #0
  40261a:	6078      	str	r0, [r7, #4]
	et_filter->F0.reg = MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F0_EFID1(0) |
  40261c:	687b      	ldr	r3, [r7, #4]
  40261e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402622:	601a      	str	r2, [r3, #0]
			MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F0_EFEC(
			MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F0_EFEC_STF1M_Val);
	et_filter->F1.reg = MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F1_EFID2_Msk |
  402624:	687b      	ldr	r3, [r7, #4]
  402626:	f06f 42c0 	mvn.w	r2, #1610612736	; 0x60000000
  40262a:	605a      	str	r2, [r3, #4]
			MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F1_EFT_CLASSIC;
}
  40262c:	bf00      	nop
  40262e:	370c      	adds	r7, #12
  402630:	46bd      	mov	sp, r7
  402632:	f85d 7b04 	ldr.w	r7, [sp], #4
  402636:	4770      	bx	lr

00402638 <mcan_tx_transfer_request>:
 *  \retval STATUS_OK   Set the transfer request.
 *  \retval STATUS_ERR_BUSY The module is in configuration.
 */
static inline enum status_code mcan_tx_transfer_request(
		struct mcan_module *const module_inst, uint32_t trig_mask)
{
  402638:	b480      	push	{r7}
  40263a:	b083      	sub	sp, #12
  40263c:	af00      	add	r7, sp, #0
  40263e:	6078      	str	r0, [r7, #4]
  402640:	6039      	str	r1, [r7, #0]
	if (module_inst->hw->MCAN_CCCR & MCAN_CCCR_CCE) {
  402642:	687b      	ldr	r3, [r7, #4]
  402644:	681b      	ldr	r3, [r3, #0]
  402646:	699b      	ldr	r3, [r3, #24]
  402648:	f003 0302 	and.w	r3, r3, #2
  40264c:	2b00      	cmp	r3, #0
  40264e:	d002      	beq.n	402656 <mcan_tx_transfer_request+0x1e>
		return ERR_BUSY;
  402650:	f06f 0309 	mvn.w	r3, #9
  402654:	e005      	b.n	402662 <mcan_tx_transfer_request+0x2a>
	}
	module_inst->hw->MCAN_TXBAR = trig_mask;
  402656:	687b      	ldr	r3, [r7, #4]
  402658:	681b      	ldr	r3, [r3, #0]
  40265a:	683a      	ldr	r2, [r7, #0]
  40265c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	return STATUS_OK;
  402660:	2300      	movs	r3, #0
}
  402662:	4618      	mov	r0, r3
  402664:	370c      	adds	r7, #12
  402666:	46bd      	mov	sp, r7
  402668:	f85d 7b04 	ldr.w	r7, [sp], #4
  40266c:	4770      	bx	lr

0040266e <mcan_tx_get_event_fifo_status>:
 *
 * \return Tx event FIFO status value.
 */
static inline uint32_t mcan_tx_get_event_fifo_status(
		struct mcan_module *const module_inst)
{
  40266e:	b480      	push	{r7}
  402670:	b083      	sub	sp, #12
  402672:	af00      	add	r7, sp, #0
  402674:	6078      	str	r0, [r7, #4]
	return module_inst->hw->MCAN_TXEFS;
  402676:	687b      	ldr	r3, [r7, #4]
  402678:	681b      	ldr	r3, [r3, #0]
  40267a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
}
  40267e:	4618      	mov	r0, r3
  402680:	370c      	adds	r7, #12
  402682:	46bd      	mov	sp, r7
  402684:	f85d 7b04 	ldr.w	r7, [sp], #4
  402688:	4770      	bx	lr

0040268a <mcan_tx_event_fifo_acknowledge>:
 * \param[in] module_inst  Pointer to the MCAN software instance struct
 * \param[in] index  Index for the transfer FIFO
 */
static inline void mcan_tx_event_fifo_acknowledge(
		struct mcan_module *const module_inst, uint32_t index)
{
  40268a:	b480      	push	{r7}
  40268c:	b083      	sub	sp, #12
  40268e:	af00      	add	r7, sp, #0
  402690:	6078      	str	r0, [r7, #4]
  402692:	6039      	str	r1, [r7, #0]
	module_inst->hw->MCAN_TXEFA = MCAN_TXEFA_EFAI(index);
  402694:	687b      	ldr	r3, [r7, #4]
  402696:	681b      	ldr	r3, [r3, #0]
  402698:	683a      	ldr	r2, [r7, #0]
  40269a:	f002 021f 	and.w	r2, r2, #31
  40269e:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
}
  4026a2:	bf00      	nop
  4026a4:	370c      	adds	r7, #12
  4026a6:	46bd      	mov	sp, r7
  4026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ac:	4770      	bx	lr

004026ae <mcan_get_tx_buffer_element_defaults>:
 *
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void mcan_get_tx_buffer_element_defaults(
		struct mcan_tx_element *tx_element)
{
  4026ae:	b480      	push	{r7}
  4026b0:	b083      	sub	sp, #12
  4026b2:	af00      	add	r7, sp, #0
  4026b4:	6078      	str	r0, [r7, #4]
	tx_element->T0.reg = 0;
  4026b6:	687b      	ldr	r3, [r7, #4]
  4026b8:	2200      	movs	r2, #0
  4026ba:	601a      	str	r2, [r3, #0]
	tx_element->T1.reg = MCAN_TX_ELEMENT_T1_EFC |
  4026bc:	687b      	ldr	r3, [r7, #4]
  4026be:	f44f 0208 	mov.w	r2, #8912896	; 0x880000
  4026c2:	605a      	str	r2, [r3, #4]
			MCAN_TX_ELEMENT_T1_DLC(MCAN_TX_ELEMENT_T1_DLC_DATA8_Val);
}
  4026c4:	bf00      	nop
  4026c6:	370c      	adds	r7, #12
  4026c8:	46bd      	mov	sp, r7
  4026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ce:	4770      	bx	lr

004026d0 <mcan_enable_interrupt>:
 * \param[in] module_inst  Pointer to the MCAN software instance struct
 * \param[in] source  Interrupt source type
 */
static inline void mcan_enable_interrupt(struct mcan_module *const module_inst,
		const enum mcan_interrupt_source source)
{
  4026d0:	b480      	push	{r7}
  4026d2:	b083      	sub	sp, #12
  4026d4:	af00      	add	r7, sp, #0
  4026d6:	6078      	str	r0, [r7, #4]
  4026d8:	6039      	str	r1, [r7, #0]
	module_inst->hw->MCAN_IE |= source;
  4026da:	687b      	ldr	r3, [r7, #4]
  4026dc:	681b      	ldr	r3, [r3, #0]
  4026de:	687a      	ldr	r2, [r7, #4]
  4026e0:	6812      	ldr	r2, [r2, #0]
  4026e2:	6d51      	ldr	r1, [r2, #84]	; 0x54
  4026e4:	683a      	ldr	r2, [r7, #0]
  4026e6:	430a      	orrs	r2, r1
  4026e8:	655a      	str	r2, [r3, #84]	; 0x54
}
  4026ea:	bf00      	nop
  4026ec:	370c      	adds	r7, #12
  4026ee:	46bd      	mov	sp, r7
  4026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026f4:	4770      	bx	lr

004026f6 <mcan_disable_interrupt>:
 * \param[in] module_inst  Pointer to the MCAN software instance struct
 * \param[in] source  Interrupt source type
 */
static inline void mcan_disable_interrupt(struct mcan_module *const module_inst,
		const enum mcan_interrupt_source source)
{
  4026f6:	b480      	push	{r7}
  4026f8:	b083      	sub	sp, #12
  4026fa:	af00      	add	r7, sp, #0
  4026fc:	6078      	str	r0, [r7, #4]
  4026fe:	6039      	str	r1, [r7, #0]
	module_inst->hw->MCAN_IE &= ~source;
  402700:	687b      	ldr	r3, [r7, #4]
  402702:	681b      	ldr	r3, [r3, #0]
  402704:	687a      	ldr	r2, [r7, #4]
  402706:	6812      	ldr	r2, [r2, #0]
  402708:	6d51      	ldr	r1, [r2, #84]	; 0x54
  40270a:	683a      	ldr	r2, [r7, #0]
  40270c:	43d2      	mvns	r2, r2
  40270e:	400a      	ands	r2, r1
  402710:	655a      	str	r2, [r3, #84]	; 0x54
}
  402712:	bf00      	nop
  402714:	370c      	adds	r7, #12
  402716:	46bd      	mov	sp, r7
  402718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40271c:	4770      	bx	lr

0040271e <mcan_read_interrupt_status>:
 *
 * \param[in] module_inst  Pointer to the MCAN software instance struct
 */
static inline uint32_t mcan_read_interrupt_status(
		struct mcan_module *const module_inst)
{
  40271e:	b480      	push	{r7}
  402720:	b083      	sub	sp, #12
  402722:	af00      	add	r7, sp, #0
  402724:	6078      	str	r0, [r7, #4]
	return module_inst->hw->MCAN_IR;
  402726:	687b      	ldr	r3, [r7, #4]
  402728:	681b      	ldr	r3, [r3, #0]
  40272a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
  40272c:	4618      	mov	r0, r3
  40272e:	370c      	adds	r7, #12
  402730:	46bd      	mov	sp, r7
  402732:	f85d 7b04 	ldr.w	r7, [sp], #4
  402736:	4770      	bx	lr

00402738 <mcan_clear_interrupt_status>:
 * \return Bit mask of interrupt status value.
 */
static inline void mcan_clear_interrupt_status(
		struct mcan_module *const module_inst,
		const enum mcan_interrupt_source source)
{
  402738:	b480      	push	{r7}
  40273a:	b083      	sub	sp, #12
  40273c:	af00      	add	r7, sp, #0
  40273e:	6078      	str	r0, [r7, #4]
  402740:	6039      	str	r1, [r7, #0]
	module_inst->hw->MCAN_IR = source;
  402742:	687b      	ldr	r3, [r7, #4]
  402744:	681b      	ldr	r3, [r3, #0]
  402746:	683a      	ldr	r2, [r7, #0]
  402748:	651a      	str	r2, [r3, #80]	; 0x50
}
  40274a:	bf00      	nop
  40274c:	370c      	adds	r7, #12
  40274e:	46bd      	mov	sp, r7
  402750:	f85d 7b04 	ldr.w	r7, [sp], #4
  402754:	4770      	bx	lr
	...

00402758 <_mcan_configure_rx_fifo_to_accept_all>:
#include "same70_can_driver.h"

uint8_t has_UPLL_been_set = 0;

void _mcan_configure_rx_fifo_to_accept_all(struct mcan_module* module_inst)
{
  402758:	b580      	push	{r7, lr}
  40275a:	b086      	sub	sp, #24
  40275c:	af00      	add	r7, sp, #0
  40275e:	6078      	str	r0, [r7, #4]
	 *  Setup rx filtering to accept messages into FIFO1 with extended format
	 *  this accepts all messages
	 */
	struct mcan_extended_message_filter_element et_filter;

	mcan_get_extended_message_filter_element_default(&et_filter);
  402760:	f107 0310 	add.w	r3, r7, #16
  402764:	4618      	mov	r0, r3
  402766:	4b1e      	ldr	r3, [pc, #120]	; (4027e0 <_mcan_configure_rx_fifo_to_accept_all+0x88>)
  402768:	4798      	blx	r3
	et_filter.F0.bit.EFID1 = 0;//id
  40276a:	693b      	ldr	r3, [r7, #16]
  40276c:	f36f 031c 	bfc	r3, #0, #29
  402770:	613b      	str	r3, [r7, #16]
	et_filter.F1.bit.EFID2 = 0;//mask
  402772:	697b      	ldr	r3, [r7, #20]
  402774:	f36f 031c 	bfc	r3, #0, #29
  402778:	617b      	str	r3, [r7, #20]

	et_filter.F0.bit.EFEC = MCAN_EXTENDED_MESSAGE_FILTER_ELEMENT_F0_EFEC_STF1M_Val;//Put in fifo1
  40277a:	693b      	ldr	r3, [r7, #16]
  40277c:	2202      	movs	r2, #2
  40277e:	f362 735f 	bfi	r3, r2, #29, #3
  402782:	613b      	str	r3, [r7, #16]
	et_filter.F1.bit.EFT = 2;//classic filter
  402784:	697b      	ldr	r3, [r7, #20]
  402786:	2202      	movs	r2, #2
  402788:	f362 739f 	bfi	r3, r2, #30, #2
  40278c:	617b      	str	r3, [r7, #20]

	mcan_set_rx_extended_filter(module_inst, &et_filter, 0);
  40278e:	f107 0310 	add.w	r3, r7, #16
  402792:	2200      	movs	r2, #0
  402794:	4619      	mov	r1, r3
  402796:	6878      	ldr	r0, [r7, #4]
  402798:	4b12      	ldr	r3, [pc, #72]	; (4027e4 <_mcan_configure_rx_fifo_to_accept_all+0x8c>)
  40279a:	4798      	blx	r3
	/*  
	 *  Setup rx filtering to accept messages into FIFO0 with standard format
	 *  this accepts all messages
	 */
	struct mcan_standard_message_filter_element sd_filter;
	mcan_get_standard_message_filter_element_default(&sd_filter);
  40279c:	f107 030c 	add.w	r3, r7, #12
  4027a0:	4618      	mov	r0, r3
  4027a2:	4b11      	ldr	r3, [pc, #68]	; (4027e8 <_mcan_configure_rx_fifo_to_accept_all+0x90>)
  4027a4:	4798      	blx	r3
	sd_filter.S0.bit.SFID1 = 0;//ID
  4027a6:	68fb      	ldr	r3, [r7, #12]
  4027a8:	f36f 431a 	bfc	r3, #16, #11
  4027ac:	60fb      	str	r3, [r7, #12]
	sd_filter.S0.bit.SFID2 = 0;//Mask
  4027ae:	68fb      	ldr	r3, [r7, #12]
  4027b0:	f36f 030a 	bfc	r3, #0, #11
  4027b4:	60fb      	str	r3, [r7, #12]
	sd_filter.S0.bit.SFEC = MCAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFEC_STF0M_Val;//Put in fifo0
  4027b6:	68fb      	ldr	r3, [r7, #12]
  4027b8:	2201      	movs	r2, #1
  4027ba:	f362 63dd 	bfi	r3, r2, #27, #3
  4027be:	60fb      	str	r3, [r7, #12]
	sd_filter.S0.bit.SFT = 2;//classic filter
  4027c0:	68fb      	ldr	r3, [r7, #12]
  4027c2:	2202      	movs	r2, #2
  4027c4:	f362 739f 	bfi	r3, r2, #30, #2
  4027c8:	60fb      	str	r3, [r7, #12]
	mcan_set_rx_standard_filter(module_inst, &sd_filter, 0);
  4027ca:	f107 030c 	add.w	r3, r7, #12
  4027ce:	2200      	movs	r2, #0
  4027d0:	4619      	mov	r1, r3
  4027d2:	6878      	ldr	r0, [r7, #4]
  4027d4:	4b05      	ldr	r3, [pc, #20]	; (4027ec <_mcan_configure_rx_fifo_to_accept_all+0x94>)
  4027d6:	4798      	blx	r3
}
  4027d8:	bf00      	nop
  4027da:	3718      	adds	r7, #24
  4027dc:	46bd      	mov	sp, r7
  4027de:	bd80      	pop	{r7, pc}
  4027e0:	00402615 	.word	0x00402615
  4027e4:	004010cd 	.word	0x004010cd
  4027e8:	004025f5 	.word	0x004025f5
  4027ec:	0040106d 	.word	0x0040106d

004027f0 <mcan0_configure>:

void mcan0_configure(uint32_t baudrate, uint32_t rx_buffer_size, uint32_t tx_buffer_size)
{	
  4027f0:	b580      	push	{r7, lr}
  4027f2:	b08c      	sub	sp, #48	; 0x30
  4027f4:	af00      	add	r7, sp, #0
  4027f6:	60f8      	str	r0, [r7, #12]
  4027f8:	60b9      	str	r1, [r7, #8]
  4027fa:	607a      	str	r2, [r7, #4]
	mcan0_standard_receive_index = 0;
  4027fc:	4b39      	ldr	r3, [pc, #228]	; (4028e4 <mcan0_configure+0xf4>)
  4027fe:	2200      	movs	r2, #0
  402800:	601a      	str	r2, [r3, #0]
	mcan0_extended_receive_index = 0;
  402802:	4b39      	ldr	r3, [pc, #228]	; (4028e8 <mcan0_configure+0xf8>)
  402804:	2200      	movs	r2, #0
  402806:	601a      	str	r2, [r3, #0]

	circ_buf_flex_init_buffer(&mcan0_buffer.buffer_rx, rx_buffer_size, sizeof(mcan_timestamped_rx_message_t));
  402808:	2220      	movs	r2, #32
  40280a:	68b9      	ldr	r1, [r7, #8]
  40280c:	4837      	ldr	r0, [pc, #220]	; (4028ec <mcan0_configure+0xfc>)
  40280e:	4b38      	ldr	r3, [pc, #224]	; (4028f0 <mcan0_configure+0x100>)
  402810:	4798      	blx	r3
	circ_buf_flex_init_buffer(&mcan0_buffer.buffer_tx, tx_buffer_size, sizeof(mcan_tx_message_t));
  402812:	2214      	movs	r2, #20
  402814:	6879      	ldr	r1, [r7, #4]
  402816:	4837      	ldr	r0, [pc, #220]	; (4028f4 <mcan0_configure+0x104>)
  402818:	4b35      	ldr	r3, [pc, #212]	; (4028f0 <mcan0_configure+0x100>)
  40281a:	4798      	blx	r3
	
	mcan0_buffer.adding_in_tx_buffer = false;
  40281c:	4b33      	ldr	r3, [pc, #204]	; (4028ec <mcan0_configure+0xfc>)
  40281e:	2200      	movs	r2, #0
  402820:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	mcan0_buffer.interruption_occurred_while_adding_in_tx_buffer = false;
  402824:	4b31      	ldr	r3, [pc, #196]	; (4028ec <mcan0_configure+0xfc>)
  402826:	2200      	movs	r2, #0
  402828:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	mcan0_buffer.buffer_being_emptied_by_interruption = false;
  40282c:	4b2f      	ldr	r3, [pc, #188]	; (4028ec <mcan0_configure+0xfc>)
  40282e:	2200      	movs	r2, #0
  402830:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

	struct mcan_config config_mcan;
	mcan_get_config_defaults(&config_mcan);
  402834:	f107 0310 	add.w	r3, r7, #16
  402838:	4618      	mov	r0, r3
  40283a:	4b2f      	ldr	r3, [pc, #188]	; (4028f8 <mcan0_configure+0x108>)
  40283c:	4798      	blx	r3
	config_mcan.nonmatching_frames_action_standard = MCAN_NONMATCHING_FRAMES_REJECT;
  40283e:	2302      	movs	r3, #2
  402840:	f887 3020 	strb.w	r3, [r7, #32]
	config_mcan.nonmatching_frames_action_extended = MCAN_NONMATCHING_FRAMES_REJECT;
  402844:	2302      	movs	r3, #2
  402846:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	mcan_init(&mcan0_instance, MCAN0, &config_mcan);
  40284a:	f107 0310 	add.w	r3, r7, #16
  40284e:	461a      	mov	r2, r3
  402850:	492a      	ldr	r1, [pc, #168]	; (4028fc <mcan0_configure+0x10c>)
  402852:	482b      	ldr	r0, [pc, #172]	; (402900 <mcan0_configure+0x110>)
  402854:	4b2b      	ldr	r3, [pc, #172]	; (402904 <mcan0_configure+0x114>)
  402856:	4798      	blx	r3

	mcan_set_baudrate(mcan0_instance.hw, baudrate);
  402858:	4b29      	ldr	r3, [pc, #164]	; (402900 <mcan0_configure+0x110>)
  40285a:	681b      	ldr	r3, [r3, #0]
  40285c:	68f9      	ldr	r1, [r7, #12]
  40285e:	4618      	mov	r0, r3
  402860:	4b29      	ldr	r3, [pc, #164]	; (402908 <mcan0_configure+0x118>)
  402862:	4798      	blx	r3
	
	if(!has_UPLL_been_set)
  402864:	4b29      	ldr	r3, [pc, #164]	; (40290c <mcan0_configure+0x11c>)
  402866:	781b      	ldrb	r3, [r3, #0]
  402868:	2b00      	cmp	r3, #0
  40286a:	d10e      	bne.n	40288a <mcan0_configure+0x9a>
	{
		//Enabling the upll clock 
		//NEED TO HAVE THE RIGHT conf_mcan.h !
		pmc_enable_upll_clock();
  40286c:	4b28      	ldr	r3, [pc, #160]	; (402910 <mcan0_configure+0x120>)
  40286e:	4798      	blx	r3
		// This was firstly changed to "pmc_switch_pck_to_pllack(PMC_PCK_5, PMC_PCK_PRES(9));" in the mcan_init function above.
		//It is recomended in the datasheet to use upllck as it is less subject to change. It is running at 480 MHz.
		pmc_disable_pck(PMC_PCK_5);
  402870:	2005      	movs	r0, #5
  402872:	4b28      	ldr	r3, [pc, #160]	; (402914 <mcan0_configure+0x124>)
  402874:	4798      	blx	r3
		//dividing uppl by 6 to get a 80 Mhz signal which is again divided by 8 in the CONF_MCAN_NBTP_NBRP_VALUE in the conf_mcan.h to get a 10 MHz.
		pmc_switch_pck_to_upllck(PMC_PCK_5, PMC_PCK_PRES(5));
  402876:	2150      	movs	r1, #80	; 0x50
  402878:	2005      	movs	r0, #5
  40287a:	4b27      	ldr	r3, [pc, #156]	; (402918 <mcan0_configure+0x128>)
  40287c:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_5);
  40287e:	2005      	movs	r0, #5
  402880:	4b26      	ldr	r3, [pc, #152]	; (40291c <mcan0_configure+0x12c>)
  402882:	4798      	blx	r3

		has_UPLL_been_set = 1;
  402884:	4b21      	ldr	r3, [pc, #132]	; (40290c <mcan0_configure+0x11c>)
  402886:	2201      	movs	r2, #1
  402888:	701a      	strb	r2, [r3, #0]
	}

	//choosing what interruption to activate
	mcan_enable_interrupt(&mcan0_instance,
  40288a:	4925      	ldr	r1, [pc, #148]	; (402920 <mcan0_configure+0x130>)
  40288c:	481c      	ldr	r0, [pc, #112]	; (402900 <mcan0_configure+0x110>)
  40288e:	4b25      	ldr	r3, [pc, #148]	; (402924 <mcan0_configure+0x134>)
  402890:	4798      	blx	r3
		MCAN_TX_CANCELLATION_FINISH | MCAN_TX_FIFO_EMPTY |
		MCAN_TX_EVENT_FIFO_NEW_ENTRY |
		MCAN_TX_EVENT_FIFO_WATERMARK |
		MCAN_TX_EVENT_FIFO_FULL |
		MCAN_TX_EVENT_FIFO_ELEMENT_LOST);
	mcan_disable_interrupt(&mcan0_instance, MCAN_TIMESTAMP_WRAPAROUND);
  402892:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  402896:	481a      	ldr	r0, [pc, #104]	; (402900 <mcan0_configure+0x110>)
  402898:	4b23      	ldr	r3, [pc, #140]	; (402928 <mcan0_configure+0x138>)
  40289a:	4798      	blx	r3
	
	//Interrupt Line Selection making all tx to the second line.
	//using int0 for reception and basic errors
	//using int1 for emission.
	mcan0_instance.hw->MCAN_ILS = 0x0000FF00ul;
  40289c:	4b18      	ldr	r3, [pc, #96]	; (402900 <mcan0_configure+0x110>)
  40289e:	681b      	ldr	r3, [r3, #0]
  4028a0:	f44f 427f 	mov.w	r2, #65280	; 0xff00
  4028a4:	659a      	str	r2, [r3, #88]	; 0x58
	
	//activating interruptions for int0 and int1
	
	irq_register_handler(MCAN0_INT0_IRQn, 1);
  4028a6:	2023      	movs	r0, #35	; 0x23
  4028a8:	4b20      	ldr	r3, [pc, #128]	; (40292c <mcan0_configure+0x13c>)
  4028aa:	4798      	blx	r3
  4028ac:	2101      	movs	r1, #1
  4028ae:	2023      	movs	r0, #35	; 0x23
  4028b0:	4b1f      	ldr	r3, [pc, #124]	; (402930 <mcan0_configure+0x140>)
  4028b2:	4798      	blx	r3
  4028b4:	2023      	movs	r0, #35	; 0x23
  4028b6:	4b1f      	ldr	r3, [pc, #124]	; (402934 <mcan0_configure+0x144>)
  4028b8:	4798      	blx	r3
	irq_register_handler(MCAN0_INT1_IRQn, 2);
  4028ba:	2024      	movs	r0, #36	; 0x24
  4028bc:	4b1b      	ldr	r3, [pc, #108]	; (40292c <mcan0_configure+0x13c>)
  4028be:	4798      	blx	r3
  4028c0:	2102      	movs	r1, #2
  4028c2:	2024      	movs	r0, #36	; 0x24
  4028c4:	4b1a      	ldr	r3, [pc, #104]	; (402930 <mcan0_configure+0x140>)
  4028c6:	4798      	blx	r3
  4028c8:	2024      	movs	r0, #36	; 0x24
  4028ca:	4b1a      	ldr	r3, [pc, #104]	; (402934 <mcan0_configure+0x144>)
  4028cc:	4798      	blx	r3
	
	
	_mcan_configure_rx_fifo_to_accept_all(&mcan0_instance);
  4028ce:	480c      	ldr	r0, [pc, #48]	; (402900 <mcan0_configure+0x110>)
  4028d0:	4b19      	ldr	r3, [pc, #100]	; (402938 <mcan0_configure+0x148>)
  4028d2:	4798      	blx	r3

    mcan_start(&mcan0_instance);
  4028d4:	480a      	ldr	r0, [pc, #40]	; (402900 <mcan0_configure+0x110>)
  4028d6:	4b19      	ldr	r3, [pc, #100]	; (40293c <mcan0_configure+0x14c>)
  4028d8:	4798      	blx	r3
}
  4028da:	bf00      	nop
  4028dc:	3730      	adds	r7, #48	; 0x30
  4028de:	46bd      	mov	sp, r7
  4028e0:	bd80      	pop	{r7, pc}
  4028e2:	bf00      	nop
  4028e4:	204011ac 	.word	0x204011ac
  4028e8:	20401194 	.word	0x20401194
  4028ec:	20401160 	.word	0x20401160
  4028f0:	00402185 	.word	0x00402185
  4028f4:	20401178 	.word	0x20401178
  4028f8:	00402461 	.word	0x00402461
  4028fc:	40030000 	.word	0x40030000
  402900:	2040114c 	.word	0x2040114c
  402904:	00400f19 	.word	0x00400f19
  402908:	00400f99 	.word	0x00400f99
  40290c:	204010d4 	.word	0x204010d4
  402910:	00401831 	.word	0x00401831
  402914:	00401a01 	.word	0x00401a01
  402918:	00401981 	.word	0x00401981
  40291c:	004019d9 	.word	0x004019d9
  402920:	6208fe11 	.word	0x6208fe11
  402924:	004026d1 	.word	0x004026d1
  402928:	004026f7 	.word	0x004026f7
  40292c:	004023d1 	.word	0x004023d1
  402930:	0040240d 	.word	0x0040240d
  402934:	00402395 	.word	0x00402395
  402938:	00402759 	.word	0x00402759
  40293c:	00401005 	.word	0x00401005

00402940 <mcan1_configure>:

void mcan1_configure(uint32_t baudrate, uint32_t rx_buffer_size, uint32_t tx_buffer_size)
{	
  402940:	b580      	push	{r7, lr}
  402942:	b08c      	sub	sp, #48	; 0x30
  402944:	af00      	add	r7, sp, #0
  402946:	60f8      	str	r0, [r7, #12]
  402948:	60b9      	str	r1, [r7, #8]
  40294a:	607a      	str	r2, [r7, #4]
	mcan1_standard_receive_index = 0;
  40294c:	4b3a      	ldr	r3, [pc, #232]	; (402a38 <mcan1_configure+0xf8>)
  40294e:	2200      	movs	r2, #0
  402950:	601a      	str	r2, [r3, #0]
	mcan1_extended_receive_index = 0;
  402952:	4b3a      	ldr	r3, [pc, #232]	; (402a3c <mcan1_configure+0xfc>)
  402954:	2200      	movs	r2, #0
  402956:	601a      	str	r2, [r3, #0]

	circ_buf_flex_init_buffer(&mcan1_buffer.buffer_rx, rx_buffer_size, sizeof(mcan_timestamped_rx_message_t));
  402958:	2220      	movs	r2, #32
  40295a:	68b9      	ldr	r1, [r7, #8]
  40295c:	4838      	ldr	r0, [pc, #224]	; (402a40 <mcan1_configure+0x100>)
  40295e:	4b39      	ldr	r3, [pc, #228]	; (402a44 <mcan1_configure+0x104>)
  402960:	4798      	blx	r3
	circ_buf_flex_init_buffer(&mcan1_buffer.buffer_tx, tx_buffer_size, sizeof(mcan_tx_message_t));
  402962:	2214      	movs	r2, #20
  402964:	6879      	ldr	r1, [r7, #4]
  402966:	4838      	ldr	r0, [pc, #224]	; (402a48 <mcan1_configure+0x108>)
  402968:	4b36      	ldr	r3, [pc, #216]	; (402a44 <mcan1_configure+0x104>)
  40296a:	4798      	blx	r3

	mcan1_buffer.adding_in_tx_buffer = false;
  40296c:	4b34      	ldr	r3, [pc, #208]	; (402a40 <mcan1_configure+0x100>)
  40296e:	2200      	movs	r2, #0
  402970:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	mcan1_buffer.interruption_occurred_while_adding_in_tx_buffer = false;
  402974:	4b32      	ldr	r3, [pc, #200]	; (402a40 <mcan1_configure+0x100>)
  402976:	2200      	movs	r2, #0
  402978:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	mcan1_buffer.buffer_being_emptied_by_interruption = false;
  40297c:	4b30      	ldr	r3, [pc, #192]	; (402a40 <mcan1_configure+0x100>)
  40297e:	2200      	movs	r2, #0
  402980:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

	struct mcan_config config_mcan;
	mcan_get_config_defaults(&config_mcan);
  402984:	f107 0310 	add.w	r3, r7, #16
  402988:	4618      	mov	r0, r3
  40298a:	4b30      	ldr	r3, [pc, #192]	; (402a4c <mcan1_configure+0x10c>)
  40298c:	4798      	blx	r3
	config_mcan.nonmatching_frames_action_standard = MCAN_NONMATCHING_FRAMES_REJECT;
  40298e:	2302      	movs	r3, #2
  402990:	f887 3020 	strb.w	r3, [r7, #32]
	config_mcan.nonmatching_frames_action_extended = MCAN_NONMATCHING_FRAMES_REJECT;
  402994:	2302      	movs	r3, #2
  402996:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	config_mcan.tx_queue_mode = false;
  40299a:	2300      	movs	r3, #0
  40299c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	mcan_init(&mcan1_instance, MCAN1, &config_mcan);
  4029a0:	f107 0310 	add.w	r3, r7, #16
  4029a4:	461a      	mov	r2, r3
  4029a6:	492a      	ldr	r1, [pc, #168]	; (402a50 <mcan1_configure+0x110>)
  4029a8:	482a      	ldr	r0, [pc, #168]	; (402a54 <mcan1_configure+0x114>)
  4029aa:	4b2b      	ldr	r3, [pc, #172]	; (402a58 <mcan1_configure+0x118>)
  4029ac:	4798      	blx	r3

	mcan_set_baudrate(mcan1_instance.hw, baudrate);
  4029ae:	4b29      	ldr	r3, [pc, #164]	; (402a54 <mcan1_configure+0x114>)
  4029b0:	681b      	ldr	r3, [r3, #0]
  4029b2:	68f9      	ldr	r1, [r7, #12]
  4029b4:	4618      	mov	r0, r3
  4029b6:	4b29      	ldr	r3, [pc, #164]	; (402a5c <mcan1_configure+0x11c>)
  4029b8:	4798      	blx	r3
	
	if(!has_UPLL_been_set)
  4029ba:	4b29      	ldr	r3, [pc, #164]	; (402a60 <mcan1_configure+0x120>)
  4029bc:	781b      	ldrb	r3, [r3, #0]
  4029be:	2b00      	cmp	r3, #0
  4029c0:	d10e      	bne.n	4029e0 <mcan1_configure+0xa0>
	{
		//Enabling the upll clock 
		//NEED TO HAVE THE RIGHT conf_mcan.h !
		pmc_enable_upll_clock();
  4029c2:	4b28      	ldr	r3, [pc, #160]	; (402a64 <mcan1_configure+0x124>)
  4029c4:	4798      	blx	r3
		// This was firstly changed to "pmc_switch_pck_to_pllack(PMC_PCK_5, PMC_PCK_PRES(9));" in the mcan_init function above.
		//It is recomended in the datasheet to use upllck as it is less subject to change. It is running at 480 MHz.
		pmc_disable_pck(PMC_PCK_5);
  4029c6:	2005      	movs	r0, #5
  4029c8:	4b27      	ldr	r3, [pc, #156]	; (402a68 <mcan1_configure+0x128>)
  4029ca:	4798      	blx	r3
		//dividing uppl by 6 to get a 80 Mhz signal which is again divided by 8 in the CONF_MCAN_NBTP_NBRP_VALUE in the conf_mcan.h to get a 10 MHz.
		pmc_switch_pck_to_upllck(PMC_PCK_5, PMC_PCK_PRES(5));
  4029cc:	2150      	movs	r1, #80	; 0x50
  4029ce:	2005      	movs	r0, #5
  4029d0:	4b26      	ldr	r3, [pc, #152]	; (402a6c <mcan1_configure+0x12c>)
  4029d2:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_5);
  4029d4:	2005      	movs	r0, #5
  4029d6:	4b26      	ldr	r3, [pc, #152]	; (402a70 <mcan1_configure+0x130>)
  4029d8:	4798      	blx	r3

		has_UPLL_been_set = 1;
  4029da:	4b21      	ldr	r3, [pc, #132]	; (402a60 <mcan1_configure+0x120>)
  4029dc:	2201      	movs	r2, #1
  4029de:	701a      	strb	r2, [r3, #0]
	}	

	//choosing what interruption to activate
	mcan_enable_interrupt(&mcan1_instance,
  4029e0:	4924      	ldr	r1, [pc, #144]	; (402a74 <mcan1_configure+0x134>)
  4029e2:	481c      	ldr	r0, [pc, #112]	; (402a54 <mcan1_configure+0x114>)
  4029e4:	4b24      	ldr	r3, [pc, #144]	; (402a78 <mcan1_configure+0x138>)
  4029e6:	4798      	blx	r3
		MCAN_TX_EVENT_FIFO_WATERMARK |
		MCAN_TX_EVENT_FIFO_FULL |
		MCAN_TX_EVENT_FIFO_ELEMENT_LOST);
	
	//TODO understand why I have put this line.
	mcan_disable_interrupt(&mcan1_instance, MCAN_TIMESTAMP_WRAPAROUND);
  4029e8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4029ec:	4819      	ldr	r0, [pc, #100]	; (402a54 <mcan1_configure+0x114>)
  4029ee:	4b23      	ldr	r3, [pc, #140]	; (402a7c <mcan1_configure+0x13c>)
  4029f0:	4798      	blx	r3
	
	//Interrupt Line Selection making all tx to the second line.
	//using int0 for reception and basic errors
	//using int1 for emission.
	mcan1_instance.hw->MCAN_ILS = 0x0000FF00ul;
  4029f2:	4b18      	ldr	r3, [pc, #96]	; (402a54 <mcan1_configure+0x114>)
  4029f4:	681b      	ldr	r3, [r3, #0]
  4029f6:	f44f 427f 	mov.w	r2, #65280	; 0xff00
  4029fa:	659a      	str	r2, [r3, #88]	; 0x58
	
	//activating interruptions for int0 and int1
	irq_register_handler(MCAN1_INT0_IRQn, 1);
  4029fc:	2025      	movs	r0, #37	; 0x25
  4029fe:	4b20      	ldr	r3, [pc, #128]	; (402a80 <mcan1_configure+0x140>)
  402a00:	4798      	blx	r3
  402a02:	2101      	movs	r1, #1
  402a04:	2025      	movs	r0, #37	; 0x25
  402a06:	4b1f      	ldr	r3, [pc, #124]	; (402a84 <mcan1_configure+0x144>)
  402a08:	4798      	blx	r3
  402a0a:	2025      	movs	r0, #37	; 0x25
  402a0c:	4b1e      	ldr	r3, [pc, #120]	; (402a88 <mcan1_configure+0x148>)
  402a0e:	4798      	blx	r3
	irq_register_handler(MCAN1_INT1_IRQn, 2);
  402a10:	2026      	movs	r0, #38	; 0x26
  402a12:	4b1b      	ldr	r3, [pc, #108]	; (402a80 <mcan1_configure+0x140>)
  402a14:	4798      	blx	r3
  402a16:	2102      	movs	r1, #2
  402a18:	2026      	movs	r0, #38	; 0x26
  402a1a:	4b1a      	ldr	r3, [pc, #104]	; (402a84 <mcan1_configure+0x144>)
  402a1c:	4798      	blx	r3
  402a1e:	2026      	movs	r0, #38	; 0x26
  402a20:	4b19      	ldr	r3, [pc, #100]	; (402a88 <mcan1_configure+0x148>)
  402a22:	4798      	blx	r3
	
	_mcan_configure_rx_fifo_to_accept_all(&mcan1_instance);
  402a24:	480b      	ldr	r0, [pc, #44]	; (402a54 <mcan1_configure+0x114>)
  402a26:	4b19      	ldr	r3, [pc, #100]	; (402a8c <mcan1_configure+0x14c>)
  402a28:	4798      	blx	r3

    mcan_start(&mcan1_instance);
  402a2a:	480a      	ldr	r0, [pc, #40]	; (402a54 <mcan1_configure+0x114>)
  402a2c:	4b18      	ldr	r3, [pc, #96]	; (402a90 <mcan1_configure+0x150>)
  402a2e:	4798      	blx	r3
}
  402a30:	bf00      	nop
  402a32:	3730      	adds	r7, #48	; 0x30
  402a34:	46bd      	mov	sp, r7
  402a36:	bd80      	pop	{r7, pc}
  402a38:	204011a8 	.word	0x204011a8
  402a3c:	20401128 	.word	0x20401128
  402a40:	204011d4 	.word	0x204011d4
  402a44:	00402185 	.word	0x00402185
  402a48:	204011ec 	.word	0x204011ec
  402a4c:	00402461 	.word	0x00402461
  402a50:	40034000 	.word	0x40034000
  402a54:	204011c0 	.word	0x204011c0
  402a58:	00400f19 	.word	0x00400f19
  402a5c:	00400f99 	.word	0x00400f99
  402a60:	204010d4 	.word	0x204010d4
  402a64:	00401831 	.word	0x00401831
  402a68:	00401a01 	.word	0x00401a01
  402a6c:	00401981 	.word	0x00401981
  402a70:	004019d9 	.word	0x004019d9
  402a74:	6208fe11 	.word	0x6208fe11
  402a78:	004026d1 	.word	0x004026d1
  402a7c:	004026f7 	.word	0x004026f7
  402a80:	004023d1 	.word	0x004023d1
  402a84:	0040240d 	.word	0x0040240d
  402a88:	00402395 	.word	0x00402395
  402a8c:	00402759 	.word	0x00402759
  402a90:	00401005 	.word	0x00401005

00402a94 <_mcan0_push_message>:

void _mcan0_push_message(MCAN_RX_ELEMENT_R0_Type r0, MCAN_RX_ELEMENT_R1_Type r1, uint8_t* data, uint64_t rec_timestamp)
{
  402a94:	b5b0      	push	{r4, r5, r7, lr}
  402a96:	b094      	sub	sp, #80	; 0x50
  402a98:	af00      	add	r7, sp, #0
  402a9a:	60f8      	str	r0, [r7, #12]
  402a9c:	60b9      	str	r1, [r7, #8]
  402a9e:	607a      	str	r2, [r7, #4]
	mcan_timestamped_rx_message_t time_message;
	time_message.timestamp = rec_timestamp;
  402aa0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
  402aa4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

	mcan_rx_message_t message;
	message.message_info.all_8_bits = 0x00;
  402aa8:	2300      	movs	r3, #0
  402aaa:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_extended = r0.bit.XTD;
  402aac:	7bfb      	ldrb	r3, [r7, #15]
  402aae:	f3c3 1380 	ubfx	r3, r3, #6, #1
  402ab2:	b2da      	uxtb	r2, r3
  402ab4:	7d3b      	ldrb	r3, [r7, #20]
  402ab6:	f362 13c7 	bfi	r3, r2, #7, #1
  402aba:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_remote_request = r0.bit.RTR;
  402abc:	7bfb      	ldrb	r3, [r7, #15]
  402abe:	f3c3 1340 	ubfx	r3, r3, #5, #1
  402ac2:	b2da      	uxtb	r2, r3
  402ac4:	7d3b      	ldrb	r3, [r7, #20]
  402ac6:	f362 1386 	bfi	r3, r2, #6, #1
  402aca:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_error = r0.bit.ESI;
  402acc:	7bfb      	ldrb	r3, [r7, #15]
  402ace:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  402ad2:	b2da      	uxtb	r2, r3
  402ad4:	7d3b      	ldrb	r3, [r7, #20]
  402ad6:	f362 1345 	bfi	r3, r2, #5, #1
  402ada:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_fd = r1.bit.EDL;
  402adc:	7abb      	ldrb	r3, [r7, #10]
  402ade:	f3c3 1340 	ubfx	r3, r3, #5, #1
  402ae2:	b2da      	uxtb	r2, r3
  402ae4:	7d3b      	ldrb	r3, [r7, #20]
  402ae6:	f362 1304 	bfi	r3, r2, #4, #1
  402aea:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_received_with_bitrate_switch = r1.bit.BRS;
  402aec:	7abb      	ldrb	r3, [r7, #10]
  402aee:	f3c3 1300 	ubfx	r3, r3, #4, #1
  402af2:	b2da      	uxtb	r2, r3
  402af4:	7d3b      	ldrb	r3, [r7, #20]
  402af6:	f362 03c3 	bfi	r3, r2, #3, #1
  402afa:	753b      	strb	r3, [r7, #20]

	if(message.message_info.bit.is_extended)
  402afc:	7d3b      	ldrb	r3, [r7, #20]
  402afe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402b02:	b2db      	uxtb	r3, r3
  402b04:	2b00      	cmp	r3, #0
  402b06:	d004      	beq.n	402b12 <_mcan0_push_message+0x7e>
	{
		message.id = r0.bit.ID;
  402b08:	68fb      	ldr	r3, [r7, #12]
  402b0a:	f3c3 031c 	ubfx	r3, r3, #0, #29
  402b0e:	61bb      	str	r3, [r7, #24]
  402b10:	e006      	b.n	402b20 <_mcan0_push_message+0x8c>
	}
	else
	{
		message.id = GET_BITS(r0.bit.ID, 18, 29);
  402b12:	68fb      	ldr	r3, [r7, #12]
  402b14:	f3c3 031c 	ubfx	r3, r3, #0, #29
  402b18:	149b      	asrs	r3, r3, #18
  402b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  402b1e:	61bb      	str	r3, [r7, #24]
	}
	message.dlc = r1.bit.DLC;
  402b20:	7abb      	ldrb	r3, [r7, #10]
  402b22:	f3c3 0303 	ubfx	r3, r3, #0, #4
  402b26:	b2db      	uxtb	r3, r3
  402b28:	773b      	strb	r3, [r7, #28]
	for (uint8_t i = 0; i < message.dlc; i++)
  402b2a:	2300      	movs	r3, #0
  402b2c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  402b30:	e010      	b.n	402b54 <_mcan0_push_message+0xc0>
	{
		message.data[i] = data[i];
  402b32:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  402b36:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  402b3a:	6879      	ldr	r1, [r7, #4]
  402b3c:	440a      	add	r2, r1
  402b3e:	7812      	ldrb	r2, [r2, #0]
  402b40:	f107 0150 	add.w	r1, r7, #80	; 0x50
  402b44:	440b      	add	r3, r1
  402b46:	f803 2c33 	strb.w	r2, [r3, #-51]
	for (uint8_t i = 0; i < message.dlc; i++)
  402b4a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  402b4e:	3301      	adds	r3, #1
  402b50:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  402b54:	7f3b      	ldrb	r3, [r7, #28]
  402b56:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  402b5a:	429a      	cmp	r2, r3
  402b5c:	d3e9      	bcc.n	402b32 <_mcan0_push_message+0x9e>
	}
	

	time_message.rx_message = message;
  402b5e:	f107 0430 	add.w	r4, r7, #48	; 0x30
  402b62:	f107 0514 	add.w	r5, r7, #20
  402b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402b6a:	682b      	ldr	r3, [r5, #0]
  402b6c:	6023      	str	r3, [r4, #0]

	if(circ_buf_flex_push(&mcan0_buffer.buffer_rx, &time_message) != CBF_SUCCESS)
  402b6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
  402b72:	4619      	mov	r1, r3
  402b74:	4803      	ldr	r0, [pc, #12]	; (402b84 <_mcan0_push_message+0xf0>)
  402b76:	4b04      	ldr	r3, [pc, #16]	; (402b88 <_mcan0_push_message+0xf4>)
  402b78:	4798      	blx	r3
	{
		//TODO HANDLE ERROR 
	}
}
  402b7a:	bf00      	nop
  402b7c:	3750      	adds	r7, #80	; 0x50
  402b7e:	46bd      	mov	sp, r7
  402b80:	bdb0      	pop	{r4, r5, r7, pc}
  402b82:	bf00      	nop
  402b84:	20401160 	.word	0x20401160
  402b88:	00402285 	.word	0x00402285

00402b8c <_mcan1_push_message>:

void _mcan1_push_message(MCAN_RX_ELEMENT_R0_Type r0, MCAN_RX_ELEMENT_R1_Type r1, uint8_t* data, uint64_t rec_timestamp)
{
  402b8c:	b5b0      	push	{r4, r5, r7, lr}
  402b8e:	b094      	sub	sp, #80	; 0x50
  402b90:	af00      	add	r7, sp, #0
  402b92:	60f8      	str	r0, [r7, #12]
  402b94:	60b9      	str	r1, [r7, #8]
  402b96:	607a      	str	r2, [r7, #4]
	mcan_timestamped_rx_message_t time_message;
	time_message.timestamp = rec_timestamp;
  402b98:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
  402b9c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

	mcan_rx_message_t message;
	message.message_info.all_8_bits = 0x00;
  402ba0:	2300      	movs	r3, #0
  402ba2:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_extended = r0.bit.XTD;
  402ba4:	7bfb      	ldrb	r3, [r7, #15]
  402ba6:	f3c3 1380 	ubfx	r3, r3, #6, #1
  402baa:	b2da      	uxtb	r2, r3
  402bac:	7d3b      	ldrb	r3, [r7, #20]
  402bae:	f362 13c7 	bfi	r3, r2, #7, #1
  402bb2:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_remote_request = r0.bit.RTR;
  402bb4:	7bfb      	ldrb	r3, [r7, #15]
  402bb6:	f3c3 1340 	ubfx	r3, r3, #5, #1
  402bba:	b2da      	uxtb	r2, r3
  402bbc:	7d3b      	ldrb	r3, [r7, #20]
  402bbe:	f362 1386 	bfi	r3, r2, #6, #1
  402bc2:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_error = r0.bit.ESI;
  402bc4:	7bfb      	ldrb	r3, [r7, #15]
  402bc6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  402bca:	b2da      	uxtb	r2, r3
  402bcc:	7d3b      	ldrb	r3, [r7, #20]
  402bce:	f362 1345 	bfi	r3, r2, #5, #1
  402bd2:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_fd = r1.bit.EDL;
  402bd4:	7abb      	ldrb	r3, [r7, #10]
  402bd6:	f3c3 1340 	ubfx	r3, r3, #5, #1
  402bda:	b2da      	uxtb	r2, r3
  402bdc:	7d3b      	ldrb	r3, [r7, #20]
  402bde:	f362 1304 	bfi	r3, r2, #4, #1
  402be2:	753b      	strb	r3, [r7, #20]
	message.message_info.bit.is_received_with_bitrate_switch = r1.bit.BRS;
  402be4:	7abb      	ldrb	r3, [r7, #10]
  402be6:	f3c3 1300 	ubfx	r3, r3, #4, #1
  402bea:	b2da      	uxtb	r2, r3
  402bec:	7d3b      	ldrb	r3, [r7, #20]
  402bee:	f362 03c3 	bfi	r3, r2, #3, #1
  402bf2:	753b      	strb	r3, [r7, #20]

	
	if(message.message_info.bit.is_extended)
  402bf4:	7d3b      	ldrb	r3, [r7, #20]
  402bf6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402bfa:	b2db      	uxtb	r3, r3
  402bfc:	2b00      	cmp	r3, #0
  402bfe:	d004      	beq.n	402c0a <_mcan1_push_message+0x7e>
	{
		message.id = r0.bit.ID;
  402c00:	68fb      	ldr	r3, [r7, #12]
  402c02:	f3c3 031c 	ubfx	r3, r3, #0, #29
  402c06:	61bb      	str	r3, [r7, #24]
  402c08:	e006      	b.n	402c18 <_mcan1_push_message+0x8c>
	}
	else
	{
		message.id = GET_BITS(r0.bit.ID, 18, 29);
  402c0a:	68fb      	ldr	r3, [r7, #12]
  402c0c:	f3c3 031c 	ubfx	r3, r3, #0, #29
  402c10:	149b      	asrs	r3, r3, #18
  402c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
  402c16:	61bb      	str	r3, [r7, #24]
	}
	message.dlc = r1.bit.DLC;
  402c18:	7abb      	ldrb	r3, [r7, #10]
  402c1a:	f3c3 0303 	ubfx	r3, r3, #0, #4
  402c1e:	b2db      	uxtb	r3, r3
  402c20:	773b      	strb	r3, [r7, #28]
	for (uint8_t i = 0; i < message.dlc; i++)
  402c22:	2300      	movs	r3, #0
  402c24:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  402c28:	e010      	b.n	402c4c <_mcan1_push_message+0xc0>
	{
		message.data[i] = data[i];
  402c2a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  402c2e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  402c32:	6879      	ldr	r1, [r7, #4]
  402c34:	440a      	add	r2, r1
  402c36:	7812      	ldrb	r2, [r2, #0]
  402c38:	f107 0150 	add.w	r1, r7, #80	; 0x50
  402c3c:	440b      	add	r3, r1
  402c3e:	f803 2c33 	strb.w	r2, [r3, #-51]
	for (uint8_t i = 0; i < message.dlc; i++)
  402c42:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  402c46:	3301      	adds	r3, #1
  402c48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  402c4c:	7f3b      	ldrb	r3, [r7, #28]
  402c4e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  402c52:	429a      	cmp	r2, r3
  402c54:	d3e9      	bcc.n	402c2a <_mcan1_push_message+0x9e>
	}
	

	time_message.rx_message = message;
  402c56:	f107 0430 	add.w	r4, r7, #48	; 0x30
  402c5a:	f107 0514 	add.w	r5, r7, #20
  402c5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402c60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402c62:	682b      	ldr	r3, [r5, #0]
  402c64:	6023      	str	r3, [r4, #0]

	if(circ_buf_flex_push(&mcan1_buffer.buffer_rx, &time_message) != CBF_SUCCESS)
  402c66:	f107 0328 	add.w	r3, r7, #40	; 0x28
  402c6a:	4619      	mov	r1, r3
  402c6c:	4803      	ldr	r0, [pc, #12]	; (402c7c <_mcan1_push_message+0xf0>)
  402c6e:	4b04      	ldr	r3, [pc, #16]	; (402c80 <_mcan1_push_message+0xf4>)
  402c70:	4798      	blx	r3
	{
		//HANDLE ERROR TODO
	}
}
  402c72:	bf00      	nop
  402c74:	3750      	adds	r7, #80	; 0x50
  402c76:	46bd      	mov	sp, r7
  402c78:	bdb0      	pop	{r4, r5, r7, pc}
  402c7a:	bf00      	nop
  402c7c:	204011d4 	.word	0x204011d4
  402c80:	00402285 	.word	0x00402285

00402c84 <MCAN0_INT0_Handler>:

void MCAN0_INT0_Handler(void)
{
  402c84:	b590      	push	{r4, r7, lr}
  402c86:	b087      	sub	sp, #28
  402c88:	af02      	add	r7, sp, #8
	volatile uint32_t status, i, rx_buffer_index;
	status = mcan_read_interrupt_status(&mcan0_instance);
  402c8a:	485e      	ldr	r0, [pc, #376]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402c8c:	4b5e      	ldr	r3, [pc, #376]	; (402e08 <MCAN0_INT0_Handler+0x184>)
  402c8e:	4798      	blx	r3
  402c90:	4603      	mov	r3, r0
  402c92:	60fb      	str	r3, [r7, #12]
	
	if (status & MCAN_RX_BUFFER_NEW_MESSAGE)
  402c94:	68fb      	ldr	r3, [r7, #12]
  402c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  402c9a:	2b00      	cmp	r3, #0
  402c9c:	d02e      	beq.n	402cfc <MCAN0_INT0_Handler+0x78>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_RX_BUFFER_NEW_MESSAGE);
  402c9e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402ca2:	4858      	ldr	r0, [pc, #352]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402ca4:	4b59      	ldr	r3, [pc, #356]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402ca6:	4798      	blx	r3

		#ifdef MCAN0_INT0_DEBUG
		printf("CAN0 Message stored to Dedicated Rx Buffer Interrupt\r\n");
		#endif

		for (i = 0; i < CONF_MCAN0_RX_BUFFER_NUM; i++) 
  402ca8:	2300      	movs	r3, #0
  402caa:	60bb      	str	r3, [r7, #8]
  402cac:	e023      	b.n	402cf6 <MCAN0_INT0_Handler+0x72>
		{
			if (mcan_rx_get_buffer_status(&mcan0_instance, i)) 
  402cae:	68bb      	ldr	r3, [r7, #8]
  402cb0:	4619      	mov	r1, r3
  402cb2:	4854      	ldr	r0, [pc, #336]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402cb4:	4b56      	ldr	r3, [pc, #344]	; (402e10 <MCAN0_INT0_Handler+0x18c>)
  402cb6:	4798      	blx	r3
  402cb8:	4603      	mov	r3, r0
  402cba:	2b00      	cmp	r3, #0
  402cbc:	d018      	beq.n	402cf0 <MCAN0_INT0_Handler+0x6c>
			{
				rx_buffer_index = i;
  402cbe:	68bb      	ldr	r3, [r7, #8]
  402cc0:	607b      	str	r3, [r7, #4]
				mcan_rx_clear_buffer_status(&mcan0_instance, i);
  402cc2:	68bb      	ldr	r3, [r7, #8]
  402cc4:	4619      	mov	r1, r3
  402cc6:	484f      	ldr	r0, [pc, #316]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402cc8:	4b52      	ldr	r3, [pc, #328]	; (402e14 <MCAN0_INT0_Handler+0x190>)
  402cca:	4798      	blx	r3
				mcan_get_rx_buffer_element(&mcan0_instance, &mcan0_rx_element_buffer, rx_buffer_index);
  402ccc:	687b      	ldr	r3, [r7, #4]
  402cce:	461a      	mov	r2, r3
  402cd0:	4951      	ldr	r1, [pc, #324]	; (402e18 <MCAN0_INT0_Handler+0x194>)
  402cd2:	484c      	ldr	r0, [pc, #304]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402cd4:	4b51      	ldr	r3, [pc, #324]	; (402e1c <MCAN0_INT0_Handler+0x198>)
  402cd6:	4798      	blx	r3
				
				_mcan0_push_message(mcan0_rx_element_buffer.R0, mcan0_rx_element_buffer.R1, mcan0_rx_element_buffer.data, unix_timestamp_ms);
  402cd8:	4b51      	ldr	r3, [pc, #324]	; (402e20 <MCAN0_INT0_Handler+0x19c>)
  402cda:	e9d3 3400 	ldrd	r3, r4, [r3]
  402cde:	494e      	ldr	r1, [pc, #312]	; (402e18 <MCAN0_INT0_Handler+0x194>)
  402ce0:	484d      	ldr	r0, [pc, #308]	; (402e18 <MCAN0_INT0_Handler+0x194>)
  402ce2:	e9cd 3400 	strd	r3, r4, [sp]
  402ce6:	4a4f      	ldr	r2, [pc, #316]	; (402e24 <MCAN0_INT0_Handler+0x1a0>)
  402ce8:	6849      	ldr	r1, [r1, #4]
  402cea:	6800      	ldr	r0, [r0, #0]
  402cec:	4b4e      	ldr	r3, [pc, #312]	; (402e28 <MCAN0_INT0_Handler+0x1a4>)
  402cee:	4798      	blx	r3
		for (i = 0; i < CONF_MCAN0_RX_BUFFER_NUM; i++) 
  402cf0:	68bb      	ldr	r3, [r7, #8]
  402cf2:	3301      	adds	r3, #1
  402cf4:	60bb      	str	r3, [r7, #8]
  402cf6:	68bb      	ldr	r3, [r7, #8]
  402cf8:	2b00      	cmp	r3, #0
  402cfa:	d0d8      	beq.n	402cae <MCAN0_INT0_Handler+0x2a>

			}
		}
	}

	if (status & MCAN_RX_FIFO_0_NEW_MESSAGE)
  402cfc:	68fb      	ldr	r3, [r7, #12]
  402cfe:	f003 0301 	and.w	r3, r3, #1
  402d02:	2b00      	cmp	r3, #0
  402d04:	d029      	beq.n	402d5a <MCAN0_INT0_Handler+0xd6>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_RX_FIFO_0_NEW_MESSAGE);
  402d06:	2101      	movs	r1, #1
  402d08:	483e      	ldr	r0, [pc, #248]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d0a:	4b40      	ldr	r3, [pc, #256]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402d0c:	4798      	blx	r3

		#ifdef MCAN0_INT0_DEBUG
		printf("CAN0 Rx FIFO 0 New Message Interrupt\r\n");
		#endif

		mcan_get_rx_fifo_0_element(&mcan0_instance, &mcan0_rx_element_fifo_0, mcan0_standard_receive_index);
  402d0e:	4b47      	ldr	r3, [pc, #284]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d10:	681b      	ldr	r3, [r3, #0]
  402d12:	461a      	mov	r2, r3
  402d14:	4946      	ldr	r1, [pc, #280]	; (402e30 <MCAN0_INT0_Handler+0x1ac>)
  402d16:	483b      	ldr	r0, [pc, #236]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d18:	4b46      	ldr	r3, [pc, #280]	; (402e34 <MCAN0_INT0_Handler+0x1b0>)
  402d1a:	4798      	blx	r3
		mcan_rx_fifo_acknowledge(&mcan0_instance, 0, mcan0_standard_receive_index);
  402d1c:	4b43      	ldr	r3, [pc, #268]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d1e:	681b      	ldr	r3, [r3, #0]
  402d20:	461a      	mov	r2, r3
  402d22:	2100      	movs	r1, #0
  402d24:	4837      	ldr	r0, [pc, #220]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d26:	4b44      	ldr	r3, [pc, #272]	; (402e38 <MCAN0_INT0_Handler+0x1b4>)
  402d28:	4798      	blx	r3

		mcan0_standard_receive_index++;
  402d2a:	4b40      	ldr	r3, [pc, #256]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d2c:	681b      	ldr	r3, [r3, #0]
  402d2e:	3301      	adds	r3, #1
  402d30:	4a3e      	ldr	r2, [pc, #248]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d32:	6013      	str	r3, [r2, #0]

		if (mcan0_standard_receive_index == CONF_MCAN0_RX_FIFO_0_NUM)
  402d34:	4b3d      	ldr	r3, [pc, #244]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d36:	681b      	ldr	r3, [r3, #0]
  402d38:	2b10      	cmp	r3, #16
  402d3a:	d102      	bne.n	402d42 <MCAN0_INT0_Handler+0xbe>
		{
			mcan0_standard_receive_index = 0;
  402d3c:	4b3b      	ldr	r3, [pc, #236]	; (402e2c <MCAN0_INT0_Handler+0x1a8>)
  402d3e:	2200      	movs	r2, #0
  402d40:	601a      	str	r2, [r3, #0]
		}

		_mcan0_push_message(mcan0_rx_element_fifo_0.R0, mcan0_rx_element_fifo_0.R1, mcan0_rx_element_fifo_0.data, unix_timestamp_ms);
  402d42:	4b37      	ldr	r3, [pc, #220]	; (402e20 <MCAN0_INT0_Handler+0x19c>)
  402d44:	e9d3 3400 	ldrd	r3, r4, [r3]
  402d48:	4939      	ldr	r1, [pc, #228]	; (402e30 <MCAN0_INT0_Handler+0x1ac>)
  402d4a:	4839      	ldr	r0, [pc, #228]	; (402e30 <MCAN0_INT0_Handler+0x1ac>)
  402d4c:	e9cd 3400 	strd	r3, r4, [sp]
  402d50:	4a3a      	ldr	r2, [pc, #232]	; (402e3c <MCAN0_INT0_Handler+0x1b8>)
  402d52:	6849      	ldr	r1, [r1, #4]
  402d54:	6800      	ldr	r0, [r0, #0]
  402d56:	4b34      	ldr	r3, [pc, #208]	; (402e28 <MCAN0_INT0_Handler+0x1a4>)
  402d58:	4798      	blx	r3
	}

	if (status & MCAN_RX_FIFO_1_NEW_MESSAGE) 
  402d5a:	68fb      	ldr	r3, [r7, #12]
  402d5c:	f003 0310 	and.w	r3, r3, #16
  402d60:	2b00      	cmp	r3, #0
  402d62:	d029      	beq.n	402db8 <MCAN0_INT0_Handler+0x134>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_RX_FIFO_1_NEW_MESSAGE);
  402d64:	2110      	movs	r1, #16
  402d66:	4827      	ldr	r0, [pc, #156]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d68:	4b28      	ldr	r3, [pc, #160]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402d6a:	4798      	blx	r3

		#ifdef MCAN0_INT0_DEBUG
		printf("CAN0 Rx FIFO 1 New Message Interrupt\r\n");
		#endif

		mcan_get_rx_fifo_1_element(&mcan0_instance, &mcan0_rx_element_fifo_1, mcan0_extended_receive_index);
  402d6c:	4b34      	ldr	r3, [pc, #208]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d6e:	681b      	ldr	r3, [r3, #0]
  402d70:	461a      	mov	r2, r3
  402d72:	4934      	ldr	r1, [pc, #208]	; (402e44 <MCAN0_INT0_Handler+0x1c0>)
  402d74:	4823      	ldr	r0, [pc, #140]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d76:	4b34      	ldr	r3, [pc, #208]	; (402e48 <MCAN0_INT0_Handler+0x1c4>)
  402d78:	4798      	blx	r3
		mcan_rx_fifo_acknowledge(&mcan0_instance, 1, mcan0_extended_receive_index);
  402d7a:	4b31      	ldr	r3, [pc, #196]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d7c:	681b      	ldr	r3, [r3, #0]
  402d7e:	461a      	mov	r2, r3
  402d80:	2101      	movs	r1, #1
  402d82:	4820      	ldr	r0, [pc, #128]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402d84:	4b2c      	ldr	r3, [pc, #176]	; (402e38 <MCAN0_INT0_Handler+0x1b4>)
  402d86:	4798      	blx	r3

		mcan0_extended_receive_index++;
  402d88:	4b2d      	ldr	r3, [pc, #180]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d8a:	681b      	ldr	r3, [r3, #0]
  402d8c:	3301      	adds	r3, #1
  402d8e:	4a2c      	ldr	r2, [pc, #176]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d90:	6013      	str	r3, [r2, #0]

		if (mcan0_extended_receive_index == CONF_MCAN0_RX_FIFO_1_NUM) 
  402d92:	4b2b      	ldr	r3, [pc, #172]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d94:	681b      	ldr	r3, [r3, #0]
  402d96:	2b10      	cmp	r3, #16
  402d98:	d102      	bne.n	402da0 <MCAN0_INT0_Handler+0x11c>
		{
			mcan0_extended_receive_index = 0;
  402d9a:	4b29      	ldr	r3, [pc, #164]	; (402e40 <MCAN0_INT0_Handler+0x1bc>)
  402d9c:	2200      	movs	r2, #0
  402d9e:	601a      	str	r2, [r3, #0]
		}

		_mcan0_push_message(mcan0_rx_element_fifo_1.R0, mcan0_rx_element_fifo_1.R1, mcan0_rx_element_fifo_1.data, unix_timestamp_ms);
  402da0:	4b1f      	ldr	r3, [pc, #124]	; (402e20 <MCAN0_INT0_Handler+0x19c>)
  402da2:	e9d3 3400 	ldrd	r3, r4, [r3]
  402da6:	4927      	ldr	r1, [pc, #156]	; (402e44 <MCAN0_INT0_Handler+0x1c0>)
  402da8:	4826      	ldr	r0, [pc, #152]	; (402e44 <MCAN0_INT0_Handler+0x1c0>)
  402daa:	e9cd 3400 	strd	r3, r4, [sp]
  402dae:	4a27      	ldr	r2, [pc, #156]	; (402e4c <MCAN0_INT0_Handler+0x1c8>)
  402db0:	6849      	ldr	r1, [r1, #4]
  402db2:	6800      	ldr	r0, [r0, #0]
  402db4:	4b1c      	ldr	r3, [pc, #112]	; (402e28 <MCAN0_INT0_Handler+0x1a4>)
  402db6:	4798      	blx	r3
	}
	
	//Usually occurs if can tx pin is not connected to transceiver or to a transceiver not enabled or the ioport has not been set
	if (status & MCAN_BUS_OFF) 
  402db8:	68fb      	ldr	r3, [r7, #12]
  402dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  402dbe:	2b00      	cmp	r3, #0
  402dc0:	d007      	beq.n	402dd2 <MCAN0_INT0_Handler+0x14e>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_BUS_OFF);
  402dc2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  402dc6:	480f      	ldr	r0, [pc, #60]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402dc8:	4b10      	ldr	r3, [pc, #64]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402dca:	4798      	blx	r3

		#ifdef MCAN0_INT0_DEBUG
		printf("\n\r CAN0 Bus Off Status \r\n");
		#endif
		
		mcan_stop(&mcan0_instance);
  402dcc:	480d      	ldr	r0, [pc, #52]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402dce:	4b20      	ldr	r3, [pc, #128]	; (402e50 <MCAN0_INT0_Handler+0x1cc>)
  402dd0:	4798      	blx	r3
		
	}

	//Usually occurs when sending message with different clock (either bad clock from sending device or SAM E70)
	//This means that no receiver has understood your message and thus they did not ack it
	if (status & MCAN_ACKNOWLEDGE_ERROR) 
  402dd2:	68fb      	ldr	r3, [r7, #12]
  402dd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  402dd8:	2b00      	cmp	r3, #0
  402dda:	d004      	beq.n	402de6 <MCAN0_INT0_Handler+0x162>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_ACKNOWLEDGE_ERROR);
  402ddc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402de0:	4808      	ldr	r0, [pc, #32]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402de2:	4b0a      	ldr	r3, [pc, #40]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402de4:	4798      	blx	r3
		printf("\n\rCAN0 Acknowledge Error \r\n");
		#endif
	}

	//Usually occurs if can rx pin is not connected to transceiver or receiving message with different clock (either bad clock from sending device or SAM E70)
	if (status & MCAN_FORMAT_ERROR) 
  402de6:	68fb      	ldr	r3, [r7, #12]
  402de8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  402dec:	2b00      	cmp	r3, #0
  402dee:	d004      	beq.n	402dfa <MCAN0_INT0_Handler+0x176>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_FORMAT_ERROR);
  402df0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402df4:	4803      	ldr	r0, [pc, #12]	; (402e04 <MCAN0_INT0_Handler+0x180>)
  402df6:	4b05      	ldr	r3, [pc, #20]	; (402e0c <MCAN0_INT0_Handler+0x188>)
  402df8:	4798      	blx	r3

		#ifdef MCAN0_INT0_DEBUG
		printf("\n\rCAN0 Format Error \r\n");
		#endif
	}
}
  402dfa:	bf00      	nop
  402dfc:	3714      	adds	r7, #20
  402dfe:	46bd      	mov	sp, r7
  402e00:	bd90      	pop	{r4, r7, pc}
  402e02:	bf00      	nop
  402e04:	2040114c 	.word	0x2040114c
  402e08:	0040271f 	.word	0x0040271f
  402e0c:	00402739 	.word	0x00402739
  402e10:	0040250f 	.word	0x0040250f
  402e14:	0040256b 	.word	0x0040256b
  402e18:	204011b0 	.word	0x204011b0
  402e1c:	00401149 	.word	0x00401149
  402e20:	204010d8 	.word	0x204010d8
  402e24:	204011b8 	.word	0x204011b8
  402e28:	00402a95 	.word	0x00402a95
  402e2c:	204011ac 	.word	0x204011ac
  402e30:	20401198 	.word	0x20401198
  402e34:	004011b5 	.word	0x004011b5
  402e38:	004025af 	.word	0x004025af
  402e3c:	204011a0 	.word	0x204011a0
  402e40:	20401194 	.word	0x20401194
  402e44:	20401150 	.word	0x20401150
  402e48:	00401221 	.word	0x00401221
  402e4c:	20401158 	.word	0x20401158
  402e50:	00401039 	.word	0x00401039

00402e54 <MCAN0_INT1_Handler>:

void MCAN0_INT1_Handler(void)
{
  402e54:	b580      	push	{r7, lr}
  402e56:	b088      	sub	sp, #32
  402e58:	af00      	add	r7, sp, #0
	volatile uint32_t status;
	status = mcan_read_interrupt_status(&mcan0_instance);
  402e5a:	4840      	ldr	r0, [pc, #256]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402e5c:	4b40      	ldr	r3, [pc, #256]	; (402f60 <MCAN0_INT1_Handler+0x10c>)
  402e5e:	4798      	blx	r3
  402e60:	4603      	mov	r3, r0
  402e62:	617b      	str	r3, [r7, #20]
	
	if (status & MCAN_TIMESTAMP_COMPLETE)//This should be called MCAN_TRANSMISSION_COMPLETE, error from ASF. Might be fixed in the future!
  402e64:	697b      	ldr	r3, [r7, #20]
  402e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
  402e6a:	2b00      	cmp	r3, #0
  402e6c:	d029      	beq.n	402ec2 <MCAN0_INT1_Handler+0x6e>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TIMESTAMP_COMPLETE);
  402e6e:	f44f 7100 	mov.w	r1, #512	; 0x200
  402e72:	483a      	ldr	r0, [pc, #232]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402e74:	4b3b      	ldr	r3, [pc, #236]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402e76:	4798      	blx	r3
		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Transmission Completed Interrupt\r\n");
		#endif
		if(!mcan0_buffer.adding_in_tx_buffer)
  402e78:	4b3b      	ldr	r3, [pc, #236]	; (402f68 <MCAN0_INT1_Handler+0x114>)
  402e7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  402e7e:	b2db      	uxtb	r3, r3
  402e80:	2b00      	cmp	r3, #0
  402e82:	d11a      	bne.n	402eba <MCAN0_INT1_Handler+0x66>
		{
			if(circ_buf_flex_available_elements_to_read(&mcan0_buffer.buffer_tx)>0)
  402e84:	4839      	ldr	r0, [pc, #228]	; (402f6c <MCAN0_INT1_Handler+0x118>)
  402e86:	4b3a      	ldr	r3, [pc, #232]	; (402f70 <MCAN0_INT1_Handler+0x11c>)
  402e88:	4798      	blx	r3
  402e8a:	4603      	mov	r3, r0
  402e8c:	2b00      	cmp	r3, #0
  402e8e:	d00f      	beq.n	402eb0 <MCAN0_INT1_Handler+0x5c>
			{
				struct mcan_tx_element tx_elem;

				circ_buf_flex_pop(&mcan0_buffer.buffer_tx, &tx_elem);
  402e90:	1d3b      	adds	r3, r7, #4
  402e92:	4619      	mov	r1, r3
  402e94:	4835      	ldr	r0, [pc, #212]	; (402f6c <MCAN0_INT1_Handler+0x118>)
  402e96:	4b37      	ldr	r3, [pc, #220]	; (402f74 <MCAN0_INT1_Handler+0x120>)
  402e98:	4798      	blx	r3

				//we have to offset the buffer number in order to write in the fifo memory.
				mcan_set_tx_buffer_element(&mcan0_instance, &tx_elem, CONF_MCAN0_TX_BUFFER_NUM);
  402e9a:	1d3b      	adds	r3, r7, #4
  402e9c:	2201      	movs	r2, #1
  402e9e:	4619      	mov	r1, r3
  402ea0:	482e      	ldr	r0, [pc, #184]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402ea2:	4b35      	ldr	r3, [pc, #212]	; (402f78 <MCAN0_INT1_Handler+0x124>)
  402ea4:	4798      	blx	r3
				mcan_tx_transfer_request(&mcan0_instance, 1 << CONF_MCAN0_TX_BUFFER_NUM);
  402ea6:	2102      	movs	r1, #2
  402ea8:	482c      	ldr	r0, [pc, #176]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402eaa:	4b34      	ldr	r3, [pc, #208]	; (402f7c <MCAN0_INT1_Handler+0x128>)
  402eac:	4798      	blx	r3
  402eae:	e008      	b.n	402ec2 <MCAN0_INT1_Handler+0x6e>
			}
			else
			{
				mcan0_buffer.buffer_being_emptied_by_interruption = false;
  402eb0:	4b2d      	ldr	r3, [pc, #180]	; (402f68 <MCAN0_INT1_Handler+0x114>)
  402eb2:	2200      	movs	r2, #0
  402eb4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  402eb8:	e003      	b.n	402ec2 <MCAN0_INT1_Handler+0x6e>
			}
		}
		else mcan0_buffer.interruption_occurred_while_adding_in_tx_buffer = true;
  402eba:	4b2b      	ldr	r3, [pc, #172]	; (402f68 <MCAN0_INT1_Handler+0x114>)
  402ebc:	2201      	movs	r2, #1
  402ebe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}

	if (status & MCAN_TX_CANCELLATION_FINISH)
  402ec2:	697b      	ldr	r3, [r7, #20]
  402ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  402ec8:	2b00      	cmp	r3, #0
  402eca:	d004      	beq.n	402ed6 <MCAN0_INT1_Handler+0x82>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_CANCELLATION_FINISH);
  402ecc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402ed0:	4822      	ldr	r0, [pc, #136]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402ed2:	4b24      	ldr	r3, [pc, #144]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402ed4:	4798      	blx	r3
		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Transmission Cancellation Finished Interrupt \r\n");
		#endif
	}

	if (status & MCAN_TX_FIFO_EMPTY)
  402ed6:	697b      	ldr	r3, [r7, #20]
  402ed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  402edc:	2b00      	cmp	r3, #0
  402ede:	d004      	beq.n	402eea <MCAN0_INT1_Handler+0x96>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_FIFO_EMPTY);
  402ee0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402ee4:	481d      	ldr	r0, [pc, #116]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402ee6:	4b1f      	ldr	r3, [pc, #124]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402ee8:	4798      	blx	r3
		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Tx FIFO Empty Interrupt\r\n");
		#endif
	}

	if (status & MCAN_TX_EVENT_FIFO_NEW_ENTRY)
  402eea:	697b      	ldr	r3, [r7, #20]
  402eec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402ef0:	2b00      	cmp	r3, #0
  402ef2:	d011      	beq.n	402f18 <MCAN0_INT1_Handler+0xc4>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_EVENT_FIFO_NEW_ENTRY);
  402ef4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402ef8:	4818      	ldr	r0, [pc, #96]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402efa:	4b1a      	ldr	r3, [pc, #104]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402efc:	4798      	blx	r3
		printf("CAN0 Tx Event FIFO New Entry Interrupt \r\n");
		#endif

		//TODO We could get the CAN message from fifo and get information on the message sent such as error and bit rate switch if fd
		//ack event fifo
		uint32_t fifo_status = mcan_tx_get_event_fifo_status(&mcan0_instance);
  402efe:	4817      	ldr	r0, [pc, #92]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402f00:	4b1f      	ldr	r3, [pc, #124]	; (402f80 <MCAN0_INT1_Handler+0x12c>)
  402f02:	4798      	blx	r3
  402f04:	61f8      	str	r0, [r7, #28]
		//bool is_full = (fifo_status & (0x1u<<25))>>25;
		//uint32_t fifo_put_index = (fifo_status & MCAN_TXEFS_EFPI_Msk)>>MCAN_TXEFS_EFPI_Pos;
		uint32_t fifo_get_index = (fifo_status & MCAN_TXEFS_EFGI_Msk)>>MCAN_TXEFS_EFGI_Pos;
  402f06:	69fb      	ldr	r3, [r7, #28]
  402f08:	0a1b      	lsrs	r3, r3, #8
  402f0a:	f003 031f 	and.w	r3, r3, #31
  402f0e:	61bb      	str	r3, [r7, #24]
		//uint32_t fifo_fill_level = (fifo_status & MCAN_TXEFS_EFFL_Msk)>>MCAN_TXEFS_EFFL_Pos;
		
		mcan_tx_event_fifo_acknowledge(&mcan0_instance, fifo_get_index);
  402f10:	69b9      	ldr	r1, [r7, #24]
  402f12:	4812      	ldr	r0, [pc, #72]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402f14:	4b1b      	ldr	r3, [pc, #108]	; (402f84 <MCAN0_INT1_Handler+0x130>)
  402f16:	4798      	blx	r3
	}

	if (status & MCAN_TX_EVENT_FIFO_WATERMARK)
  402f18:	697b      	ldr	r3, [r7, #20]
  402f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  402f1e:	2b00      	cmp	r3, #0
  402f20:	d004      	beq.n	402f2c <MCAN0_INT1_Handler+0xd8>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_EVENT_FIFO_WATERMARK);
  402f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402f26:	480d      	ldr	r0, [pc, #52]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402f28:	4b0e      	ldr	r3, [pc, #56]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402f2a:	4798      	blx	r3
		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Tx Event FIFO Watermark Reached Interrupt\r\n");
		#endif
	}

	if (status & MCAN_TX_EVENT_FIFO_FULL)
  402f2c:	697b      	ldr	r3, [r7, #20]
  402f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  402f32:	2b00      	cmp	r3, #0
  402f34:	d004      	beq.n	402f40 <MCAN0_INT1_Handler+0xec>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_EVENT_FIFO_FULL);
  402f36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402f3a:	4808      	ldr	r0, [pc, #32]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402f3c:	4b09      	ldr	r3, [pc, #36]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402f3e:	4798      	blx	r3
		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Tx Event FIFO Full Interrupt\r\n");
		#endif
	}

	if (status & MCAN_TX_EVENT_FIFO_ELEMENT_LOST)
  402f40:	697b      	ldr	r3, [r7, #20]
  402f42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402f46:	2b00      	cmp	r3, #0
  402f48:	d004      	beq.n	402f54 <MCAN0_INT1_Handler+0x100>
	{
		mcan_clear_interrupt_status(&mcan0_instance, MCAN_TX_EVENT_FIFO_ELEMENT_LOST);
  402f4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  402f4e:	4803      	ldr	r0, [pc, #12]	; (402f5c <MCAN0_INT1_Handler+0x108>)
  402f50:	4b04      	ldr	r3, [pc, #16]	; (402f64 <MCAN0_INT1_Handler+0x110>)
  402f52:	4798      	blx	r3

		#ifdef MCAN0_INT1_DEBUG
		printf("CAN0 Tx Event FIFO Element Lost Interrupt\r\n");
		#endif
	}
}
  402f54:	bf00      	nop
  402f56:	3720      	adds	r7, #32
  402f58:	46bd      	mov	sp, r7
  402f5a:	bd80      	pop	{r7, pc}
  402f5c:	2040114c 	.word	0x2040114c
  402f60:	0040271f 	.word	0x0040271f
  402f64:	00402739 	.word	0x00402739
  402f68:	20401160 	.word	0x20401160
  402f6c:	20401178 	.word	0x20401178
  402f70:	004021dd 	.word	0x004021dd
  402f74:	0040230d 	.word	0x0040230d
  402f78:	0040128d 	.word	0x0040128d
  402f7c:	00402639 	.word	0x00402639
  402f80:	0040266f 	.word	0x0040266f
  402f84:	0040268b 	.word	0x0040268b

00402f88 <MCAN1_INT0_Handler>:

void MCAN1_INT0_Handler(void)
{
  402f88:	b590      	push	{r4, r7, lr}
  402f8a:	b087      	sub	sp, #28
  402f8c:	af02      	add	r7, sp, #8
	volatile uint32_t status, i, rx_buffer_index;
	status = mcan_read_interrupt_status(&mcan1_instance);
  402f8e:	485e      	ldr	r0, [pc, #376]	; (403108 <MCAN1_INT0_Handler+0x180>)
  402f90:	4b5e      	ldr	r3, [pc, #376]	; (40310c <MCAN1_INT0_Handler+0x184>)
  402f92:	4798      	blx	r3
  402f94:	4603      	mov	r3, r0
  402f96:	60fb      	str	r3, [r7, #12]

	if (status & MCAN_RX_BUFFER_NEW_MESSAGE) 
  402f98:	68fb      	ldr	r3, [r7, #12]
  402f9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  402f9e:	2b00      	cmp	r3, #0
  402fa0:	d02e      	beq.n	403000 <MCAN1_INT0_Handler+0x78>
	{	
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_RX_BUFFER_NEW_MESSAGE);
  402fa2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402fa6:	4858      	ldr	r0, [pc, #352]	; (403108 <MCAN1_INT0_Handler+0x180>)
  402fa8:	4b59      	ldr	r3, [pc, #356]	; (403110 <MCAN1_INT0_Handler+0x188>)
  402faa:	4798      	blx	r3
		
		#ifdef MCAN1_INT0_DEBUG
		printf("CAN1 Message stored to Dedicated Rx Buffer Interrupt\r\n");
		#endif

		for (i = 0; i < CONF_MCAN1_RX_BUFFER_NUM; i++) {
  402fac:	2300      	movs	r3, #0
  402fae:	60bb      	str	r3, [r7, #8]
  402fb0:	e023      	b.n	402ffa <MCAN1_INT0_Handler+0x72>
			if (mcan_rx_get_buffer_status(&mcan0_instance, i)) 
  402fb2:	68bb      	ldr	r3, [r7, #8]
  402fb4:	4619      	mov	r1, r3
  402fb6:	4857      	ldr	r0, [pc, #348]	; (403114 <MCAN1_INT0_Handler+0x18c>)
  402fb8:	4b57      	ldr	r3, [pc, #348]	; (403118 <MCAN1_INT0_Handler+0x190>)
  402fba:	4798      	blx	r3
  402fbc:	4603      	mov	r3, r0
  402fbe:	2b00      	cmp	r3, #0
  402fc0:	d018      	beq.n	402ff4 <MCAN1_INT0_Handler+0x6c>
			{
				rx_buffer_index = i;
  402fc2:	68bb      	ldr	r3, [r7, #8]
  402fc4:	607b      	str	r3, [r7, #4]
				mcan_rx_clear_buffer_status(&mcan1_instance, i);
  402fc6:	68bb      	ldr	r3, [r7, #8]
  402fc8:	4619      	mov	r1, r3
  402fca:	484f      	ldr	r0, [pc, #316]	; (403108 <MCAN1_INT0_Handler+0x180>)
  402fcc:	4b53      	ldr	r3, [pc, #332]	; (40311c <MCAN1_INT0_Handler+0x194>)
  402fce:	4798      	blx	r3
				mcan_get_rx_buffer_element(&mcan1_instance, &mcan1_rx_element_buffer, rx_buffer_index);
  402fd0:	687b      	ldr	r3, [r7, #4]
  402fd2:	461a      	mov	r2, r3
  402fd4:	4952      	ldr	r1, [pc, #328]	; (403120 <MCAN1_INT0_Handler+0x198>)
  402fd6:	484c      	ldr	r0, [pc, #304]	; (403108 <MCAN1_INT0_Handler+0x180>)
  402fd8:	4b52      	ldr	r3, [pc, #328]	; (403124 <MCAN1_INT0_Handler+0x19c>)
  402fda:	4798      	blx	r3
				
				_mcan1_push_message(mcan1_rx_element_buffer.R0, mcan1_rx_element_buffer.R1, mcan1_rx_element_buffer.data, unix_timestamp_ms);
  402fdc:	4b52      	ldr	r3, [pc, #328]	; (403128 <MCAN1_INT0_Handler+0x1a0>)
  402fde:	e9d3 3400 	ldrd	r3, r4, [r3]
  402fe2:	494f      	ldr	r1, [pc, #316]	; (403120 <MCAN1_INT0_Handler+0x198>)
  402fe4:	484e      	ldr	r0, [pc, #312]	; (403120 <MCAN1_INT0_Handler+0x198>)
  402fe6:	e9cd 3400 	strd	r3, r4, [sp]
  402fea:	4a50      	ldr	r2, [pc, #320]	; (40312c <MCAN1_INT0_Handler+0x1a4>)
  402fec:	6849      	ldr	r1, [r1, #4]
  402fee:	6800      	ldr	r0, [r0, #0]
  402ff0:	4b4f      	ldr	r3, [pc, #316]	; (403130 <MCAN1_INT0_Handler+0x1a8>)
  402ff2:	4798      	blx	r3
		for (i = 0; i < CONF_MCAN1_RX_BUFFER_NUM; i++) {
  402ff4:	68bb      	ldr	r3, [r7, #8]
  402ff6:	3301      	adds	r3, #1
  402ff8:	60bb      	str	r3, [r7, #8]
  402ffa:	68bb      	ldr	r3, [r7, #8]
  402ffc:	2b00      	cmp	r3, #0
  402ffe:	d0d8      	beq.n	402fb2 <MCAN1_INT0_Handler+0x2a>

			}
		}
	}

	if (status & MCAN_RX_FIFO_0_NEW_MESSAGE) 
  403000:	68fb      	ldr	r3, [r7, #12]
  403002:	f003 0301 	and.w	r3, r3, #1
  403006:	2b00      	cmp	r3, #0
  403008:	d029      	beq.n	40305e <MCAN1_INT0_Handler+0xd6>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_RX_FIFO_0_NEW_MESSAGE);
  40300a:	2101      	movs	r1, #1
  40300c:	483e      	ldr	r0, [pc, #248]	; (403108 <MCAN1_INT0_Handler+0x180>)
  40300e:	4b40      	ldr	r3, [pc, #256]	; (403110 <MCAN1_INT0_Handler+0x188>)
  403010:	4798      	blx	r3

		#ifdef MCAN1_INT0_DEBUG
		printf("CAN1 Rx FIFO 0 New Message Interrupt\r\n");
		#endif

		mcan_get_rx_fifo_0_element(&mcan1_instance, &mcan1_rx_element_fifo_0, mcan1_standard_receive_index);
  403012:	4b48      	ldr	r3, [pc, #288]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  403014:	681b      	ldr	r3, [r3, #0]
  403016:	461a      	mov	r2, r3
  403018:	4947      	ldr	r1, [pc, #284]	; (403138 <MCAN1_INT0_Handler+0x1b0>)
  40301a:	483b      	ldr	r0, [pc, #236]	; (403108 <MCAN1_INT0_Handler+0x180>)
  40301c:	4b47      	ldr	r3, [pc, #284]	; (40313c <MCAN1_INT0_Handler+0x1b4>)
  40301e:	4798      	blx	r3
		mcan_rx_fifo_acknowledge(&mcan1_instance, 0, mcan1_standard_receive_index);
  403020:	4b44      	ldr	r3, [pc, #272]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  403022:	681b      	ldr	r3, [r3, #0]
  403024:	461a      	mov	r2, r3
  403026:	2100      	movs	r1, #0
  403028:	4837      	ldr	r0, [pc, #220]	; (403108 <MCAN1_INT0_Handler+0x180>)
  40302a:	4b45      	ldr	r3, [pc, #276]	; (403140 <MCAN1_INT0_Handler+0x1b8>)
  40302c:	4798      	blx	r3
		
		mcan1_standard_receive_index++;
  40302e:	4b41      	ldr	r3, [pc, #260]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  403030:	681b      	ldr	r3, [r3, #0]
  403032:	3301      	adds	r3, #1
  403034:	4a3f      	ldr	r2, [pc, #252]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  403036:	6013      	str	r3, [r2, #0]
		
		if (mcan1_standard_receive_index == CONF_MCAN1_RX_FIFO_0_NUM)
  403038:	4b3e      	ldr	r3, [pc, #248]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  40303a:	681b      	ldr	r3, [r3, #0]
  40303c:	2b10      	cmp	r3, #16
  40303e:	d102      	bne.n	403046 <MCAN1_INT0_Handler+0xbe>
		{
			mcan1_standard_receive_index = 0;
  403040:	4b3c      	ldr	r3, [pc, #240]	; (403134 <MCAN1_INT0_Handler+0x1ac>)
  403042:	2200      	movs	r2, #0
  403044:	601a      	str	r2, [r3, #0]
		}

		_mcan1_push_message(mcan1_rx_element_fifo_0.R0, mcan1_rx_element_fifo_0.R1, mcan1_rx_element_fifo_0.data, unix_timestamp_ms);
  403046:	4b38      	ldr	r3, [pc, #224]	; (403128 <MCAN1_INT0_Handler+0x1a0>)
  403048:	e9d3 3400 	ldrd	r3, r4, [r3]
  40304c:	493a      	ldr	r1, [pc, #232]	; (403138 <MCAN1_INT0_Handler+0x1b0>)
  40304e:	483a      	ldr	r0, [pc, #232]	; (403138 <MCAN1_INT0_Handler+0x1b0>)
  403050:	e9cd 3400 	strd	r3, r4, [sp]
  403054:	4a3b      	ldr	r2, [pc, #236]	; (403144 <MCAN1_INT0_Handler+0x1bc>)
  403056:	6849      	ldr	r1, [r1, #4]
  403058:	6800      	ldr	r0, [r0, #0]
  40305a:	4b35      	ldr	r3, [pc, #212]	; (403130 <MCAN1_INT0_Handler+0x1a8>)
  40305c:	4798      	blx	r3
	}

	if (status & MCAN_RX_FIFO_1_NEW_MESSAGE) 
  40305e:	68fb      	ldr	r3, [r7, #12]
  403060:	f003 0310 	and.w	r3, r3, #16
  403064:	2b00      	cmp	r3, #0
  403066:	d029      	beq.n	4030bc <MCAN1_INT0_Handler+0x134>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_RX_FIFO_1_NEW_MESSAGE);
  403068:	2110      	movs	r1, #16
  40306a:	4827      	ldr	r0, [pc, #156]	; (403108 <MCAN1_INT0_Handler+0x180>)
  40306c:	4b28      	ldr	r3, [pc, #160]	; (403110 <MCAN1_INT0_Handler+0x188>)
  40306e:	4798      	blx	r3

		#ifdef MCAN1_INT0_DEBUG
		printf("CAN1 Rx FIFO 1 New Message Interrupt\r\n");
		#endif

		mcan_get_rx_fifo_1_element(&mcan1_instance, &mcan1_rx_element_fifo_1, mcan1_extended_receive_index);
  403070:	4b35      	ldr	r3, [pc, #212]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  403072:	681b      	ldr	r3, [r3, #0]
  403074:	461a      	mov	r2, r3
  403076:	4935      	ldr	r1, [pc, #212]	; (40314c <MCAN1_INT0_Handler+0x1c4>)
  403078:	4823      	ldr	r0, [pc, #140]	; (403108 <MCAN1_INT0_Handler+0x180>)
  40307a:	4b35      	ldr	r3, [pc, #212]	; (403150 <MCAN1_INT0_Handler+0x1c8>)
  40307c:	4798      	blx	r3
		mcan_rx_fifo_acknowledge(&mcan1_instance, 1, mcan1_extended_receive_index);
  40307e:	4b32      	ldr	r3, [pc, #200]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  403080:	681b      	ldr	r3, [r3, #0]
  403082:	461a      	mov	r2, r3
  403084:	2101      	movs	r1, #1
  403086:	4820      	ldr	r0, [pc, #128]	; (403108 <MCAN1_INT0_Handler+0x180>)
  403088:	4b2d      	ldr	r3, [pc, #180]	; (403140 <MCAN1_INT0_Handler+0x1b8>)
  40308a:	4798      	blx	r3
		
		mcan1_extended_receive_index++;
  40308c:	4b2e      	ldr	r3, [pc, #184]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  40308e:	681b      	ldr	r3, [r3, #0]
  403090:	3301      	adds	r3, #1
  403092:	4a2d      	ldr	r2, [pc, #180]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  403094:	6013      	str	r3, [r2, #0]

		if (mcan1_extended_receive_index == CONF_MCAN1_RX_FIFO_1_NUM) 
  403096:	4b2c      	ldr	r3, [pc, #176]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  403098:	681b      	ldr	r3, [r3, #0]
  40309a:	2b10      	cmp	r3, #16
  40309c:	d102      	bne.n	4030a4 <MCAN1_INT0_Handler+0x11c>
		{
			mcan1_extended_receive_index = 0;
  40309e:	4b2a      	ldr	r3, [pc, #168]	; (403148 <MCAN1_INT0_Handler+0x1c0>)
  4030a0:	2200      	movs	r2, #0
  4030a2:	601a      	str	r2, [r3, #0]
		}

		_mcan1_push_message(mcan1_rx_element_fifo_1.R0, mcan1_rx_element_fifo_1.R1, mcan1_rx_element_fifo_1.data, unix_timestamp_ms);
  4030a4:	4b20      	ldr	r3, [pc, #128]	; (403128 <MCAN1_INT0_Handler+0x1a0>)
  4030a6:	e9d3 3400 	ldrd	r3, r4, [r3]
  4030aa:	4928      	ldr	r1, [pc, #160]	; (40314c <MCAN1_INT0_Handler+0x1c4>)
  4030ac:	4827      	ldr	r0, [pc, #156]	; (40314c <MCAN1_INT0_Handler+0x1c4>)
  4030ae:	e9cd 3400 	strd	r3, r4, [sp]
  4030b2:	4a28      	ldr	r2, [pc, #160]	; (403154 <MCAN1_INT0_Handler+0x1cc>)
  4030b4:	6849      	ldr	r1, [r1, #4]
  4030b6:	6800      	ldr	r0, [r0, #0]
  4030b8:	4b1d      	ldr	r3, [pc, #116]	; (403130 <MCAN1_INT0_Handler+0x1a8>)
  4030ba:	4798      	blx	r3
	}
	
	//Usually occurs if can tx pin is not connected to transceiver or to a transceiver not enabled or the ioport has not been set
	if (status & MCAN_BUS_OFF) 
  4030bc:	68fb      	ldr	r3, [r7, #12]
  4030be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  4030c2:	2b00      	cmp	r3, #0
  4030c4:	d007      	beq.n	4030d6 <MCAN1_INT0_Handler+0x14e>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_BUS_OFF);
  4030c6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4030ca:	480f      	ldr	r0, [pc, #60]	; (403108 <MCAN1_INT0_Handler+0x180>)
  4030cc:	4b10      	ldr	r3, [pc, #64]	; (403110 <MCAN1_INT0_Handler+0x188>)
  4030ce:	4798      	blx	r3

		#ifdef MCAN1_INT0_DEBUG
		printf("\n\rCAN1 Bus Off Status \r\n");
		#endif
		
		mcan_stop(&mcan1_instance);
  4030d0:	480d      	ldr	r0, [pc, #52]	; (403108 <MCAN1_INT0_Handler+0x180>)
  4030d2:	4b21      	ldr	r3, [pc, #132]	; (403158 <MCAN1_INT0_Handler+0x1d0>)
  4030d4:	4798      	blx	r3
		
	}

	//Usually occurs when sending message with different clock (either bad clock from sending device or SAM E70)
	//This means that no receiver has understood your message and thus they did not ack it
	if (status & MCAN_ACKNOWLEDGE_ERROR) 
  4030d6:	68fb      	ldr	r3, [r7, #12]
  4030d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  4030dc:	2b00      	cmp	r3, #0
  4030de:	d004      	beq.n	4030ea <MCAN1_INT0_Handler+0x162>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_ACKNOWLEDGE_ERROR);
  4030e0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4030e4:	4808      	ldr	r0, [pc, #32]	; (403108 <MCAN1_INT0_Handler+0x180>)
  4030e6:	4b0a      	ldr	r3, [pc, #40]	; (403110 <MCAN1_INT0_Handler+0x188>)
  4030e8:	4798      	blx	r3
		printf("\n\rCAN1 Acknowledge Error \r\n");
		#endif
	}
	
	//Usually occurs if can rx pin is not connected to transceiver or receiving message with different clock (either bad clock from sending device or SAM E70)
	if (status & MCAN_FORMAT_ERROR) 
  4030ea:	68fb      	ldr	r3, [r7, #12]
  4030ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  4030f0:	2b00      	cmp	r3, #0
  4030f2:	d004      	beq.n	4030fe <MCAN1_INT0_Handler+0x176>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_FORMAT_ERROR);
  4030f4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4030f8:	4803      	ldr	r0, [pc, #12]	; (403108 <MCAN1_INT0_Handler+0x180>)
  4030fa:	4b05      	ldr	r3, [pc, #20]	; (403110 <MCAN1_INT0_Handler+0x188>)
  4030fc:	4798      	blx	r3

		#ifdef MCAN1_INT0_DEBUG
		printf("\n\rCAN1 Format Error \r\n");
		#endif	
	}
}
  4030fe:	bf00      	nop
  403100:	3714      	adds	r7, #20
  403102:	46bd      	mov	sp, r7
  403104:	bd90      	pop	{r4, r7, pc}
  403106:	bf00      	nop
  403108:	204011c0 	.word	0x204011c0
  40310c:	0040271f 	.word	0x0040271f
  403110:	00402739 	.word	0x00402739
  403114:	2040114c 	.word	0x2040114c
  403118:	0040250f 	.word	0x0040250f
  40311c:	0040256b 	.word	0x0040256b
  403120:	2040113c 	.word	0x2040113c
  403124:	00401149 	.word	0x00401149
  403128:	204010d8 	.word	0x204010d8
  40312c:	20401144 	.word	0x20401144
  403130:	00402b8d 	.word	0x00402b8d
  403134:	204011a8 	.word	0x204011a8
  403138:	204011c4 	.word	0x204011c4
  40313c:	004011b5 	.word	0x004011b5
  403140:	004025af 	.word	0x004025af
  403144:	204011cc 	.word	0x204011cc
  403148:	20401128 	.word	0x20401128
  40314c:	2040112c 	.word	0x2040112c
  403150:	00401221 	.word	0x00401221
  403154:	20401134 	.word	0x20401134
  403158:	00401039 	.word	0x00401039

0040315c <MCAN1_INT1_Handler>:

void MCAN1_INT1_Handler(void)
{
  40315c:	b580      	push	{r7, lr}
  40315e:	b088      	sub	sp, #32
  403160:	af00      	add	r7, sp, #0
	volatile uint32_t status;
	status = mcan_read_interrupt_status(&mcan1_instance);
  403162:	4840      	ldr	r0, [pc, #256]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403164:	4b40      	ldr	r3, [pc, #256]	; (403268 <MCAN1_INT1_Handler+0x10c>)
  403166:	4798      	blx	r3
  403168:	4603      	mov	r3, r0
  40316a:	617b      	str	r3, [r7, #20]
	
	if (status & MCAN_TIMESTAMP_COMPLETE)//This should be called MCAN_TRANSMISSION_COMPLETE, error from ASF. Might be fixed in the future!
  40316c:	697b      	ldr	r3, [r7, #20]
  40316e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  403172:	2b00      	cmp	r3, #0
  403174:	d029      	beq.n	4031ca <MCAN1_INT1_Handler+0x6e>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TIMESTAMP_COMPLETE);
  403176:	f44f 7100 	mov.w	r1, #512	; 0x200
  40317a:	483a      	ldr	r0, [pc, #232]	; (403264 <MCAN1_INT1_Handler+0x108>)
  40317c:	4b3b      	ldr	r3, [pc, #236]	; (40326c <MCAN1_INT1_Handler+0x110>)
  40317e:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Transmission Completed Interrupt\r\n");
		#endif

		if(!mcan1_buffer.adding_in_tx_buffer)
  403180:	4b3b      	ldr	r3, [pc, #236]	; (403270 <MCAN1_INT1_Handler+0x114>)
  403182:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  403186:	b2db      	uxtb	r3, r3
  403188:	2b00      	cmp	r3, #0
  40318a:	d11a      	bne.n	4031c2 <MCAN1_INT1_Handler+0x66>
		{
			if(circ_buf_flex_available_elements_to_read(&mcan1_buffer.buffer_tx)>0)
  40318c:	4839      	ldr	r0, [pc, #228]	; (403274 <MCAN1_INT1_Handler+0x118>)
  40318e:	4b3a      	ldr	r3, [pc, #232]	; (403278 <MCAN1_INT1_Handler+0x11c>)
  403190:	4798      	blx	r3
  403192:	4603      	mov	r3, r0
  403194:	2b00      	cmp	r3, #0
  403196:	d00f      	beq.n	4031b8 <MCAN1_INT1_Handler+0x5c>
			{
				struct mcan_tx_element tx_elem;
				circ_buf_flex_pop(&mcan1_buffer.buffer_tx, &tx_elem);
  403198:	1d3b      	adds	r3, r7, #4
  40319a:	4619      	mov	r1, r3
  40319c:	4835      	ldr	r0, [pc, #212]	; (403274 <MCAN1_INT1_Handler+0x118>)
  40319e:	4b37      	ldr	r3, [pc, #220]	; (40327c <MCAN1_INT1_Handler+0x120>)
  4031a0:	4798      	blx	r3

				//we have to offset the buffer number in order to write in the fifo memory.
				mcan_set_tx_buffer_element(&mcan1_instance, &tx_elem, CONF_MCAN1_TX_BUFFER_NUM);
  4031a2:	1d3b      	adds	r3, r7, #4
  4031a4:	2201      	movs	r2, #1
  4031a6:	4619      	mov	r1, r3
  4031a8:	482e      	ldr	r0, [pc, #184]	; (403264 <MCAN1_INT1_Handler+0x108>)
  4031aa:	4b35      	ldr	r3, [pc, #212]	; (403280 <MCAN1_INT1_Handler+0x124>)
  4031ac:	4798      	blx	r3
				mcan_tx_transfer_request(&mcan1_instance, 1 << CONF_MCAN1_TX_BUFFER_NUM);
  4031ae:	2102      	movs	r1, #2
  4031b0:	482c      	ldr	r0, [pc, #176]	; (403264 <MCAN1_INT1_Handler+0x108>)
  4031b2:	4b34      	ldr	r3, [pc, #208]	; (403284 <MCAN1_INT1_Handler+0x128>)
  4031b4:	4798      	blx	r3
  4031b6:	e008      	b.n	4031ca <MCAN1_INT1_Handler+0x6e>
			}
			else
			{
				mcan1_buffer.buffer_being_emptied_by_interruption = false;
  4031b8:	4b2d      	ldr	r3, [pc, #180]	; (403270 <MCAN1_INT1_Handler+0x114>)
  4031ba:	2200      	movs	r2, #0
  4031bc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  4031c0:	e003      	b.n	4031ca <MCAN1_INT1_Handler+0x6e>
			}
		}
		else mcan1_buffer.interruption_occurred_while_adding_in_tx_buffer = true;
  4031c2:	4b2b      	ldr	r3, [pc, #172]	; (403270 <MCAN1_INT1_Handler+0x114>)
  4031c4:	2201      	movs	r2, #1
  4031c6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}

	if (status & MCAN_TX_CANCELLATION_FINISH)
  4031ca:	697b      	ldr	r3, [r7, #20]
  4031cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  4031d0:	2b00      	cmp	r3, #0
  4031d2:	d004      	beq.n	4031de <MCAN1_INT1_Handler+0x82>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_CANCELLATION_FINISH);
  4031d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4031d8:	4822      	ldr	r0, [pc, #136]	; (403264 <MCAN1_INT1_Handler+0x108>)
  4031da:	4b24      	ldr	r3, [pc, #144]	; (40326c <MCAN1_INT1_Handler+0x110>)
  4031dc:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Transmission Cancellation Finished Interrupt \r\n");
		#endif
	}
	if (status & MCAN_TX_FIFO_EMPTY)
  4031de:	697b      	ldr	r3, [r7, #20]
  4031e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4031e4:	2b00      	cmp	r3, #0
  4031e6:	d004      	beq.n	4031f2 <MCAN1_INT1_Handler+0x96>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_FIFO_EMPTY);
  4031e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4031ec:	481d      	ldr	r0, [pc, #116]	; (403264 <MCAN1_INT1_Handler+0x108>)
  4031ee:	4b1f      	ldr	r3, [pc, #124]	; (40326c <MCAN1_INT1_Handler+0x110>)
  4031f0:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Tx FIFO Empty Interrupt\r\n");
		#endif
	}
	if (status & MCAN_TX_EVENT_FIFO_NEW_ENTRY)
  4031f2:	697b      	ldr	r3, [r7, #20]
  4031f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4031f8:	2b00      	cmp	r3, #0
  4031fa:	d011      	beq.n	403220 <MCAN1_INT1_Handler+0xc4>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_EVENT_FIFO_NEW_ENTRY);
  4031fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403200:	4818      	ldr	r0, [pc, #96]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403202:	4b1a      	ldr	r3, [pc, #104]	; (40326c <MCAN1_INT1_Handler+0x110>)
  403204:	4798      	blx	r3
		printf("CAN1 Tx Event FIFO New Entry Interrupt \r\n");
		#endif

		//TODO We could get the CAN message from fifo and get information on the message sent such as error and bit rate switch if fd
		//ack event fifo
		uint32_t fifo_status = mcan_tx_get_event_fifo_status(&mcan1_instance);
  403206:	4817      	ldr	r0, [pc, #92]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403208:	4b1f      	ldr	r3, [pc, #124]	; (403288 <MCAN1_INT1_Handler+0x12c>)
  40320a:	4798      	blx	r3
  40320c:	61f8      	str	r0, [r7, #28]
		//bool is_full = (fifo_status & (0x1u<<25))>>25;
		//uint32_t fifo_put_index = (fifo_status & MCAN_TXEFS_EFPI_Msk)>>MCAN_TXEFS_EFPI_Pos;
		uint32_t fifo_get_index = (fifo_status & MCAN_TXEFS_EFGI_Msk)>>MCAN_TXEFS_EFGI_Pos;
  40320e:	69fb      	ldr	r3, [r7, #28]
  403210:	0a1b      	lsrs	r3, r3, #8
  403212:	f003 031f 	and.w	r3, r3, #31
  403216:	61bb      	str	r3, [r7, #24]
		//uint32_t fifo_fill_level = (fifo_status & MCAN_TXEFS_EFFL_Msk)>>MCAN_TXEFS_EFFL_Pos;
		
		mcan_tx_event_fifo_acknowledge(&mcan1_instance, fifo_get_index);
  403218:	69b9      	ldr	r1, [r7, #24]
  40321a:	4812      	ldr	r0, [pc, #72]	; (403264 <MCAN1_INT1_Handler+0x108>)
  40321c:	4b1b      	ldr	r3, [pc, #108]	; (40328c <MCAN1_INT1_Handler+0x130>)
  40321e:	4798      	blx	r3
	}
	if (status & MCAN_TX_EVENT_FIFO_WATERMARK)
  403220:	697b      	ldr	r3, [r7, #20]
  403222:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  403226:	2b00      	cmp	r3, #0
  403228:	d004      	beq.n	403234 <MCAN1_INT1_Handler+0xd8>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_EVENT_FIFO_WATERMARK);
  40322a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40322e:	480d      	ldr	r0, [pc, #52]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403230:	4b0e      	ldr	r3, [pc, #56]	; (40326c <MCAN1_INT1_Handler+0x110>)
  403232:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Tx Event FIFO Watermark Reached Interrupt\r\n");
		#endif
	}
	if (status & MCAN_TX_EVENT_FIFO_FULL)
  403234:	697b      	ldr	r3, [r7, #20]
  403236:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  40323a:	2b00      	cmp	r3, #0
  40323c:	d004      	beq.n	403248 <MCAN1_INT1_Handler+0xec>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_EVENT_FIFO_FULL);
  40323e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  403242:	4808      	ldr	r0, [pc, #32]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403244:	4b09      	ldr	r3, [pc, #36]	; (40326c <MCAN1_INT1_Handler+0x110>)
  403246:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Tx Event FIFO Full Interrupt\r\n");
		#endif
	}
	if (status & MCAN_TX_EVENT_FIFO_ELEMENT_LOST)
  403248:	697b      	ldr	r3, [r7, #20]
  40324a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  40324e:	2b00      	cmp	r3, #0
  403250:	d004      	beq.n	40325c <MCAN1_INT1_Handler+0x100>
	{
		mcan_clear_interrupt_status(&mcan1_instance, MCAN_TX_EVENT_FIFO_ELEMENT_LOST);
  403252:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  403256:	4803      	ldr	r0, [pc, #12]	; (403264 <MCAN1_INT1_Handler+0x108>)
  403258:	4b04      	ldr	r3, [pc, #16]	; (40326c <MCAN1_INT1_Handler+0x110>)
  40325a:	4798      	blx	r3

		#ifdef MCAN1_INT1_DEBUG
		printf("CAN1 Tx Event FIFO Element Lost Interrupt\r\n");
		#endif
	}
}
  40325c:	bf00      	nop
  40325e:	3720      	adds	r7, #32
  403260:	46bd      	mov	sp, r7
  403262:	bd80      	pop	{r7, pc}
  403264:	204011c0 	.word	0x204011c0
  403268:	0040271f 	.word	0x0040271f
  40326c:	00402739 	.word	0x00402739
  403270:	204011d4 	.word	0x204011d4
  403274:	204011ec 	.word	0x204011ec
  403278:	004021dd 	.word	0x004021dd
  40327c:	0040230d 	.word	0x0040230d
  403280:	0040128d 	.word	0x0040128d
  403284:	00402639 	.word	0x00402639
  403288:	0040266f 	.word	0x0040266f
  40328c:	0040268b 	.word	0x0040268b

00403290 <mcan0_send_message>:
	mcan_set_tx_buffer_element(module_inst, &tx_element, offsetTX);
	mcan_tx_transfer_request(module_inst, 1 << offsetTX);
}

uint8_t mcan0_send_message(uint32_t id_value, uint8_t *data, uint32_t data_length, bool is_extended, bool is_remote_transmission)
{
  403290:	b580      	push	{r7, lr}
  403292:	b08e      	sub	sp, #56	; 0x38
  403294:	af00      	add	r7, sp, #0
  403296:	60f8      	str	r0, [r7, #12]
  403298:	60b9      	str	r1, [r7, #8]
  40329a:	607a      	str	r2, [r7, #4]
  40329c:	70fb      	strb	r3, [r7, #3]
	uint8_t result;

	uint32_t i;
	struct mcan_tx_element tx_element;

	mcan_get_tx_buffer_element_defaults(&tx_element);
  40329e:	f107 0320 	add.w	r3, r7, #32
  4032a2:	4618      	mov	r0, r3
  4032a4:	4b44      	ldr	r3, [pc, #272]	; (4033b8 <mcan0_send_message+0x128>)
  4032a6:	4798      	blx	r3
	if (is_extended)
  4032a8:	78fb      	ldrb	r3, [r7, #3]
  4032aa:	2b00      	cmp	r3, #0
  4032ac:	d008      	beq.n	4032c0 <mcan0_send_message+0x30>
	{
		tx_element.T0.reg |= MCAN_TX_ELEMENT_T0_EXTENDED_ID(id_value) |
  4032ae:	6a3a      	ldr	r2, [r7, #32]
  4032b0:	68fb      	ldr	r3, [r7, #12]
  4032b2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  4032b6:	4313      	orrs	r3, r2
  4032b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  4032bc:	623b      	str	r3, [r7, #32]
  4032be:	e006      	b.n	4032ce <mcan0_send_message+0x3e>
			MCAN_TX_ELEMENT_T0_XTD;
	}
	else
	{
		tx_element.T0.reg |= MCAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
  4032c0:	6a3a      	ldr	r2, [r7, #32]
  4032c2:	68fb      	ldr	r3, [r7, #12]
  4032c4:	0499      	lsls	r1, r3, #18
  4032c6:	4b3d      	ldr	r3, [pc, #244]	; (4033bc <mcan0_send_message+0x12c>)
  4032c8:	400b      	ands	r3, r1
  4032ca:	4313      	orrs	r3, r2
  4032cc:	623b      	str	r3, [r7, #32]
	}

	if(is_remote_transmission)
  4032ce:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	d003      	beq.n	4032de <mcan0_send_message+0x4e>
	{
		tx_element.T0.bit.RTR = 1;
  4032d6:	6a3b      	ldr	r3, [r7, #32]
  4032d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4032dc:	623b      	str	r3, [r7, #32]
	}

	tx_element.T1.bit.DLC = data_length;
  4032de:	687b      	ldr	r3, [r7, #4]
  4032e0:	b2db      	uxtb	r3, r3
  4032e2:	f003 030f 	and.w	r3, r3, #15
  4032e6:	b2da      	uxtb	r2, r3
  4032e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4032ea:	f362 4313 	bfi	r3, r2, #16, #4
  4032ee:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 0; i < data_length; i++) {
  4032f0:	2300      	movs	r3, #0
  4032f2:	637b      	str	r3, [r7, #52]	; 0x34
  4032f4:	e00d      	b.n	403312 <mcan0_send_message+0x82>
		tx_element.data[i] = *data; 
  4032f6:	68bb      	ldr	r3, [r7, #8]
  4032f8:	7819      	ldrb	r1, [r3, #0]
  4032fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
  4032fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  403300:	4413      	add	r3, r2
  403302:	460a      	mov	r2, r1
  403304:	701a      	strb	r2, [r3, #0]
		data++;
  403306:	68bb      	ldr	r3, [r7, #8]
  403308:	3301      	adds	r3, #1
  40330a:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < data_length; i++) {
  40330c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40330e:	3301      	adds	r3, #1
  403310:	637b      	str	r3, [r7, #52]	; 0x34
  403312:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  403314:	687b      	ldr	r3, [r7, #4]
  403316:	429a      	cmp	r2, r3
  403318:	d3ed      	bcc.n	4032f6 <mcan0_send_message+0x66>
	}

	//Set flag to prevent problem with interruption
	mcan0_buffer.adding_in_tx_buffer = true;
  40331a:	4b29      	ldr	r3, [pc, #164]	; (4033c0 <mcan0_send_message+0x130>)
  40331c:	2201      	movs	r2, #1
  40331e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	result = circ_buf_flex_push(&mcan0_buffer.buffer_tx, &tx_element);
  403322:	f107 0320 	add.w	r3, r7, #32
  403326:	4619      	mov	r1, r3
  403328:	4826      	ldr	r0, [pc, #152]	; (4033c4 <mcan0_send_message+0x134>)
  40332a:	4b27      	ldr	r3, [pc, #156]	; (4033c8 <mcan0_send_message+0x138>)
  40332c:	4798      	blx	r3
  40332e:	4603      	mov	r3, r0
  403330:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	mcan0_buffer.adding_in_tx_buffer = false;
  403334:	4b22      	ldr	r3, [pc, #136]	; (4033c0 <mcan0_send_message+0x130>)
  403336:	2200      	movs	r2, #0
  403338:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	if((mcan0_buffer.interruption_occurred_while_adding_in_tx_buffer | !mcan0_buffer.buffer_being_emptied_by_interruption) & (result == CBF_SUCCESS))
  40333c:	4b20      	ldr	r3, [pc, #128]	; (4033c0 <mcan0_send_message+0x130>)
  40333e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
  403342:	b2db      	uxtb	r3, r3
  403344:	461a      	mov	r2, r3
  403346:	4b1e      	ldr	r3, [pc, #120]	; (4033c0 <mcan0_send_message+0x130>)
  403348:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  40334c:	b2db      	uxtb	r3, r3
  40334e:	2b00      	cmp	r3, #0
  403350:	bf0c      	ite	eq
  403352:	2301      	moveq	r3, #1
  403354:	2300      	movne	r3, #0
  403356:	b2db      	uxtb	r3, r3
  403358:	4313      	orrs	r3, r2
  40335a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
  40335e:	2a00      	cmp	r2, #0
  403360:	bf0c      	ite	eq
  403362:	2201      	moveq	r2, #1
  403364:	2200      	movne	r2, #0
  403366:	b2d2      	uxtb	r2, r2
  403368:	4013      	ands	r3, r2
  40336a:	2b00      	cmp	r3, #0
  40336c:	d01e      	beq.n	4033ac <mcan0_send_message+0x11c>
	{
		//No need of this if we've just added a message to the buffer and prevent interruption to deal with messages !
		//We know for sure that there is at least the message in our buffer.
		if(circ_buf_flex_available_elements_to_read(&mcan0_buffer.buffer_tx) > 0)
  40336e:	4815      	ldr	r0, [pc, #84]	; (4033c4 <mcan0_send_message+0x134>)
  403370:	4b16      	ldr	r3, [pc, #88]	; (4033cc <mcan0_send_message+0x13c>)
  403372:	4798      	blx	r3
  403374:	4603      	mov	r3, r0
  403376:	2b00      	cmp	r3, #0
  403378:	d018      	beq.n	4033ac <mcan0_send_message+0x11c>
		{
			struct mcan_tx_element tx_elem;
			circ_buf_flex_pop(&mcan0_buffer.buffer_tx, &tx_elem);
  40337a:	f107 0310 	add.w	r3, r7, #16
  40337e:	4619      	mov	r1, r3
  403380:	4810      	ldr	r0, [pc, #64]	; (4033c4 <mcan0_send_message+0x134>)
  403382:	4b13      	ldr	r3, [pc, #76]	; (4033d0 <mcan0_send_message+0x140>)
  403384:	4798      	blx	r3
			//we have to offset the buffer number in order to write in the fifo memory.
			mcan_set_tx_buffer_element(&mcan0_instance, &tx_elem, CONF_MCAN0_TX_BUFFER_NUM);
  403386:	f107 0310 	add.w	r3, r7, #16
  40338a:	2201      	movs	r2, #1
  40338c:	4619      	mov	r1, r3
  40338e:	4811      	ldr	r0, [pc, #68]	; (4033d4 <mcan0_send_message+0x144>)
  403390:	4b11      	ldr	r3, [pc, #68]	; (4033d8 <mcan0_send_message+0x148>)
  403392:	4798      	blx	r3
			mcan_tx_transfer_request(&mcan0_instance, 1 << CONF_MCAN0_TX_BUFFER_NUM);
  403394:	2102      	movs	r1, #2
  403396:	480f      	ldr	r0, [pc, #60]	; (4033d4 <mcan0_send_message+0x144>)
  403398:	4b10      	ldr	r3, [pc, #64]	; (4033dc <mcan0_send_message+0x14c>)
  40339a:	4798      	blx	r3
			
			//reset flags
			mcan0_buffer.interruption_occurred_while_adding_in_tx_buffer = false;
  40339c:	4b08      	ldr	r3, [pc, #32]	; (4033c0 <mcan0_send_message+0x130>)
  40339e:	2200      	movs	r2, #0
  4033a0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			mcan0_buffer.buffer_being_emptied_by_interruption = true;
  4033a4:	4b06      	ldr	r3, [pc, #24]	; (4033c0 <mcan0_send_message+0x130>)
  4033a6:	2201      	movs	r2, #1
  4033a8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
		}
	}

	return result;
  4033ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
	
}
  4033b0:	4618      	mov	r0, r3
  4033b2:	3738      	adds	r7, #56	; 0x38
  4033b4:	46bd      	mov	sp, r7
  4033b6:	bd80      	pop	{r7, pc}
  4033b8:	004026af 	.word	0x004026af
  4033bc:	1ffc0000 	.word	0x1ffc0000
  4033c0:	20401160 	.word	0x20401160
  4033c4:	20401178 	.word	0x20401178
  4033c8:	00402285 	.word	0x00402285
  4033cc:	004021dd 	.word	0x004021dd
  4033d0:	0040230d 	.word	0x0040230d
  4033d4:	2040114c 	.word	0x2040114c
  4033d8:	0040128d 	.word	0x0040128d
  4033dc:	00402639 	.word	0x00402639

004033e0 <mcan1_available_message>:
uint32_t mcan0_available_message(void)
{
	return circ_buf_flex_available_elements_to_read(&mcan0_buffer.buffer_rx);
}
uint32_t mcan1_available_message(void)
{
  4033e0:	b580      	push	{r7, lr}
  4033e2:	af00      	add	r7, sp, #0
	return circ_buf_flex_available_elements_to_read(&mcan1_buffer.buffer_rx);
  4033e4:	4802      	ldr	r0, [pc, #8]	; (4033f0 <mcan1_available_message+0x10>)
  4033e6:	4b03      	ldr	r3, [pc, #12]	; (4033f4 <mcan1_available_message+0x14>)
  4033e8:	4798      	blx	r3
  4033ea:	4603      	mov	r3, r0
}
  4033ec:	4618      	mov	r0, r3
  4033ee:	bd80      	pop	{r7, pc}
  4033f0:	204011d4 	.word	0x204011d4
  4033f4:	004021dd 	.word	0x004021dd

004033f8 <mcan1_get_message>:
uint8_t mcan0_get_message(mcan_timestamped_rx_message_t* ts_rx_message)
{
	return circ_buf_flex_pop(&mcan0_buffer.buffer_rx, ts_rx_message);
}
uint8_t mcan1_get_message(mcan_timestamped_rx_message_t* ts_rx_message)
{
  4033f8:	b580      	push	{r7, lr}
  4033fa:	b082      	sub	sp, #8
  4033fc:	af00      	add	r7, sp, #0
  4033fe:	6078      	str	r0, [r7, #4]
	return circ_buf_flex_pop(&mcan1_buffer.buffer_rx, ts_rx_message);
  403400:	6879      	ldr	r1, [r7, #4]
  403402:	4804      	ldr	r0, [pc, #16]	; (403414 <mcan1_get_message+0x1c>)
  403404:	4b04      	ldr	r3, [pc, #16]	; (403418 <mcan1_get_message+0x20>)
  403406:	4798      	blx	r3
  403408:	4603      	mov	r3, r0
}
  40340a:	4618      	mov	r0, r3
  40340c:	3708      	adds	r7, #8
  40340e:	46bd      	mov	sp, r7
  403410:	bd80      	pop	{r7, pc}
  403412:	bf00      	nop
  403414:	204011d4 	.word	0x204011d4
  403418:	0040230d 	.word	0x0040230d

0040341c <__NVIC_SetPriority>:
{
  40341c:	b480      	push	{r7}
  40341e:	b083      	sub	sp, #12
  403420:	af00      	add	r7, sp, #0
  403422:	4603      	mov	r3, r0
  403424:	6039      	str	r1, [r7, #0]
  403426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  403428:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40342c:	2b00      	cmp	r3, #0
  40342e:	db0a      	blt.n	403446 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  403430:	490d      	ldr	r1, [pc, #52]	; (403468 <__NVIC_SetPriority+0x4c>)
  403432:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403436:	683a      	ldr	r2, [r7, #0]
  403438:	b2d2      	uxtb	r2, r2
  40343a:	0152      	lsls	r2, r2, #5
  40343c:	b2d2      	uxtb	r2, r2
  40343e:	440b      	add	r3, r1
  403440:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403444:	e00a      	b.n	40345c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  403446:	4909      	ldr	r1, [pc, #36]	; (40346c <__NVIC_SetPriority+0x50>)
  403448:	79fb      	ldrb	r3, [r7, #7]
  40344a:	f003 030f 	and.w	r3, r3, #15
  40344e:	3b04      	subs	r3, #4
  403450:	683a      	ldr	r2, [r7, #0]
  403452:	b2d2      	uxtb	r2, r2
  403454:	0152      	lsls	r2, r2, #5
  403456:	b2d2      	uxtb	r2, r2
  403458:	440b      	add	r3, r1
  40345a:	761a      	strb	r2, [r3, #24]
}
  40345c:	bf00      	nop
  40345e:	370c      	adds	r7, #12
  403460:	46bd      	mov	sp, r7
  403462:	f85d 7b04 	ldr.w	r7, [sp], #4
  403466:	4770      	bx	lr
  403468:	e000e100 	.word	0xe000e100
  40346c:	e000ed00 	.word	0xe000ed00

00403470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  403470:	b580      	push	{r7, lr}
  403472:	b082      	sub	sp, #8
  403474:	af00      	add	r7, sp, #0
  403476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  403478:	687b      	ldr	r3, [r7, #4]
  40347a:	3b01      	subs	r3, #1
  40347c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  403480:	d301      	bcc.n	403486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
  403482:	2301      	movs	r3, #1
  403484:	e00f      	b.n	4034a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  403486:	4a0a      	ldr	r2, [pc, #40]	; (4034b0 <SysTick_Config+0x40>)
  403488:	687b      	ldr	r3, [r7, #4]
  40348a:	3b01      	subs	r3, #1
  40348c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  40348e:	2107      	movs	r1, #7
  403490:	f04f 30ff 	mov.w	r0, #4294967295
  403494:	4b07      	ldr	r3, [pc, #28]	; (4034b4 <SysTick_Config+0x44>)
  403496:	4798      	blx	r3
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  403498:	4b05      	ldr	r3, [pc, #20]	; (4034b0 <SysTick_Config+0x40>)
  40349a:	2200      	movs	r2, #0
  40349c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40349e:	4b04      	ldr	r3, [pc, #16]	; (4034b0 <SysTick_Config+0x40>)
  4034a0:	2207      	movs	r2, #7
  4034a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
  4034a4:	2300      	movs	r3, #0
}
  4034a6:	4618      	mov	r0, r3
  4034a8:	3708      	adds	r7, #8
  4034aa:	46bd      	mov	sp, r7
  4034ac:	bd80      	pop	{r7, pc}
  4034ae:	bf00      	nop
  4034b0:	e000e010 	.word	0xe000e010
  4034b4:	0040341d 	.word	0x0040341d

004034b8 <osc_get_rate>:
{
  4034b8:	b480      	push	{r7}
  4034ba:	b083      	sub	sp, #12
  4034bc:	af00      	add	r7, sp, #0
  4034be:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4034c0:	687b      	ldr	r3, [r7, #4]
  4034c2:	2b07      	cmp	r3, #7
  4034c4:	d825      	bhi.n	403512 <osc_get_rate+0x5a>
  4034c6:	a201      	add	r2, pc, #4	; (adr r2, 4034cc <osc_get_rate+0x14>)
  4034c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4034cc:	004034ed 	.word	0x004034ed
  4034d0:	004034f3 	.word	0x004034f3
  4034d4:	004034f9 	.word	0x004034f9
  4034d8:	004034ff 	.word	0x004034ff
  4034dc:	00403503 	.word	0x00403503
  4034e0:	00403507 	.word	0x00403507
  4034e4:	0040350b 	.word	0x0040350b
  4034e8:	0040350f 	.word	0x0040350f
		return OSC_SLCK_32K_RC_HZ;
  4034ec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4034f0:	e010      	b.n	403514 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4034f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4034f6:	e00d      	b.n	403514 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4034f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4034fc:	e00a      	b.n	403514 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4034fe:	4b08      	ldr	r3, [pc, #32]	; (403520 <osc_get_rate+0x68>)
  403500:	e008      	b.n	403514 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  403502:	4b08      	ldr	r3, [pc, #32]	; (403524 <osc_get_rate+0x6c>)
  403504:	e006      	b.n	403514 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  403506:	4b08      	ldr	r3, [pc, #32]	; (403528 <osc_get_rate+0x70>)
  403508:	e004      	b.n	403514 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40350a:	4b07      	ldr	r3, [pc, #28]	; (403528 <osc_get_rate+0x70>)
  40350c:	e002      	b.n	403514 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40350e:	4b06      	ldr	r3, [pc, #24]	; (403528 <osc_get_rate+0x70>)
  403510:	e000      	b.n	403514 <osc_get_rate+0x5c>
	return 0;
  403512:	2300      	movs	r3, #0
}
  403514:	4618      	mov	r0, r3
  403516:	370c      	adds	r7, #12
  403518:	46bd      	mov	sp, r7
  40351a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40351e:	4770      	bx	lr
  403520:	003d0900 	.word	0x003d0900
  403524:	007a1200 	.word	0x007a1200
  403528:	00b71b00 	.word	0x00b71b00

0040352c <sysclk_get_main_hz>:
{
  40352c:	b580      	push	{r7, lr}
  40352e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403530:	2006      	movs	r0, #6
  403532:	4b05      	ldr	r3, [pc, #20]	; (403548 <sysclk_get_main_hz+0x1c>)
  403534:	4798      	blx	r3
  403536:	4602      	mov	r2, r0
  403538:	4613      	mov	r3, r2
  40353a:	009b      	lsls	r3, r3, #2
  40353c:	4413      	add	r3, r2
  40353e:	009a      	lsls	r2, r3, #2
  403540:	4413      	add	r3, r2
}
  403542:	4618      	mov	r0, r3
  403544:	bd80      	pop	{r7, pc}
  403546:	bf00      	nop
  403548:	004034b9 	.word	0x004034b9

0040354c <sysclk_get_cpu_hz>:
{
  40354c:	b580      	push	{r7, lr}
  40354e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403550:	4b02      	ldr	r3, [pc, #8]	; (40355c <sysclk_get_cpu_hz+0x10>)
  403552:	4798      	blx	r3
  403554:	4603      	mov	r3, r0
}
  403556:	4618      	mov	r0, r3
  403558:	bd80      	pop	{r7, pc}
  40355a:	bf00      	nop
  40355c:	0040352d 	.word	0x0040352d

00403560 <sysclk_get_peripheral_hz>:
{
  403560:	b580      	push	{r7, lr}
  403562:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403564:	4b02      	ldr	r3, [pc, #8]	; (403570 <sysclk_get_peripheral_hz+0x10>)
  403566:	4798      	blx	r3
  403568:	4603      	mov	r3, r0
  40356a:	085b      	lsrs	r3, r3, #1
}
  40356c:	4618      	mov	r0, r3
  40356e:	bd80      	pop	{r7, pc}
  403570:	0040352d 	.word	0x0040352d

00403574 <sysclk_enable_peripheral_clock>:
{
  403574:	b580      	push	{r7, lr}
  403576:	b082      	sub	sp, #8
  403578:	af00      	add	r7, sp, #0
  40357a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40357c:	6878      	ldr	r0, [r7, #4]
  40357e:	4b03      	ldr	r3, [pc, #12]	; (40358c <sysclk_enable_peripheral_clock+0x18>)
  403580:	4798      	blx	r3
}
  403582:	bf00      	nop
  403584:	3708      	adds	r7, #8
  403586:	46bd      	mov	sp, r7
  403588:	bd80      	pop	{r7, pc}
  40358a:	bf00      	nop
  40358c:	00401875 	.word	0x00401875

00403590 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  403590:	b580      	push	{r7, lr}
  403592:	b08c      	sub	sp, #48	; 0x30
  403594:	af00      	add	r7, sp, #0
  403596:	6078      	str	r0, [r7, #4]
  403598:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40359a:	4b4f      	ldr	r3, [pc, #316]	; (4036d8 <usart_serial_init+0x148>)
  40359c:	4798      	blx	r3
  40359e:	4603      	mov	r3, r0
  4035a0:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4035a2:	683b      	ldr	r3, [r7, #0]
  4035a4:	681b      	ldr	r3, [r3, #0]
  4035a6:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4035a8:	683b      	ldr	r3, [r7, #0]
  4035aa:	689b      	ldr	r3, [r3, #8]
  4035ac:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4035ae:	683b      	ldr	r3, [r7, #0]
  4035b0:	681b      	ldr	r3, [r3, #0]
  4035b2:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4035b4:	683b      	ldr	r3, [r7, #0]
  4035b6:	685b      	ldr	r3, [r3, #4]
  4035b8:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4035ba:	683b      	ldr	r3, [r7, #0]
  4035bc:	689b      	ldr	r3, [r3, #8]
  4035be:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4035c0:	683b      	ldr	r3, [r7, #0]
  4035c2:	68db      	ldr	r3, [r3, #12]
  4035c4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4035c6:	2300      	movs	r3, #0
  4035c8:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4035ca:	687b      	ldr	r3, [r7, #4]
  4035cc:	4a43      	ldr	r2, [pc, #268]	; (4036dc <usart_serial_init+0x14c>)
  4035ce:	4293      	cmp	r3, r2
  4035d0:	d108      	bne.n	4035e4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4035d2:	2007      	movs	r0, #7
  4035d4:	4b42      	ldr	r3, [pc, #264]	; (4036e0 <usart_serial_init+0x150>)
  4035d6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4035d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4035dc:	4619      	mov	r1, r3
  4035de:	6878      	ldr	r0, [r7, #4]
  4035e0:	4b40      	ldr	r3, [pc, #256]	; (4036e4 <usart_serial_init+0x154>)
  4035e2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4035e4:	687b      	ldr	r3, [r7, #4]
  4035e6:	4a40      	ldr	r2, [pc, #256]	; (4036e8 <usart_serial_init+0x158>)
  4035e8:	4293      	cmp	r3, r2
  4035ea:	d108      	bne.n	4035fe <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4035ec:	2008      	movs	r0, #8
  4035ee:	4b3c      	ldr	r3, [pc, #240]	; (4036e0 <usart_serial_init+0x150>)
  4035f0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4035f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4035f6:	4619      	mov	r1, r3
  4035f8:	6878      	ldr	r0, [r7, #4]
  4035fa:	4b3a      	ldr	r3, [pc, #232]	; (4036e4 <usart_serial_init+0x154>)
  4035fc:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4035fe:	687b      	ldr	r3, [r7, #4]
  403600:	4a3a      	ldr	r2, [pc, #232]	; (4036ec <usart_serial_init+0x15c>)
  403602:	4293      	cmp	r3, r2
  403604:	d108      	bne.n	403618 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  403606:	202c      	movs	r0, #44	; 0x2c
  403608:	4b35      	ldr	r3, [pc, #212]	; (4036e0 <usart_serial_init+0x150>)
  40360a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40360c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  403610:	4619      	mov	r1, r3
  403612:	6878      	ldr	r0, [r7, #4]
  403614:	4b33      	ldr	r3, [pc, #204]	; (4036e4 <usart_serial_init+0x154>)
  403616:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403618:	687b      	ldr	r3, [r7, #4]
  40361a:	4a35      	ldr	r2, [pc, #212]	; (4036f0 <usart_serial_init+0x160>)
  40361c:	4293      	cmp	r3, r2
  40361e:	d108      	bne.n	403632 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  403620:	202d      	movs	r0, #45	; 0x2d
  403622:	4b2f      	ldr	r3, [pc, #188]	; (4036e0 <usart_serial_init+0x150>)
  403624:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  403626:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40362a:	4619      	mov	r1, r3
  40362c:	6878      	ldr	r0, [r7, #4]
  40362e:	4b2d      	ldr	r3, [pc, #180]	; (4036e4 <usart_serial_init+0x154>)
  403630:	4798      	blx	r3
	}
# endif
# ifdef UART4
	if (UART4 == (Uart*)p_usart) {
  403632:	687b      	ldr	r3, [r7, #4]
  403634:	4a2f      	ldr	r2, [pc, #188]	; (4036f4 <usart_serial_init+0x164>)
  403636:	4293      	cmp	r3, r2
  403638:	d108      	bne.n	40364c <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  40363a:	202e      	movs	r0, #46	; 0x2e
  40363c:	4b28      	ldr	r3, [pc, #160]	; (4036e0 <usart_serial_init+0x150>)
  40363e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  403640:	f107 0324 	add.w	r3, r7, #36	; 0x24
  403644:	4619      	mov	r1, r3
  403646:	6878      	ldr	r0, [r7, #4]
  403648:	4b26      	ldr	r3, [pc, #152]	; (4036e4 <usart_serial_init+0x154>)
  40364a:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40364c:	687b      	ldr	r3, [r7, #4]
  40364e:	4a2a      	ldr	r2, [pc, #168]	; (4036f8 <usart_serial_init+0x168>)
  403650:	4293      	cmp	r3, r2
  403652:	d111      	bne.n	403678 <usart_serial_init+0xe8>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  403654:	200d      	movs	r0, #13
  403656:	4b22      	ldr	r3, [pc, #136]	; (4036e0 <usart_serial_init+0x150>)
  403658:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40365a:	4b1f      	ldr	r3, [pc, #124]	; (4036d8 <usart_serial_init+0x148>)
  40365c:	4798      	blx	r3
  40365e:	4602      	mov	r2, r0
  403660:	f107 030c 	add.w	r3, r7, #12
  403664:	4619      	mov	r1, r3
  403666:	6878      	ldr	r0, [r7, #4]
  403668:	4b24      	ldr	r3, [pc, #144]	; (4036fc <usart_serial_init+0x16c>)
  40366a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40366c:	6878      	ldr	r0, [r7, #4]
  40366e:	4b24      	ldr	r3, [pc, #144]	; (403700 <usart_serial_init+0x170>)
  403670:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403672:	6878      	ldr	r0, [r7, #4]
  403674:	4b23      	ldr	r3, [pc, #140]	; (403704 <usart_serial_init+0x174>)
  403676:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403678:	687b      	ldr	r3, [r7, #4]
  40367a:	4a23      	ldr	r2, [pc, #140]	; (403708 <usart_serial_init+0x178>)
  40367c:	4293      	cmp	r3, r2
  40367e:	d111      	bne.n	4036a4 <usart_serial_init+0x114>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  403680:	200e      	movs	r0, #14
  403682:	4b17      	ldr	r3, [pc, #92]	; (4036e0 <usart_serial_init+0x150>)
  403684:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403686:	4b14      	ldr	r3, [pc, #80]	; (4036d8 <usart_serial_init+0x148>)
  403688:	4798      	blx	r3
  40368a:	4602      	mov	r2, r0
  40368c:	f107 030c 	add.w	r3, r7, #12
  403690:	4619      	mov	r1, r3
  403692:	6878      	ldr	r0, [r7, #4]
  403694:	4b19      	ldr	r3, [pc, #100]	; (4036fc <usart_serial_init+0x16c>)
  403696:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403698:	6878      	ldr	r0, [r7, #4]
  40369a:	4b19      	ldr	r3, [pc, #100]	; (403700 <usart_serial_init+0x170>)
  40369c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40369e:	6878      	ldr	r0, [r7, #4]
  4036a0:	4b18      	ldr	r3, [pc, #96]	; (403704 <usart_serial_init+0x174>)
  4036a2:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4036a4:	687b      	ldr	r3, [r7, #4]
  4036a6:	4a19      	ldr	r2, [pc, #100]	; (40370c <usart_serial_init+0x17c>)
  4036a8:	4293      	cmp	r3, r2
  4036aa:	d111      	bne.n	4036d0 <usart_serial_init+0x140>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4036ac:	200f      	movs	r0, #15
  4036ae:	4b0c      	ldr	r3, [pc, #48]	; (4036e0 <usart_serial_init+0x150>)
  4036b0:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4036b2:	4b09      	ldr	r3, [pc, #36]	; (4036d8 <usart_serial_init+0x148>)
  4036b4:	4798      	blx	r3
  4036b6:	4602      	mov	r2, r0
  4036b8:	f107 030c 	add.w	r3, r7, #12
  4036bc:	4619      	mov	r1, r3
  4036be:	6878      	ldr	r0, [r7, #4]
  4036c0:	4b0e      	ldr	r3, [pc, #56]	; (4036fc <usart_serial_init+0x16c>)
  4036c2:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4036c4:	6878      	ldr	r0, [r7, #4]
  4036c6:	4b0e      	ldr	r3, [pc, #56]	; (403700 <usart_serial_init+0x170>)
  4036c8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4036ca:	6878      	ldr	r0, [r7, #4]
  4036cc:	4b0d      	ldr	r3, [pc, #52]	; (403704 <usart_serial_init+0x174>)
  4036ce:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4036d0:	bf00      	nop
  4036d2:	3730      	adds	r7, #48	; 0x30
  4036d4:	46bd      	mov	sp, r7
  4036d6:	bd80      	pop	{r7, pc}
  4036d8:	00403561 	.word	0x00403561
  4036dc:	400e0800 	.word	0x400e0800
  4036e0:	00403575 	.word	0x00403575
  4036e4:	00401a29 	.word	0x00401a29
  4036e8:	400e0a00 	.word	0x400e0a00
  4036ec:	400e1a00 	.word	0x400e1a00
  4036f0:	400e1c00 	.word	0x400e1c00
  4036f4:	400e1e00 	.word	0x400e1e00
  4036f8:	40024000 	.word	0x40024000
  4036fc:	00401bc1 	.word	0x00401bc1
  403700:	00401c45 	.word	0x00401c45
  403704:	00401c79 	.word	0x00401c79
  403708:	40028000 	.word	0x40028000
  40370c:	4002c000 	.word	0x4002c000

00403710 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  403710:	b580      	push	{r7, lr}
  403712:	b082      	sub	sp, #8
  403714:	af00      	add	r7, sp, #0
  403716:	6078      	str	r0, [r7, #4]
  403718:	460b      	mov	r3, r1
  40371a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40371c:	687b      	ldr	r3, [r7, #4]
  40371e:	4a36      	ldr	r2, [pc, #216]	; (4037f8 <usart_serial_putchar+0xe8>)
  403720:	4293      	cmp	r3, r2
  403722:	d10a      	bne.n	40373a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  403724:	bf00      	nop
  403726:	78fb      	ldrb	r3, [r7, #3]
  403728:	4619      	mov	r1, r3
  40372a:	6878      	ldr	r0, [r7, #4]
  40372c:	4b33      	ldr	r3, [pc, #204]	; (4037fc <usart_serial_putchar+0xec>)
  40372e:	4798      	blx	r3
  403730:	4603      	mov	r3, r0
  403732:	2b00      	cmp	r3, #0
  403734:	d1f7      	bne.n	403726 <usart_serial_putchar+0x16>
		return 1;
  403736:	2301      	movs	r3, #1
  403738:	e05a      	b.n	4037f0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40373a:	687b      	ldr	r3, [r7, #4]
  40373c:	4a30      	ldr	r2, [pc, #192]	; (403800 <usart_serial_putchar+0xf0>)
  40373e:	4293      	cmp	r3, r2
  403740:	d10a      	bne.n	403758 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  403742:	bf00      	nop
  403744:	78fb      	ldrb	r3, [r7, #3]
  403746:	4619      	mov	r1, r3
  403748:	6878      	ldr	r0, [r7, #4]
  40374a:	4b2c      	ldr	r3, [pc, #176]	; (4037fc <usart_serial_putchar+0xec>)
  40374c:	4798      	blx	r3
  40374e:	4603      	mov	r3, r0
  403750:	2b00      	cmp	r3, #0
  403752:	d1f7      	bne.n	403744 <usart_serial_putchar+0x34>
		return 1;
  403754:	2301      	movs	r3, #1
  403756:	e04b      	b.n	4037f0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403758:	687b      	ldr	r3, [r7, #4]
  40375a:	4a2a      	ldr	r2, [pc, #168]	; (403804 <usart_serial_putchar+0xf4>)
  40375c:	4293      	cmp	r3, r2
  40375e:	d10a      	bne.n	403776 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  403760:	bf00      	nop
  403762:	78fb      	ldrb	r3, [r7, #3]
  403764:	4619      	mov	r1, r3
  403766:	6878      	ldr	r0, [r7, #4]
  403768:	4b24      	ldr	r3, [pc, #144]	; (4037fc <usart_serial_putchar+0xec>)
  40376a:	4798      	blx	r3
  40376c:	4603      	mov	r3, r0
  40376e:	2b00      	cmp	r3, #0
  403770:	d1f7      	bne.n	403762 <usart_serial_putchar+0x52>
		return 1;
  403772:	2301      	movs	r3, #1
  403774:	e03c      	b.n	4037f0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403776:	687b      	ldr	r3, [r7, #4]
  403778:	4a23      	ldr	r2, [pc, #140]	; (403808 <usart_serial_putchar+0xf8>)
  40377a:	4293      	cmp	r3, r2
  40377c:	d10a      	bne.n	403794 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40377e:	bf00      	nop
  403780:	78fb      	ldrb	r3, [r7, #3]
  403782:	4619      	mov	r1, r3
  403784:	6878      	ldr	r0, [r7, #4]
  403786:	4b1d      	ldr	r3, [pc, #116]	; (4037fc <usart_serial_putchar+0xec>)
  403788:	4798      	blx	r3
  40378a:	4603      	mov	r3, r0
  40378c:	2b00      	cmp	r3, #0
  40378e:	d1f7      	bne.n	403780 <usart_serial_putchar+0x70>
		return 1;
  403790:	2301      	movs	r3, #1
  403792:	e02d      	b.n	4037f0 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403794:	687b      	ldr	r3, [r7, #4]
  403796:	4a1d      	ldr	r2, [pc, #116]	; (40380c <usart_serial_putchar+0xfc>)
  403798:	4293      	cmp	r3, r2
  40379a:	d10a      	bne.n	4037b2 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40379c:	bf00      	nop
  40379e:	78fb      	ldrb	r3, [r7, #3]
  4037a0:	4619      	mov	r1, r3
  4037a2:	6878      	ldr	r0, [r7, #4]
  4037a4:	4b1a      	ldr	r3, [pc, #104]	; (403810 <usart_serial_putchar+0x100>)
  4037a6:	4798      	blx	r3
  4037a8:	4603      	mov	r3, r0
  4037aa:	2b00      	cmp	r3, #0
  4037ac:	d1f7      	bne.n	40379e <usart_serial_putchar+0x8e>
		return 1;
  4037ae:	2301      	movs	r3, #1
  4037b0:	e01e      	b.n	4037f0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4037b2:	687b      	ldr	r3, [r7, #4]
  4037b4:	4a17      	ldr	r2, [pc, #92]	; (403814 <usart_serial_putchar+0x104>)
  4037b6:	4293      	cmp	r3, r2
  4037b8:	d10a      	bne.n	4037d0 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4037ba:	bf00      	nop
  4037bc:	78fb      	ldrb	r3, [r7, #3]
  4037be:	4619      	mov	r1, r3
  4037c0:	6878      	ldr	r0, [r7, #4]
  4037c2:	4b13      	ldr	r3, [pc, #76]	; (403810 <usart_serial_putchar+0x100>)
  4037c4:	4798      	blx	r3
  4037c6:	4603      	mov	r3, r0
  4037c8:	2b00      	cmp	r3, #0
  4037ca:	d1f7      	bne.n	4037bc <usart_serial_putchar+0xac>
		return 1;
  4037cc:	2301      	movs	r3, #1
  4037ce:	e00f      	b.n	4037f0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4037d0:	687b      	ldr	r3, [r7, #4]
  4037d2:	4a11      	ldr	r2, [pc, #68]	; (403818 <usart_serial_putchar+0x108>)
  4037d4:	4293      	cmp	r3, r2
  4037d6:	d10a      	bne.n	4037ee <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  4037d8:	bf00      	nop
  4037da:	78fb      	ldrb	r3, [r7, #3]
  4037dc:	4619      	mov	r1, r3
  4037de:	6878      	ldr	r0, [r7, #4]
  4037e0:	4b0b      	ldr	r3, [pc, #44]	; (403810 <usart_serial_putchar+0x100>)
  4037e2:	4798      	blx	r3
  4037e4:	4603      	mov	r3, r0
  4037e6:	2b00      	cmp	r3, #0
  4037e8:	d1f7      	bne.n	4037da <usart_serial_putchar+0xca>
		return 1;
  4037ea:	2301      	movs	r3, #1
  4037ec:	e000      	b.n	4037f0 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4037ee:	2300      	movs	r3, #0
}
  4037f0:	4618      	mov	r0, r3
  4037f2:	3708      	adds	r7, #8
  4037f4:	46bd      	mov	sp, r7
  4037f6:	bd80      	pop	{r7, pc}
  4037f8:	400e0800 	.word	0x400e0800
  4037fc:	00401a81 	.word	0x00401a81
  403800:	400e0a00 	.word	0x400e0a00
  403804:	400e1a00 	.word	0x400e1a00
  403808:	400e1c00 	.word	0x400e1c00
  40380c:	40024000 	.word	0x40024000
  403810:	00401ce5 	.word	0x00401ce5
  403814:	40028000 	.word	0x40028000
  403818:	4002c000 	.word	0x4002c000

0040381c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40381c:	b580      	push	{r7, lr}
  40381e:	b084      	sub	sp, #16
  403820:	af00      	add	r7, sp, #0
  403822:	6078      	str	r0, [r7, #4]
  403824:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  403826:	2300      	movs	r3, #0
  403828:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40382a:	687b      	ldr	r3, [r7, #4]
  40382c:	4a34      	ldr	r2, [pc, #208]	; (403900 <usart_serial_getchar+0xe4>)
  40382e:	4293      	cmp	r3, r2
  403830:	d107      	bne.n	403842 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  403832:	bf00      	nop
  403834:	6839      	ldr	r1, [r7, #0]
  403836:	6878      	ldr	r0, [r7, #4]
  403838:	4b32      	ldr	r3, [pc, #200]	; (403904 <usart_serial_getchar+0xe8>)
  40383a:	4798      	blx	r3
  40383c:	4603      	mov	r3, r0
  40383e:	2b00      	cmp	r3, #0
  403840:	d1f8      	bne.n	403834 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403842:	687b      	ldr	r3, [r7, #4]
  403844:	4a30      	ldr	r2, [pc, #192]	; (403908 <usart_serial_getchar+0xec>)
  403846:	4293      	cmp	r3, r2
  403848:	d107      	bne.n	40385a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40384a:	bf00      	nop
  40384c:	6839      	ldr	r1, [r7, #0]
  40384e:	6878      	ldr	r0, [r7, #4]
  403850:	4b2c      	ldr	r3, [pc, #176]	; (403904 <usart_serial_getchar+0xe8>)
  403852:	4798      	blx	r3
  403854:	4603      	mov	r3, r0
  403856:	2b00      	cmp	r3, #0
  403858:	d1f8      	bne.n	40384c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40385a:	687b      	ldr	r3, [r7, #4]
  40385c:	4a2b      	ldr	r2, [pc, #172]	; (40390c <usart_serial_getchar+0xf0>)
  40385e:	4293      	cmp	r3, r2
  403860:	d107      	bne.n	403872 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  403862:	bf00      	nop
  403864:	6839      	ldr	r1, [r7, #0]
  403866:	6878      	ldr	r0, [r7, #4]
  403868:	4b26      	ldr	r3, [pc, #152]	; (403904 <usart_serial_getchar+0xe8>)
  40386a:	4798      	blx	r3
  40386c:	4603      	mov	r3, r0
  40386e:	2b00      	cmp	r3, #0
  403870:	d1f8      	bne.n	403864 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403872:	687b      	ldr	r3, [r7, #4]
  403874:	4a26      	ldr	r2, [pc, #152]	; (403910 <usart_serial_getchar+0xf4>)
  403876:	4293      	cmp	r3, r2
  403878:	d107      	bne.n	40388a <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40387a:	bf00      	nop
  40387c:	6839      	ldr	r1, [r7, #0]
  40387e:	6878      	ldr	r0, [r7, #4]
  403880:	4b20      	ldr	r3, [pc, #128]	; (403904 <usart_serial_getchar+0xe8>)
  403882:	4798      	blx	r3
  403884:	4603      	mov	r3, r0
  403886:	2b00      	cmp	r3, #0
  403888:	d1f8      	bne.n	40387c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40388a:	687b      	ldr	r3, [r7, #4]
  40388c:	4a21      	ldr	r2, [pc, #132]	; (403914 <usart_serial_getchar+0xf8>)
  40388e:	4293      	cmp	r3, r2
  403890:	d10d      	bne.n	4038ae <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  403892:	bf00      	nop
  403894:	f107 030c 	add.w	r3, r7, #12
  403898:	4619      	mov	r1, r3
  40389a:	6878      	ldr	r0, [r7, #4]
  40389c:	4b1e      	ldr	r3, [pc, #120]	; (403918 <usart_serial_getchar+0xfc>)
  40389e:	4798      	blx	r3
  4038a0:	4603      	mov	r3, r0
  4038a2:	2b00      	cmp	r3, #0
  4038a4:	d1f6      	bne.n	403894 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4038a6:	68fb      	ldr	r3, [r7, #12]
  4038a8:	b2da      	uxtb	r2, r3
  4038aa:	683b      	ldr	r3, [r7, #0]
  4038ac:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4038ae:	687b      	ldr	r3, [r7, #4]
  4038b0:	4a1a      	ldr	r2, [pc, #104]	; (40391c <usart_serial_getchar+0x100>)
  4038b2:	4293      	cmp	r3, r2
  4038b4:	d10d      	bne.n	4038d2 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4038b6:	bf00      	nop
  4038b8:	f107 030c 	add.w	r3, r7, #12
  4038bc:	4619      	mov	r1, r3
  4038be:	6878      	ldr	r0, [r7, #4]
  4038c0:	4b15      	ldr	r3, [pc, #84]	; (403918 <usart_serial_getchar+0xfc>)
  4038c2:	4798      	blx	r3
  4038c4:	4603      	mov	r3, r0
  4038c6:	2b00      	cmp	r3, #0
  4038c8:	d1f6      	bne.n	4038b8 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  4038ca:	68fb      	ldr	r3, [r7, #12]
  4038cc:	b2da      	uxtb	r2, r3
  4038ce:	683b      	ldr	r3, [r7, #0]
  4038d0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4038d2:	687b      	ldr	r3, [r7, #4]
  4038d4:	4a12      	ldr	r2, [pc, #72]	; (403920 <usart_serial_getchar+0x104>)
  4038d6:	4293      	cmp	r3, r2
  4038d8:	d10d      	bne.n	4038f6 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  4038da:	bf00      	nop
  4038dc:	f107 030c 	add.w	r3, r7, #12
  4038e0:	4619      	mov	r1, r3
  4038e2:	6878      	ldr	r0, [r7, #4]
  4038e4:	4b0c      	ldr	r3, [pc, #48]	; (403918 <usart_serial_getchar+0xfc>)
  4038e6:	4798      	blx	r3
  4038e8:	4603      	mov	r3, r0
  4038ea:	2b00      	cmp	r3, #0
  4038ec:	d1f6      	bne.n	4038dc <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4038ee:	68fb      	ldr	r3, [r7, #12]
  4038f0:	b2da      	uxtb	r2, r3
  4038f2:	683b      	ldr	r3, [r7, #0]
  4038f4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4038f6:	bf00      	nop
  4038f8:	3710      	adds	r7, #16
  4038fa:	46bd      	mov	sp, r7
  4038fc:	bd80      	pop	{r7, pc}
  4038fe:	bf00      	nop
  403900:	400e0800 	.word	0x400e0800
  403904:	00401ab1 	.word	0x00401ab1
  403908:	400e0a00 	.word	0x400e0a00
  40390c:	400e1a00 	.word	0x400e1a00
  403910:	400e1c00 	.word	0x400e1c00
  403914:	40024000 	.word	0x40024000
  403918:	00401d17 	.word	0x00401d17
  40391c:	40028000 	.word	0x40028000
  403920:	4002c000 	.word	0x4002c000

00403924 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  403924:	b580      	push	{r7, lr}
  403926:	b082      	sub	sp, #8
  403928:	af00      	add	r7, sp, #0
  40392a:	6078      	str	r0, [r7, #4]
  40392c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40392e:	4a0f      	ldr	r2, [pc, #60]	; (40396c <stdio_serial_init+0x48>)
  403930:	687b      	ldr	r3, [r7, #4]
  403932:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403934:	4b0e      	ldr	r3, [pc, #56]	; (403970 <stdio_serial_init+0x4c>)
  403936:	4a0f      	ldr	r2, [pc, #60]	; (403974 <stdio_serial_init+0x50>)
  403938:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40393a:	4b0f      	ldr	r3, [pc, #60]	; (403978 <stdio_serial_init+0x54>)
  40393c:	4a0f      	ldr	r2, [pc, #60]	; (40397c <stdio_serial_init+0x58>)
  40393e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  403940:	6839      	ldr	r1, [r7, #0]
  403942:	6878      	ldr	r0, [r7, #4]
  403944:	4b0e      	ldr	r3, [pc, #56]	; (403980 <stdio_serial_init+0x5c>)
  403946:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403948:	4b0e      	ldr	r3, [pc, #56]	; (403984 <stdio_serial_init+0x60>)
  40394a:	681b      	ldr	r3, [r3, #0]
  40394c:	689b      	ldr	r3, [r3, #8]
  40394e:	2100      	movs	r1, #0
  403950:	4618      	mov	r0, r3
  403952:	4b0d      	ldr	r3, [pc, #52]	; (403988 <stdio_serial_init+0x64>)
  403954:	4798      	blx	r3
	setbuf(stdin, NULL);
  403956:	4b0b      	ldr	r3, [pc, #44]	; (403984 <stdio_serial_init+0x60>)
  403958:	681b      	ldr	r3, [r3, #0]
  40395a:	685b      	ldr	r3, [r3, #4]
  40395c:	2100      	movs	r1, #0
  40395e:	4618      	mov	r0, r3
  403960:	4b09      	ldr	r3, [pc, #36]	; (403988 <stdio_serial_init+0x64>)
  403962:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  403964:	bf00      	nop
  403966:	3708      	adds	r7, #8
  403968:	46bd      	mov	sp, r7
  40396a:	bd80      	pop	{r7, pc}
  40396c:	20401124 	.word	0x20401124
  403970:	20401120 	.word	0x20401120
  403974:	00403711 	.word	0x00403711
  403978:	2040111c 	.word	0x2040111c
  40397c:	0040381d 	.word	0x0040381d
  403980:	00403591 	.word	0x00403591
  403984:	20400010 	.word	0x20400010
  403988:	004043a9 	.word	0x004043a9

0040398c <SysTick_Handler>:

volatile uint64_t unix_timestamp_ms = 0;
volatile uint32_t counter = 0;

void SysTick_Handler(void)
{
  40398c:	b490      	push	{r4, r7}
  40398e:	af00      	add	r7, sp, #0
	counter++;
  403990:	4b08      	ldr	r3, [pc, #32]	; (4039b4 <SysTick_Handler+0x28>)
  403992:	681b      	ldr	r3, [r3, #0]
  403994:	3301      	adds	r3, #1
  403996:	4a07      	ldr	r2, [pc, #28]	; (4039b4 <SysTick_Handler+0x28>)
  403998:	6013      	str	r3, [r2, #0]
	unix_timestamp_ms++;
  40399a:	4b07      	ldr	r3, [pc, #28]	; (4039b8 <SysTick_Handler+0x2c>)
  40399c:	e9d3 3400 	ldrd	r3, r4, [r3]
  4039a0:	3301      	adds	r3, #1
  4039a2:	f144 0400 	adc.w	r4, r4, #0
  4039a6:	4a04      	ldr	r2, [pc, #16]	; (4039b8 <SysTick_Handler+0x2c>)
  4039a8:	e9c2 3400 	strd	r3, r4, [r2]
}
  4039ac:	bf00      	nop
  4039ae:	46bd      	mov	sp, r7
  4039b0:	bc90      	pop	{r4, r7}
  4039b2:	4770      	bx	lr
  4039b4:	204010e0 	.word	0x204010e0
  4039b8:	204010d8 	.word	0x204010d8

004039bc <mdelay>:

static void mdelay(uint32_t delay)
{
  4039bc:	b480      	push	{r7}
  4039be:	b085      	sub	sp, #20
  4039c0:	af00      	add	r7, sp, #0
  4039c2:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	
	ticks = counter;
  4039c4:	4b08      	ldr	r3, [pc, #32]	; (4039e8 <mdelay+0x2c>)
  4039c6:	681b      	ldr	r3, [r3, #0]
  4039c8:	60fb      	str	r3, [r7, #12]
	while ((counter - ticks) < delay);
  4039ca:	bf00      	nop
  4039cc:	4b06      	ldr	r3, [pc, #24]	; (4039e8 <mdelay+0x2c>)
  4039ce:	681a      	ldr	r2, [r3, #0]
  4039d0:	68fb      	ldr	r3, [r7, #12]
  4039d2:	1ad2      	subs	r2, r2, r3
  4039d4:	687b      	ldr	r3, [r7, #4]
  4039d6:	429a      	cmp	r2, r3
  4039d8:	d3f8      	bcc.n	4039cc <mdelay+0x10>
}
  4039da:	bf00      	nop
  4039dc:	3714      	adds	r7, #20
  4039de:	46bd      	mov	sp, r7
  4039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039e4:	4770      	bx	lr
  4039e6:	bf00      	nop
  4039e8:	204010e0 	.word	0x204010e0

004039ec <configure_console>:
/**
 * \brief Configure UART console.
 */
static void configure_console(void)
{
  4039ec:	b590      	push	{r4, r7, lr}
  4039ee:	b085      	sub	sp, #20
  4039f0:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4039f2:	4b08      	ldr	r3, [pc, #32]	; (403a14 <configure_console+0x28>)
  4039f4:	463c      	mov	r4, r7
  4039f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4039f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4039fc:	200e      	movs	r0, #14
  4039fe:	4b06      	ldr	r3, [pc, #24]	; (403a18 <configure_console+0x2c>)
  403a00:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  403a02:	463b      	mov	r3, r7
  403a04:	4619      	mov	r1, r3
  403a06:	4805      	ldr	r0, [pc, #20]	; (403a1c <configure_console+0x30>)
  403a08:	4b05      	ldr	r3, [pc, #20]	; (403a20 <configure_console+0x34>)
  403a0a:	4798      	blx	r3
}
  403a0c:	bf00      	nop
  403a0e:	3714      	adds	r7, #20
  403a10:	46bd      	mov	sp, r7
  403a12:	bd90      	pop	{r4, r7, pc}
  403a14:	00406b48 	.word	0x00406b48
  403a18:	00403575 	.word	0x00403575
  403a1c:	40028000 	.word	0x40028000
  403a20:	00403925 	.word	0x00403925

00403a24 <mcan1_get_message_available>:
		
	}
}

void mcan1_get_message_available(void)
{
  403a24:	b590      	push	{r4, r7, lr}
  403a26:	b08b      	sub	sp, #44	; 0x2c
  403a28:	af00      	add	r7, sp, #0
	uint8_t i = 0;
  403a2a:	2300      	movs	r3, #0
  403a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(mcan1_available_message() > 0)
  403a30:	e02e      	b.n	403a90 <mcan1_get_message_available+0x6c>
	{
		mcan_timestamped_rx_message_t time_message;

		mcan1_get_message(&time_message);
  403a32:	463b      	mov	r3, r7
  403a34:	4618      	mov	r0, r3
  403a36:	4b1b      	ldr	r3, [pc, #108]	; (403aa4 <mcan1_get_message_available+0x80>)
  403a38:	4798      	blx	r3

		printf("[%i][%llu]", i, time_message.timestamp);
  403a3a:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
  403a3e:	e9d7 3400 	ldrd	r3, r4, [r7]
  403a42:	461a      	mov	r2, r3
  403a44:	4623      	mov	r3, r4
  403a46:	4818      	ldr	r0, [pc, #96]	; (403aa8 <mcan1_get_message_available+0x84>)
  403a48:	4c18      	ldr	r4, [pc, #96]	; (403aac <mcan1_get_message_available+0x88>)
  403a4a:	47a0      	blx	r4
		i++;
  403a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  403a50:	3301      	adds	r3, #1
  403a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		printf("(%X)", time_message.rx_message.id);
  403a56:	68fb      	ldr	r3, [r7, #12]
  403a58:	4619      	mov	r1, r3
  403a5a:	4815      	ldr	r0, [pc, #84]	; (403ab0 <mcan1_get_message_available+0x8c>)
  403a5c:	4b13      	ldr	r3, [pc, #76]	; (403aac <mcan1_get_message_available+0x88>)
  403a5e:	4798      	blx	r3

		for (uint16_t j = 0; j < time_message.rx_message.dlc; j++)
  403a60:	2300      	movs	r3, #0
  403a62:	84bb      	strh	r3, [r7, #36]	; 0x24
  403a64:	e00c      	b.n	403a80 <mcan1_get_message_available+0x5c>
		{
			printf("|0x%2X", time_message.rx_message.data[j]);
  403a66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  403a68:	f107 0228 	add.w	r2, r7, #40	; 0x28
  403a6c:	4413      	add	r3, r2
  403a6e:	f813 3c17 	ldrb.w	r3, [r3, #-23]
  403a72:	4619      	mov	r1, r3
  403a74:	480f      	ldr	r0, [pc, #60]	; (403ab4 <mcan1_get_message_available+0x90>)
  403a76:	4b0d      	ldr	r3, [pc, #52]	; (403aac <mcan1_get_message_available+0x88>)
  403a78:	4798      	blx	r3
		for (uint16_t j = 0; j < time_message.rx_message.dlc; j++)
  403a7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  403a7c:	3301      	adds	r3, #1
  403a7e:	84bb      	strh	r3, [r7, #36]	; 0x24
  403a80:	7c3b      	ldrb	r3, [r7, #16]
  403a82:	b29b      	uxth	r3, r3
  403a84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
  403a86:	429a      	cmp	r2, r3
  403a88:	d3ed      	bcc.n	403a66 <mcan1_get_message_available+0x42>
		}
		printf("|\r\n");
  403a8a:	480b      	ldr	r0, [pc, #44]	; (403ab8 <mcan1_get_message_available+0x94>)
  403a8c:	4b07      	ldr	r3, [pc, #28]	; (403aac <mcan1_get_message_available+0x88>)
  403a8e:	4798      	blx	r3
	while(mcan1_available_message() > 0)
  403a90:	4b0a      	ldr	r3, [pc, #40]	; (403abc <mcan1_get_message_available+0x98>)
  403a92:	4798      	blx	r3
  403a94:	4603      	mov	r3, r0
  403a96:	2b00      	cmp	r3, #0
  403a98:	d1cb      	bne.n	403a32 <mcan1_get_message_available+0xe>
		
	}
}
  403a9a:	bf00      	nop
  403a9c:	372c      	adds	r7, #44	; 0x2c
  403a9e:	46bd      	mov	sp, r7
  403aa0:	bd90      	pop	{r4, r7, pc}
  403aa2:	bf00      	nop
  403aa4:	004033f9 	.word	0x004033f9
  403aa8:	00406b58 	.word	0x00406b58
  403aac:	00403c05 	.word	0x00403c05
  403ab0:	00406b64 	.word	0x00406b64
  403ab4:	00406b6c 	.word	0x00406b6c
  403ab8:	00406b74 	.word	0x00406b74
  403abc:	004033e1 	.word	0x004033e1

00403ac0 <main>:
uint8_t a = 0;

int main(void)
{
  403ac0:	b590      	push	{r4, r7, lr}
  403ac2:	b085      	sub	sp, #20
  403ac4:	af02      	add	r7, sp, #8
	sysclk_init();
  403ac6:	4b2a      	ldr	r3, [pc, #168]	; (403b70 <main+0xb0>)
  403ac8:	4798      	blx	r3
	board_init();
  403aca:	4b2a      	ldr	r3, [pc, #168]	; (403b74 <main+0xb4>)
  403acc:	4798      	blx	r3

	configure_console();
  403ace:	4b2a      	ldr	r3, [pc, #168]	; (403b78 <main+0xb8>)
  403ad0:	4798      	blx	r3
    mcan0_configure(800*1000, 64, 64);
  403ad2:	2240      	movs	r2, #64	; 0x40
  403ad4:	2140      	movs	r1, #64	; 0x40
  403ad6:	4829      	ldr	r0, [pc, #164]	; (403b7c <main+0xbc>)
  403ad8:	4b29      	ldr	r3, [pc, #164]	; (403b80 <main+0xc0>)
  403ada:	4798      	blx	r3
    mcan1_configure(800*1000, 64, 64);
  403adc:	2240      	movs	r2, #64	; 0x40
  403ade:	2140      	movs	r1, #64	; 0x40
  403ae0:	4826      	ldr	r0, [pc, #152]	; (403b7c <main+0xbc>)
  403ae2:	4b28      	ldr	r3, [pc, #160]	; (403b84 <main+0xc4>)
  403ae4:	4798      	blx	r3
	
	SysTick_Config(sysclk_get_cpu_hz() / 1000);
  403ae6:	4b28      	ldr	r3, [pc, #160]	; (403b88 <main+0xc8>)
  403ae8:	4798      	blx	r3
  403aea:	4602      	mov	r2, r0
  403aec:	4b27      	ldr	r3, [pc, #156]	; (403b8c <main+0xcc>)
  403aee:	fba3 2302 	umull	r2, r3, r3, r2
  403af2:	099b      	lsrs	r3, r3, #6
  403af4:	4618      	mov	r0, r3
  403af6:	4b26      	ldr	r3, [pc, #152]	; (403b90 <main+0xd0>)
  403af8:	4798      	blx	r3
	printf("________________________START_____________________________________\r\n");
  403afa:	4826      	ldr	r0, [pc, #152]	; (403b94 <main+0xd4>)
  403afc:	4b26      	ldr	r3, [pc, #152]	; (403b98 <main+0xd8>)
  403afe:	4798      	blx	r3
	while (1)
	{
		printf("---------------------------------%i--------------------------------\r\n", a);
  403b00:	4b26      	ldr	r3, [pc, #152]	; (403b9c <main+0xdc>)
  403b02:	781b      	ldrb	r3, [r3, #0]
  403b04:	4619      	mov	r1, r3
  403b06:	4826      	ldr	r0, [pc, #152]	; (403ba0 <main+0xe0>)
  403b08:	4b23      	ldr	r3, [pc, #140]	; (403b98 <main+0xd8>)
  403b0a:	4798      	blx	r3
		a++;
  403b0c:	4b23      	ldr	r3, [pc, #140]	; (403b9c <main+0xdc>)
  403b0e:	781b      	ldrb	r3, [r3, #0]
  403b10:	3301      	adds	r3, #1
  403b12:	b2da      	uxtb	r2, r3
  403b14:	4b21      	ldr	r3, [pc, #132]	; (403b9c <main+0xdc>)
  403b16:	701a      	strb	r2, [r3, #0]
		
		mdelay(50);
  403b18:	2032      	movs	r0, #50	; 0x32
  403b1a:	4b22      	ldr	r3, [pc, #136]	; (403ba4 <main+0xe4>)
  403b1c:	4798      	blx	r3
		
		mcan1_get_message_available();
  403b1e:	4b22      	ldr	r3, [pc, #136]	; (403ba8 <main+0xe8>)
  403b20:	4798      	blx	r3
		
		#define data_len 4
		for (uint8_t i = 0; i < 64; i++)
  403b22:	2300      	movs	r3, #0
  403b24:	71fb      	strb	r3, [r7, #7]
  403b26:	e00a      	b.n	403b3e <main+0x7e>
		{
			mcan0_send_message(i, tx_message, data_len, false, false);
  403b28:	79f8      	ldrb	r0, [r7, #7]
  403b2a:	2300      	movs	r3, #0
  403b2c:	9300      	str	r3, [sp, #0]
  403b2e:	2300      	movs	r3, #0
  403b30:	2204      	movs	r2, #4
  403b32:	491e      	ldr	r1, [pc, #120]	; (403bac <main+0xec>)
  403b34:	4c1e      	ldr	r4, [pc, #120]	; (403bb0 <main+0xf0>)
  403b36:	47a0      	blx	r4
		for (uint8_t i = 0; i < 64; i++)
  403b38:	79fb      	ldrb	r3, [r7, #7]
  403b3a:	3301      	adds	r3, #1
  403b3c:	71fb      	strb	r3, [r7, #7]
  403b3e:	79fb      	ldrb	r3, [r7, #7]
  403b40:	2b3f      	cmp	r3, #63	; 0x3f
  403b42:	d9f1      	bls.n	403b28 <main+0x68>
		}
	
		for (uint32_t i = 0; i < data_len; i++)
  403b44:	2300      	movs	r3, #0
  403b46:	603b      	str	r3, [r7, #0]
  403b48:	e00d      	b.n	403b66 <main+0xa6>
		{
			tx_message[i]++;
  403b4a:	4a18      	ldr	r2, [pc, #96]	; (403bac <main+0xec>)
  403b4c:	683b      	ldr	r3, [r7, #0]
  403b4e:	4413      	add	r3, r2
  403b50:	781b      	ldrb	r3, [r3, #0]
  403b52:	3301      	adds	r3, #1
  403b54:	b2d9      	uxtb	r1, r3
  403b56:	4a15      	ldr	r2, [pc, #84]	; (403bac <main+0xec>)
  403b58:	683b      	ldr	r3, [r7, #0]
  403b5a:	4413      	add	r3, r2
  403b5c:	460a      	mov	r2, r1
  403b5e:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < data_len; i++)
  403b60:	683b      	ldr	r3, [r7, #0]
  403b62:	3301      	adds	r3, #1
  403b64:	603b      	str	r3, [r7, #0]
  403b66:	683b      	ldr	r3, [r7, #0]
  403b68:	2b03      	cmp	r3, #3
  403b6a:	d9ee      	bls.n	403b4a <main+0x8a>
		printf("---------------------------------%i--------------------------------\r\n", a);
  403b6c:	e7c8      	b.n	403b00 <main+0x40>
  403b6e:	bf00      	nop
  403b70:	004004d5 	.word	0x004004d5
  403b74:	00400909 	.word	0x00400909
  403b78:	004039ed 	.word	0x004039ed
  403b7c:	000c3500 	.word	0x000c3500
  403b80:	004027f1 	.word	0x004027f1
  403b84:	00402941 	.word	0x00402941
  403b88:	0040354d 	.word	0x0040354d
  403b8c:	10624dd3 	.word	0x10624dd3
  403b90:	00403471 	.word	0x00403471
  403b94:	00406b78 	.word	0x00406b78
  403b98:	00403c05 	.word	0x00403c05
  403b9c:	204010e4 	.word	0x204010e4
  403ba0:	00406bc0 	.word	0x00406bc0
  403ba4:	004039bd 	.word	0x004039bd
  403ba8:	00403a25 	.word	0x00403a25
  403bac:	20400008 	.word	0x20400008
  403bb0:	00403291 	.word	0x00403291

00403bb4 <__libc_init_array>:
  403bb4:	b570      	push	{r4, r5, r6, lr}
  403bb6:	4e0f      	ldr	r6, [pc, #60]	; (403bf4 <__libc_init_array+0x40>)
  403bb8:	4d0f      	ldr	r5, [pc, #60]	; (403bf8 <__libc_init_array+0x44>)
  403bba:	1b76      	subs	r6, r6, r5
  403bbc:	10b6      	asrs	r6, r6, #2
  403bbe:	bf18      	it	ne
  403bc0:	2400      	movne	r4, #0
  403bc2:	d005      	beq.n	403bd0 <__libc_init_array+0x1c>
  403bc4:	3401      	adds	r4, #1
  403bc6:	f855 3b04 	ldr.w	r3, [r5], #4
  403bca:	4798      	blx	r3
  403bcc:	42a6      	cmp	r6, r4
  403bce:	d1f9      	bne.n	403bc4 <__libc_init_array+0x10>
  403bd0:	4e0a      	ldr	r6, [pc, #40]	; (403bfc <__libc_init_array+0x48>)
  403bd2:	4d0b      	ldr	r5, [pc, #44]	; (403c00 <__libc_init_array+0x4c>)
  403bd4:	1b76      	subs	r6, r6, r5
  403bd6:	f003 f8cb 	bl	406d70 <_init>
  403bda:	10b6      	asrs	r6, r6, #2
  403bdc:	bf18      	it	ne
  403bde:	2400      	movne	r4, #0
  403be0:	d006      	beq.n	403bf0 <__libc_init_array+0x3c>
  403be2:	3401      	adds	r4, #1
  403be4:	f855 3b04 	ldr.w	r3, [r5], #4
  403be8:	4798      	blx	r3
  403bea:	42a6      	cmp	r6, r4
  403bec:	d1f9      	bne.n	403be2 <__libc_init_array+0x2e>
  403bee:	bd70      	pop	{r4, r5, r6, pc}
  403bf0:	bd70      	pop	{r4, r5, r6, pc}
  403bf2:	bf00      	nop
  403bf4:	00406d7c 	.word	0x00406d7c
  403bf8:	00406d7c 	.word	0x00406d7c
  403bfc:	00406d84 	.word	0x00406d84
  403c00:	00406d7c 	.word	0x00406d7c

00403c04 <iprintf>:
  403c04:	b40f      	push	{r0, r1, r2, r3}
  403c06:	b500      	push	{lr}
  403c08:	4907      	ldr	r1, [pc, #28]	; (403c28 <iprintf+0x24>)
  403c0a:	b083      	sub	sp, #12
  403c0c:	ab04      	add	r3, sp, #16
  403c0e:	6808      	ldr	r0, [r1, #0]
  403c10:	f853 2b04 	ldr.w	r2, [r3], #4
  403c14:	6881      	ldr	r1, [r0, #8]
  403c16:	9301      	str	r3, [sp, #4]
  403c18:	f000 fcd6 	bl	4045c8 <_vfiprintf_r>
  403c1c:	b003      	add	sp, #12
  403c1e:	f85d eb04 	ldr.w	lr, [sp], #4
  403c22:	b004      	add	sp, #16
  403c24:	4770      	bx	lr
  403c26:	bf00      	nop
  403c28:	20400010 	.word	0x20400010

00403c2c <malloc>:
  403c2c:	4b02      	ldr	r3, [pc, #8]	; (403c38 <malloc+0xc>)
  403c2e:	4601      	mov	r1, r0
  403c30:	6818      	ldr	r0, [r3, #0]
  403c32:	f000 b803 	b.w	403c3c <_malloc_r>
  403c36:	bf00      	nop
  403c38:	20400010 	.word	0x20400010

00403c3c <_malloc_r>:
  403c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c40:	f101 060b 	add.w	r6, r1, #11
  403c44:	2e16      	cmp	r6, #22
  403c46:	b083      	sub	sp, #12
  403c48:	4605      	mov	r5, r0
  403c4a:	f240 809e 	bls.w	403d8a <_malloc_r+0x14e>
  403c4e:	f036 0607 	bics.w	r6, r6, #7
  403c52:	f100 80bd 	bmi.w	403dd0 <_malloc_r+0x194>
  403c56:	42b1      	cmp	r1, r6
  403c58:	f200 80ba 	bhi.w	403dd0 <_malloc_r+0x194>
  403c5c:	f000 fb86 	bl	40436c <__malloc_lock>
  403c60:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403c64:	f0c0 8293 	bcc.w	40418e <_malloc_r+0x552>
  403c68:	0a73      	lsrs	r3, r6, #9
  403c6a:	f000 80b8 	beq.w	403dde <_malloc_r+0x1a2>
  403c6e:	2b04      	cmp	r3, #4
  403c70:	f200 8179 	bhi.w	403f66 <_malloc_r+0x32a>
  403c74:	09b3      	lsrs	r3, r6, #6
  403c76:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403c7a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403c7e:	00c3      	lsls	r3, r0, #3
  403c80:	4fbf      	ldr	r7, [pc, #764]	; (403f80 <_malloc_r+0x344>)
  403c82:	443b      	add	r3, r7
  403c84:	f1a3 0108 	sub.w	r1, r3, #8
  403c88:	685c      	ldr	r4, [r3, #4]
  403c8a:	42a1      	cmp	r1, r4
  403c8c:	d106      	bne.n	403c9c <_malloc_r+0x60>
  403c8e:	e00c      	b.n	403caa <_malloc_r+0x6e>
  403c90:	2a00      	cmp	r2, #0
  403c92:	f280 80aa 	bge.w	403dea <_malloc_r+0x1ae>
  403c96:	68e4      	ldr	r4, [r4, #12]
  403c98:	42a1      	cmp	r1, r4
  403c9a:	d006      	beq.n	403caa <_malloc_r+0x6e>
  403c9c:	6863      	ldr	r3, [r4, #4]
  403c9e:	f023 0303 	bic.w	r3, r3, #3
  403ca2:	1b9a      	subs	r2, r3, r6
  403ca4:	2a0f      	cmp	r2, #15
  403ca6:	ddf3      	ble.n	403c90 <_malloc_r+0x54>
  403ca8:	4670      	mov	r0, lr
  403caa:	693c      	ldr	r4, [r7, #16]
  403cac:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403f94 <_malloc_r+0x358>
  403cb0:	4574      	cmp	r4, lr
  403cb2:	f000 81ab 	beq.w	40400c <_malloc_r+0x3d0>
  403cb6:	6863      	ldr	r3, [r4, #4]
  403cb8:	f023 0303 	bic.w	r3, r3, #3
  403cbc:	1b9a      	subs	r2, r3, r6
  403cbe:	2a0f      	cmp	r2, #15
  403cc0:	f300 8190 	bgt.w	403fe4 <_malloc_r+0x3a8>
  403cc4:	2a00      	cmp	r2, #0
  403cc6:	f8c7 e014 	str.w	lr, [r7, #20]
  403cca:	f8c7 e010 	str.w	lr, [r7, #16]
  403cce:	f280 809d 	bge.w	403e0c <_malloc_r+0x1d0>
  403cd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403cd6:	f080 8161 	bcs.w	403f9c <_malloc_r+0x360>
  403cda:	08db      	lsrs	r3, r3, #3
  403cdc:	f103 0c01 	add.w	ip, r3, #1
  403ce0:	1099      	asrs	r1, r3, #2
  403ce2:	687a      	ldr	r2, [r7, #4]
  403ce4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403ce8:	f8c4 8008 	str.w	r8, [r4, #8]
  403cec:	2301      	movs	r3, #1
  403cee:	408b      	lsls	r3, r1
  403cf0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403cf4:	4313      	orrs	r3, r2
  403cf6:	3908      	subs	r1, #8
  403cf8:	60e1      	str	r1, [r4, #12]
  403cfa:	607b      	str	r3, [r7, #4]
  403cfc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403d00:	f8c8 400c 	str.w	r4, [r8, #12]
  403d04:	1082      	asrs	r2, r0, #2
  403d06:	2401      	movs	r4, #1
  403d08:	4094      	lsls	r4, r2
  403d0a:	429c      	cmp	r4, r3
  403d0c:	f200 808b 	bhi.w	403e26 <_malloc_r+0x1ea>
  403d10:	421c      	tst	r4, r3
  403d12:	d106      	bne.n	403d22 <_malloc_r+0xe6>
  403d14:	f020 0003 	bic.w	r0, r0, #3
  403d18:	0064      	lsls	r4, r4, #1
  403d1a:	421c      	tst	r4, r3
  403d1c:	f100 0004 	add.w	r0, r0, #4
  403d20:	d0fa      	beq.n	403d18 <_malloc_r+0xdc>
  403d22:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403d26:	46cc      	mov	ip, r9
  403d28:	4680      	mov	r8, r0
  403d2a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403d2e:	459c      	cmp	ip, r3
  403d30:	d107      	bne.n	403d42 <_malloc_r+0x106>
  403d32:	e16d      	b.n	404010 <_malloc_r+0x3d4>
  403d34:	2a00      	cmp	r2, #0
  403d36:	f280 817b 	bge.w	404030 <_malloc_r+0x3f4>
  403d3a:	68db      	ldr	r3, [r3, #12]
  403d3c:	459c      	cmp	ip, r3
  403d3e:	f000 8167 	beq.w	404010 <_malloc_r+0x3d4>
  403d42:	6859      	ldr	r1, [r3, #4]
  403d44:	f021 0103 	bic.w	r1, r1, #3
  403d48:	1b8a      	subs	r2, r1, r6
  403d4a:	2a0f      	cmp	r2, #15
  403d4c:	ddf2      	ble.n	403d34 <_malloc_r+0xf8>
  403d4e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403d52:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403d56:	9300      	str	r3, [sp, #0]
  403d58:	199c      	adds	r4, r3, r6
  403d5a:	4628      	mov	r0, r5
  403d5c:	f046 0601 	orr.w	r6, r6, #1
  403d60:	f042 0501 	orr.w	r5, r2, #1
  403d64:	605e      	str	r6, [r3, #4]
  403d66:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d6a:	f8cc 8008 	str.w	r8, [ip, #8]
  403d6e:	617c      	str	r4, [r7, #20]
  403d70:	613c      	str	r4, [r7, #16]
  403d72:	f8c4 e00c 	str.w	lr, [r4, #12]
  403d76:	f8c4 e008 	str.w	lr, [r4, #8]
  403d7a:	6065      	str	r5, [r4, #4]
  403d7c:	505a      	str	r2, [r3, r1]
  403d7e:	f000 fafb 	bl	404378 <__malloc_unlock>
  403d82:	9b00      	ldr	r3, [sp, #0]
  403d84:	f103 0408 	add.w	r4, r3, #8
  403d88:	e01e      	b.n	403dc8 <_malloc_r+0x18c>
  403d8a:	2910      	cmp	r1, #16
  403d8c:	d820      	bhi.n	403dd0 <_malloc_r+0x194>
  403d8e:	f000 faed 	bl	40436c <__malloc_lock>
  403d92:	2610      	movs	r6, #16
  403d94:	2318      	movs	r3, #24
  403d96:	2002      	movs	r0, #2
  403d98:	4f79      	ldr	r7, [pc, #484]	; (403f80 <_malloc_r+0x344>)
  403d9a:	443b      	add	r3, r7
  403d9c:	f1a3 0208 	sub.w	r2, r3, #8
  403da0:	685c      	ldr	r4, [r3, #4]
  403da2:	4294      	cmp	r4, r2
  403da4:	f000 813d 	beq.w	404022 <_malloc_r+0x3e6>
  403da8:	6863      	ldr	r3, [r4, #4]
  403daa:	68e1      	ldr	r1, [r4, #12]
  403dac:	68a6      	ldr	r6, [r4, #8]
  403dae:	f023 0303 	bic.w	r3, r3, #3
  403db2:	4423      	add	r3, r4
  403db4:	4628      	mov	r0, r5
  403db6:	685a      	ldr	r2, [r3, #4]
  403db8:	60f1      	str	r1, [r6, #12]
  403dba:	f042 0201 	orr.w	r2, r2, #1
  403dbe:	608e      	str	r6, [r1, #8]
  403dc0:	605a      	str	r2, [r3, #4]
  403dc2:	f000 fad9 	bl	404378 <__malloc_unlock>
  403dc6:	3408      	adds	r4, #8
  403dc8:	4620      	mov	r0, r4
  403dca:	b003      	add	sp, #12
  403dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dd0:	2400      	movs	r4, #0
  403dd2:	230c      	movs	r3, #12
  403dd4:	4620      	mov	r0, r4
  403dd6:	602b      	str	r3, [r5, #0]
  403dd8:	b003      	add	sp, #12
  403dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dde:	2040      	movs	r0, #64	; 0x40
  403de0:	f44f 7300 	mov.w	r3, #512	; 0x200
  403de4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403de8:	e74a      	b.n	403c80 <_malloc_r+0x44>
  403dea:	4423      	add	r3, r4
  403dec:	68e1      	ldr	r1, [r4, #12]
  403dee:	685a      	ldr	r2, [r3, #4]
  403df0:	68a6      	ldr	r6, [r4, #8]
  403df2:	f042 0201 	orr.w	r2, r2, #1
  403df6:	60f1      	str	r1, [r6, #12]
  403df8:	4628      	mov	r0, r5
  403dfa:	608e      	str	r6, [r1, #8]
  403dfc:	605a      	str	r2, [r3, #4]
  403dfe:	f000 fabb 	bl	404378 <__malloc_unlock>
  403e02:	3408      	adds	r4, #8
  403e04:	4620      	mov	r0, r4
  403e06:	b003      	add	sp, #12
  403e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e0c:	4423      	add	r3, r4
  403e0e:	4628      	mov	r0, r5
  403e10:	685a      	ldr	r2, [r3, #4]
  403e12:	f042 0201 	orr.w	r2, r2, #1
  403e16:	605a      	str	r2, [r3, #4]
  403e18:	f000 faae 	bl	404378 <__malloc_unlock>
  403e1c:	3408      	adds	r4, #8
  403e1e:	4620      	mov	r0, r4
  403e20:	b003      	add	sp, #12
  403e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e26:	68bc      	ldr	r4, [r7, #8]
  403e28:	6863      	ldr	r3, [r4, #4]
  403e2a:	f023 0803 	bic.w	r8, r3, #3
  403e2e:	45b0      	cmp	r8, r6
  403e30:	d304      	bcc.n	403e3c <_malloc_r+0x200>
  403e32:	eba8 0306 	sub.w	r3, r8, r6
  403e36:	2b0f      	cmp	r3, #15
  403e38:	f300 8085 	bgt.w	403f46 <_malloc_r+0x30a>
  403e3c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403f98 <_malloc_r+0x35c>
  403e40:	4b50      	ldr	r3, [pc, #320]	; (403f84 <_malloc_r+0x348>)
  403e42:	f8d9 2000 	ldr.w	r2, [r9]
  403e46:	681b      	ldr	r3, [r3, #0]
  403e48:	3201      	adds	r2, #1
  403e4a:	4433      	add	r3, r6
  403e4c:	eb04 0a08 	add.w	sl, r4, r8
  403e50:	f000 8155 	beq.w	4040fe <_malloc_r+0x4c2>
  403e54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403e58:	330f      	adds	r3, #15
  403e5a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403e5e:	f02b 0b0f 	bic.w	fp, fp, #15
  403e62:	4659      	mov	r1, fp
  403e64:	4628      	mov	r0, r5
  403e66:	f000 fa8d 	bl	404384 <_sbrk_r>
  403e6a:	1c41      	adds	r1, r0, #1
  403e6c:	4602      	mov	r2, r0
  403e6e:	f000 80fc 	beq.w	40406a <_malloc_r+0x42e>
  403e72:	4582      	cmp	sl, r0
  403e74:	f200 80f7 	bhi.w	404066 <_malloc_r+0x42a>
  403e78:	4b43      	ldr	r3, [pc, #268]	; (403f88 <_malloc_r+0x34c>)
  403e7a:	6819      	ldr	r1, [r3, #0]
  403e7c:	4459      	add	r1, fp
  403e7e:	6019      	str	r1, [r3, #0]
  403e80:	f000 814d 	beq.w	40411e <_malloc_r+0x4e2>
  403e84:	f8d9 0000 	ldr.w	r0, [r9]
  403e88:	3001      	adds	r0, #1
  403e8a:	bf1b      	ittet	ne
  403e8c:	eba2 0a0a 	subne.w	sl, r2, sl
  403e90:	4451      	addne	r1, sl
  403e92:	f8c9 2000 	streq.w	r2, [r9]
  403e96:	6019      	strne	r1, [r3, #0]
  403e98:	f012 0107 	ands.w	r1, r2, #7
  403e9c:	f000 8115 	beq.w	4040ca <_malloc_r+0x48e>
  403ea0:	f1c1 0008 	rsb	r0, r1, #8
  403ea4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403ea8:	4402      	add	r2, r0
  403eaa:	3108      	adds	r1, #8
  403eac:	eb02 090b 	add.w	r9, r2, fp
  403eb0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403eb4:	eba1 0909 	sub.w	r9, r1, r9
  403eb8:	4649      	mov	r1, r9
  403eba:	4628      	mov	r0, r5
  403ebc:	9301      	str	r3, [sp, #4]
  403ebe:	9200      	str	r2, [sp, #0]
  403ec0:	f000 fa60 	bl	404384 <_sbrk_r>
  403ec4:	1c43      	adds	r3, r0, #1
  403ec6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403eca:	f000 8143 	beq.w	404154 <_malloc_r+0x518>
  403ece:	1a80      	subs	r0, r0, r2
  403ed0:	4448      	add	r0, r9
  403ed2:	f040 0001 	orr.w	r0, r0, #1
  403ed6:	6819      	ldr	r1, [r3, #0]
  403ed8:	60ba      	str	r2, [r7, #8]
  403eda:	4449      	add	r1, r9
  403edc:	42bc      	cmp	r4, r7
  403ede:	6050      	str	r0, [r2, #4]
  403ee0:	6019      	str	r1, [r3, #0]
  403ee2:	d017      	beq.n	403f14 <_malloc_r+0x2d8>
  403ee4:	f1b8 0f0f 	cmp.w	r8, #15
  403ee8:	f240 80fb 	bls.w	4040e2 <_malloc_r+0x4a6>
  403eec:	6860      	ldr	r0, [r4, #4]
  403eee:	f1a8 020c 	sub.w	r2, r8, #12
  403ef2:	f022 0207 	bic.w	r2, r2, #7
  403ef6:	eb04 0e02 	add.w	lr, r4, r2
  403efa:	f000 0001 	and.w	r0, r0, #1
  403efe:	f04f 0c05 	mov.w	ip, #5
  403f02:	4310      	orrs	r0, r2
  403f04:	2a0f      	cmp	r2, #15
  403f06:	6060      	str	r0, [r4, #4]
  403f08:	f8ce c004 	str.w	ip, [lr, #4]
  403f0c:	f8ce c008 	str.w	ip, [lr, #8]
  403f10:	f200 8117 	bhi.w	404142 <_malloc_r+0x506>
  403f14:	4b1d      	ldr	r3, [pc, #116]	; (403f8c <_malloc_r+0x350>)
  403f16:	68bc      	ldr	r4, [r7, #8]
  403f18:	681a      	ldr	r2, [r3, #0]
  403f1a:	4291      	cmp	r1, r2
  403f1c:	bf88      	it	hi
  403f1e:	6019      	strhi	r1, [r3, #0]
  403f20:	4b1b      	ldr	r3, [pc, #108]	; (403f90 <_malloc_r+0x354>)
  403f22:	681a      	ldr	r2, [r3, #0]
  403f24:	4291      	cmp	r1, r2
  403f26:	6862      	ldr	r2, [r4, #4]
  403f28:	bf88      	it	hi
  403f2a:	6019      	strhi	r1, [r3, #0]
  403f2c:	f022 0203 	bic.w	r2, r2, #3
  403f30:	4296      	cmp	r6, r2
  403f32:	eba2 0306 	sub.w	r3, r2, r6
  403f36:	d801      	bhi.n	403f3c <_malloc_r+0x300>
  403f38:	2b0f      	cmp	r3, #15
  403f3a:	dc04      	bgt.n	403f46 <_malloc_r+0x30a>
  403f3c:	4628      	mov	r0, r5
  403f3e:	f000 fa1b 	bl	404378 <__malloc_unlock>
  403f42:	2400      	movs	r4, #0
  403f44:	e740      	b.n	403dc8 <_malloc_r+0x18c>
  403f46:	19a2      	adds	r2, r4, r6
  403f48:	f043 0301 	orr.w	r3, r3, #1
  403f4c:	f046 0601 	orr.w	r6, r6, #1
  403f50:	6066      	str	r6, [r4, #4]
  403f52:	4628      	mov	r0, r5
  403f54:	60ba      	str	r2, [r7, #8]
  403f56:	6053      	str	r3, [r2, #4]
  403f58:	f000 fa0e 	bl	404378 <__malloc_unlock>
  403f5c:	3408      	adds	r4, #8
  403f5e:	4620      	mov	r0, r4
  403f60:	b003      	add	sp, #12
  403f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f66:	2b14      	cmp	r3, #20
  403f68:	d971      	bls.n	40404e <_malloc_r+0x412>
  403f6a:	2b54      	cmp	r3, #84	; 0x54
  403f6c:	f200 80a3 	bhi.w	4040b6 <_malloc_r+0x47a>
  403f70:	0b33      	lsrs	r3, r6, #12
  403f72:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403f76:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403f7a:	00c3      	lsls	r3, r0, #3
  403f7c:	e680      	b.n	403c80 <_malloc_r+0x44>
  403f7e:	bf00      	nop
  403f80:	20400440 	.word	0x20400440
  403f84:	20401118 	.word	0x20401118
  403f88:	204010e8 	.word	0x204010e8
  403f8c:	20401110 	.word	0x20401110
  403f90:	20401114 	.word	0x20401114
  403f94:	20400448 	.word	0x20400448
  403f98:	20400848 	.word	0x20400848
  403f9c:	0a5a      	lsrs	r2, r3, #9
  403f9e:	2a04      	cmp	r2, #4
  403fa0:	d95b      	bls.n	40405a <_malloc_r+0x41e>
  403fa2:	2a14      	cmp	r2, #20
  403fa4:	f200 80ae 	bhi.w	404104 <_malloc_r+0x4c8>
  403fa8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403fac:	00c9      	lsls	r1, r1, #3
  403fae:	325b      	adds	r2, #91	; 0x5b
  403fb0:	eb07 0c01 	add.w	ip, r7, r1
  403fb4:	5879      	ldr	r1, [r7, r1]
  403fb6:	f1ac 0c08 	sub.w	ip, ip, #8
  403fba:	458c      	cmp	ip, r1
  403fbc:	f000 8088 	beq.w	4040d0 <_malloc_r+0x494>
  403fc0:	684a      	ldr	r2, [r1, #4]
  403fc2:	f022 0203 	bic.w	r2, r2, #3
  403fc6:	4293      	cmp	r3, r2
  403fc8:	d273      	bcs.n	4040b2 <_malloc_r+0x476>
  403fca:	6889      	ldr	r1, [r1, #8]
  403fcc:	458c      	cmp	ip, r1
  403fce:	d1f7      	bne.n	403fc0 <_malloc_r+0x384>
  403fd0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403fd4:	687b      	ldr	r3, [r7, #4]
  403fd6:	60e2      	str	r2, [r4, #12]
  403fd8:	f8c4 c008 	str.w	ip, [r4, #8]
  403fdc:	6094      	str	r4, [r2, #8]
  403fde:	f8cc 400c 	str.w	r4, [ip, #12]
  403fe2:	e68f      	b.n	403d04 <_malloc_r+0xc8>
  403fe4:	19a1      	adds	r1, r4, r6
  403fe6:	f046 0c01 	orr.w	ip, r6, #1
  403fea:	f042 0601 	orr.w	r6, r2, #1
  403fee:	f8c4 c004 	str.w	ip, [r4, #4]
  403ff2:	4628      	mov	r0, r5
  403ff4:	6179      	str	r1, [r7, #20]
  403ff6:	6139      	str	r1, [r7, #16]
  403ff8:	f8c1 e00c 	str.w	lr, [r1, #12]
  403ffc:	f8c1 e008 	str.w	lr, [r1, #8]
  404000:	604e      	str	r6, [r1, #4]
  404002:	50e2      	str	r2, [r4, r3]
  404004:	f000 f9b8 	bl	404378 <__malloc_unlock>
  404008:	3408      	adds	r4, #8
  40400a:	e6dd      	b.n	403dc8 <_malloc_r+0x18c>
  40400c:	687b      	ldr	r3, [r7, #4]
  40400e:	e679      	b.n	403d04 <_malloc_r+0xc8>
  404010:	f108 0801 	add.w	r8, r8, #1
  404014:	f018 0f03 	tst.w	r8, #3
  404018:	f10c 0c08 	add.w	ip, ip, #8
  40401c:	f47f ae85 	bne.w	403d2a <_malloc_r+0xee>
  404020:	e02d      	b.n	40407e <_malloc_r+0x442>
  404022:	68dc      	ldr	r4, [r3, #12]
  404024:	42a3      	cmp	r3, r4
  404026:	bf08      	it	eq
  404028:	3002      	addeq	r0, #2
  40402a:	f43f ae3e 	beq.w	403caa <_malloc_r+0x6e>
  40402e:	e6bb      	b.n	403da8 <_malloc_r+0x16c>
  404030:	4419      	add	r1, r3
  404032:	461c      	mov	r4, r3
  404034:	684a      	ldr	r2, [r1, #4]
  404036:	68db      	ldr	r3, [r3, #12]
  404038:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40403c:	f042 0201 	orr.w	r2, r2, #1
  404040:	604a      	str	r2, [r1, #4]
  404042:	4628      	mov	r0, r5
  404044:	60f3      	str	r3, [r6, #12]
  404046:	609e      	str	r6, [r3, #8]
  404048:	f000 f996 	bl	404378 <__malloc_unlock>
  40404c:	e6bc      	b.n	403dc8 <_malloc_r+0x18c>
  40404e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404052:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404056:	00c3      	lsls	r3, r0, #3
  404058:	e612      	b.n	403c80 <_malloc_r+0x44>
  40405a:	099a      	lsrs	r2, r3, #6
  40405c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404060:	00c9      	lsls	r1, r1, #3
  404062:	3238      	adds	r2, #56	; 0x38
  404064:	e7a4      	b.n	403fb0 <_malloc_r+0x374>
  404066:	42bc      	cmp	r4, r7
  404068:	d054      	beq.n	404114 <_malloc_r+0x4d8>
  40406a:	68bc      	ldr	r4, [r7, #8]
  40406c:	6862      	ldr	r2, [r4, #4]
  40406e:	f022 0203 	bic.w	r2, r2, #3
  404072:	e75d      	b.n	403f30 <_malloc_r+0x2f4>
  404074:	f859 3908 	ldr.w	r3, [r9], #-8
  404078:	4599      	cmp	r9, r3
  40407a:	f040 8086 	bne.w	40418a <_malloc_r+0x54e>
  40407e:	f010 0f03 	tst.w	r0, #3
  404082:	f100 30ff 	add.w	r0, r0, #4294967295
  404086:	d1f5      	bne.n	404074 <_malloc_r+0x438>
  404088:	687b      	ldr	r3, [r7, #4]
  40408a:	ea23 0304 	bic.w	r3, r3, r4
  40408e:	607b      	str	r3, [r7, #4]
  404090:	0064      	lsls	r4, r4, #1
  404092:	429c      	cmp	r4, r3
  404094:	f63f aec7 	bhi.w	403e26 <_malloc_r+0x1ea>
  404098:	2c00      	cmp	r4, #0
  40409a:	f43f aec4 	beq.w	403e26 <_malloc_r+0x1ea>
  40409e:	421c      	tst	r4, r3
  4040a0:	4640      	mov	r0, r8
  4040a2:	f47f ae3e 	bne.w	403d22 <_malloc_r+0xe6>
  4040a6:	0064      	lsls	r4, r4, #1
  4040a8:	421c      	tst	r4, r3
  4040aa:	f100 0004 	add.w	r0, r0, #4
  4040ae:	d0fa      	beq.n	4040a6 <_malloc_r+0x46a>
  4040b0:	e637      	b.n	403d22 <_malloc_r+0xe6>
  4040b2:	468c      	mov	ip, r1
  4040b4:	e78c      	b.n	403fd0 <_malloc_r+0x394>
  4040b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4040ba:	d815      	bhi.n	4040e8 <_malloc_r+0x4ac>
  4040bc:	0bf3      	lsrs	r3, r6, #15
  4040be:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4040c2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4040c6:	00c3      	lsls	r3, r0, #3
  4040c8:	e5da      	b.n	403c80 <_malloc_r+0x44>
  4040ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4040ce:	e6ed      	b.n	403eac <_malloc_r+0x270>
  4040d0:	687b      	ldr	r3, [r7, #4]
  4040d2:	1092      	asrs	r2, r2, #2
  4040d4:	2101      	movs	r1, #1
  4040d6:	fa01 f202 	lsl.w	r2, r1, r2
  4040da:	4313      	orrs	r3, r2
  4040dc:	607b      	str	r3, [r7, #4]
  4040de:	4662      	mov	r2, ip
  4040e0:	e779      	b.n	403fd6 <_malloc_r+0x39a>
  4040e2:	2301      	movs	r3, #1
  4040e4:	6053      	str	r3, [r2, #4]
  4040e6:	e729      	b.n	403f3c <_malloc_r+0x300>
  4040e8:	f240 5254 	movw	r2, #1364	; 0x554
  4040ec:	4293      	cmp	r3, r2
  4040ee:	d822      	bhi.n	404136 <_malloc_r+0x4fa>
  4040f0:	0cb3      	lsrs	r3, r6, #18
  4040f2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4040f6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4040fa:	00c3      	lsls	r3, r0, #3
  4040fc:	e5c0      	b.n	403c80 <_malloc_r+0x44>
  4040fe:	f103 0b10 	add.w	fp, r3, #16
  404102:	e6ae      	b.n	403e62 <_malloc_r+0x226>
  404104:	2a54      	cmp	r2, #84	; 0x54
  404106:	d829      	bhi.n	40415c <_malloc_r+0x520>
  404108:	0b1a      	lsrs	r2, r3, #12
  40410a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40410e:	00c9      	lsls	r1, r1, #3
  404110:	326e      	adds	r2, #110	; 0x6e
  404112:	e74d      	b.n	403fb0 <_malloc_r+0x374>
  404114:	4b20      	ldr	r3, [pc, #128]	; (404198 <_malloc_r+0x55c>)
  404116:	6819      	ldr	r1, [r3, #0]
  404118:	4459      	add	r1, fp
  40411a:	6019      	str	r1, [r3, #0]
  40411c:	e6b2      	b.n	403e84 <_malloc_r+0x248>
  40411e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404122:	2800      	cmp	r0, #0
  404124:	f47f aeae 	bne.w	403e84 <_malloc_r+0x248>
  404128:	eb08 030b 	add.w	r3, r8, fp
  40412c:	68ba      	ldr	r2, [r7, #8]
  40412e:	f043 0301 	orr.w	r3, r3, #1
  404132:	6053      	str	r3, [r2, #4]
  404134:	e6ee      	b.n	403f14 <_malloc_r+0x2d8>
  404136:	207f      	movs	r0, #127	; 0x7f
  404138:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40413c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404140:	e59e      	b.n	403c80 <_malloc_r+0x44>
  404142:	f104 0108 	add.w	r1, r4, #8
  404146:	4628      	mov	r0, r5
  404148:	9300      	str	r3, [sp, #0]
  40414a:	f001 fb59 	bl	405800 <_free_r>
  40414e:	9b00      	ldr	r3, [sp, #0]
  404150:	6819      	ldr	r1, [r3, #0]
  404152:	e6df      	b.n	403f14 <_malloc_r+0x2d8>
  404154:	2001      	movs	r0, #1
  404156:	f04f 0900 	mov.w	r9, #0
  40415a:	e6bc      	b.n	403ed6 <_malloc_r+0x29a>
  40415c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404160:	d805      	bhi.n	40416e <_malloc_r+0x532>
  404162:	0bda      	lsrs	r2, r3, #15
  404164:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404168:	00c9      	lsls	r1, r1, #3
  40416a:	3277      	adds	r2, #119	; 0x77
  40416c:	e720      	b.n	403fb0 <_malloc_r+0x374>
  40416e:	f240 5154 	movw	r1, #1364	; 0x554
  404172:	428a      	cmp	r2, r1
  404174:	d805      	bhi.n	404182 <_malloc_r+0x546>
  404176:	0c9a      	lsrs	r2, r3, #18
  404178:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40417c:	00c9      	lsls	r1, r1, #3
  40417e:	327c      	adds	r2, #124	; 0x7c
  404180:	e716      	b.n	403fb0 <_malloc_r+0x374>
  404182:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404186:	227e      	movs	r2, #126	; 0x7e
  404188:	e712      	b.n	403fb0 <_malloc_r+0x374>
  40418a:	687b      	ldr	r3, [r7, #4]
  40418c:	e780      	b.n	404090 <_malloc_r+0x454>
  40418e:	08f0      	lsrs	r0, r6, #3
  404190:	f106 0308 	add.w	r3, r6, #8
  404194:	e600      	b.n	403d98 <_malloc_r+0x15c>
  404196:	bf00      	nop
  404198:	204010e8 	.word	0x204010e8

0040419c <memcpy>:
  40419c:	4684      	mov	ip, r0
  40419e:	ea41 0300 	orr.w	r3, r1, r0
  4041a2:	f013 0303 	ands.w	r3, r3, #3
  4041a6:	d16d      	bne.n	404284 <memcpy+0xe8>
  4041a8:	3a40      	subs	r2, #64	; 0x40
  4041aa:	d341      	bcc.n	404230 <memcpy+0x94>
  4041ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b0:	f840 3b04 	str.w	r3, [r0], #4
  4041b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b8:	f840 3b04 	str.w	r3, [r0], #4
  4041bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041c0:	f840 3b04 	str.w	r3, [r0], #4
  4041c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041c8:	f840 3b04 	str.w	r3, [r0], #4
  4041cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041d0:	f840 3b04 	str.w	r3, [r0], #4
  4041d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041d8:	f840 3b04 	str.w	r3, [r0], #4
  4041dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041e0:	f840 3b04 	str.w	r3, [r0], #4
  4041e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041e8:	f840 3b04 	str.w	r3, [r0], #4
  4041ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4041f0:	f840 3b04 	str.w	r3, [r0], #4
  4041f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041f8:	f840 3b04 	str.w	r3, [r0], #4
  4041fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404200:	f840 3b04 	str.w	r3, [r0], #4
  404204:	f851 3b04 	ldr.w	r3, [r1], #4
  404208:	f840 3b04 	str.w	r3, [r0], #4
  40420c:	f851 3b04 	ldr.w	r3, [r1], #4
  404210:	f840 3b04 	str.w	r3, [r0], #4
  404214:	f851 3b04 	ldr.w	r3, [r1], #4
  404218:	f840 3b04 	str.w	r3, [r0], #4
  40421c:	f851 3b04 	ldr.w	r3, [r1], #4
  404220:	f840 3b04 	str.w	r3, [r0], #4
  404224:	f851 3b04 	ldr.w	r3, [r1], #4
  404228:	f840 3b04 	str.w	r3, [r0], #4
  40422c:	3a40      	subs	r2, #64	; 0x40
  40422e:	d2bd      	bcs.n	4041ac <memcpy+0x10>
  404230:	3230      	adds	r2, #48	; 0x30
  404232:	d311      	bcc.n	404258 <memcpy+0xbc>
  404234:	f851 3b04 	ldr.w	r3, [r1], #4
  404238:	f840 3b04 	str.w	r3, [r0], #4
  40423c:	f851 3b04 	ldr.w	r3, [r1], #4
  404240:	f840 3b04 	str.w	r3, [r0], #4
  404244:	f851 3b04 	ldr.w	r3, [r1], #4
  404248:	f840 3b04 	str.w	r3, [r0], #4
  40424c:	f851 3b04 	ldr.w	r3, [r1], #4
  404250:	f840 3b04 	str.w	r3, [r0], #4
  404254:	3a10      	subs	r2, #16
  404256:	d2ed      	bcs.n	404234 <memcpy+0x98>
  404258:	320c      	adds	r2, #12
  40425a:	d305      	bcc.n	404268 <memcpy+0xcc>
  40425c:	f851 3b04 	ldr.w	r3, [r1], #4
  404260:	f840 3b04 	str.w	r3, [r0], #4
  404264:	3a04      	subs	r2, #4
  404266:	d2f9      	bcs.n	40425c <memcpy+0xc0>
  404268:	3204      	adds	r2, #4
  40426a:	d008      	beq.n	40427e <memcpy+0xe2>
  40426c:	07d2      	lsls	r2, r2, #31
  40426e:	bf1c      	itt	ne
  404270:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404274:	f800 3b01 	strbne.w	r3, [r0], #1
  404278:	d301      	bcc.n	40427e <memcpy+0xe2>
  40427a:	880b      	ldrh	r3, [r1, #0]
  40427c:	8003      	strh	r3, [r0, #0]
  40427e:	4660      	mov	r0, ip
  404280:	4770      	bx	lr
  404282:	bf00      	nop
  404284:	2a08      	cmp	r2, #8
  404286:	d313      	bcc.n	4042b0 <memcpy+0x114>
  404288:	078b      	lsls	r3, r1, #30
  40428a:	d08d      	beq.n	4041a8 <memcpy+0xc>
  40428c:	f010 0303 	ands.w	r3, r0, #3
  404290:	d08a      	beq.n	4041a8 <memcpy+0xc>
  404292:	f1c3 0304 	rsb	r3, r3, #4
  404296:	1ad2      	subs	r2, r2, r3
  404298:	07db      	lsls	r3, r3, #31
  40429a:	bf1c      	itt	ne
  40429c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4042a0:	f800 3b01 	strbne.w	r3, [r0], #1
  4042a4:	d380      	bcc.n	4041a8 <memcpy+0xc>
  4042a6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4042aa:	f820 3b02 	strh.w	r3, [r0], #2
  4042ae:	e77b      	b.n	4041a8 <memcpy+0xc>
  4042b0:	3a04      	subs	r2, #4
  4042b2:	d3d9      	bcc.n	404268 <memcpy+0xcc>
  4042b4:	3a01      	subs	r2, #1
  4042b6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4042ba:	f800 3b01 	strb.w	r3, [r0], #1
  4042be:	d2f9      	bcs.n	4042b4 <memcpy+0x118>
  4042c0:	780b      	ldrb	r3, [r1, #0]
  4042c2:	7003      	strb	r3, [r0, #0]
  4042c4:	784b      	ldrb	r3, [r1, #1]
  4042c6:	7043      	strb	r3, [r0, #1]
  4042c8:	788b      	ldrb	r3, [r1, #2]
  4042ca:	7083      	strb	r3, [r0, #2]
  4042cc:	4660      	mov	r0, ip
  4042ce:	4770      	bx	lr

004042d0 <memset>:
  4042d0:	b470      	push	{r4, r5, r6}
  4042d2:	0786      	lsls	r6, r0, #30
  4042d4:	d046      	beq.n	404364 <memset+0x94>
  4042d6:	1e54      	subs	r4, r2, #1
  4042d8:	2a00      	cmp	r2, #0
  4042da:	d041      	beq.n	404360 <memset+0x90>
  4042dc:	b2ca      	uxtb	r2, r1
  4042de:	4603      	mov	r3, r0
  4042e0:	e002      	b.n	4042e8 <memset+0x18>
  4042e2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4042e6:	d33b      	bcc.n	404360 <memset+0x90>
  4042e8:	f803 2b01 	strb.w	r2, [r3], #1
  4042ec:	079d      	lsls	r5, r3, #30
  4042ee:	d1f8      	bne.n	4042e2 <memset+0x12>
  4042f0:	2c03      	cmp	r4, #3
  4042f2:	d92e      	bls.n	404352 <memset+0x82>
  4042f4:	b2cd      	uxtb	r5, r1
  4042f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4042fa:	2c0f      	cmp	r4, #15
  4042fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404300:	d919      	bls.n	404336 <memset+0x66>
  404302:	f103 0210 	add.w	r2, r3, #16
  404306:	4626      	mov	r6, r4
  404308:	3e10      	subs	r6, #16
  40430a:	2e0f      	cmp	r6, #15
  40430c:	f842 5c10 	str.w	r5, [r2, #-16]
  404310:	f842 5c0c 	str.w	r5, [r2, #-12]
  404314:	f842 5c08 	str.w	r5, [r2, #-8]
  404318:	f842 5c04 	str.w	r5, [r2, #-4]
  40431c:	f102 0210 	add.w	r2, r2, #16
  404320:	d8f2      	bhi.n	404308 <memset+0x38>
  404322:	f1a4 0210 	sub.w	r2, r4, #16
  404326:	f022 020f 	bic.w	r2, r2, #15
  40432a:	f004 040f 	and.w	r4, r4, #15
  40432e:	3210      	adds	r2, #16
  404330:	2c03      	cmp	r4, #3
  404332:	4413      	add	r3, r2
  404334:	d90d      	bls.n	404352 <memset+0x82>
  404336:	461e      	mov	r6, r3
  404338:	4622      	mov	r2, r4
  40433a:	3a04      	subs	r2, #4
  40433c:	2a03      	cmp	r2, #3
  40433e:	f846 5b04 	str.w	r5, [r6], #4
  404342:	d8fa      	bhi.n	40433a <memset+0x6a>
  404344:	1f22      	subs	r2, r4, #4
  404346:	f022 0203 	bic.w	r2, r2, #3
  40434a:	3204      	adds	r2, #4
  40434c:	4413      	add	r3, r2
  40434e:	f004 0403 	and.w	r4, r4, #3
  404352:	b12c      	cbz	r4, 404360 <memset+0x90>
  404354:	b2c9      	uxtb	r1, r1
  404356:	441c      	add	r4, r3
  404358:	f803 1b01 	strb.w	r1, [r3], #1
  40435c:	429c      	cmp	r4, r3
  40435e:	d1fb      	bne.n	404358 <memset+0x88>
  404360:	bc70      	pop	{r4, r5, r6}
  404362:	4770      	bx	lr
  404364:	4614      	mov	r4, r2
  404366:	4603      	mov	r3, r0
  404368:	e7c2      	b.n	4042f0 <memset+0x20>
  40436a:	bf00      	nop

0040436c <__malloc_lock>:
  40436c:	4801      	ldr	r0, [pc, #4]	; (404374 <__malloc_lock+0x8>)
  40436e:	f001 bce1 	b.w	405d34 <__retarget_lock_acquire_recursive>
  404372:	bf00      	nop
  404374:	20401218 	.word	0x20401218

00404378 <__malloc_unlock>:
  404378:	4801      	ldr	r0, [pc, #4]	; (404380 <__malloc_unlock+0x8>)
  40437a:	f001 bcdd 	b.w	405d38 <__retarget_lock_release_recursive>
  40437e:	bf00      	nop
  404380:	20401218 	.word	0x20401218

00404384 <_sbrk_r>:
  404384:	b538      	push	{r3, r4, r5, lr}
  404386:	4c07      	ldr	r4, [pc, #28]	; (4043a4 <_sbrk_r+0x20>)
  404388:	2300      	movs	r3, #0
  40438a:	4605      	mov	r5, r0
  40438c:	4608      	mov	r0, r1
  40438e:	6023      	str	r3, [r4, #0]
  404390:	f7fd fe98 	bl	4020c4 <_sbrk>
  404394:	1c43      	adds	r3, r0, #1
  404396:	d000      	beq.n	40439a <_sbrk_r+0x16>
  404398:	bd38      	pop	{r3, r4, r5, pc}
  40439a:	6823      	ldr	r3, [r4, #0]
  40439c:	2b00      	cmp	r3, #0
  40439e:	d0fb      	beq.n	404398 <_sbrk_r+0x14>
  4043a0:	602b      	str	r3, [r5, #0]
  4043a2:	bd38      	pop	{r3, r4, r5, pc}
  4043a4:	2040122c 	.word	0x2040122c

004043a8 <setbuf>:
  4043a8:	2900      	cmp	r1, #0
  4043aa:	bf0c      	ite	eq
  4043ac:	2202      	moveq	r2, #2
  4043ae:	2200      	movne	r2, #0
  4043b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4043b4:	f000 b800 	b.w	4043b8 <setvbuf>

004043b8 <setvbuf>:
  4043b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4043bc:	4c61      	ldr	r4, [pc, #388]	; (404544 <setvbuf+0x18c>)
  4043be:	6825      	ldr	r5, [r4, #0]
  4043c0:	b083      	sub	sp, #12
  4043c2:	4604      	mov	r4, r0
  4043c4:	460f      	mov	r7, r1
  4043c6:	4690      	mov	r8, r2
  4043c8:	461e      	mov	r6, r3
  4043ca:	b115      	cbz	r5, 4043d2 <setvbuf+0x1a>
  4043cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4043ce:	2b00      	cmp	r3, #0
  4043d0:	d064      	beq.n	40449c <setvbuf+0xe4>
  4043d2:	f1b8 0f02 	cmp.w	r8, #2
  4043d6:	d006      	beq.n	4043e6 <setvbuf+0x2e>
  4043d8:	f1b8 0f01 	cmp.w	r8, #1
  4043dc:	f200 809f 	bhi.w	40451e <setvbuf+0x166>
  4043e0:	2e00      	cmp	r6, #0
  4043e2:	f2c0 809c 	blt.w	40451e <setvbuf+0x166>
  4043e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4043e8:	07d8      	lsls	r0, r3, #31
  4043ea:	d534      	bpl.n	404456 <setvbuf+0x9e>
  4043ec:	4621      	mov	r1, r4
  4043ee:	4628      	mov	r0, r5
  4043f0:	f001 f888 	bl	405504 <_fflush_r>
  4043f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4043f6:	b141      	cbz	r1, 40440a <setvbuf+0x52>
  4043f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4043fc:	4299      	cmp	r1, r3
  4043fe:	d002      	beq.n	404406 <setvbuf+0x4e>
  404400:	4628      	mov	r0, r5
  404402:	f001 f9fd 	bl	405800 <_free_r>
  404406:	2300      	movs	r3, #0
  404408:	6323      	str	r3, [r4, #48]	; 0x30
  40440a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40440e:	2200      	movs	r2, #0
  404410:	61a2      	str	r2, [r4, #24]
  404412:	6062      	str	r2, [r4, #4]
  404414:	061a      	lsls	r2, r3, #24
  404416:	d43a      	bmi.n	40448e <setvbuf+0xd6>
  404418:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40441c:	f023 0303 	bic.w	r3, r3, #3
  404420:	f1b8 0f02 	cmp.w	r8, #2
  404424:	81a3      	strh	r3, [r4, #12]
  404426:	d01d      	beq.n	404464 <setvbuf+0xac>
  404428:	ab01      	add	r3, sp, #4
  40442a:	466a      	mov	r2, sp
  40442c:	4621      	mov	r1, r4
  40442e:	4628      	mov	r0, r5
  404430:	f001 fc84 	bl	405d3c <__swhatbuf_r>
  404434:	89a3      	ldrh	r3, [r4, #12]
  404436:	4318      	orrs	r0, r3
  404438:	81a0      	strh	r0, [r4, #12]
  40443a:	2e00      	cmp	r6, #0
  40443c:	d132      	bne.n	4044a4 <setvbuf+0xec>
  40443e:	9e00      	ldr	r6, [sp, #0]
  404440:	4630      	mov	r0, r6
  404442:	f7ff fbf3 	bl	403c2c <malloc>
  404446:	4607      	mov	r7, r0
  404448:	2800      	cmp	r0, #0
  40444a:	d06b      	beq.n	404524 <setvbuf+0x16c>
  40444c:	89a3      	ldrh	r3, [r4, #12]
  40444e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404452:	81a3      	strh	r3, [r4, #12]
  404454:	e028      	b.n	4044a8 <setvbuf+0xf0>
  404456:	89a3      	ldrh	r3, [r4, #12]
  404458:	0599      	lsls	r1, r3, #22
  40445a:	d4c7      	bmi.n	4043ec <setvbuf+0x34>
  40445c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40445e:	f001 fc69 	bl	405d34 <__retarget_lock_acquire_recursive>
  404462:	e7c3      	b.n	4043ec <setvbuf+0x34>
  404464:	2500      	movs	r5, #0
  404466:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404468:	2600      	movs	r6, #0
  40446a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40446e:	f043 0302 	orr.w	r3, r3, #2
  404472:	2001      	movs	r0, #1
  404474:	60a6      	str	r6, [r4, #8]
  404476:	07ce      	lsls	r6, r1, #31
  404478:	81a3      	strh	r3, [r4, #12]
  40447a:	6022      	str	r2, [r4, #0]
  40447c:	6122      	str	r2, [r4, #16]
  40447e:	6160      	str	r0, [r4, #20]
  404480:	d401      	bmi.n	404486 <setvbuf+0xce>
  404482:	0598      	lsls	r0, r3, #22
  404484:	d53e      	bpl.n	404504 <setvbuf+0x14c>
  404486:	4628      	mov	r0, r5
  404488:	b003      	add	sp, #12
  40448a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40448e:	6921      	ldr	r1, [r4, #16]
  404490:	4628      	mov	r0, r5
  404492:	f001 f9b5 	bl	405800 <_free_r>
  404496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40449a:	e7bd      	b.n	404418 <setvbuf+0x60>
  40449c:	4628      	mov	r0, r5
  40449e:	f001 f889 	bl	4055b4 <__sinit>
  4044a2:	e796      	b.n	4043d2 <setvbuf+0x1a>
  4044a4:	2f00      	cmp	r7, #0
  4044a6:	d0cb      	beq.n	404440 <setvbuf+0x88>
  4044a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4044aa:	2b00      	cmp	r3, #0
  4044ac:	d033      	beq.n	404516 <setvbuf+0x15e>
  4044ae:	9b00      	ldr	r3, [sp, #0]
  4044b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4044b4:	6027      	str	r7, [r4, #0]
  4044b6:	429e      	cmp	r6, r3
  4044b8:	bf1c      	itt	ne
  4044ba:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4044be:	81a2      	strhne	r2, [r4, #12]
  4044c0:	f1b8 0f01 	cmp.w	r8, #1
  4044c4:	bf04      	itt	eq
  4044c6:	f042 0201 	orreq.w	r2, r2, #1
  4044ca:	81a2      	strheq	r2, [r4, #12]
  4044cc:	b292      	uxth	r2, r2
  4044ce:	f012 0308 	ands.w	r3, r2, #8
  4044d2:	6127      	str	r7, [r4, #16]
  4044d4:	6166      	str	r6, [r4, #20]
  4044d6:	d00e      	beq.n	4044f6 <setvbuf+0x13e>
  4044d8:	07d1      	lsls	r1, r2, #31
  4044da:	d51a      	bpl.n	404512 <setvbuf+0x15a>
  4044dc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4044de:	4276      	negs	r6, r6
  4044e0:	2300      	movs	r3, #0
  4044e2:	f015 0501 	ands.w	r5, r5, #1
  4044e6:	61a6      	str	r6, [r4, #24]
  4044e8:	60a3      	str	r3, [r4, #8]
  4044ea:	d009      	beq.n	404500 <setvbuf+0x148>
  4044ec:	2500      	movs	r5, #0
  4044ee:	4628      	mov	r0, r5
  4044f0:	b003      	add	sp, #12
  4044f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4044f6:	60a3      	str	r3, [r4, #8]
  4044f8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4044fa:	f015 0501 	ands.w	r5, r5, #1
  4044fe:	d1f5      	bne.n	4044ec <setvbuf+0x134>
  404500:	0593      	lsls	r3, r2, #22
  404502:	d4c0      	bmi.n	404486 <setvbuf+0xce>
  404504:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404506:	f001 fc17 	bl	405d38 <__retarget_lock_release_recursive>
  40450a:	4628      	mov	r0, r5
  40450c:	b003      	add	sp, #12
  40450e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404512:	60a6      	str	r6, [r4, #8]
  404514:	e7f0      	b.n	4044f8 <setvbuf+0x140>
  404516:	4628      	mov	r0, r5
  404518:	f001 f84c 	bl	4055b4 <__sinit>
  40451c:	e7c7      	b.n	4044ae <setvbuf+0xf6>
  40451e:	f04f 35ff 	mov.w	r5, #4294967295
  404522:	e7b0      	b.n	404486 <setvbuf+0xce>
  404524:	f8dd 9000 	ldr.w	r9, [sp]
  404528:	45b1      	cmp	r9, r6
  40452a:	d004      	beq.n	404536 <setvbuf+0x17e>
  40452c:	4648      	mov	r0, r9
  40452e:	f7ff fb7d 	bl	403c2c <malloc>
  404532:	4607      	mov	r7, r0
  404534:	b920      	cbnz	r0, 404540 <setvbuf+0x188>
  404536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40453a:	f04f 35ff 	mov.w	r5, #4294967295
  40453e:	e792      	b.n	404466 <setvbuf+0xae>
  404540:	464e      	mov	r6, r9
  404542:	e783      	b.n	40444c <setvbuf+0x94>
  404544:	20400010 	.word	0x20400010

00404548 <__sprint_r.part.0>:
  404548:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40454c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40454e:	049c      	lsls	r4, r3, #18
  404550:	4693      	mov	fp, r2
  404552:	d52f      	bpl.n	4045b4 <__sprint_r.part.0+0x6c>
  404554:	6893      	ldr	r3, [r2, #8]
  404556:	6812      	ldr	r2, [r2, #0]
  404558:	b353      	cbz	r3, 4045b0 <__sprint_r.part.0+0x68>
  40455a:	460e      	mov	r6, r1
  40455c:	4607      	mov	r7, r0
  40455e:	f102 0908 	add.w	r9, r2, #8
  404562:	e919 0420 	ldmdb	r9, {r5, sl}
  404566:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40456a:	d017      	beq.n	40459c <__sprint_r.part.0+0x54>
  40456c:	3d04      	subs	r5, #4
  40456e:	2400      	movs	r4, #0
  404570:	e001      	b.n	404576 <__sprint_r.part.0+0x2e>
  404572:	45a0      	cmp	r8, r4
  404574:	d010      	beq.n	404598 <__sprint_r.part.0+0x50>
  404576:	4632      	mov	r2, r6
  404578:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40457c:	4638      	mov	r0, r7
  40457e:	f001 f8bb 	bl	4056f8 <_fputwc_r>
  404582:	1c43      	adds	r3, r0, #1
  404584:	f104 0401 	add.w	r4, r4, #1
  404588:	d1f3      	bne.n	404572 <__sprint_r.part.0+0x2a>
  40458a:	2300      	movs	r3, #0
  40458c:	f8cb 3008 	str.w	r3, [fp, #8]
  404590:	f8cb 3004 	str.w	r3, [fp, #4]
  404594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404598:	f8db 3008 	ldr.w	r3, [fp, #8]
  40459c:	f02a 0a03 	bic.w	sl, sl, #3
  4045a0:	eba3 030a 	sub.w	r3, r3, sl
  4045a4:	f8cb 3008 	str.w	r3, [fp, #8]
  4045a8:	f109 0908 	add.w	r9, r9, #8
  4045ac:	2b00      	cmp	r3, #0
  4045ae:	d1d8      	bne.n	404562 <__sprint_r.part.0+0x1a>
  4045b0:	2000      	movs	r0, #0
  4045b2:	e7ea      	b.n	40458a <__sprint_r.part.0+0x42>
  4045b4:	f001 fa0a 	bl	4059cc <__sfvwrite_r>
  4045b8:	2300      	movs	r3, #0
  4045ba:	f8cb 3008 	str.w	r3, [fp, #8]
  4045be:	f8cb 3004 	str.w	r3, [fp, #4]
  4045c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045c6:	bf00      	nop

004045c8 <_vfiprintf_r>:
  4045c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045cc:	b0ad      	sub	sp, #180	; 0xb4
  4045ce:	461d      	mov	r5, r3
  4045d0:	468b      	mov	fp, r1
  4045d2:	4690      	mov	r8, r2
  4045d4:	9307      	str	r3, [sp, #28]
  4045d6:	9006      	str	r0, [sp, #24]
  4045d8:	b118      	cbz	r0, 4045e2 <_vfiprintf_r+0x1a>
  4045da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4045dc:	2b00      	cmp	r3, #0
  4045de:	f000 80f3 	beq.w	4047c8 <_vfiprintf_r+0x200>
  4045e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4045e6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4045ea:	07df      	lsls	r7, r3, #31
  4045ec:	b281      	uxth	r1, r0
  4045ee:	d402      	bmi.n	4045f6 <_vfiprintf_r+0x2e>
  4045f0:	058e      	lsls	r6, r1, #22
  4045f2:	f140 80fc 	bpl.w	4047ee <_vfiprintf_r+0x226>
  4045f6:	048c      	lsls	r4, r1, #18
  4045f8:	d40a      	bmi.n	404610 <_vfiprintf_r+0x48>
  4045fa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4045fe:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404606:	f8ab 100c 	strh.w	r1, [fp, #12]
  40460a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40460e:	b289      	uxth	r1, r1
  404610:	0708      	lsls	r0, r1, #28
  404612:	f140 80b3 	bpl.w	40477c <_vfiprintf_r+0x1b4>
  404616:	f8db 3010 	ldr.w	r3, [fp, #16]
  40461a:	2b00      	cmp	r3, #0
  40461c:	f000 80ae 	beq.w	40477c <_vfiprintf_r+0x1b4>
  404620:	f001 031a 	and.w	r3, r1, #26
  404624:	2b0a      	cmp	r3, #10
  404626:	f000 80b5 	beq.w	404794 <_vfiprintf_r+0x1cc>
  40462a:	2300      	movs	r3, #0
  40462c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404630:	930b      	str	r3, [sp, #44]	; 0x2c
  404632:	9311      	str	r3, [sp, #68]	; 0x44
  404634:	9310      	str	r3, [sp, #64]	; 0x40
  404636:	9303      	str	r3, [sp, #12]
  404638:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40463c:	46ca      	mov	sl, r9
  40463e:	f8cd b010 	str.w	fp, [sp, #16]
  404642:	f898 3000 	ldrb.w	r3, [r8]
  404646:	4644      	mov	r4, r8
  404648:	b1fb      	cbz	r3, 40468a <_vfiprintf_r+0xc2>
  40464a:	2b25      	cmp	r3, #37	; 0x25
  40464c:	d102      	bne.n	404654 <_vfiprintf_r+0x8c>
  40464e:	e01c      	b.n	40468a <_vfiprintf_r+0xc2>
  404650:	2b25      	cmp	r3, #37	; 0x25
  404652:	d003      	beq.n	40465c <_vfiprintf_r+0x94>
  404654:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404658:	2b00      	cmp	r3, #0
  40465a:	d1f9      	bne.n	404650 <_vfiprintf_r+0x88>
  40465c:	eba4 0508 	sub.w	r5, r4, r8
  404660:	b19d      	cbz	r5, 40468a <_vfiprintf_r+0xc2>
  404662:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404664:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404666:	f8ca 8000 	str.w	r8, [sl]
  40466a:	3301      	adds	r3, #1
  40466c:	442a      	add	r2, r5
  40466e:	2b07      	cmp	r3, #7
  404670:	f8ca 5004 	str.w	r5, [sl, #4]
  404674:	9211      	str	r2, [sp, #68]	; 0x44
  404676:	9310      	str	r3, [sp, #64]	; 0x40
  404678:	dd7a      	ble.n	404770 <_vfiprintf_r+0x1a8>
  40467a:	2a00      	cmp	r2, #0
  40467c:	f040 84b0 	bne.w	404fe0 <_vfiprintf_r+0xa18>
  404680:	9b03      	ldr	r3, [sp, #12]
  404682:	9210      	str	r2, [sp, #64]	; 0x40
  404684:	442b      	add	r3, r5
  404686:	46ca      	mov	sl, r9
  404688:	9303      	str	r3, [sp, #12]
  40468a:	7823      	ldrb	r3, [r4, #0]
  40468c:	2b00      	cmp	r3, #0
  40468e:	f000 83e0 	beq.w	404e52 <_vfiprintf_r+0x88a>
  404692:	2000      	movs	r0, #0
  404694:	f04f 0300 	mov.w	r3, #0
  404698:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40469c:	f104 0801 	add.w	r8, r4, #1
  4046a0:	7862      	ldrb	r2, [r4, #1]
  4046a2:	4605      	mov	r5, r0
  4046a4:	4606      	mov	r6, r0
  4046a6:	4603      	mov	r3, r0
  4046a8:	f04f 34ff 	mov.w	r4, #4294967295
  4046ac:	f108 0801 	add.w	r8, r8, #1
  4046b0:	f1a2 0120 	sub.w	r1, r2, #32
  4046b4:	2958      	cmp	r1, #88	; 0x58
  4046b6:	f200 82de 	bhi.w	404c76 <_vfiprintf_r+0x6ae>
  4046ba:	e8df f011 	tbh	[pc, r1, lsl #1]
  4046be:	0221      	.short	0x0221
  4046c0:	02dc02dc 	.word	0x02dc02dc
  4046c4:	02dc0229 	.word	0x02dc0229
  4046c8:	02dc02dc 	.word	0x02dc02dc
  4046cc:	02dc02dc 	.word	0x02dc02dc
  4046d0:	028902dc 	.word	0x028902dc
  4046d4:	02dc0295 	.word	0x02dc0295
  4046d8:	02bd00a2 	.word	0x02bd00a2
  4046dc:	019f02dc 	.word	0x019f02dc
  4046e0:	01a401a4 	.word	0x01a401a4
  4046e4:	01a401a4 	.word	0x01a401a4
  4046e8:	01a401a4 	.word	0x01a401a4
  4046ec:	01a401a4 	.word	0x01a401a4
  4046f0:	02dc01a4 	.word	0x02dc01a4
  4046f4:	02dc02dc 	.word	0x02dc02dc
  4046f8:	02dc02dc 	.word	0x02dc02dc
  4046fc:	02dc02dc 	.word	0x02dc02dc
  404700:	02dc02dc 	.word	0x02dc02dc
  404704:	01b202dc 	.word	0x01b202dc
  404708:	02dc02dc 	.word	0x02dc02dc
  40470c:	02dc02dc 	.word	0x02dc02dc
  404710:	02dc02dc 	.word	0x02dc02dc
  404714:	02dc02dc 	.word	0x02dc02dc
  404718:	02dc02dc 	.word	0x02dc02dc
  40471c:	02dc0197 	.word	0x02dc0197
  404720:	02dc02dc 	.word	0x02dc02dc
  404724:	02dc02dc 	.word	0x02dc02dc
  404728:	02dc019b 	.word	0x02dc019b
  40472c:	025302dc 	.word	0x025302dc
  404730:	02dc02dc 	.word	0x02dc02dc
  404734:	02dc02dc 	.word	0x02dc02dc
  404738:	02dc02dc 	.word	0x02dc02dc
  40473c:	02dc02dc 	.word	0x02dc02dc
  404740:	02dc02dc 	.word	0x02dc02dc
  404744:	021b025a 	.word	0x021b025a
  404748:	02dc02dc 	.word	0x02dc02dc
  40474c:	026e02dc 	.word	0x026e02dc
  404750:	02dc021b 	.word	0x02dc021b
  404754:	027302dc 	.word	0x027302dc
  404758:	01f502dc 	.word	0x01f502dc
  40475c:	02090182 	.word	0x02090182
  404760:	02dc02d7 	.word	0x02dc02d7
  404764:	02dc029a 	.word	0x02dc029a
  404768:	02dc00a7 	.word	0x02dc00a7
  40476c:	022e02dc 	.word	0x022e02dc
  404770:	f10a 0a08 	add.w	sl, sl, #8
  404774:	9b03      	ldr	r3, [sp, #12]
  404776:	442b      	add	r3, r5
  404778:	9303      	str	r3, [sp, #12]
  40477a:	e786      	b.n	40468a <_vfiprintf_r+0xc2>
  40477c:	4659      	mov	r1, fp
  40477e:	9806      	ldr	r0, [sp, #24]
  404780:	f000 fdac 	bl	4052dc <__swsetup_r>
  404784:	bb18      	cbnz	r0, 4047ce <_vfiprintf_r+0x206>
  404786:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40478a:	f001 031a 	and.w	r3, r1, #26
  40478e:	2b0a      	cmp	r3, #10
  404790:	f47f af4b 	bne.w	40462a <_vfiprintf_r+0x62>
  404794:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404798:	2b00      	cmp	r3, #0
  40479a:	f6ff af46 	blt.w	40462a <_vfiprintf_r+0x62>
  40479e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4047a2:	07db      	lsls	r3, r3, #31
  4047a4:	d405      	bmi.n	4047b2 <_vfiprintf_r+0x1ea>
  4047a6:	058f      	lsls	r7, r1, #22
  4047a8:	d403      	bmi.n	4047b2 <_vfiprintf_r+0x1ea>
  4047aa:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4047ae:	f001 fac3 	bl	405d38 <__retarget_lock_release_recursive>
  4047b2:	462b      	mov	r3, r5
  4047b4:	4642      	mov	r2, r8
  4047b6:	4659      	mov	r1, fp
  4047b8:	9806      	ldr	r0, [sp, #24]
  4047ba:	f000 fd4d 	bl	405258 <__sbprintf>
  4047be:	9003      	str	r0, [sp, #12]
  4047c0:	9803      	ldr	r0, [sp, #12]
  4047c2:	b02d      	add	sp, #180	; 0xb4
  4047c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c8:	f000 fef4 	bl	4055b4 <__sinit>
  4047cc:	e709      	b.n	4045e2 <_vfiprintf_r+0x1a>
  4047ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4047d2:	07d9      	lsls	r1, r3, #31
  4047d4:	d404      	bmi.n	4047e0 <_vfiprintf_r+0x218>
  4047d6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4047da:	059a      	lsls	r2, r3, #22
  4047dc:	f140 84aa 	bpl.w	405134 <_vfiprintf_r+0xb6c>
  4047e0:	f04f 33ff 	mov.w	r3, #4294967295
  4047e4:	9303      	str	r3, [sp, #12]
  4047e6:	9803      	ldr	r0, [sp, #12]
  4047e8:	b02d      	add	sp, #180	; 0xb4
  4047ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047ee:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4047f2:	f001 fa9f 	bl	405d34 <__retarget_lock_acquire_recursive>
  4047f6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4047fa:	b281      	uxth	r1, r0
  4047fc:	e6fb      	b.n	4045f6 <_vfiprintf_r+0x2e>
  4047fe:	4276      	negs	r6, r6
  404800:	9207      	str	r2, [sp, #28]
  404802:	f043 0304 	orr.w	r3, r3, #4
  404806:	f898 2000 	ldrb.w	r2, [r8]
  40480a:	e74f      	b.n	4046ac <_vfiprintf_r+0xe4>
  40480c:	9608      	str	r6, [sp, #32]
  40480e:	069e      	lsls	r6, r3, #26
  404810:	f100 8450 	bmi.w	4050b4 <_vfiprintf_r+0xaec>
  404814:	9907      	ldr	r1, [sp, #28]
  404816:	06dd      	lsls	r5, r3, #27
  404818:	460a      	mov	r2, r1
  40481a:	f100 83ef 	bmi.w	404ffc <_vfiprintf_r+0xa34>
  40481e:	0658      	lsls	r0, r3, #25
  404820:	f140 83ec 	bpl.w	404ffc <_vfiprintf_r+0xa34>
  404824:	880e      	ldrh	r6, [r1, #0]
  404826:	3104      	adds	r1, #4
  404828:	2700      	movs	r7, #0
  40482a:	2201      	movs	r2, #1
  40482c:	9107      	str	r1, [sp, #28]
  40482e:	f04f 0100 	mov.w	r1, #0
  404832:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404836:	2500      	movs	r5, #0
  404838:	1c61      	adds	r1, r4, #1
  40483a:	f000 8116 	beq.w	404a6a <_vfiprintf_r+0x4a2>
  40483e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404842:	9102      	str	r1, [sp, #8]
  404844:	ea56 0107 	orrs.w	r1, r6, r7
  404848:	f040 8114 	bne.w	404a74 <_vfiprintf_r+0x4ac>
  40484c:	2c00      	cmp	r4, #0
  40484e:	f040 835c 	bne.w	404f0a <_vfiprintf_r+0x942>
  404852:	2a00      	cmp	r2, #0
  404854:	f040 83b7 	bne.w	404fc6 <_vfiprintf_r+0x9fe>
  404858:	f013 0301 	ands.w	r3, r3, #1
  40485c:	9305      	str	r3, [sp, #20]
  40485e:	f000 8457 	beq.w	405110 <_vfiprintf_r+0xb48>
  404862:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404866:	2330      	movs	r3, #48	; 0x30
  404868:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40486c:	9b05      	ldr	r3, [sp, #20]
  40486e:	42a3      	cmp	r3, r4
  404870:	bfb8      	it	lt
  404872:	4623      	movlt	r3, r4
  404874:	9301      	str	r3, [sp, #4]
  404876:	b10d      	cbz	r5, 40487c <_vfiprintf_r+0x2b4>
  404878:	3301      	adds	r3, #1
  40487a:	9301      	str	r3, [sp, #4]
  40487c:	9b02      	ldr	r3, [sp, #8]
  40487e:	f013 0302 	ands.w	r3, r3, #2
  404882:	9309      	str	r3, [sp, #36]	; 0x24
  404884:	d002      	beq.n	40488c <_vfiprintf_r+0x2c4>
  404886:	9b01      	ldr	r3, [sp, #4]
  404888:	3302      	adds	r3, #2
  40488a:	9301      	str	r3, [sp, #4]
  40488c:	9b02      	ldr	r3, [sp, #8]
  40488e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404892:	930a      	str	r3, [sp, #40]	; 0x28
  404894:	f040 8217 	bne.w	404cc6 <_vfiprintf_r+0x6fe>
  404898:	9b08      	ldr	r3, [sp, #32]
  40489a:	9a01      	ldr	r2, [sp, #4]
  40489c:	1a9d      	subs	r5, r3, r2
  40489e:	2d00      	cmp	r5, #0
  4048a0:	f340 8211 	ble.w	404cc6 <_vfiprintf_r+0x6fe>
  4048a4:	2d10      	cmp	r5, #16
  4048a6:	f340 8490 	ble.w	4051ca <_vfiprintf_r+0xc02>
  4048aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4048ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048ae:	4ec4      	ldr	r6, [pc, #784]	; (404bc0 <_vfiprintf_r+0x5f8>)
  4048b0:	46d6      	mov	lr, sl
  4048b2:	2710      	movs	r7, #16
  4048b4:	46a2      	mov	sl, r4
  4048b6:	4619      	mov	r1, r3
  4048b8:	9c06      	ldr	r4, [sp, #24]
  4048ba:	e007      	b.n	4048cc <_vfiprintf_r+0x304>
  4048bc:	f101 0c02 	add.w	ip, r1, #2
  4048c0:	f10e 0e08 	add.w	lr, lr, #8
  4048c4:	4601      	mov	r1, r0
  4048c6:	3d10      	subs	r5, #16
  4048c8:	2d10      	cmp	r5, #16
  4048ca:	dd11      	ble.n	4048f0 <_vfiprintf_r+0x328>
  4048cc:	1c48      	adds	r0, r1, #1
  4048ce:	3210      	adds	r2, #16
  4048d0:	2807      	cmp	r0, #7
  4048d2:	9211      	str	r2, [sp, #68]	; 0x44
  4048d4:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4048d8:	9010      	str	r0, [sp, #64]	; 0x40
  4048da:	ddef      	ble.n	4048bc <_vfiprintf_r+0x2f4>
  4048dc:	2a00      	cmp	r2, #0
  4048de:	f040 81e4 	bne.w	404caa <_vfiprintf_r+0x6e2>
  4048e2:	3d10      	subs	r5, #16
  4048e4:	2d10      	cmp	r5, #16
  4048e6:	4611      	mov	r1, r2
  4048e8:	f04f 0c01 	mov.w	ip, #1
  4048ec:	46ce      	mov	lr, r9
  4048ee:	dced      	bgt.n	4048cc <_vfiprintf_r+0x304>
  4048f0:	4654      	mov	r4, sl
  4048f2:	4661      	mov	r1, ip
  4048f4:	46f2      	mov	sl, lr
  4048f6:	442a      	add	r2, r5
  4048f8:	2907      	cmp	r1, #7
  4048fa:	9211      	str	r2, [sp, #68]	; 0x44
  4048fc:	f8ca 6000 	str.w	r6, [sl]
  404900:	f8ca 5004 	str.w	r5, [sl, #4]
  404904:	9110      	str	r1, [sp, #64]	; 0x40
  404906:	f300 82ec 	bgt.w	404ee2 <_vfiprintf_r+0x91a>
  40490a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40490e:	f10a 0a08 	add.w	sl, sl, #8
  404912:	1c48      	adds	r0, r1, #1
  404914:	2d00      	cmp	r5, #0
  404916:	f040 81de 	bne.w	404cd6 <_vfiprintf_r+0x70e>
  40491a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40491c:	2b00      	cmp	r3, #0
  40491e:	f000 81f8 	beq.w	404d12 <_vfiprintf_r+0x74a>
  404922:	3202      	adds	r2, #2
  404924:	a90e      	add	r1, sp, #56	; 0x38
  404926:	2302      	movs	r3, #2
  404928:	2807      	cmp	r0, #7
  40492a:	9211      	str	r2, [sp, #68]	; 0x44
  40492c:	9010      	str	r0, [sp, #64]	; 0x40
  40492e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404932:	f340 81ea 	ble.w	404d0a <_vfiprintf_r+0x742>
  404936:	2a00      	cmp	r2, #0
  404938:	f040 838c 	bne.w	405054 <_vfiprintf_r+0xa8c>
  40493c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40493e:	2b80      	cmp	r3, #128	; 0x80
  404940:	f04f 0001 	mov.w	r0, #1
  404944:	4611      	mov	r1, r2
  404946:	46ca      	mov	sl, r9
  404948:	f040 81e7 	bne.w	404d1a <_vfiprintf_r+0x752>
  40494c:	9b08      	ldr	r3, [sp, #32]
  40494e:	9d01      	ldr	r5, [sp, #4]
  404950:	1b5e      	subs	r6, r3, r5
  404952:	2e00      	cmp	r6, #0
  404954:	f340 81e1 	ble.w	404d1a <_vfiprintf_r+0x752>
  404958:	2e10      	cmp	r6, #16
  40495a:	4d9a      	ldr	r5, [pc, #616]	; (404bc4 <_vfiprintf_r+0x5fc>)
  40495c:	f340 8450 	ble.w	405200 <_vfiprintf_r+0xc38>
  404960:	46d4      	mov	ip, sl
  404962:	2710      	movs	r7, #16
  404964:	46a2      	mov	sl, r4
  404966:	9c06      	ldr	r4, [sp, #24]
  404968:	e007      	b.n	40497a <_vfiprintf_r+0x3b2>
  40496a:	f101 0e02 	add.w	lr, r1, #2
  40496e:	f10c 0c08 	add.w	ip, ip, #8
  404972:	4601      	mov	r1, r0
  404974:	3e10      	subs	r6, #16
  404976:	2e10      	cmp	r6, #16
  404978:	dd11      	ble.n	40499e <_vfiprintf_r+0x3d6>
  40497a:	1c48      	adds	r0, r1, #1
  40497c:	3210      	adds	r2, #16
  40497e:	2807      	cmp	r0, #7
  404980:	9211      	str	r2, [sp, #68]	; 0x44
  404982:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404986:	9010      	str	r0, [sp, #64]	; 0x40
  404988:	ddef      	ble.n	40496a <_vfiprintf_r+0x3a2>
  40498a:	2a00      	cmp	r2, #0
  40498c:	f040 829d 	bne.w	404eca <_vfiprintf_r+0x902>
  404990:	3e10      	subs	r6, #16
  404992:	2e10      	cmp	r6, #16
  404994:	f04f 0e01 	mov.w	lr, #1
  404998:	4611      	mov	r1, r2
  40499a:	46cc      	mov	ip, r9
  40499c:	dced      	bgt.n	40497a <_vfiprintf_r+0x3b2>
  40499e:	4654      	mov	r4, sl
  4049a0:	46e2      	mov	sl, ip
  4049a2:	4432      	add	r2, r6
  4049a4:	f1be 0f07 	cmp.w	lr, #7
  4049a8:	9211      	str	r2, [sp, #68]	; 0x44
  4049aa:	e88a 0060 	stmia.w	sl, {r5, r6}
  4049ae:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4049b2:	f300 8369 	bgt.w	405088 <_vfiprintf_r+0xac0>
  4049b6:	f10a 0a08 	add.w	sl, sl, #8
  4049ba:	f10e 0001 	add.w	r0, lr, #1
  4049be:	4671      	mov	r1, lr
  4049c0:	e1ab      	b.n	404d1a <_vfiprintf_r+0x752>
  4049c2:	9608      	str	r6, [sp, #32]
  4049c4:	f013 0220 	ands.w	r2, r3, #32
  4049c8:	f040 838c 	bne.w	4050e4 <_vfiprintf_r+0xb1c>
  4049cc:	f013 0110 	ands.w	r1, r3, #16
  4049d0:	f040 831a 	bne.w	405008 <_vfiprintf_r+0xa40>
  4049d4:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4049d8:	f000 8316 	beq.w	405008 <_vfiprintf_r+0xa40>
  4049dc:	9807      	ldr	r0, [sp, #28]
  4049de:	460a      	mov	r2, r1
  4049e0:	4601      	mov	r1, r0
  4049e2:	3104      	adds	r1, #4
  4049e4:	8806      	ldrh	r6, [r0, #0]
  4049e6:	9107      	str	r1, [sp, #28]
  4049e8:	2700      	movs	r7, #0
  4049ea:	e720      	b.n	40482e <_vfiprintf_r+0x266>
  4049ec:	9608      	str	r6, [sp, #32]
  4049ee:	f043 0310 	orr.w	r3, r3, #16
  4049f2:	e7e7      	b.n	4049c4 <_vfiprintf_r+0x3fc>
  4049f4:	9608      	str	r6, [sp, #32]
  4049f6:	f043 0310 	orr.w	r3, r3, #16
  4049fa:	e708      	b.n	40480e <_vfiprintf_r+0x246>
  4049fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404a00:	f898 2000 	ldrb.w	r2, [r8]
  404a04:	e652      	b.n	4046ac <_vfiprintf_r+0xe4>
  404a06:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a0a:	2600      	movs	r6, #0
  404a0c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404a10:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404a14:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404a18:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a1c:	2909      	cmp	r1, #9
  404a1e:	d9f5      	bls.n	404a0c <_vfiprintf_r+0x444>
  404a20:	e646      	b.n	4046b0 <_vfiprintf_r+0xe8>
  404a22:	9608      	str	r6, [sp, #32]
  404a24:	2800      	cmp	r0, #0
  404a26:	f040 8408 	bne.w	40523a <_vfiprintf_r+0xc72>
  404a2a:	f043 0310 	orr.w	r3, r3, #16
  404a2e:	069e      	lsls	r6, r3, #26
  404a30:	f100 834c 	bmi.w	4050cc <_vfiprintf_r+0xb04>
  404a34:	06dd      	lsls	r5, r3, #27
  404a36:	f100 82f3 	bmi.w	405020 <_vfiprintf_r+0xa58>
  404a3a:	0658      	lsls	r0, r3, #25
  404a3c:	f140 82f0 	bpl.w	405020 <_vfiprintf_r+0xa58>
  404a40:	9d07      	ldr	r5, [sp, #28]
  404a42:	f9b5 6000 	ldrsh.w	r6, [r5]
  404a46:	462a      	mov	r2, r5
  404a48:	17f7      	asrs	r7, r6, #31
  404a4a:	3204      	adds	r2, #4
  404a4c:	4630      	mov	r0, r6
  404a4e:	4639      	mov	r1, r7
  404a50:	9207      	str	r2, [sp, #28]
  404a52:	2800      	cmp	r0, #0
  404a54:	f171 0200 	sbcs.w	r2, r1, #0
  404a58:	f2c0 835d 	blt.w	405116 <_vfiprintf_r+0xb4e>
  404a5c:	1c61      	adds	r1, r4, #1
  404a5e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404a62:	f04f 0201 	mov.w	r2, #1
  404a66:	f47f aeea 	bne.w	40483e <_vfiprintf_r+0x276>
  404a6a:	ea56 0107 	orrs.w	r1, r6, r7
  404a6e:	f000 824d 	beq.w	404f0c <_vfiprintf_r+0x944>
  404a72:	9302      	str	r3, [sp, #8]
  404a74:	2a01      	cmp	r2, #1
  404a76:	f000 828c 	beq.w	404f92 <_vfiprintf_r+0x9ca>
  404a7a:	2a02      	cmp	r2, #2
  404a7c:	f040 825c 	bne.w	404f38 <_vfiprintf_r+0x970>
  404a80:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404a82:	46cb      	mov	fp, r9
  404a84:	0933      	lsrs	r3, r6, #4
  404a86:	f006 010f 	and.w	r1, r6, #15
  404a8a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404a8e:	093a      	lsrs	r2, r7, #4
  404a90:	461e      	mov	r6, r3
  404a92:	4617      	mov	r7, r2
  404a94:	5c43      	ldrb	r3, [r0, r1]
  404a96:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404a9a:	ea56 0307 	orrs.w	r3, r6, r7
  404a9e:	d1f1      	bne.n	404a84 <_vfiprintf_r+0x4bc>
  404aa0:	eba9 030b 	sub.w	r3, r9, fp
  404aa4:	9305      	str	r3, [sp, #20]
  404aa6:	e6e1      	b.n	40486c <_vfiprintf_r+0x2a4>
  404aa8:	2800      	cmp	r0, #0
  404aaa:	f040 83c0 	bne.w	40522e <_vfiprintf_r+0xc66>
  404aae:	0699      	lsls	r1, r3, #26
  404ab0:	f100 8367 	bmi.w	405182 <_vfiprintf_r+0xbba>
  404ab4:	06da      	lsls	r2, r3, #27
  404ab6:	f100 80f1 	bmi.w	404c9c <_vfiprintf_r+0x6d4>
  404aba:	065b      	lsls	r3, r3, #25
  404abc:	f140 80ee 	bpl.w	404c9c <_vfiprintf_r+0x6d4>
  404ac0:	9a07      	ldr	r2, [sp, #28]
  404ac2:	6813      	ldr	r3, [r2, #0]
  404ac4:	3204      	adds	r2, #4
  404ac6:	9207      	str	r2, [sp, #28]
  404ac8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404acc:	801a      	strh	r2, [r3, #0]
  404ace:	e5b8      	b.n	404642 <_vfiprintf_r+0x7a>
  404ad0:	9807      	ldr	r0, [sp, #28]
  404ad2:	4a3d      	ldr	r2, [pc, #244]	; (404bc8 <_vfiprintf_r+0x600>)
  404ad4:	9608      	str	r6, [sp, #32]
  404ad6:	920b      	str	r2, [sp, #44]	; 0x2c
  404ad8:	6806      	ldr	r6, [r0, #0]
  404ada:	2278      	movs	r2, #120	; 0x78
  404adc:	2130      	movs	r1, #48	; 0x30
  404ade:	3004      	adds	r0, #4
  404ae0:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404ae4:	f043 0302 	orr.w	r3, r3, #2
  404ae8:	9007      	str	r0, [sp, #28]
  404aea:	2700      	movs	r7, #0
  404aec:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404af0:	2202      	movs	r2, #2
  404af2:	e69c      	b.n	40482e <_vfiprintf_r+0x266>
  404af4:	9608      	str	r6, [sp, #32]
  404af6:	2800      	cmp	r0, #0
  404af8:	d099      	beq.n	404a2e <_vfiprintf_r+0x466>
  404afa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404afe:	e796      	b.n	404a2e <_vfiprintf_r+0x466>
  404b00:	f898 2000 	ldrb.w	r2, [r8]
  404b04:	2d00      	cmp	r5, #0
  404b06:	f47f add1 	bne.w	4046ac <_vfiprintf_r+0xe4>
  404b0a:	2001      	movs	r0, #1
  404b0c:	2520      	movs	r5, #32
  404b0e:	e5cd      	b.n	4046ac <_vfiprintf_r+0xe4>
  404b10:	f043 0301 	orr.w	r3, r3, #1
  404b14:	f898 2000 	ldrb.w	r2, [r8]
  404b18:	e5c8      	b.n	4046ac <_vfiprintf_r+0xe4>
  404b1a:	9608      	str	r6, [sp, #32]
  404b1c:	2800      	cmp	r0, #0
  404b1e:	f040 8393 	bne.w	405248 <_vfiprintf_r+0xc80>
  404b22:	4929      	ldr	r1, [pc, #164]	; (404bc8 <_vfiprintf_r+0x600>)
  404b24:	910b      	str	r1, [sp, #44]	; 0x2c
  404b26:	069f      	lsls	r7, r3, #26
  404b28:	f100 82e8 	bmi.w	4050fc <_vfiprintf_r+0xb34>
  404b2c:	9807      	ldr	r0, [sp, #28]
  404b2e:	06de      	lsls	r6, r3, #27
  404b30:	4601      	mov	r1, r0
  404b32:	f100 8270 	bmi.w	405016 <_vfiprintf_r+0xa4e>
  404b36:	065d      	lsls	r5, r3, #25
  404b38:	f140 826d 	bpl.w	405016 <_vfiprintf_r+0xa4e>
  404b3c:	3104      	adds	r1, #4
  404b3e:	8806      	ldrh	r6, [r0, #0]
  404b40:	9107      	str	r1, [sp, #28]
  404b42:	2700      	movs	r7, #0
  404b44:	07d8      	lsls	r0, r3, #31
  404b46:	f140 8222 	bpl.w	404f8e <_vfiprintf_r+0x9c6>
  404b4a:	ea56 0107 	orrs.w	r1, r6, r7
  404b4e:	f000 821e 	beq.w	404f8e <_vfiprintf_r+0x9c6>
  404b52:	2130      	movs	r1, #48	; 0x30
  404b54:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404b58:	f043 0302 	orr.w	r3, r3, #2
  404b5c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404b60:	2202      	movs	r2, #2
  404b62:	e664      	b.n	40482e <_vfiprintf_r+0x266>
  404b64:	9608      	str	r6, [sp, #32]
  404b66:	2800      	cmp	r0, #0
  404b68:	f040 836b 	bne.w	405242 <_vfiprintf_r+0xc7a>
  404b6c:	4917      	ldr	r1, [pc, #92]	; (404bcc <_vfiprintf_r+0x604>)
  404b6e:	910b      	str	r1, [sp, #44]	; 0x2c
  404b70:	e7d9      	b.n	404b26 <_vfiprintf_r+0x55e>
  404b72:	9907      	ldr	r1, [sp, #28]
  404b74:	9608      	str	r6, [sp, #32]
  404b76:	680a      	ldr	r2, [r1, #0]
  404b78:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404b7c:	f04f 0000 	mov.w	r0, #0
  404b80:	460a      	mov	r2, r1
  404b82:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404b86:	3204      	adds	r2, #4
  404b88:	2001      	movs	r0, #1
  404b8a:	9001      	str	r0, [sp, #4]
  404b8c:	9207      	str	r2, [sp, #28]
  404b8e:	9005      	str	r0, [sp, #20]
  404b90:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404b94:	9302      	str	r3, [sp, #8]
  404b96:	2400      	movs	r4, #0
  404b98:	e670      	b.n	40487c <_vfiprintf_r+0x2b4>
  404b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b9e:	f898 2000 	ldrb.w	r2, [r8]
  404ba2:	e583      	b.n	4046ac <_vfiprintf_r+0xe4>
  404ba4:	f898 2000 	ldrb.w	r2, [r8]
  404ba8:	2a6c      	cmp	r2, #108	; 0x6c
  404baa:	bf03      	ittte	eq
  404bac:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404bb0:	f043 0320 	orreq.w	r3, r3, #32
  404bb4:	f108 0801 	addeq.w	r8, r8, #1
  404bb8:	f043 0310 	orrne.w	r3, r3, #16
  404bbc:	e576      	b.n	4046ac <_vfiprintf_r+0xe4>
  404bbe:	bf00      	nop
  404bc0:	00406c3c 	.word	0x00406c3c
  404bc4:	00406c4c 	.word	0x00406c4c
  404bc8:	00406c20 	.word	0x00406c20
  404bcc:	00406c0c 	.word	0x00406c0c
  404bd0:	9907      	ldr	r1, [sp, #28]
  404bd2:	680e      	ldr	r6, [r1, #0]
  404bd4:	460a      	mov	r2, r1
  404bd6:	2e00      	cmp	r6, #0
  404bd8:	f102 0204 	add.w	r2, r2, #4
  404bdc:	f6ff ae0f 	blt.w	4047fe <_vfiprintf_r+0x236>
  404be0:	9207      	str	r2, [sp, #28]
  404be2:	f898 2000 	ldrb.w	r2, [r8]
  404be6:	e561      	b.n	4046ac <_vfiprintf_r+0xe4>
  404be8:	f898 2000 	ldrb.w	r2, [r8]
  404bec:	2001      	movs	r0, #1
  404bee:	252b      	movs	r5, #43	; 0x2b
  404bf0:	e55c      	b.n	4046ac <_vfiprintf_r+0xe4>
  404bf2:	9907      	ldr	r1, [sp, #28]
  404bf4:	9608      	str	r6, [sp, #32]
  404bf6:	f8d1 b000 	ldr.w	fp, [r1]
  404bfa:	f04f 0200 	mov.w	r2, #0
  404bfe:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404c02:	1d0e      	adds	r6, r1, #4
  404c04:	f1bb 0f00 	cmp.w	fp, #0
  404c08:	f000 82e5 	beq.w	4051d6 <_vfiprintf_r+0xc0e>
  404c0c:	1c67      	adds	r7, r4, #1
  404c0e:	f000 82c4 	beq.w	40519a <_vfiprintf_r+0xbd2>
  404c12:	4622      	mov	r2, r4
  404c14:	2100      	movs	r1, #0
  404c16:	4658      	mov	r0, fp
  404c18:	9301      	str	r3, [sp, #4]
  404c1a:	f001 f921 	bl	405e60 <memchr>
  404c1e:	9b01      	ldr	r3, [sp, #4]
  404c20:	2800      	cmp	r0, #0
  404c22:	f000 82e5 	beq.w	4051f0 <_vfiprintf_r+0xc28>
  404c26:	eba0 020b 	sub.w	r2, r0, fp
  404c2a:	9205      	str	r2, [sp, #20]
  404c2c:	9607      	str	r6, [sp, #28]
  404c2e:	9302      	str	r3, [sp, #8]
  404c30:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c34:	2400      	movs	r4, #0
  404c36:	e619      	b.n	40486c <_vfiprintf_r+0x2a4>
  404c38:	f898 2000 	ldrb.w	r2, [r8]
  404c3c:	2a2a      	cmp	r2, #42	; 0x2a
  404c3e:	f108 0701 	add.w	r7, r8, #1
  404c42:	f000 82e9 	beq.w	405218 <_vfiprintf_r+0xc50>
  404c46:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c4a:	2909      	cmp	r1, #9
  404c4c:	46b8      	mov	r8, r7
  404c4e:	f04f 0400 	mov.w	r4, #0
  404c52:	f63f ad2d 	bhi.w	4046b0 <_vfiprintf_r+0xe8>
  404c56:	f818 2b01 	ldrb.w	r2, [r8], #1
  404c5a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404c5e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404c62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c66:	2909      	cmp	r1, #9
  404c68:	d9f5      	bls.n	404c56 <_vfiprintf_r+0x68e>
  404c6a:	e521      	b.n	4046b0 <_vfiprintf_r+0xe8>
  404c6c:	f043 0320 	orr.w	r3, r3, #32
  404c70:	f898 2000 	ldrb.w	r2, [r8]
  404c74:	e51a      	b.n	4046ac <_vfiprintf_r+0xe4>
  404c76:	9608      	str	r6, [sp, #32]
  404c78:	2800      	cmp	r0, #0
  404c7a:	f040 82db 	bne.w	405234 <_vfiprintf_r+0xc6c>
  404c7e:	2a00      	cmp	r2, #0
  404c80:	f000 80e7 	beq.w	404e52 <_vfiprintf_r+0x88a>
  404c84:	2101      	movs	r1, #1
  404c86:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404c8a:	f04f 0200 	mov.w	r2, #0
  404c8e:	9101      	str	r1, [sp, #4]
  404c90:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404c94:	9105      	str	r1, [sp, #20]
  404c96:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404c9a:	e77b      	b.n	404b94 <_vfiprintf_r+0x5cc>
  404c9c:	9a07      	ldr	r2, [sp, #28]
  404c9e:	6813      	ldr	r3, [r2, #0]
  404ca0:	3204      	adds	r2, #4
  404ca2:	9207      	str	r2, [sp, #28]
  404ca4:	9a03      	ldr	r2, [sp, #12]
  404ca6:	601a      	str	r2, [r3, #0]
  404ca8:	e4cb      	b.n	404642 <_vfiprintf_r+0x7a>
  404caa:	aa0f      	add	r2, sp, #60	; 0x3c
  404cac:	9904      	ldr	r1, [sp, #16]
  404cae:	4620      	mov	r0, r4
  404cb0:	f7ff fc4a 	bl	404548 <__sprint_r.part.0>
  404cb4:	2800      	cmp	r0, #0
  404cb6:	f040 8139 	bne.w	404f2c <_vfiprintf_r+0x964>
  404cba:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cbe:	f101 0c01 	add.w	ip, r1, #1
  404cc2:	46ce      	mov	lr, r9
  404cc4:	e5ff      	b.n	4048c6 <_vfiprintf_r+0x2fe>
  404cc6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cca:	1c48      	adds	r0, r1, #1
  404ccc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404cd0:	2d00      	cmp	r5, #0
  404cd2:	f43f ae22 	beq.w	40491a <_vfiprintf_r+0x352>
  404cd6:	3201      	adds	r2, #1
  404cd8:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404cdc:	2101      	movs	r1, #1
  404cde:	2807      	cmp	r0, #7
  404ce0:	9211      	str	r2, [sp, #68]	; 0x44
  404ce2:	9010      	str	r0, [sp, #64]	; 0x40
  404ce4:	f8ca 5000 	str.w	r5, [sl]
  404ce8:	f8ca 1004 	str.w	r1, [sl, #4]
  404cec:	f340 8108 	ble.w	404f00 <_vfiprintf_r+0x938>
  404cf0:	2a00      	cmp	r2, #0
  404cf2:	f040 81bc 	bne.w	40506e <_vfiprintf_r+0xaa6>
  404cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404cf8:	2b00      	cmp	r3, #0
  404cfa:	f43f ae1f 	beq.w	40493c <_vfiprintf_r+0x374>
  404cfe:	ab0e      	add	r3, sp, #56	; 0x38
  404d00:	2202      	movs	r2, #2
  404d02:	4608      	mov	r0, r1
  404d04:	931c      	str	r3, [sp, #112]	; 0x70
  404d06:	921d      	str	r2, [sp, #116]	; 0x74
  404d08:	46ca      	mov	sl, r9
  404d0a:	4601      	mov	r1, r0
  404d0c:	f10a 0a08 	add.w	sl, sl, #8
  404d10:	3001      	adds	r0, #1
  404d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d14:	2b80      	cmp	r3, #128	; 0x80
  404d16:	f43f ae19 	beq.w	40494c <_vfiprintf_r+0x384>
  404d1a:	9b05      	ldr	r3, [sp, #20]
  404d1c:	1ae4      	subs	r4, r4, r3
  404d1e:	2c00      	cmp	r4, #0
  404d20:	dd2e      	ble.n	404d80 <_vfiprintf_r+0x7b8>
  404d22:	2c10      	cmp	r4, #16
  404d24:	4db3      	ldr	r5, [pc, #716]	; (404ff4 <_vfiprintf_r+0xa2c>)
  404d26:	dd1e      	ble.n	404d66 <_vfiprintf_r+0x79e>
  404d28:	46d6      	mov	lr, sl
  404d2a:	2610      	movs	r6, #16
  404d2c:	9f06      	ldr	r7, [sp, #24]
  404d2e:	f8dd a010 	ldr.w	sl, [sp, #16]
  404d32:	e006      	b.n	404d42 <_vfiprintf_r+0x77a>
  404d34:	1c88      	adds	r0, r1, #2
  404d36:	f10e 0e08 	add.w	lr, lr, #8
  404d3a:	4619      	mov	r1, r3
  404d3c:	3c10      	subs	r4, #16
  404d3e:	2c10      	cmp	r4, #16
  404d40:	dd10      	ble.n	404d64 <_vfiprintf_r+0x79c>
  404d42:	1c4b      	adds	r3, r1, #1
  404d44:	3210      	adds	r2, #16
  404d46:	2b07      	cmp	r3, #7
  404d48:	9211      	str	r2, [sp, #68]	; 0x44
  404d4a:	e88e 0060 	stmia.w	lr, {r5, r6}
  404d4e:	9310      	str	r3, [sp, #64]	; 0x40
  404d50:	ddf0      	ble.n	404d34 <_vfiprintf_r+0x76c>
  404d52:	2a00      	cmp	r2, #0
  404d54:	d165      	bne.n	404e22 <_vfiprintf_r+0x85a>
  404d56:	3c10      	subs	r4, #16
  404d58:	2c10      	cmp	r4, #16
  404d5a:	f04f 0001 	mov.w	r0, #1
  404d5e:	4611      	mov	r1, r2
  404d60:	46ce      	mov	lr, r9
  404d62:	dcee      	bgt.n	404d42 <_vfiprintf_r+0x77a>
  404d64:	46f2      	mov	sl, lr
  404d66:	4422      	add	r2, r4
  404d68:	2807      	cmp	r0, #7
  404d6a:	9211      	str	r2, [sp, #68]	; 0x44
  404d6c:	f8ca 5000 	str.w	r5, [sl]
  404d70:	f8ca 4004 	str.w	r4, [sl, #4]
  404d74:	9010      	str	r0, [sp, #64]	; 0x40
  404d76:	f300 8085 	bgt.w	404e84 <_vfiprintf_r+0x8bc>
  404d7a:	f10a 0a08 	add.w	sl, sl, #8
  404d7e:	3001      	adds	r0, #1
  404d80:	9905      	ldr	r1, [sp, #20]
  404d82:	f8ca b000 	str.w	fp, [sl]
  404d86:	440a      	add	r2, r1
  404d88:	2807      	cmp	r0, #7
  404d8a:	9211      	str	r2, [sp, #68]	; 0x44
  404d8c:	f8ca 1004 	str.w	r1, [sl, #4]
  404d90:	9010      	str	r0, [sp, #64]	; 0x40
  404d92:	f340 8082 	ble.w	404e9a <_vfiprintf_r+0x8d2>
  404d96:	2a00      	cmp	r2, #0
  404d98:	f040 8118 	bne.w	404fcc <_vfiprintf_r+0xa04>
  404d9c:	9b02      	ldr	r3, [sp, #8]
  404d9e:	9210      	str	r2, [sp, #64]	; 0x40
  404da0:	0758      	lsls	r0, r3, #29
  404da2:	d535      	bpl.n	404e10 <_vfiprintf_r+0x848>
  404da4:	9b08      	ldr	r3, [sp, #32]
  404da6:	9901      	ldr	r1, [sp, #4]
  404da8:	1a5c      	subs	r4, r3, r1
  404daa:	2c00      	cmp	r4, #0
  404dac:	f340 80e7 	ble.w	404f7e <_vfiprintf_r+0x9b6>
  404db0:	46ca      	mov	sl, r9
  404db2:	2c10      	cmp	r4, #16
  404db4:	f340 8218 	ble.w	4051e8 <_vfiprintf_r+0xc20>
  404db8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404dba:	4e8f      	ldr	r6, [pc, #572]	; (404ff8 <_vfiprintf_r+0xa30>)
  404dbc:	9f06      	ldr	r7, [sp, #24]
  404dbe:	f8dd b010 	ldr.w	fp, [sp, #16]
  404dc2:	2510      	movs	r5, #16
  404dc4:	e006      	b.n	404dd4 <_vfiprintf_r+0x80c>
  404dc6:	1c88      	adds	r0, r1, #2
  404dc8:	f10a 0a08 	add.w	sl, sl, #8
  404dcc:	4619      	mov	r1, r3
  404dce:	3c10      	subs	r4, #16
  404dd0:	2c10      	cmp	r4, #16
  404dd2:	dd11      	ble.n	404df8 <_vfiprintf_r+0x830>
  404dd4:	1c4b      	adds	r3, r1, #1
  404dd6:	3210      	adds	r2, #16
  404dd8:	2b07      	cmp	r3, #7
  404dda:	9211      	str	r2, [sp, #68]	; 0x44
  404ddc:	f8ca 6000 	str.w	r6, [sl]
  404de0:	f8ca 5004 	str.w	r5, [sl, #4]
  404de4:	9310      	str	r3, [sp, #64]	; 0x40
  404de6:	ddee      	ble.n	404dc6 <_vfiprintf_r+0x7fe>
  404de8:	bb42      	cbnz	r2, 404e3c <_vfiprintf_r+0x874>
  404dea:	3c10      	subs	r4, #16
  404dec:	2c10      	cmp	r4, #16
  404dee:	f04f 0001 	mov.w	r0, #1
  404df2:	4611      	mov	r1, r2
  404df4:	46ca      	mov	sl, r9
  404df6:	dced      	bgt.n	404dd4 <_vfiprintf_r+0x80c>
  404df8:	4422      	add	r2, r4
  404dfa:	2807      	cmp	r0, #7
  404dfc:	9211      	str	r2, [sp, #68]	; 0x44
  404dfe:	f8ca 6000 	str.w	r6, [sl]
  404e02:	f8ca 4004 	str.w	r4, [sl, #4]
  404e06:	9010      	str	r0, [sp, #64]	; 0x40
  404e08:	dd51      	ble.n	404eae <_vfiprintf_r+0x8e6>
  404e0a:	2a00      	cmp	r2, #0
  404e0c:	f040 819b 	bne.w	405146 <_vfiprintf_r+0xb7e>
  404e10:	9b03      	ldr	r3, [sp, #12]
  404e12:	9a08      	ldr	r2, [sp, #32]
  404e14:	9901      	ldr	r1, [sp, #4]
  404e16:	428a      	cmp	r2, r1
  404e18:	bfac      	ite	ge
  404e1a:	189b      	addge	r3, r3, r2
  404e1c:	185b      	addlt	r3, r3, r1
  404e1e:	9303      	str	r3, [sp, #12]
  404e20:	e04e      	b.n	404ec0 <_vfiprintf_r+0x8f8>
  404e22:	aa0f      	add	r2, sp, #60	; 0x3c
  404e24:	4651      	mov	r1, sl
  404e26:	4638      	mov	r0, r7
  404e28:	f7ff fb8e 	bl	404548 <__sprint_r.part.0>
  404e2c:	2800      	cmp	r0, #0
  404e2e:	f040 813f 	bne.w	4050b0 <_vfiprintf_r+0xae8>
  404e32:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e34:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e36:	1c48      	adds	r0, r1, #1
  404e38:	46ce      	mov	lr, r9
  404e3a:	e77f      	b.n	404d3c <_vfiprintf_r+0x774>
  404e3c:	aa0f      	add	r2, sp, #60	; 0x3c
  404e3e:	4659      	mov	r1, fp
  404e40:	4638      	mov	r0, r7
  404e42:	f7ff fb81 	bl	404548 <__sprint_r.part.0>
  404e46:	b960      	cbnz	r0, 404e62 <_vfiprintf_r+0x89a>
  404e48:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e4c:	1c48      	adds	r0, r1, #1
  404e4e:	46ca      	mov	sl, r9
  404e50:	e7bd      	b.n	404dce <_vfiprintf_r+0x806>
  404e52:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e54:	f8dd b010 	ldr.w	fp, [sp, #16]
  404e58:	2b00      	cmp	r3, #0
  404e5a:	f040 81d4 	bne.w	405206 <_vfiprintf_r+0xc3e>
  404e5e:	2300      	movs	r3, #0
  404e60:	9310      	str	r3, [sp, #64]	; 0x40
  404e62:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404e66:	f013 0f01 	tst.w	r3, #1
  404e6a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404e6e:	d102      	bne.n	404e76 <_vfiprintf_r+0x8ae>
  404e70:	059a      	lsls	r2, r3, #22
  404e72:	f140 80de 	bpl.w	405032 <_vfiprintf_r+0xa6a>
  404e76:	065b      	lsls	r3, r3, #25
  404e78:	f53f acb2 	bmi.w	4047e0 <_vfiprintf_r+0x218>
  404e7c:	9803      	ldr	r0, [sp, #12]
  404e7e:	b02d      	add	sp, #180	; 0xb4
  404e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e84:	2a00      	cmp	r2, #0
  404e86:	f040 8106 	bne.w	405096 <_vfiprintf_r+0xace>
  404e8a:	9a05      	ldr	r2, [sp, #20]
  404e8c:	921d      	str	r2, [sp, #116]	; 0x74
  404e8e:	2301      	movs	r3, #1
  404e90:	9211      	str	r2, [sp, #68]	; 0x44
  404e92:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404e96:	9310      	str	r3, [sp, #64]	; 0x40
  404e98:	46ca      	mov	sl, r9
  404e9a:	f10a 0a08 	add.w	sl, sl, #8
  404e9e:	9b02      	ldr	r3, [sp, #8]
  404ea0:	0759      	lsls	r1, r3, #29
  404ea2:	d504      	bpl.n	404eae <_vfiprintf_r+0x8e6>
  404ea4:	9b08      	ldr	r3, [sp, #32]
  404ea6:	9901      	ldr	r1, [sp, #4]
  404ea8:	1a5c      	subs	r4, r3, r1
  404eaa:	2c00      	cmp	r4, #0
  404eac:	dc81      	bgt.n	404db2 <_vfiprintf_r+0x7ea>
  404eae:	9b03      	ldr	r3, [sp, #12]
  404eb0:	9908      	ldr	r1, [sp, #32]
  404eb2:	9801      	ldr	r0, [sp, #4]
  404eb4:	4281      	cmp	r1, r0
  404eb6:	bfac      	ite	ge
  404eb8:	185b      	addge	r3, r3, r1
  404eba:	181b      	addlt	r3, r3, r0
  404ebc:	9303      	str	r3, [sp, #12]
  404ebe:	bb72      	cbnz	r2, 404f1e <_vfiprintf_r+0x956>
  404ec0:	2300      	movs	r3, #0
  404ec2:	9310      	str	r3, [sp, #64]	; 0x40
  404ec4:	46ca      	mov	sl, r9
  404ec6:	f7ff bbbc 	b.w	404642 <_vfiprintf_r+0x7a>
  404eca:	aa0f      	add	r2, sp, #60	; 0x3c
  404ecc:	9904      	ldr	r1, [sp, #16]
  404ece:	4620      	mov	r0, r4
  404ed0:	f7ff fb3a 	bl	404548 <__sprint_r.part.0>
  404ed4:	bb50      	cbnz	r0, 404f2c <_vfiprintf_r+0x964>
  404ed6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ed8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404eda:	f101 0e01 	add.w	lr, r1, #1
  404ede:	46cc      	mov	ip, r9
  404ee0:	e548      	b.n	404974 <_vfiprintf_r+0x3ac>
  404ee2:	2a00      	cmp	r2, #0
  404ee4:	f040 8140 	bne.w	405168 <_vfiprintf_r+0xba0>
  404ee8:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404eec:	2900      	cmp	r1, #0
  404eee:	f000 811b 	beq.w	405128 <_vfiprintf_r+0xb60>
  404ef2:	2201      	movs	r2, #1
  404ef4:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404ef8:	4610      	mov	r0, r2
  404efa:	921d      	str	r2, [sp, #116]	; 0x74
  404efc:	911c      	str	r1, [sp, #112]	; 0x70
  404efe:	46ca      	mov	sl, r9
  404f00:	4601      	mov	r1, r0
  404f02:	f10a 0a08 	add.w	sl, sl, #8
  404f06:	3001      	adds	r0, #1
  404f08:	e507      	b.n	40491a <_vfiprintf_r+0x352>
  404f0a:	9b02      	ldr	r3, [sp, #8]
  404f0c:	2a01      	cmp	r2, #1
  404f0e:	f000 8098 	beq.w	405042 <_vfiprintf_r+0xa7a>
  404f12:	2a02      	cmp	r2, #2
  404f14:	d10d      	bne.n	404f32 <_vfiprintf_r+0x96a>
  404f16:	9302      	str	r3, [sp, #8]
  404f18:	2600      	movs	r6, #0
  404f1a:	2700      	movs	r7, #0
  404f1c:	e5b0      	b.n	404a80 <_vfiprintf_r+0x4b8>
  404f1e:	aa0f      	add	r2, sp, #60	; 0x3c
  404f20:	9904      	ldr	r1, [sp, #16]
  404f22:	9806      	ldr	r0, [sp, #24]
  404f24:	f7ff fb10 	bl	404548 <__sprint_r.part.0>
  404f28:	2800      	cmp	r0, #0
  404f2a:	d0c9      	beq.n	404ec0 <_vfiprintf_r+0x8f8>
  404f2c:	f8dd b010 	ldr.w	fp, [sp, #16]
  404f30:	e797      	b.n	404e62 <_vfiprintf_r+0x89a>
  404f32:	9302      	str	r3, [sp, #8]
  404f34:	2600      	movs	r6, #0
  404f36:	2700      	movs	r7, #0
  404f38:	4649      	mov	r1, r9
  404f3a:	e000      	b.n	404f3e <_vfiprintf_r+0x976>
  404f3c:	4659      	mov	r1, fp
  404f3e:	08f2      	lsrs	r2, r6, #3
  404f40:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404f44:	08f8      	lsrs	r0, r7, #3
  404f46:	f006 0307 	and.w	r3, r6, #7
  404f4a:	4607      	mov	r7, r0
  404f4c:	4616      	mov	r6, r2
  404f4e:	3330      	adds	r3, #48	; 0x30
  404f50:	ea56 0207 	orrs.w	r2, r6, r7
  404f54:	f801 3c01 	strb.w	r3, [r1, #-1]
  404f58:	f101 3bff 	add.w	fp, r1, #4294967295
  404f5c:	d1ee      	bne.n	404f3c <_vfiprintf_r+0x974>
  404f5e:	9a02      	ldr	r2, [sp, #8]
  404f60:	07d6      	lsls	r6, r2, #31
  404f62:	f57f ad9d 	bpl.w	404aa0 <_vfiprintf_r+0x4d8>
  404f66:	2b30      	cmp	r3, #48	; 0x30
  404f68:	f43f ad9a 	beq.w	404aa0 <_vfiprintf_r+0x4d8>
  404f6c:	3902      	subs	r1, #2
  404f6e:	2330      	movs	r3, #48	; 0x30
  404f70:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404f74:	eba9 0301 	sub.w	r3, r9, r1
  404f78:	9305      	str	r3, [sp, #20]
  404f7a:	468b      	mov	fp, r1
  404f7c:	e476      	b.n	40486c <_vfiprintf_r+0x2a4>
  404f7e:	9b03      	ldr	r3, [sp, #12]
  404f80:	9a08      	ldr	r2, [sp, #32]
  404f82:	428a      	cmp	r2, r1
  404f84:	bfac      	ite	ge
  404f86:	189b      	addge	r3, r3, r2
  404f88:	185b      	addlt	r3, r3, r1
  404f8a:	9303      	str	r3, [sp, #12]
  404f8c:	e798      	b.n	404ec0 <_vfiprintf_r+0x8f8>
  404f8e:	2202      	movs	r2, #2
  404f90:	e44d      	b.n	40482e <_vfiprintf_r+0x266>
  404f92:	2f00      	cmp	r7, #0
  404f94:	bf08      	it	eq
  404f96:	2e0a      	cmpeq	r6, #10
  404f98:	d352      	bcc.n	405040 <_vfiprintf_r+0xa78>
  404f9a:	46cb      	mov	fp, r9
  404f9c:	4630      	mov	r0, r6
  404f9e:	4639      	mov	r1, r7
  404fa0:	220a      	movs	r2, #10
  404fa2:	2300      	movs	r3, #0
  404fa4:	f001 fc48 	bl	406838 <__aeabi_uldivmod>
  404fa8:	3230      	adds	r2, #48	; 0x30
  404faa:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404fae:	4630      	mov	r0, r6
  404fb0:	4639      	mov	r1, r7
  404fb2:	2300      	movs	r3, #0
  404fb4:	220a      	movs	r2, #10
  404fb6:	f001 fc3f 	bl	406838 <__aeabi_uldivmod>
  404fba:	4606      	mov	r6, r0
  404fbc:	460f      	mov	r7, r1
  404fbe:	ea56 0307 	orrs.w	r3, r6, r7
  404fc2:	d1eb      	bne.n	404f9c <_vfiprintf_r+0x9d4>
  404fc4:	e56c      	b.n	404aa0 <_vfiprintf_r+0x4d8>
  404fc6:	9405      	str	r4, [sp, #20]
  404fc8:	46cb      	mov	fp, r9
  404fca:	e44f      	b.n	40486c <_vfiprintf_r+0x2a4>
  404fcc:	aa0f      	add	r2, sp, #60	; 0x3c
  404fce:	9904      	ldr	r1, [sp, #16]
  404fd0:	9806      	ldr	r0, [sp, #24]
  404fd2:	f7ff fab9 	bl	404548 <__sprint_r.part.0>
  404fd6:	2800      	cmp	r0, #0
  404fd8:	d1a8      	bne.n	404f2c <_vfiprintf_r+0x964>
  404fda:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404fdc:	46ca      	mov	sl, r9
  404fde:	e75e      	b.n	404e9e <_vfiprintf_r+0x8d6>
  404fe0:	aa0f      	add	r2, sp, #60	; 0x3c
  404fe2:	9904      	ldr	r1, [sp, #16]
  404fe4:	9806      	ldr	r0, [sp, #24]
  404fe6:	f7ff faaf 	bl	404548 <__sprint_r.part.0>
  404fea:	2800      	cmp	r0, #0
  404fec:	d19e      	bne.n	404f2c <_vfiprintf_r+0x964>
  404fee:	46ca      	mov	sl, r9
  404ff0:	f7ff bbc0 	b.w	404774 <_vfiprintf_r+0x1ac>
  404ff4:	00406c4c 	.word	0x00406c4c
  404ff8:	00406c3c 	.word	0x00406c3c
  404ffc:	3104      	adds	r1, #4
  404ffe:	6816      	ldr	r6, [r2, #0]
  405000:	9107      	str	r1, [sp, #28]
  405002:	2201      	movs	r2, #1
  405004:	2700      	movs	r7, #0
  405006:	e412      	b.n	40482e <_vfiprintf_r+0x266>
  405008:	9807      	ldr	r0, [sp, #28]
  40500a:	4601      	mov	r1, r0
  40500c:	3104      	adds	r1, #4
  40500e:	6806      	ldr	r6, [r0, #0]
  405010:	9107      	str	r1, [sp, #28]
  405012:	2700      	movs	r7, #0
  405014:	e40b      	b.n	40482e <_vfiprintf_r+0x266>
  405016:	680e      	ldr	r6, [r1, #0]
  405018:	3104      	adds	r1, #4
  40501a:	9107      	str	r1, [sp, #28]
  40501c:	2700      	movs	r7, #0
  40501e:	e591      	b.n	404b44 <_vfiprintf_r+0x57c>
  405020:	9907      	ldr	r1, [sp, #28]
  405022:	680e      	ldr	r6, [r1, #0]
  405024:	460a      	mov	r2, r1
  405026:	17f7      	asrs	r7, r6, #31
  405028:	3204      	adds	r2, #4
  40502a:	9207      	str	r2, [sp, #28]
  40502c:	4630      	mov	r0, r6
  40502e:	4639      	mov	r1, r7
  405030:	e50f      	b.n	404a52 <_vfiprintf_r+0x48a>
  405032:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405036:	f000 fe7f 	bl	405d38 <__retarget_lock_release_recursive>
  40503a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40503e:	e71a      	b.n	404e76 <_vfiprintf_r+0x8ae>
  405040:	9b02      	ldr	r3, [sp, #8]
  405042:	9302      	str	r3, [sp, #8]
  405044:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405048:	3630      	adds	r6, #48	; 0x30
  40504a:	2301      	movs	r3, #1
  40504c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405050:	9305      	str	r3, [sp, #20]
  405052:	e40b      	b.n	40486c <_vfiprintf_r+0x2a4>
  405054:	aa0f      	add	r2, sp, #60	; 0x3c
  405056:	9904      	ldr	r1, [sp, #16]
  405058:	9806      	ldr	r0, [sp, #24]
  40505a:	f7ff fa75 	bl	404548 <__sprint_r.part.0>
  40505e:	2800      	cmp	r0, #0
  405060:	f47f af64 	bne.w	404f2c <_vfiprintf_r+0x964>
  405064:	9910      	ldr	r1, [sp, #64]	; 0x40
  405066:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405068:	1c48      	adds	r0, r1, #1
  40506a:	46ca      	mov	sl, r9
  40506c:	e651      	b.n	404d12 <_vfiprintf_r+0x74a>
  40506e:	aa0f      	add	r2, sp, #60	; 0x3c
  405070:	9904      	ldr	r1, [sp, #16]
  405072:	9806      	ldr	r0, [sp, #24]
  405074:	f7ff fa68 	bl	404548 <__sprint_r.part.0>
  405078:	2800      	cmp	r0, #0
  40507a:	f47f af57 	bne.w	404f2c <_vfiprintf_r+0x964>
  40507e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405080:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405082:	1c48      	adds	r0, r1, #1
  405084:	46ca      	mov	sl, r9
  405086:	e448      	b.n	40491a <_vfiprintf_r+0x352>
  405088:	2a00      	cmp	r2, #0
  40508a:	f040 8091 	bne.w	4051b0 <_vfiprintf_r+0xbe8>
  40508e:	2001      	movs	r0, #1
  405090:	4611      	mov	r1, r2
  405092:	46ca      	mov	sl, r9
  405094:	e641      	b.n	404d1a <_vfiprintf_r+0x752>
  405096:	aa0f      	add	r2, sp, #60	; 0x3c
  405098:	9904      	ldr	r1, [sp, #16]
  40509a:	9806      	ldr	r0, [sp, #24]
  40509c:	f7ff fa54 	bl	404548 <__sprint_r.part.0>
  4050a0:	2800      	cmp	r0, #0
  4050a2:	f47f af43 	bne.w	404f2c <_vfiprintf_r+0x964>
  4050a6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4050a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050aa:	3001      	adds	r0, #1
  4050ac:	46ca      	mov	sl, r9
  4050ae:	e667      	b.n	404d80 <_vfiprintf_r+0x7b8>
  4050b0:	46d3      	mov	fp, sl
  4050b2:	e6d6      	b.n	404e62 <_vfiprintf_r+0x89a>
  4050b4:	9e07      	ldr	r6, [sp, #28]
  4050b6:	3607      	adds	r6, #7
  4050b8:	f026 0207 	bic.w	r2, r6, #7
  4050bc:	f102 0108 	add.w	r1, r2, #8
  4050c0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4050c4:	9107      	str	r1, [sp, #28]
  4050c6:	2201      	movs	r2, #1
  4050c8:	f7ff bbb1 	b.w	40482e <_vfiprintf_r+0x266>
  4050cc:	9e07      	ldr	r6, [sp, #28]
  4050ce:	3607      	adds	r6, #7
  4050d0:	f026 0607 	bic.w	r6, r6, #7
  4050d4:	e9d6 0100 	ldrd	r0, r1, [r6]
  4050d8:	f106 0208 	add.w	r2, r6, #8
  4050dc:	9207      	str	r2, [sp, #28]
  4050de:	4606      	mov	r6, r0
  4050e0:	460f      	mov	r7, r1
  4050e2:	e4b6      	b.n	404a52 <_vfiprintf_r+0x48a>
  4050e4:	9e07      	ldr	r6, [sp, #28]
  4050e6:	3607      	adds	r6, #7
  4050e8:	f026 0207 	bic.w	r2, r6, #7
  4050ec:	f102 0108 	add.w	r1, r2, #8
  4050f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4050f4:	9107      	str	r1, [sp, #28]
  4050f6:	2200      	movs	r2, #0
  4050f8:	f7ff bb99 	b.w	40482e <_vfiprintf_r+0x266>
  4050fc:	9e07      	ldr	r6, [sp, #28]
  4050fe:	3607      	adds	r6, #7
  405100:	f026 0107 	bic.w	r1, r6, #7
  405104:	f101 0008 	add.w	r0, r1, #8
  405108:	9007      	str	r0, [sp, #28]
  40510a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40510e:	e519      	b.n	404b44 <_vfiprintf_r+0x57c>
  405110:	46cb      	mov	fp, r9
  405112:	f7ff bbab 	b.w	40486c <_vfiprintf_r+0x2a4>
  405116:	252d      	movs	r5, #45	; 0x2d
  405118:	4276      	negs	r6, r6
  40511a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40511e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405122:	2201      	movs	r2, #1
  405124:	f7ff bb88 	b.w	404838 <_vfiprintf_r+0x270>
  405128:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40512a:	b9b3      	cbnz	r3, 40515a <_vfiprintf_r+0xb92>
  40512c:	4611      	mov	r1, r2
  40512e:	2001      	movs	r0, #1
  405130:	46ca      	mov	sl, r9
  405132:	e5f2      	b.n	404d1a <_vfiprintf_r+0x752>
  405134:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405138:	f000 fdfe 	bl	405d38 <__retarget_lock_release_recursive>
  40513c:	f04f 33ff 	mov.w	r3, #4294967295
  405140:	9303      	str	r3, [sp, #12]
  405142:	f7ff bb50 	b.w	4047e6 <_vfiprintf_r+0x21e>
  405146:	aa0f      	add	r2, sp, #60	; 0x3c
  405148:	9904      	ldr	r1, [sp, #16]
  40514a:	9806      	ldr	r0, [sp, #24]
  40514c:	f7ff f9fc 	bl	404548 <__sprint_r.part.0>
  405150:	2800      	cmp	r0, #0
  405152:	f47f aeeb 	bne.w	404f2c <_vfiprintf_r+0x964>
  405156:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405158:	e6a9      	b.n	404eae <_vfiprintf_r+0x8e6>
  40515a:	ab0e      	add	r3, sp, #56	; 0x38
  40515c:	2202      	movs	r2, #2
  40515e:	931c      	str	r3, [sp, #112]	; 0x70
  405160:	921d      	str	r2, [sp, #116]	; 0x74
  405162:	2001      	movs	r0, #1
  405164:	46ca      	mov	sl, r9
  405166:	e5d0      	b.n	404d0a <_vfiprintf_r+0x742>
  405168:	aa0f      	add	r2, sp, #60	; 0x3c
  40516a:	9904      	ldr	r1, [sp, #16]
  40516c:	9806      	ldr	r0, [sp, #24]
  40516e:	f7ff f9eb 	bl	404548 <__sprint_r.part.0>
  405172:	2800      	cmp	r0, #0
  405174:	f47f aeda 	bne.w	404f2c <_vfiprintf_r+0x964>
  405178:	9910      	ldr	r1, [sp, #64]	; 0x40
  40517a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40517c:	1c48      	adds	r0, r1, #1
  40517e:	46ca      	mov	sl, r9
  405180:	e5a4      	b.n	404ccc <_vfiprintf_r+0x704>
  405182:	9a07      	ldr	r2, [sp, #28]
  405184:	9903      	ldr	r1, [sp, #12]
  405186:	6813      	ldr	r3, [r2, #0]
  405188:	17cd      	asrs	r5, r1, #31
  40518a:	4608      	mov	r0, r1
  40518c:	3204      	adds	r2, #4
  40518e:	4629      	mov	r1, r5
  405190:	9207      	str	r2, [sp, #28]
  405192:	e9c3 0100 	strd	r0, r1, [r3]
  405196:	f7ff ba54 	b.w	404642 <_vfiprintf_r+0x7a>
  40519a:	4658      	mov	r0, fp
  40519c:	9607      	str	r6, [sp, #28]
  40519e:	9302      	str	r3, [sp, #8]
  4051a0:	f001 f90e 	bl	4063c0 <strlen>
  4051a4:	2400      	movs	r4, #0
  4051a6:	9005      	str	r0, [sp, #20]
  4051a8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4051ac:	f7ff bb5e 	b.w	40486c <_vfiprintf_r+0x2a4>
  4051b0:	aa0f      	add	r2, sp, #60	; 0x3c
  4051b2:	9904      	ldr	r1, [sp, #16]
  4051b4:	9806      	ldr	r0, [sp, #24]
  4051b6:	f7ff f9c7 	bl	404548 <__sprint_r.part.0>
  4051ba:	2800      	cmp	r0, #0
  4051bc:	f47f aeb6 	bne.w	404f2c <_vfiprintf_r+0x964>
  4051c0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051c4:	1c48      	adds	r0, r1, #1
  4051c6:	46ca      	mov	sl, r9
  4051c8:	e5a7      	b.n	404d1a <_vfiprintf_r+0x752>
  4051ca:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051ce:	4e20      	ldr	r6, [pc, #128]	; (405250 <_vfiprintf_r+0xc88>)
  4051d0:	3101      	adds	r1, #1
  4051d2:	f7ff bb90 	b.w	4048f6 <_vfiprintf_r+0x32e>
  4051d6:	2c06      	cmp	r4, #6
  4051d8:	bf28      	it	cs
  4051da:	2406      	movcs	r4, #6
  4051dc:	9405      	str	r4, [sp, #20]
  4051de:	9607      	str	r6, [sp, #28]
  4051e0:	9401      	str	r4, [sp, #4]
  4051e2:	f8df b070 	ldr.w	fp, [pc, #112]	; 405254 <_vfiprintf_r+0xc8c>
  4051e6:	e4d5      	b.n	404b94 <_vfiprintf_r+0x5cc>
  4051e8:	9810      	ldr	r0, [sp, #64]	; 0x40
  4051ea:	4e19      	ldr	r6, [pc, #100]	; (405250 <_vfiprintf_r+0xc88>)
  4051ec:	3001      	adds	r0, #1
  4051ee:	e603      	b.n	404df8 <_vfiprintf_r+0x830>
  4051f0:	9405      	str	r4, [sp, #20]
  4051f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4051f6:	9607      	str	r6, [sp, #28]
  4051f8:	9302      	str	r3, [sp, #8]
  4051fa:	4604      	mov	r4, r0
  4051fc:	f7ff bb36 	b.w	40486c <_vfiprintf_r+0x2a4>
  405200:	4686      	mov	lr, r0
  405202:	f7ff bbce 	b.w	4049a2 <_vfiprintf_r+0x3da>
  405206:	9806      	ldr	r0, [sp, #24]
  405208:	aa0f      	add	r2, sp, #60	; 0x3c
  40520a:	4659      	mov	r1, fp
  40520c:	f7ff f99c 	bl	404548 <__sprint_r.part.0>
  405210:	2800      	cmp	r0, #0
  405212:	f43f ae24 	beq.w	404e5e <_vfiprintf_r+0x896>
  405216:	e624      	b.n	404e62 <_vfiprintf_r+0x89a>
  405218:	9907      	ldr	r1, [sp, #28]
  40521a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40521e:	680c      	ldr	r4, [r1, #0]
  405220:	3104      	adds	r1, #4
  405222:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405226:	46b8      	mov	r8, r7
  405228:	9107      	str	r1, [sp, #28]
  40522a:	f7ff ba3f 	b.w	4046ac <_vfiprintf_r+0xe4>
  40522e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405232:	e43c      	b.n	404aae <_vfiprintf_r+0x4e6>
  405234:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405238:	e521      	b.n	404c7e <_vfiprintf_r+0x6b6>
  40523a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40523e:	f7ff bbf4 	b.w	404a2a <_vfiprintf_r+0x462>
  405242:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405246:	e491      	b.n	404b6c <_vfiprintf_r+0x5a4>
  405248:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40524c:	e469      	b.n	404b22 <_vfiprintf_r+0x55a>
  40524e:	bf00      	nop
  405250:	00406c3c 	.word	0x00406c3c
  405254:	00406c34 	.word	0x00406c34

00405258 <__sbprintf>:
  405258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40525c:	460c      	mov	r4, r1
  40525e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405262:	8989      	ldrh	r1, [r1, #12]
  405264:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405266:	89e5      	ldrh	r5, [r4, #14]
  405268:	9619      	str	r6, [sp, #100]	; 0x64
  40526a:	f021 0102 	bic.w	r1, r1, #2
  40526e:	4606      	mov	r6, r0
  405270:	69e0      	ldr	r0, [r4, #28]
  405272:	f8ad 100c 	strh.w	r1, [sp, #12]
  405276:	4617      	mov	r7, r2
  405278:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40527c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40527e:	f8ad 500e 	strh.w	r5, [sp, #14]
  405282:	4698      	mov	r8, r3
  405284:	ad1a      	add	r5, sp, #104	; 0x68
  405286:	2300      	movs	r3, #0
  405288:	9007      	str	r0, [sp, #28]
  40528a:	a816      	add	r0, sp, #88	; 0x58
  40528c:	9209      	str	r2, [sp, #36]	; 0x24
  40528e:	9306      	str	r3, [sp, #24]
  405290:	9500      	str	r5, [sp, #0]
  405292:	9504      	str	r5, [sp, #16]
  405294:	9102      	str	r1, [sp, #8]
  405296:	9105      	str	r1, [sp, #20]
  405298:	f000 fd48 	bl	405d2c <__retarget_lock_init_recursive>
  40529c:	4643      	mov	r3, r8
  40529e:	463a      	mov	r2, r7
  4052a0:	4669      	mov	r1, sp
  4052a2:	4630      	mov	r0, r6
  4052a4:	f7ff f990 	bl	4045c8 <_vfiprintf_r>
  4052a8:	1e05      	subs	r5, r0, #0
  4052aa:	db07      	blt.n	4052bc <__sbprintf+0x64>
  4052ac:	4630      	mov	r0, r6
  4052ae:	4669      	mov	r1, sp
  4052b0:	f000 f928 	bl	405504 <_fflush_r>
  4052b4:	2800      	cmp	r0, #0
  4052b6:	bf18      	it	ne
  4052b8:	f04f 35ff 	movne.w	r5, #4294967295
  4052bc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4052c0:	065b      	lsls	r3, r3, #25
  4052c2:	d503      	bpl.n	4052cc <__sbprintf+0x74>
  4052c4:	89a3      	ldrh	r3, [r4, #12]
  4052c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052ca:	81a3      	strh	r3, [r4, #12]
  4052cc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4052ce:	f000 fd2f 	bl	405d30 <__retarget_lock_close_recursive>
  4052d2:	4628      	mov	r0, r5
  4052d4:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4052d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004052dc <__swsetup_r>:
  4052dc:	b538      	push	{r3, r4, r5, lr}
  4052de:	4b30      	ldr	r3, [pc, #192]	; (4053a0 <__swsetup_r+0xc4>)
  4052e0:	681b      	ldr	r3, [r3, #0]
  4052e2:	4605      	mov	r5, r0
  4052e4:	460c      	mov	r4, r1
  4052e6:	b113      	cbz	r3, 4052ee <__swsetup_r+0x12>
  4052e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4052ea:	2a00      	cmp	r2, #0
  4052ec:	d038      	beq.n	405360 <__swsetup_r+0x84>
  4052ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4052f2:	b293      	uxth	r3, r2
  4052f4:	0718      	lsls	r0, r3, #28
  4052f6:	d50c      	bpl.n	405312 <__swsetup_r+0x36>
  4052f8:	6920      	ldr	r0, [r4, #16]
  4052fa:	b1a8      	cbz	r0, 405328 <__swsetup_r+0x4c>
  4052fc:	f013 0201 	ands.w	r2, r3, #1
  405300:	d01e      	beq.n	405340 <__swsetup_r+0x64>
  405302:	6963      	ldr	r3, [r4, #20]
  405304:	2200      	movs	r2, #0
  405306:	425b      	negs	r3, r3
  405308:	61a3      	str	r3, [r4, #24]
  40530a:	60a2      	str	r2, [r4, #8]
  40530c:	b1f0      	cbz	r0, 40534c <__swsetup_r+0x70>
  40530e:	2000      	movs	r0, #0
  405310:	bd38      	pop	{r3, r4, r5, pc}
  405312:	06d9      	lsls	r1, r3, #27
  405314:	d53c      	bpl.n	405390 <__swsetup_r+0xb4>
  405316:	0758      	lsls	r0, r3, #29
  405318:	d426      	bmi.n	405368 <__swsetup_r+0x8c>
  40531a:	6920      	ldr	r0, [r4, #16]
  40531c:	f042 0308 	orr.w	r3, r2, #8
  405320:	81a3      	strh	r3, [r4, #12]
  405322:	b29b      	uxth	r3, r3
  405324:	2800      	cmp	r0, #0
  405326:	d1e9      	bne.n	4052fc <__swsetup_r+0x20>
  405328:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40532c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405330:	d0e4      	beq.n	4052fc <__swsetup_r+0x20>
  405332:	4628      	mov	r0, r5
  405334:	4621      	mov	r1, r4
  405336:	f000 fd2f 	bl	405d98 <__smakebuf_r>
  40533a:	89a3      	ldrh	r3, [r4, #12]
  40533c:	6920      	ldr	r0, [r4, #16]
  40533e:	e7dd      	b.n	4052fc <__swsetup_r+0x20>
  405340:	0799      	lsls	r1, r3, #30
  405342:	bf58      	it	pl
  405344:	6962      	ldrpl	r2, [r4, #20]
  405346:	60a2      	str	r2, [r4, #8]
  405348:	2800      	cmp	r0, #0
  40534a:	d1e0      	bne.n	40530e <__swsetup_r+0x32>
  40534c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405350:	061a      	lsls	r2, r3, #24
  405352:	d5dd      	bpl.n	405310 <__swsetup_r+0x34>
  405354:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405358:	81a3      	strh	r3, [r4, #12]
  40535a:	f04f 30ff 	mov.w	r0, #4294967295
  40535e:	bd38      	pop	{r3, r4, r5, pc}
  405360:	4618      	mov	r0, r3
  405362:	f000 f927 	bl	4055b4 <__sinit>
  405366:	e7c2      	b.n	4052ee <__swsetup_r+0x12>
  405368:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40536a:	b151      	cbz	r1, 405382 <__swsetup_r+0xa6>
  40536c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405370:	4299      	cmp	r1, r3
  405372:	d004      	beq.n	40537e <__swsetup_r+0xa2>
  405374:	4628      	mov	r0, r5
  405376:	f000 fa43 	bl	405800 <_free_r>
  40537a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40537e:	2300      	movs	r3, #0
  405380:	6323      	str	r3, [r4, #48]	; 0x30
  405382:	2300      	movs	r3, #0
  405384:	6920      	ldr	r0, [r4, #16]
  405386:	6063      	str	r3, [r4, #4]
  405388:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40538c:	6020      	str	r0, [r4, #0]
  40538e:	e7c5      	b.n	40531c <__swsetup_r+0x40>
  405390:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405394:	2309      	movs	r3, #9
  405396:	602b      	str	r3, [r5, #0]
  405398:	f04f 30ff 	mov.w	r0, #4294967295
  40539c:	81a2      	strh	r2, [r4, #12]
  40539e:	bd38      	pop	{r3, r4, r5, pc}
  4053a0:	20400010 	.word	0x20400010

004053a4 <register_fini>:
  4053a4:	4b02      	ldr	r3, [pc, #8]	; (4053b0 <register_fini+0xc>)
  4053a6:	b113      	cbz	r3, 4053ae <register_fini+0xa>
  4053a8:	4802      	ldr	r0, [pc, #8]	; (4053b4 <register_fini+0x10>)
  4053aa:	f000 b805 	b.w	4053b8 <atexit>
  4053ae:	4770      	bx	lr
  4053b0:	00000000 	.word	0x00000000
  4053b4:	00405625 	.word	0x00405625

004053b8 <atexit>:
  4053b8:	2300      	movs	r3, #0
  4053ba:	4601      	mov	r1, r0
  4053bc:	461a      	mov	r2, r3
  4053be:	4618      	mov	r0, r3
  4053c0:	f001 b912 	b.w	4065e8 <__register_exitproc>

004053c4 <__sflush_r>:
  4053c4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4053c8:	b29a      	uxth	r2, r3
  4053ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053ce:	460d      	mov	r5, r1
  4053d0:	0711      	lsls	r1, r2, #28
  4053d2:	4680      	mov	r8, r0
  4053d4:	d43a      	bmi.n	40544c <__sflush_r+0x88>
  4053d6:	686a      	ldr	r2, [r5, #4]
  4053d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4053dc:	2a00      	cmp	r2, #0
  4053de:	81ab      	strh	r3, [r5, #12]
  4053e0:	dd6f      	ble.n	4054c2 <__sflush_r+0xfe>
  4053e2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4053e4:	2c00      	cmp	r4, #0
  4053e6:	d049      	beq.n	40547c <__sflush_r+0xb8>
  4053e8:	2200      	movs	r2, #0
  4053ea:	b29b      	uxth	r3, r3
  4053ec:	f8d8 6000 	ldr.w	r6, [r8]
  4053f0:	f8c8 2000 	str.w	r2, [r8]
  4053f4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4053f8:	d067      	beq.n	4054ca <__sflush_r+0x106>
  4053fa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4053fc:	075f      	lsls	r7, r3, #29
  4053fe:	d505      	bpl.n	40540c <__sflush_r+0x48>
  405400:	6869      	ldr	r1, [r5, #4]
  405402:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405404:	1a52      	subs	r2, r2, r1
  405406:	b10b      	cbz	r3, 40540c <__sflush_r+0x48>
  405408:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40540a:	1ad2      	subs	r2, r2, r3
  40540c:	2300      	movs	r3, #0
  40540e:	69e9      	ldr	r1, [r5, #28]
  405410:	4640      	mov	r0, r8
  405412:	47a0      	blx	r4
  405414:	1c44      	adds	r4, r0, #1
  405416:	d03c      	beq.n	405492 <__sflush_r+0xce>
  405418:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40541c:	692a      	ldr	r2, [r5, #16]
  40541e:	602a      	str	r2, [r5, #0]
  405420:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405424:	2200      	movs	r2, #0
  405426:	81ab      	strh	r3, [r5, #12]
  405428:	04db      	lsls	r3, r3, #19
  40542a:	606a      	str	r2, [r5, #4]
  40542c:	d447      	bmi.n	4054be <__sflush_r+0xfa>
  40542e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405430:	f8c8 6000 	str.w	r6, [r8]
  405434:	b311      	cbz	r1, 40547c <__sflush_r+0xb8>
  405436:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40543a:	4299      	cmp	r1, r3
  40543c:	d002      	beq.n	405444 <__sflush_r+0x80>
  40543e:	4640      	mov	r0, r8
  405440:	f000 f9de 	bl	405800 <_free_r>
  405444:	2000      	movs	r0, #0
  405446:	6328      	str	r0, [r5, #48]	; 0x30
  405448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40544c:	692e      	ldr	r6, [r5, #16]
  40544e:	b1ae      	cbz	r6, 40547c <__sflush_r+0xb8>
  405450:	682c      	ldr	r4, [r5, #0]
  405452:	602e      	str	r6, [r5, #0]
  405454:	0791      	lsls	r1, r2, #30
  405456:	bf0c      	ite	eq
  405458:	696b      	ldreq	r3, [r5, #20]
  40545a:	2300      	movne	r3, #0
  40545c:	1ba4      	subs	r4, r4, r6
  40545e:	60ab      	str	r3, [r5, #8]
  405460:	e00a      	b.n	405478 <__sflush_r+0xb4>
  405462:	4623      	mov	r3, r4
  405464:	4632      	mov	r2, r6
  405466:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405468:	69e9      	ldr	r1, [r5, #28]
  40546a:	4640      	mov	r0, r8
  40546c:	47b8      	blx	r7
  40546e:	2800      	cmp	r0, #0
  405470:	eba4 0400 	sub.w	r4, r4, r0
  405474:	4406      	add	r6, r0
  405476:	dd04      	ble.n	405482 <__sflush_r+0xbe>
  405478:	2c00      	cmp	r4, #0
  40547a:	dcf2      	bgt.n	405462 <__sflush_r+0x9e>
  40547c:	2000      	movs	r0, #0
  40547e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405482:	89ab      	ldrh	r3, [r5, #12]
  405484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405488:	81ab      	strh	r3, [r5, #12]
  40548a:	f04f 30ff 	mov.w	r0, #4294967295
  40548e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405492:	f8d8 4000 	ldr.w	r4, [r8]
  405496:	2c1d      	cmp	r4, #29
  405498:	d8f3      	bhi.n	405482 <__sflush_r+0xbe>
  40549a:	4b19      	ldr	r3, [pc, #100]	; (405500 <__sflush_r+0x13c>)
  40549c:	40e3      	lsrs	r3, r4
  40549e:	43db      	mvns	r3, r3
  4054a0:	f013 0301 	ands.w	r3, r3, #1
  4054a4:	d1ed      	bne.n	405482 <__sflush_r+0xbe>
  4054a6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4054aa:	606b      	str	r3, [r5, #4]
  4054ac:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4054b0:	6929      	ldr	r1, [r5, #16]
  4054b2:	81ab      	strh	r3, [r5, #12]
  4054b4:	04da      	lsls	r2, r3, #19
  4054b6:	6029      	str	r1, [r5, #0]
  4054b8:	d5b9      	bpl.n	40542e <__sflush_r+0x6a>
  4054ba:	2c00      	cmp	r4, #0
  4054bc:	d1b7      	bne.n	40542e <__sflush_r+0x6a>
  4054be:	6528      	str	r0, [r5, #80]	; 0x50
  4054c0:	e7b5      	b.n	40542e <__sflush_r+0x6a>
  4054c2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4054c4:	2a00      	cmp	r2, #0
  4054c6:	dc8c      	bgt.n	4053e2 <__sflush_r+0x1e>
  4054c8:	e7d8      	b.n	40547c <__sflush_r+0xb8>
  4054ca:	2301      	movs	r3, #1
  4054cc:	69e9      	ldr	r1, [r5, #28]
  4054ce:	4640      	mov	r0, r8
  4054d0:	47a0      	blx	r4
  4054d2:	1c43      	adds	r3, r0, #1
  4054d4:	4602      	mov	r2, r0
  4054d6:	d002      	beq.n	4054de <__sflush_r+0x11a>
  4054d8:	89ab      	ldrh	r3, [r5, #12]
  4054da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4054dc:	e78e      	b.n	4053fc <__sflush_r+0x38>
  4054de:	f8d8 3000 	ldr.w	r3, [r8]
  4054e2:	2b00      	cmp	r3, #0
  4054e4:	d0f8      	beq.n	4054d8 <__sflush_r+0x114>
  4054e6:	2b1d      	cmp	r3, #29
  4054e8:	d001      	beq.n	4054ee <__sflush_r+0x12a>
  4054ea:	2b16      	cmp	r3, #22
  4054ec:	d102      	bne.n	4054f4 <__sflush_r+0x130>
  4054ee:	f8c8 6000 	str.w	r6, [r8]
  4054f2:	e7c3      	b.n	40547c <__sflush_r+0xb8>
  4054f4:	89ab      	ldrh	r3, [r5, #12]
  4054f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054fa:	81ab      	strh	r3, [r5, #12]
  4054fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405500:	20400001 	.word	0x20400001

00405504 <_fflush_r>:
  405504:	b538      	push	{r3, r4, r5, lr}
  405506:	460d      	mov	r5, r1
  405508:	4604      	mov	r4, r0
  40550a:	b108      	cbz	r0, 405510 <_fflush_r+0xc>
  40550c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40550e:	b1bb      	cbz	r3, 405540 <_fflush_r+0x3c>
  405510:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405514:	b188      	cbz	r0, 40553a <_fflush_r+0x36>
  405516:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405518:	07db      	lsls	r3, r3, #31
  40551a:	d401      	bmi.n	405520 <_fflush_r+0x1c>
  40551c:	0581      	lsls	r1, r0, #22
  40551e:	d517      	bpl.n	405550 <_fflush_r+0x4c>
  405520:	4620      	mov	r0, r4
  405522:	4629      	mov	r1, r5
  405524:	f7ff ff4e 	bl	4053c4 <__sflush_r>
  405528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40552a:	07da      	lsls	r2, r3, #31
  40552c:	4604      	mov	r4, r0
  40552e:	d402      	bmi.n	405536 <_fflush_r+0x32>
  405530:	89ab      	ldrh	r3, [r5, #12]
  405532:	059b      	lsls	r3, r3, #22
  405534:	d507      	bpl.n	405546 <_fflush_r+0x42>
  405536:	4620      	mov	r0, r4
  405538:	bd38      	pop	{r3, r4, r5, pc}
  40553a:	4604      	mov	r4, r0
  40553c:	4620      	mov	r0, r4
  40553e:	bd38      	pop	{r3, r4, r5, pc}
  405540:	f000 f838 	bl	4055b4 <__sinit>
  405544:	e7e4      	b.n	405510 <_fflush_r+0xc>
  405546:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405548:	f000 fbf6 	bl	405d38 <__retarget_lock_release_recursive>
  40554c:	4620      	mov	r0, r4
  40554e:	bd38      	pop	{r3, r4, r5, pc}
  405550:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405552:	f000 fbef 	bl	405d34 <__retarget_lock_acquire_recursive>
  405556:	e7e3      	b.n	405520 <_fflush_r+0x1c>

00405558 <_cleanup_r>:
  405558:	4901      	ldr	r1, [pc, #4]	; (405560 <_cleanup_r+0x8>)
  40555a:	f000 bbaf 	b.w	405cbc <_fwalk_reent>
  40555e:	bf00      	nop
  405560:	004066d1 	.word	0x004066d1

00405564 <std.isra.0>:
  405564:	b510      	push	{r4, lr}
  405566:	2300      	movs	r3, #0
  405568:	4604      	mov	r4, r0
  40556a:	8181      	strh	r1, [r0, #12]
  40556c:	81c2      	strh	r2, [r0, #14]
  40556e:	6003      	str	r3, [r0, #0]
  405570:	6043      	str	r3, [r0, #4]
  405572:	6083      	str	r3, [r0, #8]
  405574:	6643      	str	r3, [r0, #100]	; 0x64
  405576:	6103      	str	r3, [r0, #16]
  405578:	6143      	str	r3, [r0, #20]
  40557a:	6183      	str	r3, [r0, #24]
  40557c:	4619      	mov	r1, r3
  40557e:	2208      	movs	r2, #8
  405580:	305c      	adds	r0, #92	; 0x5c
  405582:	f7fe fea5 	bl	4042d0 <memset>
  405586:	4807      	ldr	r0, [pc, #28]	; (4055a4 <std.isra.0+0x40>)
  405588:	4907      	ldr	r1, [pc, #28]	; (4055a8 <std.isra.0+0x44>)
  40558a:	4a08      	ldr	r2, [pc, #32]	; (4055ac <std.isra.0+0x48>)
  40558c:	4b08      	ldr	r3, [pc, #32]	; (4055b0 <std.isra.0+0x4c>)
  40558e:	6220      	str	r0, [r4, #32]
  405590:	61e4      	str	r4, [r4, #28]
  405592:	6261      	str	r1, [r4, #36]	; 0x24
  405594:	62a2      	str	r2, [r4, #40]	; 0x28
  405596:	62e3      	str	r3, [r4, #44]	; 0x2c
  405598:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40559c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4055a0:	f000 bbc4 	b.w	405d2c <__retarget_lock_init_recursive>
  4055a4:	00406315 	.word	0x00406315
  4055a8:	00406339 	.word	0x00406339
  4055ac:	00406375 	.word	0x00406375
  4055b0:	00406395 	.word	0x00406395

004055b4 <__sinit>:
  4055b4:	b510      	push	{r4, lr}
  4055b6:	4604      	mov	r4, r0
  4055b8:	4812      	ldr	r0, [pc, #72]	; (405604 <__sinit+0x50>)
  4055ba:	f000 fbbb 	bl	405d34 <__retarget_lock_acquire_recursive>
  4055be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4055c0:	b9d2      	cbnz	r2, 4055f8 <__sinit+0x44>
  4055c2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4055c6:	4810      	ldr	r0, [pc, #64]	; (405608 <__sinit+0x54>)
  4055c8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4055cc:	2103      	movs	r1, #3
  4055ce:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4055d2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4055d4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4055d8:	6860      	ldr	r0, [r4, #4]
  4055da:	2104      	movs	r1, #4
  4055dc:	f7ff ffc2 	bl	405564 <std.isra.0>
  4055e0:	2201      	movs	r2, #1
  4055e2:	2109      	movs	r1, #9
  4055e4:	68a0      	ldr	r0, [r4, #8]
  4055e6:	f7ff ffbd 	bl	405564 <std.isra.0>
  4055ea:	2202      	movs	r2, #2
  4055ec:	2112      	movs	r1, #18
  4055ee:	68e0      	ldr	r0, [r4, #12]
  4055f0:	f7ff ffb8 	bl	405564 <std.isra.0>
  4055f4:	2301      	movs	r3, #1
  4055f6:	63a3      	str	r3, [r4, #56]	; 0x38
  4055f8:	4802      	ldr	r0, [pc, #8]	; (405604 <__sinit+0x50>)
  4055fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4055fe:	f000 bb9b 	b.w	405d38 <__retarget_lock_release_recursive>
  405602:	bf00      	nop
  405604:	20401214 	.word	0x20401214
  405608:	00405559 	.word	0x00405559

0040560c <__sfp_lock_acquire>:
  40560c:	4801      	ldr	r0, [pc, #4]	; (405614 <__sfp_lock_acquire+0x8>)
  40560e:	f000 bb91 	b.w	405d34 <__retarget_lock_acquire_recursive>
  405612:	bf00      	nop
  405614:	20401228 	.word	0x20401228

00405618 <__sfp_lock_release>:
  405618:	4801      	ldr	r0, [pc, #4]	; (405620 <__sfp_lock_release+0x8>)
  40561a:	f000 bb8d 	b.w	405d38 <__retarget_lock_release_recursive>
  40561e:	bf00      	nop
  405620:	20401228 	.word	0x20401228

00405624 <__libc_fini_array>:
  405624:	b538      	push	{r3, r4, r5, lr}
  405626:	4c0a      	ldr	r4, [pc, #40]	; (405650 <__libc_fini_array+0x2c>)
  405628:	4d0a      	ldr	r5, [pc, #40]	; (405654 <__libc_fini_array+0x30>)
  40562a:	1b64      	subs	r4, r4, r5
  40562c:	10a4      	asrs	r4, r4, #2
  40562e:	d00a      	beq.n	405646 <__libc_fini_array+0x22>
  405630:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405634:	3b01      	subs	r3, #1
  405636:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40563a:	3c01      	subs	r4, #1
  40563c:	f855 3904 	ldr.w	r3, [r5], #-4
  405640:	4798      	blx	r3
  405642:	2c00      	cmp	r4, #0
  405644:	d1f9      	bne.n	40563a <__libc_fini_array+0x16>
  405646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40564a:	f001 bb9b 	b.w	406d84 <_fini>
  40564e:	bf00      	nop
  405650:	00406d94 	.word	0x00406d94
  405654:	00406d90 	.word	0x00406d90

00405658 <__fputwc>:
  405658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40565c:	b082      	sub	sp, #8
  40565e:	4680      	mov	r8, r0
  405660:	4689      	mov	r9, r1
  405662:	4614      	mov	r4, r2
  405664:	f000 fb54 	bl	405d10 <__locale_mb_cur_max>
  405668:	2801      	cmp	r0, #1
  40566a:	d036      	beq.n	4056da <__fputwc+0x82>
  40566c:	464a      	mov	r2, r9
  40566e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405672:	a901      	add	r1, sp, #4
  405674:	4640      	mov	r0, r8
  405676:	f000 ff69 	bl	40654c <_wcrtomb_r>
  40567a:	1c42      	adds	r2, r0, #1
  40567c:	4606      	mov	r6, r0
  40567e:	d025      	beq.n	4056cc <__fputwc+0x74>
  405680:	b3a8      	cbz	r0, 4056ee <__fputwc+0x96>
  405682:	f89d e004 	ldrb.w	lr, [sp, #4]
  405686:	2500      	movs	r5, #0
  405688:	f10d 0a04 	add.w	sl, sp, #4
  40568c:	e009      	b.n	4056a2 <__fputwc+0x4a>
  40568e:	6823      	ldr	r3, [r4, #0]
  405690:	1c5a      	adds	r2, r3, #1
  405692:	6022      	str	r2, [r4, #0]
  405694:	f883 e000 	strb.w	lr, [r3]
  405698:	3501      	adds	r5, #1
  40569a:	42b5      	cmp	r5, r6
  40569c:	d227      	bcs.n	4056ee <__fputwc+0x96>
  40569e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4056a2:	68a3      	ldr	r3, [r4, #8]
  4056a4:	3b01      	subs	r3, #1
  4056a6:	2b00      	cmp	r3, #0
  4056a8:	60a3      	str	r3, [r4, #8]
  4056aa:	daf0      	bge.n	40568e <__fputwc+0x36>
  4056ac:	69a7      	ldr	r7, [r4, #24]
  4056ae:	42bb      	cmp	r3, r7
  4056b0:	4671      	mov	r1, lr
  4056b2:	4622      	mov	r2, r4
  4056b4:	4640      	mov	r0, r8
  4056b6:	db02      	blt.n	4056be <__fputwc+0x66>
  4056b8:	f1be 0f0a 	cmp.w	lr, #10
  4056bc:	d1e7      	bne.n	40568e <__fputwc+0x36>
  4056be:	f000 feed 	bl	40649c <__swbuf_r>
  4056c2:	1c43      	adds	r3, r0, #1
  4056c4:	d1e8      	bne.n	405698 <__fputwc+0x40>
  4056c6:	b002      	add	sp, #8
  4056c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056cc:	89a3      	ldrh	r3, [r4, #12]
  4056ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4056d2:	81a3      	strh	r3, [r4, #12]
  4056d4:	b002      	add	sp, #8
  4056d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056da:	f109 33ff 	add.w	r3, r9, #4294967295
  4056de:	2bfe      	cmp	r3, #254	; 0xfe
  4056e0:	d8c4      	bhi.n	40566c <__fputwc+0x14>
  4056e2:	fa5f fe89 	uxtb.w	lr, r9
  4056e6:	4606      	mov	r6, r0
  4056e8:	f88d e004 	strb.w	lr, [sp, #4]
  4056ec:	e7cb      	b.n	405686 <__fputwc+0x2e>
  4056ee:	4648      	mov	r0, r9
  4056f0:	b002      	add	sp, #8
  4056f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056f6:	bf00      	nop

004056f8 <_fputwc_r>:
  4056f8:	b530      	push	{r4, r5, lr}
  4056fa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4056fc:	f013 0f01 	tst.w	r3, #1
  405700:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405704:	4614      	mov	r4, r2
  405706:	b083      	sub	sp, #12
  405708:	4605      	mov	r5, r0
  40570a:	b29a      	uxth	r2, r3
  40570c:	d101      	bne.n	405712 <_fputwc_r+0x1a>
  40570e:	0590      	lsls	r0, r2, #22
  405710:	d51c      	bpl.n	40574c <_fputwc_r+0x54>
  405712:	0490      	lsls	r0, r2, #18
  405714:	d406      	bmi.n	405724 <_fputwc_r+0x2c>
  405716:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405718:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40571c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405720:	81a3      	strh	r3, [r4, #12]
  405722:	6662      	str	r2, [r4, #100]	; 0x64
  405724:	4628      	mov	r0, r5
  405726:	4622      	mov	r2, r4
  405728:	f7ff ff96 	bl	405658 <__fputwc>
  40572c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40572e:	07da      	lsls	r2, r3, #31
  405730:	4605      	mov	r5, r0
  405732:	d402      	bmi.n	40573a <_fputwc_r+0x42>
  405734:	89a3      	ldrh	r3, [r4, #12]
  405736:	059b      	lsls	r3, r3, #22
  405738:	d502      	bpl.n	405740 <_fputwc_r+0x48>
  40573a:	4628      	mov	r0, r5
  40573c:	b003      	add	sp, #12
  40573e:	bd30      	pop	{r4, r5, pc}
  405740:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405742:	f000 faf9 	bl	405d38 <__retarget_lock_release_recursive>
  405746:	4628      	mov	r0, r5
  405748:	b003      	add	sp, #12
  40574a:	bd30      	pop	{r4, r5, pc}
  40574c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40574e:	9101      	str	r1, [sp, #4]
  405750:	f000 faf0 	bl	405d34 <__retarget_lock_acquire_recursive>
  405754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405758:	9901      	ldr	r1, [sp, #4]
  40575a:	b29a      	uxth	r2, r3
  40575c:	e7d9      	b.n	405712 <_fputwc_r+0x1a>
  40575e:	bf00      	nop

00405760 <_malloc_trim_r>:
  405760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405762:	4f24      	ldr	r7, [pc, #144]	; (4057f4 <_malloc_trim_r+0x94>)
  405764:	460c      	mov	r4, r1
  405766:	4606      	mov	r6, r0
  405768:	f7fe fe00 	bl	40436c <__malloc_lock>
  40576c:	68bb      	ldr	r3, [r7, #8]
  40576e:	685d      	ldr	r5, [r3, #4]
  405770:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405774:	310f      	adds	r1, #15
  405776:	f025 0503 	bic.w	r5, r5, #3
  40577a:	4429      	add	r1, r5
  40577c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405780:	f021 010f 	bic.w	r1, r1, #15
  405784:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405788:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40578c:	db07      	blt.n	40579e <_malloc_trim_r+0x3e>
  40578e:	2100      	movs	r1, #0
  405790:	4630      	mov	r0, r6
  405792:	f7fe fdf7 	bl	404384 <_sbrk_r>
  405796:	68bb      	ldr	r3, [r7, #8]
  405798:	442b      	add	r3, r5
  40579a:	4298      	cmp	r0, r3
  40579c:	d004      	beq.n	4057a8 <_malloc_trim_r+0x48>
  40579e:	4630      	mov	r0, r6
  4057a0:	f7fe fdea 	bl	404378 <__malloc_unlock>
  4057a4:	2000      	movs	r0, #0
  4057a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057a8:	4261      	negs	r1, r4
  4057aa:	4630      	mov	r0, r6
  4057ac:	f7fe fdea 	bl	404384 <_sbrk_r>
  4057b0:	3001      	adds	r0, #1
  4057b2:	d00d      	beq.n	4057d0 <_malloc_trim_r+0x70>
  4057b4:	4b10      	ldr	r3, [pc, #64]	; (4057f8 <_malloc_trim_r+0x98>)
  4057b6:	68ba      	ldr	r2, [r7, #8]
  4057b8:	6819      	ldr	r1, [r3, #0]
  4057ba:	1b2d      	subs	r5, r5, r4
  4057bc:	f045 0501 	orr.w	r5, r5, #1
  4057c0:	4630      	mov	r0, r6
  4057c2:	1b09      	subs	r1, r1, r4
  4057c4:	6055      	str	r5, [r2, #4]
  4057c6:	6019      	str	r1, [r3, #0]
  4057c8:	f7fe fdd6 	bl	404378 <__malloc_unlock>
  4057cc:	2001      	movs	r0, #1
  4057ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057d0:	2100      	movs	r1, #0
  4057d2:	4630      	mov	r0, r6
  4057d4:	f7fe fdd6 	bl	404384 <_sbrk_r>
  4057d8:	68ba      	ldr	r2, [r7, #8]
  4057da:	1a83      	subs	r3, r0, r2
  4057dc:	2b0f      	cmp	r3, #15
  4057de:	ddde      	ble.n	40579e <_malloc_trim_r+0x3e>
  4057e0:	4c06      	ldr	r4, [pc, #24]	; (4057fc <_malloc_trim_r+0x9c>)
  4057e2:	4905      	ldr	r1, [pc, #20]	; (4057f8 <_malloc_trim_r+0x98>)
  4057e4:	6824      	ldr	r4, [r4, #0]
  4057e6:	f043 0301 	orr.w	r3, r3, #1
  4057ea:	1b00      	subs	r0, r0, r4
  4057ec:	6053      	str	r3, [r2, #4]
  4057ee:	6008      	str	r0, [r1, #0]
  4057f0:	e7d5      	b.n	40579e <_malloc_trim_r+0x3e>
  4057f2:	bf00      	nop
  4057f4:	20400440 	.word	0x20400440
  4057f8:	204010e8 	.word	0x204010e8
  4057fc:	20400848 	.word	0x20400848

00405800 <_free_r>:
  405800:	2900      	cmp	r1, #0
  405802:	d044      	beq.n	40588e <_free_r+0x8e>
  405804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405808:	460d      	mov	r5, r1
  40580a:	4680      	mov	r8, r0
  40580c:	f7fe fdae 	bl	40436c <__malloc_lock>
  405810:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405814:	4969      	ldr	r1, [pc, #420]	; (4059bc <_free_r+0x1bc>)
  405816:	f027 0301 	bic.w	r3, r7, #1
  40581a:	f1a5 0408 	sub.w	r4, r5, #8
  40581e:	18e2      	adds	r2, r4, r3
  405820:	688e      	ldr	r6, [r1, #8]
  405822:	6850      	ldr	r0, [r2, #4]
  405824:	42b2      	cmp	r2, r6
  405826:	f020 0003 	bic.w	r0, r0, #3
  40582a:	d05e      	beq.n	4058ea <_free_r+0xea>
  40582c:	07fe      	lsls	r6, r7, #31
  40582e:	6050      	str	r0, [r2, #4]
  405830:	d40b      	bmi.n	40584a <_free_r+0x4a>
  405832:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405836:	1be4      	subs	r4, r4, r7
  405838:	f101 0e08 	add.w	lr, r1, #8
  40583c:	68a5      	ldr	r5, [r4, #8]
  40583e:	4575      	cmp	r5, lr
  405840:	443b      	add	r3, r7
  405842:	d06d      	beq.n	405920 <_free_r+0x120>
  405844:	68e7      	ldr	r7, [r4, #12]
  405846:	60ef      	str	r7, [r5, #12]
  405848:	60bd      	str	r5, [r7, #8]
  40584a:	1815      	adds	r5, r2, r0
  40584c:	686d      	ldr	r5, [r5, #4]
  40584e:	07ed      	lsls	r5, r5, #31
  405850:	d53e      	bpl.n	4058d0 <_free_r+0xd0>
  405852:	f043 0201 	orr.w	r2, r3, #1
  405856:	6062      	str	r2, [r4, #4]
  405858:	50e3      	str	r3, [r4, r3]
  40585a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40585e:	d217      	bcs.n	405890 <_free_r+0x90>
  405860:	08db      	lsrs	r3, r3, #3
  405862:	1c58      	adds	r0, r3, #1
  405864:	109a      	asrs	r2, r3, #2
  405866:	684d      	ldr	r5, [r1, #4]
  405868:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40586c:	60a7      	str	r7, [r4, #8]
  40586e:	2301      	movs	r3, #1
  405870:	4093      	lsls	r3, r2
  405872:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405876:	432b      	orrs	r3, r5
  405878:	3a08      	subs	r2, #8
  40587a:	60e2      	str	r2, [r4, #12]
  40587c:	604b      	str	r3, [r1, #4]
  40587e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405882:	60fc      	str	r4, [r7, #12]
  405884:	4640      	mov	r0, r8
  405886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40588a:	f7fe bd75 	b.w	404378 <__malloc_unlock>
  40588e:	4770      	bx	lr
  405890:	0a5a      	lsrs	r2, r3, #9
  405892:	2a04      	cmp	r2, #4
  405894:	d852      	bhi.n	40593c <_free_r+0x13c>
  405896:	099a      	lsrs	r2, r3, #6
  405898:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40589c:	00ff      	lsls	r7, r7, #3
  40589e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4058a2:	19c8      	adds	r0, r1, r7
  4058a4:	59ca      	ldr	r2, [r1, r7]
  4058a6:	3808      	subs	r0, #8
  4058a8:	4290      	cmp	r0, r2
  4058aa:	d04f      	beq.n	40594c <_free_r+0x14c>
  4058ac:	6851      	ldr	r1, [r2, #4]
  4058ae:	f021 0103 	bic.w	r1, r1, #3
  4058b2:	428b      	cmp	r3, r1
  4058b4:	d232      	bcs.n	40591c <_free_r+0x11c>
  4058b6:	6892      	ldr	r2, [r2, #8]
  4058b8:	4290      	cmp	r0, r2
  4058ba:	d1f7      	bne.n	4058ac <_free_r+0xac>
  4058bc:	68c3      	ldr	r3, [r0, #12]
  4058be:	60a0      	str	r0, [r4, #8]
  4058c0:	60e3      	str	r3, [r4, #12]
  4058c2:	609c      	str	r4, [r3, #8]
  4058c4:	60c4      	str	r4, [r0, #12]
  4058c6:	4640      	mov	r0, r8
  4058c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058cc:	f7fe bd54 	b.w	404378 <__malloc_unlock>
  4058d0:	6895      	ldr	r5, [r2, #8]
  4058d2:	4f3b      	ldr	r7, [pc, #236]	; (4059c0 <_free_r+0x1c0>)
  4058d4:	42bd      	cmp	r5, r7
  4058d6:	4403      	add	r3, r0
  4058d8:	d040      	beq.n	40595c <_free_r+0x15c>
  4058da:	68d0      	ldr	r0, [r2, #12]
  4058dc:	60e8      	str	r0, [r5, #12]
  4058de:	f043 0201 	orr.w	r2, r3, #1
  4058e2:	6085      	str	r5, [r0, #8]
  4058e4:	6062      	str	r2, [r4, #4]
  4058e6:	50e3      	str	r3, [r4, r3]
  4058e8:	e7b7      	b.n	40585a <_free_r+0x5a>
  4058ea:	07ff      	lsls	r7, r7, #31
  4058ec:	4403      	add	r3, r0
  4058ee:	d407      	bmi.n	405900 <_free_r+0x100>
  4058f0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4058f4:	1aa4      	subs	r4, r4, r2
  4058f6:	4413      	add	r3, r2
  4058f8:	68a0      	ldr	r0, [r4, #8]
  4058fa:	68e2      	ldr	r2, [r4, #12]
  4058fc:	60c2      	str	r2, [r0, #12]
  4058fe:	6090      	str	r0, [r2, #8]
  405900:	4a30      	ldr	r2, [pc, #192]	; (4059c4 <_free_r+0x1c4>)
  405902:	6812      	ldr	r2, [r2, #0]
  405904:	f043 0001 	orr.w	r0, r3, #1
  405908:	4293      	cmp	r3, r2
  40590a:	6060      	str	r0, [r4, #4]
  40590c:	608c      	str	r4, [r1, #8]
  40590e:	d3b9      	bcc.n	405884 <_free_r+0x84>
  405910:	4b2d      	ldr	r3, [pc, #180]	; (4059c8 <_free_r+0x1c8>)
  405912:	4640      	mov	r0, r8
  405914:	6819      	ldr	r1, [r3, #0]
  405916:	f7ff ff23 	bl	405760 <_malloc_trim_r>
  40591a:	e7b3      	b.n	405884 <_free_r+0x84>
  40591c:	4610      	mov	r0, r2
  40591e:	e7cd      	b.n	4058bc <_free_r+0xbc>
  405920:	1811      	adds	r1, r2, r0
  405922:	6849      	ldr	r1, [r1, #4]
  405924:	07c9      	lsls	r1, r1, #31
  405926:	d444      	bmi.n	4059b2 <_free_r+0x1b2>
  405928:	6891      	ldr	r1, [r2, #8]
  40592a:	68d2      	ldr	r2, [r2, #12]
  40592c:	60ca      	str	r2, [r1, #12]
  40592e:	4403      	add	r3, r0
  405930:	f043 0001 	orr.w	r0, r3, #1
  405934:	6091      	str	r1, [r2, #8]
  405936:	6060      	str	r0, [r4, #4]
  405938:	50e3      	str	r3, [r4, r3]
  40593a:	e7a3      	b.n	405884 <_free_r+0x84>
  40593c:	2a14      	cmp	r2, #20
  40593e:	d816      	bhi.n	40596e <_free_r+0x16e>
  405940:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405944:	00ff      	lsls	r7, r7, #3
  405946:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40594a:	e7aa      	b.n	4058a2 <_free_r+0xa2>
  40594c:	10aa      	asrs	r2, r5, #2
  40594e:	2301      	movs	r3, #1
  405950:	684d      	ldr	r5, [r1, #4]
  405952:	4093      	lsls	r3, r2
  405954:	432b      	orrs	r3, r5
  405956:	604b      	str	r3, [r1, #4]
  405958:	4603      	mov	r3, r0
  40595a:	e7b0      	b.n	4058be <_free_r+0xbe>
  40595c:	f043 0201 	orr.w	r2, r3, #1
  405960:	614c      	str	r4, [r1, #20]
  405962:	610c      	str	r4, [r1, #16]
  405964:	60e5      	str	r5, [r4, #12]
  405966:	60a5      	str	r5, [r4, #8]
  405968:	6062      	str	r2, [r4, #4]
  40596a:	50e3      	str	r3, [r4, r3]
  40596c:	e78a      	b.n	405884 <_free_r+0x84>
  40596e:	2a54      	cmp	r2, #84	; 0x54
  405970:	d806      	bhi.n	405980 <_free_r+0x180>
  405972:	0b1a      	lsrs	r2, r3, #12
  405974:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405978:	00ff      	lsls	r7, r7, #3
  40597a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40597e:	e790      	b.n	4058a2 <_free_r+0xa2>
  405980:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405984:	d806      	bhi.n	405994 <_free_r+0x194>
  405986:	0bda      	lsrs	r2, r3, #15
  405988:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40598c:	00ff      	lsls	r7, r7, #3
  40598e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405992:	e786      	b.n	4058a2 <_free_r+0xa2>
  405994:	f240 5054 	movw	r0, #1364	; 0x554
  405998:	4282      	cmp	r2, r0
  40599a:	d806      	bhi.n	4059aa <_free_r+0x1aa>
  40599c:	0c9a      	lsrs	r2, r3, #18
  40599e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4059a2:	00ff      	lsls	r7, r7, #3
  4059a4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4059a8:	e77b      	b.n	4058a2 <_free_r+0xa2>
  4059aa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4059ae:	257e      	movs	r5, #126	; 0x7e
  4059b0:	e777      	b.n	4058a2 <_free_r+0xa2>
  4059b2:	f043 0101 	orr.w	r1, r3, #1
  4059b6:	6061      	str	r1, [r4, #4]
  4059b8:	6013      	str	r3, [r2, #0]
  4059ba:	e763      	b.n	405884 <_free_r+0x84>
  4059bc:	20400440 	.word	0x20400440
  4059c0:	20400448 	.word	0x20400448
  4059c4:	2040084c 	.word	0x2040084c
  4059c8:	20401118 	.word	0x20401118

004059cc <__sfvwrite_r>:
  4059cc:	6893      	ldr	r3, [r2, #8]
  4059ce:	2b00      	cmp	r3, #0
  4059d0:	d073      	beq.n	405aba <__sfvwrite_r+0xee>
  4059d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059d6:	898b      	ldrh	r3, [r1, #12]
  4059d8:	b083      	sub	sp, #12
  4059da:	460c      	mov	r4, r1
  4059dc:	0719      	lsls	r1, r3, #28
  4059de:	9000      	str	r0, [sp, #0]
  4059e0:	4616      	mov	r6, r2
  4059e2:	d526      	bpl.n	405a32 <__sfvwrite_r+0x66>
  4059e4:	6922      	ldr	r2, [r4, #16]
  4059e6:	b322      	cbz	r2, 405a32 <__sfvwrite_r+0x66>
  4059e8:	f013 0002 	ands.w	r0, r3, #2
  4059ec:	6835      	ldr	r5, [r6, #0]
  4059ee:	d02c      	beq.n	405a4a <__sfvwrite_r+0x7e>
  4059f0:	f04f 0900 	mov.w	r9, #0
  4059f4:	4fb0      	ldr	r7, [pc, #704]	; (405cb8 <__sfvwrite_r+0x2ec>)
  4059f6:	46c8      	mov	r8, r9
  4059f8:	46b2      	mov	sl, r6
  4059fa:	45b8      	cmp	r8, r7
  4059fc:	4643      	mov	r3, r8
  4059fe:	464a      	mov	r2, r9
  405a00:	bf28      	it	cs
  405a02:	463b      	movcs	r3, r7
  405a04:	9800      	ldr	r0, [sp, #0]
  405a06:	f1b8 0f00 	cmp.w	r8, #0
  405a0a:	d050      	beq.n	405aae <__sfvwrite_r+0xe2>
  405a0c:	69e1      	ldr	r1, [r4, #28]
  405a0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405a10:	47b0      	blx	r6
  405a12:	2800      	cmp	r0, #0
  405a14:	dd58      	ble.n	405ac8 <__sfvwrite_r+0xfc>
  405a16:	f8da 3008 	ldr.w	r3, [sl, #8]
  405a1a:	1a1b      	subs	r3, r3, r0
  405a1c:	4481      	add	r9, r0
  405a1e:	eba8 0800 	sub.w	r8, r8, r0
  405a22:	f8ca 3008 	str.w	r3, [sl, #8]
  405a26:	2b00      	cmp	r3, #0
  405a28:	d1e7      	bne.n	4059fa <__sfvwrite_r+0x2e>
  405a2a:	2000      	movs	r0, #0
  405a2c:	b003      	add	sp, #12
  405a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a32:	4621      	mov	r1, r4
  405a34:	9800      	ldr	r0, [sp, #0]
  405a36:	f7ff fc51 	bl	4052dc <__swsetup_r>
  405a3a:	2800      	cmp	r0, #0
  405a3c:	f040 8133 	bne.w	405ca6 <__sfvwrite_r+0x2da>
  405a40:	89a3      	ldrh	r3, [r4, #12]
  405a42:	6835      	ldr	r5, [r6, #0]
  405a44:	f013 0002 	ands.w	r0, r3, #2
  405a48:	d1d2      	bne.n	4059f0 <__sfvwrite_r+0x24>
  405a4a:	f013 0901 	ands.w	r9, r3, #1
  405a4e:	d145      	bne.n	405adc <__sfvwrite_r+0x110>
  405a50:	464f      	mov	r7, r9
  405a52:	9601      	str	r6, [sp, #4]
  405a54:	b337      	cbz	r7, 405aa4 <__sfvwrite_r+0xd8>
  405a56:	059a      	lsls	r2, r3, #22
  405a58:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405a5c:	f140 8083 	bpl.w	405b66 <__sfvwrite_r+0x19a>
  405a60:	4547      	cmp	r7, r8
  405a62:	46c3      	mov	fp, r8
  405a64:	f0c0 80ab 	bcc.w	405bbe <__sfvwrite_r+0x1f2>
  405a68:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405a6c:	f040 80ac 	bne.w	405bc8 <__sfvwrite_r+0x1fc>
  405a70:	6820      	ldr	r0, [r4, #0]
  405a72:	46ba      	mov	sl, r7
  405a74:	465a      	mov	r2, fp
  405a76:	4649      	mov	r1, r9
  405a78:	f000 fa42 	bl	405f00 <memmove>
  405a7c:	68a2      	ldr	r2, [r4, #8]
  405a7e:	6823      	ldr	r3, [r4, #0]
  405a80:	eba2 0208 	sub.w	r2, r2, r8
  405a84:	445b      	add	r3, fp
  405a86:	60a2      	str	r2, [r4, #8]
  405a88:	6023      	str	r3, [r4, #0]
  405a8a:	9a01      	ldr	r2, [sp, #4]
  405a8c:	6893      	ldr	r3, [r2, #8]
  405a8e:	eba3 030a 	sub.w	r3, r3, sl
  405a92:	44d1      	add	r9, sl
  405a94:	eba7 070a 	sub.w	r7, r7, sl
  405a98:	6093      	str	r3, [r2, #8]
  405a9a:	2b00      	cmp	r3, #0
  405a9c:	d0c5      	beq.n	405a2a <__sfvwrite_r+0x5e>
  405a9e:	89a3      	ldrh	r3, [r4, #12]
  405aa0:	2f00      	cmp	r7, #0
  405aa2:	d1d8      	bne.n	405a56 <__sfvwrite_r+0x8a>
  405aa4:	f8d5 9000 	ldr.w	r9, [r5]
  405aa8:	686f      	ldr	r7, [r5, #4]
  405aaa:	3508      	adds	r5, #8
  405aac:	e7d2      	b.n	405a54 <__sfvwrite_r+0x88>
  405aae:	f8d5 9000 	ldr.w	r9, [r5]
  405ab2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405ab6:	3508      	adds	r5, #8
  405ab8:	e79f      	b.n	4059fa <__sfvwrite_r+0x2e>
  405aba:	2000      	movs	r0, #0
  405abc:	4770      	bx	lr
  405abe:	4621      	mov	r1, r4
  405ac0:	9800      	ldr	r0, [sp, #0]
  405ac2:	f7ff fd1f 	bl	405504 <_fflush_r>
  405ac6:	b370      	cbz	r0, 405b26 <__sfvwrite_r+0x15a>
  405ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ad0:	f04f 30ff 	mov.w	r0, #4294967295
  405ad4:	81a3      	strh	r3, [r4, #12]
  405ad6:	b003      	add	sp, #12
  405ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405adc:	4681      	mov	r9, r0
  405ade:	4633      	mov	r3, r6
  405ae0:	464e      	mov	r6, r9
  405ae2:	46a8      	mov	r8, r5
  405ae4:	469a      	mov	sl, r3
  405ae6:	464d      	mov	r5, r9
  405ae8:	b34e      	cbz	r6, 405b3e <__sfvwrite_r+0x172>
  405aea:	b380      	cbz	r0, 405b4e <__sfvwrite_r+0x182>
  405aec:	6820      	ldr	r0, [r4, #0]
  405aee:	6923      	ldr	r3, [r4, #16]
  405af0:	6962      	ldr	r2, [r4, #20]
  405af2:	45b1      	cmp	r9, r6
  405af4:	46cb      	mov	fp, r9
  405af6:	bf28      	it	cs
  405af8:	46b3      	movcs	fp, r6
  405afa:	4298      	cmp	r0, r3
  405afc:	465f      	mov	r7, fp
  405afe:	d904      	bls.n	405b0a <__sfvwrite_r+0x13e>
  405b00:	68a3      	ldr	r3, [r4, #8]
  405b02:	4413      	add	r3, r2
  405b04:	459b      	cmp	fp, r3
  405b06:	f300 80a6 	bgt.w	405c56 <__sfvwrite_r+0x28a>
  405b0a:	4593      	cmp	fp, r2
  405b0c:	db4b      	blt.n	405ba6 <__sfvwrite_r+0x1da>
  405b0e:	4613      	mov	r3, r2
  405b10:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405b12:	69e1      	ldr	r1, [r4, #28]
  405b14:	9800      	ldr	r0, [sp, #0]
  405b16:	462a      	mov	r2, r5
  405b18:	47b8      	blx	r7
  405b1a:	1e07      	subs	r7, r0, #0
  405b1c:	ddd4      	ble.n	405ac8 <__sfvwrite_r+0xfc>
  405b1e:	ebb9 0907 	subs.w	r9, r9, r7
  405b22:	d0cc      	beq.n	405abe <__sfvwrite_r+0xf2>
  405b24:	2001      	movs	r0, #1
  405b26:	f8da 3008 	ldr.w	r3, [sl, #8]
  405b2a:	1bdb      	subs	r3, r3, r7
  405b2c:	443d      	add	r5, r7
  405b2e:	1bf6      	subs	r6, r6, r7
  405b30:	f8ca 3008 	str.w	r3, [sl, #8]
  405b34:	2b00      	cmp	r3, #0
  405b36:	f43f af78 	beq.w	405a2a <__sfvwrite_r+0x5e>
  405b3a:	2e00      	cmp	r6, #0
  405b3c:	d1d5      	bne.n	405aea <__sfvwrite_r+0x11e>
  405b3e:	f108 0308 	add.w	r3, r8, #8
  405b42:	e913 0060 	ldmdb	r3, {r5, r6}
  405b46:	4698      	mov	r8, r3
  405b48:	3308      	adds	r3, #8
  405b4a:	2e00      	cmp	r6, #0
  405b4c:	d0f9      	beq.n	405b42 <__sfvwrite_r+0x176>
  405b4e:	4632      	mov	r2, r6
  405b50:	210a      	movs	r1, #10
  405b52:	4628      	mov	r0, r5
  405b54:	f000 f984 	bl	405e60 <memchr>
  405b58:	2800      	cmp	r0, #0
  405b5a:	f000 80a1 	beq.w	405ca0 <__sfvwrite_r+0x2d4>
  405b5e:	3001      	adds	r0, #1
  405b60:	eba0 0905 	sub.w	r9, r0, r5
  405b64:	e7c2      	b.n	405aec <__sfvwrite_r+0x120>
  405b66:	6820      	ldr	r0, [r4, #0]
  405b68:	6923      	ldr	r3, [r4, #16]
  405b6a:	4298      	cmp	r0, r3
  405b6c:	d802      	bhi.n	405b74 <__sfvwrite_r+0x1a8>
  405b6e:	6963      	ldr	r3, [r4, #20]
  405b70:	429f      	cmp	r7, r3
  405b72:	d25d      	bcs.n	405c30 <__sfvwrite_r+0x264>
  405b74:	45b8      	cmp	r8, r7
  405b76:	bf28      	it	cs
  405b78:	46b8      	movcs	r8, r7
  405b7a:	4642      	mov	r2, r8
  405b7c:	4649      	mov	r1, r9
  405b7e:	f000 f9bf 	bl	405f00 <memmove>
  405b82:	68a3      	ldr	r3, [r4, #8]
  405b84:	6822      	ldr	r2, [r4, #0]
  405b86:	eba3 0308 	sub.w	r3, r3, r8
  405b8a:	4442      	add	r2, r8
  405b8c:	60a3      	str	r3, [r4, #8]
  405b8e:	6022      	str	r2, [r4, #0]
  405b90:	b10b      	cbz	r3, 405b96 <__sfvwrite_r+0x1ca>
  405b92:	46c2      	mov	sl, r8
  405b94:	e779      	b.n	405a8a <__sfvwrite_r+0xbe>
  405b96:	4621      	mov	r1, r4
  405b98:	9800      	ldr	r0, [sp, #0]
  405b9a:	f7ff fcb3 	bl	405504 <_fflush_r>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	d192      	bne.n	405ac8 <__sfvwrite_r+0xfc>
  405ba2:	46c2      	mov	sl, r8
  405ba4:	e771      	b.n	405a8a <__sfvwrite_r+0xbe>
  405ba6:	465a      	mov	r2, fp
  405ba8:	4629      	mov	r1, r5
  405baa:	f000 f9a9 	bl	405f00 <memmove>
  405bae:	68a2      	ldr	r2, [r4, #8]
  405bb0:	6823      	ldr	r3, [r4, #0]
  405bb2:	eba2 020b 	sub.w	r2, r2, fp
  405bb6:	445b      	add	r3, fp
  405bb8:	60a2      	str	r2, [r4, #8]
  405bba:	6023      	str	r3, [r4, #0]
  405bbc:	e7af      	b.n	405b1e <__sfvwrite_r+0x152>
  405bbe:	6820      	ldr	r0, [r4, #0]
  405bc0:	46b8      	mov	r8, r7
  405bc2:	46ba      	mov	sl, r7
  405bc4:	46bb      	mov	fp, r7
  405bc6:	e755      	b.n	405a74 <__sfvwrite_r+0xa8>
  405bc8:	6962      	ldr	r2, [r4, #20]
  405bca:	6820      	ldr	r0, [r4, #0]
  405bcc:	6921      	ldr	r1, [r4, #16]
  405bce:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405bd2:	eba0 0a01 	sub.w	sl, r0, r1
  405bd6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405bda:	f10a 0001 	add.w	r0, sl, #1
  405bde:	ea4f 0868 	mov.w	r8, r8, asr #1
  405be2:	4438      	add	r0, r7
  405be4:	4540      	cmp	r0, r8
  405be6:	4642      	mov	r2, r8
  405be8:	bf84      	itt	hi
  405bea:	4680      	movhi	r8, r0
  405bec:	4642      	movhi	r2, r8
  405bee:	055b      	lsls	r3, r3, #21
  405bf0:	d544      	bpl.n	405c7c <__sfvwrite_r+0x2b0>
  405bf2:	4611      	mov	r1, r2
  405bf4:	9800      	ldr	r0, [sp, #0]
  405bf6:	f7fe f821 	bl	403c3c <_malloc_r>
  405bfa:	4683      	mov	fp, r0
  405bfc:	2800      	cmp	r0, #0
  405bfe:	d055      	beq.n	405cac <__sfvwrite_r+0x2e0>
  405c00:	4652      	mov	r2, sl
  405c02:	6921      	ldr	r1, [r4, #16]
  405c04:	f7fe faca 	bl	40419c <memcpy>
  405c08:	89a3      	ldrh	r3, [r4, #12]
  405c0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405c12:	81a3      	strh	r3, [r4, #12]
  405c14:	eb0b 000a 	add.w	r0, fp, sl
  405c18:	eba8 030a 	sub.w	r3, r8, sl
  405c1c:	f8c4 b010 	str.w	fp, [r4, #16]
  405c20:	f8c4 8014 	str.w	r8, [r4, #20]
  405c24:	6020      	str	r0, [r4, #0]
  405c26:	60a3      	str	r3, [r4, #8]
  405c28:	46b8      	mov	r8, r7
  405c2a:	46ba      	mov	sl, r7
  405c2c:	46bb      	mov	fp, r7
  405c2e:	e721      	b.n	405a74 <__sfvwrite_r+0xa8>
  405c30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405c34:	42b9      	cmp	r1, r7
  405c36:	bf28      	it	cs
  405c38:	4639      	movcs	r1, r7
  405c3a:	464a      	mov	r2, r9
  405c3c:	fb91 f1f3 	sdiv	r1, r1, r3
  405c40:	9800      	ldr	r0, [sp, #0]
  405c42:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405c44:	fb03 f301 	mul.w	r3, r3, r1
  405c48:	69e1      	ldr	r1, [r4, #28]
  405c4a:	47b0      	blx	r6
  405c4c:	f1b0 0a00 	subs.w	sl, r0, #0
  405c50:	f73f af1b 	bgt.w	405a8a <__sfvwrite_r+0xbe>
  405c54:	e738      	b.n	405ac8 <__sfvwrite_r+0xfc>
  405c56:	461a      	mov	r2, r3
  405c58:	4629      	mov	r1, r5
  405c5a:	9301      	str	r3, [sp, #4]
  405c5c:	f000 f950 	bl	405f00 <memmove>
  405c60:	6822      	ldr	r2, [r4, #0]
  405c62:	9b01      	ldr	r3, [sp, #4]
  405c64:	9800      	ldr	r0, [sp, #0]
  405c66:	441a      	add	r2, r3
  405c68:	6022      	str	r2, [r4, #0]
  405c6a:	4621      	mov	r1, r4
  405c6c:	f7ff fc4a 	bl	405504 <_fflush_r>
  405c70:	9b01      	ldr	r3, [sp, #4]
  405c72:	2800      	cmp	r0, #0
  405c74:	f47f af28 	bne.w	405ac8 <__sfvwrite_r+0xfc>
  405c78:	461f      	mov	r7, r3
  405c7a:	e750      	b.n	405b1e <__sfvwrite_r+0x152>
  405c7c:	9800      	ldr	r0, [sp, #0]
  405c7e:	f000 f9a3 	bl	405fc8 <_realloc_r>
  405c82:	4683      	mov	fp, r0
  405c84:	2800      	cmp	r0, #0
  405c86:	d1c5      	bne.n	405c14 <__sfvwrite_r+0x248>
  405c88:	9d00      	ldr	r5, [sp, #0]
  405c8a:	6921      	ldr	r1, [r4, #16]
  405c8c:	4628      	mov	r0, r5
  405c8e:	f7ff fdb7 	bl	405800 <_free_r>
  405c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c96:	220c      	movs	r2, #12
  405c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405c9c:	602a      	str	r2, [r5, #0]
  405c9e:	e715      	b.n	405acc <__sfvwrite_r+0x100>
  405ca0:	f106 0901 	add.w	r9, r6, #1
  405ca4:	e722      	b.n	405aec <__sfvwrite_r+0x120>
  405ca6:	f04f 30ff 	mov.w	r0, #4294967295
  405caa:	e6bf      	b.n	405a2c <__sfvwrite_r+0x60>
  405cac:	9a00      	ldr	r2, [sp, #0]
  405cae:	230c      	movs	r3, #12
  405cb0:	6013      	str	r3, [r2, #0]
  405cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405cb6:	e709      	b.n	405acc <__sfvwrite_r+0x100>
  405cb8:	7ffffc00 	.word	0x7ffffc00

00405cbc <_fwalk_reent>:
  405cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405cc0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405cc4:	d01f      	beq.n	405d06 <_fwalk_reent+0x4a>
  405cc6:	4688      	mov	r8, r1
  405cc8:	4606      	mov	r6, r0
  405cca:	f04f 0900 	mov.w	r9, #0
  405cce:	687d      	ldr	r5, [r7, #4]
  405cd0:	68bc      	ldr	r4, [r7, #8]
  405cd2:	3d01      	subs	r5, #1
  405cd4:	d411      	bmi.n	405cfa <_fwalk_reent+0x3e>
  405cd6:	89a3      	ldrh	r3, [r4, #12]
  405cd8:	2b01      	cmp	r3, #1
  405cda:	f105 35ff 	add.w	r5, r5, #4294967295
  405cde:	d908      	bls.n	405cf2 <_fwalk_reent+0x36>
  405ce0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405ce4:	3301      	adds	r3, #1
  405ce6:	4621      	mov	r1, r4
  405ce8:	4630      	mov	r0, r6
  405cea:	d002      	beq.n	405cf2 <_fwalk_reent+0x36>
  405cec:	47c0      	blx	r8
  405cee:	ea49 0900 	orr.w	r9, r9, r0
  405cf2:	1c6b      	adds	r3, r5, #1
  405cf4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405cf8:	d1ed      	bne.n	405cd6 <_fwalk_reent+0x1a>
  405cfa:	683f      	ldr	r7, [r7, #0]
  405cfc:	2f00      	cmp	r7, #0
  405cfe:	d1e6      	bne.n	405cce <_fwalk_reent+0x12>
  405d00:	4648      	mov	r0, r9
  405d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405d06:	46b9      	mov	r9, r7
  405d08:	4648      	mov	r0, r9
  405d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405d0e:	bf00      	nop

00405d10 <__locale_mb_cur_max>:
  405d10:	4b04      	ldr	r3, [pc, #16]	; (405d24 <__locale_mb_cur_max+0x14>)
  405d12:	4a05      	ldr	r2, [pc, #20]	; (405d28 <__locale_mb_cur_max+0x18>)
  405d14:	681b      	ldr	r3, [r3, #0]
  405d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405d18:	2b00      	cmp	r3, #0
  405d1a:	bf08      	it	eq
  405d1c:	4613      	moveq	r3, r2
  405d1e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405d22:	4770      	bx	lr
  405d24:	20400010 	.word	0x20400010
  405d28:	20400854 	.word	0x20400854

00405d2c <__retarget_lock_init_recursive>:
  405d2c:	4770      	bx	lr
  405d2e:	bf00      	nop

00405d30 <__retarget_lock_close_recursive>:
  405d30:	4770      	bx	lr
  405d32:	bf00      	nop

00405d34 <__retarget_lock_acquire_recursive>:
  405d34:	4770      	bx	lr
  405d36:	bf00      	nop

00405d38 <__retarget_lock_release_recursive>:
  405d38:	4770      	bx	lr
  405d3a:	bf00      	nop

00405d3c <__swhatbuf_r>:
  405d3c:	b570      	push	{r4, r5, r6, lr}
  405d3e:	460c      	mov	r4, r1
  405d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405d44:	2900      	cmp	r1, #0
  405d46:	b090      	sub	sp, #64	; 0x40
  405d48:	4615      	mov	r5, r2
  405d4a:	461e      	mov	r6, r3
  405d4c:	db14      	blt.n	405d78 <__swhatbuf_r+0x3c>
  405d4e:	aa01      	add	r2, sp, #4
  405d50:	f000 fd20 	bl	406794 <_fstat_r>
  405d54:	2800      	cmp	r0, #0
  405d56:	db0f      	blt.n	405d78 <__swhatbuf_r+0x3c>
  405d58:	9a02      	ldr	r2, [sp, #8]
  405d5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405d5e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405d62:	fab2 f282 	clz	r2, r2
  405d66:	0952      	lsrs	r2, r2, #5
  405d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405d6c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405d70:	6032      	str	r2, [r6, #0]
  405d72:	602b      	str	r3, [r5, #0]
  405d74:	b010      	add	sp, #64	; 0x40
  405d76:	bd70      	pop	{r4, r5, r6, pc}
  405d78:	89a2      	ldrh	r2, [r4, #12]
  405d7a:	2300      	movs	r3, #0
  405d7c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405d80:	6033      	str	r3, [r6, #0]
  405d82:	d004      	beq.n	405d8e <__swhatbuf_r+0x52>
  405d84:	2240      	movs	r2, #64	; 0x40
  405d86:	4618      	mov	r0, r3
  405d88:	602a      	str	r2, [r5, #0]
  405d8a:	b010      	add	sp, #64	; 0x40
  405d8c:	bd70      	pop	{r4, r5, r6, pc}
  405d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405d92:	602b      	str	r3, [r5, #0]
  405d94:	b010      	add	sp, #64	; 0x40
  405d96:	bd70      	pop	{r4, r5, r6, pc}

00405d98 <__smakebuf_r>:
  405d98:	898a      	ldrh	r2, [r1, #12]
  405d9a:	0792      	lsls	r2, r2, #30
  405d9c:	460b      	mov	r3, r1
  405d9e:	d506      	bpl.n	405dae <__smakebuf_r+0x16>
  405da0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405da4:	2101      	movs	r1, #1
  405da6:	601a      	str	r2, [r3, #0]
  405da8:	611a      	str	r2, [r3, #16]
  405daa:	6159      	str	r1, [r3, #20]
  405dac:	4770      	bx	lr
  405dae:	b5f0      	push	{r4, r5, r6, r7, lr}
  405db0:	b083      	sub	sp, #12
  405db2:	ab01      	add	r3, sp, #4
  405db4:	466a      	mov	r2, sp
  405db6:	460c      	mov	r4, r1
  405db8:	4606      	mov	r6, r0
  405dba:	f7ff ffbf 	bl	405d3c <__swhatbuf_r>
  405dbe:	9900      	ldr	r1, [sp, #0]
  405dc0:	4605      	mov	r5, r0
  405dc2:	4630      	mov	r0, r6
  405dc4:	f7fd ff3a 	bl	403c3c <_malloc_r>
  405dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405dcc:	b1d8      	cbz	r0, 405e06 <__smakebuf_r+0x6e>
  405dce:	9a01      	ldr	r2, [sp, #4]
  405dd0:	4f15      	ldr	r7, [pc, #84]	; (405e28 <__smakebuf_r+0x90>)
  405dd2:	9900      	ldr	r1, [sp, #0]
  405dd4:	63f7      	str	r7, [r6, #60]	; 0x3c
  405dd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405dda:	81a3      	strh	r3, [r4, #12]
  405ddc:	6020      	str	r0, [r4, #0]
  405dde:	6120      	str	r0, [r4, #16]
  405de0:	6161      	str	r1, [r4, #20]
  405de2:	b91a      	cbnz	r2, 405dec <__smakebuf_r+0x54>
  405de4:	432b      	orrs	r3, r5
  405de6:	81a3      	strh	r3, [r4, #12]
  405de8:	b003      	add	sp, #12
  405dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405dec:	4630      	mov	r0, r6
  405dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405df2:	f000 fce3 	bl	4067bc <_isatty_r>
  405df6:	b1a0      	cbz	r0, 405e22 <__smakebuf_r+0x8a>
  405df8:	89a3      	ldrh	r3, [r4, #12]
  405dfa:	f023 0303 	bic.w	r3, r3, #3
  405dfe:	f043 0301 	orr.w	r3, r3, #1
  405e02:	b21b      	sxth	r3, r3
  405e04:	e7ee      	b.n	405de4 <__smakebuf_r+0x4c>
  405e06:	059a      	lsls	r2, r3, #22
  405e08:	d4ee      	bmi.n	405de8 <__smakebuf_r+0x50>
  405e0a:	f023 0303 	bic.w	r3, r3, #3
  405e0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405e12:	f043 0302 	orr.w	r3, r3, #2
  405e16:	2101      	movs	r1, #1
  405e18:	81a3      	strh	r3, [r4, #12]
  405e1a:	6022      	str	r2, [r4, #0]
  405e1c:	6122      	str	r2, [r4, #16]
  405e1e:	6161      	str	r1, [r4, #20]
  405e20:	e7e2      	b.n	405de8 <__smakebuf_r+0x50>
  405e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405e26:	e7dd      	b.n	405de4 <__smakebuf_r+0x4c>
  405e28:	00405559 	.word	0x00405559

00405e2c <__ascii_mbtowc>:
  405e2c:	b082      	sub	sp, #8
  405e2e:	b149      	cbz	r1, 405e44 <__ascii_mbtowc+0x18>
  405e30:	b15a      	cbz	r2, 405e4a <__ascii_mbtowc+0x1e>
  405e32:	b16b      	cbz	r3, 405e50 <__ascii_mbtowc+0x24>
  405e34:	7813      	ldrb	r3, [r2, #0]
  405e36:	600b      	str	r3, [r1, #0]
  405e38:	7812      	ldrb	r2, [r2, #0]
  405e3a:	1c10      	adds	r0, r2, #0
  405e3c:	bf18      	it	ne
  405e3e:	2001      	movne	r0, #1
  405e40:	b002      	add	sp, #8
  405e42:	4770      	bx	lr
  405e44:	a901      	add	r1, sp, #4
  405e46:	2a00      	cmp	r2, #0
  405e48:	d1f3      	bne.n	405e32 <__ascii_mbtowc+0x6>
  405e4a:	4610      	mov	r0, r2
  405e4c:	b002      	add	sp, #8
  405e4e:	4770      	bx	lr
  405e50:	f06f 0001 	mvn.w	r0, #1
  405e54:	e7f4      	b.n	405e40 <__ascii_mbtowc+0x14>
  405e56:	bf00      	nop
	...

00405e60 <memchr>:
  405e60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405e64:	2a10      	cmp	r2, #16
  405e66:	db2b      	blt.n	405ec0 <memchr+0x60>
  405e68:	f010 0f07 	tst.w	r0, #7
  405e6c:	d008      	beq.n	405e80 <memchr+0x20>
  405e6e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405e72:	3a01      	subs	r2, #1
  405e74:	428b      	cmp	r3, r1
  405e76:	d02d      	beq.n	405ed4 <memchr+0x74>
  405e78:	f010 0f07 	tst.w	r0, #7
  405e7c:	b342      	cbz	r2, 405ed0 <memchr+0x70>
  405e7e:	d1f6      	bne.n	405e6e <memchr+0xe>
  405e80:	b4f0      	push	{r4, r5, r6, r7}
  405e82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405e86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405e8a:	f022 0407 	bic.w	r4, r2, #7
  405e8e:	f07f 0700 	mvns.w	r7, #0
  405e92:	2300      	movs	r3, #0
  405e94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405e98:	3c08      	subs	r4, #8
  405e9a:	ea85 0501 	eor.w	r5, r5, r1
  405e9e:	ea86 0601 	eor.w	r6, r6, r1
  405ea2:	fa85 f547 	uadd8	r5, r5, r7
  405ea6:	faa3 f587 	sel	r5, r3, r7
  405eaa:	fa86 f647 	uadd8	r6, r6, r7
  405eae:	faa5 f687 	sel	r6, r5, r7
  405eb2:	b98e      	cbnz	r6, 405ed8 <memchr+0x78>
  405eb4:	d1ee      	bne.n	405e94 <memchr+0x34>
  405eb6:	bcf0      	pop	{r4, r5, r6, r7}
  405eb8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405ebc:	f002 0207 	and.w	r2, r2, #7
  405ec0:	b132      	cbz	r2, 405ed0 <memchr+0x70>
  405ec2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405ec6:	3a01      	subs	r2, #1
  405ec8:	ea83 0301 	eor.w	r3, r3, r1
  405ecc:	b113      	cbz	r3, 405ed4 <memchr+0x74>
  405ece:	d1f8      	bne.n	405ec2 <memchr+0x62>
  405ed0:	2000      	movs	r0, #0
  405ed2:	4770      	bx	lr
  405ed4:	3801      	subs	r0, #1
  405ed6:	4770      	bx	lr
  405ed8:	2d00      	cmp	r5, #0
  405eda:	bf06      	itte	eq
  405edc:	4635      	moveq	r5, r6
  405ede:	3803      	subeq	r0, #3
  405ee0:	3807      	subne	r0, #7
  405ee2:	f015 0f01 	tst.w	r5, #1
  405ee6:	d107      	bne.n	405ef8 <memchr+0x98>
  405ee8:	3001      	adds	r0, #1
  405eea:	f415 7f80 	tst.w	r5, #256	; 0x100
  405eee:	bf02      	ittt	eq
  405ef0:	3001      	addeq	r0, #1
  405ef2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405ef6:	3001      	addeq	r0, #1
  405ef8:	bcf0      	pop	{r4, r5, r6, r7}
  405efa:	3801      	subs	r0, #1
  405efc:	4770      	bx	lr
  405efe:	bf00      	nop

00405f00 <memmove>:
  405f00:	4288      	cmp	r0, r1
  405f02:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f04:	d90d      	bls.n	405f22 <memmove+0x22>
  405f06:	188b      	adds	r3, r1, r2
  405f08:	4298      	cmp	r0, r3
  405f0a:	d20a      	bcs.n	405f22 <memmove+0x22>
  405f0c:	1884      	adds	r4, r0, r2
  405f0e:	2a00      	cmp	r2, #0
  405f10:	d051      	beq.n	405fb6 <memmove+0xb6>
  405f12:	4622      	mov	r2, r4
  405f14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405f18:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405f1c:	4299      	cmp	r1, r3
  405f1e:	d1f9      	bne.n	405f14 <memmove+0x14>
  405f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f22:	2a0f      	cmp	r2, #15
  405f24:	d948      	bls.n	405fb8 <memmove+0xb8>
  405f26:	ea41 0300 	orr.w	r3, r1, r0
  405f2a:	079b      	lsls	r3, r3, #30
  405f2c:	d146      	bne.n	405fbc <memmove+0xbc>
  405f2e:	f100 0410 	add.w	r4, r0, #16
  405f32:	f101 0310 	add.w	r3, r1, #16
  405f36:	4615      	mov	r5, r2
  405f38:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405f3c:	f844 6c10 	str.w	r6, [r4, #-16]
  405f40:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405f44:	f844 6c0c 	str.w	r6, [r4, #-12]
  405f48:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405f4c:	f844 6c08 	str.w	r6, [r4, #-8]
  405f50:	3d10      	subs	r5, #16
  405f52:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405f56:	f844 6c04 	str.w	r6, [r4, #-4]
  405f5a:	2d0f      	cmp	r5, #15
  405f5c:	f103 0310 	add.w	r3, r3, #16
  405f60:	f104 0410 	add.w	r4, r4, #16
  405f64:	d8e8      	bhi.n	405f38 <memmove+0x38>
  405f66:	f1a2 0310 	sub.w	r3, r2, #16
  405f6a:	f023 030f 	bic.w	r3, r3, #15
  405f6e:	f002 0e0f 	and.w	lr, r2, #15
  405f72:	3310      	adds	r3, #16
  405f74:	f1be 0f03 	cmp.w	lr, #3
  405f78:	4419      	add	r1, r3
  405f7a:	4403      	add	r3, r0
  405f7c:	d921      	bls.n	405fc2 <memmove+0xc2>
  405f7e:	1f1e      	subs	r6, r3, #4
  405f80:	460d      	mov	r5, r1
  405f82:	4674      	mov	r4, lr
  405f84:	3c04      	subs	r4, #4
  405f86:	f855 7b04 	ldr.w	r7, [r5], #4
  405f8a:	f846 7f04 	str.w	r7, [r6, #4]!
  405f8e:	2c03      	cmp	r4, #3
  405f90:	d8f8      	bhi.n	405f84 <memmove+0x84>
  405f92:	f1ae 0404 	sub.w	r4, lr, #4
  405f96:	f024 0403 	bic.w	r4, r4, #3
  405f9a:	3404      	adds	r4, #4
  405f9c:	4421      	add	r1, r4
  405f9e:	4423      	add	r3, r4
  405fa0:	f002 0203 	and.w	r2, r2, #3
  405fa4:	b162      	cbz	r2, 405fc0 <memmove+0xc0>
  405fa6:	3b01      	subs	r3, #1
  405fa8:	440a      	add	r2, r1
  405faa:	f811 4b01 	ldrb.w	r4, [r1], #1
  405fae:	f803 4f01 	strb.w	r4, [r3, #1]!
  405fb2:	428a      	cmp	r2, r1
  405fb4:	d1f9      	bne.n	405faa <memmove+0xaa>
  405fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fb8:	4603      	mov	r3, r0
  405fba:	e7f3      	b.n	405fa4 <memmove+0xa4>
  405fbc:	4603      	mov	r3, r0
  405fbe:	e7f2      	b.n	405fa6 <memmove+0xa6>
  405fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fc2:	4672      	mov	r2, lr
  405fc4:	e7ee      	b.n	405fa4 <memmove+0xa4>
  405fc6:	bf00      	nop

00405fc8 <_realloc_r>:
  405fc8:	2900      	cmp	r1, #0
  405fca:	f000 8095 	beq.w	4060f8 <_realloc_r+0x130>
  405fce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fd2:	460d      	mov	r5, r1
  405fd4:	4616      	mov	r6, r2
  405fd6:	b083      	sub	sp, #12
  405fd8:	4680      	mov	r8, r0
  405fda:	f106 070b 	add.w	r7, r6, #11
  405fde:	f7fe f9c5 	bl	40436c <__malloc_lock>
  405fe2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405fe6:	2f16      	cmp	r7, #22
  405fe8:	f02e 0403 	bic.w	r4, lr, #3
  405fec:	f1a5 0908 	sub.w	r9, r5, #8
  405ff0:	d83c      	bhi.n	40606c <_realloc_r+0xa4>
  405ff2:	2210      	movs	r2, #16
  405ff4:	4617      	mov	r7, r2
  405ff6:	42be      	cmp	r6, r7
  405ff8:	d83d      	bhi.n	406076 <_realloc_r+0xae>
  405ffa:	4294      	cmp	r4, r2
  405ffc:	da43      	bge.n	406086 <_realloc_r+0xbe>
  405ffe:	4bc4      	ldr	r3, [pc, #784]	; (406310 <_realloc_r+0x348>)
  406000:	6899      	ldr	r1, [r3, #8]
  406002:	eb09 0004 	add.w	r0, r9, r4
  406006:	4288      	cmp	r0, r1
  406008:	f000 80b4 	beq.w	406174 <_realloc_r+0x1ac>
  40600c:	6843      	ldr	r3, [r0, #4]
  40600e:	f023 0101 	bic.w	r1, r3, #1
  406012:	4401      	add	r1, r0
  406014:	6849      	ldr	r1, [r1, #4]
  406016:	07c9      	lsls	r1, r1, #31
  406018:	d54c      	bpl.n	4060b4 <_realloc_r+0xec>
  40601a:	f01e 0f01 	tst.w	lr, #1
  40601e:	f000 809b 	beq.w	406158 <_realloc_r+0x190>
  406022:	4631      	mov	r1, r6
  406024:	4640      	mov	r0, r8
  406026:	f7fd fe09 	bl	403c3c <_malloc_r>
  40602a:	4606      	mov	r6, r0
  40602c:	2800      	cmp	r0, #0
  40602e:	d03a      	beq.n	4060a6 <_realloc_r+0xde>
  406030:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406034:	f023 0301 	bic.w	r3, r3, #1
  406038:	444b      	add	r3, r9
  40603a:	f1a0 0208 	sub.w	r2, r0, #8
  40603e:	429a      	cmp	r2, r3
  406040:	f000 8121 	beq.w	406286 <_realloc_r+0x2be>
  406044:	1f22      	subs	r2, r4, #4
  406046:	2a24      	cmp	r2, #36	; 0x24
  406048:	f200 8107 	bhi.w	40625a <_realloc_r+0x292>
  40604c:	2a13      	cmp	r2, #19
  40604e:	f200 80db 	bhi.w	406208 <_realloc_r+0x240>
  406052:	4603      	mov	r3, r0
  406054:	462a      	mov	r2, r5
  406056:	6811      	ldr	r1, [r2, #0]
  406058:	6019      	str	r1, [r3, #0]
  40605a:	6851      	ldr	r1, [r2, #4]
  40605c:	6059      	str	r1, [r3, #4]
  40605e:	6892      	ldr	r2, [r2, #8]
  406060:	609a      	str	r2, [r3, #8]
  406062:	4629      	mov	r1, r5
  406064:	4640      	mov	r0, r8
  406066:	f7ff fbcb 	bl	405800 <_free_r>
  40606a:	e01c      	b.n	4060a6 <_realloc_r+0xde>
  40606c:	f027 0707 	bic.w	r7, r7, #7
  406070:	2f00      	cmp	r7, #0
  406072:	463a      	mov	r2, r7
  406074:	dabf      	bge.n	405ff6 <_realloc_r+0x2e>
  406076:	2600      	movs	r6, #0
  406078:	230c      	movs	r3, #12
  40607a:	4630      	mov	r0, r6
  40607c:	f8c8 3000 	str.w	r3, [r8]
  406080:	b003      	add	sp, #12
  406082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406086:	462e      	mov	r6, r5
  406088:	1be3      	subs	r3, r4, r7
  40608a:	2b0f      	cmp	r3, #15
  40608c:	d81e      	bhi.n	4060cc <_realloc_r+0x104>
  40608e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406092:	f003 0301 	and.w	r3, r3, #1
  406096:	4323      	orrs	r3, r4
  406098:	444c      	add	r4, r9
  40609a:	f8c9 3004 	str.w	r3, [r9, #4]
  40609e:	6863      	ldr	r3, [r4, #4]
  4060a0:	f043 0301 	orr.w	r3, r3, #1
  4060a4:	6063      	str	r3, [r4, #4]
  4060a6:	4640      	mov	r0, r8
  4060a8:	f7fe f966 	bl	404378 <__malloc_unlock>
  4060ac:	4630      	mov	r0, r6
  4060ae:	b003      	add	sp, #12
  4060b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060b4:	f023 0303 	bic.w	r3, r3, #3
  4060b8:	18e1      	adds	r1, r4, r3
  4060ba:	4291      	cmp	r1, r2
  4060bc:	db1f      	blt.n	4060fe <_realloc_r+0x136>
  4060be:	68c3      	ldr	r3, [r0, #12]
  4060c0:	6882      	ldr	r2, [r0, #8]
  4060c2:	462e      	mov	r6, r5
  4060c4:	60d3      	str	r3, [r2, #12]
  4060c6:	460c      	mov	r4, r1
  4060c8:	609a      	str	r2, [r3, #8]
  4060ca:	e7dd      	b.n	406088 <_realloc_r+0xc0>
  4060cc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4060d0:	eb09 0107 	add.w	r1, r9, r7
  4060d4:	f002 0201 	and.w	r2, r2, #1
  4060d8:	444c      	add	r4, r9
  4060da:	f043 0301 	orr.w	r3, r3, #1
  4060de:	4317      	orrs	r7, r2
  4060e0:	f8c9 7004 	str.w	r7, [r9, #4]
  4060e4:	604b      	str	r3, [r1, #4]
  4060e6:	6863      	ldr	r3, [r4, #4]
  4060e8:	f043 0301 	orr.w	r3, r3, #1
  4060ec:	3108      	adds	r1, #8
  4060ee:	6063      	str	r3, [r4, #4]
  4060f0:	4640      	mov	r0, r8
  4060f2:	f7ff fb85 	bl	405800 <_free_r>
  4060f6:	e7d6      	b.n	4060a6 <_realloc_r+0xde>
  4060f8:	4611      	mov	r1, r2
  4060fa:	f7fd bd9f 	b.w	403c3c <_malloc_r>
  4060fe:	f01e 0f01 	tst.w	lr, #1
  406102:	d18e      	bne.n	406022 <_realloc_r+0x5a>
  406104:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406108:	eba9 0a01 	sub.w	sl, r9, r1
  40610c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406110:	f021 0103 	bic.w	r1, r1, #3
  406114:	440b      	add	r3, r1
  406116:	4423      	add	r3, r4
  406118:	4293      	cmp	r3, r2
  40611a:	db25      	blt.n	406168 <_realloc_r+0x1a0>
  40611c:	68c2      	ldr	r2, [r0, #12]
  40611e:	6881      	ldr	r1, [r0, #8]
  406120:	4656      	mov	r6, sl
  406122:	60ca      	str	r2, [r1, #12]
  406124:	6091      	str	r1, [r2, #8]
  406126:	f8da 100c 	ldr.w	r1, [sl, #12]
  40612a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40612e:	1f22      	subs	r2, r4, #4
  406130:	2a24      	cmp	r2, #36	; 0x24
  406132:	60c1      	str	r1, [r0, #12]
  406134:	6088      	str	r0, [r1, #8]
  406136:	f200 8094 	bhi.w	406262 <_realloc_r+0x29a>
  40613a:	2a13      	cmp	r2, #19
  40613c:	d96f      	bls.n	40621e <_realloc_r+0x256>
  40613e:	6829      	ldr	r1, [r5, #0]
  406140:	f8ca 1008 	str.w	r1, [sl, #8]
  406144:	6869      	ldr	r1, [r5, #4]
  406146:	f8ca 100c 	str.w	r1, [sl, #12]
  40614a:	2a1b      	cmp	r2, #27
  40614c:	f200 80a2 	bhi.w	406294 <_realloc_r+0x2cc>
  406150:	3508      	adds	r5, #8
  406152:	f10a 0210 	add.w	r2, sl, #16
  406156:	e063      	b.n	406220 <_realloc_r+0x258>
  406158:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40615c:	eba9 0a03 	sub.w	sl, r9, r3
  406160:	f8da 1004 	ldr.w	r1, [sl, #4]
  406164:	f021 0103 	bic.w	r1, r1, #3
  406168:	1863      	adds	r3, r4, r1
  40616a:	4293      	cmp	r3, r2
  40616c:	f6ff af59 	blt.w	406022 <_realloc_r+0x5a>
  406170:	4656      	mov	r6, sl
  406172:	e7d8      	b.n	406126 <_realloc_r+0x15e>
  406174:	6841      	ldr	r1, [r0, #4]
  406176:	f021 0b03 	bic.w	fp, r1, #3
  40617a:	44a3      	add	fp, r4
  40617c:	f107 0010 	add.w	r0, r7, #16
  406180:	4583      	cmp	fp, r0
  406182:	da56      	bge.n	406232 <_realloc_r+0x26a>
  406184:	f01e 0f01 	tst.w	lr, #1
  406188:	f47f af4b 	bne.w	406022 <_realloc_r+0x5a>
  40618c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406190:	eba9 0a01 	sub.w	sl, r9, r1
  406194:	f8da 1004 	ldr.w	r1, [sl, #4]
  406198:	f021 0103 	bic.w	r1, r1, #3
  40619c:	448b      	add	fp, r1
  40619e:	4558      	cmp	r0, fp
  4061a0:	dce2      	bgt.n	406168 <_realloc_r+0x1a0>
  4061a2:	4656      	mov	r6, sl
  4061a4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4061a8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4061ac:	1f22      	subs	r2, r4, #4
  4061ae:	2a24      	cmp	r2, #36	; 0x24
  4061b0:	60c1      	str	r1, [r0, #12]
  4061b2:	6088      	str	r0, [r1, #8]
  4061b4:	f200 808f 	bhi.w	4062d6 <_realloc_r+0x30e>
  4061b8:	2a13      	cmp	r2, #19
  4061ba:	f240 808a 	bls.w	4062d2 <_realloc_r+0x30a>
  4061be:	6829      	ldr	r1, [r5, #0]
  4061c0:	f8ca 1008 	str.w	r1, [sl, #8]
  4061c4:	6869      	ldr	r1, [r5, #4]
  4061c6:	f8ca 100c 	str.w	r1, [sl, #12]
  4061ca:	2a1b      	cmp	r2, #27
  4061cc:	f200 808a 	bhi.w	4062e4 <_realloc_r+0x31c>
  4061d0:	3508      	adds	r5, #8
  4061d2:	f10a 0210 	add.w	r2, sl, #16
  4061d6:	6829      	ldr	r1, [r5, #0]
  4061d8:	6011      	str	r1, [r2, #0]
  4061da:	6869      	ldr	r1, [r5, #4]
  4061dc:	6051      	str	r1, [r2, #4]
  4061de:	68a9      	ldr	r1, [r5, #8]
  4061e0:	6091      	str	r1, [r2, #8]
  4061e2:	eb0a 0107 	add.w	r1, sl, r7
  4061e6:	ebab 0207 	sub.w	r2, fp, r7
  4061ea:	f042 0201 	orr.w	r2, r2, #1
  4061ee:	6099      	str	r1, [r3, #8]
  4061f0:	604a      	str	r2, [r1, #4]
  4061f2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4061f6:	f003 0301 	and.w	r3, r3, #1
  4061fa:	431f      	orrs	r7, r3
  4061fc:	4640      	mov	r0, r8
  4061fe:	f8ca 7004 	str.w	r7, [sl, #4]
  406202:	f7fe f8b9 	bl	404378 <__malloc_unlock>
  406206:	e751      	b.n	4060ac <_realloc_r+0xe4>
  406208:	682b      	ldr	r3, [r5, #0]
  40620a:	6003      	str	r3, [r0, #0]
  40620c:	686b      	ldr	r3, [r5, #4]
  40620e:	6043      	str	r3, [r0, #4]
  406210:	2a1b      	cmp	r2, #27
  406212:	d82d      	bhi.n	406270 <_realloc_r+0x2a8>
  406214:	f100 0308 	add.w	r3, r0, #8
  406218:	f105 0208 	add.w	r2, r5, #8
  40621c:	e71b      	b.n	406056 <_realloc_r+0x8e>
  40621e:	4632      	mov	r2, r6
  406220:	6829      	ldr	r1, [r5, #0]
  406222:	6011      	str	r1, [r2, #0]
  406224:	6869      	ldr	r1, [r5, #4]
  406226:	6051      	str	r1, [r2, #4]
  406228:	68a9      	ldr	r1, [r5, #8]
  40622a:	6091      	str	r1, [r2, #8]
  40622c:	461c      	mov	r4, r3
  40622e:	46d1      	mov	r9, sl
  406230:	e72a      	b.n	406088 <_realloc_r+0xc0>
  406232:	eb09 0107 	add.w	r1, r9, r7
  406236:	ebab 0b07 	sub.w	fp, fp, r7
  40623a:	f04b 0201 	orr.w	r2, fp, #1
  40623e:	6099      	str	r1, [r3, #8]
  406240:	604a      	str	r2, [r1, #4]
  406242:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406246:	f003 0301 	and.w	r3, r3, #1
  40624a:	431f      	orrs	r7, r3
  40624c:	4640      	mov	r0, r8
  40624e:	f845 7c04 	str.w	r7, [r5, #-4]
  406252:	f7fe f891 	bl	404378 <__malloc_unlock>
  406256:	462e      	mov	r6, r5
  406258:	e728      	b.n	4060ac <_realloc_r+0xe4>
  40625a:	4629      	mov	r1, r5
  40625c:	f7ff fe50 	bl	405f00 <memmove>
  406260:	e6ff      	b.n	406062 <_realloc_r+0x9a>
  406262:	4629      	mov	r1, r5
  406264:	4630      	mov	r0, r6
  406266:	461c      	mov	r4, r3
  406268:	46d1      	mov	r9, sl
  40626a:	f7ff fe49 	bl	405f00 <memmove>
  40626e:	e70b      	b.n	406088 <_realloc_r+0xc0>
  406270:	68ab      	ldr	r3, [r5, #8]
  406272:	6083      	str	r3, [r0, #8]
  406274:	68eb      	ldr	r3, [r5, #12]
  406276:	60c3      	str	r3, [r0, #12]
  406278:	2a24      	cmp	r2, #36	; 0x24
  40627a:	d017      	beq.n	4062ac <_realloc_r+0x2e4>
  40627c:	f100 0310 	add.w	r3, r0, #16
  406280:	f105 0210 	add.w	r2, r5, #16
  406284:	e6e7      	b.n	406056 <_realloc_r+0x8e>
  406286:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40628a:	f023 0303 	bic.w	r3, r3, #3
  40628e:	441c      	add	r4, r3
  406290:	462e      	mov	r6, r5
  406292:	e6f9      	b.n	406088 <_realloc_r+0xc0>
  406294:	68a9      	ldr	r1, [r5, #8]
  406296:	f8ca 1010 	str.w	r1, [sl, #16]
  40629a:	68e9      	ldr	r1, [r5, #12]
  40629c:	f8ca 1014 	str.w	r1, [sl, #20]
  4062a0:	2a24      	cmp	r2, #36	; 0x24
  4062a2:	d00c      	beq.n	4062be <_realloc_r+0x2f6>
  4062a4:	3510      	adds	r5, #16
  4062a6:	f10a 0218 	add.w	r2, sl, #24
  4062aa:	e7b9      	b.n	406220 <_realloc_r+0x258>
  4062ac:	692b      	ldr	r3, [r5, #16]
  4062ae:	6103      	str	r3, [r0, #16]
  4062b0:	696b      	ldr	r3, [r5, #20]
  4062b2:	6143      	str	r3, [r0, #20]
  4062b4:	f105 0218 	add.w	r2, r5, #24
  4062b8:	f100 0318 	add.w	r3, r0, #24
  4062bc:	e6cb      	b.n	406056 <_realloc_r+0x8e>
  4062be:	692a      	ldr	r2, [r5, #16]
  4062c0:	f8ca 2018 	str.w	r2, [sl, #24]
  4062c4:	696a      	ldr	r2, [r5, #20]
  4062c6:	f8ca 201c 	str.w	r2, [sl, #28]
  4062ca:	3518      	adds	r5, #24
  4062cc:	f10a 0220 	add.w	r2, sl, #32
  4062d0:	e7a6      	b.n	406220 <_realloc_r+0x258>
  4062d2:	4632      	mov	r2, r6
  4062d4:	e77f      	b.n	4061d6 <_realloc_r+0x20e>
  4062d6:	4629      	mov	r1, r5
  4062d8:	4630      	mov	r0, r6
  4062da:	9301      	str	r3, [sp, #4]
  4062dc:	f7ff fe10 	bl	405f00 <memmove>
  4062e0:	9b01      	ldr	r3, [sp, #4]
  4062e2:	e77e      	b.n	4061e2 <_realloc_r+0x21a>
  4062e4:	68a9      	ldr	r1, [r5, #8]
  4062e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4062ea:	68e9      	ldr	r1, [r5, #12]
  4062ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4062f0:	2a24      	cmp	r2, #36	; 0x24
  4062f2:	d003      	beq.n	4062fc <_realloc_r+0x334>
  4062f4:	3510      	adds	r5, #16
  4062f6:	f10a 0218 	add.w	r2, sl, #24
  4062fa:	e76c      	b.n	4061d6 <_realloc_r+0x20e>
  4062fc:	692a      	ldr	r2, [r5, #16]
  4062fe:	f8ca 2018 	str.w	r2, [sl, #24]
  406302:	696a      	ldr	r2, [r5, #20]
  406304:	f8ca 201c 	str.w	r2, [sl, #28]
  406308:	3518      	adds	r5, #24
  40630a:	f10a 0220 	add.w	r2, sl, #32
  40630e:	e762      	b.n	4061d6 <_realloc_r+0x20e>
  406310:	20400440 	.word	0x20400440

00406314 <__sread>:
  406314:	b510      	push	{r4, lr}
  406316:	460c      	mov	r4, r1
  406318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40631c:	f000 fa76 	bl	40680c <_read_r>
  406320:	2800      	cmp	r0, #0
  406322:	db03      	blt.n	40632c <__sread+0x18>
  406324:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406326:	4403      	add	r3, r0
  406328:	6523      	str	r3, [r4, #80]	; 0x50
  40632a:	bd10      	pop	{r4, pc}
  40632c:	89a3      	ldrh	r3, [r4, #12]
  40632e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406332:	81a3      	strh	r3, [r4, #12]
  406334:	bd10      	pop	{r4, pc}
  406336:	bf00      	nop

00406338 <__swrite>:
  406338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40633c:	4616      	mov	r6, r2
  40633e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406342:	461f      	mov	r7, r3
  406344:	05d3      	lsls	r3, r2, #23
  406346:	460c      	mov	r4, r1
  406348:	4605      	mov	r5, r0
  40634a:	d507      	bpl.n	40635c <__swrite+0x24>
  40634c:	2200      	movs	r2, #0
  40634e:	2302      	movs	r3, #2
  406350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406354:	f000 fa44 	bl	4067e0 <_lseek_r>
  406358:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40635c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406360:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406364:	81a2      	strh	r2, [r4, #12]
  406366:	463b      	mov	r3, r7
  406368:	4632      	mov	r2, r6
  40636a:	4628      	mov	r0, r5
  40636c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406370:	f000 b924 	b.w	4065bc <_write_r>

00406374 <__sseek>:
  406374:	b510      	push	{r4, lr}
  406376:	460c      	mov	r4, r1
  406378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40637c:	f000 fa30 	bl	4067e0 <_lseek_r>
  406380:	89a3      	ldrh	r3, [r4, #12]
  406382:	1c42      	adds	r2, r0, #1
  406384:	bf0e      	itee	eq
  406386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40638a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40638e:	6520      	strne	r0, [r4, #80]	; 0x50
  406390:	81a3      	strh	r3, [r4, #12]
  406392:	bd10      	pop	{r4, pc}

00406394 <__sclose>:
  406394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406398:	f000 b988 	b.w	4066ac <_close_r>
	...

004063c0 <strlen>:
  4063c0:	f890 f000 	pld	[r0]
  4063c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4063c8:	f020 0107 	bic.w	r1, r0, #7
  4063cc:	f06f 0c00 	mvn.w	ip, #0
  4063d0:	f010 0407 	ands.w	r4, r0, #7
  4063d4:	f891 f020 	pld	[r1, #32]
  4063d8:	f040 8049 	bne.w	40646e <strlen+0xae>
  4063dc:	f04f 0400 	mov.w	r4, #0
  4063e0:	f06f 0007 	mvn.w	r0, #7
  4063e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4063e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4063ec:	f100 0008 	add.w	r0, r0, #8
  4063f0:	fa82 f24c 	uadd8	r2, r2, ip
  4063f4:	faa4 f28c 	sel	r2, r4, ip
  4063f8:	fa83 f34c 	uadd8	r3, r3, ip
  4063fc:	faa2 f38c 	sel	r3, r2, ip
  406400:	bb4b      	cbnz	r3, 406456 <strlen+0x96>
  406402:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406406:	fa82 f24c 	uadd8	r2, r2, ip
  40640a:	f100 0008 	add.w	r0, r0, #8
  40640e:	faa4 f28c 	sel	r2, r4, ip
  406412:	fa83 f34c 	uadd8	r3, r3, ip
  406416:	faa2 f38c 	sel	r3, r2, ip
  40641a:	b9e3      	cbnz	r3, 406456 <strlen+0x96>
  40641c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406420:	fa82 f24c 	uadd8	r2, r2, ip
  406424:	f100 0008 	add.w	r0, r0, #8
  406428:	faa4 f28c 	sel	r2, r4, ip
  40642c:	fa83 f34c 	uadd8	r3, r3, ip
  406430:	faa2 f38c 	sel	r3, r2, ip
  406434:	b97b      	cbnz	r3, 406456 <strlen+0x96>
  406436:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40643a:	f101 0120 	add.w	r1, r1, #32
  40643e:	fa82 f24c 	uadd8	r2, r2, ip
  406442:	f100 0008 	add.w	r0, r0, #8
  406446:	faa4 f28c 	sel	r2, r4, ip
  40644a:	fa83 f34c 	uadd8	r3, r3, ip
  40644e:	faa2 f38c 	sel	r3, r2, ip
  406452:	2b00      	cmp	r3, #0
  406454:	d0c6      	beq.n	4063e4 <strlen+0x24>
  406456:	2a00      	cmp	r2, #0
  406458:	bf04      	itt	eq
  40645a:	3004      	addeq	r0, #4
  40645c:	461a      	moveq	r2, r3
  40645e:	ba12      	rev	r2, r2
  406460:	fab2 f282 	clz	r2, r2
  406464:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406468:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40646c:	4770      	bx	lr
  40646e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406472:	f004 0503 	and.w	r5, r4, #3
  406476:	f1c4 0000 	rsb	r0, r4, #0
  40647a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40647e:	f014 0f04 	tst.w	r4, #4
  406482:	f891 f040 	pld	[r1, #64]	; 0x40
  406486:	fa0c f505 	lsl.w	r5, ip, r5
  40648a:	ea62 0205 	orn	r2, r2, r5
  40648e:	bf1c      	itt	ne
  406490:	ea63 0305 	ornne	r3, r3, r5
  406494:	4662      	movne	r2, ip
  406496:	f04f 0400 	mov.w	r4, #0
  40649a:	e7a9      	b.n	4063f0 <strlen+0x30>

0040649c <__swbuf_r>:
  40649c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40649e:	460d      	mov	r5, r1
  4064a0:	4614      	mov	r4, r2
  4064a2:	4606      	mov	r6, r0
  4064a4:	b110      	cbz	r0, 4064ac <__swbuf_r+0x10>
  4064a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4064a8:	2b00      	cmp	r3, #0
  4064aa:	d04b      	beq.n	406544 <__swbuf_r+0xa8>
  4064ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4064b0:	69a3      	ldr	r3, [r4, #24]
  4064b2:	60a3      	str	r3, [r4, #8]
  4064b4:	b291      	uxth	r1, r2
  4064b6:	0708      	lsls	r0, r1, #28
  4064b8:	d539      	bpl.n	40652e <__swbuf_r+0x92>
  4064ba:	6923      	ldr	r3, [r4, #16]
  4064bc:	2b00      	cmp	r3, #0
  4064be:	d036      	beq.n	40652e <__swbuf_r+0x92>
  4064c0:	b2ed      	uxtb	r5, r5
  4064c2:	0489      	lsls	r1, r1, #18
  4064c4:	462f      	mov	r7, r5
  4064c6:	d515      	bpl.n	4064f4 <__swbuf_r+0x58>
  4064c8:	6822      	ldr	r2, [r4, #0]
  4064ca:	6961      	ldr	r1, [r4, #20]
  4064cc:	1ad3      	subs	r3, r2, r3
  4064ce:	428b      	cmp	r3, r1
  4064d0:	da1c      	bge.n	40650c <__swbuf_r+0x70>
  4064d2:	3301      	adds	r3, #1
  4064d4:	68a1      	ldr	r1, [r4, #8]
  4064d6:	1c50      	adds	r0, r2, #1
  4064d8:	3901      	subs	r1, #1
  4064da:	60a1      	str	r1, [r4, #8]
  4064dc:	6020      	str	r0, [r4, #0]
  4064de:	7015      	strb	r5, [r2, #0]
  4064e0:	6962      	ldr	r2, [r4, #20]
  4064e2:	429a      	cmp	r2, r3
  4064e4:	d01a      	beq.n	40651c <__swbuf_r+0x80>
  4064e6:	89a3      	ldrh	r3, [r4, #12]
  4064e8:	07db      	lsls	r3, r3, #31
  4064ea:	d501      	bpl.n	4064f0 <__swbuf_r+0x54>
  4064ec:	2d0a      	cmp	r5, #10
  4064ee:	d015      	beq.n	40651c <__swbuf_r+0x80>
  4064f0:	4638      	mov	r0, r7
  4064f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4064f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4064fa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4064fe:	81a2      	strh	r2, [r4, #12]
  406500:	6822      	ldr	r2, [r4, #0]
  406502:	6661      	str	r1, [r4, #100]	; 0x64
  406504:	6961      	ldr	r1, [r4, #20]
  406506:	1ad3      	subs	r3, r2, r3
  406508:	428b      	cmp	r3, r1
  40650a:	dbe2      	blt.n	4064d2 <__swbuf_r+0x36>
  40650c:	4621      	mov	r1, r4
  40650e:	4630      	mov	r0, r6
  406510:	f7fe fff8 	bl	405504 <_fflush_r>
  406514:	b940      	cbnz	r0, 406528 <__swbuf_r+0x8c>
  406516:	6822      	ldr	r2, [r4, #0]
  406518:	2301      	movs	r3, #1
  40651a:	e7db      	b.n	4064d4 <__swbuf_r+0x38>
  40651c:	4621      	mov	r1, r4
  40651e:	4630      	mov	r0, r6
  406520:	f7fe fff0 	bl	405504 <_fflush_r>
  406524:	2800      	cmp	r0, #0
  406526:	d0e3      	beq.n	4064f0 <__swbuf_r+0x54>
  406528:	f04f 37ff 	mov.w	r7, #4294967295
  40652c:	e7e0      	b.n	4064f0 <__swbuf_r+0x54>
  40652e:	4621      	mov	r1, r4
  406530:	4630      	mov	r0, r6
  406532:	f7fe fed3 	bl	4052dc <__swsetup_r>
  406536:	2800      	cmp	r0, #0
  406538:	d1f6      	bne.n	406528 <__swbuf_r+0x8c>
  40653a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40653e:	6923      	ldr	r3, [r4, #16]
  406540:	b291      	uxth	r1, r2
  406542:	e7bd      	b.n	4064c0 <__swbuf_r+0x24>
  406544:	f7ff f836 	bl	4055b4 <__sinit>
  406548:	e7b0      	b.n	4064ac <__swbuf_r+0x10>
  40654a:	bf00      	nop

0040654c <_wcrtomb_r>:
  40654c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40654e:	4606      	mov	r6, r0
  406550:	b085      	sub	sp, #20
  406552:	461f      	mov	r7, r3
  406554:	b189      	cbz	r1, 40657a <_wcrtomb_r+0x2e>
  406556:	4c10      	ldr	r4, [pc, #64]	; (406598 <_wcrtomb_r+0x4c>)
  406558:	4d10      	ldr	r5, [pc, #64]	; (40659c <_wcrtomb_r+0x50>)
  40655a:	6824      	ldr	r4, [r4, #0]
  40655c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40655e:	2c00      	cmp	r4, #0
  406560:	bf08      	it	eq
  406562:	462c      	moveq	r4, r5
  406564:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406568:	47a0      	blx	r4
  40656a:	1c43      	adds	r3, r0, #1
  40656c:	d103      	bne.n	406576 <_wcrtomb_r+0x2a>
  40656e:	2200      	movs	r2, #0
  406570:	238a      	movs	r3, #138	; 0x8a
  406572:	603a      	str	r2, [r7, #0]
  406574:	6033      	str	r3, [r6, #0]
  406576:	b005      	add	sp, #20
  406578:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40657a:	460c      	mov	r4, r1
  40657c:	4906      	ldr	r1, [pc, #24]	; (406598 <_wcrtomb_r+0x4c>)
  40657e:	4a07      	ldr	r2, [pc, #28]	; (40659c <_wcrtomb_r+0x50>)
  406580:	6809      	ldr	r1, [r1, #0]
  406582:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406584:	2900      	cmp	r1, #0
  406586:	bf08      	it	eq
  406588:	4611      	moveq	r1, r2
  40658a:	4622      	mov	r2, r4
  40658c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406590:	a901      	add	r1, sp, #4
  406592:	47a0      	blx	r4
  406594:	e7e9      	b.n	40656a <_wcrtomb_r+0x1e>
  406596:	bf00      	nop
  406598:	20400010 	.word	0x20400010
  40659c:	20400854 	.word	0x20400854

004065a0 <__ascii_wctomb>:
  4065a0:	b121      	cbz	r1, 4065ac <__ascii_wctomb+0xc>
  4065a2:	2aff      	cmp	r2, #255	; 0xff
  4065a4:	d804      	bhi.n	4065b0 <__ascii_wctomb+0x10>
  4065a6:	700a      	strb	r2, [r1, #0]
  4065a8:	2001      	movs	r0, #1
  4065aa:	4770      	bx	lr
  4065ac:	4608      	mov	r0, r1
  4065ae:	4770      	bx	lr
  4065b0:	238a      	movs	r3, #138	; 0x8a
  4065b2:	6003      	str	r3, [r0, #0]
  4065b4:	f04f 30ff 	mov.w	r0, #4294967295
  4065b8:	4770      	bx	lr
  4065ba:	bf00      	nop

004065bc <_write_r>:
  4065bc:	b570      	push	{r4, r5, r6, lr}
  4065be:	460d      	mov	r5, r1
  4065c0:	4c08      	ldr	r4, [pc, #32]	; (4065e4 <_write_r+0x28>)
  4065c2:	4611      	mov	r1, r2
  4065c4:	4606      	mov	r6, r0
  4065c6:	461a      	mov	r2, r3
  4065c8:	4628      	mov	r0, r5
  4065ca:	2300      	movs	r3, #0
  4065cc:	6023      	str	r3, [r4, #0]
  4065ce:	f7fa fef7 	bl	4013c0 <_write>
  4065d2:	1c43      	adds	r3, r0, #1
  4065d4:	d000      	beq.n	4065d8 <_write_r+0x1c>
  4065d6:	bd70      	pop	{r4, r5, r6, pc}
  4065d8:	6823      	ldr	r3, [r4, #0]
  4065da:	2b00      	cmp	r3, #0
  4065dc:	d0fb      	beq.n	4065d6 <_write_r+0x1a>
  4065de:	6033      	str	r3, [r6, #0]
  4065e0:	bd70      	pop	{r4, r5, r6, pc}
  4065e2:	bf00      	nop
  4065e4:	2040122c 	.word	0x2040122c

004065e8 <__register_exitproc>:
  4065e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4065ec:	4d2c      	ldr	r5, [pc, #176]	; (4066a0 <__register_exitproc+0xb8>)
  4065ee:	4606      	mov	r6, r0
  4065f0:	6828      	ldr	r0, [r5, #0]
  4065f2:	4698      	mov	r8, r3
  4065f4:	460f      	mov	r7, r1
  4065f6:	4691      	mov	r9, r2
  4065f8:	f7ff fb9c 	bl	405d34 <__retarget_lock_acquire_recursive>
  4065fc:	4b29      	ldr	r3, [pc, #164]	; (4066a4 <__register_exitproc+0xbc>)
  4065fe:	681c      	ldr	r4, [r3, #0]
  406600:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406604:	2b00      	cmp	r3, #0
  406606:	d03e      	beq.n	406686 <__register_exitproc+0x9e>
  406608:	685a      	ldr	r2, [r3, #4]
  40660a:	2a1f      	cmp	r2, #31
  40660c:	dc1c      	bgt.n	406648 <__register_exitproc+0x60>
  40660e:	f102 0e01 	add.w	lr, r2, #1
  406612:	b176      	cbz	r6, 406632 <__register_exitproc+0x4a>
  406614:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406618:	2401      	movs	r4, #1
  40661a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40661e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406622:	4094      	lsls	r4, r2
  406624:	4320      	orrs	r0, r4
  406626:	2e02      	cmp	r6, #2
  406628:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40662c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406630:	d023      	beq.n	40667a <__register_exitproc+0x92>
  406632:	3202      	adds	r2, #2
  406634:	f8c3 e004 	str.w	lr, [r3, #4]
  406638:	6828      	ldr	r0, [r5, #0]
  40663a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40663e:	f7ff fb7b 	bl	405d38 <__retarget_lock_release_recursive>
  406642:	2000      	movs	r0, #0
  406644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406648:	4b17      	ldr	r3, [pc, #92]	; (4066a8 <__register_exitproc+0xc0>)
  40664a:	b30b      	cbz	r3, 406690 <__register_exitproc+0xa8>
  40664c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406650:	f7fd faec 	bl	403c2c <malloc>
  406654:	4603      	mov	r3, r0
  406656:	b1d8      	cbz	r0, 406690 <__register_exitproc+0xa8>
  406658:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40665c:	6002      	str	r2, [r0, #0]
  40665e:	2100      	movs	r1, #0
  406660:	6041      	str	r1, [r0, #4]
  406662:	460a      	mov	r2, r1
  406664:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406668:	f04f 0e01 	mov.w	lr, #1
  40666c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406670:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406674:	2e00      	cmp	r6, #0
  406676:	d0dc      	beq.n	406632 <__register_exitproc+0x4a>
  406678:	e7cc      	b.n	406614 <__register_exitproc+0x2c>
  40667a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40667e:	430c      	orrs	r4, r1
  406680:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406684:	e7d5      	b.n	406632 <__register_exitproc+0x4a>
  406686:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40668a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40668e:	e7bb      	b.n	406608 <__register_exitproc+0x20>
  406690:	6828      	ldr	r0, [r5, #0]
  406692:	f7ff fb51 	bl	405d38 <__retarget_lock_release_recursive>
  406696:	f04f 30ff 	mov.w	r0, #4294967295
  40669a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40669e:	bf00      	nop
  4066a0:	20400850 	.word	0x20400850
  4066a4:	00406c08 	.word	0x00406c08
  4066a8:	00403c2d 	.word	0x00403c2d

004066ac <_close_r>:
  4066ac:	b538      	push	{r3, r4, r5, lr}
  4066ae:	4c07      	ldr	r4, [pc, #28]	; (4066cc <_close_r+0x20>)
  4066b0:	2300      	movs	r3, #0
  4066b2:	4605      	mov	r5, r0
  4066b4:	4608      	mov	r0, r1
  4066b6:	6023      	str	r3, [r4, #0]
  4066b8:	f7fb fd30 	bl	40211c <_close>
  4066bc:	1c43      	adds	r3, r0, #1
  4066be:	d000      	beq.n	4066c2 <_close_r+0x16>
  4066c0:	bd38      	pop	{r3, r4, r5, pc}
  4066c2:	6823      	ldr	r3, [r4, #0]
  4066c4:	2b00      	cmp	r3, #0
  4066c6:	d0fb      	beq.n	4066c0 <_close_r+0x14>
  4066c8:	602b      	str	r3, [r5, #0]
  4066ca:	bd38      	pop	{r3, r4, r5, pc}
  4066cc:	2040122c 	.word	0x2040122c

004066d0 <_fclose_r>:
  4066d0:	b570      	push	{r4, r5, r6, lr}
  4066d2:	b159      	cbz	r1, 4066ec <_fclose_r+0x1c>
  4066d4:	4605      	mov	r5, r0
  4066d6:	460c      	mov	r4, r1
  4066d8:	b110      	cbz	r0, 4066e0 <_fclose_r+0x10>
  4066da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4066dc:	2b00      	cmp	r3, #0
  4066de:	d03c      	beq.n	40675a <_fclose_r+0x8a>
  4066e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4066e2:	07d8      	lsls	r0, r3, #31
  4066e4:	d505      	bpl.n	4066f2 <_fclose_r+0x22>
  4066e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4066ea:	b92b      	cbnz	r3, 4066f8 <_fclose_r+0x28>
  4066ec:	2600      	movs	r6, #0
  4066ee:	4630      	mov	r0, r6
  4066f0:	bd70      	pop	{r4, r5, r6, pc}
  4066f2:	89a3      	ldrh	r3, [r4, #12]
  4066f4:	0599      	lsls	r1, r3, #22
  4066f6:	d53c      	bpl.n	406772 <_fclose_r+0xa2>
  4066f8:	4621      	mov	r1, r4
  4066fa:	4628      	mov	r0, r5
  4066fc:	f7fe fe62 	bl	4053c4 <__sflush_r>
  406700:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406702:	4606      	mov	r6, r0
  406704:	b133      	cbz	r3, 406714 <_fclose_r+0x44>
  406706:	69e1      	ldr	r1, [r4, #28]
  406708:	4628      	mov	r0, r5
  40670a:	4798      	blx	r3
  40670c:	2800      	cmp	r0, #0
  40670e:	bfb8      	it	lt
  406710:	f04f 36ff 	movlt.w	r6, #4294967295
  406714:	89a3      	ldrh	r3, [r4, #12]
  406716:	061a      	lsls	r2, r3, #24
  406718:	d422      	bmi.n	406760 <_fclose_r+0x90>
  40671a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40671c:	b141      	cbz	r1, 406730 <_fclose_r+0x60>
  40671e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406722:	4299      	cmp	r1, r3
  406724:	d002      	beq.n	40672c <_fclose_r+0x5c>
  406726:	4628      	mov	r0, r5
  406728:	f7ff f86a 	bl	405800 <_free_r>
  40672c:	2300      	movs	r3, #0
  40672e:	6323      	str	r3, [r4, #48]	; 0x30
  406730:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406732:	b121      	cbz	r1, 40673e <_fclose_r+0x6e>
  406734:	4628      	mov	r0, r5
  406736:	f7ff f863 	bl	405800 <_free_r>
  40673a:	2300      	movs	r3, #0
  40673c:	6463      	str	r3, [r4, #68]	; 0x44
  40673e:	f7fe ff65 	bl	40560c <__sfp_lock_acquire>
  406742:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406744:	2200      	movs	r2, #0
  406746:	07db      	lsls	r3, r3, #31
  406748:	81a2      	strh	r2, [r4, #12]
  40674a:	d50e      	bpl.n	40676a <_fclose_r+0x9a>
  40674c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40674e:	f7ff faef 	bl	405d30 <__retarget_lock_close_recursive>
  406752:	f7fe ff61 	bl	405618 <__sfp_lock_release>
  406756:	4630      	mov	r0, r6
  406758:	bd70      	pop	{r4, r5, r6, pc}
  40675a:	f7fe ff2b 	bl	4055b4 <__sinit>
  40675e:	e7bf      	b.n	4066e0 <_fclose_r+0x10>
  406760:	6921      	ldr	r1, [r4, #16]
  406762:	4628      	mov	r0, r5
  406764:	f7ff f84c 	bl	405800 <_free_r>
  406768:	e7d7      	b.n	40671a <_fclose_r+0x4a>
  40676a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40676c:	f7ff fae4 	bl	405d38 <__retarget_lock_release_recursive>
  406770:	e7ec      	b.n	40674c <_fclose_r+0x7c>
  406772:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406774:	f7ff fade 	bl	405d34 <__retarget_lock_acquire_recursive>
  406778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40677c:	2b00      	cmp	r3, #0
  40677e:	d1bb      	bne.n	4066f8 <_fclose_r+0x28>
  406780:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406782:	f016 0601 	ands.w	r6, r6, #1
  406786:	d1b1      	bne.n	4066ec <_fclose_r+0x1c>
  406788:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40678a:	f7ff fad5 	bl	405d38 <__retarget_lock_release_recursive>
  40678e:	4630      	mov	r0, r6
  406790:	bd70      	pop	{r4, r5, r6, pc}
  406792:	bf00      	nop

00406794 <_fstat_r>:
  406794:	b538      	push	{r3, r4, r5, lr}
  406796:	460b      	mov	r3, r1
  406798:	4c07      	ldr	r4, [pc, #28]	; (4067b8 <_fstat_r+0x24>)
  40679a:	4605      	mov	r5, r0
  40679c:	4611      	mov	r1, r2
  40679e:	4618      	mov	r0, r3
  4067a0:	2300      	movs	r3, #0
  4067a2:	6023      	str	r3, [r4, #0]
  4067a4:	f7fb fcc6 	bl	402134 <_fstat>
  4067a8:	1c43      	adds	r3, r0, #1
  4067aa:	d000      	beq.n	4067ae <_fstat_r+0x1a>
  4067ac:	bd38      	pop	{r3, r4, r5, pc}
  4067ae:	6823      	ldr	r3, [r4, #0]
  4067b0:	2b00      	cmp	r3, #0
  4067b2:	d0fb      	beq.n	4067ac <_fstat_r+0x18>
  4067b4:	602b      	str	r3, [r5, #0]
  4067b6:	bd38      	pop	{r3, r4, r5, pc}
  4067b8:	2040122c 	.word	0x2040122c

004067bc <_isatty_r>:
  4067bc:	b538      	push	{r3, r4, r5, lr}
  4067be:	4c07      	ldr	r4, [pc, #28]	; (4067dc <_isatty_r+0x20>)
  4067c0:	2300      	movs	r3, #0
  4067c2:	4605      	mov	r5, r0
  4067c4:	4608      	mov	r0, r1
  4067c6:	6023      	str	r3, [r4, #0]
  4067c8:	f7fb fcc4 	bl	402154 <_isatty>
  4067cc:	1c43      	adds	r3, r0, #1
  4067ce:	d000      	beq.n	4067d2 <_isatty_r+0x16>
  4067d0:	bd38      	pop	{r3, r4, r5, pc}
  4067d2:	6823      	ldr	r3, [r4, #0]
  4067d4:	2b00      	cmp	r3, #0
  4067d6:	d0fb      	beq.n	4067d0 <_isatty_r+0x14>
  4067d8:	602b      	str	r3, [r5, #0]
  4067da:	bd38      	pop	{r3, r4, r5, pc}
  4067dc:	2040122c 	.word	0x2040122c

004067e0 <_lseek_r>:
  4067e0:	b570      	push	{r4, r5, r6, lr}
  4067e2:	460d      	mov	r5, r1
  4067e4:	4c08      	ldr	r4, [pc, #32]	; (406808 <_lseek_r+0x28>)
  4067e6:	4611      	mov	r1, r2
  4067e8:	4606      	mov	r6, r0
  4067ea:	461a      	mov	r2, r3
  4067ec:	4628      	mov	r0, r5
  4067ee:	2300      	movs	r3, #0
  4067f0:	6023      	str	r3, [r4, #0]
  4067f2:	f7fb fcba 	bl	40216a <_lseek>
  4067f6:	1c43      	adds	r3, r0, #1
  4067f8:	d000      	beq.n	4067fc <_lseek_r+0x1c>
  4067fa:	bd70      	pop	{r4, r5, r6, pc}
  4067fc:	6823      	ldr	r3, [r4, #0]
  4067fe:	2b00      	cmp	r3, #0
  406800:	d0fb      	beq.n	4067fa <_lseek_r+0x1a>
  406802:	6033      	str	r3, [r6, #0]
  406804:	bd70      	pop	{r4, r5, r6, pc}
  406806:	bf00      	nop
  406808:	2040122c 	.word	0x2040122c

0040680c <_read_r>:
  40680c:	b570      	push	{r4, r5, r6, lr}
  40680e:	460d      	mov	r5, r1
  406810:	4c08      	ldr	r4, [pc, #32]	; (406834 <_read_r+0x28>)
  406812:	4611      	mov	r1, r2
  406814:	4606      	mov	r6, r0
  406816:	461a      	mov	r2, r3
  406818:	4628      	mov	r0, r5
  40681a:	2300      	movs	r3, #0
  40681c:	6023      	str	r3, [r4, #0]
  40681e:	f7fa fda5 	bl	40136c <_read>
  406822:	1c43      	adds	r3, r0, #1
  406824:	d000      	beq.n	406828 <_read_r+0x1c>
  406826:	bd70      	pop	{r4, r5, r6, pc}
  406828:	6823      	ldr	r3, [r4, #0]
  40682a:	2b00      	cmp	r3, #0
  40682c:	d0fb      	beq.n	406826 <_read_r+0x1a>
  40682e:	6033      	str	r3, [r6, #0]
  406830:	bd70      	pop	{r4, r5, r6, pc}
  406832:	bf00      	nop
  406834:	2040122c 	.word	0x2040122c

00406838 <__aeabi_uldivmod>:
  406838:	b953      	cbnz	r3, 406850 <__aeabi_uldivmod+0x18>
  40683a:	b94a      	cbnz	r2, 406850 <__aeabi_uldivmod+0x18>
  40683c:	2900      	cmp	r1, #0
  40683e:	bf08      	it	eq
  406840:	2800      	cmpeq	r0, #0
  406842:	bf1c      	itt	ne
  406844:	f04f 31ff 	movne.w	r1, #4294967295
  406848:	f04f 30ff 	movne.w	r0, #4294967295
  40684c:	f000 b97a 	b.w	406b44 <__aeabi_idiv0>
  406850:	f1ad 0c08 	sub.w	ip, sp, #8
  406854:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406858:	f000 f806 	bl	406868 <__udivmoddi4>
  40685c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406864:	b004      	add	sp, #16
  406866:	4770      	bx	lr

00406868 <__udivmoddi4>:
  406868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40686c:	468c      	mov	ip, r1
  40686e:	460d      	mov	r5, r1
  406870:	4604      	mov	r4, r0
  406872:	9e08      	ldr	r6, [sp, #32]
  406874:	2b00      	cmp	r3, #0
  406876:	d151      	bne.n	40691c <__udivmoddi4+0xb4>
  406878:	428a      	cmp	r2, r1
  40687a:	4617      	mov	r7, r2
  40687c:	d96d      	bls.n	40695a <__udivmoddi4+0xf2>
  40687e:	fab2 fe82 	clz	lr, r2
  406882:	f1be 0f00 	cmp.w	lr, #0
  406886:	d00b      	beq.n	4068a0 <__udivmoddi4+0x38>
  406888:	f1ce 0c20 	rsb	ip, lr, #32
  40688c:	fa01 f50e 	lsl.w	r5, r1, lr
  406890:	fa20 fc0c 	lsr.w	ip, r0, ip
  406894:	fa02 f70e 	lsl.w	r7, r2, lr
  406898:	ea4c 0c05 	orr.w	ip, ip, r5
  40689c:	fa00 f40e 	lsl.w	r4, r0, lr
  4068a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4068a4:	0c25      	lsrs	r5, r4, #16
  4068a6:	fbbc f8fa 	udiv	r8, ip, sl
  4068aa:	fa1f f987 	uxth.w	r9, r7
  4068ae:	fb0a cc18 	mls	ip, sl, r8, ip
  4068b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4068b6:	fb08 f309 	mul.w	r3, r8, r9
  4068ba:	42ab      	cmp	r3, r5
  4068bc:	d90a      	bls.n	4068d4 <__udivmoddi4+0x6c>
  4068be:	19ed      	adds	r5, r5, r7
  4068c0:	f108 32ff 	add.w	r2, r8, #4294967295
  4068c4:	f080 8123 	bcs.w	406b0e <__udivmoddi4+0x2a6>
  4068c8:	42ab      	cmp	r3, r5
  4068ca:	f240 8120 	bls.w	406b0e <__udivmoddi4+0x2a6>
  4068ce:	f1a8 0802 	sub.w	r8, r8, #2
  4068d2:	443d      	add	r5, r7
  4068d4:	1aed      	subs	r5, r5, r3
  4068d6:	b2a4      	uxth	r4, r4
  4068d8:	fbb5 f0fa 	udiv	r0, r5, sl
  4068dc:	fb0a 5510 	mls	r5, sl, r0, r5
  4068e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4068e4:	fb00 f909 	mul.w	r9, r0, r9
  4068e8:	45a1      	cmp	r9, r4
  4068ea:	d909      	bls.n	406900 <__udivmoddi4+0x98>
  4068ec:	19e4      	adds	r4, r4, r7
  4068ee:	f100 33ff 	add.w	r3, r0, #4294967295
  4068f2:	f080 810a 	bcs.w	406b0a <__udivmoddi4+0x2a2>
  4068f6:	45a1      	cmp	r9, r4
  4068f8:	f240 8107 	bls.w	406b0a <__udivmoddi4+0x2a2>
  4068fc:	3802      	subs	r0, #2
  4068fe:	443c      	add	r4, r7
  406900:	eba4 0409 	sub.w	r4, r4, r9
  406904:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406908:	2100      	movs	r1, #0
  40690a:	2e00      	cmp	r6, #0
  40690c:	d061      	beq.n	4069d2 <__udivmoddi4+0x16a>
  40690e:	fa24 f40e 	lsr.w	r4, r4, lr
  406912:	2300      	movs	r3, #0
  406914:	6034      	str	r4, [r6, #0]
  406916:	6073      	str	r3, [r6, #4]
  406918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40691c:	428b      	cmp	r3, r1
  40691e:	d907      	bls.n	406930 <__udivmoddi4+0xc8>
  406920:	2e00      	cmp	r6, #0
  406922:	d054      	beq.n	4069ce <__udivmoddi4+0x166>
  406924:	2100      	movs	r1, #0
  406926:	e886 0021 	stmia.w	r6, {r0, r5}
  40692a:	4608      	mov	r0, r1
  40692c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406930:	fab3 f183 	clz	r1, r3
  406934:	2900      	cmp	r1, #0
  406936:	f040 808e 	bne.w	406a56 <__udivmoddi4+0x1ee>
  40693a:	42ab      	cmp	r3, r5
  40693c:	d302      	bcc.n	406944 <__udivmoddi4+0xdc>
  40693e:	4282      	cmp	r2, r0
  406940:	f200 80fa 	bhi.w	406b38 <__udivmoddi4+0x2d0>
  406944:	1a84      	subs	r4, r0, r2
  406946:	eb65 0503 	sbc.w	r5, r5, r3
  40694a:	2001      	movs	r0, #1
  40694c:	46ac      	mov	ip, r5
  40694e:	2e00      	cmp	r6, #0
  406950:	d03f      	beq.n	4069d2 <__udivmoddi4+0x16a>
  406952:	e886 1010 	stmia.w	r6, {r4, ip}
  406956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40695a:	b912      	cbnz	r2, 406962 <__udivmoddi4+0xfa>
  40695c:	2701      	movs	r7, #1
  40695e:	fbb7 f7f2 	udiv	r7, r7, r2
  406962:	fab7 fe87 	clz	lr, r7
  406966:	f1be 0f00 	cmp.w	lr, #0
  40696a:	d134      	bne.n	4069d6 <__udivmoddi4+0x16e>
  40696c:	1beb      	subs	r3, r5, r7
  40696e:	0c3a      	lsrs	r2, r7, #16
  406970:	fa1f fc87 	uxth.w	ip, r7
  406974:	2101      	movs	r1, #1
  406976:	fbb3 f8f2 	udiv	r8, r3, r2
  40697a:	0c25      	lsrs	r5, r4, #16
  40697c:	fb02 3318 	mls	r3, r2, r8, r3
  406980:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406984:	fb0c f308 	mul.w	r3, ip, r8
  406988:	42ab      	cmp	r3, r5
  40698a:	d907      	bls.n	40699c <__udivmoddi4+0x134>
  40698c:	19ed      	adds	r5, r5, r7
  40698e:	f108 30ff 	add.w	r0, r8, #4294967295
  406992:	d202      	bcs.n	40699a <__udivmoddi4+0x132>
  406994:	42ab      	cmp	r3, r5
  406996:	f200 80d1 	bhi.w	406b3c <__udivmoddi4+0x2d4>
  40699a:	4680      	mov	r8, r0
  40699c:	1aed      	subs	r5, r5, r3
  40699e:	b2a3      	uxth	r3, r4
  4069a0:	fbb5 f0f2 	udiv	r0, r5, r2
  4069a4:	fb02 5510 	mls	r5, r2, r0, r5
  4069a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4069ac:	fb0c fc00 	mul.w	ip, ip, r0
  4069b0:	45a4      	cmp	ip, r4
  4069b2:	d907      	bls.n	4069c4 <__udivmoddi4+0x15c>
  4069b4:	19e4      	adds	r4, r4, r7
  4069b6:	f100 33ff 	add.w	r3, r0, #4294967295
  4069ba:	d202      	bcs.n	4069c2 <__udivmoddi4+0x15a>
  4069bc:	45a4      	cmp	ip, r4
  4069be:	f200 80b8 	bhi.w	406b32 <__udivmoddi4+0x2ca>
  4069c2:	4618      	mov	r0, r3
  4069c4:	eba4 040c 	sub.w	r4, r4, ip
  4069c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4069cc:	e79d      	b.n	40690a <__udivmoddi4+0xa2>
  4069ce:	4631      	mov	r1, r6
  4069d0:	4630      	mov	r0, r6
  4069d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069d6:	f1ce 0420 	rsb	r4, lr, #32
  4069da:	fa05 f30e 	lsl.w	r3, r5, lr
  4069de:	fa07 f70e 	lsl.w	r7, r7, lr
  4069e2:	fa20 f804 	lsr.w	r8, r0, r4
  4069e6:	0c3a      	lsrs	r2, r7, #16
  4069e8:	fa25 f404 	lsr.w	r4, r5, r4
  4069ec:	ea48 0803 	orr.w	r8, r8, r3
  4069f0:	fbb4 f1f2 	udiv	r1, r4, r2
  4069f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4069f8:	fb02 4411 	mls	r4, r2, r1, r4
  4069fc:	fa1f fc87 	uxth.w	ip, r7
  406a00:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406a04:	fb01 f30c 	mul.w	r3, r1, ip
  406a08:	42ab      	cmp	r3, r5
  406a0a:	fa00 f40e 	lsl.w	r4, r0, lr
  406a0e:	d909      	bls.n	406a24 <__udivmoddi4+0x1bc>
  406a10:	19ed      	adds	r5, r5, r7
  406a12:	f101 30ff 	add.w	r0, r1, #4294967295
  406a16:	f080 808a 	bcs.w	406b2e <__udivmoddi4+0x2c6>
  406a1a:	42ab      	cmp	r3, r5
  406a1c:	f240 8087 	bls.w	406b2e <__udivmoddi4+0x2c6>
  406a20:	3902      	subs	r1, #2
  406a22:	443d      	add	r5, r7
  406a24:	1aeb      	subs	r3, r5, r3
  406a26:	fa1f f588 	uxth.w	r5, r8
  406a2a:	fbb3 f0f2 	udiv	r0, r3, r2
  406a2e:	fb02 3310 	mls	r3, r2, r0, r3
  406a32:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406a36:	fb00 f30c 	mul.w	r3, r0, ip
  406a3a:	42ab      	cmp	r3, r5
  406a3c:	d907      	bls.n	406a4e <__udivmoddi4+0x1e6>
  406a3e:	19ed      	adds	r5, r5, r7
  406a40:	f100 38ff 	add.w	r8, r0, #4294967295
  406a44:	d26f      	bcs.n	406b26 <__udivmoddi4+0x2be>
  406a46:	42ab      	cmp	r3, r5
  406a48:	d96d      	bls.n	406b26 <__udivmoddi4+0x2be>
  406a4a:	3802      	subs	r0, #2
  406a4c:	443d      	add	r5, r7
  406a4e:	1aeb      	subs	r3, r5, r3
  406a50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406a54:	e78f      	b.n	406976 <__udivmoddi4+0x10e>
  406a56:	f1c1 0720 	rsb	r7, r1, #32
  406a5a:	fa22 f807 	lsr.w	r8, r2, r7
  406a5e:	408b      	lsls	r3, r1
  406a60:	fa05 f401 	lsl.w	r4, r5, r1
  406a64:	ea48 0303 	orr.w	r3, r8, r3
  406a68:	fa20 fe07 	lsr.w	lr, r0, r7
  406a6c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406a70:	40fd      	lsrs	r5, r7
  406a72:	ea4e 0e04 	orr.w	lr, lr, r4
  406a76:	fbb5 f9fc 	udiv	r9, r5, ip
  406a7a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406a7e:	fb0c 5519 	mls	r5, ip, r9, r5
  406a82:	fa1f f883 	uxth.w	r8, r3
  406a86:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406a8a:	fb09 f408 	mul.w	r4, r9, r8
  406a8e:	42ac      	cmp	r4, r5
  406a90:	fa02 f201 	lsl.w	r2, r2, r1
  406a94:	fa00 fa01 	lsl.w	sl, r0, r1
  406a98:	d908      	bls.n	406aac <__udivmoddi4+0x244>
  406a9a:	18ed      	adds	r5, r5, r3
  406a9c:	f109 30ff 	add.w	r0, r9, #4294967295
  406aa0:	d243      	bcs.n	406b2a <__udivmoddi4+0x2c2>
  406aa2:	42ac      	cmp	r4, r5
  406aa4:	d941      	bls.n	406b2a <__udivmoddi4+0x2c2>
  406aa6:	f1a9 0902 	sub.w	r9, r9, #2
  406aaa:	441d      	add	r5, r3
  406aac:	1b2d      	subs	r5, r5, r4
  406aae:	fa1f fe8e 	uxth.w	lr, lr
  406ab2:	fbb5 f0fc 	udiv	r0, r5, ip
  406ab6:	fb0c 5510 	mls	r5, ip, r0, r5
  406aba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406abe:	fb00 f808 	mul.w	r8, r0, r8
  406ac2:	45a0      	cmp	r8, r4
  406ac4:	d907      	bls.n	406ad6 <__udivmoddi4+0x26e>
  406ac6:	18e4      	adds	r4, r4, r3
  406ac8:	f100 35ff 	add.w	r5, r0, #4294967295
  406acc:	d229      	bcs.n	406b22 <__udivmoddi4+0x2ba>
  406ace:	45a0      	cmp	r8, r4
  406ad0:	d927      	bls.n	406b22 <__udivmoddi4+0x2ba>
  406ad2:	3802      	subs	r0, #2
  406ad4:	441c      	add	r4, r3
  406ad6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406ada:	eba4 0408 	sub.w	r4, r4, r8
  406ade:	fba0 8902 	umull	r8, r9, r0, r2
  406ae2:	454c      	cmp	r4, r9
  406ae4:	46c6      	mov	lr, r8
  406ae6:	464d      	mov	r5, r9
  406ae8:	d315      	bcc.n	406b16 <__udivmoddi4+0x2ae>
  406aea:	d012      	beq.n	406b12 <__udivmoddi4+0x2aa>
  406aec:	b156      	cbz	r6, 406b04 <__udivmoddi4+0x29c>
  406aee:	ebba 030e 	subs.w	r3, sl, lr
  406af2:	eb64 0405 	sbc.w	r4, r4, r5
  406af6:	fa04 f707 	lsl.w	r7, r4, r7
  406afa:	40cb      	lsrs	r3, r1
  406afc:	431f      	orrs	r7, r3
  406afe:	40cc      	lsrs	r4, r1
  406b00:	6037      	str	r7, [r6, #0]
  406b02:	6074      	str	r4, [r6, #4]
  406b04:	2100      	movs	r1, #0
  406b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b0a:	4618      	mov	r0, r3
  406b0c:	e6f8      	b.n	406900 <__udivmoddi4+0x98>
  406b0e:	4690      	mov	r8, r2
  406b10:	e6e0      	b.n	4068d4 <__udivmoddi4+0x6c>
  406b12:	45c2      	cmp	sl, r8
  406b14:	d2ea      	bcs.n	406aec <__udivmoddi4+0x284>
  406b16:	ebb8 0e02 	subs.w	lr, r8, r2
  406b1a:	eb69 0503 	sbc.w	r5, r9, r3
  406b1e:	3801      	subs	r0, #1
  406b20:	e7e4      	b.n	406aec <__udivmoddi4+0x284>
  406b22:	4628      	mov	r0, r5
  406b24:	e7d7      	b.n	406ad6 <__udivmoddi4+0x26e>
  406b26:	4640      	mov	r0, r8
  406b28:	e791      	b.n	406a4e <__udivmoddi4+0x1e6>
  406b2a:	4681      	mov	r9, r0
  406b2c:	e7be      	b.n	406aac <__udivmoddi4+0x244>
  406b2e:	4601      	mov	r1, r0
  406b30:	e778      	b.n	406a24 <__udivmoddi4+0x1bc>
  406b32:	3802      	subs	r0, #2
  406b34:	443c      	add	r4, r7
  406b36:	e745      	b.n	4069c4 <__udivmoddi4+0x15c>
  406b38:	4608      	mov	r0, r1
  406b3a:	e708      	b.n	40694e <__udivmoddi4+0xe6>
  406b3c:	f1a8 0802 	sub.w	r8, r8, #2
  406b40:	443d      	add	r5, r7
  406b42:	e72b      	b.n	40699c <__udivmoddi4+0x134>

00406b44 <__aeabi_idiv0>:
  406b44:	4770      	bx	lr
  406b46:	bf00      	nop
  406b48:	0001c200 	.word	0x0001c200
  406b4c:	000000c0 	.word	0x000000c0
  406b50:	00000800 	.word	0x00000800
  406b54:	00000000 	.word	0x00000000
  406b58:	5d69255b 	.word	0x5d69255b
  406b5c:	6c6c255b 	.word	0x6c6c255b
  406b60:	00005d75 	.word	0x00005d75
  406b64:	29582528 	.word	0x29582528
  406b68:	00000000 	.word	0x00000000
  406b6c:	2578307c 	.word	0x2578307c
  406b70:	00005832 	.word	0x00005832
  406b74:	000a0d7c 	.word	0x000a0d7c
  406b78:	5f5f5f5f 	.word	0x5f5f5f5f
  406b7c:	5f5f5f5f 	.word	0x5f5f5f5f
  406b80:	5f5f5f5f 	.word	0x5f5f5f5f
  406b84:	5f5f5f5f 	.word	0x5f5f5f5f
  406b88:	5f5f5f5f 	.word	0x5f5f5f5f
  406b8c:	5f5f5f5f 	.word	0x5f5f5f5f
  406b90:	52415453 	.word	0x52415453
  406b94:	5f5f5f54 	.word	0x5f5f5f54
  406b98:	5f5f5f5f 	.word	0x5f5f5f5f
  406b9c:	5f5f5f5f 	.word	0x5f5f5f5f
  406ba0:	5f5f5f5f 	.word	0x5f5f5f5f
  406ba4:	5f5f5f5f 	.word	0x5f5f5f5f
  406ba8:	5f5f5f5f 	.word	0x5f5f5f5f
  406bac:	5f5f5f5f 	.word	0x5f5f5f5f
  406bb0:	5f5f5f5f 	.word	0x5f5f5f5f
  406bb4:	5f5f5f5f 	.word	0x5f5f5f5f
  406bb8:	0a0d5f5f 	.word	0x0a0d5f5f
  406bbc:	00000000 	.word	0x00000000
  406bc0:	2d2d2d2d 	.word	0x2d2d2d2d
  406bc4:	2d2d2d2d 	.word	0x2d2d2d2d
  406bc8:	2d2d2d2d 	.word	0x2d2d2d2d
  406bcc:	2d2d2d2d 	.word	0x2d2d2d2d
  406bd0:	2d2d2d2d 	.word	0x2d2d2d2d
  406bd4:	2d2d2d2d 	.word	0x2d2d2d2d
  406bd8:	2d2d2d2d 	.word	0x2d2d2d2d
  406bdc:	2d2d2d2d 	.word	0x2d2d2d2d
  406be0:	2d69252d 	.word	0x2d69252d
  406be4:	2d2d2d2d 	.word	0x2d2d2d2d
  406be8:	2d2d2d2d 	.word	0x2d2d2d2d
  406bec:	2d2d2d2d 	.word	0x2d2d2d2d
  406bf0:	2d2d2d2d 	.word	0x2d2d2d2d
  406bf4:	2d2d2d2d 	.word	0x2d2d2d2d
  406bf8:	2d2d2d2d 	.word	0x2d2d2d2d
  406bfc:	2d2d2d2d 	.word	0x2d2d2d2d
  406c00:	0d2d2d2d 	.word	0x0d2d2d2d
  406c04:	0000000a 	.word	0x0000000a

00406c08 <_global_impure_ptr>:
  406c08:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  406c18:	46454443 00000000 33323130 37363534     CDEF....01234567
  406c28:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406c38:	0000296c                                l)..

00406c3c <blanks.7217>:
  406c3c:	20202020 20202020 20202020 20202020                     

00406c4c <zeroes.7218>:
  406c4c:	30303030 30303030 30303030 30303030     0000000000000000
  406c5c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00406c6c <_ctype_>:
  406c6c:	20202000 20202020 28282020 20282828     .         ((((( 
  406c7c:	20202020 20202020 20202020 20202020                     
  406c8c:	10108820 10101010 10101010 10101010      ...............
  406c9c:	04040410 04040404 10040404 10101010     ................
  406cac:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406cbc:	01010101 01010101 01010101 10101010     ................
  406ccc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406cdc:	02020202 02020202 02020202 10101010     ................
  406cec:	00000020 00000000 00000000 00000000      ...............
	...

00406d70 <_init>:
  406d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d72:	bf00      	nop
  406d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406d76:	bc08      	pop	{r3}
  406d78:	469e      	mov	lr, r3
  406d7a:	4770      	bx	lr

00406d7c <__init_array_start>:
  406d7c:	004053a5 	.word	0x004053a5

00406d80 <__frame_dummy_init_array_entry>:
  406d80:	0040018d                                ..@.

00406d84 <_fini>:
  406d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d86:	bf00      	nop
  406d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406d8a:	bc08      	pop	{r3}
  406d8c:	469e      	mov	lr, r3
  406d8e:	4770      	bx	lr

00406d90 <__fini_array_start>:
  406d90:	00400169 	.word	0x00400169
