{
  "module_name": "clk-mt8173-mm.c",
  "hash_id": "20812dbba373fbe7f133d394fddaf56079ffb777f2424e247e8965b9dacad29b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8173-mm.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8173-clk.h>\n\nstatic const struct mtk_gate_regs mm0_cg_regs = {\n\t.set_ofs = 0x0104,\n\t.clr_ofs = 0x0108,\n\t.sta_ofs = 0x0100,\n};\n\nstatic const struct mtk_gate_regs mm1_cg_regs = {\n\t.set_ofs = 0x0114,\n\t.clr_ofs = 0x0118,\n\t.sta_ofs = 0x0110,\n};\n\n#define GATE_MM0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_MM1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mt8173_mm_clks[] = {\n\tGATE_DUMMY(CLK_DUMMY, \"mm_dummy\"),\n\t \n\tGATE_MM0(CLK_MM_SMI_COMMON, \"mm_smi_common\", \"mm_sel\", 0),\n\tGATE_MM0(CLK_MM_SMI_LARB0, \"mm_smi_larb0\", \"mm_sel\", 1),\n\tGATE_MM0(CLK_MM_CAM_MDP, \"mm_cam_mdp\", \"mm_sel\", 2),\n\tGATE_MM0(CLK_MM_MDP_RDMA0, \"mm_mdp_rdma0\", \"mm_sel\", 3),\n\tGATE_MM0(CLK_MM_MDP_RDMA1, \"mm_mdp_rdma1\", \"mm_sel\", 4),\n\tGATE_MM0(CLK_MM_MDP_RSZ0, \"mm_mdp_rsz0\", \"mm_sel\", 5),\n\tGATE_MM0(CLK_MM_MDP_RSZ1, \"mm_mdp_rsz1\", \"mm_sel\", 6),\n\tGATE_MM0(CLK_MM_MDP_RSZ2, \"mm_mdp_rsz2\", \"mm_sel\", 7),\n\tGATE_MM0(CLK_MM_MDP_TDSHP0, \"mm_mdp_tdshp0\", \"mm_sel\", 8),\n\tGATE_MM0(CLK_MM_MDP_TDSHP1, \"mm_mdp_tdshp1\", \"mm_sel\", 9),\n\tGATE_MM0(CLK_MM_MDP_WDMA, \"mm_mdp_wdma\", \"mm_sel\", 11),\n\tGATE_MM0(CLK_MM_MDP_WROT0, \"mm_mdp_wrot0\", \"mm_sel\", 12),\n\tGATE_MM0(CLK_MM_MDP_WROT1, \"mm_mdp_wrot1\", \"mm_sel\", 13),\n\tGATE_MM0(CLK_MM_FAKE_ENG, \"mm_fake_eng\", \"mm_sel\", 14),\n\tGATE_MM0(CLK_MM_MUTEX_32K, \"mm_mutex_32k\", \"rtc_sel\", 15),\n\tGATE_MM0(CLK_MM_DISP_OVL0, \"mm_disp_ovl0\", \"mm_sel\", 16),\n\tGATE_MM0(CLK_MM_DISP_OVL1, \"mm_disp_ovl1\", \"mm_sel\", 17),\n\tGATE_MM0(CLK_MM_DISP_RDMA0, \"mm_disp_rdma0\", \"mm_sel\", 18),\n\tGATE_MM0(CLK_MM_DISP_RDMA1, \"mm_disp_rdma1\", \"mm_sel\", 19),\n\tGATE_MM0(CLK_MM_DISP_RDMA2, \"mm_disp_rdma2\", \"mm_sel\", 20),\n\tGATE_MM0(CLK_MM_DISP_WDMA0, \"mm_disp_wdma0\", \"mm_sel\", 21),\n\tGATE_MM0(CLK_MM_DISP_WDMA1, \"mm_disp_wdma1\", \"mm_sel\", 22),\n\tGATE_MM0(CLK_MM_DISP_COLOR0, \"mm_disp_color0\", \"mm_sel\", 23),\n\tGATE_MM0(CLK_MM_DISP_COLOR1, \"mm_disp_color1\", \"mm_sel\", 24),\n\tGATE_MM0(CLK_MM_DISP_AAL, \"mm_disp_aal\", \"mm_sel\", 25),\n\tGATE_MM0(CLK_MM_DISP_GAMMA, \"mm_disp_gamma\", \"mm_sel\", 26),\n\tGATE_MM0(CLK_MM_DISP_UFOE, \"mm_disp_ufoe\", \"mm_sel\", 27),\n\tGATE_MM0(CLK_MM_DISP_SPLIT0, \"mm_disp_split0\", \"mm_sel\", 28),\n\tGATE_MM0(CLK_MM_DISP_SPLIT1, \"mm_disp_split1\", \"mm_sel\", 29),\n\tGATE_MM0(CLK_MM_DISP_MERGE, \"mm_disp_merge\", \"mm_sel\", 30),\n\tGATE_MM0(CLK_MM_DISP_OD, \"mm_disp_od\", \"mm_sel\", 31),\n\t \n\tGATE_MM1(CLK_MM_DISP_PWM0MM, \"mm_disp_pwm0mm\", \"mm_sel\", 0),\n\tGATE_MM1(CLK_MM_DISP_PWM026M, \"mm_disp_pwm026m\", \"pwm_sel\", 1),\n\tGATE_MM1(CLK_MM_DISP_PWM1MM, \"mm_disp_pwm1mm\", \"mm_sel\", 2),\n\tGATE_MM1(CLK_MM_DISP_PWM126M, \"mm_disp_pwm126m\", \"pwm_sel\", 3),\n\tGATE_MM1(CLK_MM_DSI0_ENGINE, \"mm_dsi0_engine\", \"mm_sel\", 4),\n\tGATE_MM1(CLK_MM_DSI0_DIGITAL, \"mm_dsi0_digital\", \"dsi0_dig\", 5),\n\tGATE_MM1(CLK_MM_DSI1_ENGINE, \"mm_dsi1_engine\", \"mm_sel\", 6),\n\tGATE_MM1(CLK_MM_DSI1_DIGITAL, \"mm_dsi1_digital\", \"dsi1_dig\", 7),\n\tGATE_MM1(CLK_MM_DPI_PIXEL, \"mm_dpi_pixel\", \"dpi0_sel\", 8),\n\tGATE_MM1(CLK_MM_DPI_ENGINE, \"mm_dpi_engine\", \"mm_sel\", 9),\n\tGATE_MM1(CLK_MM_DPI1_PIXEL, \"mm_dpi1_pixel\", \"lvds_pxl\", 10),\n\tGATE_MM1(CLK_MM_DPI1_ENGINE, \"mm_dpi1_engine\", \"mm_sel\", 11),\n\tGATE_MM1(CLK_MM_HDMI_PIXEL, \"mm_hdmi_pixel\", \"dpi0_sel\", 12),\n\tGATE_MM1(CLK_MM_HDMI_PLLCK, \"mm_hdmi_pllck\", \"hdmi_sel\", 13),\n\tGATE_MM1(CLK_MM_HDMI_AUDIO, \"mm_hdmi_audio\", \"apll1\", 14),\n\tGATE_MM1(CLK_MM_HDMI_SPDIF, \"mm_hdmi_spdif\", \"apll2\", 15),\n\tGATE_MM1(CLK_MM_LVDS_PIXEL, \"mm_lvds_pixel\", \"lvds_pxl\", 16),\n\tGATE_MM1(CLK_MM_LVDS_CTS, \"mm_lvds_cts\", \"lvds_cts\", 17),\n\tGATE_MM1(CLK_MM_SMI_LARB4, \"mm_smi_larb4\", \"mm_sel\", 18),\n\tGATE_MM1(CLK_MM_HDMI_HDCP, \"mm_hdmi_hdcp\", \"hdcp_sel\", 19),\n\tGATE_MM1(CLK_MM_HDMI_HDCP24M, \"mm_hdmi_hdcp24m\", \"hdcp_24m_sel\", 20),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mt8173_mm_clks,\n\t.num_clks = ARRAY_SIZE(mt8173_mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt8173_mm_id_table[] = {\n\t{ .name = \"clk-mt8173-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8173_mm_id_table);\n\nstatic struct platform_driver clk_mt8173_mm_drv = {\n\t.driver = {\n\t\t.name = \"clk-mt8173-mm\",\n\t},\n\t.id_table = clk_mt8173_mm_id_table,\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n};\nmodule_platform_driver(clk_mt8173_mm_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT8173 MultiMedia clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}