Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Aug 14 17:58:03 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   AUD_ADCDAT_IBUF
   switches<2>_IBUF
   switches<3>_IBUF
   volume_down_IBUF
   volume_up_IBUF


