// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Jul 19 22:03:38 2022
// Host        : DESKTOP-8P19OKJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               F:/workspace/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/ip/vfifo_axi_vfifo_ctrl_0_0/vfifo_axi_vfifo_ctrl_0_0_sim_netlist.v
// Design      : vfifo_axi_vfifo_ctrl_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "vfifo_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_21,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vfifo_ctrl_v2_0_21,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module vfifo_axi_vfifo_ctrl_0_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN vfifo_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "32" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "1024" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "80000000" *) 
  (* C_ENABLE_INTERRUPT = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "512" *) 
  (* C_NUM_PAGE_CH1 = "16" *) 
  (* C_NUM_PAGE_CH2 = "16" *) 
  (* C_NUM_PAGE_CH3 = "16" *) 
  (* C_NUM_PAGE_CH4 = "16" *) 
  (* C_NUM_PAGE_CH5 = "16" *) 
  (* C_NUM_PAGE_CH6 = "16" *) 
  (* C_NUM_PAGE_CH7 = "16" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  (* C_SELECT_XPM = "0" *) 
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "1024" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "80000000" *) 
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "artix7" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "512" *) (* C_NUM_PAGE_CH1 = "16" *) (* C_NUM_PAGE_CH2 = "16" *) 
(* C_NUM_PAGE_CH3 = "16" *) (* C_NUM_PAGE_CH4 = "16" *) (* C_NUM_PAGE_CH5 = "16" *) 
(* C_NUM_PAGE_CH6 = "16" *) (* C_NUM_PAGE_CH7 = "16" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* C_SELECT_XPM = "0" *) (* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awburst [0];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth inst_vfifo
       (.D({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .Q({m_axis_tlast,m_axis_tid,m_axis_tuser,m_axis_tdest,m_axis_tkeep,m_axis_tdata}),
        .Q_reg(vfifo_mm2s_channel_empty[1]),
        .Q_reg_0(vfifo_mm2s_channel_empty[0]),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gfwd_mode.m_valid_i_reg (m_axis_tvalid),
        .\goreg_bm.dout_i_reg[32] ({m_axi_wdata,m_axi_wlast}),
        .\goreg_dm.dout_i_reg[40] ({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .\goreg_dm.dout_i_reg[40]_0 ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awburst(\^m_axi_awburst ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tready(m_axis_tready),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0
   (counts_matched,
    \gmux.gm[4].gms.ms_0 ,
    plusOp,
    sdpo_int,
    \gmux.gm[1].gms.ms_0 );
  output counts_matched;
  input [1:0]\gmux.gm[4].gms.ms_0 ;
  input [7:0]plusOp;
  input [7:0]sdpo_int;
  input \gmux.gm[1].gms.ms_0 ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire counts_matched;
  wire \gmux.gm[1].gms.ms_0 ;
  wire [1:0]\gmux.gm[4].gms.ms_0 ;
  wire [7:0]plusOp;
  wire [7:0]sdpo_int;
  wire [5:1]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 [1],v1_reg[2:1],\gmux.gm[4].gms.ms_0 [0]}));
  LUT5 #(
    .INIT(32'h90090303)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(plusOp[1]),
        .I1(sdpo_int[1]),
        .I2(sdpo_int[0]),
        .I3(plusOp[0]),
        .I4(\gmux.gm[1].gms.ms_0 ),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h90000933)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(plusOp[3]),
        .I1(sdpo_int[3]),
        .I2(plusOp[2]),
        .I3(\gmux.gm[1].gms.ms_0 ),
        .I4(sdpo_int[2]),
        .O(v1_reg[2]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],counts_matched,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT5 #(
    .INIT(32'h90090303)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp[5]),
        .I1(sdpo_int[5]),
        .I2(sdpo_int[4]),
        .I3(plusOp[4]),
        .I4(\gmux.gm[1].gms.ms_0 ),
        .O(v1_reg[4]));
  LUT5 #(
    .INIT(32'h90000933)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp[7]),
        .I1(sdpo_int[7]),
        .I2(plusOp[6]),
        .I3(\gmux.gm[1].gms.ms_0 ),
        .I4(sdpo_int[6]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay
   (B,
    S,
    \gstage1.q_dly_reg[15]_0 ,
    \gstage1.q_dly_reg[31]_0 ,
    \gstage1.q_dly_reg[30]_0 ,
    Q,
    sdpo_int,
    aclk,
    \eqOp_inferred__0/i__carry__0 ,
    A);
  output [12:0]B;
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[15]_0 ;
  output [0:0]\gstage1.q_dly_reg[31]_0 ;
  output [14:0]\gstage1.q_dly_reg[30]_0 ;
  input [0:0]Q;
  input [31:0]sdpo_int;
  input aclk;
  input [1:0]\eqOp_inferred__0/i__carry__0 ;
  input [0:0]A;

  wire [0:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [1:0]\eqOp_inferred__0/i__carry__0 ;
  wire [0:0]\gstage1.q_dly_reg[15]_0 ;
  wire [14:0]\gstage1.q_dly_reg[30]_0 ;
  wire [0:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [31:0]sdpo_int;

  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(B[0]),
        .I1(A),
        .O(\gstage1.q_dly_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    eqOp_carry_i_4
       (.I0(\gstage1.q_dly_reg_n_0_[1] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(\eqOp_inferred__0/i__carry__0 [0]),
        .I3(\gstage1.q_dly_reg_n_0_[0] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[10]),
        .Q(\gstage1.q_dly_reg[30]_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[11]),
        .Q(\gstage1.q_dly_reg[30]_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[12]),
        .Q(\gstage1.q_dly_reg[30]_0 [9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[13]),
        .Q(\gstage1.q_dly_reg[30]_0 [10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[14]),
        .Q(\gstage1.q_dly_reg[30]_0 [11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[15]),
        .Q(B[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[16]),
        .Q(B[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[17]),
        .Q(B[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[18]),
        .Q(B[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[19]),
        .Q(B[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[20]),
        .Q(B[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[21]),
        .Q(B[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[22]),
        .Q(B[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[23]),
        .Q(B[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[24]),
        .Q(B[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[25]),
        .Q(B[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[26]),
        .Q(B[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[27]),
        .Q(B[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[28]),
        .Q(\gstage1.q_dly_reg[30]_0 [12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[29]),
        .Q(\gstage1.q_dly_reg[30]_0 [13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[30]),
        .Q(\gstage1.q_dly_reg[30]_0 [14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[3]),
        .Q(\gstage1.q_dly_reg[30]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[4]),
        .Q(\gstage1.q_dly_reg[30]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[5]),
        .Q(\gstage1.q_dly_reg[30]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[6]),
        .Q(\gstage1.q_dly_reg[30]_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[7]),
        .Q(\gstage1.q_dly_reg[30]_0 [4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[8]),
        .Q(\gstage1.q_dly_reg[30]_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[9]),
        .Q(\gstage1.q_dly_reg[30]_0 [6]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(\eqOp_inferred__0/i__carry__0 [1]),
        .O(\gstage1.q_dly_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127
   (A,
    S,
    \gstage1.q_dly_reg[12]_0 ,
    \gstage1.q_dly_reg[25]_0 ,
    \gstage1.q_dly_reg[28]_0 ,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    \gstage1.q_dly_reg[15]_0 ,
    aclk,
    \gstage1.q_dly_reg[16]_0 ,
    \gstage1.q_dly_reg[17]_0 ,
    \gstage1.q_dly_reg[18]_0 ,
    \gstage1.q_dly_reg[19]_0 ,
    \gstage1.q_dly_reg[20]_0 ,
    \gstage1.q_dly_reg[21]_0 ,
    \gstage1.q_dly_reg[22]_0 ,
    \gstage1.q_dly_reg[23]_0 ,
    \gstage1.q_dly_reg[24]_0 ,
    \gstage1.q_dly_reg[25]_1 ,
    \gstage1.q_dly_reg[26]_0 ,
    \gstage1.q_dly_reg[27]_0 ,
    \eqOp_inferred__0/i__carry__0 ,
    B,
    D);
  output [12:0]A;
  output [2:0]S;
  output [0:0]\gstage1.q_dly_reg[12]_0 ;
  output [3:0]\gstage1.q_dly_reg[25]_0 ;
  output [0:0]\gstage1.q_dly_reg[28]_0 ;
  output [1:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]Q;
  input \gstage1.q_dly_reg[15]_0 ;
  input aclk;
  input \gstage1.q_dly_reg[16]_0 ;
  input \gstage1.q_dly_reg[17]_0 ;
  input \gstage1.q_dly_reg[18]_0 ;
  input \gstage1.q_dly_reg[19]_0 ;
  input \gstage1.q_dly_reg[20]_0 ;
  input \gstage1.q_dly_reg[21]_0 ;
  input \gstage1.q_dly_reg[22]_0 ;
  input \gstage1.q_dly_reg[23]_0 ;
  input \gstage1.q_dly_reg[24]_0 ;
  input \gstage1.q_dly_reg[25]_1 ;
  input \gstage1.q_dly_reg[26]_0 ;
  input \gstage1.q_dly_reg[27]_0 ;
  input [14:0]\eqOp_inferred__0/i__carry__0 ;
  input [11:0]B;
  input [16:0]D;

  wire [12:0]A;
  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [14:0]\eqOp_inferred__0/i__carry__0 ;
  wire [0:0]\gstage1.q_dly_reg[12]_0 ;
  wire \gstage1.q_dly_reg[15]_0 ;
  wire \gstage1.q_dly_reg[16]_0 ;
  wire \gstage1.q_dly_reg[17]_0 ;
  wire \gstage1.q_dly_reg[18]_0 ;
  wire \gstage1.q_dly_reg[19]_0 ;
  wire \gstage1.q_dly_reg[20]_0 ;
  wire \gstage1.q_dly_reg[21]_0 ;
  wire \gstage1.q_dly_reg[22]_0 ;
  wire \gstage1.q_dly_reg[23]_0 ;
  wire \gstage1.q_dly_reg[24]_0 ;
  wire [3:0]\gstage1.q_dly_reg[25]_0 ;
  wire \gstage1.q_dly_reg[25]_1 ;
  wire \gstage1.q_dly_reg[26]_0 ;
  wire \gstage1.q_dly_reg[27]_0 ;
  wire [0:0]\gstage1.q_dly_reg[28]_0 ;
  wire [1:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\eqOp_inferred__0/i__carry__0 [9]),
        .I2(\eqOp_inferred__0/i__carry__0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\eqOp_inferred__0/i__carry__0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\eqOp_inferred__0/i__carry__0 [6]),
        .I2(\eqOp_inferred__0/i__carry__0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\eqOp_inferred__0/i__carry__0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\eqOp_inferred__0/i__carry__0 [3]),
        .I2(\eqOp_inferred__0/i__carry__0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\eqOp_inferred__0/i__carry__0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\eqOp_inferred__0/i__carry__0 [0]),
        .I2(\eqOp_inferred__0/i__carry__0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\eqOp_inferred__0/i__carry__0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[15]_0 ),
        .Q(A[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[16]_0 ),
        .Q(A[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[17]_0 ),
        .Q(A[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[18]_0 ),
        .Q(A[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[19]_0 ),
        .Q(A[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[20]_0 ),
        .Q(A[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[21]_0 ),
        .Q(A[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[22]_0 ),
        .Q(A[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[23]_0 ),
        .Q(A[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[24]_0 ),
        .Q(A[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[25]_1 ),
        .Q(A[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[26]_0 ),
        .Q(A[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gstage1.q_dly_reg[27]_0 ),
        .Q(A[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gstage1.q_dly_reg[31]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg[31]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(Q));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\eqOp_inferred__0/i__carry__0 [12]),
        .I2(\eqOp_inferred__0/i__carry__0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\eqOp_inferred__0/i__carry__0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(A[10]),
        .I1(B[9]),
        .I2(B[11]),
        .I3(A[12]),
        .I4(B[10]),
        .I5(A[11]),
        .O(\gstage1.q_dly_reg[25]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(A[7]),
        .I1(B[6]),
        .I2(B[8]),
        .I3(A[9]),
        .I4(B[7]),
        .I5(A[8]),
        .O(\gstage1.q_dly_reg[25]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(A[4]),
        .I1(B[3]),
        .I2(B[5]),
        .I3(A[6]),
        .I4(B[4]),
        .I5(A[5]),
        .O(\gstage1.q_dly_reg[25]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(A[1]),
        .I1(B[0]),
        .I2(B[2]),
        .I3(A[3]),
        .I4(B[1]),
        .I5(A[2]),
        .O(\gstage1.q_dly_reg[25]_0 [0]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[0]_0 );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[0]_0 ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1
   (I135,
    Q,
    \gnstage1.q_dly_reg[0][0]_0 ,
    aclk);
  output [0:0]I135;
  input [0:0]Q;
  input [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  input aclk;

  wire [0:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0][0]_0 ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I135),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15
   (\gnstage1.q_dly_reg[1][0]_0 ,
    p_19_out_5,
    we_ar_txn,
    E,
    Q,
    bram_rd_en,
    aclk,
    \gcc0.gc0.count_d1_reg[3] ,
    mem_init_done,
    out);
  output \gnstage1.q_dly_reg[1][0]_0 ;
  output p_19_out_5;
  output we_ar_txn;
  output [0:0]E;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input \gcc0.gc0.count_d1_reg[3] ;
  input mem_init_done;
  input out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire \gnstage1.q_dly_reg[0]_13 ;
  wire \gnstage1.q_dly_reg[1][0]_0 ;
  wire mem_init_done;
  wire out;
  wire p_19_out_5;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(\gnstage1.q_dly_reg[1][0]_0 ),
        .I1(\gcc0.gc0.count_d1_reg[3] ),
        .O(p_19_out_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gnstage1.q_dly_reg[1][0]_0 ),
        .I1(out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_13 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_13 ),
        .Q(\gnstage1.q_dly_reg[1][0]_0 ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gnstage1.q_dly_reg[1][0]_0 ),
        .I1(mem_init_done),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54
   (mcpf_to_argen_payload,
    \gnstage1.q_dly_reg[0][0]_0 ,
    \gnstage1.q_dly_reg[0][0]_1 ,
    aclk);
  output [0:0]mcpf_to_argen_payload;
  input [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  input [0:0]\gnstage1.q_dly_reg[0][0]_1 ;
  input aclk;

  wire aclk;
  wire [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  wire [0:0]\gnstage1.q_dly_reg[0][0]_1 ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;
  wire [0:0]mcpf_to_argen_payload;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0][0]_1 ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(\gnstage1.q_dly_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(mcpf_to_argen_payload),
        .R(\gnstage1.q_dly_reg[0][0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55
   (mcpf_to_argen_tvalid,
    E,
    \gnstage1.q_dly_reg[0][0]_0 ,
    bram_rd_en,
    aclk,
    out);
  output mcpf_to_argen_tvalid;
  output [0:0]E;
  input [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  input bram_rd_en;
  input aclk;
  input out;

  wire [0:0]E;
  wire aclk;
  wire bram_rd_en;
  wire [0:0]\gnstage1.q_dly_reg[0][0]_0 ;
  wire \gnstage1.q_dly_reg[0]_17 ;
  wire mcpf_to_argen_tvalid;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0 
       (.I0(mcpf_to_argen_tvalid),
        .I1(out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_17 ),
        .R(\gnstage1.q_dly_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_17 ),
        .Q(mcpf_to_argen_tvalid),
        .R(\gnstage1.q_dly_reg[0][0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2
   (WR_DATA,
    Q,
    ram_reg_0_1_30_31,
    mem_init_done,
    \gstage1.q_dly_reg[14]_0 ,
    D,
    aclk);
  output [28:0]WR_DATA;
  output [14:0]Q;
  input [28:0]ram_reg_0_1_30_31;
  input mem_init_done;
  input [0:0]\gstage1.q_dly_reg[14]_0 ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[14]_0 ;
  wire mem_init_done;
  wire [28:0]ram_reg_0_1_30_31;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\gstage1.q_dly_reg[14]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(ram_reg_0_1_30_31[1]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[1]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(ram_reg_0_1_30_31[0]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[0]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_0_5_i_4__7
       (.I0(ram_reg_0_1_30_31[3]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_0_5_i_5__7
       (.I0(ram_reg_0_1_30_31[2]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[2]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(ram_reg_0_1_30_31[11]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[11]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(ram_reg_0_1_30_31[10]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[10]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(ram_reg_0_1_30_31[13]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[13]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(ram_reg_0_1_30_31[12]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[12]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(ram_reg_0_1_30_31[15]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[15]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(ram_reg_0_1_30_31[14]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[14]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(ram_reg_0_1_30_31[17]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[17]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(ram_reg_0_1_30_31[16]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[16]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(ram_reg_0_1_30_31[18]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[18]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(ram_reg_0_1_30_31[20]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[20]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(ram_reg_0_1_30_31[19]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[19]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(ram_reg_0_1_30_31[22]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[22]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ram_reg_0_1_30_31[21]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[21]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(ram_reg_0_1_30_31[24]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[24]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(ram_reg_0_1_30_31[23]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[23]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(ram_reg_0_1_30_31[26]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[26]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(ram_reg_0_1_30_31[25]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[25]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(ram_reg_0_1_30_31[28]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[28]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(ram_reg_0_1_30_31[27]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[27]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(ram_reg_0_1_30_31[5]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[5]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(ram_reg_0_1_30_31[4]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(ram_reg_0_1_30_31[7]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[7]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(ram_reg_0_1_30_31[6]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[6]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(ram_reg_0_1_30_31[9]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[9]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(ram_reg_0_1_30_31[8]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3
   (mcpf_to_argen_payload,
    \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0 ,
    aclk,
    \gnstage1.q_dly_reg[3][0]_0 ,
    \gnstage1.q_dly_reg[3][0]_1 );
  output [0:0]mcpf_to_argen_payload;
  input [0:0]\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0 ;
  input aclk;
  input \gnstage1.q_dly_reg[3][0]_0 ;
  input [0:0]\gnstage1.q_dly_reg[3][0]_1 ;

  wire aclk;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[3][0]_0 ;
  wire [0:0]\gnstage1.q_dly_reg[3][0]_1 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;
  wire [0:0]mcpf_to_argen_payload;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0 ),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(mcpf_to_argen_payload),
        .R(\gnstage1.q_dly_reg[3][0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .I1(\gnstage1.q_dly_reg[3][0]_0 ),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_delay" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4
   (mcpf_to_argen_payload,
    \gstage1.q_dly_reg[13]_0 ,
    D,
    aclk);
  output [13:0]mcpf_to_argen_payload;
  input [0:0]\gstage1.q_dly_reg[13]_0 ;
  input [13:0]D;
  input aclk;

  wire [13:0]D;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[13]_0 ;
  wire [13:0]mcpf_to_argen_payload;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(mcpf_to_argen_payload[0]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(mcpf_to_argen_payload[10]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(mcpf_to_argen_payload[11]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(mcpf_to_argen_payload[12]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(mcpf_to_argen_payload[13]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(mcpf_to_argen_payload[1]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(mcpf_to_argen_payload[2]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(mcpf_to_argen_payload[3]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(mcpf_to_argen_payload[4]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(mcpf_to_argen_payload[5]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(mcpf_to_argen_payload[6]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(mcpf_to_argen_payload[7]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(mcpf_to_argen_payload[8]),
        .R(\gstage1.q_dly_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(mcpf_to_argen_payload[9]),
        .R(\gstage1.q_dly_reg[13]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_synth
   (\gfwd_mode.m_valid_i_reg ,
    s_axis_tready,
    Q,
    Q_reg,
    m_axi_awburst,
    vfifo_s2mm_channel_full,
    \goreg_dm.dout_i_reg[40] ,
    \goreg_bm.dout_i_reg[32] ,
    \goreg_dm.dout_i_reg[40]_0 ,
    Q_reg_0,
    m_axi_bready,
    m_axi_rready,
    vfifo_idle,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    aclk,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    m_axis_tready,
    m_axi_bvalid,
    vfifo_mm2s_channel_full,
    D,
    m_axi_rdata,
    s_axis_tvalid,
    m_axi_rvalid,
    aresetn);
  output \gfwd_mode.m_valid_i_reg ;
  output s_axis_tready;
  output [39:0]Q;
  output Q_reg;
  output [0:0]m_axi_awburst;
  output [1:0]vfifo_s2mm_channel_full;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  output [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  output Q_reg_0;
  output m_axi_bready;
  output m_axi_rready;
  output [1:0]vfifo_idle;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  input aclk;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input m_axis_tready;
  input m_axi_bvalid;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]D;
  input [31:0]m_axi_rdata;
  input s_axis_tvalid;
  input m_axi_rvalid;
  input aresetn;

  wire [39:0]D;
  wire [39:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire ar_fifo_inst_n_0;
  wire ar_fifo_inst_n_1;
  wire aresetn;
  wire aw_fifo_inst_n_0;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  wire [31:0]m_axi_araddr_i;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire [0:0]m_axi_awburst;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ;
  wire prog_full_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_0;
  wire w_fifo_inst_n_1;
  wire [15:1]wr_rst_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_top ar_fifo_inst
       (.I135({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40]_0 ),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(ar_fifo_inst_n_0),
        .p_19_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ));
  vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1 aw_fifo_inst
       (.DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(aw_fifo_inst_n_0),
        .p_19_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .prog_full_i(prog_full_i));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top gvfifo_top
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (w_fifo_inst_n_0),
        .DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .I135({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .POR_B(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .POR_B_0(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ),
        .POR_B_1(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ),
        .POR_B_2(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .POR_B_3(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ),
        .POR_B_4(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[3] (ar_fifo_inst_n_0),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gfwd_mode.storage_data1_reg[39] (Q),
        .\gfwd_rev.state_reg[0] (ar_fifo_inst_n_1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (w_fifo_inst_n_1),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tready(m_axis_tready),
        .out(aw_fifo_inst_n_0),
        .p_19_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .p_19_out_5(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .ram_rstram_b_10(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ),
        .ram_rstram_b_6(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ),
        .ram_rstram_b_7(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ),
        .ram_rstram_b_8(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .ram_rstram_b_9(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk rstblk
       (.POR_B(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .POR_B_5(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ),
        .POR_B_6(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ),
        .POR_B_7(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .POR_B_8(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/POR_B ),
        .POR_B_9(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/POR_B ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .ram_rstram_b_0(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ),
        .ram_rstram_b_1(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ),
        .ram_rstram_b_2(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .ram_rstram_b_3(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b ),
        .ram_rstram_b_4(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_b ));
  vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0 w_fifo_inst
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ({m_axi_wlast_i,m_axi_wdata_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(w_fifo_inst_n_0),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(\tid_fifo_inst/prog_full_i ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss
   (p_0_out,
    aclk,
    Q,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    D_0,
    \gin_reg.rd_pntr_pf_dly_reg[12]_0 ,
    D);
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input [12:0]D_0;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12]_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [12:0]D_0;
  wire [1:0]Q;
  wire [6:1]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire geqOp;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire p_0_out;
  wire [6:1]\pf_thresh_dly_reg[0]_2 ;
  wire [6:1]\pf_thresh_dly_reg[1]_3 ;
  wire [6:1]\pf_thresh_dly_reg[2]_4 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13 ch_dpth_rd_wr
       (.Q({a[6],a[1]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[12]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [1]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_4 [6]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[1]),
        .I1(\pf_thresh_dly_reg[2]_4 [1]),
        .I2(diff_pntr[0]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_4 [6]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_2 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_2 [6]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [1]),
        .Q(\pf_thresh_dly_reg[1]_3 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [6]),
        .Q(\pf_thresh_dly_reg[1]_3 [6]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [1]),
        .Q(\pf_thresh_dly_reg[2]_4 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [6]),
        .Q(\pf_thresh_dly_reg[2]_4 [6]),
        .R(Q[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110 rd_minus_wr
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111 wr_minus_rd
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0
   (\gclr.prog_full_i_reg_0 ,
    \active_ch_dly_reg[4][0] ,
    B,
    A,
    aclk,
    Q,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    Q_reg,
    \active_ch_dly_reg[4]_9 ,
    p_0_out,
    mcdf_full,
    D);
  output \gclr.prog_full_i_reg_0 ;
  output \active_ch_dly_reg[4][0] ;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [1:0]Q;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input Q_reg;
  input \active_ch_dly_reg[4]_9 ;
  input p_0_out;
  input [1:0]mcdf_full;
  input [1:0]D;

  wire [12:0]A;
  wire [12:0]B;
  wire [1:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire [6:1]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_9 ;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_3_n_0 ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire \gclr.prog_full_i_reg_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg_n_0_[0][1] ;
  wire \pf_thresh_dly_reg_n_0_[0][6] ;
  wire \pf_thresh_dly_reg_n_0_[1][1] ;
  wire \pf_thresh_dly_reg_n_0_[1][6] ;
  wire \pf_thresh_dly_reg_n_0_[2][1] ;
  wire \pf_thresh_dly_reg_n_0_[2][6] ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__1
       (.I0(p_0_out_0),
        .I1(Q_reg),
        .I2(\active_ch_dly_reg[4]_9 ),
        .I3(p_0_out),
        .I4(mcdf_full[0]),
        .I5(Q[1]),
        .O(\gclr.prog_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000077777000)) 
    Q_i_1__2
       (.I0(Q_reg),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_9 ),
        .I3(p_0_out),
        .I4(mcdf_full[1]),
        .I5(Q[1]),
        .O(\active_ch_dly_reg[4][0] ));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134 ch_dpth_rd_wr
       (.Q({a[6],a[1]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg_n_0_[2][1] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .I2(\diff_pntr_reg_n_0_[0] ),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_3 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_5 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_6 
       (.I0(\pf_thresh_dly_reg_n_0_[2][1] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_7 
       (.I0(\pf_thresh_dly_reg_n_0_[2][6] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],ltOp,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_3_n_0 ,\gclr.prog_full_i_i_4_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_5_n_0 ,1'b0,1'b0,\gclr.prog_full_i_i_6_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][1] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][6] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][1] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][1] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][6] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][6] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][1] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][1] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][6] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][6] ),
        .R(Q[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135 rd_minus_wr
       (.A(A),
        .B(B),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136 wr_minus_rd
       (.A(A),
        .B(B),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1
   (p_0_out,
    aclk,
    Q,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    D,
    geqOp_carry_0,
    \gin_reg.wr_pntr_pf_dly_reg[11]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[11]_0 );
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input [1:0]D;
  input geqOp_carry_0;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  input [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [11:6]a;
  wire aclk;
  wire [11:0]ch_depth_minus_rd_m_wr;
  wire [11:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry_0;
  wire geqOp_carry__0_i_1_n_0;
  wire geqOp_carry__0_i_2_n_0;
  wire geqOp_carry__0_i_3_n_0;
  wire geqOp_carry__0_i_4_n_0;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  wire [11:0]p_0_in;
  wire p_0_out;
  wire [10:10]\pf_thresh_dly_reg[0]_10 ;
  wire [10:10]\pf_thresh_dly_reg[1]_11 ;
  wire [10:10]\pf_thresh_dly_reg[2]_12 ;
  wire pntr_roll_over;
  wire [11:0]rd_pntr_minus_wr_pntr;
  wire [11:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [11:0]s;
  wire [11:0]wr_minus_rd_dly;
  wire [11:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_geqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2 ch_dpth_rd_wr
       (.Q({a[11],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0,geqOp_carry_i_8_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({NLW_geqOp_carry__0_CO_UNCONNECTED[3:2],geqOp,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,geqOp_carry__0_i_1_n_0,geqOp_carry__0_i_2_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,geqOp_carry__0_i_3_n_0,geqOp_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'hF2)) 
    geqOp_carry__0_i_1
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    geqOp_carry__0_i_3
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_4
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2]_12 ),
        .O(geqOp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_1
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[7]),
        .O(geqOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    geqOp_carry_i_2
       (.I0(diff_pntr[4]),
        .I1(geqOp_carry_0),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_5
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\pf_thresh_dly_reg[2]_12 ),
        .O(geqOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    geqOp_carry_i_6
       (.I0(diff_pntr[4]),
        .I1(geqOp_carry_0),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_10 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_10 ),
        .Q(\pf_thresh_dly_reg[1]_11 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_11 ),
        .Q(\pf_thresh_dly_reg[2]_12 ),
        .R(Q[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .i_primitive(wr_pntr_pf_dly),
        .i_primitive_0(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .i_primitive(rd_pntr_pf_dly),
        .i_primitive_0(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56
   (p_0_out,
    aclk,
    i_primitive,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    D,
    geqOp_carry_0,
    \gin_reg.wr_pntr_pf_dly_reg[11]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[11]_0 );
  output p_0_out;
  input aclk;
  input [1:0]i_primitive;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input [1:0]D;
  input geqOp_carry_0;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  input [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;

  wire [1:0]D;
  wire [11:6]a;
  wire aclk;
  wire [11:0]ch_depth_minus_rd_m_wr;
  wire [11:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry_0;
  wire geqOp_carry__0_i_1__0_n_0;
  wire geqOp_carry__0_i_2__0_n_0;
  wire geqOp_carry__0_i_3__0_n_0;
  wire geqOp_carry__0_i_4__0_n_0;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1__0_n_0;
  wire geqOp_carry_i_2__0_n_0;
  wire geqOp_carry_i_3__0_n_0;
  wire geqOp_carry_i_4__0_n_0;
  wire geqOp_carry_i_5__0_n_0;
  wire geqOp_carry_i_6__0_n_0;
  wire geqOp_carry_i_7__0_n_0;
  wire geqOp_carry_i_8__0_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  wire [1:0]i_primitive;
  wire [11:0]p_0_in;
  wire p_0_out;
  wire [10:10]\pf_thresh_dly_reg[0]_14 ;
  wire [10:10]\pf_thresh_dly_reg[1]_15 ;
  wire [10:10]\pf_thresh_dly_reg[2]_16 ;
  wire pntr_roll_over;
  wire [11:0]rd_pntr_minus_wr_pntr;
  wire [11:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [11:0]s;
  wire [11:0]wr_minus_rd_dly;
  wire [11:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_geqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62 ch_dpth_rd_wr
       (.Q({a[11],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(i_primitive[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(i_primitive[1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1__0_n_0,geqOp_carry_i_2__0_n_0,geqOp_carry_i_3__0_n_0,geqOp_carry_i_4__0_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5__0_n_0,geqOp_carry_i_6__0_n_0,geqOp_carry_i_7__0_n_0,geqOp_carry_i_8__0_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({NLW_geqOp_carry__0_CO_UNCONNECTED[3:2],geqOp,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,geqOp_carry__0_i_1__0_n_0,geqOp_carry__0_i_2__0_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,geqOp_carry__0_i_3__0_n_0,geqOp_carry__0_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'hF2)) 
    geqOp_carry__0_i_1__0
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2__0
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    geqOp_carry__0_i_3__0
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_4__0
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2]_16 ),
        .O(geqOp_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_1__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[7]),
        .O(geqOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    geqOp_carry_i_2__0
       (.I0(diff_pntr[4]),
        .I1(geqOp_carry_0),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_5__0
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\pf_thresh_dly_reg[2]_16 ),
        .O(geqOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    geqOp_carry_i_6__0
       (.I0(diff_pntr[4]),
        .I1(geqOp_carry_0),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_14 ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_14 ),
        .Q(\pf_thresh_dly_reg[1]_15 ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_15 ),
        .Q(\pf_thresh_dly_reg[2]_16 ),
        .R(i_primitive[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .i_primitive(wr_pntr_pf_dly),
        .i_primitive_0(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(i_primitive[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .i_primitive(rd_pntr_pf_dly),
        .i_primitive_0(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(i_primitive[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2
   (\gclr.prog_full_i_reg_0 ,
    \active_ch_dly_reg[4][0] ,
    aclk,
    Q,
    D,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    \gclr.prog_full_i_reg_1 ,
    Q_reg,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    mctf_full,
    \gin_reg.wr_pntr_pf_dly_reg[11]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[11]_0 );
  output \gclr.prog_full_i_reg_0 ;
  output \active_ch_dly_reg[4][0] ;
  input aclk;
  input [1:0]Q;
  input [1:0]D;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input \gclr.prog_full_i_reg_1 ;
  input Q_reg;
  input \active_ch_dly_reg[4]_0 ;
  input p_0_out;
  input [1:0]mctf_full;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  input [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire [11:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_0 ;
  wire [11:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_reg_0 ;
  wire \gclr.prog_full_i_reg_1 ;
  wire [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg_n_0_[0][10] ;
  wire \pf_thresh_dly_reg_n_0_[1][10] ;
  wire \pf_thresh_dly_reg_n_0_[2][10] ;
  wire pntr_roll_over;
  wire [11:0]rd_pntr_minus_wr_pntr;
  wire [11:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [11:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [11:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__5
       (.I0(p_0_out_0),
        .I1(Q_reg),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(p_0_out),
        .I4(mctf_full[0]),
        .I5(Q[1]),
        .O(\gclr.prog_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000077777000)) 
    Q_i_1__6
       (.I0(Q_reg),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(p_0_out),
        .I4(mctf_full[1]),
        .I5(Q[1]),
        .O(\active_ch_dly_reg[4][0] ));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36 ch_dpth_rd_wr
       (.Q({a[11],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    ltOp_carry_i_1
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][10] ),
        .O(ltOp_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_3
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][10] ),
        .O(ltOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ltOp_carry_i_4
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\gclr.prog_full_i_reg_1 ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ltOp_carry_i_5
       (.I0(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I1(\diff_pntr_reg_n_0_[10] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_7
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ltOp_carry_i_8
       (.I0(\gclr.prog_full_i_reg_1 ),
        .I1(\diff_pntr_reg_n_0_[4] ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][10] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][10] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][10] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][10] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][10] ),
        .R(Q[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .i_primitive(wr_pntr_pf_dly),
        .i_primitive_0(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .i_primitive(rd_pntr_pf_dly),
        .i_primitive_0(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_21_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81
   (\pf_thresh_dly_reg[2][4]_0 ,
    \gclr.prog_full_i_reg_0 ,
    \active_ch_dly_reg[4][0] ,
    aclk,
    i_primitive,
    D,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    \pf_thresh_dly_reg[0][4]_0 ,
    Q_reg,
    \active_ch_dly_reg[4]_1 ,
    p_0_out,
    mcpf_full,
    \gin_reg.wr_pntr_pf_dly_reg[11]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[11]_0 );
  output \pf_thresh_dly_reg[2][4]_0 ;
  output \gclr.prog_full_i_reg_0 ;
  output \active_ch_dly_reg[4][0] ;
  input aclk;
  input [1:0]i_primitive;
  input [1:0]D;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input pntr_roll_over;
  input \pf_thresh_dly_reg[0][4]_0 ;
  input Q_reg;
  input \active_ch_dly_reg[4]_1 ;
  input p_0_out;
  input [1:0]mcpf_full;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  input [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;

  wire [1:0]D;
  wire Q_reg;
  wire [11:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_1 ;
  wire [11:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_reg_0 ;
  wire [11:0]\gin_reg.rd_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]i_primitive;
  wire ltOp;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_i_4__0_n_0;
  wire ltOp_carry_i_5__0_n_0;
  wire ltOp_carry_i_6__0_n_0;
  wire ltOp_carry_i_7__0_n_0;
  wire ltOp_carry_i_8__0_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire [1:0]mcpf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[0][4]_0 ;
  wire \pf_thresh_dly_reg[2][4]_0 ;
  wire \pf_thresh_dly_reg_n_0_[0][10] ;
  wire \pf_thresh_dly_reg_n_0_[0][4] ;
  wire \pf_thresh_dly_reg_n_0_[1][10] ;
  wire \pf_thresh_dly_reg_n_0_[1][4] ;
  wire \pf_thresh_dly_reg_n_0_[2][10] ;
  wire pntr_roll_over;
  wire [11:0]rd_pntr_minus_wr_pntr;
  wire [11:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [11:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [11:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__3
       (.I0(p_0_out_0),
        .I1(Q_reg),
        .I2(\active_ch_dly_reg[4]_1 ),
        .I3(p_0_out),
        .I4(mcpf_full[0]),
        .I5(i_primitive[1]),
        .O(\gclr.prog_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000077777000)) 
    Q_i_1__4
       (.I0(Q_reg),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_1 ),
        .I3(p_0_out),
        .I4(mcpf_full[1]),
        .I5(i_primitive[1]),
        .O(\active_ch_dly_reg[4][0] ));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89 ch_dpth_rd_wr
       (.Q({a[11],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .i_primitive_0(i_primitive[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out_0),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_pf_dly_reg[11]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .Q(rd_pntr_roll_over_dly),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_pf_dly_reg[11]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(i_primitive[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    ltOp_carry_i_1__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][10] ),
        .O(ltOp_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_3__0
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][10] ),
        .O(ltOp_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ltOp_carry_i_4__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ltOp_carry_i_5__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I1(\diff_pntr_reg_n_0_[10] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_7__0
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][10] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ltOp_carry_i_8__0
       (.I0(\pf_thresh_dly_reg[2][4]_0 ),
        .I1(\diff_pntr_reg_n_0_[4] ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][10] ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_0 ),
        .Q(\pf_thresh_dly_reg_n_0_[0][4] ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][10] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][10] ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][4] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][4] ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][10] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][10] ),
        .R(i_primitive[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][4] ),
        .Q(\pf_thresh_dly_reg[2][4]_0 ),
        .R(i_primitive[0]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .i_primitive(wr_pntr_pf_dly),
        .i_primitive_0(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(i_primitive[1]));
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .i_primitive(rd_pntr_pf_dly),
        .i_primitive_0(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(i_primitive[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(i_primitive[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_top
   (DI,
    \gfwd_mode.storage_data1_reg[39] ,
    POR_B,
    POR_B_0,
    POR_B_1,
    I135,
    m_axi_arvalid_i,
    POR_B_2,
    POR_B_3,
    POR_B_4,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    Q_reg,
    Q_reg_0,
    \gfwd_mode.m_valid_i_reg ,
    prog_full_i,
    vfifo_idle,
    s_axis_tready,
    p_19_out,
    E,
    p_19_out_5,
    m_axi_bready,
    m_axi_rready,
    m_axi_awburst,
    \gfwd_mode.storage_data1_reg[33] ,
    vfifo_s2mm_channel_full,
    aclk,
    Q,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    ram_rstram_b,
    ram_rstram_b_6,
    ram_rstram_b_7,
    ram_rstram_b_8,
    ram_rstram_b_9,
    ram_rstram_b_10,
    \gfwd_rev.state_reg[0] ,
    m_axis_tready,
    m_axi_bvalid,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[3] ,
    s_axis_tvalid,
    m_axi_rvalid,
    vfifo_mm2s_channel_full,
    D,
    m_axi_rdata);
  output [40:0]DI;
  output [39:0]\gfwd_mode.storage_data1_reg[39] ;
  output POR_B;
  output POR_B_0;
  output POR_B_1;
  output [40:0]I135;
  output m_axi_arvalid_i;
  output POR_B_2;
  output POR_B_3;
  output POR_B_4;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output Q_reg;
  output Q_reg_0;
  output \gfwd_mode.m_valid_i_reg ;
  output prog_full_i;
  output [1:0]vfifo_idle;
  output s_axis_tready;
  output p_19_out;
  output [0:0]E;
  output p_19_out_5;
  output m_axi_bready;
  output m_axi_rready;
  output [0:0]m_axi_awburst;
  output [32:0]\gfwd_mode.storage_data1_reg[33] ;
  output [1:0]vfifo_s2mm_channel_full;
  input aclk;
  input [1:0]Q;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input ram_rstram_b;
  input ram_rstram_b_6;
  input ram_rstram_b_7;
  input ram_rstram_b_8;
  input ram_rstram_b_9;
  input ram_rstram_b_10;
  input \gfwd_rev.state_reg[0] ;
  input m_axis_tready;
  input m_axi_bvalid;
  input out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gcc0.gc0.count_d1_reg[3] ;
  input s_axis_tvalid;
  input m_axi_rvalid;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]D;
  input [31:0]m_axi_rdata;

  wire [39:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [40:0]DI;
  wire [0:0]E;
  wire [40:0]I135;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [26:21]S_PAYLOAD_DATA;
  wire aclk;
  wire [29:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire [0:0]\ar_mpf_inst/pkt_cnt_reg ;
  wire \ar_txn_inst/counts_matched ;
  wire \ar_txn_inst/mem_init_done ;
  wire \ar_txn_inst/we_ar_txn ;
  wire argen_inst_n_1;
  wire argen_inst_n_69;
  wire argen_inst_n_71;
  wire argen_inst_n_72;
  wire [1:1]argen_to_mcpf_payload;
  wire argen_to_mctf_tvalid;
  wire \aw_rslice1/p_0_out ;
  wire awgen_inst_n_20;
  wire awgen_inst_n_21;
  wire awgen_inst_n_6;
  wire awgen_inst_n_71;
  wire awgen_inst_n_72;
  wire [5:4]awgen_to_mcpf_payload;
  wire [15:0]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3 ;
  wire garb_n_3;
  wire garb_n_4;
  wire garb_n_5;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [39:0]\gfwd_mode.storage_data1_reg[39] ;
  wire \gfwd_rev.state_reg[0] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire gs2mm_n_36;
  wire gs2mm_n_43;
  wire gs2mm_n_44;
  wire gs2mm_n_45;
  wire m_axi_arvalid_i;
  wire [0:0]m_axi_awburst;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire [1:0]mcdf_full;
  wire mcdf_inst_n_16;
  wire mcdf_inst_n_17;
  wire mcdf_inst_n_18;
  wire mcdf_inst_n_19;
  wire mcdf_inst_n_4;
  wire mcdf_inst_n_5;
  wire mcdf_inst_n_6;
  wire mcdf_inst_n_7;
  wire mcdf_inst_n_8;
  wire mcdf_inst_n_9;
  wire [66:0]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_wr_inst/ram_init_done_i ;
  wire \mcf_dfl_wr_inst/rom_rd_addr_i ;
  wire \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1 ;
  wire \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2 ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/sdp_rd_addr_in_i ;
  wire \mcf_inst/sdp_rd_addr_in_i_4 ;
  wire \mcf_inst/sdp_rd_addr_out_i ;
  wire [1:0]mcpf_full;
  wire mcpf_inst_n_22;
  wire mcpf_inst_n_24;
  wire mcpf_inst_n_25;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire [1:0]mctf_full;
  wire mctf_inst_n_0;
  wire mctf_inst_n_1;
  wire mctf_inst_n_26;
  wire mctf_inst_n_27;
  wire mctf_inst_n_28;
  wire mctf_inst_n_29;
  wire mctf_inst_n_30;
  wire mctf_inst_n_31;
  wire mctf_inst_n_32;
  wire mctf_inst_n_33;
  wire mctf_inst_n_34;
  wire mctf_inst_n_35;
  wire mctf_inst_n_36;
  wire mctf_inst_n_37;
  wire mctf_inst_n_38;
  wire mctf_inst_n_39;
  wire mctf_inst_n_40;
  wire mctf_inst_n_41;
  wire mctf_inst_n_42;
  wire mctf_inst_n_43;
  wire mctf_inst_n_44;
  wire mctf_inst_n_45;
  wire mctf_inst_n_46;
  wire mctf_inst_n_47;
  wire mctf_inst_n_48;
  wire mctf_inst_n_49;
  wire mctf_inst_n_50;
  wire mctf_inst_n_51;
  wire mctf_inst_n_52;
  wire mctf_inst_n_53;
  wire mctf_inst_n_54;
  wire mctf_inst_n_55;
  wire mctf_inst_n_56;
  wire [15:1]mctf_to_argen_payload;
  wire mem_init_done;
  wire mm2s_inst_n_2;
  wire mm2s_inst_n_44;
  wire mm2s_inst_n_45;
  wire mm2s_inst_n_46;
  wire mm2s_inst_n_48;
  wire mm2s_inst_n_49;
  wire [40:40]mm2s_to_switch_payload;
  wire [9:2]no_of_bytes;
  wire out;
  wire p_19_out;
  wire p_19_out_5;
  wire prog_full_i;
  wire prog_full_i_0;
  wire prog_full_i_5;
  wire ram_rstram_b;
  wire ram_rstram_b_10;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;
  wire [7:1]s2mm_to_awgen_payload;
  wire [32:0]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [13:0]tdest_fifo_dout;
  wire tdest_fifo_inst_n_1;
  wire tdest_fifo_inst_n_14;
  wire tdest_fifo_inst_n_20;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_23;
  wire tdest_fifo_inst_n_24;
  wire tdest_fifo_inst_n_25;
  wire tdest_fifo_inst_n_26;
  wire tdest_fifo_inst_n_27;
  wire tdest_fifo_inst_n_28;
  wire tdest_fifo_inst_n_29;
  wire tdest_fifo_inst_n_3;
  wire [0:0]tid_fifo_dout;
  wire tid_fifo_inst_n_0;
  wire tid_fifo_inst_n_3;
  wire tid_fifo_inst_n_5;
  wire tid_fifo_inst_n_6;
  wire tlast_to_switch;
  wire tstart__0;
  wire tuser_r;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice1/p_0_out ;

  vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top argen_inst
       (.E(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I135(I135[39:8]),
        .PAYLOAD_FROM_MTF(I135[40]),
        .Q(Q[0]),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(tid_fifo_inst_n_5),
        .Q_reg_2(tid_fifo_inst_n_6),
        .WR_DATA({mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49,mctf_inst_n_50,mctf_inst_n_51,mctf_inst_n_52,mctf_inst_n_53,mctf_inst_n_54,mctf_inst_n_55,mctf_inst_n_56}),
        .aclk(aclk),
        .aclk_0({ar_address_inc[29:20],ar_address_inc[18:0]}),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .curr_state_reg(argen_to_mcpf_payload),
        .empty_fwft_i_reg(argen_inst_n_72),
        .\gfwd_mode.m_valid_i_reg (\gfwd_rev.state_reg[0] ),
        .\gfwd_mode.m_valid_i_reg_0 (s_axis_tvalid_arb_i),
        .\goreg_dm.dout_i_reg[0] (argen_inst_n_71),
        .\gpfs.prog_full_i_reg (argen_inst_n_69),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .\pkt_cnt_reg_reg[0] (\ar_mpf_inst/pkt_cnt_reg ),
        .\pkt_cnt_reg_reg[2] (tdest_fifo_inst_n_29),
        .prog_full_i(prog_full_i_0),
        .prog_full_i_0(prog_full_i_5),
        .ram_empty_i_reg(m_axi_arvalid_i),
        .ram_reg_0_1_18_23({mctf_to_argen_payload[15],I135[7:0],mctf_to_argen_payload[6:1]}),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .tid_fifo_dout(tid_fifo_dout),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ),
        .we_bcnt(tid_fifo_inst_n_3));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen awgen_inst
       (.D({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_6}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .DI(DI[39:0]),
        .E(\aw_rslice1/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .addr_rollover_r_reg_0({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:0]}),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .\aw_len_i_reg[7]_0 (mcdf_inst_n_5),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[5] (tid_fifo_inst_n_0),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gfwd_mode.storage_data1_reg[1] (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[33]_0 (gs2mm_n_36),
        .\gfwd_mode.storage_data1_reg[45] (awgen_inst_n_71),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\no_of_bytes_reg[5]_0 (mcdf_inst_n_4),
        .out(out),
        .p_19_out(p_19_out),
        .p_19_out_0(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\packet_cnt_reg[5]_0 (valid_pkt_r),
        .storage_data1(DI[40]),
        .\tdest_r_reg[0]_0 (gs2mm_n_43),
        .tstart_reg_0({tstart__0,no_of_bytes,awgen_to_mcpf_payload,awgen_inst_n_20,awgen_inst_n_21,tuser_r,awgen_to_mctf_payload[0]}),
        .tstart_reg_1({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\tuser_r_reg[0]_0 (gs2mm_n_44),
        .valid_pkt_r_reg_0(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .valid_pkt_r_reg_1(awgen_inst_n_72));
  vfifo_axi_vfifo_ctrl_0_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .Q_reg(mcdf_inst_n_16),
        .Q_reg_0(mcdf_inst_n_17),
        .Q_reg_1(mcpf_inst_n_24),
        .Q_reg_2(mcpf_inst_n_25),
        .Q_reg_3(mctf_inst_n_26),
        .Q_reg_4(mctf_inst_n_27),
        .aclk(aclk),
        .mcdf_full(mcdf_full),
        .mcpf_full(mcpf_full),
        .mctf_full(mctf_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter garb
       (.\FSM_onehot_gfwd_rev.state_reg[2] (Q[0]),
        .Q({mm2s_to_switch_payload,\gfwd_mode.storage_data1_reg[39] [36]}),
        .Q_i_2__0(\gfwd_mode.m_valid_i_reg ),
        .Q_i_5(mm2s_inst_n_2),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\ch_mask_reg[1]_0 (Q_reg),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gfwd_rev.state_reg[0]_0 (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.state_reg[0]_1 (argen_inst_n_69),
        .\gfwd_rev.storage_data1_reg[0] (garb_n_3),
        .\gfwd_rev.storage_data1_reg[0]_0 (garb_n_4),
        .\gfwd_rev.storage_data1_reg[0]_1 (garb_n_5),
        .\gfwd_rev.storage_data2_reg[0] (Q_reg_0),
        .m_axis_tready(m_axis_tready),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_4 ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm gs2mm
       (.D({awgen_inst_n_21,tuser_r}),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_36),
        .\gfwd_mode.m_valid_i_reg_0 (gs2mm_n_45),
        .\gfwd_mode.storage_data1_reg[0] (gs2mm_n_43),
        .\gfwd_mode.storage_data1_reg[32] (s2mm_to_mcdf_payload),
        .\gfwd_mode.storage_data1_reg[33] (mcdf_to_awgen_payload[65]),
        .\gfwd_mode.storage_data1_reg[39] (D),
        .\gfwd_mode.storage_data1_reg[5] (gs2mm_n_44),
        .\gfwd_mode.storage_data1_reg[7] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\gno_bkp_on_tready.s_axis_tready_i_reg_0 (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
  vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo mcdf_inst
       (.ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D(s2mm_to_mcdf_payload),
        .DI(mcdf_inst_n_6),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q),
        .S(mcdf_inst_n_7),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (mcdf_inst_n_18),
        .\active_ch_dly_reg[1][0]_0 (mcdf_inst_n_19),
        .\active_ch_dly_reg[4][0] (mcdf_inst_n_17),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gclr.prog_full_i_reg (mcdf_inst_n_16),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_4),
        .\gfwd_mode.m_valid_i_reg_0 (mcdf_inst_n_5),
        .\gfwd_mode.m_valid_i_reg_1 (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.m_valid_i_reg_2 (valid_pkt_r),
        .\gfwd_mode.m_valid_i_reg_3 (gs2mm_n_45),
        .\gfwd_mode.m_valid_i_reg_4 (mm2s_inst_n_49),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .\gfwd_mode.storage_data1_reg[0]_0 (mm2s_inst_n_48),
        .\gfwd_mode.storage_data1_reg[45] (mcdf_inst_n_8),
        .\gfwd_mode.storage_data1_reg[45]_0 (mcdf_inst_n_9),
        .\gfwd_mode.storage_data1_reg[66] (mcdf_to_awgen_payload),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\mcf_inst/sdp_rd_addr_out_i ),
        .mcdf_full(mcdf_full),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\no_of_bytes_reg[5] (s2mm_to_awgen_payload[7:6]),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1 ),
        .rom_rd_addr_int_0(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .sdp_rd_addr_in_i_1(\mcf_inst/sdp_rd_addr_in_i_4 ),
        .sdp_rd_addr_in_i_2(\mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(S_PAYLOAD_DATA),
        .storage_data1(DI[40]),
        .vfifo_idle(vfifo_idle));
  vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({tstart__0,no_of_bytes,awgen_to_mcpf_payload,awgen_inst_n_20,awgen_inst_n_21,tuser_r,awgen_to_mctf_payload[0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3 ),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(\mcf_inst/sdp_rd_addr_out_i ),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mcpf_inst_n_25),
        .\active_ch_dly_reg[4][0]_0 (mctf_inst_n_1),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .\gclr.prog_full_i_reg (mcpf_inst_n_24),
        .\gfwd_mode.m_valid_i_reg (awgen_inst_n_72),
        .\gfwd_mode.m_valid_i_reg_0 (argen_inst_n_72),
        .\gfwd_mode.storage_data1_reg[0] (argen_inst_n_71),
        .\gfwd_mode.storage_data1_reg[0]_0 (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .\gnstage1.q_dly_reg[0][0] (Q),
        .\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 (argen_to_mcpf_payload),
        .\gnstage1.q_dly_reg[3][0] (mctf_inst_n_0),
        .mcpf_full(mcpf_full),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(tdest_fifo_inst_n_1),
        .\pf_thresh_dly_reg[2][4] (mcpf_inst_n_22),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ));
  vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top mctf_inst
       (.ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_2 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_6}),
        .DI(mcdf_inst_n_6),
        .E(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I135({I135[40],I135[7:0]}),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(Q),
        .S(mcdf_inst_n_7),
        .WR_DATA({mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49,mctf_inst_n_50,mctf_inst_n_51,mctf_inst_n_52,mctf_inst_n_53,mctf_inst_n_54,mctf_inst_n_55,mctf_inst_n_56}),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_27),
        .active_ch_dly_reg_r_1(mctf_inst_n_0),
        .active_ch_dly_reg_r_2(mctf_inst_n_1),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gclr.prog_full_i_reg (mctf_inst_n_26),
        .\gclr.prog_full_i_reg_0 (mcpf_inst_n_22),
        .\gfwd_mode.storage_data1_reg[0] (garb_n_5),
        .\gfwd_mode.storage_data1_reg[13] (DI[7:0]),
        .\gfwd_mode.storage_data1_reg[15] (\aw_rslice1/p_0_out ),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (mcdf_inst_n_9),
        .\gin_reg.wr_pntr_roll_over_dly_reg (mcdf_inst_n_8),
        .\gnstage1.q_dly_reg[1][0] (m_axi_arvalid_i),
        .\greg_out.QSPO_reg[11] (awgen_inst_n_71),
        .\gstage1.q_dly_reg[14] ({mctf_to_argen_payload[15],mctf_to_argen_payload[6:1]}),
        .mctf_full(mctf_full),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out_5(p_19_out_5),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_reg_0_1_30_31({ar_address_inc[29:20],ar_address_inc[18:0]}),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_1 ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_4 ),
        .sdpo_int(S_PAYLOAD_DATA),
        .storage_data1(DI[40]),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,s_axis_payload_wr_out_i[35:33]}),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .curr_state(curr_state),
        .curr_state_reg_0(mm2s_inst_n_45),
        .curr_state_reg_1(mm2s_inst_n_46),
        .curr_state_reg_2(tdest_fifo_inst_n_3),
        .\gfwd_mode.areset_d1_reg (mm2s_inst_n_44),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_inst_n_2),
        .\gfwd_mode.storage_data1_reg[36] (mm2s_inst_n_48),
        .\gfwd_mode.storage_data1_reg[40] ({mm2s_to_switch_payload,\gfwd_mode.storage_data1_reg[39] }),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tready_0(mm2s_inst_n_49),
        .mem_init_done(mem_init_done),
        .out(empty),
        .ram_full_fb_i_i_3__1(tdest_fifo_inst_n_20),
        .ram_full_fb_i_i_3__1_0(tdest_fifo_inst_n_21),
        .ram_full_fb_i_i_3__1_1(tdest_fifo_inst_n_24),
        .ram_full_i_reg(tdest_fifo_inst_n_14),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\tlen_cntr_reg_reg[2]_0 (tdest_fifo_inst_n_28),
        .\tlen_cntr_reg_reg[3]_0 (tdest_fifo_inst_n_26),
        .\tlen_cntr_reg_reg[4]_0 (tdest_fifo_inst_n_27),
        .\tlen_cntr_reg_reg[5]_0 (tdest_fifo_inst_n_25),
        .\tlen_cntr_reg_reg[6]_0 (tdest_fifo_inst_n_22),
        .\tlen_cntr_reg_reg[7]_0 ({tdest_fifo_dout[13:10],tdest_fifo_dout[8:6],tdest_fifo_dout[2:0]}),
        .\tlen_cntr_reg_reg[7]_1 (tdest_fifo_inst_n_23));
  vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2 tdest_fifo_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,s_axis_payload_wr_out_i[35:33]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_3 ),
        .Q(Q[1]),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[40] (mm2s_inst_n_46),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_24),
        .\goreg_bm.dout_i_reg[11] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[12] (tdest_fifo_inst_n_21),
        .\goreg_bm.dout_i_reg[12]_0 (tdest_fifo_inst_n_23),
        .\goreg_bm.dout_i_reg[13] ({tdest_fifo_dout[13:10],tdest_fifo_dout[8:6],tdest_fifo_dout[2:0]}),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_28),
        .\goreg_bm.dout_i_reg[8] (tdest_fifo_inst_n_3),
        .\goreg_bm.dout_i_reg[8]_0 (tdest_fifo_inst_n_27),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_20),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_25),
        .\goreg_bm.dout_i_reg[9]_1 (tdest_fifo_inst_n_26),
        .\gpfs.prog_full_i_reg (tdest_fifo_inst_n_29),
        .\gpregsm1.curr_fwft_state_reg[0] (tdest_fifo_inst_n_14),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(empty),
        .\pkt_cnt_reg_reg[2] (\ar_mpf_inst/pkt_cnt_reg ),
        .prog_full_i(prog_full_i_5),
        .ram_full_fb_i_i_3__1(mm2s_inst_n_44),
        .ram_full_fb_i_reg(tdest_fifo_inst_n_1),
        .ram_full_i_reg(mm2s_inst_n_45));
  vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3 tid_fifo_inst
       (.Q(Q[1]),
        .Q_reg(garb_n_3),
        .Q_reg_0(Q_reg),
        .Q_reg_1(garb_n_4),
        .Q_reg_2(Q_reg_0),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_inst_n_5),
        .\gpr1.dout_i_reg[0] ({awgen_inst_n_21,awgen_to_mctf_payload[0]}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(tid_fifo_inst_n_6),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(tid_fifo_inst_n_0),
        .p_19_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .prog_full_i(prog_full_i),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(tid_fifo_inst_n_3));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .Q_reg(mcdf_inst_n_18),
        .Q_reg_0(mcdf_inst_n_19),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice
   (D,
    s_axis_tready_arb_rs_in,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0]_0 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    ADDRC,
    next_state,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.storage_data1_reg[36]_0 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0]_2 ,
    \ch_mask_reg[0] ,
    \ch_mask_reg[1] ,
    \FSM_onehot_gfwd_rev.state_reg[2]_0 ,
    aclk,
    Q,
    \gfwd_rev.s_ready_i_reg_0 ,
    curr_state,
    prog_full_i,
    \gfwd_rev.state_reg[0]_1 ,
    ram_reg_0_1_0_3,
    counts_matched,
    \gfwd_rev.state_reg[0]_2 ,
    Q_reg,
    Q_reg_0,
    ch_mask_mm2s,
    reset_addr,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    \ch_mask_reg[1]_0 ,
    \ch_mask_reg[1]_1 ,
    p_2_in,
    reg_slice_payload_in,
    \gfwd_rev.storage_data2_reg[0]_0 ,
    \gfwd_rev.storage_data2_reg[0]_1 );
  output [2:0]D;
  output s_axis_tready_arb_rs_in;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_rev.state_reg[0]_0 ;
  output \gfwd_rev.storage_data1_reg[0]_0 ;
  output [0:0]ADDRC;
  output next_state;
  output \gfwd_mode.storage_data1_reg[36] ;
  output \gfwd_mode.storage_data1_reg[36]_0 ;
  output \gfwd_rev.storage_data1_reg[0]_1 ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0]_2 ;
  output \ch_mask_reg[0] ;
  output \ch_mask_reg[1] ;
  input [0:0]\FSM_onehot_gfwd_rev.state_reg[2]_0 ;
  input aclk;
  input [3:0]Q;
  input \gfwd_rev.s_ready_i_reg_0 ;
  input curr_state;
  input prog_full_i;
  input \gfwd_rev.state_reg[0]_1 ;
  input ram_reg_0_1_0_3;
  input counts_matched;
  input \gfwd_rev.state_reg[0]_2 ;
  input Q_reg;
  input [0:0]Q_reg_0;
  input [1:0]ch_mask_mm2s;
  input reset_addr;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \ch_mask_reg[1]_0 ;
  input \ch_mask_reg[1]_1 ;
  input p_2_in;
  input [0:0]reg_slice_payload_in;
  input \gfwd_rev.storage_data2_reg[0]_0 ;
  input [0:0]\gfwd_rev.storage_data2_reg[0]_1 ;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [2:0]D;
  wire \FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  wire [0:0]\FSM_onehot_gfwd_rev.state_reg[2]_0 ;
  wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  wire \FSM_onehot_gfwd_rev.state_reg_n_0_[3] ;
  wire [3:0]Q;
  wire Q_i_3_n_0;
  wire Q_reg;
  wire [0:0]Q_reg_0;
  wire aclk;
  wire areset_d1;
  wire areset_d1_0;
  wire argen_to_mctf_tvalid;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire \ch_mask_reg[1]_0 ;
  wire \ch_mask_reg[1]_1 ;
  wire counts_matched;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[36]_0 ;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.s_ready_i_reg_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire [0:0]\gfwd_rev.state_reg[0]_0 ;
  wire \gfwd_rev.state_reg[0]_1 ;
  wire \gfwd_rev.state_reg[0]_2 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0]_2 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2_reg[0]_0 ;
  wire [0:0]\gfwd_rev.storage_data2_reg[0]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire load_s1;
  wire load_s1_from_s2;
  wire load_s2;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire prog_full_i;
  wire ram_reg_0_1_0_3;
  wire [0:0]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire [1:0]storage_data2;

  LUT4 #(
    .INIT(16'hAA02)) 
    \FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .I1(prog_full_i),
        .I2(\gfwd_rev.state_reg[0]_1 ),
        .I3(\gfwd_rev.s_ready_i_reg_0 ),
        .O(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .I1(prog_full_i),
        .I2(\gfwd_rev.state_reg[0]_1 ),
        .I3(\gfwd_rev.s_ready_i_reg_0 ),
        .O(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF8FCE82)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .I1(\gfwd_rev.state_reg[0]_2 ),
        .I2(\gfwd_rev.s_ready_i_reg_0 ),
        .I3(load_s1_from_s2),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I5(areset_d1_0),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(prog_full_i),
        .I1(\gfwd_rev.state_reg[0]_1 ),
        .I2(load_s1_from_s2),
        .I3(\gfwd_rev.s_ready_i_reg_0 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,two:0100,iSTATE:0001,one:1000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,two:0100,iSTATE:0001,one:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(load_s1_from_s2),
        .R(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,two:0100,iSTATE:0001,one:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .R(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE000E)) 
    Q_i_1
       (.I0(Q_reg),
        .I1(Q_reg_0),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[0]),
        .I5(\FSM_onehot_gfwd_rev.state_reg[2]_0 ),
        .O(\gfwd_mode.storage_data1_reg[36] ));
  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__0
       (.I0(Q_reg_0),
        .I1(Q_reg),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[1]),
        .I5(\FSM_onehot_gfwd_rev.state_reg[2]_0 ),
        .O(\gfwd_mode.storage_data1_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    Q_i_2
       (.I0(ADDRC),
        .I1(\gfwd_rev.state_reg[0]_0 ),
        .I2(\gfwd_rev.state_reg[0]_1 ),
        .I3(prog_full_i),
        .I4(counts_matched),
        .O(\gfwd_rev.storage_data1_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    Q_i_2__1
       (.I0(ADDRC),
        .I1(\gfwd_rev.state_reg[0]_0 ),
        .I2(\gfwd_rev.state_reg[0]_1 ),
        .I3(prog_full_i),
        .I4(counts_matched),
        .O(\gfwd_rev.storage_data1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    Q_i_3
       (.I0(reg_slice_payload_out),
        .I1(prog_full_i),
        .I2(\gfwd_rev.state_reg[0]_1 ),
        .I3(\gfwd_rev.state_reg[0]_0 ),
        .O(Q_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(\gfwd_rev.s_ready_i_reg_0 ),
        .I2(Q[0]),
        .I3(curr_state),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFB000400000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(Q[0]),
        .I1(s_axis_tready_arb_rs_in),
        .I2(\gfwd_rev.s_ready_i_reg_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(curr_state),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFB0004FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(Q[1]),
        .I1(load_s2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(curr_state),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(next_channel14_out),
        .I2(\ch_mask_reg[1]_1 ),
        .I3(\ch_mask_reg[1]_0 ),
        .O(\ch_mask_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[1]_0 ),
        .I1(next_channel14_out),
        .I2(\ch_mask_reg[1]_1 ),
        .I3(p_2_in),
        .O(\ch_mask_reg[0] ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFF0000)) 
    curr_state_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(load_s2),
        .I5(curr_state),
        .O(next_state));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(ADDRC),
        .I1(argen_to_mctf_tvalid),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_rev.storage_data1_reg[0]_2 ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_gfwd_rev.state_reg[2]_0 ),
        .Q(areset_d1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFFCC00)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .I1(\gfwd_rev.state_reg[0]_2 ),
        .I2(\gfwd_rev.s_ready_i_reg_0 ),
        .I3(load_s1_from_s2),
        .I4(areset_d1_0),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h5551000D)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(\gfwd_rev.s_ready_i_reg_0 ),
        .I1(\gfwd_rev.state_reg[0]_0 ),
        .I2(prog_full_i),
        .I3(\gfwd_rev.state_reg[0]_1 ),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h909090DD)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gfwd_rev.s_ready_i_reg_0 ),
        .I1(\gfwd_rev.state_reg[0]_0 ),
        .I2(\gfwd_rev.state_reg_n_0_[1] ),
        .I3(\gfwd_rev.state_reg[0]_1 ),
        .I4(prog_full_i),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg[0]_0 ),
        .R(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(\FSM_onehot_gfwd_rev.state_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(ADDRC),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(next_channel14_out),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(curr_state),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_s2),
        .I5(Q[2]),
        .O(next_channel14_out));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0ACFCE)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I1(load_s1_from_s2),
        .I2(\gfwd_rev.s_ready_i_reg_0 ),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[3] ),
        .I4(\gfwd_rev.state_reg[0]_1 ),
        .I5(prog_full_i),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(\gfwd_rev.storage_data2_reg[0]_0 ),
        .I1(\gfwd_rev.storage_data2_reg[0]_1 ),
        .I2(p_2_in),
        .I3(ch_mask_mm2s[1]),
        .I4(load_s2),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(\gfwd_rev.s_ready_i_reg_0 ),
        .O(load_s2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(next_channel14_out),
        .I1(s_axis_tready_arb_rs_in),
        .I2(\gfwd_rev.s_ready_i_reg_0 ),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(prog_full_i),
        .I1(\gfwd_rev.state_reg[0]_1 ),
        .I2(\gfwd_rev.state_reg[0]_0 ),
        .I3(ram_reg_0_1_0_3),
        .O(\gpfs.prog_full_i_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(ADDRC),
        .I1(ram_reg_0_1_0_3),
        .I2(reset_addr),
        .O(ADDRD));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0
   (p_0_out,
    \end_of_txn_reg[0] ,
    SR,
    E,
    D,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[33]_1 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    aclk,
    payload_s2mm_awg1,
    end_of_txn1,
    s_axis_tready_i,
    Q,
    s_axis_tvalid,
    tid_r,
    \tstart_reg_reg[1] ,
    \tstart_reg_reg[0] ,
    \arb_granularity_reg[0] ,
    p_0_in,
    \gfwd_mode.storage_data1_reg[39]_0 );
  output p_0_out;
  output \end_of_txn_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output [8:0]D;
  output [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output \gfwd_mode.m_valid_i_reg_2 ;
  output \gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[33]_1 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input aclk;
  input [0:0]payload_s2mm_awg1;
  input end_of_txn1;
  input s_axis_tready_i;
  input [0:0]Q;
  input s_axis_tvalid;
  input tid_r;
  input \tstart_reg_reg[1] ;
  input \tstart_reg_reg[0] ;
  input [0:0]\arb_granularity_reg[0] ;
  input p_0_in;
  input [39:0]\gfwd_mode.storage_data1_reg[39]_0 ;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\arb_granularity_reg[0] ;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_i_1__0_n_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_1 ;
  wire [39:0]\gfwd_mode.storage_data1_reg[39]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]payload_s2mm_awg1;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire tid_r;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(Q),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\arb_granularity_reg[0] ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000ECE)) 
    \end_of_txn[0]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(end_of_txn1),
        .I2(s_axis_tready_i),
        .I3(p_0_out),
        .I4(Q),
        .O(\end_of_txn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h88BF8888)) 
    \end_of_txn[1]_i_1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(payload_s2mm_awg1),
        .I3(end_of_txn1),
        .I4(p_0_in),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(s_axis_tvalid),
        .I2(p_0_out),
        .O(\gfwd_mode.m_valid_i_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(payload_s2mm_awg1),
        .O(\gno_bkp_on_tready.s_axis_tready_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .O(\gfwd_mode.m_valid_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__0_n_0 ),
        .Q(p_0_out),
        .R(\gfwd_mode.m_valid_i_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[32]_i_1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\gfwd_mode.m_valid_i_reg_3 ),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[39]_i_1 
       (.I0(s_axis_tvalid),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.m_valid_i_reg_3 ),
        .O(p_0_out_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[7]_i_1 
       (.I0(\tstart_reg_reg[1] ),
        .I1(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I2(\tstart_reg_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[9]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I1(tid_r),
        .O(D[8]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [0]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [10]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [11]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [12]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [13]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [14]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [15]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [16]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [17]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [18]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [19]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [1]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [20]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [21]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [22]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [23]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [24]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [25]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [26]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [27]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [28]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [29]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [2]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [30]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [31]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [32]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [33]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [34]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [35]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [36]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [37]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [38]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [39]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [3]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [4]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [5]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [6]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [7]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [8]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\gfwd_mode.storage_data1_reg[39]_0 [9]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(tid_r),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(D[6]),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I4(\tstart_reg_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[33]_1 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(D[6]),
        .I1(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I2(p_0_out),
        .I3(s_axis_tready_i),
        .I4(\tstart_reg_reg[1] ),
        .O(\gfwd_mode.storage_data1_reg[33]_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1
   (\gfwd_mode.areset_d1_reg_0 ,
    valid_s2mm_awg2,
    s_axis_tready,
    E,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tready_i,
    p_0_out,
    D);
  output \gfwd_mode.areset_d1_reg_0 ;
  output valid_s2mm_awg2;
  output s_axis_tready;
  output [0:0]E;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input s_axis_tready_i;
  input p_0_out;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[9]_i_1__0_n_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_out;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.areset_d1_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(valid_s2mm_awg2),
        .R(\gfwd_mode.areset_d1_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[9]_i_1 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.areset_d1_reg_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h5540)) 
    \gfwd_mode.storage_data1[9]_i_1__0 
       (.I0(\gfwd_mode.areset_d1_reg_0 ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(D[8]),
        .O(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[9]_i_1__0_n_0 ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.areset_d1_reg_0 ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10
   (storage_data1,
    E,
    DI,
    m_axi_awvalid_i,
    p_19_out,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    m_axi_awburst,
    \gfwd_mode.storage_data1_reg[45]_1 ,
    aclk,
    Q,
    areset_d1,
    D,
    out,
    \gfwd_mode.storage_data1_reg[44]_0 );
  output [0:0]storage_data1;
  output [0:0]E;
  output [39:0]DI;
  output m_axi_awvalid_i;
  output p_19_out;
  output \gfwd_mode.storage_data1_reg[45]_0 ;
  output [0:0]m_axi_awburst;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_1 ;
  input aclk;
  input [7:0]Q;
  input areset_d1;
  input [0:0]D;
  input out;
  input [31:0]\gfwd_mode.storage_data1_reg[44]_0 ;

  wire [0:0]D;
  wire [39:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire areset_d1;
  wire [31:0]\gfwd_mode.storage_data1_reg[44]_0 ;
  wire \gfwd_mode.storage_data1_reg[45]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_1 ;
  wire [0:0]m_axi_awburst;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire [0:0]storage_data1;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(m_axi_awvalid_i),
        .I1(out),
        .O(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(m_axi_awvalid_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(D),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [0]),
        .Q(DI[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [1]),
        .Q(DI[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [2]),
        .Q(DI[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [3]),
        .Q(DI[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [4]),
        .Q(DI[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [5]),
        .Q(DI[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [6]),
        .Q(DI[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [7]),
        .Q(DI[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [8]),
        .Q(DI[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [9]),
        .Q(DI[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [10]),
        .Q(DI[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [11]),
        .Q(DI[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [12]),
        .Q(DI[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [13]),
        .Q(DI[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [14]),
        .Q(DI[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [15]),
        .Q(DI[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [16]),
        .Q(DI[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [17]),
        .Q(DI[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [18]),
        .Q(DI[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [19]),
        .Q(DI[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [20]),
        .Q(DI[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [21]),
        .Q(DI[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [22]),
        .Q(DI[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [23]),
        .Q(DI[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [24]),
        .Q(DI[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [25]),
        .Q(DI[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [26]),
        .Q(DI[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_awburst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [27]),
        .Q(DI[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [28]),
        .Q(DI[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [29]),
        .Q(DI[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [30]),
        .Q(DI[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[44]_0 [31]),
        .Q(DI[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[45]_1 ),
        .Q(storage_data1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(DI[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[11]_i_1 
       (.I0(storage_data1),
        .O(\gfwd_mode.storage_data1_reg[45]_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11
   (m_axi_wvalid_i,
    D,
    \gfwd_mode.m_valid_i_reg_0 ,
    \packet_cnt_reg[3] ,
    \burst_count_reg[5] ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    areset_d1,
    aclk,
    mcdf_to_awgen_tvalid,
    addr_ready,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.storage_data1_reg[33]_1 ,
    Q,
    \gfwd_mode.storage_data1_reg[33]_2 ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output m_axi_wvalid_i;
  output [0:0]D;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \packet_cnt_reg[3] ;
  output \burst_count_reg[5] ;
  output [32:0]\gfwd_mode.storage_data1_reg[33]_0 ;
  input areset_d1;
  input aclk;
  input mcdf_to_awgen_tvalid;
  input addr_ready;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gfwd_mode.storage_data1_reg[33]_1 ;
  input [7:0]Q;
  input [3:0]\gfwd_mode.storage_data1_reg[33]_2 ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]Q;
  wire aclk;
  wire addr_ready;
  wire areset_d1;
  wire \burst_count_reg[5] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[33]_2 ;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire p_0_out;
  wire \packet_cnt_reg[3] ;
  wire tvalid_w_rs2;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(m_axi_wvalid_i),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(D),
        .I2(addr_ready),
        .O(tvalid_w_rs2));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(tvalid_w_rs2),
        .Q(m_axi_wvalid_i),
        .R(areset_d1));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[33]_i_1__0 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(D),
        .I2(addr_ready),
        .I3(areset_d1),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \gfwd_mode.storage_data1[33]_i_2 
       (.I0(addr_ready),
        .I1(\packet_cnt_reg[3] ),
        .I2(\gfwd_mode.storage_data1_reg[33]_1 ),
        .I3(Q[7]),
        .I4(\burst_count_reg[5] ),
        .I5(Q[6]),
        .O(D));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gfwd_mode.storage_data1[33]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\burst_count_reg[5] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[33]_2 [3]),
        .I1(\gfwd_mode.storage_data1_reg[33]_2 [1]),
        .I2(\gfwd_mode.storage_data1_reg[33]_2 [0]),
        .I3(\gfwd_mode.storage_data1_reg[33]_2 [2]),
        .O(\packet_cnt_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(\gfwd_mode.storage_data1_reg[33]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12
   (m_axis_tvalid_wr_in_i,
    E,
    tlen_cntr,
    \tlen_cntr_reg_reg[1] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    m_axis_tready,
    \gfwd_mode.m_valid_i_reg_2 ,
    out,
    Q,
    \tlen_cntr_reg_reg[2] ,
    \tlen_cntr_reg_reg[7] ,
    \tlen_cntr_reg_reg[7]_0 ,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[2]_0 ,
    m_axi_rvalid,
    m_axi_rdata);
  output m_axis_tvalid_wr_in_i;
  output [0:0]E;
  output [2:0]tlen_cntr;
  output \tlen_cntr_reg_reg[1] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input m_axis_tready;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input out;
  input [7:0]Q;
  input \tlen_cntr_reg_reg[2] ;
  input [3:0]\tlen_cntr_reg_reg[7] ;
  input \tlen_cntr_reg_reg[7]_0 ;
  input \tlen_cntr_reg_reg[3] ;
  input \tlen_cntr_reg_reg[2]_0 ;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;

  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire out;
  wire p_0_out;
  wire [2:0]tlen_cntr;
  wire \tlen_cntr_reg[3]_i_2_n_0 ;
  wire \tlen_cntr_reg[7]_i_2_n_0 ;
  wire \tlen_cntr_reg_reg[1] ;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[2]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[7] ;
  wire \tlen_cntr_reg_reg[7]_0 ;

  LUT6 #(
    .INIT(64'hBFBBBFFFBFFFBFBB)) 
    curr_state_i_4
       (.I0(tlen_cntr[0]),
        .I1(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(\tlen_cntr_reg_reg[2] ),
        .I4(\tlen_cntr_reg_reg[7] [1]),
        .I5(\tlen_cntr_reg_reg[7] [0]),
        .O(\tlen_cntr_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h30BA)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_2 ),
        .I3(out),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(m_axis_tvalid_wr_in_i),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h0000008A)) 
    \gfwd_mode.storage_data1[31]_i_1 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_2 ),
        .I3(out),
        .I4(areset_d1),
        .O(E));
  LUT6 #(
    .INIT(64'h0202020222022222)) 
    \gfwd_mode.storage_data1[31]_i_1__0 
       (.I0(m_axi_rvalid),
        .I1(areset_d1),
        .I2(m_axis_tvalid_wr_in_i),
        .I3(m_axis_tready),
        .I4(\gfwd_mode.m_valid_i_reg_2 ),
        .I5(out),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[0]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[10]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[11]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[12]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[13]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[14]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[15]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[16]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[17]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[18]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[19]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[1]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[20]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[21]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[22]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[23]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[24]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[25]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[26]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[27]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[28]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[29]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[2]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[30]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[31]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[3]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[4]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[5]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[6]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[7]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[8]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[9]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9AFF9A009A009AFF)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I3(\tlen_cntr_reg_reg[2] ),
        .I4(\tlen_cntr_reg_reg[7] [2]),
        .I5(\tlen_cntr_reg_reg[2]_0 ),
        .O(tlen_cntr[0]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(\tlen_cntr_reg_reg[2] ),
        .I5(\tlen_cntr_reg_reg[3] ),
        .O(tlen_cntr[1]));
  LUT6 #(
    .INIT(64'h0000000000004044)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(Q[0]),
        .I1(m_axis_tvalid_wr_in_i),
        .I2(m_axis_tready),
        .I3(\gfwd_mode.m_valid_i_reg_2 ),
        .I4(out),
        .I5(areset_d1),
        .O(\tlen_cntr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD020DF2FDF2FD020)) 
    \tlen_cntr_reg[7]_i_1 
       (.I0(\tlen_cntr_reg[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\tlen_cntr_reg_reg[2] ),
        .I3(Q[7]),
        .I4(\tlen_cntr_reg_reg[7] [3]),
        .I5(\tlen_cntr_reg_reg[7]_0 ),
        .O(tlen_cntr[2]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \tlen_cntr_reg[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\tlen_cntr_reg[7]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13
   (\gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \gfwd_mode.areset_d1_reg ,
    curr_state_reg,
    next_state,
    curr_state_reg_0,
    D,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[36]_0 ,
    m_axi_rvalid_0,
    m_axis_tready_0,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_2 ,
    aclk,
    m_axis_tready,
    mem_init_done,
    out,
    m_axis_tvalid_wr_in_i,
    curr_state_reg_1,
    \tlen_cntr_reg_reg[0] ,
    tlen_cntr,
    ram_full_i_reg,
    curr_state_reg_2,
    ram_full_fb_i_i_3__1_0,
    Q,
    ram_full_fb_i_i_3__1_1,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[6]_0 ,
    ram_full_fb_i_i_3__1_2,
    \tlen_cntr_reg_reg[4] ,
    sdp_rd_addr_in_i,
    m_axi_rvalid,
    E,
    \gfwd_mode.storage_data1_reg[40]_1 );
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output [40:0]\gfwd_mode.storage_data1_reg[40]_0 ;
  output \gfwd_mode.areset_d1_reg ;
  output curr_state_reg;
  output next_state;
  output curr_state_reg_0;
  output [4:0]D;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[36]_0 ;
  output m_axi_rvalid_0;
  output m_axis_tready_0;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input out;
  input m_axis_tvalid_wr_in_i;
  input curr_state_reg_1;
  input \tlen_cntr_reg_reg[0] ;
  input [2:0]tlen_cntr;
  input ram_full_i_reg;
  input curr_state_reg_2;
  input ram_full_fb_i_i_3__1_0;
  input [6:0]Q;
  input ram_full_fb_i_i_3__1_1;
  input \tlen_cntr_reg_reg[5] ;
  input [7:0]\tlen_cntr_reg_reg[6] ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input ram_full_fb_i_i_3__1_2;
  input \tlen_cntr_reg_reg[4] ;
  input sdp_rd_addr_in_i;
  input m_axi_rvalid;
  input [0:0]E;
  input [36:0]\gfwd_mode.storage_data1_reg[40]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state_i_2__0_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.storage_data1[35]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[35]_i_6_n_0 ;
  wire \gfwd_mode.storage_data1[35]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1_reg[36]_0 ;
  wire [40:0]\gfwd_mode.storage_data1_reg[40]_0 ;
  wire [36:0]\gfwd_mode.storage_data1_reg[40]_1 ;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_rvalid_0;
  wire m_axis_tready;
  wire m_axis_tready_0;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire next_state;
  wire out;
  wire ram_full_fb_i_i_3__1_0;
  wire ram_full_fb_i_i_3__1_1;
  wire ram_full_fb_i_i_3__1_2;
  wire ram_full_fb_i_i_5__0_n_0;
  wire ram_full_i_reg;
  wire sdp_rd_addr_in_i;
  wire [2:0]tlen_cntr;
  wire \tlen_cntr_reg[4]_i_2_n_0 ;
  wire \tlen_cntr_reg[6]_i_3_n_0 ;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire [7:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  LUT4 #(
    .INIT(16'h80AA)) 
    curr_state_i_1__1
       (.I0(curr_state_reg_0),
        .I1(curr_state_i_2__0_n_0),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    curr_state_i_2__0
       (.I0(D[4]),
        .I1(D[3]),
        .I2(D[2]),
        .I3(curr_state_reg_2),
        .I4(tlen_cntr[1]),
        .I5(tlen_cntr[2]),
        .O(curr_state_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    curr_state_i_3
       (.I0(areset_d1),
        .I1(out),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(m_axis_tready),
        .I4(m_axis_tvalid_wr_in_i),
        .O(\gfwd_mode.areset_d1_reg ));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(m_axi_rvalid),
        .I1(out),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(m_axis_tready),
        .I4(m_axis_tvalid_wr_in_i),
        .O(m_axi_rvalid_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(m_axis_tready),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(m_axis_tready_0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_2 ),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[40]_0 [36]),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(areset_d1),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[36]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \gfwd_mode.storage_data1[35]_i_2 
       (.I0(D[4]),
        .I1(D[3]),
        .I2(\gfwd_mode.storage_data1[35]_i_3_n_0 ),
        .I3(tlen_cntr[2]),
        .I4(\tlen_cntr_reg_reg[0] ),
        .I5(curr_state_reg_1),
        .O(curr_state_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \gfwd_mode.storage_data1[35]_i_3 
       (.I0(ram_full_fb_i_i_3__1_2),
        .I1(\tlen_cntr_reg_reg[0] ),
        .I2(\gfwd_mode.storage_data1[35]_i_6_n_0 ),
        .I3(tlen_cntr[0]),
        .I4(\gfwd_mode.storage_data1[35]_i_7_n_0 ),
        .I5(tlen_cntr[1]),
        .O(\gfwd_mode.storage_data1[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \gfwd_mode.storage_data1[35]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\gfwd_mode.areset_d1_reg ),
        .I5(Q[2]),
        .O(\gfwd_mode.storage_data1[35]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF06F6)) 
    \gfwd_mode.storage_data1[35]_i_7 
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(Q[1]),
        .I4(\gfwd_mode.areset_d1_reg ),
        .I5(Q[0]),
        .O(\gfwd_mode.storage_data1[35]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [0]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [10]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [11]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [12]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [13]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [14]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [15]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [16]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [17]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [18]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [19]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [1]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [20]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [21]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [22]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [23]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [24]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [25]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [26]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [27]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [28]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [29]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [2]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [30]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [31]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [32]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [33]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [34]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\tlen_cntr_reg_reg[6] [0]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\tlen_cntr_reg_reg[6] [1]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\tlen_cntr_reg_reg[6] [2]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [35]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [3]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [36]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [4]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [5]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [6]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [7]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [8]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[40]_1 [9]),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h000051FF)) 
    m_axi_rready_INST_0
       (.I0(out),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(m_axis_tready),
        .I3(m_axis_tvalid_wr_in_i),
        .I4(areset_d1),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hEEEEEEE200000000)) 
    ram_full_fb_i_i_3__1
       (.I0(curr_state_reg_1),
        .I1(\tlen_cntr_reg_reg[0] ),
        .I2(tlen_cntr[2]),
        .I3(\gfwd_mode.storage_data1[35]_i_3_n_0 ),
        .I4(ram_full_fb_i_i_5__0_n_0),
        .I5(ram_full_i_reg),
        .O(curr_state_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAA3CAA)) 
    ram_full_fb_i_i_5__0
       (.I0(ram_full_fb_i_i_3__1_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\tlen_cntr_reg_reg[0] ),
        .I4(Q[6]),
        .I5(ram_full_fb_i_i_3__1_1),
        .O(ram_full_fb_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.storage_data1_reg[40]_0 [40]),
        .I3(mem_init_done),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  LUT4 #(
    .INIT(16'hD11D)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[0] ),
        .I2(Q[0]),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(\gfwd_mode.areset_d1_reg ),
        .I2(Q[0]),
        .I3(\tlen_cntr_reg_reg[0] ),
        .I4(\tlen_cntr_reg_reg[6] [4]),
        .I5(\tlen_cntr_reg_reg[6] [3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(\tlen_cntr_reg[4]_i_2_n_0 ),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\tlen_cntr_reg_reg[6] [5]),
        .I4(\tlen_cntr_reg_reg[4] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(Q[2]),
        .I1(\gfwd_mode.areset_d1_reg ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\tlen_cntr_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \tlen_cntr_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\tlen_cntr_reg_reg[5] ),
        .I4(\tlen_cntr_reg_reg[6] [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0660F66F066F066)) 
    \tlen_cntr_reg[6]_i_1 
       (.I0(\tlen_cntr_reg_reg[6]_0 ),
        .I1(\tlen_cntr_reg_reg[6] [7]),
        .I2(Q[6]),
        .I3(\tlen_cntr_reg_reg[0] ),
        .I4(Q[5]),
        .I5(\tlen_cntr_reg[6]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tlen_cntr_reg[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gfwd_mode.areset_d1_reg ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\tlen_cntr_reg[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152
   (\gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[7]_0 ,
    \gfwd_mode.storage_data1_reg[5]_0 ,
    areset_d1,
    valid_s2mm_awg2,
    aclk,
    \gfwd_mode.storage_data1_reg[33] ,
    awgen_to_mctf_tvalid,
    mcdf_to_awgen_tvalid,
    D,
    E,
    \gfwd_mode.storage_data1_reg[9]_0 );
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output [5:0]\gfwd_mode.storage_data1_reg[7]_0 ;
  output \gfwd_mode.storage_data1_reg[5]_0 ;
  input areset_d1;
  input valid_s2mm_awg2;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[33] ;
  input awgen_to_mctf_tvalid;
  input mcdf_to_awgen_tvalid;
  input [1:0]D;
  input [0:0]E;
  input [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gfwd_mode.storage_data1_reg[5]_0 ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7]_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire mcdf_to_awgen_tvalid;
  wire [9:0]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(valid_s2mm_awg2),
        .Q(s2mm_to_awgen_tvalid),
        .R(areset_d1));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gfwd_mode.storage_data1[33]_i_3 
       (.I0(s2mm_to_awgen_tvalid),
        .I1(s2mm_to_awgen_payload[8]),
        .I2(s2mm_to_awgen_payload[9]),
        .I3(\gfwd_mode.storage_data1_reg[33] ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .Q(s2mm_to_awgen_payload[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .Q(s2mm_to_awgen_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .Q(\gfwd_mode.storage_data1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(awgen_to_mctf_tvalid),
        .I2(\gfwd_mode.storage_data1_reg[7]_0 [5]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(D[1]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(awgen_to_mctf_tvalid),
        .I2(\gfwd_mode.storage_data1_reg[7]_0 [5]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(D[0]),
        .O(\gfwd_mode.storage_data1_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2
   (s_axis_tvalid_wr_in_i,
    we_int,
    E,
    D,
    Q,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    \gstage1.q_dly_reg[1] ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    \gfwd_mode.storage_data1_reg[32]_1 );
  output s_axis_tvalid_wr_in_i;
  output we_int;
  output [0:0]E;
  output [1:0]D;
  output [31:0]Q;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input \gstage1.q_dly_reg[1] ;
  input [0:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;
  wire \gstage1.q_dly_reg[1] ;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[32]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[21]_i_1 
       (.I0(D[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gstage1.q_dly_reg[1] ),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164
   (Q,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[1]_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3
   (\gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    awgen_to_mctf_tvalid,
    \no_of_bytes_reg[5] ,
    E,
    CO,
    D);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  output [66:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input awgen_to_mctf_tvalid;
  input [1:0]\no_of_bytes_reg[5] ;
  input [0:0]E;
  input [0:0]CO;
  input [65:0]D;

  wire [0:0]CO;
  wire [65:0]D;
  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  wire [66:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [1:0]\no_of_bytes_reg[5] ;
  wire s_axis_tvalid_wr_in_i;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(awgen_to_mctf_tvalid),
        .O(\gfwd_mode.m_valid_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[32]_i_1__0 
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(CO),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[66]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \no_of_bytes[5]_i_2 
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(awgen_to_mctf_tvalid),
        .I2(\no_of_bytes_reg[5] [1]),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(\no_of_bytes_reg[5] [0]),
        .O(\gfwd_mode.m_valid_i_reg_4 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    WR_DATA,
    we_int,
    E,
    S,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    aclk,
    areset_d1,
    argen_to_mctf_tvalid,
    CO,
    sdpo_int,
    ram_init_done_i,
    rom_rd_addr_i,
    rom_rd_addr_int,
    O);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]WR_DATA;
  output we_int;
  output [0:0]E;
  output [0:0]S;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input aclk;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input [0:0]CO;
  input [1:0]sdpo_int;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input rom_rd_addr_int;
  input [0:0]O;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]S;
  wire [0:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [1:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[12]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_1 ),
        .Q(storage_data1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(rom_rd_addr_int),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(O),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[11]_i_1__0 
       (.I0(storage_data1),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
  LUT4 #(
    .INIT(16'h1400)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(CO),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_6_11_i_8__3
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(CO),
        .I4(sdpo_int[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128
   (D,
    s_axis_tvalid_wr_in_i,
    we_int,
    WR_DATA,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    aclk,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    O,
    sdpo_int,
    CO);
  output [1:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int;
  output [0:0]WR_DATA;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input aclk;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gin_reg.rd_pntr_pf_dly_reg[0] ;
  input [0:0]O;
  input [0:0]sdpo_int;
  input [0:0]CO;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]O;
  wire [0:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[21]_i_1__0 
       (.I0(D[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(O),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .O(we_int));
  LUT5 #(
    .INIT(32'hFFB8FFFF)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(O),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int),
        .I3(CO),
        .I4(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .O(WR_DATA));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    WR_DATA,
    we_int,
    E,
    S,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    aclk,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    CO,
    sdpo_int,
    ram_init_done_i,
    rom_rd_addr_i,
    rom_rd_addr_int,
    O);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [1:0]WR_DATA;
  output we_int;
  output [0:0]E;
  output [0:0]S;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input aclk;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [0:0]CO;
  input [1:0]sdpo_int;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input rom_rd_addr_int;
  input [0:0]O;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]S;
  wire [1:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [1:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[12]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_1 ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[11]_i_1__2 
       (.I0(storage_data1),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
  LUT4 #(
    .INIT(16'h1400)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(CO),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT6 #(
    .INIT(64'hAACFAAC0AAAAAAAA)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(rom_rd_addr_int),
        .I1(O),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(sdpo_int[1]),
        .I5(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_6_11_i_8__5
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(CO),
        .I4(sdpo_int[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5
   (s_axis_tvalid_wr_in_i,
    WR_DATA,
    we_int,
    E,
    Q,
    areset_d1,
    awgen_to_mctf_tvalid,
    aclk,
    CO,
    sdpo_int,
    ram_init_done_i,
    ADDRD,
    O,
    \gfwd_mode.storage_data1_reg[15]_0 ,
    \gfwd_mode.storage_data1_reg[15]_1 );
  output s_axis_tvalid_wr_in_i;
  output [1:0]WR_DATA;
  output we_int;
  output [0:0]E;
  output [6:0]Q;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input aclk;
  input [0:0]CO;
  input [1:0]sdpo_int;
  input ram_init_done_i;
  input [0:0]ADDRD;
  input [0:0]O;
  input [0:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  input [6:0]\gfwd_mode.storage_data1_reg[15]_1 ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [6:0]Q;
  wire [1:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15]_1 ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [1:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[26]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[15]_0 ),
        .D(\gfwd_mode.storage_data1_reg[15]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
  LUT4 #(
    .INIT(16'h1400)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(CO),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT6 #(
    .INIT(64'hAACFAAC0AAAAAAAA)) 
    ram_reg_0_1_6_11_i_5
       (.I0(ADDRD),
        .I1(O),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(sdpo_int[1]),
        .I5(ram_init_done_i),
        .O(WR_DATA[1]));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6
   (\gfwd_mode.storage_data1_reg[25]_0 ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5);
  output [25:0]\gfwd_mode.storage_data1_reg[25]_0 ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [26:0]D;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;

  wire [26:0]D;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire aclk;
  wire areset_d1;
  wire [26:26]bram_payload;
  wire bram_wr_en;
  wire [25:0]\gfwd_mode.storage_data1_reg[25]_0 ;
  wire s_axis_tvalid_wr_in_i;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(ENA_dly_D),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .I3(\gfwd_mode.storage_data1_reg[25]_0 [25]),
        .O(ENA_I));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0 
       (.I0(ENA_dly_D_4),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .O(ENA_I_0));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1 
       (.I0(ENA_dly_D_5),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .O(ENA_I_1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(bram_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[25]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7
   (\gfwd_mode.m_valid_i_reg_0 ,
    Q,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [12:0]Q;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [11:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire [0:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [12:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(Q[11]),
        .O(ENB_I));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0 
       (.I0(ENB_dly_D_6),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(ENB_I_2));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1 
       (.I0(ENB_dly_D_7),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(ENB_I_3));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82
   (\gfwd_mode.m_valid_i_reg_0 ,
    Q,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [12:0]Q;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [11:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire [0:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [12:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2 
       (.I0(ENB_dly_D),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(Q[11]),
        .O(ENB_I));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3 
       (.I0(ENB_dly_D_6),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(ENB_I_2));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__4 
       (.I0(ENB_dly_D_7),
        .I1(Q[12]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(ENB_I_3));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8
   (s_axis_tvalid_wr_in_i,
    WR_DATA,
    we_int,
    E,
    S,
    Q,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    CO,
    sdpo_int,
    ram_init_done_i,
    rom_rd_addr_i,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    O,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[14]_0 );
  output s_axis_tvalid_wr_in_i;
  output [0:0]WR_DATA;
  output we_int;
  output [0:0]E;
  output [0:0]S;
  output [14:0]Q;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input [0:0]CO;
  input [1:0]sdpo_int;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input [0:0]O;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [14:0]\gfwd_mode.storage_data1_reg[14]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]O;
  wire [14:0]Q;
  wire [0:0]S;
  wire [0:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [14:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [1:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[25]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_1 ),
        .D(\gfwd_mode.storage_data1_reg[14]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(O),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[11]_i_1__1 
       (.I0(Q[0]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
  LUT4 #(
    .INIT(16'h1400)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(CO),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_6_11_i_8__4
       (.I0(Q[0]),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(CO),
        .I4(sdpo_int[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9
   (\gfwd_mode.storage_data1_reg[24]_0 ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    S_PAYLOAD_DATA,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5);
  output [24:0]\gfwd_mode.storage_data1_reg[24]_0 ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [25:0]S_PAYLOAD_DATA;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;

  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire [25:0]S_PAYLOAD_DATA;
  wire aclk;
  wire areset_d1;
  wire [25:25]bram_payload;
  wire bram_wr_en;
  wire [24:0]\gfwd_mode.storage_data1_reg[24]_0 ;
  wire s_axis_tvalid_wr_in_i;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2 
       (.I0(ENA_dly_D),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .I3(\gfwd_mode.storage_data1_reg[24]_0 [24]),
        .O(ENA_I));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3 
       (.I0(ENA_dly_D_4),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .O(ENA_I_0));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__4 
       (.I0(ENA_dly_D_5),
        .I1(bram_payload),
        .I2(bram_wr_en),
        .O(ENA_I_1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[0]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[10]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[11]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[12]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[13]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[14]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[15]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[16]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[17]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[18]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[19]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[1]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[20]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[21]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[22]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[23]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[24]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[25]),
        .Q(bram_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[2]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[3]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[4]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[5]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[6]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[7]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[8]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[9]),
        .Q(\gfwd_mode.storage_data1_reg[24]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [8:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0
   (ENA_dly_D,
    POR_B,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [25:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [25:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire [8:0]ram_doutb;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_10 ;
  wire \ramloop[1].ram.r_n_11 ;
  wire \ramloop[1].ram.r_n_12 ;
  wire \ramloop[1].ram.r_n_13 ;
  wire \ramloop[1].ram.r_n_14 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_9 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D),
        .DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 ,\ramloop[1].ram.r_n_14 }),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gstage1.q_dly_reg[14] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [11:10]),
        .ram_doutb(ram_doutb));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [10:0]),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .Q({Q[25:15],Q[8:0]}),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_doutb(ram_doutb),
        .ram_rstram_b(ram_rstram_b));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [9:0]),
        .DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 ,\ramloop[1].ram.r_n_14 }),
        .ENA_I_4(ENA_I_4),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENB_I_5(ENB_I_5),
        .ENB_dly_D_1(ENB_dly_D_1),
        .POR_B_0(POR_B_0),
        .Q(Q[24:0]),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_rstram_b_6(ram_rstram_b_6));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [10:0]),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_1(POR_B_1),
        .Q(Q[25:9]),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1
   (ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  output [13:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [24:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [13:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire [8:0]ram_doutb;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_10 ;
  wire \ramloop[1].ram.r_n_11 ;
  wire \ramloop[1].ram.r_n_12 ;
  wire \ramloop[1].ram.r_n_13 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_9 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D),
        .DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 }),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gstage1.q_dly_reg[13] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [11:10]),
        .ram_doutb(ram_doutb));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [10:0]),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B_2(POR_B_2),
        .Q({Q[24:14],Q[8:0]}),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_doutb(ram_doutb),
        .ram_rstram_b_8(ram_rstram_b_8));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [9:0]),
        .DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 }),
        .ENA_I_4(ENA_I_4),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENB_I_5(ENB_I_5),
        .ENB_dly_D_1(ENB_dly_D_1),
        .POR_B_3(POR_B_3),
        .Q(Q[23:0]),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_rstram_b_9(ram_rstram_b_9));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] [10:0]),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_4(POR_B_4),
        .Q(Q[24:9]),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .ram_rstram_b_10(ram_rstram_b_10));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ,
    bram_rd_en,
    aclk,
    DOBDO,
    ram_doutb,
    \gstage1.q_dly_reg[14] );
  output [14:0]D;
  input [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ;
  input bram_rd_en;
  input aclk;
  input [14:0]DOBDO;
  input [8:0]ram_doutb;
  input [5:0]\gstage1.q_dly_reg[14] ;

  wire [14:0]D;
  wire [14:0]DOBDO;
  wire aclk;
  wire bram_rd_en;
  wire [5:0]\gstage1.q_dly_reg[14] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ;
  wire [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ;
  wire [8:0]ram_doutb;
  wire [1:0]sel_pipe;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(ram_doutb[0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\gstage1.q_dly_reg[14] [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\gstage1.q_dly_reg[14] [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\gstage1.q_dly_reg[14] [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\gstage1.q_dly_reg[14] [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\gstage1.q_dly_reg[14] [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(ram_doutb[1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(ram_doutb[2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(ram_doutb[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(ram_doutb[4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(ram_doutb[5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(ram_doutb[6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(ram_doutb[7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(ram_doutb[8]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\gstage1.q_dly_reg[14] [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 [0]),
        .I1(bram_rd_en),
        .I2(sel_pipe[0]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 [1]),
        .I1(bram_rd_en),
        .I2(sel_pipe[1]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ,
    bram_rd_en,
    aclk,
    DOBDO,
    ram_doutb,
    \gstage1.q_dly_reg[13] );
  output [13:0]D;
  input [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ;
  input bram_rd_en;
  input aclk;
  input [13:0]DOBDO;
  input [8:0]ram_doutb;
  input [4:0]\gstage1.q_dly_reg[13] ;

  wire [13:0]D;
  wire [13:0]DOBDO;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gstage1.q_dly_reg[13] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0 ;
  wire [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 ;
  wire [8:0]ram_doutb;
  wire [1:0]sel_pipe;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(ram_doutb[0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\gstage1.q_dly_reg[13] [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\gstage1.q_dly_reg[13] [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\gstage1.q_dly_reg[13] [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\gstage1.q_dly_reg[13] [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(ram_doutb[1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(ram_doutb[2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(ram_doutb[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(ram_doutb[4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(ram_doutb[5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(ram_doutb[6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(ram_doutb[7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(ram_doutb[8]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\gstage1.q_dly_reg[13] [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 [0]),
        .I1(bram_rd_en),
        .I2(sel_pipe[0]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_0 [1]),
        .I1(bram_rd_en),
        .I2(sel_pipe[1]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0_n_0 ),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1__0_n_0 ),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [8:0]Q;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;
  wire p_1_out;
  wire p_3_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ),
        .Q(ENA_dly_D),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(p_3_out),
        .Q(\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1__0 
       (.I0(RSTA_SHFT_REG[0]),
        .I1(RSTA_SHFT_REG[4]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__6 
       (.I0(RSTB_SHFT_REG[0]),
        .I1(RSTB_SHFT_REG[4]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0
   (ram_doutb,
    ENA_dly_D,
    POR_B,
    ENB_dly_D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [8:0]ram_doutb;
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [19:0]Q;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire p_1_out;
  wire p_3_out;
  wire [8:0]ram_doutb;
  wire ram_rstram_b;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(RSTA_SHFT_REG[0]),
        .I1(RSTA_SHFT_REG[4]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[0]),
        .I1(RSTB_SHFT_REG[4]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_doutb(ram_doutb),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1
   (DOBDO,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    aclk,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [14:0]DOBDO;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input [24:0]Q;
  input [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [14:0]DOBDO;
  wire ENA_I_4;
  wire ENA_dly;
  wire ENA_dly_D_0;
  wire ENB_I_5;
  wire ENB_dly;
  wire ENB_dly_D_1;
  wire POR_A;
  wire POR_B_0;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire ram_rstram_b_6;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B_0),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ),
        .Q(POR_B_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .DOBDO(DOBDO),
        .ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_rstram_b_6(ram_rstram_b_6));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    aclk,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [16:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I_6;
  wire ENA_dly;
  wire ENA_dly_D_2;
  wire ENB_I_7;
  wire ENB_dly;
  wire ENB_dly_D_3;
  wire POR_A;
  wire POR_B_1;
  wire [16:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire ram_rstram_b_7;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B_1),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ),
        .Q(POR_B_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3
   (ram_doutb,
    ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [8:0]ram_doutb;
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [19:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B_2;
  wire [19:0]Q;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire p_1_out;
  wire p_3_out;
  wire [8:0]ram_doutb;
  wire ram_rstram_b_8;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B_2),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__2 
       (.I0(RSTA_SHFT_REG[0]),
        .I1(RSTA_SHFT_REG[4]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__2 
       (.I0(RSTB_SHFT_REG[0]),
        .I1(RSTB_SHFT_REG[4]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_doutb(ram_doutb),
        .ram_rstram_b_8(ram_rstram_b_8));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4
   (DOBDO,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    aclk,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [13:0]DOBDO;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input [23:0]Q;
  input [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [13:0]DOBDO;
  wire ENA_I_4;
  wire ENA_dly;
  wire ENA_dly_D_0;
  wire ENB_I_5;
  wire ENB_dly;
  wire ENB_dly_D_1;
  wire POR_A;
  wire POR_B_3;
  wire [23:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire ram_rstram_b_9;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B_3),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__3 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__3 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ),
        .Q(POR_B_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .DOBDO(DOBDO),
        .ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_rstram_b_9(ram_rstram_b_9));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    aclk,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 );
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [15:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I_6;
  wire ENA_dly;
  wire ENA_dly_D_2;
  wire ENB_I_7;
  wire ENB_dly;
  wire ENB_dly_D_3;
  wire POR_A;
  wire POR_B_4;
  wire [15:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire ram_rstram_b_10;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B_4),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__4 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__4 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ),
        .Q(POR_B_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .POR_A(POR_A),
        .Q(Q),
        .aclk(aclk),
        .ram_rstram_b_10(ram_rstram_b_10));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_1_out;
  wire p_3_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ),
        .Q(ENA_dly_D),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(p_3_out),
        .Q(\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1 
       (.I0(RSTA_SHFT_REG[0]),
        .I1(RSTA_SHFT_REG[4]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__5 
       (.I0(RSTB_SHFT_REG[0]),
        .I1(RSTB_SHFT_REG[4]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ENB_I,
    POR_B,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    E,
    ENA_dly_D,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [0:0]E;
  input ENA_dly_D;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_dly_D;
  wire ENB_I;
  wire POR_B;
  wire [8:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [15:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [6:0],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [32]}),
        .DIBDI(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [31:16]),
        .DIPADIP({1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ENA_dly_D),
        .I1(out),
        .I2(m_axi_wvalid_i),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (ram_doutb,
    aclk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 );
  output [8:0]ram_doutb;
  input aclk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [19:0]Q;
  wire aclk;
  wire [8:0]ram_doutb;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],ram_doutb[8]}),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (DOBDO,
    aclk,
    ENA_I_4,
    ENB_I_5,
    POR_A,
    ram_rstram_b_6,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 );
  output [14:0]DOBDO;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input POR_A;
  input ram_rstram_b_6;
  input [24:0]Q;
  input [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 ;
  wire [14:0]DOBDO;
  wire ENA_I_4;
  wire ENB_I_5;
  wire POR_A;
  wire [24:0]Q;
  wire aclk;
  wire ram_rstram_b_6;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[24:15],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,Q[14:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ,DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b_6),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    POR_A,
    ram_rstram_b_7,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 );
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input POR_A;
  input ram_rstram_b_7;
  input [16:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 ;
  wire ENA_I_6;
  wire ENB_I_7;
  wire POR_A;
  wire [16:0]Q;
  wire aclk;
  wire ram_rstram_b_7;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[16:6],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b_7),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3
   (ram_doutb,
    aclk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b_8,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 );
  output [8:0]ram_doutb;
  input aclk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b_8;
  input [19:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [19:0]Q;
  wire aclk;
  wire [8:0]ram_doutb;
  wire ram_rstram_b_8;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],ram_doutb[8]}),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b_8),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4
   (DOBDO,
    aclk,
    ENA_I_4,
    ENB_I_5,
    POR_A,
    ram_rstram_b_9,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 );
  output [13:0]DOBDO;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input POR_A;
  input ram_rstram_b_9;
  input [23:0]Q;
  input [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 ;
  wire [13:0]DOBDO;
  wire ENA_I_4;
  wire ENB_I_5;
  wire POR_A;
  wire [23:0]Q;
  wire aclk;
  wire ram_rstram_b_9;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[23:14],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,Q[13:7],1'b0,Q[6:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ,DOBDO[13:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ,DOBDO[6:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b_9),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    POR_A,
    ram_rstram_b_10,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 );
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input POR_A;
  input ram_rstram_b_10;
  input [15:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 ;
  wire ENA_I_6;
  wire ENB_I_7;
  wire POR_A;
  wire [15:0]Q;
  wire aclk;
  wire ram_rstram_b_10;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b_10),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6
   (D,
    aclk,
    ENB_I,
    POR_B,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    mcpf_to_argen_payload,
    E,
    ENA_dly_D,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input ENA_dly_D;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_dly_D;
  wire ENB_I;
  wire POR_B;
  wire aclk;
  wire [14:14]doutb;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,mcpf_to_argen_payload[7:4],1'b0,1'b0,1'b0,1'b0,mcpf_to_argen_payload[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,mcpf_to_argen_payload[15:12],1'b0,1'b0,1'b0,1'b0,mcpf_to_argen_payload[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,D[14],doutb,D[13:12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(ENA_dly_D),
        .I1(out),
        .I2(mcpf_to_argen_tvalid),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [8:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0
   (ENA_dly_D,
    POR_B,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [25:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [25:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1
   (ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  output [13:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [24:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [13:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [8:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1
   (ENA_dly_D,
    POR_B,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [25:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [25:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3
   (ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  output [13:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [24:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [13:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;

  wire [32:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [8:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized0
   (ENA_dly_D,
    POR_B,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [25:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [25:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized1
   (ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  output [13:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [24:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [13:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3_synth__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    out,
    mcpf_to_argen_tvalid);
  output [14:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input out;
  input mcpf_to_argen_tvalid;

  wire [14:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_bram_top
   (ENA_dly_D,
    POR_B,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_1,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_6,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_7,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_1;
  output ENB_dly_D_3;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [25:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_6;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_7;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [25:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized1 \blk_mem_gen.bmg 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0
   (ENA_dly_D,
    POR_B_2,
    ENB_dly_D,
    ENA_dly_D_0,
    POR_B_3,
    ENB_dly_D_1,
    ENA_dly_D_2,
    POR_B_4,
    ENB_dly_D_3,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_8,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ,
    ENA_I_4,
    ENB_I_5,
    ram_rstram_b_9,
    ENA_I_6,
    ENB_I_7,
    ram_rstram_b_10,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    bram_rd_en);
  output ENA_dly_D;
  output POR_B_2;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output POR_B_3;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output POR_B_4;
  output ENB_dly_D_3;
  output [13:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_8;
  input [24:0]Q;
  input [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  input ENA_I_4;
  input ENB_I_5;
  input ram_rstram_b_9;
  input ENA_I_6;
  input ENB_I_7;
  input ram_rstram_b_10;
  input [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input bram_rd_en;

  wire [13:0]D;
  wire ENA_I;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_2;
  wire ENB_I;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_3;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [24:0]Q;
  wire [0:0]\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire aclk;
  wire bram_rd_en;
  wire [11:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized3 \blk_mem_gen.bmg 
       (.D(D),
        .ENA_I(ENA_I),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I(ENB_I),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_3(ENB_dly_D_3),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] ),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_110
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_111
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__1 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_134
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_135
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_136
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__4 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [1:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__4 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_18
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_19
   (D,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]D;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]D;
  wire [11:0]Q;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__6 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_36
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [7:0]S;
  input [1:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__9 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_37
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__10 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_38
   (D,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [7:0]D;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [7:0]D;
  wire [11:0]Q;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__11 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_62
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [1:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__3 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_63
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_64
   (D,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]D;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]D;
  wire [11:0]Q;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_89
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [7:0]S;
  input [1:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [1:0]Q;
  wire [7:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_90
   (S,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [11:0]S;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [11:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__8 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_13" *) 
module vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13__parameterized2_91
   (D,
    Q,
    i_primitive,
    aclk,
    i_primitive_0);
  output [7:0]D;
  input [11:0]Q;
  input [11:0]i_primitive;
  input aclk;
  input [0:0]i_primitive_0;

  wire [7:0]D;
  wire [11:0]Q;
  wire aclk;
  wire [11:0]i_primitive;
  wire [0:0]i_primitive_0;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "12" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "12" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  vfifo_axi_vfifo_ctrl_0_0_c_addsub_v12_0_13_viv__parameterized1__7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(i_primitive_0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module vfifo_axi_vfifo_ctrl_0_0_dmem
   (D,
    aclk,
    p_19_out,
    DI,
    \gpr1.dout_i_reg[1]_0 ,
    Q,
    \gpr1.dout_i_reg[40]_0 );
  output [40:0]D;
  input aclk;
  input p_19_out;
  input [40:0]DI;
  input [3:0]\gpr1.dout_i_reg[1]_0 ;
  input [3:0]Q;
  input \gpr1.dout_i_reg[40]_0 ;

  wire [40:0]D;
  wire [40:0]DI;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[40]_0 ;
  wire [40:0]p_0_out;
  wire p_19_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "40" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[37:36]),
        .DIB(DI[39:38]),
        .DIC({1'b0,DI[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module vfifo_axi_vfifo_ctrl_0_0_dmem_184
   (D,
    aclk,
    p_19_out,
    I135,
    \gpr1.dout_i_reg[1]_0 ,
    Q,
    \gpr1.dout_i_reg[40]_0 );
  output [40:0]D;
  input aclk;
  input p_19_out;
  input [40:0]I135;
  input [3:0]\gpr1.dout_i_reg[1]_0 ;
  input [3:0]Q;
  input \gpr1.dout_i_reg[40]_0 ;

  wire [40:0]D;
  wire [40:0]I135;
  wire [3:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[40]_0 ;
  wire p_19_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[1:0]),
        .DIB(I135[3:2]),
        .DIC(I135[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[13:12]),
        .DIB(I135[15:14]),
        .DIC(I135[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[19:18]),
        .DIB(I135[21:20]),
        .DIC(I135[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[25:24]),
        .DIB(I135[27:26]),
        .DIC(I135[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[31:30]),
        .DIB(I135[33:32]),
        .DIC(I135[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "40" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[37:36]),
        .DIB(I135[39:38]),
        .DIC({1'b0,I135[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "656" *) 
  (* RTL_RAM_NAME = "inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,Q}),
        .DIA(I135[7:6]),
        .DIB(I135[9:8]),
        .DIC(I135[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[40]_0 ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0
   (D,
    aclk,
    E,
    PAYLOAD_FROM_MTF,
    \gpr1.dout_i_reg[1]_0 ,
    count_d10_in,
    dm_rd_en);
  output [6:0]D;
  input aclk;
  input [0:0]E;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gpr1.dout_i_reg[1]_0 ;
  input [3:0]count_d10_in;
  input dm_rd_en;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire [3:0]count_d10_in;
  wire dm_rd_en;
  wire [3:0]\gpr1.dout_i_reg[1]_0 ;
  wire [6:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "112" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(PAYLOAD_FROM_MTF[1:0]),
        .DIB(PAYLOAD_FROM_MTF[3:2]),
        .DIC(PAYLOAD_FROM_MTF[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "112" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32M RAM_reg_0_15_6_6
       (.ADDRA({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRB({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRC({1'b0,\gpr1.dout_i_reg[1]_0 }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA({1'b0,PAYLOAD_FROM_MTF[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED[1],p_0_out[6]}),
        .DOB(NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1
   (\gpr1.dout_i_reg[0]_0 ,
    aclk,
    \gpr1.dout_i_reg[0]_1 ,
    p_19_out,
    \gpr1.dout_i_reg[0]_2 ,
    Q,
    \gpr1.dout_i_reg[0]_3 ,
    \goreg_dm.dout_i_reg[0] ,
    out,
    m_axi_bvalid,
    \goreg_dm.dout_i_reg[0]_0 );
  output \gpr1.dout_i_reg[0]_0 ;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0]_1 ;
  input p_19_out;
  input [5:0]\gpr1.dout_i_reg[0]_2 ;
  input [5:0]Q;
  input \gpr1.dout_i_reg[0]_3 ;
  input \goreg_dm.dout_i_reg[0] ;
  input [1:0]out;
  input m_axi_bvalid;
  input \goreg_dm.dout_i_reg[0]_0 ;

  wire [5:0]Q;
  wire RAM_reg_0_63_0_1_n_1;
  wire aclk;
  wire [0:0]dout_i;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire [1:0]\gpr1.dout_i_reg[0]_1 ;
  wire [5:0]\gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[0]_3 ;
  wire m_axi_bvalid;
  wire [1:0]out;
  wire [0:0]p_0_out;
  wire p_19_out;
  wire NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED;
  wire NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAM64M RAM_reg_0_63_0_1
       (.ADDRA(\gpr1.dout_i_reg[0]_2 ),
        .ADDRB(\gpr1.dout_i_reg[0]_2 ),
        .ADDRC(\gpr1.dout_i_reg[0]_2 ),
        .ADDRD(Q),
        .DIA(\gpr1.dout_i_reg[0]_1 [0]),
        .DIB(\gpr1.dout_i_reg[0]_1 [1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_0_out),
        .DOB(RAM_reg_0_63_0_1_n_1),
        .DOC(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED),
        .DOD(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(p_19_out));
  LUT6 #(
    .INIT(64'hBFFFBFBF80008080)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(dout_i),
        .I1(\goreg_dm.dout_i_reg[0] ),
        .I2(out[1]),
        .I3(m_axi_bvalid),
        .I4(out[0]),
        .I5(\goreg_dm.dout_i_reg[0]_0 ),
        .O(\gpr1.dout_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_3 ),
        .D(p_0_out),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_arready,
    m_axi_arvalid_i,
    I135);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I135;

  wire [40:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_14 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_19_out;
  wire [0:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_3;
  wire rstblk_n_5;
  wire rstblk_n_6;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic_181 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 ,\gntv_or_sync_fifo.gl0.rd_n_13 ,\gntv_or_sync_fifo.gl0.rd_n_14 }),
        .Q({rstblk_n_2,rstblk_n_3}),
        .aclk(aclk),
        .aempty_fwft_i_reg(rstblk_n_6),
        .\gc0.count_d1_reg[0] (rstblk_n_5),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[0] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .\gcc0.gc0.count_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_13_out),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_empty_fb_i_reg_0(p_12_out),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_i_reg(rstblk_n_1));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic_182 \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 ,\gntv_or_sync_fifo.gl0.rd_n_13 ,\gntv_or_sync_fifo.gl0.rd_n_14 }),
        .Q(p_12_out),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_5),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (rst_full_gen_i),
        .\greg.ram_rd_en_i_reg (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_i_3__1(rd_pntr_plus1),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ));
  vfifo_axi_vfifo_ctrl_0_0_memory_183 \gntv_or_sync_fifo.mem 
       (.E(dout_i),
        .I135(I135),
        .Q(p_12_out),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40]_0 (\goreg_dm.dout_i_reg[40] ),
        .\gpr1.dout_i_reg[1] (p_0_out),
        .\gpr1.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .p_19_out(p_19_out));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2 rstblk
       (.E(dout_i),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_arready(m_axi_arready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 (rstblk_n_5),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ({rstblk_n_2,rstblk_n_3}),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (rstblk_n_6),
        .out(rst_full_gen_i),
        .ram_full_fb_i_reg(rstblk_n_1),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_i_reg_1(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    m_axi_wvalid_i,
    m_axi_wready,
    prog_full_i_0,
    prog_full_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input m_axi_wready;
  input prog_full_i_0;
  input prog_full_i;

  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_15 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire prog_full_i;
  wire prog_full_i_0;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire rstblk_n_5;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.E(dout_i),
        .Q(p_0_out),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .empty_fwft_i_reg({rstblk_n_2,rstblk_n_3}),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gmux.gm[1].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .\gmux.gm[2].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gmux.gm[3].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gmux.gm[4].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gmux.gm[4].gms.ms_0 (p_12_out[8]),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .ram_empty_i_reg(rstblk_n_5),
        .ram_empty_i_reg_0(E),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .Q({rstblk_n_2,rstblk_n_3}),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (p_0_out),
        .\gmux.gm[3].gms.ms (rd_pntr_plus1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\greg.ram_rd_en_i_reg (\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .ram_full_i_reg_0(rst_full_gen_i),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(p_0_out),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32]_0 (\goreg_bm.dout_i_reg[32] ),
        .\goreg_bm.dout_i_reg[32]_1 (dout_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1 rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(Q),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ({rstblk_n_2,rstblk_n_3}),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (rstblk_n_5),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    D,
    next_state,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]D;
  output next_state;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire [6:5]ar_fifo_payload;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire dout_i;
  wire empty;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gntv_or_sync_fifo.mem_n_6 ;
  wire \gntv_or_sync_fifo.mem_n_7 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_5;
  wire [1:0]sckt_wr_rst_cc;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D(D[5:4]),
        .E(dout_i),
        .Q(ar_fifo_payload),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(\gntv_or_sync_fifo.mem_n_7 ),
        .empty_fwft_i_reg(empty),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .empty_fwft_i_reg_1(sckt_wr_rst_cc),
        .\gc0.count_d1_reg[0] (rstblk_n_5),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_d1_reg[3]_0 (\gntv_or_sync_fifo.mem_n_6 ),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gcc0.gc0.count_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (ram_empty_i_reg),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 (out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] (E),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_13_out),
        .next_state(next_state),
        .out(p_2_out),
        .\pkt_cnt_reg_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[2] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_fb_i_i_3__2(p_12_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .E(E),
        .Q(p_13_out),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[3] (p_12_out),
        .\gcc0.gc0.count_d1_reg[3]_0 (rstblk_n_5),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (rst_full_gen_i),
        .\greg.ram_rd_en_i_reg (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .out(out),
        .ram_empty_fb_i_i_2__2(rd_pntr_plus1),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_empty_i_reg(p_2_out),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_i_reg_1(ram_empty_i_reg),
        .ram_full_fb_i_reg(p_0_out_0),
        .ram_full_fb_i_reg_0(rstblk_n_3));
  vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D[3:0]),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(ar_fifo_payload),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .count_d10_in(p_12_out),
        .curr_state(curr_state),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.mem_n_6 ),
        .\gfwd_mode.storage_data1_reg[0] (empty),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[4]_0 (\gntv_or_sync_fifo.mem_n_7 ),
        .\goreg_dm.dout_i_reg[6]_0 (dout_i),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[3] (\pkt_cnt_reg_reg[5] [3:0]),
        .\pkt_cnt_reg_reg[3]_0 (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3 rstblk
       (.Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 (rstblk_n_3),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 (sckt_wr_rst_cc),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (rstblk_n_5),
        .out(rst_full_gen_i),
        .ram_full_fb_i_reg(out),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2
   (out,
    ram_full_fb_i_reg,
    prog_full_i,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[13] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    D,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[7] ,
    \gpfs.prog_full_i_reg ,
    aclk,
    Q,
    mcpf_to_argen_payload,
    E,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    ram_full_fb_i_i_3__1,
    ram_full_i_reg,
    curr_state,
    \pkt_cnt_reg_reg[2] );
  output out;
  output ram_full_fb_i_reg;
  output prog_full_i;
  output \goreg_bm.dout_i_reg[8] ;
  output [9:0]\goreg_bm.dout_i_reg[13] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[7] ;
  output \gpfs.prog_full_i_reg ;
  input aclk;
  input [0:0]Q;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input ram_full_fb_i_i_3__1;
  input ram_full_i_reg;
  input curr_state;
  input [0:0]\pkt_cnt_reg_reg[2] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_26 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_27 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_28 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_29 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [9:0]\goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [7:0]p_13_out;
  wire p_2_out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_5;
  wire [1:0]sckt_wr_rst_cc;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (rstblk_n_2),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .S({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .SR(rstblk_n_5),
        .aclk(aclk),
        .empty_fwft_i_reg(out),
        .\gc0.count_d1_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 }),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] (p_13_out),
        .\gmux.gm[1].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_26 ),
        .\gmux.gm[2].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_27 ),
        .\gmux.gm[3].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_28 ),
        .\gmux.gm[4].gms.ms (\gntv_or_sync_fifo.gl0.wr_n_29 ),
        .\gmux.gm[4].gms.ms_0 (p_12_out[8]),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (dout_i),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(p_2_out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_i_reg(ram_full_fb_i_reg),
        .ram_empty_i_reg_0(\gfwd_mode.storage_data1_reg[40] ),
        .ram_empty_i_reg_1(E),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(p_13_out),
        .S({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .SR(rstblk_n_5),
        .aclk(aclk),
        .comp0(\gwss.wsts/comp0 ),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_26 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_27 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_28 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_29 ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gcc0.gc0.count_d1_reg[8]_0 (E),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ({\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 }),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (p_0_out),
        .\gmux.gm[3].gms.ms (rd_pntr_plus1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (rst_full_gen_i),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i_reg),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .ram_full_i_reg_0(rstblk_n_1),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
  vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_12_out),
        .E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(\goreg_bm.dout_i_reg[13] ),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1[35]_i_4_0 (out),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[15]_0 (dout_i),
        .\goreg_bm.dout_i_reg[7]_0 (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_1 ),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i_reg),
        .ram_full_fb_i_i_3__1(ram_full_fb_i_i_3__1));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0 rstblk
       (.Q(Q),
        .SR(rstblk_n_5),
        .aclk(aclk),
        .comp0(\gwss.wsts/comp0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 (rstblk_n_2),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (sckt_wr_rst_cc),
        .out(rst_full_gen_i),
        .ram_empty_fb_i_reg(rstblk_n_1),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(p_2_out),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .ram_full_i_reg_2(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3
   (out,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    we_bcnt,
    m_axi_bready,
    \goreg_dm.dout_i_reg[0]_0 ,
    m_axi_bvalid_0,
    Q,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    m_axi_bvalid,
    mem_init_done,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2);
  output out;
  output \goreg_dm.dout_i_reg[0] ;
  output prog_full_i;
  output we_bcnt;
  output m_axi_bready;
  output \goreg_dm.dout_i_reg[0]_0 ;
  output m_axi_bvalid_0;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input m_axi_bvalid;
  input mem_init_done;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire empty;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire out;
  wire [5:0]p_0_out_0;
  wire [5:0]p_12_out;
  wire p_19_out;
  wire prog_full_i;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_4;
  wire rstblk_n_5;
  wire [1:0]sckt_wr_rst_cc;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(sckt_wr_rst_cc),
        .Q_reg(\goreg_dm.dout_i_reg[0] ),
        .Q_reg_0(Q_reg_1),
        .Q_reg_1(Q_reg_2),
        .aclk(aclk),
        .aempty_fwft_i_reg(rstblk_n_5),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[0] (rstblk_n_4),
        .\gc0.count_d1_reg[5] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\gc0.count_d1_reg[5]_0 (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_fb_i_reg(p_12_out),
        .we_bcnt(we_bcnt));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(p_12_out),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[5] (rstblk_n_4),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] (p_0_out_0),
        .\gpfs.prog_full_i_reg (rst_full_gen_i),
        .out(out),
        .p_19_out(p_19_out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(rstblk_n_1));
  vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.Q(p_12_out),
        .Q_reg(empty),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_1 (\goreg_dm.dout_i_reg[0]_0 ),
        .\goreg_dm.dout_i_reg[0]_2 (rstblk_n_5),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out_0),
        .\gpr1.dout_i_reg[0]_1 (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo rstblk
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(Q),
        .aclk(aclk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_1),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 (sckt_wr_rst_cc),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (rstblk_n_5),
        .out(rst_full_gen_i),
        .ram_full_fb_i_reg(out),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_6 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1
   (out,
    prog_full_i,
    m_axi_awvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_awready,
    m_axi_awvalid_i,
    DI);
  output out;
  output prog_full_i;
  output m_axi_awvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_7 ;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_19_out;
  wire [4:1]plusOp__0;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_4;
  wire rstblk_n_5;
  wire [1:0]sckt_wr_rst_cc;

  vfifo_axi_vfifo_ctrl_0_0_rd_logic_173 \gntv_or_sync_fifo.gl0.rd 
       (.D(plusOp__0),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (rstblk_n_4),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] ({rd_pntr_plus1[3],rd_pntr_plus1[1:0]}),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_13_out),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_i_3(p_12_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_i_reg(rstblk_n_5),
        .ram_full_i_reg_0(rst_full_gen_i),
        .ram_full_i_reg_1(out),
        .ram_full_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_7 ));
  vfifo_axi_vfifo_ctrl_0_0_wr_logic_174 \gntv_or_sync_fifo.gl0.wr 
       (.D(plusOp__0),
        .Q(p_12_out),
        .aclk(aclk),
        .\gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\gcc0.gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .\gcc0.gc0.count_reg[3]_0 (p_13_out),
        .\gpfs.prog_full_i_reg (rst_full_gen_i),
        .\greg.ram_rd_en_i_reg (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg({rd_pntr_plus1[3],rd_pntr_plus1[1:0]}),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .ram_full_fb_i_i_2(p_0_out_0[3:2]),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ));
  vfifo_axi_vfifo_ctrl_0_0_memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(dout_i),
        .Q(p_12_out),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40]_0 (\goreg_dm.dout_i_reg[40] ),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpr1.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .p_19_out(p_19_out));
  vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1 rstblk
       (.E(dout_i),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_awready(m_axi_awready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 (sckt_wr_rst_cc),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 (rstblk_n_5),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_arready,
    m_axi_arvalid_i,
    I135);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I135;

  wire [40:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire out;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo \grf.rf 
       (.I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .p_19_out(p_19_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    m_axi_wvalid_i,
    m_axi_wready,
    prog_full_i_0,
    prog_full_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input m_axi_wready;
  input prog_full_i_0;
  input prog_full_i;

  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire prog_full_i;
  wire prog_full_i_0;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    D,
    next_state,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]D;
  output next_state;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .next_state(next_state),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2
   (out,
    ram_full_fb_i_reg,
    prog_full_i,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[13] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    D,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[7] ,
    \gpfs.prog_full_i_reg ,
    aclk,
    Q,
    mcpf_to_argen_payload,
    E,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    ram_full_fb_i_i_3__1,
    ram_full_i_reg,
    curr_state,
    \pkt_cnt_reg_reg[2] );
  output out;
  output ram_full_fb_i_reg;
  output prog_full_i;
  output \goreg_bm.dout_i_reg[8] ;
  output [9:0]\goreg_bm.dout_i_reg[13] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[7] ;
  output \gpfs.prog_full_i_reg ;
  input aclk;
  input [0:0]Q;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input ram_full_fb_i_i_3__1;
  input ram_full_i_reg;
  input curr_state;
  input [0:0]\pkt_cnt_reg_reg[2] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [9:0]\goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_i_3__1(ram_full_fb_i_i_3__1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3
   (out,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    we_bcnt,
    m_axi_bready,
    \goreg_dm.dout_i_reg[0]_0 ,
    m_axi_bvalid_0,
    Q,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    m_axi_bvalid,
    mem_init_done,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2);
  output out;
  output \goreg_dm.dout_i_reg[0] ;
  output prog_full_i;
  output we_bcnt;
  output m_axi_bready;
  output \goreg_dm.dout_i_reg[0]_0 ;
  output m_axi_bvalid_0;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input m_axi_bvalid;
  input mem_init_done;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1
   (out,
    prog_full_i,
    m_axi_awvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_awready,
    m_axi_awvalid_i,
    DI);
  output out;
  output prog_full_i;
  output m_axi_awvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire prog_full_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.DI(DI),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_arready,
    m_axi_arvalid_i,
    I135);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I135;

  wire [40:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire out;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth inst_fifo_gen
       (.I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .p_19_out(p_19_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    m_axi_wvalid_i,
    m_axi_wready,
    prog_full_i_0,
    prog_full_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input m_axi_wready;
  input prog_full_i_0;
  input prog_full_i;

  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire prog_full_i;
  wire prog_full_i_0;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0 inst_fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    D,
    next_state,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]D;
  output next_state;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .next_state(next_state),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5
   (out,
    ram_full_fb_i_reg,
    prog_full_i,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[13] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    D,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[7] ,
    \gpfs.prog_full_i_reg ,
    aclk,
    Q,
    mcpf_to_argen_payload,
    E,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    ram_full_fb_i_i_3__1,
    ram_full_i_reg,
    curr_state,
    \pkt_cnt_reg_reg[2] );
  output out;
  output ram_full_fb_i_reg;
  output prog_full_i;
  output \goreg_bm.dout_i_reg[8] ;
  output [9:0]\goreg_bm.dout_i_reg[13] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[7] ;
  output \gpfs.prog_full_i_reg ;
  input aclk;
  input [0:0]Q;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input ram_full_fb_i_i_3__1;
  input ram_full_i_reg;
  input curr_state;
  input [0:0]\pkt_cnt_reg_reg[2] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [9:0]\goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_i_3__1(ram_full_fb_i_i_3__1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7
   (out,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    we_bcnt,
    m_axi_bready,
    \goreg_dm.dout_i_reg[0]_0 ,
    m_axi_bvalid_0,
    Q,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    m_axi_bvalid,
    mem_init_done,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2);
  output out;
  output \goreg_dm.dout_i_reg[0] ;
  output prog_full_i;
  output we_bcnt;
  output m_axi_bready;
  output \goreg_dm.dout_i_reg[0]_0 ;
  output m_axi_bvalid_0;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input m_axi_bvalid;
  input mem_init_done;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3 inst_fifo_gen
       (.Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1
   (out,
    prog_full_i,
    m_axi_awvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_awready,
    m_axi_awvalid_i,
    DI);
  output out;
  output prog_full_i;
  output m_axi_awvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire prog_full_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1 inst_fifo_gen
       (.DI(DI),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0
   (\grstd1.grst_full.grst_f.rst_d3_reg ,
    v1_reg,
    ram_full_i_reg,
    ram_full_i_reg_0,
    out,
    ram_full_i_reg_1,
    ram_full_i_reg_2);
  output \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]v1_reg;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input out;
  input ram_full_i_reg_1;
  input ram_full_i_reg_2;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_full_i_reg}));
  LUT5 #(
    .INIT(32'hFFFF0444)) 
    ram_full_fb_i_i_1__0
       (.I0(ram_full_i_reg_0),
        .I1(out),
        .I2(comp0),
        .I3(ram_full_i_reg_1),
        .I4(ram_full_i_reg_2),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0
   (ram_full_fb_i_reg,
    v1_reg_0,
    ram_full_fb_i_i_2__4_0,
    out,
    m_axi_wvalid_i,
    ram_full_i_reg,
    Q);
  output ram_full_fb_i_reg;
  input [3:0]v1_reg_0;
  input ram_full_fb_i_i_2__4_0;
  input out;
  input m_axi_wvalid_i;
  input ram_full_i_reg;
  input [1:0]Q;

  wire [1:0]Q;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire m_axi_wvalid_i;
  wire out;
  wire ram_full_fb_i_i_2__4_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_full_fb_i_i_2__4_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_full_fb_i_i_2__4
       (.I0(out),
        .I1(m_axi_wvalid_i),
        .I2(ram_full_i_reg),
        .I3(comp1),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1
   (ram_empty_fb_i_reg,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    out,
    ram_empty_i_reg_1,
    comp1,
    ram_empty_i_reg_2);
  output ram_empty_fb_i_reg;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_i_reg;
  input ram_empty_i_reg_0;
  input out;
  input ram_empty_i_reg_1;
  input comp1;
  input [0:0]ram_empty_i_reg_2;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire [0:0]ram_empty_i_reg_2;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
  LUT6 #(
    .INIT(64'h5D5D5D5DDDFFDDDD)) 
    ram_empty_fb_i_i_1__0
       (.I0(ram_empty_i_reg_0),
        .I1(out),
        .I2(comp0),
        .I3(ram_empty_i_reg_1),
        .I4(comp1),
        .I5(ram_empty_i_reg_2),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13
   (ram_full_fb_i_reg,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_fb_i_i_3__4_0,
    ram_empty_i_reg,
    mcpf_to_argen_tvalid,
    out,
    Q);
  output ram_full_fb_i_reg;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_fb_i_i_3__4_0;
  input ram_empty_i_reg;
  input mcpf_to_argen_tvalid;
  input out;
  input [1:0]Q;

  wire [1:0]Q;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_empty_fb_i_i_3__4_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_fb_i_i_3__4_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDF00)) 
    ram_empty_fb_i_i_3__4
       (.I0(comp0),
        .I1(ram_empty_i_reg),
        .I2(mcpf_to_argen_tvalid),
        .I3(out),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14
   (ram_empty_fb_i_reg,
    v1_reg_0,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    out,
    ram_empty_i_reg_3);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input ram_empty_i_reg_1;
  input ram_empty_i_reg_2;
  input out;
  input ram_empty_i_reg_3;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000444)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_i_reg_0),
        .I1(comp1),
        .I2(ram_empty_i_reg_1),
        .I3(ram_empty_i_reg_2),
        .I4(out),
        .I5(ram_empty_i_reg_3),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2
   (comp1,
    v1_reg,
    ram_empty_i_reg);
  output comp1;
  input [3:0]v1_reg;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire ram_empty_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8
   (comp0,
    v1_reg,
    ram_full_i_reg);
  output comp0;
  input [3:0]v1_reg;
  input ram_full_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire ram_full_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_full_i_reg}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9
   (ram_full_fb_i_reg,
    v1_reg_0,
    ram_full_fb_i_i_4__1_0,
    out,
    mcpf_to_argen_tvalid);
  output ram_full_fb_i_reg;
  input [3:0]v1_reg_0;
  input ram_full_fb_i_i_4__1_0;
  input out;
  input mcpf_to_argen_tvalid;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_full_fb_i_i_4__1_0;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_full_fb_i_i_4__1_0}));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_full_fb_i_i_4__1
       (.I0(comp1),
        .I1(out),
        .I2(mcpf_to_argen_tvalid),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_arready,
    m_axi_arvalid_i,
    I135);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I135;

  wire [40:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire out;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top \gconvfifo.rf 
       (.I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .p_19_out(p_19_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    m_axi_wvalid_i,
    m_axi_wready,
    prog_full_i_0,
    prog_full_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input m_axi_wready;
  input prog_full_i_0;
  input prog_full_i;

  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire prog_full_i;
  wire prog_full_i_0;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    D,
    next_state,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]D;
  output next_state;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .next_state(next_state),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized2
   (out,
    ram_full_fb_i_reg,
    prog_full_i,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[13] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    D,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[7] ,
    \gpfs.prog_full_i_reg ,
    aclk,
    Q,
    mcpf_to_argen_payload,
    E,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    ram_full_fb_i_i_3__1,
    ram_full_i_reg,
    curr_state,
    \pkt_cnt_reg_reg[2] );
  output out;
  output ram_full_fb_i_reg;
  output prog_full_i;
  output \goreg_bm.dout_i_reg[8] ;
  output [9:0]\goreg_bm.dout_i_reg[13] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[7] ;
  output \gpfs.prog_full_i_reg ;
  input aclk;
  input [0:0]Q;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input ram_full_fb_i_i_3__1;
  input ram_full_i_reg;
  input curr_state;
  input [0:0]\pkt_cnt_reg_reg[2] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [9:0]\goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_i_3__1(ram_full_fb_i_i_3__1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__parameterized3
   (out,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    we_bcnt,
    m_axi_bready,
    \goreg_dm.dout_i_reg[0]_0 ,
    m_axi_bvalid_0,
    Q,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    m_axi_bvalid,
    mem_init_done,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2);
  output out;
  output \goreg_dm.dout_i_reg[0] ;
  output prog_full_i;
  output we_bcnt;
  output m_axi_bready;
  output \goreg_dm.dout_i_reg[0]_0 ;
  output m_axi_bvalid_0;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input m_axi_bvalid;
  input mem_init_done;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_synth__xdcDup__1
   (out,
    prog_full_i,
    m_axi_awvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_awready,
    m_axi_awvalid_i,
    DI);
  output out;
  output prog_full_i;
  output m_axi_awvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire prog_full_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.DI(DI),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss
   (\gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    \gpfs.prog_full_i_reg_2 ,
    \greg.ram_rd_en_i_reg_0 ,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_3 ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gpfs.prog_full_i_reg_1 ;
  input \gpfs.prog_full_i_reg_2 ;
  input \greg.ram_rd_en_i_reg_0 ;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_3 ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire \gpfs.prog_full_i_reg_3 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gfwd_rev.state_reg[0] ),
        .O(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\gpfs.prog_full_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\gpfs.prog_full_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\gpfs.prog_full_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\gpfs.prog_full_i_reg_2 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1 
       (.I0(\gpfs.prog_full_i_reg_3 ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\gpfs.prog_full_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .Q(ram_rd_en_i),
        .R(\gpfs.prog_full_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\gpfs.prog_full_i_reg_2 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175
   (prog_full_i,
    \gpfs.prog_full_i_reg_0 ,
    \greg.ram_rd_en_i_reg_0 ,
    aclk,
    p_19_out,
    \gpfs.prog_full_i_reg_1 ,
    D);
  output prog_full_i;
  input \gpfs.prog_full_i_reg_0 ;
  input \greg.ram_rd_en_i_reg_0 ;
  input aclk;
  input p_19_out;
  input \gpfs.prog_full_i_reg_1 ;
  input [3:0]D;

  wire [3:0]D;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire p_19_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\gpfs.prog_full_i_reg_0 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2_n_0 ),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .O(\gpfs.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .Q(prog_full_i),
        .S(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .Q(ram_rd_en_i),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\gpfs.prog_full_i_reg_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185
   (\gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    \greg.ram_rd_en_i_reg_0 ,
    aclk,
    p_19_out,
    \gpfs.prog_full_i_reg_2 ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input \greg.ram_rd_en_i_reg_0 ;
  input aclk;
  input p_19_out;
  input \gpfs.prog_full_i_reg_2 ;
  input [3:0]D;

  wire [3:0]D;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gpfs.prog_full_i_i_1__4_n_0 ;
  wire \gpfs.prog_full_i_i_2__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire p_19_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(\gpfs.prog_full_i_reg_1 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__4 
       (.I0(\gpfs.prog_full_i_reg_2 ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__1_n_0 ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .O(\gpfs.prog_full_i_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__4_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .Q(ram_rd_en_i),
        .R(\gpfs.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\gpfs.prog_full_i_reg_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    SR,
    \greg.ram_rd_en_i_reg_0 ,
    aclk,
    E,
    p_3_out,
    Q,
    S,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ,
    prog_full_i_0,
    prog_full_i,
    \gpfs.prog_full_i_reg_1 );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]SR;
  input \greg.ram_rd_en_i_reg_0 ;
  input aclk;
  input [0:0]E;
  input p_3_out;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0 ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ;
  input prog_full_i_0;
  input prog_full_i;
  input \gpfs.prog_full_i_reg_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire \gpfs.prog_full_i_i_1__3_n_0 ;
  wire \gpfs.prog_full_i_i_2__0_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_n_0 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire p_3_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire prog_full_i;
  wire prog_full_i_0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(\gpfs.prog_full_i_reg_n_0 ),
        .I1(prog_full_i_0),
        .I2(prog_full_i),
        .O(\gpfs.prog_full_i_reg_0 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__3 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__0_n_0 ),
        .I4(\gpfs.prog_full_i_reg_n_0 ),
        .O(\gpfs.prog_full_i_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gpfs.prog_full_i_i_3_n_0 ),
        .O(\gpfs.prog_full_i_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__3_n_0 ),
        .Q(\gpfs.prog_full_i_reg_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .Q(ram_rd_en_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1
   (prog_full_i,
    \gpfs.prog_full_i_reg_0 ,
    SR,
    E,
    aclk,
    \greg.ram_wr_en_i_reg_0 ,
    p_3_out,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0 ,
    S,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ,
    \pkt_cnt_reg_reg[2] ,
    \gpfs.prog_full_i_reg_1 );
  output prog_full_i;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;
  input [0:0]\greg.ram_wr_en_i_reg_0 ;
  input p_3_out;
  input [7:0]Q;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0 ;
  input [3:0]S;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ;
  input [0:0]\pkt_cnt_reg_reg[2] ;
  input \gpfs.prog_full_i_reg_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_2__3_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [0:0]\greg.ram_wr_en_i_reg_0 ;
  wire p_3_out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire [9:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__3_n_0 ),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[5]),
        .I3(\gpfs.prog_full_i_i_3__0_n_0 ),
        .O(\gpfs.prog_full_i_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[6]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[9]),
        .I4(diff_pntr_pad[8]),
        .I5(diff_pntr_pad[7]),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0_n_0 ),
        .Q(prog_full_i),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_wr_en_i_reg_0 ),
        .Q(ram_wr_en_i),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \pkt_cnt_reg[2]_i_2 
       (.I0(prog_full_i),
        .I1(\pkt_cnt_reg_reg[2] ),
        .O(\gpfs.prog_full_i_reg_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[8:5]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp[9]}),
        .S({1'b0,1'b0,1'b0,\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_wr_pf_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2
   (prog_full_i,
    \gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    p_19_out,
    p_3_out,
    Q,
    S,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0 ,
    \gpfs.prog_full_i_reg_1 );
  output prog_full_i;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input p_19_out;
  input p_3_out;
  input [4:0]Q;
  input [3:0]S;
  input [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0 ;
  input \gpfs.prog_full_i_reg_1 ;

  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0 ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire p_19_out;
  wire p_3_out;
  wire [6:1]plusOp;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:1]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\gpfs.prog_full_i_reg_0 ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(diff_pntr_pad[6]),
        .I1(diff_pntr_pad[5]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[2]),
        .I4(diff_pntr_pad[1]),
        .I5(diff_pntr_pad[3]),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1_n_0 ),
        .Q(prog_full_i),
        .S(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(\gpfs.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\gpfs.prog_full_i_reg_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3:1],plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[3:2],plusOp[6:5]}),
        .S({1'b0,1'b0,\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_arready,
    m_axi_arvalid_i,
    I135);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I135;

  wire [40:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire out;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4 fifo_gen
       (.I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .p_19_out(p_19_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    m_axi_wvalid_i,
    m_axi_wready,
    prog_full_i_0,
    prog_full_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input m_axi_wready;
  input prog_full_i_0;
  input prog_full_i;

  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire prog_full_i;
  wire prog_full_i_0;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized1 fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    D,
    next_state,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]D;
  output next_state;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized3 fifo_gen
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .next_state(next_state),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized2
   (out,
    ram_full_fb_i_reg,
    prog_full_i,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[13] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    D,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[7] ,
    \gpfs.prog_full_i_reg ,
    aclk,
    Q,
    mcpf_to_argen_payload,
    E,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    ram_full_fb_i_i_3__1,
    ram_full_i_reg,
    curr_state,
    \pkt_cnt_reg_reg[2] );
  output out;
  output ram_full_fb_i_reg;
  output prog_full_i;
  output \goreg_bm.dout_i_reg[8] ;
  output [9:0]\goreg_bm.dout_i_reg[13] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[7] ;
  output \gpfs.prog_full_i_reg ;
  input aclk;
  input [0:0]Q;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input ram_full_fb_i_i_3__1;
  input ram_full_i_reg;
  input curr_state;
  input [0:0]\pkt_cnt_reg_reg[2] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [9:0]\goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized5 fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_i_3__1(ram_full_fb_i_i_3__1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized3
   (out,
    tid_fifo_dout,
    prog_full_i,
    we_bcnt,
    m_axi_bready,
    \goreg_dm.dout_i_reg[0] ,
    m_axi_bvalid_0,
    Q,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    m_axi_bvalid,
    mem_init_done,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2);
  output out;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output we_bcnt;
  output m_axi_bready;
  output \goreg_dm.dout_i_reg[0] ;
  output m_axi_bvalid_0;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input m_axi_bvalid;
  input mem_init_done;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__parameterized7 fifo_gen
       (.Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_dout),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1
   (out,
    prog_full_i,
    m_axi_awvalid,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    p_19_out,
    m_axi_awready,
    m_axi_awvalid_i,
    DI);
  output out;
  output prog_full_i;
  output m_axi_awvalid;
  output [40:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire prog_full_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4__xdcDup__1 fifo_gen
       (.DI(DI),
        .Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module vfifo_axi_vfifo_ctrl_0_0_flag_gen
   (mcdf_full,
    mcpf_full,
    mctf_full,
    vfifo_s2mm_channel_full,
    Q_reg,
    aclk,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    Q_reg_3,
    Q_reg_4,
    Q);
  output [1:0]mcdf_full;
  output [1:0]mcpf_full;
  output [1:0]mctf_full;
  output [1:0]vfifo_s2mm_channel_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]Q;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire aclk;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mcdf_full[0]),
        .I1(mcpf_full[0]),
        .I2(mctf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mcdf_full[1]),
        .I1(mcpf_full[1]),
        .I2(mctf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156 gflag_gen_mpdf
       (.Q_reg(Q_reg_1),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .mcpf_full(mcpf_full));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157 gflag_gen_mtdf
       (.Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .aclk(aclk),
        .mctf_full(mctf_full));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
   (\gfwd_mode.storage_data1_reg[0] ,
    p_0_out,
    \active_ch_dly_reg[4]_9 ,
    aclk_0,
    ram_init_done_i_reg,
    \init_addr_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    rom_rd_addr_int_1,
    \gfwd_mode.m_valid_i_reg_1 ,
    DI,
    S,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_int_0,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \active_ch_dly_reg[1][0]_0 ,
    \active_ch_dly_reg[1][0]_1 ,
    \gfwd_mode.storage_data1_reg[66] ,
    aclk_1,
    aclk,
    Q,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    storage_data1,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_4 ,
    awgen_to_mctf_tvalid,
    \no_of_bytes_reg[5] ,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    sdpo_int,
    CO,
    sdp_rd_addr_in_i_1,
    \gin_reg.wr_pntr_pf_dly_reg[7]_0 ,
    sdp_rd_addr_in_i_2,
    Q_reg,
    pntrs_eql_dly,
    vfifo_idle,
    E,
    D);
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output p_0_out;
  output \active_ch_dly_reg[4]_9 ;
  output aclk_0;
  output ram_init_done_i_reg;
  output \init_addr_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\gfwd_mode.storage_data1_reg[45] ;
  output [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output rom_rd_addr_int_0;
  output [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  output \active_ch_dly_reg[1][0]_0 ;
  output \active_ch_dly_reg[1][0]_1 ;
  output [66:0]\gfwd_mode.storage_data1_reg[66] ;
  output [31:0]aclk_1;
  input aclk;
  input [1:0]Q;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input [0:0]storage_data1;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input awgen_to_mctf_tvalid;
  input [1:0]\no_of_bytes_reg[5] ;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [5:0]sdpo_int;
  input [0:0]CO;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  input sdp_rd_addr_in_i_2;
  input Q_reg;
  input pntrs_eql_dly;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRD;
  wire [6:1]CHANNEL_DEPTH;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]DI;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire [0:0]S;
  wire aclk;
  wire aclk_0;
  wire [31:0]aclk_1;
  wire \active_ch_dly_reg[0]_5 ;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[1][0]_1 ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2]_7 ;
  wire \active_ch_dly_reg[3]_8 ;
  wire \active_ch_dly_reg[4]_9 ;
  wire [1:1]active_ch_valid_dly;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [66:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire \init_addr_reg[0] ;
  wire [65:65]m_axis_payload_wr_out_i;
  wire [1:0]\no_of_bytes_reg[5] ;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i_reg;
  wire [31:0]rd_data_wr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire [32:1]s_axis_payload_wr_in_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [5:0]sdpo_int;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_64;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_66;
  wire sdpram_top_inst_n_67;
  wire sdpram_top_inst_n_68;
  wire sdpram_top_inst_n_69;
  wire sdpram_top_inst_n_70;
  wire sdpram_top_inst_n_71;
  wire sdpram_top_inst_n_72;
  wire sdpram_top_inst_n_73;
  wire sdpram_top_inst_n_74;
  wire [21:21]spo_int;
  wire [0:0]storage_data1;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__10
       (.I0(\active_ch_dly_reg[1]_6 ),
        .I1(active_ch_valid_dly),
        .I2(Q_reg),
        .I3(pntrs_eql_dly),
        .I4(vfifo_idle[1]),
        .O(\active_ch_dly_reg[1][0]_1 ));
  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__9
       (.I0(\active_ch_dly_reg[1]_6 ),
        .I1(active_ch_valid_dly),
        .I2(Q_reg),
        .I3(pntrs_eql_dly),
        .I4(vfifo_idle[0]),
        .O(\active_ch_dly_reg[1][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_5 ),
        .Q(\active_ch_dly_reg[1]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_6 ),
        .Q(\active_ch_dly_reg[2]_7 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_7 ),
        .Q(\active_ch_dly_reg[3]_8 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_8 ),
        .Q(\active_ch_dly_reg[4]_9 ),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0 depth_rom_inst
       (.D({spo_int,\gfwd_mode.storage_data1_reg[0] }),
        .Q({CHANNEL_DEPTH[6],CHANNEL_DEPTH[1]}),
        .aclk(aclk),
        .\greg_out.QSPO_reg[16]_0 (Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(active_ch_valid_dly),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.D({CHANNEL_DEPTH[6],CHANNEL_DEPTH[1]}),
        .D_0(D_0),
        .Q(Q),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12]_0 (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3 mcf2awgen_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({m_axis_payload_wr_out_i,rd_data_wr_i,s_axis_payload_wr_in_i,\gfwd_mode.storage_data1_reg[0] }),
        .E(p_0_out_0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.m_valid_i_reg_3 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.m_valid_i_reg_4 (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66] ),
        .\no_of_bytes_reg[5] (\no_of_bytes_reg[5] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_64}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_65,sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_45,1'b0,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_69,sdpram_top_inst_n_70,sdpram_top_inst_n_71}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_72,sdpram_top_inst_n_73,sdpram_top_inst_n_74}));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2 s2mm_reg_slice_inst
       (.D({spo_int,\gfwd_mode.storage_data1_reg[0] }),
        .E(p_0_out_0),
        .Q(s_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (E),
        .\gfwd_mode.storage_data1_reg[32]_1 (D),
        .\gstage1.q_dly_reg[1] (ram_init_done_i_reg),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top sdpram_top_inst
       (.ADDRD(ADDRD),
        .CO(pntr_rchd_end_addr),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .DI({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40}),
        .D_0(D_0),
        .Q(Q[0]),
        .S({sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1({m_axis_payload_wr_out_i,rd_data_wr_i}),
        .aclk_2(sdpram_top_inst_n_64),
        .aclk_3({sdpram_top_inst_n_65,sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}),
        .aclk_4({sdpram_top_inst_n_69,sdpram_top_inst_n_70,sdpram_top_inst_n_71}),
        .aclk_5({sdpram_top_inst_n_72,sdpram_top_inst_n_73,sdpram_top_inst_n_74}),
        .aclk_6(aclk_1),
        .\gfwd_mode.storage_data1_reg[0] ({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[45] (S),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_1 (\gfwd_mode.storage_data1_reg[45]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\gin_reg.wr_pntr_pf_dly_reg[7]_0 (\gin_reg.wr_pntr_pf_dly_reg[7]_0 ),
        .\init_addr_reg[0]_0 (\init_addr_reg[0] ),
        .\init_addr_reg[0]_1 (sdpram_top_inst_n_45),
        .\init_addr_reg[0]_2 (DI),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_0(ram_init_done_i_reg),
        .ram_reg_0_1_6_11_i_7__1(CO),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0
   (aclk_0,
    D,
    pntrs_eql_dly,
    \active_ch_dly_reg[1][0]_0 ,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0]_0 ,
    aclk_1,
    aclk,
    Q,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    pntr_rchd_end_addr0_carry__1_0,
    \active_ch_dly_reg[4]_9 ,
    p_0_out,
    mcdf_full);
  output aclk_0;
  output [0:0]D;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[1][0]_0 ;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0]_0 ;
  output [12:0]aclk_1;
  input aclk;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input [31:0]sdpo_int;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg ;
  input \gin_reg.rd_pntr_pf_dly_reg[0] ;
  input pntr_rchd_end_addr0_carry__1_0;
  input \active_ch_dly_reg[4]_9 ;
  input p_0_out;
  input [1:0]mcdf_full;

  wire [0:0]D;
  wire [1:0]Q;
  wire aclk;
  wire aclk_0;
  wire [12:0]aclk_1;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_9 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire \active_ch_dly_reg_n_0_[4][0] ;
  wire areset_d1;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire eqOp_carry__0_n_3;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_30 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ;
  wire lsb_eql;
  wire [1:0]mcdf_full;
  wire msb_eql;
  wire p_0_out;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_0;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_0;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_5;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire we_int;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[1][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(\active_ch_dly_reg_n_0_[4][0] ),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_0,D}),
        .Q({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .aclk(aclk),
        .\greg_out.QSPO_reg[16]_0 (Q[0]));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 }));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:2],lsb_eql,eqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 }));
  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],msb_eql,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 }));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized0 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0]_0 (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.A(\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .Q(Q[1]),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ),
        .aclk(aclk),
        .\eqOp_inferred__0/i__carry__0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .\gstage1.q_dly_reg[15]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }),
        .\gstage1.q_dly_reg[31]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ),
        .sdpo_int(sdpo_int));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay_127 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 }),
        .D({s2mm_reg_slice_inst_n_5,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}),
        .Q(Q[1]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 }),
        .aclk(aclk),
        .\eqOp_inferred__0/i__carry__0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }),
        .\gstage1.q_dly_reg[12]_0 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ),
        .\gstage1.q_dly_reg[15]_0 (sdpram_top_inst_n_45),
        .\gstage1.q_dly_reg[16]_0 (sdpram_top_inst_n_46),
        .\gstage1.q_dly_reg[17]_0 (sdpram_top_inst_n_47),
        .\gstage1.q_dly_reg[18]_0 (sdpram_top_inst_n_48),
        .\gstage1.q_dly_reg[19]_0 (sdpram_top_inst_n_49),
        .\gstage1.q_dly_reg[20]_0 (sdpram_top_inst_n_50),
        .\gstage1.q_dly_reg[21]_0 (sdpram_top_inst_n_17),
        .\gstage1.q_dly_reg[22]_0 (sdpram_top_inst_n_51),
        .\gstage1.q_dly_reg[23]_0 (sdpram_top_inst_n_52),
        .\gstage1.q_dly_reg[24]_0 (sdpram_top_inst_n_53),
        .\gstage1.q_dly_reg[25]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }),
        .\gstage1.q_dly_reg[25]_1 (sdpram_top_inst_n_54),
        .\gstage1.q_dly_reg[26]_0 (sdpram_top_inst_n_55),
        .\gstage1.q_dly_reg[27]_0 (sdpram_top_inst_n_56),
        .\gstage1.q_dly_reg[28]_0 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ),
        .\gstage1.q_dly_reg[31]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .Q_reg(\active_ch_dly_reg_n_0_[4][0] ),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_18}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_16,1'b0,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28}));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_128 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_0,D}),
        .O(sdpram_top_inst_n_1),
        .WR_DATA(s2mm_reg_slice_inst_n_4),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_5),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpram_top_inst_n_2),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .D(D),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}),
        .O(sdpram_top_inst_n_1),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}),
        .WR_DATA(s2mm_reg_slice_inst_n_4),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1(sdpram_top_inst_n_18),
        .aclk_2({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22}),
        .aclk_3({sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25}),
        .aclk_4({sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28}),
        .aclk_5(aclk_1),
        .\gfwd_mode.m_valid_i_reg (sdpram_top_inst_n_17),
        .\gfwd_mode.m_valid_i_reg_0 ({sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}),
        .\gfwd_mode.m_valid_i_reg_1 (sdpram_top_inst_n_45),
        .\gfwd_mode.m_valid_i_reg_10 (sdpram_top_inst_n_54),
        .\gfwd_mode.m_valid_i_reg_11 (sdpram_top_inst_n_55),
        .\gfwd_mode.m_valid_i_reg_12 (sdpram_top_inst_n_56),
        .\gfwd_mode.m_valid_i_reg_2 (sdpram_top_inst_n_46),
        .\gfwd_mode.m_valid_i_reg_3 (sdpram_top_inst_n_47),
        .\gfwd_mode.m_valid_i_reg_4 (sdpram_top_inst_n_48),
        .\gfwd_mode.m_valid_i_reg_5 (sdpram_top_inst_n_49),
        .\gfwd_mode.m_valid_i_reg_6 (sdpram_top_inst_n_50),
        .\gfwd_mode.m_valid_i_reg_7 (sdpram_top_inst_n_51),
        .\gfwd_mode.m_valid_i_reg_8 (sdpram_top_inst_n_52),
        .\gfwd_mode.m_valid_i_reg_9 (sdpram_top_inst_n_53),
        .\gfwd_mode.storage_data1_reg[0] ({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[10] (\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .\init_addr_reg[0] (sdpram_top_inst_n_16),
        .pntr_rchd_end_addr0_carry__1(pntr_rchd_end_addr0_carry__1_0),
        .pntr_roll_over(pntr_roll_over),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpram_top_inst_n_2),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1
   (active_ch_dly_reg_r_1_0,
    active_ch_dly_reg_r_2_0,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    aclk_0,
    CO,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[25] ,
    aclk_1,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    Q,
    aclk,
    storage_data1,
    ADDRD,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    \greg_out.QSPO_reg[11] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    areset_d1,
    awgen_to_mctf_tvalid,
    ram_init_done_i,
    geqOp_carry,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    rom_rd_addr_i,
    \gfwd_mode.storage_data1_reg[15] ,
    \gfwd_mode.storage_data1_reg[15]_0 ,
    \gfwd_mode.storage_data1_reg[13] ,
    D,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5);
  output active_ch_dly_reg_r_1_0;
  output active_ch_dly_reg_r_2_0;
  output \active_ch_dly_reg[4]_0 ;
  output p_0_out;
  output aclk_0;
  output [0:0]CO;
  output [5:0]sdpo_int;
  output [25:0]\gfwd_mode.storage_data1_reg[25] ;
  output [11:0]aclk_1;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  input [1:0]Q;
  input aclk;
  input [0:0]storage_data1;
  input [0:0]ADDRD;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input \gin_reg.wr_pntr_pf_dly_reg[7] ;
  input \greg_out.QSPO_reg[11] ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input ram_init_done_i;
  input geqOp_carry;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input rom_rd_addr_i;
  input [0:0]\gfwd_mode.storage_data1_reg[15] ;
  input [6:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  input [7:0]\gfwd_mode.storage_data1_reg[13] ;
  input [11:0]D;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire [1:0]Q;
  wire [11:6]QSPO;
  wire [0:0]S;
  wire [20:0]S_PAYLOAD_DATA;
  wire [11:11]WR_DATA_0;
  wire aclk;
  wire aclk_0;
  wire [11:0]aclk_1;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_0_n_0;
  wire active_ch_dly_reg_r_1_0;
  wire active_ch_dly_reg_r_2_0;
  wire active_ch_dly_reg_r_n_0;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire geqOp_carry;
  wire [7:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  wire [25:0]\gfwd_mode.storage_data1_reg[25] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \greg_out.QSPO_reg[11] ;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire [5:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire [0:0]storage_data1;
  wire [11:0]wr_data_i;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(storage_data1),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_0 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2_0),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_0_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_0_n_0),
        .Q(active_ch_dly_reg_r_1_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_0),
        .Q(active_ch_dly_reg_r_2_0),
        .R(Q[1]));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2 depth_rom_inst
       (.D({QSPO[11],QSPO[6]}),
        .Q(Q[0]),
        .aclk(aclk),
        .\greg_out.QSPO_reg[11]_0 (\greg_out.QSPO_reg[11] ),
        .storage_data1(storage_data1));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO[11],QSPO[6]}),
        .Q(Q),
        .aclk(aclk),
        .geqOp_carry_0(geqOp_carry),
        .\gin_reg.rd_pntr_pf_dly_reg[11]_0 (D),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[11]_0 (wr_data_i),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6 mcf2awgen_reg_slice_inst
       (.D({sdpo_int,S_PAYLOAD_DATA[20:14],\gfwd_mode.storage_data1_reg[13] ,S_PAYLOAD_DATA[5:0]}),
        .E(p_0_out_0),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_5(ENA_dly_D_5),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.storage_data1_reg[25]_0 (\gfwd_mode.storage_data1_reg[25] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_17,1'b0,1'b0,sdpram_top_inst_n_18}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({S,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED[3],CO,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,sdpram_top_inst_n_16}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b1,sdpram_top_inst_n_3,\gin_reg.wr_pntr_roll_over_dly_reg }));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.ADDRD(ADDRD),
        .CO(CO),
        .E(p_0_out_0),
        .O(sdpram_top_inst_n_1),
        .Q({S_PAYLOAD_DATA[14],S_PAYLOAD_DATA[5:0]}),
        .WR_DATA({WR_DATA_0,s2mm_reg_slice_inst_n_2}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[15]_0 (\gfwd_mode.storage_data1_reg[15] ),
        .\gfwd_mode.storage_data1_reg[15]_1 (\gfwd_mode.storage_data1_reg[15]_0 ),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int[5],S_PAYLOAD_DATA[15]}),
        .we_int(s2mm_reg_slice_inst_n_3));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0 sdpram_top_inst
       (.ADDRD(ADDRD),
        .CO(CO),
        .DI(sdpram_top_inst_n_16),
        .O(sdpram_top_inst_n_1),
        .S(sdpram_top_inst_n_3),
        .WR_DATA({WR_DATA_0,s2mm_reg_slice_inst_n_2}),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1({sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33}),
        .aclk_2(aclk_1),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\init_addr_reg[0] ({sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int,S_PAYLOAD_DATA[20:15]}),
        .storage_data1(storage_data1),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2
   (\gfwd_mode.storage_data1_reg[0] ,
    aclk_0,
    \gfwd_mode.m_valid_i_reg ,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0]_0 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[12] ,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    aclk,
    \active_ch_dly_reg[4][0]_1 ,
    Q,
    rom_rd_addr_int,
    storage_data1,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    \gclr.prog_full_i_reg_0 ,
    rom_rd_addr_i,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    mctf_full,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output \gfwd_mode.storage_data1_reg[0] ;
  output aclk_0;
  output \gfwd_mode.m_valid_i_reg ;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0]_0 ;
  output [11:0]sdpo_int;
  output [12:0]\gfwd_mode.storage_data1_reg[12] ;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input aclk;
  input \active_ch_dly_reg[4][0]_1 ;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input \gclr.prog_full_i_reg_0 ;
  input rom_rd_addr_i;
  input \active_ch_dly_reg[4]_0 ;
  input p_0_out;
  input [1:0]mctf_full;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [1:0]Q;
  wire aclk;
  wire aclk_0;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire \active_ch_dly_reg_n_0_[4][0] ;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [0:0]storage_data1;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg_n_0_[4][0] ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_1 ),
        .O(active_ch_dly_reg_gate_n_0));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\greg_out.QSPO_reg[11]_0 (s2mm_reg_slice_inst_n_7),
        .\greg_out.QSPO_reg[6]_0 (\gfwd_mode.storage_data1_reg[0] ));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .Q_reg(\active_ch_dly_reg_n_0_[4][0] ),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_1 (\gclr.prog_full_i_reg_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[11]_0 ({s2mm_reg_slice_inst_n_6,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[11]_0 (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(p_0_out_0),
        .ENB_I(ENB_I),
        .ENB_I_2(ENB_I_2),
        .ENB_I_3(ENB_I_3),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_6(ENB_dly_D_6),
        .ENB_dly_D_7(ENB_dly_D_7),
        .Q(\gfwd_mode.storage_data1_reg[12] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_19,1'b0,1'b0,sdpram_top_inst_n_20}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b1,sdpram_top_inst_n_3,sdpram_top_inst_n_4}));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .E(p_0_out_0),
        .O(sdpram_top_inst_n_1),
        .S(s2mm_reg_slice_inst_n_5),
        .WR_DATA(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_6),
        .\gfwd_mode.storage_data1_reg[0]_0 (s2mm_reg_slice_inst_n_7),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(sdpram_top_inst_n_1),
        .S(s2mm_reg_slice_inst_n_5),
        .WR_DATA(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1(sdpo_int),
        .\gfwd_mode.m_valid_i_reg ({sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .\gfwd_mode.storage_data1_reg[0] ({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}),
        .\gfwd_mode.storage_data1_reg[8] (\gfwd_mode.storage_data1_reg[0] ),
        .\init_addr_reg[0] ({sdpram_top_inst_n_3,sdpram_top_inst_n_4}),
        .\init_addr_reg[0]_0 ({sdpram_top_inst_n_19,sdpram_top_inst_n_20}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(storage_data1),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3
   (Q,
    \active_ch_dly_reg[4]_1 ,
    p_0_out,
    aclk_0,
    \gfwd_mode.storage_data1_reg[24] ,
    sdpo_int,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    aclk,
    \active_ch_dly_reg[4][0]_0 ,
    i_primitive,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_pf_dly_reg[7]_0 ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg ,
    ram_init_done_i,
    geqOp_carry,
    rom_rd_addr_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[14] ,
    D,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5);
  output [0:0]Q;
  output \active_ch_dly_reg[4]_1 ;
  output p_0_out;
  output aclk_0;
  output [24:0]\gfwd_mode.storage_data1_reg[24] ;
  output [11:0]sdpo_int;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  input aclk;
  input \active_ch_dly_reg[4][0]_0 ;
  input [1:0]i_primitive;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input \gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg ;
  input ram_init_done_i;
  input geqOp_carry;
  input rom_rd_addr_i;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [14:0]\gfwd_mode.storage_data1_reg[14] ;
  input [11:0]D;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;

  wire [11:0]D;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire [0:0]Q;
  wire [11:6]QSPO;
  wire [25:0]S_PAYLOAD_DATA;
  wire aclk;
  wire aclk_0;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire active_ch_dly_reg_gate_n_0;
  wire areset_d1;
  wire geqOp_carry;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [14:0]\gfwd_mode.storage_data1_reg[14] ;
  wire [24:0]\gfwd_mode.storage_data1_reg[24] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  wire [1:0]i_primitive;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_21;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_4;
  wire [11:0]wr_data_i;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(Q),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_1 ),
        .R(i_primitive[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5 depth_rom_inst
       (.D({QSPO[11],QSPO[6]}),
        .Q(Q),
        .aclk(aclk),
        .\greg_out.QSPO_reg[11]_0 (i_primitive[0]),
        .\greg_out.QSPO_reg[11]_1 (s2mm_reg_slice_inst_n_21));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized1_56 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO[11],QSPO[6]}),
        .aclk(aclk),
        .geqOp_carry_0(geqOp_carry),
        .\gin_reg.rd_pntr_pf_dly_reg[11]_0 (D),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[11]_0 (wr_data_i),
        .i_primitive(i_primitive),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9 mcf2awgen_reg_slice_inst
       (.E(p_0_out_0),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_5(ENA_dly_D_5),
        .S_PAYLOAD_DATA(S_PAYLOAD_DATA),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.storage_data1_reg[24]_0 (\gfwd_mode.storage_data1_reg[24] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_19,1'b0,1'b0,sdpram_top_inst_n_20}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b1,sdpram_top_inst_n_3,sdpram_top_inst_n_4}));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .E(p_0_out_0),
        .O(sdpram_top_inst_n_1),
        .Q({S_PAYLOAD_DATA[13:0],Q}),
        .S(s2mm_reg_slice_inst_n_4),
        .WR_DATA(s2mm_reg_slice_inst_n_1),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (wr_data_i[11]),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (s2mm_reg_slice_inst_n_21),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[14]_0 (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({S_PAYLOAD_DATA[25],S_PAYLOAD_DATA[14]}),
        .we_int(s2mm_reg_slice_inst_n_2));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(sdpram_top_inst_n_1),
        .S(s2mm_reg_slice_inst_n_4),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1(sdpo_int),
        .\gfwd_mode.m_valid_i_reg (wr_data_i[10:0]),
        .\gfwd_mode.storage_data1_reg[0] ({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (s2mm_reg_slice_inst_n_1),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\gin_reg.wr_pntr_pf_dly_reg[7]_0 (\gin_reg.wr_pntr_pf_dly_reg[7]_0 ),
        .\init_addr_reg[0] ({sdpram_top_inst_n_3,sdpram_top_inst_n_4}),
        .\init_addr_reg[0]_0 ({sdpram_top_inst_n_19,sdpram_top_inst_n_20}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(S_PAYLOAD_DATA[25:14]),
        .storage_data1(Q),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4
   (\gfwd_mode.storage_data1_reg[0] ,
    aclk_0,
    \pf_thresh_dly_reg[2][4] ,
    \gfwd_mode.m_valid_i_reg ,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0]_0 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[12] ,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    aclk,
    \active_ch_dly_reg[4][0]_1 ,
    i_primitive,
    rom_rd_addr_int,
    Q,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i,
    rom_rd_addr_i,
    \active_ch_dly_reg[4]_1 ,
    p_0_out,
    mcpf_full,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output \gfwd_mode.storage_data1_reg[0] ;
  output aclk_0;
  output \pf_thresh_dly_reg[2][4] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0]_0 ;
  output [11:0]sdpo_int;
  output [12:0]\gfwd_mode.storage_data1_reg[12] ;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input aclk;
  input \active_ch_dly_reg[4][0]_1 ;
  input [1:0]i_primitive;
  input rom_rd_addr_int;
  input [0:0]Q;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input \active_ch_dly_reg[4]_1 ;
  input p_0_out;
  input [1:0]mcpf_full;
  input [11:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [0:0]Q;
  wire aclk;
  wire aclk_0;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire active_ch_dly_reg_gate_n_0;
  wire \active_ch_dly_reg_n_0_[4][0] ;
  wire areset_d1;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [11:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]i_primitive;
  wire [1:0]mcpf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[2][4] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg_n_0_[4][0] ),
        .R(i_primitive[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_1 ),
        .O(active_ch_dly_reg_gate_n_0));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .aclk(aclk),
        .\greg_out.QSPO_reg[11]_0 (i_primitive[0]),
        .\greg_out.QSPO_reg[11]_1 (s2mm_reg_slice_inst_n_7),
        .\greg_out.QSPO_reg[6]_0 (\gfwd_mode.storage_data1_reg[0] ));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_wr_pf_ss__parameterized2_81 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q_reg(\active_ch_dly_reg_n_0_[4][0] ),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gin_reg.rd_pntr_pf_dly_reg[11]_0 ({sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[11]_0 (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .i_primitive(i_primitive),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[0][4]_0 (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .\pf_thresh_dly_reg[2][4]_0 (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over(pntr_roll_over));
  vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3 \gmcpf_pf_gen.thresh_rom_inst 
       (.aclk(aclk),
        .\greg_out.QSPO_reg[4]_0 (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .\greg_out.QSPO_reg[4]_1 (i_primitive[0]));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_82 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(p_0_out_0),
        .ENB_I(ENB_I),
        .ENB_I_2(ENB_I_2),
        .ENB_I_3(ENB_I_3),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_6(ENB_dly_D_6),
        .ENB_dly_D_7(ENB_dly_D_7),
        .Q(\gfwd_mode.storage_data1_reg[12] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_19,1'b0,1'b0,sdpram_top_inst_n_20}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__0_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b1,sdpram_top_inst_n_3,sdpram_top_inst_n_4}));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_83 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .E(p_0_out_0),
        .O(sdpram_top_inst_n_1),
        .S(s2mm_reg_slice_inst_n_6),
        .WR_DATA({s2mm_reg_slice_inst_n_2,s2mm_reg_slice_inst_n_3}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (s2mm_reg_slice_inst_n_7),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_4));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_17,sdpram_top_inst_n_18}),
        .O(sdpram_top_inst_n_1),
        .Q(Q),
        .S(s2mm_reg_slice_inst_n_6),
        .WR_DATA({s2mm_reg_slice_inst_n_2,s2mm_reg_slice_inst_n_3}),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .aclk_1(sdpo_int),
        .\gfwd_mode.m_valid_i_reg ({sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}),
        .\gfwd_mode.storage_data1_reg[0] ({sdpram_top_inst_n_3,sdpram_top_inst_n_4}),
        .\gfwd_mode.storage_data1_reg[0]_0 ({sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24}),
        .\init_addr_reg[0] ({sdpram_top_inst_n_19,sdpram_top_inst_n_20}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_4));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top
   (active_ch_dly_reg_r_1,
    active_ch_dly_reg_r_2,
    sdp_rd_addr_in_i,
    POR_B,
    POR_B_0,
    POR_B_1,
    I135,
    \gnstage1.q_dly_reg[1][0] ,
    CO,
    sdpo_int,
    p_19_out_5,
    we_ar_txn,
    E,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0] ,
    WR_DATA,
    \gstage1.q_dly_reg[14] ,
    aclk,
    Q,
    storage_data1,
    ram_rstram_b,
    ram_rstram_b_6,
    ram_rstram_b_7,
    ADDRD,
    rom_rd_addr_int,
    \greg_out.QSPO_reg[11] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    \gclr.prog_full_i_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    \gcc0.gc0.count_d1_reg[3] ,
    rom_rd_addr_i,
    mem_init_done,
    out,
    mctf_full,
    ram_reg_0_1_30_31,
    \gfwd_mode.storage_data1_reg[15] ,
    D,
    \gfwd_mode.storage_data1_reg[13] );
  output active_ch_dly_reg_r_1;
  output active_ch_dly_reg_r_2;
  output sdp_rd_addr_in_i;
  output POR_B;
  output POR_B_0;
  output POR_B_1;
  output [8:0]I135;
  output \gnstage1.q_dly_reg[1][0] ;
  output [0:0]CO;
  output [5:0]sdpo_int;
  output p_19_out_5;
  output we_ar_txn;
  output [0:0]E;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0] ;
  output [28:0]WR_DATA;
  output [6:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input [1:0]Q;
  input [0:0]storage_data1;
  input ram_rstram_b;
  input ram_rstram_b_6;
  input ram_rstram_b_7;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \greg_out.QSPO_reg[11] ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_mode.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input \gclr.prog_full_i_reg_0 ;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input \gcc0.gc0.count_d1_reg[3] ;
  input rom_rd_addr_i;
  input mem_init_done;
  input out;
  input [1:0]mctf_full;
  input [28:0]ram_reg_0_1_30_31;
  input [0:0]\gfwd_mode.storage_data1_reg[15] ;
  input [6:0]D;
  input [7:0]\gfwd_mode.storage_data1_reg[13] ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]I135;
  wire POR_B;
  wire POR_B_0;
  wire POR_B_1;
  wire [1:0]Q;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_1;
  wire active_ch_dly_reg_r_2;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ;
  wire bram_inst_n_10;
  wire bram_inst_n_11;
  wire bram_inst_n_12;
  wire bram_inst_n_13;
  wire bram_inst_n_14;
  wire bram_inst_n_15;
  wire bram_inst_n_16;
  wire bram_inst_n_17;
  wire bram_inst_n_18;
  wire bram_inst_n_19;
  wire bram_inst_n_20;
  wire bram_inst_n_21;
  wire bram_inst_n_22;
  wire bram_inst_n_23;
  wire bram_inst_n_9;
  wire [25:0]bram_payload;
  wire [12:1]bram_rd_addr;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire \gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [7:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \greg_out.QSPO_reg[11] ;
  wire [6:0]\gstage1.q_dly_reg[14] ;
  wire mcf_inst_n_51;
  wire [1:0]mctf_full;
  wire mem_init_done;
  wire out;
  wire p_19_out_5;
  wire ram_init_done_i;
  wire [28:0]ram_reg_0_1_30_31;
  wire ram_rstram_b;
  wire ram_rstram_b_6;
  wire ram_rstram_b_7;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;
  wire [5:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_ar_txn;

  vfifo_axi_vfifo_ctrl_0_0_bram_top bram_inst
       (.D({bram_inst_n_9,bram_inst_n_10,bram_inst_n_11,bram_inst_n_12,bram_inst_n_13,bram_inst_n_14,bram_inst_n_15,bram_inst_n_16,bram_inst_n_17,bram_inst_n_18,bram_inst_n_19,bram_inst_n_20,bram_inst_n_21,bram_inst_n_22,bram_inst_n_23}),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .ENA_dly_D_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ),
        .ENA_dly_D_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .ENB_dly_D_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ),
        .ENB_dly_D_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ),
        .POR_B(POR_B),
        .POR_B_0(POR_B_0),
        .POR_B_1(POR_B_1),
        .Q(bram_payload),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (bram_rd_addr),
        .ram_rstram_b(ram_rstram_b),
        .ram_rstram_b_6(ram_rstram_b_6),
        .ram_rstram_b_7(ram_rstram_b_7));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized2 \gbmg_do.bram_dout_dly_inst 
       (.D({bram_inst_n_9,bram_inst_n_10,bram_inst_n_11,bram_inst_n_12,bram_inst_n_13,bram_inst_n_14,bram_inst_n_15,bram_inst_n_16,bram_inst_n_17,bram_inst_n_18,bram_inst_n_19,bram_inst_n_20,bram_inst_n_21,bram_inst_n_22,bram_inst_n_23}),
        .Q({\gstage1.q_dly_reg[14] [6],I135[7:0],\gstage1.q_dly_reg[14] [5:0]}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gstage1.q_dly_reg[14]_0 (Q[1]),
        .mem_init_done(mem_init_done),
        .ram_reg_0_1_30_31(ram_reg_0_1_30_31));
  vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0 mcf_inst
       (.ADDRD(ADDRD),
        .CO(CO),
        .D(sdp_rd_addr_in_i),
        .DI(DI),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ),
        .ENA_dly_D_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .ENA_dly_D_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ),
        .ENB_dly_D_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .ENB_dly_D_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .active_ch_dly_reg_r_1(active_ch_dly_reg_r_1),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[12] ({bram_rd_addr,mcf_inst_n_51}),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[13] ),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gfwd_mode.storage_data1_reg[15]_0 (D),
        .\gfwd_mode.storage_data1_reg[25] (bram_payload),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\greg_out.QSPO_reg[11] (\greg_out.QSPO_reg[11] ),
        .mctf_full(mctf_full),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1 tid_dly_inst
       (.I135(I135[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[0][0]_0 (mcf_inst_n_51));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_15 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0] ),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out_5(p_19_out_5),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0
   (Q,
    sdp_rd_addr_in_i,
    mcpf_to_argen_payload,
    POR_B_2,
    POR_B_3,
    POR_B_4,
    mcpf_to_argen_tvalid,
    \pf_thresh_dly_reg[2][4] ,
    E,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0] ,
    aclk,
    \active_ch_dly_reg[4][0]_0 ,
    \gnstage1.q_dly_reg[0][0] ,
    \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ,
    \gnstage1.q_dly_reg[3][0] ,
    ram_rstram_b_8,
    ram_rstram_b_9,
    ram_rstram_b_10,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    rom_rd_addr_int,
    areset_d1,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i,
    rom_rd_addr_i,
    out,
    mcpf_full,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output [0:0]Q;
  output sdp_rd_addr_in_i;
  output [15:0]mcpf_to_argen_payload;
  output POR_B_2;
  output POR_B_3;
  output POR_B_4;
  output mcpf_to_argen_tvalid;
  output \pf_thresh_dly_reg[2][4] ;
  output [0:0]E;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0] ;
  input aclk;
  input \active_ch_dly_reg[4][0]_0 ;
  input [1:0]\gnstage1.q_dly_reg[0][0] ;
  input [0:0]\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ;
  input \gnstage1.q_dly_reg[3][0] ;
  input ram_rstram_b_8;
  input ram_rstram_b_9;
  input ram_rstram_b_10;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input rom_rd_addr_int;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input out;
  input [1:0]mcpf_full;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [14:0]D;

  wire [14:0]D;
  wire [0:0]E;
  wire POR_B_2;
  wire POR_B_3;
  wire POR_B_4;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire areset_d1;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ;
  wire bram_inst_n_10;
  wire bram_inst_n_11;
  wire bram_inst_n_12;
  wire bram_inst_n_13;
  wire bram_inst_n_14;
  wire bram_inst_n_15;
  wire bram_inst_n_16;
  wire bram_inst_n_17;
  wire bram_inst_n_18;
  wire bram_inst_n_19;
  wire bram_inst_n_20;
  wire bram_inst_n_21;
  wire bram_inst_n_22;
  wire bram_inst_n_9;
  wire [24:0]bram_payload;
  wire [12:1]bram_rd_addr;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [1:0]\gnstage1.q_dly_reg[0][0] ;
  wire [0:0]\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ;
  wire \gnstage1.q_dly_reg[3][0] ;
  wire mcf_inst_n_43;
  wire [1:0]mcpf_full;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire \pf_thresh_dly_reg[2][4] ;
  wire ram_init_done_i;
  wire ram_rstram_b_10;
  wire ram_rstram_b_8;
  wire ram_rstram_b_9;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_bram_top__parameterized0 bram_inst
       (.D({bram_inst_n_9,bram_inst_n_10,bram_inst_n_11,bram_inst_n_12,bram_inst_n_13,bram_inst_n_14,bram_inst_n_15,bram_inst_n_16,bram_inst_n_17,bram_inst_n_18,bram_inst_n_19,bram_inst_n_20,bram_inst_n_21,bram_inst_n_22}),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .ENA_dly_D_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ),
        .ENA_dly_D_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .ENB_dly_D_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ),
        .ENB_dly_D_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ),
        .POR_B_2(POR_B_2),
        .POR_B_3(POR_B_3),
        .POR_B_4(POR_B_4),
        .Q(bram_payload),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\gnstage1.q_dly_reg[0][0] [1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] (bram_rd_addr),
        .ram_rstram_b_10(ram_rstram_b_10),
        .ram_rstram_b_8(ram_rstram_b_8),
        .ram_rstram_b_9(ram_rstram_b_9));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D({bram_inst_n_9,bram_inst_n_10,bram_inst_n_11,bram_inst_n_12,bram_inst_n_13,bram_inst_n_14,bram_inst_n_15,bram_inst_n_16,bram_inst_n_17,bram_inst_n_18,bram_inst_n_19,bram_inst_n_20,bram_inst_n_21,bram_inst_n_22}),
        .aclk(aclk),
        .\gstage1.q_dly_reg[13]_0 (\gnstage1.q_dly_reg[0][0] [1]),
        .mcpf_to_argen_payload(mcpf_to_argen_payload[14:1]));
  vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(sdp_rd_addr_in_i),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D ),
        .ENA_dly_D_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .ENA_dly_D_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D ),
        .ENB_dly_D_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .ENB_dly_D_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_dly_D ),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0]_0 ),
        .areset_d1(areset_d1),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[12] ({bram_rd_addr,mcf_inst_n_43}),
        .\gfwd_mode.storage_data1_reg[14] (D),
        .\gfwd_mode.storage_data1_reg[24] (bram_payload),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .i_primitive(\gnstage1.q_dly_reg[0][0] ),
        .mcpf_full(mcpf_full),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_54 tid_dly_inst
       (.aclk(aclk),
        .\gnstage1.q_dly_reg[0][0]_0 (\gnstage1.q_dly_reg[0][0] [1]),
        .\gnstage1.q_dly_reg[0][0]_1 (mcf_inst_n_43),
        .mcpf_to_argen_payload(mcpf_to_argen_payload[0]));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized3 trans_dly_inst
       (.aclk(aclk),
        .\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_0 (\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ),
        .\gnstage1.q_dly_reg[3][0]_0 (\gnstage1.q_dly_reg[3][0] ),
        .\gnstage1.q_dly_reg[3][0]_1 (\gnstage1.q_dly_reg[0][0] [1]),
        .mcpf_to_argen_payload(mcpf_to_argen_payload[15]));
  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_delay__parameterized1_55 vld_dly_inst
       (.E(E),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gnstage1.q_dly_reg[0][0]_0 (\gnstage1.q_dly_reg[0][0] [1]),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory
   (\goreg_dm.dout_i_reg[40]_0 ,
    aclk,
    p_19_out,
    DI,
    \gpr1.dout_i_reg[1] ,
    Q,
    \gpr1.dout_i_reg[40] ,
    E);
  output [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  input aclk;
  input p_19_out;
  input [40:0]DI;
  input [3:0]\gpr1.dout_i_reg[1] ;
  input [3:0]Q;
  input \gpr1.dout_i_reg[40] ;
  input [0:0]E;

  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [40:0]dout_i;
  wire [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[40] ;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .DI(DI),
        .Q(Q),
        .aclk(aclk),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[40]_0 (\gpr1.dout_i_reg[40] ),
        .p_19_out(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[0]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[10]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[11]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[12]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[13]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[14]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[15]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[16]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[17]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[18]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[19]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[1]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[20]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[21]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[22]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[23]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[24]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[25]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[26]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[27]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[28]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[29]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[2]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[30]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[31]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[32]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[33]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[34]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[35]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[36]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[37]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[38]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[39]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[3]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[40]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[4]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[5]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[6]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[7]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[8]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[9]),
        .Q(\goreg_dm.dout_i_reg[40]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory_183
   (\goreg_dm.dout_i_reg[40]_0 ,
    aclk,
    p_19_out,
    I135,
    \gpr1.dout_i_reg[1] ,
    Q,
    \gpr1.dout_i_reg[40] ,
    E);
  output [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  input aclk;
  input p_19_out;
  input [40:0]I135;
  input [3:0]\gpr1.dout_i_reg[1] ;
  input [3:0]Q;
  input \gpr1.dout_i_reg[40] ;
  input [0:0]E;

  wire [0:0]E;
  wire [40:0]I135;
  wire [3:0]Q;
  wire aclk;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [40:0]\goreg_dm.dout_i_reg[40]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[40] ;
  wire p_19_out;

  vfifo_axi_vfifo_ctrl_0_0_dmem_184 \gdm.dm_gen.dm 
       (.D({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 }),
        .I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[40]_0 (\gpr1.dout_i_reg[40] ),
        .p_19_out(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\goreg_dm.dout_i_reg[40]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory__parameterized0
   (ENB_dly_D,
    \goreg_bm.dout_i_reg[32]_0 ,
    aclk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    out,
    m_axi_wvalid_i,
    \goreg_bm.dout_i_reg[32]_1 );
  output ENB_dly_D;
  output [32:0]\goreg_bm.dout_i_reg[32]_0 ;
  input aclk;
  input ENB_I;
  input [8:0]Q;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input out;
  input m_axi_wvalid_i;
  input [0:0]\goreg_bm.dout_i_reg[32]_1 ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [8:0]Q;
  wire aclk;
  wire [32:0]doutb;
  wire [32:0]\goreg_bm.dout_i_reg[32]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[32]_1 ;
  wire m_axi_wvalid_i;
  wire out;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[0]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[10]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[11]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[12]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[13]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[14]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[15]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[16]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[17]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[18]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[19]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[1]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[20]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[21]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[22]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[23]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[24]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[25]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[26]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[27]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[28]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[29]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[2]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[30]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[31]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[32]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[3]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[4]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[5]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[6]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[7]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[8]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[32]_1 ),
        .D(doutb[9]),
        .Q(\goreg_bm.dout_i_reg[32]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory__parameterized1
   (D,
    Q,
    empty_fwft_i_reg,
    \goreg_dm.dout_i_reg[4]_0 ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \pkt_cnt_reg_reg[3] ,
    \pkt_cnt_reg_reg[3]_0 ,
    curr_state,
    prog_full_i_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \pkt_cnt_reg_reg[2] ,
    areset_d1,
    sdp_rd_addr_in_i,
    aclk,
    E,
    PAYLOAD_FROM_MTF,
    \gpr1.dout_i_reg[1] ,
    count_d10_in,
    dm_rd_en,
    \goreg_dm.dout_i_reg[6]_0 );
  output [3:0]D;
  output [1:0]Q;
  output empty_fwft_i_reg;
  output \goreg_dm.dout_i_reg[4]_0 ;
  output \goreg_dm.dout_i_reg[0]_0 ;
  input [3:0]\pkt_cnt_reg_reg[3] ;
  input \pkt_cnt_reg_reg[3]_0 ;
  input curr_state;
  input prog_full_i_0;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \pkt_cnt_reg_reg[2] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input aclk;
  input [0:0]E;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gpr1.dout_i_reg[1] ;
  input [3:0]count_d10_in;
  input dm_rd_en;
  input [0:0]\goreg_dm.dout_i_reg[6]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [1:0]Q;
  wire aclk;
  wire [4:1]ar_fifo_payload;
  wire areset_d1;
  wire [0:0]argen_to_mcpf_payload;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire dm_rd_en;
  wire [6:0]dout_i;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \goreg_dm.dout_i_reg[4]_0 ;
  wire [0:0]\goreg_dm.dout_i_reg[6]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \pkt_cnt_reg_reg[2] ;
  wire [3:0]\pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[3]_0 ;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_2
       (.I0(ar_fifo_payload[4]),
        .I1(ar_fifo_payload[1]),
        .I2(Q[1]),
        .I3(ar_fifo_payload[3]),
        .I4(Q[0]),
        .I5(ar_fifo_payload[2]),
        .O(\goreg_dm.dout_i_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gc0.count_d1[3]_i_3 
       (.I0(\goreg_dm.dout_i_reg[4]_0 ),
        .I1(\gfwd_mode.storage_data1_reg[0] ),
        .I2(prog_full_i_0),
        .I3(curr_state),
        .O(empty_fwft_i_reg));
  vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized0 \gdm.dm_gen.dm 
       (.D(dout_i),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .count_d10_in(count_d10_in),
        .dm_rd_en(dm_rd_en),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFAE000000A2)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(\gfwd_mode.storage_data1_reg[0] ),
        .I2(curr_state),
        .I3(prog_full_i_0),
        .I4(areset_d1),
        .I5(sdp_rd_addr_in_i),
        .O(\goreg_dm.dout_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[0]),
        .Q(argen_to_mcpf_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[1]),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[2]),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[3]),
        .Q(ar_fifo_payload[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[4]),
        .Q(ar_fifo_payload[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[5]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[6]_0 ),
        .D(dout_i[6]),
        .Q(Q[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9F90)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(prog_full_i_0),
        .I1(\pkt_cnt_reg_reg[3] [0]),
        .I2(curr_state),
        .I3(ar_fifo_payload[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(\pkt_cnt_reg_reg[3] [0]),
        .I1(prog_full_i_0),
        .I2(\pkt_cnt_reg_reg[3] [1]),
        .I3(curr_state),
        .I4(ar_fifo_payload[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(\pkt_cnt_reg_reg[3] [2]),
        .I1(\pkt_cnt_reg_reg[3] [1]),
        .I2(\pkt_cnt_reg_reg[2] ),
        .I3(curr_state),
        .I4(ar_fifo_payload[3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(ar_fifo_payload[4]),
        .I1(\pkt_cnt_reg_reg[3] [3]),
        .I2(\pkt_cnt_reg_reg[3]_0 ),
        .I3(curr_state),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory__parameterized2
   (ENB_dly_D,
    \goreg_bm.dout_i_reg[8]_0 ,
    Q,
    D,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    \goreg_bm.dout_i_reg[7]_0 ,
    aclk,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    mcpf_to_argen_payload,
    E,
    ram_full_fb_i_i_3__1,
    out,
    mcpf_to_argen_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    \gfwd_mode.storage_data1[35]_i_4_0 ,
    curr_state,
    \goreg_bm.dout_i_reg[15]_0 );
  output ENB_dly_D;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output [9:0]Q;
  output [4:0]D;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output \goreg_bm.dout_i_reg[7]_0 ;
  input aclk;
  input ENB_I;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]mcpf_to_argen_payload;
  input [0:0]E;
  input ram_full_fb_i_i_3__1;
  input out;
  input mcpf_to_argen_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input \gfwd_mode.storage_data1[35]_i_4_0 ;
  input curr_state;
  input [0:0]\goreg_bm.dout_i_reg[15]_0 ;

  wire [4:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [9:0]Q;
  wire aclk;
  wire curr_state;
  wire [15:0]doutb;
  wire \gfwd_mode.storage_data1[35]_i_4_0 ;
  wire \gfwd_mode.storage_data1[35]_i_8_n_0 ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[15]_0 ;
  wire \goreg_bm.dout_i_reg[7]_0 ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire [15:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_full_fb_i_i_3__1;
  wire [15:3]tdest_fifo_dout;

  vfifo_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_3__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[15],doutb[13:0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .mcpf_to_argen_payload(mcpf_to_argen_payload),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \gfwd_mode.storage_data1[33]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(tdest_fifo_dout[3]),
        .I2(\gfwd_mode.storage_data1_reg[40] ),
        .I3(tdest_fifo_dout[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gfwd_mode.storage_data1[34]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(\gfwd_mode.storage_data1_reg[40] ),
        .I2(tdest_fifo_dout[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFBF3)) 
    \gfwd_mode.storage_data1[35]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(tdest_fifo_dout[3]),
        .I2(\gfwd_mode.storage_data1_reg[40] ),
        .I3(tdest_fifo_dout[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gfwd_mode.storage_data1[35]_i_4 
       (.I0(\gfwd_mode.storage_data1[35]_i_8_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_full_fb_i_i_3__1),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gfwd_mode.storage_data1[35]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(tdest_fifo_dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gfwd_mode.storage_data1[35]_i_8 
       (.I0(Q[9]),
        .I1(\gfwd_mode.storage_data1[35]_i_4_0 ),
        .I2(Q[6]),
        .I3(tdest_fifo_dout[9]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\gfwd_mode.storage_data1[35]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[39]_i_1__0 
       (.I0(tdest_fifo_dout[3]),
        .I1(\gfwd_mode.storage_data1_reg[40] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[40]_i_1 
       (.I0(tdest_fifo_dout[15]),
        .I1(\gfwd_mode.storage_data1_reg[40] ),
        .O(D[4]));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[10]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[11]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[12]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[13]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[15]),
        .Q(tdest_fifo_dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[3]),
        .Q(tdest_fifo_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[5]),
        .Q(tdest_fifo_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[6]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[7]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[8]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[15]_0 ),
        .D(doutb[9]),
        .Q(tdest_fifo_dout[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_full_fb_i_i_6
       (.I0(tdest_fifo_dout[9]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h06)) 
    ram_full_fb_i_i_7
       (.I0(Q[8]),
        .I1(\goreg_bm.dout_i_reg[11]_0 ),
        .I2(curr_state),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tlen_cntr_reg[2]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\goreg_bm.dout_i_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tlen_cntr_reg[3]_i_3 
       (.I0(tdest_fifo_dout[9]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(tdest_fifo_dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(tdest_fifo_dout[9]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tlen_cntr_reg[6]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(tdest_fifo_dout[9]),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tlen_cntr_reg[7]_i_3 
       (.I0(Q[8]),
        .I1(\goreg_bm.dout_i_reg[11]_0 ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module vfifo_axi_vfifo_ctrl_0_0_memory__parameterized3
   (\goreg_dm.dout_i_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_1 ,
    aclk,
    \gpr1.dout_i_reg[0] ,
    p_19_out,
    \gpr1.dout_i_reg[0]_0 ,
    Q,
    \gpr1.dout_i_reg[0]_1 ,
    m_axi_bvalid,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    \goreg_dm.dout_i_reg[0]_2 ,
    out);
  output \goreg_dm.dout_i_reg[0]_0 ;
  output \goreg_dm.dout_i_reg[0]_1 ;
  input aclk;
  input [1:0]\gpr1.dout_i_reg[0] ;
  input p_19_out;
  input [5:0]\gpr1.dout_i_reg[0]_0 ;
  input [5:0]Q;
  input \gpr1.dout_i_reg[0]_1 ;
  input m_axi_bvalid;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input \goreg_dm.dout_i_reg[0]_2 ;
  input [1:0]out;

  wire [5:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \goreg_dm.dout_i_reg[0]_1 ;
  wire \goreg_dm.dout_i_reg[0]_2 ;
  wire [1:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire m_axi_bvalid;
  wire [1:0]out;
  wire p_19_out;

  LUT5 #(
    .INIT(32'hFBFBFB00)) 
    Q_i_1__7
       (.I0(\goreg_dm.dout_i_reg[0]_0 ),
        .I1(m_axi_bvalid),
        .I2(Q_reg),
        .I3(Q_reg_0),
        .I4(Q_reg_1),
        .O(\goreg_dm.dout_i_reg[0]_1 ));
  vfifo_axi_vfifo_ctrl_0_0_dmem__parameterized1 \gdm.dm_gen.dm 
       (.Q(Q),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0]_2 ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_0 (\gdm.dm_gen.dm_n_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_3 (\gpr1.dout_i_reg[0]_1 ),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .p_19_out(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\goreg_dm.dout_i_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo
   (sdp_rd_addr_in_i,
    ram_init_done_i,
    rom_rd_addr_i,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    DI,
    S,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[1][0] ,
    \active_ch_dly_reg[1][0]_0 ,
    \gfwd_mode.storage_data1_reg[66] ,
    aclk,
    Q,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    awgen_to_mctf_tvalid,
    \no_of_bytes_reg[5] ,
    storage_data1,
    sdpo_int,
    CO,
    sdp_rd_addr_in_i_1,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    sdp_rd_addr_in_i_2,
    mcdf_full,
    vfifo_idle,
    E,
    D);
  output sdp_rd_addr_in_i;
  output ram_init_done_i;
  output rom_rd_addr_i;
  output mcdf_to_awgen_tvalid;
  output \gfwd_mode.m_valid_i_reg ;
  output [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\gfwd_mode.storage_data1_reg[45] ;
  output [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output rom_rd_addr_int_0;
  output [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  output [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0] ;
  output \active_ch_dly_reg[1][0] ;
  output \active_ch_dly_reg[1][0]_0 ;
  output [66:0]\gfwd_mode.storage_data1_reg[66] ;
  input aclk;
  input [1:0]Q;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input awgen_to_mctf_tvalid;
  input [1:0]\no_of_bytes_reg[5] ;
  input [0:0]storage_data1;
  input [5:0]sdpo_int;
  input [0:0]CO;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input sdp_rd_addr_in_i_2;
  input [1:0]mcdf_full;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_9 ;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [66:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [1:0]mcdf_full;
  wire mcdf_to_awgen_tvalid;
  wire mcf_dfl_rd_inst_n_0;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_wr_inst_n_100;
  wire mcf_dfl_wr_inst_n_101;
  wire mcf_dfl_wr_inst_n_102;
  wire mcf_dfl_wr_inst_n_103;
  wire mcf_dfl_wr_inst_n_104;
  wire mcf_dfl_wr_inst_n_105;
  wire mcf_dfl_wr_inst_n_106;
  wire mcf_dfl_wr_inst_n_107;
  wire mcf_dfl_wr_inst_n_108;
  wire mcf_dfl_wr_inst_n_109;
  wire mcf_dfl_wr_inst_n_110;
  wire mcf_dfl_wr_inst_n_111;
  wire mcf_dfl_wr_inst_n_112;
  wire mcf_dfl_wr_inst_n_113;
  wire mcf_dfl_wr_inst_n_114;
  wire mcf_dfl_wr_inst_n_115;
  wire mcf_dfl_wr_inst_n_116;
  wire mcf_dfl_wr_inst_n_117;
  wire mcf_dfl_wr_inst_n_118;
  wire mcf_dfl_wr_inst_n_119;
  wire mcf_dfl_wr_inst_n_120;
  wire mcf_dfl_wr_inst_n_3;
  wire mcf_dfl_wr_inst_n_89;
  wire mcf_dfl_wr_inst_n_90;
  wire mcf_dfl_wr_inst_n_91;
  wire mcf_dfl_wr_inst_n_92;
  wire mcf_dfl_wr_inst_n_93;
  wire mcf_dfl_wr_inst_n_94;
  wire mcf_dfl_wr_inst_n_95;
  wire mcf_dfl_wr_inst_n_96;
  wire mcf_dfl_wr_inst_n_97;
  wire mcf_dfl_wr_inst_n_98;
  wire mcf_dfl_wr_inst_n_99;
  wire [1:0]\no_of_bytes_reg[5] ;
  wire p_0_out;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire [12:0]rd_pntr_pf;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire sdp_rd_addr_out_i;
  wire [5:0]sdpo_int;
  wire [0:0]storage_data1;
  wire [1:0]vfifo_idle;

  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.D(sdp_rd_addr_in_i),
        .Q(Q),
        .aclk(aclk),
        .aclk_0(mcf_dfl_rd_inst_n_0),
        .aclk_1(rd_pntr_pf),
        .\active_ch_dly_reg[1][0]_0 (mcf_dfl_rd_inst_n_3),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .areset_d1(areset_d1),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (ram_init_done_i),
        .\gin_reg.rd_pntr_pf_dly_reg[10] (sdp_rd_addr_out_i),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_3),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .pntr_rchd_end_addr0_carry__1_0(rom_rd_addr_i),
        .pntrs_eql_dly(pntrs_eql_dly),
        .rom_rd_addr_int(rom_rd_addr_int_1),
        .sdpo_int({mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117,mcf_dfl_wr_inst_n_118,mcf_dfl_wr_inst_n_119,mcf_dfl_wr_inst_n_120}));
  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.ADDRD(ADDRD),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_3),
        .S(S),
        .aclk(aclk),
        .aclk_0(mcf_dfl_wr_inst_n_3),
        .aclk_1({mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117,mcf_dfl_wr_inst_n_118,mcf_dfl_wr_inst_n_119,mcf_dfl_wr_inst_n_120}),
        .\active_ch_dly_reg[1][0]_0 (\active_ch_dly_reg[1][0] ),
        .\active_ch_dly_reg[1][0]_1 (\active_ch_dly_reg[1][0]_0 ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (mcdf_to_awgen_tvalid),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.m_valid_i_reg_3 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.m_valid_i_reg_4 (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45]_0 ),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_0),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (storage_data1),
        .\gin_reg.wr_pntr_pf_dly_reg[7]_0 (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\init_addr_reg[0] (rom_rd_addr_i),
        .\no_of_bytes_reg[5] (\no_of_bytes_reg[5] ),
        .p_0_out(p_0_out),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(sdp_rd_addr_in_i),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0
   (active_ch_dly_reg_r_1,
    active_ch_dly_reg_r_2,
    D,
    CO,
    bram_rd_en,
    sdpo_int,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0] ,
    \gfwd_mode.storage_data1_reg[25] ,
    \gfwd_mode.storage_data1_reg[12] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    Q,
    aclk,
    storage_data1,
    ADDRD,
    rom_rd_addr_int,
    \greg_out.QSPO_reg[11] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    \gclr.prog_full_i_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    rom_rd_addr_i,
    mctf_full,
    \gfwd_mode.storage_data1_reg[15] ,
    \gfwd_mode.storage_data1_reg[15]_0 ,
    \gfwd_mode.storage_data1_reg[13] ,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output active_ch_dly_reg_r_1;
  output active_ch_dly_reg_r_2;
  output [0:0]D;
  output [0:0]CO;
  output bram_rd_en;
  output [5:0]sdpo_int;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0] ;
  output [25:0]\gfwd_mode.storage_data1_reg[25] ;
  output [12:0]\gfwd_mode.storage_data1_reg[12] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input [1:0]Q;
  input aclk;
  input [0:0]storage_data1;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \greg_out.QSPO_reg[11] ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_mode.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input \gclr.prog_full_i_reg_0 ;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input rom_rd_addr_i;
  input [1:0]mctf_full;
  input [0:0]\gfwd_mode.storage_data1_reg[15] ;
  input [6:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  input [7:0]\gfwd_mode.storage_data1_reg[13] ;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_r_1;
  wire active_ch_dly_reg_r_2;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15]_0 ;
  wire [25:0]\gfwd_mode.storage_data1_reg[25] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \greg_out.QSPO_reg[11] ;
  wire mcf_dfl_rd_inst_n_1;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_4;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire mcf_dfl_wr_inst_n_48;
  wire mcf_dfl_wr_inst_n_49;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [5:0]sdpo_int;
  wire [0:0]storage_data1;

  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.ENB_I(ENB_I),
        .ENB_I_2(ENB_I_2),
        .ENB_I_3(ENB_I_3),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_6(ENB_dly_D_6),
        .ENB_dly_D_7(ENB_dly_D_7),
        .Q(Q),
        .aclk(aclk),
        .aclk_0(mcf_dfl_rd_inst_n_1),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_1 (active_ch_dly_reg_r_2),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg (bram_rd_en),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_4),
        .\gin_reg.wr_pntr_pf_dly_reg[11] ({mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49}),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16}),
        .storage_data1(storage_data1));
  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.ADDRD(ADDRD),
        .CO(CO),
        .D({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16}),
        .DI(DI),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_5(ENA_dly_D_5),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aclk_0(mcf_dfl_wr_inst_n_4),
        .aclk_1({mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49}),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .active_ch_dly_reg_r_1_0(active_ch_dly_reg_r_1),
        .active_ch_dly_reg_r_2_0(active_ch_dly_reg_r_2),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .geqOp_carry(\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[13] ),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gfwd_mode.storage_data1_reg[15]_0 (\gfwd_mode.storage_data1_reg[15]_0 ),
        .\gfwd_mode.storage_data1_reg[25] (\gfwd_mode.storage_data1_reg[25] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_1),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (D),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\greg_out.QSPO_reg[11] (\greg_out.QSPO_reg[11] ),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1
   (Q,
    D,
    \pf_thresh_dly_reg[2][4] ,
    bram_rd_en,
    \gclr.prog_full_i_reg ,
    \active_ch_dly_reg[4][0] ,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENB_I,
    ENB_I_2,
    ENB_I_3,
    aclk,
    \active_ch_dly_reg[4][0]_0 ,
    i_primitive,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    rom_rd_addr_int,
    areset_d1,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i,
    rom_rd_addr_i,
    mcpf_full,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[14] ,
    ENA_dly_D,
    ENA_dly_D_4,
    ENA_dly_D_5,
    ENB_dly_D,
    ENB_dly_D_6,
    ENB_dly_D_7);
  output [0:0]Q;
  output [0:0]D;
  output \pf_thresh_dly_reg[2][4] ;
  output bram_rd_en;
  output \gclr.prog_full_i_reg ;
  output \active_ch_dly_reg[4][0] ;
  output [24:0]\gfwd_mode.storage_data1_reg[24] ;
  output [12:0]\gfwd_mode.storage_data1_reg[12] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENB_I;
  output ENB_I_2;
  output ENB_I_3;
  input aclk;
  input \active_ch_dly_reg[4][0]_0 ;
  input [1:0]i_primitive;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input rom_rd_addr_int;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [1:0]mcpf_full;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [14:0]\gfwd_mode.storage_data1_reg[14] ;
  input ENA_dly_D;
  input ENA_dly_D_4;
  input ENA_dly_D_5;
  input ENB_dly_D;
  input ENB_dly_D_6;
  input ENB_dly_D_7;

  wire [0:0]D;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENA_dly_D_4;
  wire ENA_dly_D_5;
  wire ENB_I;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_dly_D;
  wire ENB_dly_D_6;
  wire ENB_dly_D_7;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire areset_d1;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [14:0]\gfwd_mode.storage_data1_reg[14] ;
  wire [24:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [1:0]i_primitive;
  wire mcf_dfl_rd_inst_n_1;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_29;
  wire mcf_dfl_wr_inst_n_3;
  wire mcf_dfl_wr_inst_n_30;
  wire mcf_dfl_wr_inst_n_31;
  wire mcf_dfl_wr_inst_n_32;
  wire mcf_dfl_wr_inst_n_33;
  wire mcf_dfl_wr_inst_n_34;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_36;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire [1:0]mcpf_full;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][4] ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;

  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.ENB_I(ENB_I),
        .ENB_I_2(ENB_I_2),
        .ENB_I_3(ENB_I_3),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_6(ENB_dly_D_6),
        .ENB_dly_D_7(ENB_dly_D_7),
        .Q(Q),
        .aclk(aclk),
        .aclk_0(mcf_dfl_rd_inst_n_1),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_1 (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .areset_d1(areset_d1),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg (bram_rd_en),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_3),
        .\gin_reg.wr_pntr_pf_dly_reg[11] ({mcf_dfl_wr_inst_n_29,mcf_dfl_wr_inst_n_30,mcf_dfl_wr_inst_n_31,mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40}),
        .i_primitive(i_primitive),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}));
  vfifo_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.D({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_5(ENA_dly_D_5),
        .Q(Q),
        .aclk(aclk),
        .aclk_0(mcf_dfl_wr_inst_n_3),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .areset_d1(areset_d1),
        .geqOp_carry(\pf_thresh_dly_reg[2][4] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_1),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\gin_reg.wr_pntr_pf_dly_reg[7]_0 (D),
        .i_primitive(i_primitive),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int({mcf_dfl_wr_inst_n_29,mcf_dfl_wr_inst_n_30,mcf_dfl_wr_inst_n_31,mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40}));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr
   (\gcc0.gc0.count_reg[3] ,
    Q,
    \gcc0.gc0.count_d1_reg[2] ,
    \gc0.count_reg[3]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    E,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0 ,
    ram_empty_fb_i_i_3__2_0,
    \gc0.count_d1_reg[0]_0 ,
    aclk);
  output [2:0]\gcc0.gc0.count_reg[3] ;
  output [3:0]Q;
  output \gcc0.gc0.count_d1_reg[2] ;
  output [3:0]\gc0.count_reg[3]_0 ;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [0:0]E;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0 ;
  input [3:0]ram_empty_fb_i_i_3__2_0;
  input \gc0.count_d1_reg[0]_0 ;
  input aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[0]_0 ;
  wire [3:0]\gc0.count_reg[3]_0 ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [2:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [3:0]plusOp__3;
  wire [3:0]ram_empty_fb_i_i_3__2_0;
  wire ram_empty_fb_i_i_5__1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_reg[3]_0 [0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_reg[3]_0 [0]),
        .I1(\gc0.count_reg[3]_0 [1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_reg[3]_0 [2]),
        .I1(\gc0.count_reg[3]_0 [1]),
        .I2(\gc0.count_reg[3]_0 [0]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_reg[3]_0 [3]),
        .I1(\gc0.count_reg[3]_0 [0]),
        .I2(\gc0.count_reg[3]_0 [1]),
        .I3(\gc0.count_reg[3]_0 [2]),
        .O(plusOp__3[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .Q(\gc0.count_reg[3]_0 [0]),
        .S(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .Q(\gc0.count_reg[3]_0 [1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[2]),
        .Q(\gc0.count_reg[3]_0 [2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[3]),
        .Q(\gc0.count_reg[3]_0 [3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9699999966669699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(Q[1]),
        .I2(E),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(Q[0]),
        .O(\gcc0.gc0.count_reg[3] [0]));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0 ),
        .I3(Q[1]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .O(\gcc0.gc0.count_reg[3] [1]));
  LUT5 #(
    .INIT(32'hBBBBB2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 
       (.I0(Q[0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0 ),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .O(\gcc0.gc0.count_reg[3] [2]));
  LUT6 #(
    .INIT(64'h2B222B22BB2B2B22)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ),
        .I5(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_3__2
       (.I0(ram_empty_fb_i_i_3__2_0[2]),
        .I1(Q[2]),
        .I2(ram_empty_fb_i_i_3__2_0[0]),
        .I3(Q[0]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .O(\gcc0.gc0.count_d1_reg[2] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5__1
       (.I0(Q[1]),
        .I1(ram_empty_fb_i_i_3__2_0[1]),
        .I2(Q[3]),
        .I3(ram_empty_fb_i_i_3__2_0[3]),
        .O(ram_empty_fb_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D,
    \gc0.count_d1_reg[3]_0 ,
    \gc0.count_reg[3]_0 ,
    ram_empty_fb_i_reg,
    p_19_out,
    Q,
    out,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    E,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    m_axi_awvalid_i,
    ram_full_i_reg_2,
    ram_full_i_reg_3,
    ram_empty_fb_i_i_3_0,
    \gc0.count_d1_reg[0]_0 ,
    aclk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg ;
  output [2:0]D;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  output [3:0]\gc0.count_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input p_19_out;
  input [1:0]Q;
  input out;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_full_i_reg_1;
  input [0:0]E;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input m_axi_awvalid_i;
  input ram_full_i_reg_2;
  input ram_full_i_reg_3;
  input [3:0]ram_empty_fb_i_i_3_0;
  input \gc0.count_d1_reg[0]_0 ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[0]_0 ;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gc0.count_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_19_out;
  wire [3:0]plusOp__9;
  wire [3:0]ram_empty_fb_i_i_3_0;
  wire ram_empty_fb_i_i_3_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  wire ram_full_i_reg_3;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(\gc0.count_reg[3]_0 [0]),
        .O(plusOp__9[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(\gc0.count_reg[3]_0 [0]),
        .I1(\gc0.count_reg[3]_0 [1]),
        .O(plusOp__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__2 
       (.I0(\gc0.count_reg[3]_0 [2]),
        .I1(\gc0.count_reg[3]_0 [1]),
        .I2(\gc0.count_reg[3]_0 [0]),
        .O(plusOp__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__2 
       (.I0(\gc0.count_reg[3]_0 [3]),
        .I1(\gc0.count_reg[3]_0 [0]),
        .I2(\gc0.count_reg[3]_0 [1]),
        .I3(\gc0.count_reg[3]_0 [2]),
        .O(plusOp__9[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[3]_0 [3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__9[0]),
        .Q(\gc0.count_reg[3]_0 [0]),
        .S(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__9[1]),
        .Q(\gc0.count_reg[3]_0 [1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__9[2]),
        .Q(\gc0.count_reg[3]_0 [2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__9[3]),
        .Q(\gc0.count_reg[3]_0 [3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9699999966669699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(E),
        .I3(p_19_out),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gc0.count_d1_reg[3]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ),
        .I3(\gc0.count_d1_reg[3]_0 [1]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBBBB2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I2(ram_full_i_reg_1),
        .I3(m_axi_awvalid_i),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I1(\gc0.count_d1_reg[3]_0 [3]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2B222B22BB2B2B22)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I4(p_19_out),
        .I5(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFAA)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(ram_empty_fb_i_i_3_n_0),
        .I2(p_19_out),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_3_0[2]),
        .I1(\gc0.count_d1_reg[3]_0 [2]),
        .I2(ram_empty_fb_i_i_3_0[0]),
        .I3(\gc0.count_d1_reg[3]_0 [0]),
        .I4(ram_empty_fb_i_i_6_n_0),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(ram_empty_fb_i_i_3_0[1]),
        .I2(\gc0.count_d1_reg[3]_0 [3]),
        .I3(ram_empty_fb_i_i_3_0[3]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT6 #(
    .INIT(64'hBBBBBFBBBFBBBFBB)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2_n_0),
        .I1(ram_full_i_reg),
        .I2(ram_full_i_reg_0),
        .I3(ram_full_i_reg_1),
        .I4(E),
        .I5(ram_empty_fb_i_i_3_n_0),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_i_reg_2),
        .I1(ram_full_i_reg_3),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I3(\gc0.count_d1_reg[3]_0 [1]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gc0.count_d1_reg[3]_0 [0]),
        .O(ram_full_fb_i_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190
   (\gc0.count_reg[2]_0 ,
    \gcc0.gc0.count_reg[0] ,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[2] ,
    \gc0.count_reg[0]_0 ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    E,
    p_19_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    ram_full_i_reg,
    ram_empty_fb_i_reg_1,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    m_axi_arvalid_i,
    \gc0.count_d1_reg[0]_0 ,
    aclk);
  output \gc0.count_reg[2]_0 ;
  output \gcc0.gc0.count_reg[0] ;
  output [3:0]Q;
  output [2:0]D;
  output \gcc0.gc0.count_d1_reg[2] ;
  output [0:0]\gc0.count_reg[0]_0 ;
  input ram_empty_fb_i_reg;
  input [3:0]ram_empty_fb_i_reg_0;
  input [0:0]E;
  input p_19_out;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input ram_full_i_reg;
  input ram_empty_fb_i_reg_1;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input m_axi_arvalid_i;
  input \gc0.count_d1_reg[0]_0 ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[0]_0 ;
  wire [0:0]\gc0.count_reg[0]_0 ;
  wire \gc0.count_reg[2]_0 ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire m_axi_arvalid_i;
  wire p_19_out;
  wire [3:0]plusOp__13;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_6__0_n_0;
  wire ram_empty_fb_i_reg;
  wire [3:0]ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_full_fb_i_i_2__0_n_0;
  wire ram_full_i_reg;
  wire [3:1]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(\gc0.count_reg[0]_0 ),
        .O(plusOp__13[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(\gc0.count_reg[0]_0 ),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__4 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[1]),
        .I2(\gc0.count_reg[0]_0 ),
        .O(plusOp__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__4 
       (.I0(rd_pntr_plus1[3]),
        .I1(\gc0.count_reg[0]_0 ),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[2]),
        .O(plusOp__13[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[0]_0 ),
        .Q(Q[0]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__13[0]),
        .Q(\gc0.count_reg[0]_0 ),
        .S(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__13[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__13[2]),
        .Q(rd_pntr_plus1[2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__13[3]),
        .Q(rd_pntr_plus1[3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9699999966669699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(Q[1]),
        .I2(E),
        .I3(p_19_out),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBBBB2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(Q[0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ),
        .I3(m_axi_arvalid_i),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2B222B22BB2B2B22)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I4(p_19_out),
        .I5(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hEBAA)) 
    ram_empty_fb_i_i_1__1
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_pntr_plus1[2]),
        .I2(ram_empty_fb_i_reg_0[2]),
        .I3(ram_empty_fb_i_i_3__1_n_0),
        .O(\gc0.count_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_fb_i_i_3__1
       (.I0(E),
        .I1(ram_empty_fb_i_reg_1),
        .I2(rd_pntr_plus1[3]),
        .I3(ram_empty_fb_i_reg_0[3]),
        .I4(ram_empty_fb_i_reg_0[1]),
        .I5(rd_pntr_plus1[1]),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_4__0
       (.I0(ram_empty_fb_i_reg_0[2]),
        .I1(Q[2]),
        .I2(ram_empty_fb_i_reg_0[0]),
        .I3(Q[0]),
        .I4(ram_empty_fb_i_i_6__0_n_0),
        .O(\gcc0.gc0.count_d1_reg[2] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6__0
       (.I0(Q[1]),
        .I1(ram_empty_fb_i_reg_0[1]),
        .I2(Q[3]),
        .I3(ram_empty_fb_i_reg_0[3]),
        .O(ram_empty_fb_i_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000010)) 
    ram_full_fb_i_i_1__1
       (.I0(ram_full_fb_i_i_2__0_n_0),
        .I1(E),
        .I2(p_19_out),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I4(Q[0]),
        .I5(ram_full_i_reg),
        .O(\gcc0.gc0.count_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_2__0
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I2(Q[3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(Q[1]),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .O(ram_full_fb_i_i_2__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0
   (\gc0.count_d1_reg[8]_0 ,
    Q,
    \gc0.count_reg[8]_0 ,
    \gc0.count_d1_reg[8]_1 ,
    \gc0.count_reg[7]_0 ,
    \gmux.gm[4].gms.ms ,
    SR,
    E,
    aclk);
  output \gc0.count_d1_reg[8]_0 ;
  output [8:0]Q;
  output \gc0.count_reg[8]_0 ;
  output \gc0.count_d1_reg[8]_1 ;
  output [7:0]\gc0.count_reg[7]_0 ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_d1_reg[8]_1 ;
  wire [7:0]\gc0.count_reg[7]_0 ;
  wire \gc0.count_reg[8]_0 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire [8:0]plusOp__11;
  wire [8:8]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(\gc0.count_reg[7]_0 [0]),
        .O(plusOp__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(\gc0.count_reg[7]_0 [0]),
        .I1(\gc0.count_reg[7]_0 [1]),
        .O(plusOp__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__3 
       (.I0(\gc0.count_reg[7]_0 [2]),
        .I1(\gc0.count_reg[7]_0 [1]),
        .I2(\gc0.count_reg[7]_0 [0]),
        .O(plusOp__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__3 
       (.I0(\gc0.count_reg[7]_0 [3]),
        .I1(\gc0.count_reg[7]_0 [0]),
        .I2(\gc0.count_reg[7]_0 [1]),
        .I3(\gc0.count_reg[7]_0 [2]),
        .O(plusOp__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__1 
       (.I0(\gc0.count_reg[7]_0 [4]),
        .I1(\gc0.count_reg[7]_0 [2]),
        .I2(\gc0.count_reg[7]_0 [1]),
        .I3(\gc0.count_reg[7]_0 [0]),
        .I4(\gc0.count_reg[7]_0 [3]),
        .O(plusOp__11[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__1 
       (.I0(\gc0.count_reg[7]_0 [5]),
        .I1(\gc0.count_reg[7]_0 [3]),
        .I2(\gc0.count_reg[7]_0 [0]),
        .I3(\gc0.count_reg[7]_0 [1]),
        .I4(\gc0.count_reg[7]_0 [2]),
        .I5(\gc0.count_reg[7]_0 [4]),
        .O(plusOp__11[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1__0 
       (.I0(\gc0.count_reg[7]_0 [6]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .O(plusOp__11[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1__0 
       (.I0(\gc0.count_reg[7]_0 [7]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(\gc0.count_reg[7]_0 [6]),
        .O(plusOp__11[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[8]_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(\gc0.count_reg[7]_0 [6]),
        .I2(\gc0.count[8]_i_2__0_n_0 ),
        .I3(\gc0.count_reg[7]_0 [7]),
        .O(plusOp__11[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2__0 
       (.I0(\gc0.count_reg[7]_0 [5]),
        .I1(\gc0.count_reg[7]_0 [3]),
        .I2(\gc0.count_reg[7]_0 [0]),
        .I3(\gc0.count_reg[7]_0 [1]),
        .I4(\gc0.count_reg[7]_0 [2]),
        .I5(\gc0.count_reg[7]_0 [4]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[0]),
        .Q(\gc0.count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[1]),
        .Q(\gc0.count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[2]),
        .Q(\gc0.count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[3]),
        .Q(\gc0.count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[4]),
        .Q(\gc0.count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[5]),
        .Q(\gc0.count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[6]),
        .Q(\gc0.count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[7]),
        .Q(\gc0.count_reg[7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[8]),
        .Q(rd_pntr_plus1),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(Q[8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_d1_reg[8]_1 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12
   (S,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[3]_0 ,
    \gc0.count_d1_reg[8]_1 ,
    \gc0.count_reg[8]_0 ,
    \gc0.count_d1_reg[8]_2 ,
    Q,
    v1_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \gmux.gm[4].gms.ms ,
    SR,
    E,
    aclk);
  output [3:0]S;
  output [8:0]\gc0.count_d1_reg[8]_0 ;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  output \gc0.count_d1_reg[8]_1 ;
  output \gc0.count_reg[8]_0 ;
  output \gc0.count_d1_reg[8]_2 ;
  output [7:0]Q;
  output [3:0]v1_reg;
  input [7:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_d1_reg[8]_1 ;
  wire \gc0.count_d1_reg[8]_2 ;
  wire \gc0.count_reg[8]_0 ;
  wire [7:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire [8:0]plusOp__5;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__5[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\gc0.count_d1_reg[8]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\gc0.count_d1_reg[8]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\gc0.count_d1_reg[8]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\gc0.count_d1_reg[8]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\gc0.count_d1_reg[8]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\gc0.count_d1_reg[8]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\gc0.count_d1_reg[8]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\gc0.count_d1_reg[8]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(\gc0.count_d1_reg[8]_0 [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[8]),
        .Q(rd_pntr_plus1),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]),
        .I2(\gc0.count_d1_reg[8]_0 [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]),
        .I2(\gc0.count_d1_reg[8]_0 [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [4]),
        .I2(\gc0.count_d1_reg[8]_0 [5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [6]),
        .I2(\gc0.count_d1_reg[8]_0 [7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [7]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\gc0.count_d1_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_d1_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(\gc0.count_d1_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gc0.count_d1_reg[8]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(\gc0.count_d1_reg[8]_0 [7]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(\gc0.count_d1_reg[8]_0 [5]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(\gc0.count_d1_reg[8]_0 [3]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]),
        .O(\gc0.count_d1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]),
        .O(\gc0.count_d1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(\gc0.count_d1_reg[8]_0 [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]),
        .O(\gc0.count_d1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]),
        .O(\gc0.count_d1_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_d1_reg[5]_0 ,
    \gc0.count_d1_reg[5]_1 ,
    \gc0.count_reg[2]_0 ,
    p_19_out,
    Q,
    out,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    E,
    aclk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  output \gc0.count_d1_reg[5]_0 ;
  output [5:0]\gc0.count_d1_reg[5]_1 ;
  output [0:0]\gc0.count_reg[2]_0 ;
  input p_19_out;
  input [1:0]Q;
  input out;
  input [5:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input \gc0.count_d1_reg[0]_0 ;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[5]_0 ;
  wire [5:0]\gc0.count_d1_reg[5]_1 ;
  wire [0:0]\gc0.count_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_19_out;
  wire [5:0]plusOp__7;
  wire ram_empty_fb_i_i_2__4_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_i_6__1_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire [5:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [5:0]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(\gc0.count_reg[2]_0 ),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gc0.count_reg[2]_0 ),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gc0.count_reg[2]_0 ),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[3]),
        .O(plusOp__7[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(\gc0.count_reg[2]_0 ),
        .I5(rd_pntr_plus1[4]),
        .O(plusOp__7[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[5]_1 [0]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[5]_1 [1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_reg[2]_0 ),
        .Q(\gc0.count_d1_reg[5]_1 [2]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gc0.count_d1_reg[5]_1 [3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gc0.count_d1_reg[5]_1 [4]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gc0.count_d1_reg[5]_1 [5]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[2]),
        .Q(\gc0.count_reg[2]_0 ),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[3]),
        .Q(rd_pntr_plus1[3]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[4]),
        .Q(rd_pntr_plus1[4]),
        .R(\gc0.count_d1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[5]),
        .Q(rd_pntr_plus1[5]),
        .R(\gc0.count_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFF3FFF2FFFFFFF2)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_fb_i_i_2__4_n_0),
        .I1(p_19_out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(out),
        .I5(\gc0.count_d1_reg[5]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_empty_fb_i_i_2__4
       (.I0(ram_empty_fb_i_reg_0),
        .I1(rd_pntr_plus1[4]),
        .I2(ram_empty_fb_i_reg[4]),
        .I3(ram_empty_fb_i_i_5__2_n_0),
        .I4(ram_empty_fb_i_reg[0]),
        .I5(rd_pntr_plus1[0]),
        .O(ram_empty_fb_i_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2002)) 
    ram_empty_fb_i_i_3__3
       (.I0(ram_empty_fb_i_i_6__1_n_0),
        .I1(ram_empty_fb_i_i_7_n_0),
        .I2(\gc0.count_d1_reg[5]_1 [5]),
        .I3(ram_empty_fb_i_reg[5]),
        .O(\gc0.count_d1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_5__2
       (.I0(rd_pntr_plus1[5]),
        .I1(ram_empty_fb_i_reg[5]),
        .I2(ram_empty_fb_i_reg[1]),
        .I3(rd_pntr_plus1[1]),
        .I4(ram_empty_fb_i_reg[3]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_6__1
       (.I0(\gc0.count_d1_reg[5]_1 [3]),
        .I1(ram_empty_fb_i_reg[3]),
        .I2(\gc0.count_d1_reg[5]_1 [4]),
        .I3(ram_empty_fb_i_reg[4]),
        .O(ram_empty_fb_i_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_7
       (.I0(\gc0.count_d1_reg[5]_1 [2]),
        .I1(ram_empty_fb_i_reg[2]),
        .I2(ram_empty_fb_i_reg[1]),
        .I3(\gc0.count_d1_reg[5]_1 [1]),
        .I4(ram_empty_fb_i_reg[0]),
        .I5(\gc0.count_d1_reg[5]_1 [0]),
        .O(ram_empty_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft
   (E,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    p_3_out,
    \gpregsm1.curr_fwft_state_reg[1]_1 ,
    m_axi_wvalid,
    aclk,
    SR,
    out,
    m_axi_wready,
    empty_fwft_i_reg_0,
    aempty_fwft_i_reg_0,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    m_axi_wvalid_i);
  output [0:0]E;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output p_3_out;
  output \gpregsm1.curr_fwft_state_reg[1]_1 ;
  output m_axi_wvalid;
  input aclk;
  input [0:0]SR;
  input out;
  input m_axi_wready;
  input [1:0]empty_fwft_i_reg_0;
  input aempty_fwft_i_reg_0;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg_0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire [1:0]empty_fwft_i_reg_0;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gpregsm1.curr_fwft_state[1]_i_2_n_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_1 ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [0:0]next_fwft_state;
  wire out;
  wire p_3_out;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hFFD5FF55F755D755)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(aempty_fwft_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i),
        .I4(m_axi_wready),
        .I5(out),
        .O(aempty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1__0
       (.I0(m_axi_wready),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(m_axi_wready),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000202)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_wready),
        .I4(curr_fwft_state[0]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(m_axi_wready),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .O(\gpregsm1.curr_fwft_state[1]_i_2_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_2_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(out),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h4444444400004000)) 
    plusOp_carry_i_1
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .I1(m_axi_wvalid_i),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(out),
        .O(p_3_out));
  LUT3 #(
    .INIT(8'h08)) 
    ram_empty_fb_i_i_3__0
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_wready),
        .O(\gpregsm1.curr_fwft_state_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10
   (empty_fwft_i_reg_0,
    E,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    ENB_I,
    p_3_out,
    \gpregsm1.curr_fwft_state_reg[0]_1 ,
    aclk,
    SR,
    empty_fwft_i_reg_1,
    out,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_dly_D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    mcpf_to_argen_tvalid);
  output empty_fwft_i_reg_0;
  output [0:0]E;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  output ENB_I;
  output p_3_out;
  output \gpregsm1.curr_fwft_state_reg[0]_1 ;
  input aclk;
  input [0:0]SR;
  input empty_fwft_i_reg_1;
  input out;
  input [1:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_dly_D;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input mcpf_to_argen_tvalid;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg_1;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0]_1 ;
  wire mcpf_to_argen_tvalid;
  wire [0:0]next_fwft_state;
  wire out;
  wire p_3_out;
  (* DONT_TOUCH *) wire user_valid;

  assign empty_fwft_i_reg_0 = empty_fwft_i;
  LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(ENB_dly_D),
        .I1(out),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(empty_fwft_i_reg_1),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hF5FDD5F5D5D5F5F5)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I1(out),
        .I2(aempty_fwft_fb_i),
        .I3(empty_fwft_i_reg_1),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFDFFFC)) 
    empty_fwft_fb_i_i_1__3
       (.I0(empty_fwft_i_reg_1),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF310)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(empty_fwft_i_reg_1),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00070000)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(empty_fwft_i_reg_1),
        .I1(curr_fwft_state[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(curr_fwft_state[1]),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i_reg_1),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h80FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i_reg_1),
        .I3(out),
        .O(\gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'h007F)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(empty_fwft_i_reg_1),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(E));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    plusOp_carry_i_1__1
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .I1(mcpf_to_argen_tvalid),
        .I2(out),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(empty_fwft_i_reg_1),
        .O(p_3_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_empty_fb_i_i_2__3
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .O(\gpregsm1.curr_fwft_state_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172
   (out,
    E,
    curr_state_reg,
    D,
    \pkt_cnt_reg_reg[2] ,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    next_state,
    \gnstage1.q_dly_reg[1][0] ,
    empty_fwft_i_reg_0,
    aclk,
    \gpregsm1.user_valid_reg_0 ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \gc0.count_d1_reg[3] ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    Q,
    \pkt_cnt_reg_reg[5]_0 ,
    prog_full_i_0,
    empty_fwft_i_reg_1,
    curr_state_reg_0,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2 );
  output out;
  output [0:0]E;
  output curr_state_reg;
  output [1:0]D;
  output \pkt_cnt_reg_reg[2] ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  output next_state;
  output [0:0]\gnstage1.q_dly_reg[1][0] ;
  output empty_fwft_i_reg_0;
  input aclk;
  input \gpregsm1.user_valid_reg_0 ;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input \gc0.count_d1_reg[3] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input [1:0]Q;
  input \pkt_cnt_reg_reg[5]_0 ;
  input prog_full_i_0;
  input [1:0]empty_fwft_i_reg_1;
  input curr_state_reg_0;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg_0;
  wire [1:0]empty_fwft_i_reg_1;
  wire \gc0.count_d1[3]_i_4_n_0 ;
  wire \gc0.count_d1[3]_i_5_n_0 ;
  wire \gc0.count_d1_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire [0:0]next_fwft_state;
  wire next_state;
  wire \pkt_cnt_reg[5]_i_2_n_0 ;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire \pkt_cnt_reg_reg[5]_0 ;
  wire prog_full_i_0;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT6 #(
    .INIT(64'hFFFFFFFFF8D0F090)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(aempty_fwft_fb_i),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(curr_state_reg),
        .I5(\gpregsm1.user_valid_reg_0 ),
        .O(aempty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55550001)) 
    curr_state_i_1__0
       (.I0(\gc0.count_d1[3]_i_4_n_0 ),
        .I1(prog_full_i_0),
        .I2(empty_fwft_i),
        .I3(curr_state_reg_0),
        .I4(curr_state),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC0EC)) 
    empty_fwft_fb_i_i_1__2
       (.I0(curr_state_reg),
        .I1(empty_fwft_fb_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(empty_fwft_i_reg_1[1]),
        .I5(empty_fwft_i_reg_1[0]),
        .O(empty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(curr_state_reg),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54555555)) 
    \gc0.count_d1[3]_i_2__1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(\gc0.count_d1_reg[3] ),
        .I2(\gc0.count_d1[3]_i_4_n_0 ),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(E));
  LUT5 #(
    .INIT(32'h00000004)) 
    \gc0.count_d1[3]_i_4 
       (.I0(prog_full_i_0),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(\pkt_cnt_reg_reg[5] [3]),
        .I3(\pkt_cnt_reg_reg[5] [2]),
        .I4(\gc0.count_d1[3]_i_5_n_0 ),
        .O(\gc0.count_d1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \gc0.count_d1[3]_i_5 
       (.I0(\pkt_cnt_reg_reg[5] [1]),
        .I1(curr_state),
        .I2(\pkt_cnt_reg_reg[5] [4]),
        .I3(\pkt_cnt_reg_reg[5] [5]),
        .O(\gc0.count_d1[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(E),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2 ),
        .O(\gnstage1.q_dly_reg[1][0] ));
  LUT3 #(
    .INIT(8'h0D)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(empty_fwft_i),
        .I1(curr_state),
        .I2(prog_full_i_0),
        .O(empty_fwft_i_reg_0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_0_i_1 
       (.I0(curr_state),
        .I1(prog_full_i_0),
        .I2(empty_fwft_i),
        .I3(curr_state_reg_0),
        .I4(\gc0.count_d1[3]_i_4_n_0 ),
        .O(curr_state_reg));
  LUT5 #(
    .INIT(32'h000000D0)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_state_reg),
        .I2(curr_fwft_state[1]),
        .I3(empty_fwft_i_reg_1[1]),
        .I4(empty_fwft_i_reg_1[0]),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(curr_state_reg),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_state_reg),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\gpregsm1.user_valid_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \pkt_cnt_reg[3]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\pkt_cnt_reg_reg[5] [1]),
        .I2(curr_state),
        .I3(empty_fwft_i),
        .I4(\pkt_cnt_reg_reg[5] [0]),
        .I5(prog_full_i_0),
        .O(\pkt_cnt_reg_reg[2] ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(\pkt_cnt_reg_reg[5] [4]),
        .I1(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I2(curr_state),
        .I3(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(\pkt_cnt_reg_reg[5] [5]),
        .I1(\pkt_cnt_reg_reg[5] [4]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(curr_state),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000001101)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [3]),
        .I1(\pkt_cnt_reg_reg[5]_0 ),
        .I2(empty_fwft_i),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [1]),
        .I5(\pkt_cnt_reg_reg[5] [2]),
        .O(\pkt_cnt_reg[5]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178
   (out,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    E,
    D,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[2] ,
    m_axi_awvalid,
    aclk,
    \gpregsm1.user_valid_reg_0 ,
    m_axi_awready,
    \gpr1.dout_i_reg[40] ,
    Q,
    aempty_fwft_i_reg_0,
    m_axi_awvalid_i,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ,
    ram_empty_fb_i_i_2,
    ram_empty_fb_i_i_2_0);
  output [1:0]out;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]D;
  output ram_full_fb_i_reg;
  output \gcc0.gc0.count_d1_reg[2] ;
  output m_axi_awvalid;
  input aclk;
  input \gpregsm1.user_valid_reg_0 ;
  input m_axi_awready;
  input \gpr1.dout_i_reg[40] ;
  input [1:0]Q;
  input aempty_fwft_i_reg_0;
  input m_axi_awvalid_i;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;
  input [0:0]ram_empty_fb_i_i_2;
  input [0:0]ram_empty_fb_i_i_2_0;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg_0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;
  wire \gpr1.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [0:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_i_2;
  wire [0:0]ram_empty_fb_i_i_2_0;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFD5FF55F755D755)) 
    aempty_fwft_fb_i_i_1
       (.I0(aempty_fwft_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i),
        .I4(m_axi_awready),
        .I5(\gpr1.dout_i_reg[40] ),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1
       (.I0(m_axi_awready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(m_axi_awready),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_2 
       (.I0(\gpr1.dout_i_reg[40] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(E));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(E),
        .I1(m_axi_awvalid_i),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .I3(\gpr1.dout_i_reg[40] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(m_axi_awready),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpr1.dout_i_reg[40] ),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\gpregsm1.user_valid_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF6666F666)) 
    ram_empty_fb_i_i_5
       (.I0(ram_empty_fb_i_i_2),
        .I1(ram_empty_fb_i_i_2_0),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(\gpr1.dout_i_reg[40] ),
        .O(\gcc0.gc0.count_d1_reg[2] ));
  LUT6 #(
    .INIT(64'h4444444400004000)) 
    ram_full_fb_i_i_3
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I1(m_axi_awvalid_i),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(\gpr1.dout_i_reg[40] ),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188
   (out,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    E,
    D,
    m_axi_arvalid,
    aclk,
    \gpregsm1.user_valid_reg_0 ,
    m_axi_arready,
    \gpr1.dout_i_reg[40] ,
    Q,
    aempty_fwft_i_reg_0,
    m_axi_arvalid_i,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 );
  output [1:0]out;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]D;
  output m_axi_arvalid;
  input aclk;
  input \gpregsm1.user_valid_reg_0 ;
  input m_axi_arready;
  input \gpr1.dout_i_reg[40] ;
  input [1:0]Q;
  input aempty_fwft_i_reg_0;
  input m_axi_arvalid_i;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg_0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ;
  wire \gpr1.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [0:0]next_fwft_state;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFD5FF55F755D755)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(aempty_fwft_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i),
        .I4(m_axi_arready),
        .I5(\gpr1.dout_i_reg[40] ),
        .O(aempty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1__1
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(m_axi_arready),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_2__0 
       (.I0(\gpr1.dout_i_reg[40] ),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(E));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(E),
        .I1(m_axi_arvalid_i),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .I3(\gpr1.dout_i_reg[40] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(m_axi_arready),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpr1.dout_i_reg[40] ),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\gpregsm1.user_valid_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4
   (out,
    empty_fwft_i_reg_0,
    we_bcnt,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    E,
    p_3_out,
    m_axi_bready,
    \gpregsm1.curr_fwft_state_reg[1]_1 ,
    m_axi_bvalid_0,
    aclk,
    \gpregsm1.user_valid_reg_0 ,
    m_axi_bvalid,
    mem_init_done,
    \gpr1.dout_i_reg[0] ,
    Q,
    p_19_out,
    aempty_fwft_i_reg_0,
    ram_empty_fb_i_i_2__4,
    ram_empty_fb_i_i_2__4_0,
    Q_reg,
    Q_reg_0,
    Q_reg_1);
  output [1:0]out;
  output empty_fwft_i_reg_0;
  output we_bcnt;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [0:0]E;
  output p_3_out;
  output m_axi_bready;
  output \gpregsm1.curr_fwft_state_reg[1]_1 ;
  output m_axi_bvalid_0;
  input aclk;
  input \gpregsm1.user_valid_reg_0 ;
  input m_axi_bvalid;
  input mem_init_done;
  input \gpr1.dout_i_reg[0] ;
  input [1:0]Q;
  input p_19_out;
  input aempty_fwft_i_reg_0;
  input [0:0]ram_empty_fb_i_i_2__4;
  input [0:0]ram_empty_fb_i_i_2__4_0;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__4_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg_0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__4_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_1 ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire [0:0]next_fwft_state;
  wire p_19_out;
  wire p_3_out;
  wire [0:0]ram_empty_fb_i_i_2__4;
  wire [0:0]ram_empty_fb_i_i_2__4_0;
  (* DONT_TOUCH *) wire user_valid;
  wire we_bcnt;

  assign empty_fwft_i_reg_0 = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    Q_i_1__8
       (.I0(m_axi_bvalid),
        .I1(empty_fwft_i),
        .I2(Q_reg),
        .I3(Q_reg_0),
        .I4(Q_reg_1),
        .O(m_axi_bvalid_0));
  LUT6 #(
    .INIT(64'hFFD5FF55F755D755)) 
    aempty_fwft_fb_i_i_1__4
       (.I0(aempty_fwft_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i),
        .I4(m_axi_bvalid),
        .I5(\gpr1.dout_i_reg[0] ),
        .O(aempty_fwft_fb_i_i_1__4_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1__4
       (.I0(m_axi_bvalid),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__4_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__4_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__4
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__4_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[5]_i_2 
       (.I0(\gpr1.dout_i_reg[0] ),
        .I1(m_axi_bvalid),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_bvalid),
        .I3(\gpr1.dout_i_reg[0] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_bvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpr1.dout_i_reg[0] ),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\gpregsm1.user_valid_reg_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\gpregsm1.user_valid_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_bready));
  LUT5 #(
    .INIT(32'hAAAA0080)) 
    plusOp_carry_i_1__0
       (.I0(p_19_out),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_bvalid),
        .I4(\gpr1.dout_i_reg[0] ),
        .O(p_3_out));
  LUT6 #(
    .INIT(64'h00F70000000000F7)) 
    ram_empty_fb_i_i_4__2
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_bvalid),
        .I3(\gpr1.dout_i_reg[0] ),
        .I4(ram_empty_fb_i_i_2__4),
        .I5(ram_empty_fb_i_i_2__4_0),
        .O(\gpregsm1.curr_fwft_state_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic
   (out,
    empty_fwft_i_reg,
    ram_empty_fb_i_reg,
    curr_state_reg,
    D,
    \pkt_cnt_reg_reg[2] ,
    E,
    next_state,
    \gcc0.gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gc0.count_reg[3] ,
    empty_fwft_i_reg_0,
    ram_empty_i_reg,
    aclk,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[3]_0 ,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    Q,
    \pkt_cnt_reg_reg[5]_0 ,
    prog_full_i_0,
    empty_fwft_i_reg_1,
    curr_state_reg_0,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ,
    ram_empty_fb_i_i_3__2);
  output out;
  output empty_fwft_i_reg;
  output ram_empty_fb_i_reg;
  output curr_state_reg;
  output [1:0]D;
  output \pkt_cnt_reg_reg[2] ;
  output [0:0]E;
  output next_state;
  output [3:0]\gcc0.gc0.count_reg[3] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output \gcc0.gc0.count_d1_reg[2] ;
  output [3:0]\gc0.count_reg[3] ;
  output empty_fwft_i_reg_0;
  input ram_empty_i_reg;
  input aclk;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[3]_0 ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input [1:0]Q;
  input \pkt_cnt_reg_reg[5]_0 ;
  input prog_full_i_0;
  input [1:0]empty_fwft_i_reg_1;
  input curr_state_reg_0;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  input [3:0]ram_empty_fb_i_i_3__2;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire [1:0]empty_fwft_i_reg_1;
  wire \gc0.count_d1_reg[0] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire next_state;
  wire out;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire \pkt_cnt_reg_reg[5]_0 ;
  wire prog_full_i_0;
  wire [3:0]ram_empty_fb_i_i_3__2;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft_172 \gr1.gr1_int.rfwft 
       (.D(D),
        .E(ram_empty_fb_i_reg),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_1(empty_fwft_i_reg_1),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_2 (\gc0.count_d1_reg[3] [0]),
        .\gnstage1.q_dly_reg[1][0] (\gcc0.gc0.count_reg[3] [0]),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (E),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (out),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_d1_reg[0] ),
        .next_state(next_state),
        .out(empty_fwft_i_reg),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5]_0 ),
        .prog_full_i_0(prog_full_i_0));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_i_reg_0(ram_empty_i_reg));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr rpntr
       (.E(ram_empty_fb_i_reg),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[0]_0 (\gc0.count_d1_reg[0] ),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] [3:1]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_0 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .ram_empty_fb_i_i_3__2_0(ram_empty_fb_i_i_3__2));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic_173
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    ram_empty_fb_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gc0.count_reg[3] ,
    m_axi_awvalid,
    aclk,
    \gc0.count_d1_reg[0] ,
    m_axi_awready,
    Q,
    ram_empty_fb_i_reg_0,
    p_19_out,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    m_axi_awvalid_i,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    ram_full_i_reg_2,
    ram_empty_fb_i_i_3);
  output [1:0]out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output ram_empty_fb_i_reg;
  output \grstd1.grst_full.grst_f.rst_d3_reg ;
  output [3:0]D;
  output [3:0]\gc0.count_d1_reg[3] ;
  output \gcc0.gc0.count_d1_reg[2] ;
  output [2:0]\gc0.count_reg[3] ;
  output m_axi_awvalid;
  input aclk;
  input \gc0.count_d1_reg[0] ;
  input m_axi_awready;
  input [1:0]Q;
  input ram_empty_fb_i_reg_0;
  input p_19_out;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_full_i_reg_1;
  input m_axi_awvalid_i;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input ram_full_i_reg_2;
  input [3:0]ram_empty_fb_i_i_3;

  wire [3:0]D;
  wire [1:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[0] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [2:0]\gc0.count_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_5 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire [3:0]ram_empty_fb_i_i_3;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  wire [2:2]rd_pntr_plus1;
  wire rpntr_n_0;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft_178 \gr1.gr1_int.rfwft 
       (.D(D[0]),
        .E(ram_empty_fb_i_reg),
        .Q(Q),
        .aclk(aclk),
        .aempty_fwft_i_reg_0(ram_full_i_reg),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (ram_full_i_reg_1),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 (\gc0.count_d1_reg[3] [0]),
        .\gpr1.dout_i_reg[40] (p_2_out),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_d1_reg[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .ram_empty_fb_i_i_2(ram_empty_fb_i_i_3[2]),
        .ram_empty_fb_i_i_2_0(rd_pntr_plus1),
        .ram_full_fb_i_reg(\gr1.gr1_int.rfwft_n_5 ));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179 \grss.rsts 
       (.aclk(aclk),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_180 rpntr
       (.D(D[3:1]),
        .E(ram_empty_fb_i_reg),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0]_0 (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3]_0 ({\gc0.count_reg[3] [2],rd_pntr_plus1,\gc0.count_reg[3] [1:0]}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rpntr_n_0),
        .out(p_2_out),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_i_3_0(ram_empty_fb_i_i_3),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .ram_full_i_reg_2(\gr1.gr1_int.rfwft_n_5 ),
        .ram_full_i_reg_3(ram_full_i_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic_181
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    ram_empty_fb_i_reg,
    \gc0.count_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[3] ,
    D,
    m_axi_arvalid,
    aclk,
    \gc0.count_d1_reg[0] ,
    m_axi_arready,
    Q,
    ram_empty_fb_i_reg_0,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    m_axi_arvalid_i,
    p_19_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    ram_full_i_reg,
    aempty_fwft_i_reg,
    ram_empty_fb_i_reg_1);
  output [1:0]out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output ram_empty_fb_i_reg;
  output [0:0]\gc0.count_reg[0] ;
  output \gcc0.gc0.count_d1_reg[2] ;
  output \gcc0.gc0.count_reg[0] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [3:0]D;
  output m_axi_arvalid;
  input aclk;
  input \gc0.count_d1_reg[0] ;
  input m_axi_arready;
  input [1:0]Q;
  input [3:0]ram_empty_fb_i_reg_0;
  input \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input m_axi_arvalid_i;
  input p_19_out;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input ram_full_i_reg;
  input aempty_fwft_i_reg;
  input ram_empty_fb_i_reg_1;

  wire [3:0]D;
  wire [1:0]Q;
  wire aclk;
  wire aempty_fwft_i_reg;
  wire \gc0.count_d1_reg[0] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grss.rsts_n_1 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire [3:0]ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_full_i_reg;
  wire rpntr_n_0;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft_188 \gr1.gr1_int.rfwft 
       (.D(D[0]),
        .E(ram_empty_fb_i_reg),
        .Q(Q),
        .aclk(aclk),
        .aempty_fwft_i_reg_0(aempty_fwft_i_reg),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_0 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]_1 (\gc0.count_d1_reg[3] [0]),
        .\gpr1.dout_i_reg[40] (p_2_out),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_d1_reg[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189 \grss.rsts 
       (.Q(Q),
        .aclk(aclk),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(\grss.rsts_n_1 ),
        .ram_empty_fb_i_reg_1(rpntr_n_0),
        .ram_empty_fb_i_reg_2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .ram_empty_fb_i_reg_3(\gcc0.gc0.count_d1_reg[2] ));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr_190 rpntr
       (.D(D[3:1]),
        .E(ram_empty_fb_i_reg),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[0]_0 (\gc0.count_d1_reg[0] ),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .\gc0.count_reg[2]_0 (rpntr_n_0),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[0] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\grss.rsts_n_1 ),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_1),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0
   (ram_empty_fb_i_reg,
    \gc0.count_d1_reg[8] ,
    Q,
    \gc0.count_reg[7] ,
    E,
    p_3_out,
    m_axi_wvalid,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    v1_reg,
    aclk,
    SR,
    m_axi_wready,
    \gmux.gm[4].gms.ms_0 ,
    empty_fwft_i_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    out,
    m_axi_wvalid_i);
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[8] ;
  output [8:0]Q;
  output [7:0]\gc0.count_reg[7] ;
  output [0:0]E;
  output p_3_out;
  output m_axi_wvalid;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input [3:0]v1_reg;
  input aclk;
  input [0:0]SR;
  input m_axi_wready;
  input [0:0]\gmux.gm[4].gms.ms_0 ;
  input [1:0]empty_fwft_i_reg;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input out;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [1:0]empty_fwft_i_reg;
  wire \gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire [0:0]\gmux.gm[4].gms.ms_0 ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire p_2_out;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rpntr_n_10;
  wire rpntr_n_11;
  wire [3:0]v1_reg;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(ram_empty_fb_i_reg),
        .SR(SR),
        .aclk(aclk),
        .aempty_fwft_i_reg_0(ram_empty_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (out),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (E),
        .\gpregsm1.curr_fwft_state_reg[1]_1 (\gr1.gr1_int.rfwft_n_3 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(p_2_out),
        .p_3_out(p_3_out));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.aclk(aclk),
        .\gmux.gm[1].gms.ms (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .out(p_2_out),
        .ram_empty_i_reg_0(rpntr_n_11),
        .ram_empty_i_reg_1(rpntr_n_10),
        .ram_empty_i_reg_2(ram_empty_i_reg),
        .ram_empty_i_reg_3(\gr1.gr1_int.rfwft_n_3 ),
        .ram_empty_i_reg_4(ram_empty_i_reg_0),
        .v1_reg(v1_reg));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0 rpntr
       (.E(ram_empty_fb_i_reg),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_1 (rpntr_n_11),
        .\gc0.count_reg[7]_0 (\gc0.count_reg[7] ),
        .\gc0.count_reg[8]_0 (rpntr_n_10),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms_0 ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5
   (out,
    empty_fwft_i_reg,
    E,
    S,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_reg[7] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    ENB_I,
    p_3_out,
    v1_reg,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    v1_reg_0,
    aclk,
    SR,
    ram_empty_i_reg,
    mcpf_to_argen_tvalid,
    Q,
    ram_empty_i_reg_0,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \gmux.gm[4].gms.ms_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i_reg_1,
    ENB_dly_D);
  output out;
  output empty_fwft_i_reg;
  output [0:0]E;
  output [3:0]S;
  output [8:0]\gc0.count_d1_reg[8] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output \gc0.count_d1_reg[8]_0 ;
  output [7:0]\gc0.count_reg[7] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  output ENB_I;
  output p_3_out;
  output [3:0]v1_reg;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input [3:0]v1_reg_0;
  input aclk;
  input [0:0]SR;
  input ram_empty_i_reg;
  input mcpf_to_argen_tvalid;
  input [1:0]Q;
  input ram_empty_i_reg_0;
  input [7:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  input [0:0]\gmux.gm[4].gms.ms_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]ram_empty_i_reg_1;
  input ENB_dly_D;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [7:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire [0:0]\gmux.gm[4].gms.ms_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_3_out;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire rpntr_n_18;
  wire rpntr_n_19;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft_10 \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .empty_fwft_i_reg_1(ram_empty_i_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (ram_empty_i_reg),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0]_1 (\gpregsm1.curr_fwft_state_reg[0] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .p_3_out(p_3_out));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11 \grss.rsts 
       (.Q(Q),
        .aclk(aclk),
        .\gmux.gm[1].gms.ms (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .ram_empty_fb_i_i_3__4(rpntr_n_19),
        .ram_empty_i_reg_0(rpntr_n_18),
        .ram_empty_i_reg_1(ram_empty_i_reg),
        .ram_empty_i_reg_2(ram_empty_i_reg_1),
        .ram_empty_i_reg_3(ram_empty_i_reg_0),
        .ram_empty_i_reg_4(\gpregsm1.curr_fwft_state_reg[0] ),
        .v1_reg_0(v1_reg_0));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12 rpntr
       (.E(E),
        .Q(\gc0.count_reg[7] ),
        .S(S),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_1 (\gc0.count_d1_reg[8]_0 ),
        .\gc0.count_d1_reg[8]_2 (rpntr_n_19),
        .\gc0.count_reg[8]_0 (rpntr_n_18),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms_0 ),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_logic__parameterized1
   (out,
    empty_fwft_i_reg,
    we_bcnt,
    \gpregsm1.curr_fwft_state_reg[1] ,
    E,
    \gc0.count_d1_reg[5] ,
    p_3_out,
    m_axi_bready,
    \gc0.count_d1_reg[5]_0 ,
    m_axi_bvalid_0,
    aclk,
    \gc0.count_d1_reg[0] ,
    m_axi_bvalid,
    mem_init_done,
    Q,
    p_19_out,
    aempty_fwft_i_reg,
    ram_empty_fb_i_reg,
    Q_reg,
    Q_reg_0,
    Q_reg_1);
  output [1:0]out;
  output empty_fwft_i_reg;
  output we_bcnt;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [0:0]E;
  output \gc0.count_d1_reg[5] ;
  output p_3_out;
  output m_axi_bready;
  output [5:0]\gc0.count_d1_reg[5]_0 ;
  output m_axi_bvalid_0;
  input aclk;
  input \gc0.count_d1_reg[0] ;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]Q;
  input p_19_out;
  input aempty_fwft_i_reg;
  input [5:0]ram_empty_fb_i_reg;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire aempty_fwft_i_reg;
  wire empty_fwft_i_reg;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[5] ;
  wire [5:0]\gc0.count_d1_reg[5]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_bvalid_0;
  wire mem_init_done;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire p_3_out;
  wire [5:0]ram_empty_fb_i_reg;
  wire [2:2]rd_pntr_plus1;
  wire rpntr_n_0;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .aempty_fwft_i_reg_0(aempty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gpr1.dout_i_reg[0] (p_2_out),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1]_1 (\gr1.gr1_int.rfwft_n_8 ),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_d1_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_0(m_axi_bvalid_0),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .p_3_out(p_3_out),
        .ram_empty_fb_i_i_2__4(rd_pntr_plus1),
        .ram_empty_fb_i_i_2__4_0(ram_empty_fb_i_reg[2]),
        .we_bcnt(we_bcnt));
  vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.aclk(aclk),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0));
  vfifo_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1 rpntr
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0]_0 (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[5]_0 (\gc0.count_d1_reg[5] ),
        .\gc0.count_d1_reg[5]_1 (\gc0.count_d1_reg[5]_0 ),
        .\gc0.count_reg[2]_0 (rd_pntr_plus1),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rpntr_n_0),
        .out(p_2_out),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gr1.gr1_int.rfwft_n_8 ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss
   (out,
    ram_empty_i_reg_0,
    aclk);
  output out;
  input ram_empty_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_179
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss_189
   (out,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    aclk,
    Q,
    ram_empty_fb_i_reg_2,
    m_axi_arvalid_i,
    ram_empty_fb_i_reg_3);
  output out;
  output ram_empty_fb_i_reg_0;
  input ram_empty_fb_i_reg_1;
  input aclk;
  input [1:0]Q;
  input ram_empty_fb_i_reg_2;
  input m_axi_arvalid_i;
  input ram_empty_fb_i_reg_3;

  wire [1:0]Q;
  wire aclk;
  wire m_axi_arvalid_i;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_empty_fb_i_reg_2;
  wire ram_empty_fb_i_reg_3;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  LUT6 #(
    .INIT(64'hFEFCFEFEFEFEFEFE)) 
    ram_empty_fb_i_i_2__1
       (.I0(ram_empty_fb_i),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_empty_fb_i_reg_2),
        .I4(m_axi_arvalid_i),
        .I5(ram_empty_fb_i_reg_3),
        .O(ram_empty_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_1),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_1),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    aclk,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_i_reg_0;
  input [3:0]v1_reg;
  input ram_empty_i_reg_1;
  input aclk;
  input ram_empty_i_reg_2;
  input ram_empty_i_reg_3;
  input [0:0]ram_empty_i_reg_4;

  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire [0:0]ram_empty_i_reg_4;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_1 c1
       (.comp1(comp1),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c1_n_0),
        .ram_empty_i_reg(ram_empty_i_reg_0),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_empty_i_reg_1(ram_empty_i_reg_3),
        .ram_empty_i_reg_2(ram_empty_i_reg_4));
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_2 c2
       (.comp1(comp1),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_fb_i_i_3__4,
    v1_reg_0,
    ram_empty_i_reg_0,
    aclk,
    ram_empty_i_reg_1,
    mcpf_to_argen_tvalid,
    Q,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_fb_i_i_3__4;
  input [3:0]v1_reg_0;
  input ram_empty_i_reg_0;
  input aclk;
  input ram_empty_i_reg_1;
  input mcpf_to_argen_tvalid;
  input [1:0]Q;
  input [0:0]ram_empty_i_reg_2;
  input ram_empty_i_reg_3;
  input ram_empty_i_reg_4;

  wire [1:0]Q;
  wire aclk;
  wire c1_n_0;
  wire c2_n_0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire mcpf_to_argen_tvalid;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_i_3__4;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire [0:0]ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire [3:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_13 c1
       (.Q(Q),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_i_3__4_0(ram_empty_fb_i_i_3__4),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_full_fb_i_reg(c1_n_0));
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_14 c2
       (.out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c2_n_0),
        .ram_empty_i_reg(ram_empty_i_reg_0),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_empty_i_reg_1(ram_empty_i_reg_3),
        .ram_empty_i_reg_2(ram_empty_i_reg_4),
        .ram_empty_i_reg_3(c1_n_0),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    E,
    ram_full_fb_i_reg_0);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input [0:0]E;
  input ram_full_fb_i_reg_0;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h1)) 
    aempty_fwft_fb_i_i_2__1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[5]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__4 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__4_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0444)) 
    ram_full_fb_i_i_3__3
       (.I0(rst_d3),
        .I1(ram_full_fb_i_reg),
        .I2(E),
        .I3(ram_full_fb_i_reg_0),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I5(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__4
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0
   (out,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    SR,
    Q,
    aclk,
    comp0,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    ram_full_i_reg_2);
  output out;
  output ram_empty_fb_i_reg;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  output [0:0]SR;
  input [0:0]Q;
  input aclk;
  input comp0;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_full_i_reg_1;
  input ram_full_i_reg_2;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire comp0;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__3 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__10 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'h5F5F5F1FFFFFFF1F)) 
    ram_full_fb_i_i_1__4
       (.I0(ram_full_fb_i_i_2__2_n_0),
        .I1(comp0),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ),
        .I3(ram_full_i_reg),
        .I4(ram_full_i_reg_0),
        .I5(ram_full_i_reg_1),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_fb_i_i_2__2
       (.I0(rst_d3),
        .I1(ram_full_i_reg_2),
        .O(ram_full_fb_i_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 [1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1
   (out,
    ENB_I,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    SR,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    Q,
    aclk,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram );
  output out;
  output ENB_I;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output [0:0]SR;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  input [0:0]Q;
  input aclk;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  LUT4 #(
    .INIT(16'hABAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ENB_dly_D),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(ENB_I));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_empty_fb_i_i_2__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    E,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    Q,
    aclk,
    \goreg_dm.dout_i_reg[40] ,
    m_axi_awready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output [0:0]E;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  input [0:0]Q;
  input aclk;
  input [1:0]\goreg_dm.dout_i_reg[40] ;
  input m_axi_awready;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire [1:0]\goreg_dm.dout_i_reg[40] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire m_axi_awready;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  LUT2 #(
    .INIT(4'h1)) 
    aempty_fwft_fb_i_i_2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h10001010)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\goreg_dm.dout_i_reg[40] [1]),
        .I3(m_axi_awready),
        .I4(\goreg_dm.dout_i_reg[40] [0]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2
   (out,
    ram_full_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    E,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    Q,
    aclk,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    \goreg_dm.dout_i_reg[40] ,
    m_axi_arready);
  output out;
  output ram_full_fb_i_reg;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output [0:0]E;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  input [0:0]Q;
  input aclk;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_full_i_reg_1;
  input [1:0]\goreg_dm.dout_i_reg[40] ;
  input m_axi_arready;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire [1:0]\goreg_dm.dout_i_reg[40] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire m_axi_arready;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  LUT2 #(
    .INIT(4'h1)) 
    aempty_fwft_fb_i_i_2__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h10001010)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\goreg_dm.dout_i_reg[40] [1]),
        .I3(m_axi_arready),
        .I4(\goreg_dm.dout_i_reg[40] [0]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0070)) 
    ram_full_fb_i_i_3__2
       (.I0(ram_full_i_reg),
        .I1(ram_full_i_reg_0),
        .I2(ram_full_i_reg_1),
        .I3(rst_d3),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I5(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module vfifo_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    ram_full_fb_i_reg_0);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  output dm_rd_en;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input \gpr1.dout_i_reg[0] ;
  input ram_full_fb_i_reg_0;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire dm_rd_en;
  wire \gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(\gpr1.dout_i_reg[0] ),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(dm_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  vfifo_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hEEEEEFEEEFEEEFEE)) 
    ram_full_fb_i_i_5
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(rst_d3),
        .I3(ram_full_fb_i_reg),
        .I4(\gpr1.dout_i_reg[0] ),
        .I5(ram_full_fb_i_reg_0),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 [1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0
   (Q,
    \greg_out.QSPO_reg[16]_0 ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\greg_out.QSPO_reg[16]_0 ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\greg_out.QSPO_reg[16]_0 ;

  FDRE \greg_out.QSPO_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\greg_out.QSPO_reg[16]_0 ));
  FDRE \greg_out.QSPO_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\greg_out.QSPO_reg[16]_0 ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized0_126
   (Q,
    \greg_out.QSPO_reg[16]_0 ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\greg_out.QSPO_reg[16]_0 ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\greg_out.QSPO_reg[16]_0 ;

  FDRE \greg_out.QSPO_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\greg_out.QSPO_reg[16]_0 ));
  FDRE \greg_out.QSPO_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\greg_out.QSPO_reg[16]_0 ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2
   (D,
    Q,
    storage_data1,
    aclk,
    \greg_out.QSPO_reg[11]_0 );
  output [1:0]D;
  input [0:0]Q;
  input [0:0]storage_data1;
  input aclk;
  input \greg_out.QSPO_reg[11]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \greg_out.QSPO_reg[11]_0 ;
  wire [0:0]storage_data1;

  FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[11]_0 ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(storage_data1),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized2_30
   (D,
    Q,
    \greg_out.QSPO_reg[6]_0 ,
    aclk,
    \greg_out.QSPO_reg[11]_0 );
  output [1:0]D;
  input [0:0]Q;
  input [0:0]\greg_out.QSPO_reg[6]_0 ;
  input aclk;
  input \greg_out.QSPO_reg[11]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \greg_out.QSPO_reg[11]_0 ;
  wire [0:0]\greg_out.QSPO_reg[6]_0 ;

  FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[11]_0 ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[6]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized3
   (\greg_out.QSPO_reg[4]_0 ,
    \greg_out.QSPO_reg[4]_1 ,
    aclk);
  output \greg_out.QSPO_reg[4]_0 ;
  input [0:0]\greg_out.QSPO_reg[4]_1 ;
  input aclk;

  wire aclk;
  wire \greg_out.QSPO_reg[4]_0 ;
  wire [0:0]\greg_out.QSPO_reg[4]_1 ;

  FDRE \greg_out.QSPO_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\greg_out.QSPO_reg[4]_0 ),
        .R(\greg_out.QSPO_reg[4]_1 ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5
   (D,
    \greg_out.QSPO_reg[11]_0 ,
    Q,
    aclk,
    \greg_out.QSPO_reg[11]_1 );
  output [1:0]D;
  input [0:0]\greg_out.QSPO_reg[11]_0 ;
  input [0:0]Q;
  input aclk;
  input \greg_out.QSPO_reg[11]_1 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\greg_out.QSPO_reg[11]_0 ;
  wire \greg_out.QSPO_reg[11]_1 ;

  FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[11]_1 ),
        .Q(D[1]),
        .R(\greg_out.QSPO_reg[11]_0 ));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(D[0]),
        .R(\greg_out.QSPO_reg[11]_0 ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module vfifo_axi_vfifo_ctrl_0_0_rom__parameterized5_80
   (D,
    \greg_out.QSPO_reg[11]_0 ,
    \greg_out.QSPO_reg[6]_0 ,
    aclk,
    \greg_out.QSPO_reg[11]_1 );
  output [1:0]D;
  input [0:0]\greg_out.QSPO_reg[11]_0 ;
  input [0:0]\greg_out.QSPO_reg[6]_0 ;
  input aclk;
  input \greg_out.QSPO_reg[11]_1 ;

  wire [1:0]D;
  wire aclk;
  wire [0:0]\greg_out.QSPO_reg[11]_0 ;
  wire \greg_out.QSPO_reg[11]_1 ;
  wire [0:0]\greg_out.QSPO_reg[6]_0 ;

  FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[11]_1 ),
        .Q(D[1]),
        .R(\greg_out.QSPO_reg[11]_0 ));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg[6]_0 ),
        .Q(D[0]),
        .R(\greg_out.QSPO_reg[11]_0 ));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram
   (wr_data_gcnt,
    aclk,
    ram_reg_0_1_0_3_i_5_0,
    ADDRC,
    ADDRD,
    ram_reg_0_1_0_3_0,
    argen_to_mctf_tvalid);
  output [3:0]wr_data_gcnt;
  input aclk;
  input ram_reg_0_1_0_3_i_5_0;
  input [0:0]ADDRC;
  input [0:0]ADDRD;
  input ram_reg_0_1_0_3_0;
  input argen_to_mctf_tvalid;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire ram_reg_0_1_0_3_0;
  wire ram_reg_0_1_0_3_i_5_0;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_1;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire [3:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/garb/sdpram_gcnt/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB(wr_data_gcnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,ram_reg_0_1_0_3_n_1}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(ram_reg_0_1_0_3_i_5_0));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_2
       (.I0(ram_reg_0_1_0_3_0),
        .I1(ram_reg_0_1_0_3_n_1),
        .I2(argen_to_mctf_tvalid),
        .I3(ram_reg_0_1_0_3_n_0),
        .O(wr_data_gcnt[1]));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_3_i_3
       (.I0(ram_reg_0_1_0_3_0),
        .I1(argen_to_mctf_tvalid),
        .I2(ram_reg_0_1_0_3_n_1),
        .O(wr_data_gcnt[0]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(ram_reg_0_1_0_3_n_3),
        .I1(ram_reg_0_1_0_3_n_1),
        .I2(argen_to_mctf_tvalid),
        .I3(ram_reg_0_1_0_3_n_0),
        .I4(ram_reg_0_1_0_3_0),
        .I5(ram_reg_0_1_0_3_n_2),
        .O(wr_data_gcnt[3]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    ram_reg_0_1_0_3_i_5
       (.I0(ram_reg_0_1_0_3_0),
        .I1(ram_reg_0_1_0_3_n_0),
        .I2(argen_to_mctf_tvalid),
        .I3(ram_reg_0_1_0_3_n_1),
        .I4(ram_reg_0_1_0_3_n_3),
        .O(wr_data_gcnt[2]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_153
   (mem_init_done_reg,
    aclk,
    Q_i_5_0,
    Q,
    Q_reg,
    rd_data_mm2s_gcnt,
    Q_i_2__0_0,
    m_axis_tready,
    reset_addr);
  output mem_init_done_reg;
  input aclk;
  input Q_i_5_0;
  input [1:0]Q;
  input Q_reg;
  input [3:0]rd_data_mm2s_gcnt;
  input Q_i_2__0_0;
  input m_axis_tready;
  input reset_addr;

  wire [1:0]Q;
  wire Q_i_2__0_0;
  wire Q_i_4_n_0;
  wire Q_i_5_0;
  wire Q_i_5_n_0;
  wire Q_i_6_n_0;
  wire Q_reg;
  wire aclk;
  wire m_axis_tready;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_i_6__0_n_0;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_1;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire [3:0]rd_data_mm2s_gcnt;
  wire reset_addr;
  wire [3:0]wr_data_mm2s_cnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFEFEEFFEEFFEFEFE)) 
    Q_i_2__0
       (.I0(Q_i_4_n_0),
        .I1(Q_i_5_n_0),
        .I2(rd_data_mm2s_gcnt[1]),
        .I3(Q_reg),
        .I4(ram_reg_0_1_0_3_n_1),
        .I5(ram_reg_0_1_0_3_n_0),
        .O(mem_init_done_reg));
  LUT6 #(
    .INIT(64'hD2FFFFFFFFFFFFFF)) 
    Q_i_4
       (.I0(Q_reg),
        .I1(ram_reg_0_1_0_3_n_1),
        .I2(rd_data_mm2s_gcnt[0]),
        .I3(Q_i_2__0_0),
        .I4(m_axis_tready),
        .I5(Q[1]),
        .O(Q_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF6F6FFF9CFCFC6C)) 
    Q_i_5
       (.I0(ram_reg_0_1_0_3_n_2),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_reg),
        .I3(ram_reg_0_1_0_3_n_3),
        .I4(Q_i_6_n_0),
        .I5(rd_data_mm2s_gcnt[2]),
        .O(Q_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Q_i_6
       (.I0(ram_reg_0_1_0_3_n_1),
        .I1(ram_reg_0_1_0_3_n_0),
        .O(Q_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/garb/sdpram_mm2s_cnt/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_3_i_6__0_n_0}),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,wr_data_mm2s_cnt[0]}),
        .DIB(wr_data_mm2s_cnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,ram_reg_0_1_0_3_n_1}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(Q_i_5_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(ram_reg_0_1_0_3_n_0),
        .I1(ram_reg_0_1_0_3_n_1),
        .I2(Q_reg),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(Q_reg),
        .I1(ram_reg_0_1_0_3_n_1),
        .O(wr_data_mm2s_cnt[0]));
  LUT5 #(
    .INIT(32'h28888888)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(Q_reg),
        .I1(ram_reg_0_1_0_3_n_2),
        .I2(ram_reg_0_1_0_3_n_1),
        .I3(ram_reg_0_1_0_3_n_0),
        .I4(ram_reg_0_1_0_3_n_3),
        .O(wr_data_mm2s_cnt[3]));
  LUT4 #(
    .INIT(16'h2888)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(Q_reg),
        .I1(ram_reg_0_1_0_3_n_3),
        .I2(ram_reg_0_1_0_3_n_0),
        .I3(ram_reg_0_1_0_3_n_1),
        .O(wr_data_mm2s_cnt[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(Q[0]),
        .I1(Q_reg),
        .I2(reset_addr),
        .O(ram_reg_0_1_0_3_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_154
   (rd_data_mm2s_gcnt,
    aclk,
    Q_i_5,
    wr_data_gcnt,
    Q,
    ADDRD);
  output [3:0]rd_data_mm2s_gcnt;
  input aclk;
  input Q_i_5;
  input [3:0]wr_data_gcnt;
  input [0:0]Q;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [0:0]Q;
  wire Q_i_5;
  wire aclk;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/garb/sdpram_mm2s_gcnt/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB(wr_data_gcnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_mm2s_gcnt[1:0]),
        .DOB(rd_data_mm2s_gcnt[3:2]),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(Q_i_5));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0
   (sdpo_int,
    aclk_0,
    DI,
    S,
    \init_addr_reg[0] ,
    \gfwd_mode.storage_data1_reg[0] ,
    D_0,
    WR_DATA,
    rom_rd_addr_int_1,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    D,
    \gfwd_mode.storage_data1_reg[64] ,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    CO,
    ADDRD,
    s_axis_tvalid_wr_in_i,
    storage_data1,
    aclk,
    we_int);
  output [31:0]sdpo_int;
  output [0:0]aclk_0;
  output [3:0]DI;
  output [3:0]S;
  output [0:0]\init_addr_reg[0] ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [12:0]D_0;
  output [29:0]WR_DATA;
  output rom_rd_addr_int_1;
  output [0:0]aclk_1;
  output [3:0]aclk_2;
  output [2:0]aclk_3;
  output [2:0]aclk_4;
  input [0:0]D;
  input \gfwd_mode.storage_data1_reg[64] ;
  input \gin_reg.rd_pntr_pf_dly_reg[10] ;
  input [0:0]CO;
  input [0:0]ADDRD;
  input s_axis_tvalid_wr_in_i;
  input [0:0]storage_data1;
  input aclk;
  input we_int;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [12:0]D_0;
  wire [3:0]S;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [0:0]aclk_0;
  wire [0:0]aclk_1;
  wire [3:0]aclk_2;
  wire [2:0]aclk_3;
  wire [2:0]aclk_4;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[64] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire [0:0]\init_addr_reg[0] ;
  wire ram_reg_0_1_0_5_i_7_n_0;
  wire ram_reg_0_1_0_5_i_7_n_1;
  wire ram_reg_0_1_0_5_i_7_n_2;
  wire ram_reg_0_1_0_5_i_7_n_3;
  wire ram_reg_0_1_0_5_i_7_n_4;
  wire ram_reg_0_1_0_5_i_7_n_5;
  wire ram_reg_0_1_0_5_i_7_n_6;
  wire ram_reg_0_1_0_5_i_7_n_7;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_12_17_i_7_n_4;
  wire ram_reg_0_1_12_17_i_7_n_5;
  wire ram_reg_0_1_12_17_i_7_n_6;
  wire ram_reg_0_1_12_17_i_7_n_7;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_4;
  wire ram_reg_0_1_18_23_i_7_n_5;
  wire ram_reg_0_1_18_23_i_7_n_6;
  wire ram_reg_0_1_18_23_i_7_n_7;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_18_23_i_8_n_4;
  wire ram_reg_0_1_18_23_i_8_n_5;
  wire ram_reg_0_1_18_23_i_8_n_6;
  wire ram_reg_0_1_18_23_i_8_n_7;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_24_29_i_7_n_4;
  wire ram_reg_0_1_24_29_i_7_n_5;
  wire ram_reg_0_1_24_29_i_7_n_6;
  wire ram_reg_0_1_24_29_i_7_n_7;
  wire ram_reg_0_1_30_31_i_3_n_7;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_7_n_4;
  wire ram_reg_0_1_6_11_i_7_n_5;
  wire ram_reg_0_1_6_11_i_7_n_6;
  wire ram_reg_0_1_6_11_i_7_n_7;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire ram_reg_0_1_6_11_i_8_n_4;
  wire ram_reg_0_1_6_11_i_8_n_5;
  wire ram_reg_0_1_6_11_i_8_n_6;
  wire ram_reg_0_1_6_11_i_8_n_7;
  wire rom_rd_addr_int_1;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000001)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[9]),
        .I2(sdpo_int[5]),
        .I3(sdpo_int[2]),
        .I4(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(aclk_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[4]),
        .I2(sdpo_int[7]),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[11]),
        .I5(sdpo_int[10]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7_n_7),
        .O(D_0[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8_n_5),
        .O(D_0[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__1 
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8_n_4),
        .O(D_0[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_24_29_i_7_n_7),
        .O(D_0[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7_n_6),
        .O(D_0[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7_n_5),
        .O(D_0[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7_n_4),
        .O(D_0[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7_n_7),
        .O(D_0[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7_n_6),
        .O(D_0[5]));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(ADDRD),
        .I3(ram_reg_0_1_18_23_i_7_n_5),
        .I4(s_axis_tvalid_wr_in_i),
        .O(D_0[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(sdpo_int[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7_n_4),
        .O(D_0[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8_n_7),
        .O(D_0[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(sdpo_int[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8_n_6),
        .O(D_0[9]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1
       (.I0(sdpo_int[17]),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I2(\gfwd_mode.storage_data1_reg[64] ),
        .I3(D),
        .I4(sdpo_int[16]),
        .O(\init_addr_reg[0] ));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_2
       (.I0(D),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I3(sdpo_int[16]),
        .I4(sdpo_int[17]),
        .O(\gfwd_mode.storage_data1_reg[0] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_3
       (.I0(sdpo_int[15]),
        .I1(sdpo_int[14]),
        .O(\gfwd_mode.storage_data1_reg[0] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_4
       (.I0(sdpo_int[13]),
        .I1(sdpo_int[12]),
        .O(\gfwd_mode.storage_data1_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5
       (.I0(sdpo_int[11]),
        .I1(sdpo_int[10]),
        .O(\gfwd_mode.storage_data1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_1
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_2
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hAAAA202A)) 
    pntr_rchd_end_addr0_carry__1_i_3
       (.I0(sdpo_int[21]),
        .I1(D),
        .I2(\gfwd_mode.storage_data1_reg[64] ),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I4(sdpo_int[20]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4
       (.I0(sdpo_int[19]),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I2(\gfwd_mode.storage_data1_reg[64] ),
        .I3(D),
        .I4(sdpo_int[18]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_5
       (.I0(sdpo_int[25]),
        .I1(sdpo_int[24]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_6
       (.I0(sdpo_int[23]),
        .I1(sdpo_int[22]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h44422242)) 
    pntr_rchd_end_addr0_carry__1_i_7
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I3(\gfwd_mode.storage_data1_reg[64] ),
        .I4(D),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__1_i_8
       (.I0(D),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .I3(sdpo_int[18]),
        .I4(sdpo_int[19]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1
       (.I0(sdpo_int[31]),
        .I1(sdpo_int[30]),
        .O(aclk_3[2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(aclk_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(aclk_3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4
       (.I0(sdpo_int[31]),
        .I1(sdpo_int[30]),
        .O(aclk_4[2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5
       (.I0(sdpo_int[29]),
        .I1(sdpo_int[28]),
        .O(aclk_4[1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6
       (.I0(sdpo_int[27]),
        .I1(sdpo_int[26]),
        .O(aclk_4[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(aclk_1));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2
       (.I0(sdpo_int[9]),
        .I1(sdpo_int[8]),
        .O(aclk_2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3
       (.I0(sdpo_int[7]),
        .I1(sdpo_int[6]),
        .O(aclk_2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(aclk_2[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(aclk_2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(storage_data1),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .O(rom_rd_addr_int_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_0_5_i_2
       (.I0(sdpo_int[3]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_0_5_i_7_n_7),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h0048)) 
    ram_reg_0_1_0_5_i_3
       (.I0(sdpo_int[2]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_0_5_i_4
       (.I0(sdpo_int[5]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_0_5_i_7_n_5),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(sdpo_int[4]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_0_5_i_7_n_6),
        .O(WR_DATA[2]));
  CARRY4 ram_reg_0_1_0_5_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7_n_0,ram_reg_0_1_0_5_i_7_n_1,ram_reg_0_1_0_5_i_7_n_2,ram_reg_0_1_0_5_i_7_n_3}),
        .CYINIT(sdpo_int[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_7_n_4,ram_reg_0_1_0_5_i_7_n_5,ram_reg_0_1_0_5_i_7_n_6,ram_reg_0_1_0_5_i_7_n_7}),
        .S(sdpo_int[6:3]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(sdpo_int[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_1
       (.I0(sdpo_int[13]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_8_n_5),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_2
       (.I0(sdpo_int[12]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_8_n_6),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_3
       (.I0(sdpo_int[15]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_12_17_i_7_n_7),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_4
       (.I0(sdpo_int[14]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_8_n_4),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_5
       (.I0(sdpo_int[17]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_12_17_i_7_n_5),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_12_17_i_6
       (.I0(sdpo_int[16]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_12_17_i_7_n_6),
        .O(WR_DATA[14]));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_12_17_i_7_n_4,ram_reg_0_1_12_17_i_7_n_5,ram_reg_0_1_12_17_i_7_n_6,ram_reg_0_1_12_17_i_7_n_7}),
        .S(sdpo_int[18:15]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[19:18]),
        .DOB(sdpo_int[21:20]),
        .DOC(sdpo_int[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_18_23_i_1
       (.I0(sdpo_int[19]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_7_n_7),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_18_23_i_2
       (.I0(sdpo_int[18]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_12_17_i_7_n_4),
        .O(WR_DATA[16]));
  LUT6 #(
    .INIT(64'hFECEFFFF32020000)) 
    ram_reg_0_1_18_23_i_3
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7_n_5),
        .I4(\gfwd_mode.storage_data1_reg[64] ),
        .I5(ADDRD),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_18_23_i_4
       (.I0(sdpo_int[20]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_7_n_6),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_18_23_i_5
       (.I0(sdpo_int[23]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_8_n_7),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_18_23_i_6
       (.I0(sdpo_int[22]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_7_n_4),
        .O(WR_DATA[20]));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_7_n_4,ram_reg_0_1_18_23_i_7_n_5,ram_reg_0_1_18_23_i_7_n_6,ram_reg_0_1_18_23_i_7_n_7}),
        .S(sdpo_int[22:19]));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_8_n_4,ram_reg_0_1_18_23_i_8_n_5,ram_reg_0_1_18_23_i_8_n_6,ram_reg_0_1_18_23_i_8_n_7}),
        .S(sdpo_int[26:23]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[25:24]),
        .DOB(sdpo_int[27:26]),
        .DOC(sdpo_int[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_1
       (.I0(sdpo_int[25]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_8_n_5),
        .O(WR_DATA[23]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_2
       (.I0(sdpo_int[24]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_8_n_6),
        .O(WR_DATA[22]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_3
       (.I0(sdpo_int[27]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_24_29_i_7_n_7),
        .O(WR_DATA[25]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_4
       (.I0(sdpo_int[26]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_18_23_i_8_n_4),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_5
       (.I0(sdpo_int[29]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_24_29_i_7_n_5),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_24_29_i_6
       (.I0(sdpo_int[28]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_24_29_i_7_n_6),
        .O(WR_DATA[26]));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_24_29_i_7_n_4,ram_reg_0_1_24_29_i_7_n_5,ram_reg_0_1_24_29_i_7_n_6,ram_reg_0_1_24_29_i_7_n_7}),
        .S(sdpo_int[30:27]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'hFFFFCFAF)) 
    ram_reg_0_1_30_31_i_1
       (.I0(sdpo_int[31]),
        .I1(ram_reg_0_1_30_31_i_3_n_7),
        .I2(\gfwd_mode.storage_data1_reg[64] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(CO),
        .O(WR_DATA[29]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_30_31_i_2
       (.I0(sdpo_int[30]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_24_29_i_7_n_4),
        .O(WR_DATA[28]));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO(NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_7}),
        .S({1'b0,1'b0,1'b0,sdpo_int[31]}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_1
       (.I0(sdpo_int[7]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_7_n_7),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_2
       (.I0(sdpo_int[6]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_0_5_i_7_n_4),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_3
       (.I0(sdpo_int[9]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_7_n_5),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_4
       (.I0(sdpo_int[8]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_7_n_6),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(sdpo_int[11]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_8_n_7),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h00C80008)) 
    ram_reg_0_1_6_11_i_6
       (.I0(sdpo_int[10]),
        .I1(\gfwd_mode.storage_data1_reg[64] ),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(CO),
        .I4(ram_reg_0_1_6_11_i_7_n_4),
        .O(WR_DATA[8]));
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_7_n_4,ram_reg_0_1_6_11_i_7_n_5,ram_reg_0_1_6_11_i_7_n_6,ram_reg_0_1_6_11_i_7_n_7}),
        .S(sdpo_int[10:7]));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_8_n_4,ram_reg_0_1_6_11_i_8_n_5,ram_reg_0_1_6_11_i_8_n_6,ram_reg_0_1_6_11_i_8_n_7}),
        .S(sdpo_int[14:11]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109
   (ADDRD,
    aclk_0,
    D,
    \gstage1.q_dly_reg[31] ,
    \gstage1.q_dly_reg[31]_0 ,
    aclk,
    we_int,
    WR_DATA,
    storage_data1);
  output [0:0]ADDRD;
  output [31:0]aclk_0;
  input [0:0]D;
  input \gstage1.q_dly_reg[31] ;
  input \gstage1.q_dly_reg[31]_0 ;
  input aclk;
  input we_int;
  input [29:0]WR_DATA;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [31:0]aclk_0;
  wire \gstage1.q_dly_reg[31] ;
  wire \gstage1.q_dly_reg[31]_0 ;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(D),
        .I1(\gstage1.q_dly_reg[31] ),
        .I2(\gstage1.q_dly_reg[31]_0 ),
        .O(ADDRD));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[13:12]),
        .DOB(aclk_0[15:14]),
        .DOC(aclk_0[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[19:18]),
        .DOB(aclk_0[21:20]),
        .DOC(aclk_0[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[25:24]),
        .DOB(aclk_0[27:26]),
        .DOC(aclk_0[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132
   (O,
    sdpo_int,
    DI,
    S,
    \gfwd_mode.storage_data1_reg[0] ,
    \init_addr_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    WR_DATA,
    aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gfwd_mode.m_valid_i_reg_8 ,
    \gfwd_mode.m_valid_i_reg_9 ,
    \gfwd_mode.m_valid_i_reg_10 ,
    \gfwd_mode.m_valid_i_reg_11 ,
    \gfwd_mode.m_valid_i_reg_12 ,
    D,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    pntr_rchd_end_addr0_carry__1,
    CO,
    rom_rd_addr_int,
    s_axis_tvalid_wr_in_i,
    aclk,
    we_int,
    \gstage1.q_dly_reg[31] );
  output [0:0]O;
  output [0:0]sdpo_int;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\init_addr_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [17:0]WR_DATA;
  output [0:0]aclk_0;
  output [3:0]aclk_1;
  output [2:0]aclk_2;
  output [2:0]aclk_3;
  output [15:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output \gfwd_mode.m_valid_i_reg_2 ;
  output \gfwd_mode.m_valid_i_reg_3 ;
  output \gfwd_mode.m_valid_i_reg_4 ;
  output \gfwd_mode.m_valid_i_reg_5 ;
  output \gfwd_mode.m_valid_i_reg_6 ;
  output \gfwd_mode.m_valid_i_reg_7 ;
  output \gfwd_mode.m_valid_i_reg_8 ;
  output \gfwd_mode.m_valid_i_reg_9 ;
  output \gfwd_mode.m_valid_i_reg_10 ;
  output \gfwd_mode.m_valid_i_reg_11 ;
  output \gfwd_mode.m_valid_i_reg_12 ;
  input [0:0]D;
  input \gin_reg.rd_pntr_pf_dly_reg[0] ;
  input pntr_rchd_end_addr0_carry__1;
  input [0:0]CO;
  input rom_rd_addr_int;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input we_int;
  input [0:0]\gstage1.q_dly_reg[31] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]O;
  wire [3:0]S;
  wire [17:0]WR_DATA;
  wire aclk;
  wire [0:0]aclk_0;
  wire [3:0]aclk_1;
  wire [2:0]aclk_2;
  wire [2:0]aclk_3;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [15:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_10 ;
  wire \gfwd_mode.m_valid_i_reg_11 ;
  wire \gfwd_mode.m_valid_i_reg_12 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire \gfwd_mode.m_valid_i_reg_8 ;
  wire \gfwd_mode.m_valid_i_reg_9 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[31] ;
  wire [0:0]\init_addr_reg[0] ;
  wire pntr_rchd_end_addr0_carry__1;
  wire ram_reg_0_1_0_5_i_1__1_n_0;
  wire ram_reg_0_1_0_5_i_2__0_n_0;
  wire ram_reg_0_1_0_5_i_3__0_n_0;
  wire ram_reg_0_1_0_5_i_4__0_n_0;
  wire ram_reg_0_1_0_5_i_5_n_0;
  wire ram_reg_0_1_0_5_i_5_n_1;
  wire ram_reg_0_1_0_5_i_5_n_2;
  wire ram_reg_0_1_0_5_i_5_n_3;
  wire ram_reg_0_1_0_5_i_5_n_4;
  wire ram_reg_0_1_0_5_i_5_n_5;
  wire ram_reg_0_1_0_5_i_5_n_6;
  wire ram_reg_0_1_0_5_i_5_n_7;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_0_5_n_2;
  wire ram_reg_0_1_0_5_n_3;
  wire ram_reg_0_1_0_5_n_4;
  wire ram_reg_0_1_0_5_n_5;
  wire ram_reg_0_1_12_17_i_7__0_n_0;
  wire ram_reg_0_1_12_17_i_7__0_n_1;
  wire ram_reg_0_1_12_17_i_7__0_n_2;
  wire ram_reg_0_1_12_17_i_7__0_n_3;
  wire ram_reg_0_1_12_17_i_7__0_n_4;
  wire ram_reg_0_1_12_17_i_7__0_n_5;
  wire ram_reg_0_1_12_17_i_7__0_n_6;
  wire ram_reg_0_1_12_17_i_7__0_n_7;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_2;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_12_17_n_4;
  wire ram_reg_0_1_12_17_n_5;
  wire ram_reg_0_1_18_23_i_7__0_n_0;
  wire ram_reg_0_1_18_23_i_7__0_n_1;
  wire ram_reg_0_1_18_23_i_7__0_n_2;
  wire ram_reg_0_1_18_23_i_7__0_n_3;
  wire ram_reg_0_1_18_23_i_7__0_n_4;
  wire ram_reg_0_1_18_23_i_7__0_n_5;
  wire ram_reg_0_1_18_23_i_7__0_n_6;
  wire ram_reg_0_1_18_23_i_7__0_n_7;
  wire ram_reg_0_1_18_23_i_8__0_n_0;
  wire ram_reg_0_1_18_23_i_8__0_n_1;
  wire ram_reg_0_1_18_23_i_8__0_n_2;
  wire ram_reg_0_1_18_23_i_8__0_n_3;
  wire ram_reg_0_1_18_23_i_8__0_n_4;
  wire ram_reg_0_1_18_23_i_8__0_n_5;
  wire ram_reg_0_1_18_23_i_8__0_n_6;
  wire ram_reg_0_1_18_23_i_8__0_n_7;
  wire ram_reg_0_1_18_23_n_0;
  wire ram_reg_0_1_18_23_n_1;
  wire ram_reg_0_1_18_23_n_2;
  wire ram_reg_0_1_18_23_n_3;
  wire ram_reg_0_1_18_23_n_4;
  wire ram_reg_0_1_18_23_n_5;
  wire ram_reg_0_1_24_29_i_7__0_n_0;
  wire ram_reg_0_1_24_29_i_7__0_n_1;
  wire ram_reg_0_1_24_29_i_7__0_n_2;
  wire ram_reg_0_1_24_29_i_7__0_n_3;
  wire ram_reg_0_1_24_29_i_7__0_n_4;
  wire ram_reg_0_1_24_29_i_7__0_n_5;
  wire ram_reg_0_1_24_29_i_7__0_n_6;
  wire ram_reg_0_1_24_29_i_7__0_n_7;
  wire ram_reg_0_1_24_29_n_0;
  wire ram_reg_0_1_24_29_n_1;
  wire ram_reg_0_1_24_29_n_2;
  wire ram_reg_0_1_24_29_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire ram_reg_0_1_30_31_i_2__0_n_0;
  wire ram_reg_0_1_30_31_n_1;
  wire ram_reg_0_1_6_11_i_1__0_n_0;
  wire ram_reg_0_1_6_11_i_2__0_n_0;
  wire ram_reg_0_1_6_11_i_3__0_n_0;
  wire ram_reg_0_1_6_11_i_4__0_n_0;
  wire ram_reg_0_1_6_11_i_5__4_n_0;
  wire ram_reg_0_1_6_11_i_6__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_1;
  wire ram_reg_0_1_6_11_i_7__0_n_2;
  wire ram_reg_0_1_6_11_i_7__0_n_3;
  wire ram_reg_0_1_6_11_i_7__0_n_4;
  wire ram_reg_0_1_6_11_i_7__0_n_5;
  wire ram_reg_0_1_6_11_i_7__0_n_6;
  wire ram_reg_0_1_6_11_i_7__0_n_7;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_8__0_n_1;
  wire ram_reg_0_1_6_11_i_8__0_n_2;
  wire ram_reg_0_1_6_11_i_8__0_n_3;
  wire ram_reg_0_1_6_11_i_8__0_n_4;
  wire ram_reg_0_1_6_11_i_8__0_n_5;
  wire ram_reg_0_1_6_11_i_8__0_n_6;
  wire ram_reg_0_1_6_11_i_8__0_n_7;
  wire ram_reg_0_1_6_11_n_0;
  wire ram_reg_0_1_6_11_n_1;
  wire ram_reg_0_1_6_11_n_2;
  wire ram_reg_0_1_6_11_n_3;
  wire ram_reg_0_1_6_11_n_4;
  wire ram_reg_0_1_6_11_n_5;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_30_31_i_3__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3__0_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(ram_reg_0_1_6_11_n_5),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_0 [8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(ram_reg_0_1_6_11_n_4),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_8__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_0 [9]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(ram_reg_0_1_12_17_n_1),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_8__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_0 [10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(ram_reg_0_1_12_17_n_0),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_8__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg_0 [11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(ram_reg_0_1_12_17_n_3),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_8__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_0 [12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[15]_i_1 
       (.I0(ram_reg_0_1_12_17_n_2),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[16]_i_1 
       (.I0(ram_reg_0_1_12_17_n_5),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_2 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[17]_i_1 
       (.I0(ram_reg_0_1_12_17_n_4),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg_3 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[18]_i_1 
       (.I0(ram_reg_0_1_18_23_n_1),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_12_17_i_7__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_4 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[19]_i_1 
       (.I0(ram_reg_0_1_18_23_n_0),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[20]_i_1 
       (.I0(ram_reg_0_1_18_23_n_3),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_6 ));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \gstage1.q_dly[21]_i_1 
       (.I0(ram_reg_0_1_18_23_n_2),
        .I1(CO),
        .I2(rom_rd_addr_int),
        .I3(ram_reg_0_1_18_23_i_7__0_n_5),
        .I4(s_axis_tvalid_wr_in_i),
        .O(\gfwd_mode.m_valid_i_reg ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[22]_i_1 
       (.I0(ram_reg_0_1_18_23_n_5),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_7__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_7 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[23]_i_1 
       (.I0(ram_reg_0_1_18_23_n_4),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_8 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[24]_i_1 
       (.I0(ram_reg_0_1_24_29_n_1),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_9 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[25]_i_1 
       (.I0(ram_reg_0_1_24_29_n_0),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg_10 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[26]_i_1 
       (.I0(ram_reg_0_1_24_29_n_3),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_18_23_i_8__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_11 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[27]_i_1 
       (.I0(ram_reg_0_1_24_29_n_2),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_24_29_i_7__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_12 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(ram_reg_0_1_24_29_n_5),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_24_29_i_7__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_0 [13]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(ram_reg_0_1_24_29_n_4),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_24_29_i_7__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(ram_reg_0_1_0_5_n_3),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .O(\gfwd_mode.m_valid_i_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(ram_reg_0_1_30_31_n_1),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_24_29_i_7__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg_0 [15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_5_n_7),
        .O(\gfwd_mode.m_valid_i_reg_0 [1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(ram_reg_0_1_0_5_n_5),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_5_n_6),
        .O(\gfwd_mode.m_valid_i_reg_0 [2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(ram_reg_0_1_0_5_n_4),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_5_n_5),
        .O(\gfwd_mode.m_valid_i_reg_0 [3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(ram_reg_0_1_6_11_n_1),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_5_n_4),
        .O(\gfwd_mode.m_valid_i_reg_0 [4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(ram_reg_0_1_6_11_n_0),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg_0 [5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(ram_reg_0_1_6_11_n_3),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg_0 [6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(ram_reg_0_1_6_11_n_2),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg_0 [7]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1__0
       (.I0(ram_reg_0_1_12_17_n_4),
        .I1(pntr_rchd_end_addr0_carry__1),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I3(D),
        .I4(ram_reg_0_1_12_17_n_5),
        .O(\init_addr_reg[0] ));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_2__0
       (.I0(D),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(pntr_rchd_end_addr0_carry__1),
        .I3(ram_reg_0_1_12_17_n_5),
        .I4(ram_reg_0_1_12_17_n_4),
        .O(\gfwd_mode.storage_data1_reg[0] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_3__0
       (.I0(ram_reg_0_1_12_17_n_2),
        .I1(ram_reg_0_1_12_17_n_3),
        .O(\gfwd_mode.storage_data1_reg[0] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_4__0
       (.I0(ram_reg_0_1_12_17_n_0),
        .I1(ram_reg_0_1_12_17_n_1),
        .O(\gfwd_mode.storage_data1_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5__0
       (.I0(ram_reg_0_1_6_11_n_4),
        .I1(ram_reg_0_1_6_11_n_5),
        .O(\gfwd_mode.storage_data1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_1__0
       (.I0(ram_reg_0_1_24_29_n_1),
        .I1(ram_reg_0_1_24_29_n_0),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_2__0
       (.I0(ram_reg_0_1_18_23_n_5),
        .I1(ram_reg_0_1_18_23_n_4),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hAAAA202A)) 
    pntr_rchd_end_addr0_carry__1_i_3__0
       (.I0(ram_reg_0_1_18_23_n_2),
        .I1(D),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I3(pntr_rchd_end_addr0_carry__1),
        .I4(ram_reg_0_1_18_23_n_3),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4__0
       (.I0(ram_reg_0_1_18_23_n_0),
        .I1(pntr_rchd_end_addr0_carry__1),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I3(D),
        .I4(ram_reg_0_1_18_23_n_1),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_5__0
       (.I0(ram_reg_0_1_24_29_n_0),
        .I1(ram_reg_0_1_24_29_n_1),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_6__0
       (.I0(ram_reg_0_1_18_23_n_4),
        .I1(ram_reg_0_1_18_23_n_5),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h44422242)) 
    pntr_rchd_end_addr0_carry__1_i_7__0
       (.I0(ram_reg_0_1_18_23_n_3),
        .I1(ram_reg_0_1_18_23_n_2),
        .I2(pntr_rchd_end_addr0_carry__1),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(D),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__1_i_8__0
       (.I0(D),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(pntr_rchd_end_addr0_carry__1),
        .I3(ram_reg_0_1_18_23_n_1),
        .I4(ram_reg_0_1_18_23_n_0),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1__0
       (.I0(sdpo_int),
        .I1(ram_reg_0_1_30_31_n_1),
        .O(aclk_2[2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2__0
       (.I0(ram_reg_0_1_24_29_n_5),
        .I1(ram_reg_0_1_24_29_n_4),
        .O(aclk_2[1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3__0
       (.I0(ram_reg_0_1_24_29_n_3),
        .I1(ram_reg_0_1_24_29_n_2),
        .O(aclk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4__0
       (.I0(sdpo_int),
        .I1(ram_reg_0_1_30_31_n_1),
        .O(aclk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5__0
       (.I0(ram_reg_0_1_24_29_n_4),
        .I1(ram_reg_0_1_24_29_n_5),
        .O(aclk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6__0
       (.I0(ram_reg_0_1_24_29_n_2),
        .I1(ram_reg_0_1_24_29_n_3),
        .O(aclk_3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1__0
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(ram_reg_0_1_0_5_n_3),
        .O(aclk_0));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__0
       (.I0(ram_reg_0_1_6_11_n_2),
        .I1(ram_reg_0_1_6_11_n_3),
        .O(aclk_1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3__0
       (.I0(ram_reg_0_1_6_11_n_0),
        .I1(ram_reg_0_1_6_11_n_1),
        .O(aclk_1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__0
       (.I0(ram_reg_0_1_0_5_n_4),
        .I1(ram_reg_0_1_0_5_n_5),
        .O(aclk_1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__0
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(ram_reg_0_1_0_5_n_3),
        .O(aclk_1[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__1_n_0,ram_reg_0_1_0_5_i_2__0_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__0_n_0,ram_reg_0_1_0_5_i_4__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB({ram_reg_0_1_0_5_n_2,ram_reg_0_1_0_5_n_3}),
        .DOC({ram_reg_0_1_0_5_n_4,ram_reg_0_1_0_5_n_5}),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_0_5_i_5_n_7),
        .O(ram_reg_0_1_0_5_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0440)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(CO),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(ram_reg_0_1_0_5_n_3),
        .I3(s_axis_tvalid_wr_in_i),
        .O(ram_reg_0_1_0_5_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(ram_reg_0_1_0_5_n_4),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_0_5_i_5_n_5),
        .O(ram_reg_0_1_0_5_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(ram_reg_0_1_0_5_n_5),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_0_5_i_5_n_6),
        .O(ram_reg_0_1_0_5_i_4__0_n_0));
  CARRY4 ram_reg_0_1_0_5_i_5
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_5_n_0,ram_reg_0_1_0_5_i_5_n_1,ram_reg_0_1_0_5_i_5_n_2,ram_reg_0_1_0_5_i_5_n_3}),
        .CYINIT(ram_reg_0_1_0_5_n_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_5_n_4,ram_reg_0_1_0_5_i_5_n_5,ram_reg_0_1_0_5_i_5_n_6,ram_reg_0_1_0_5_i_5_n_7}),
        .S({ram_reg_0_1_6_11_n_1,ram_reg_0_1_0_5_n_4,ram_reg_0_1_0_5_n_5,ram_reg_0_1_0_5_n_2}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({ram_reg_0_1_12_17_n_2,ram_reg_0_1_12_17_n_3}),
        .DOC({ram_reg_0_1_12_17_n_4,ram_reg_0_1_12_17_n_5}),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(ram_reg_0_1_12_17_n_0),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_8__0_n_5),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(ram_reg_0_1_12_17_n_1),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_8__0_n_6),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(ram_reg_0_1_12_17_n_2),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_12_17_i_7__0_n_7),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(ram_reg_0_1_12_17_n_3),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_8__0_n_4),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(ram_reg_0_1_12_17_n_4),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_12_17_i_7__0_n_5),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(ram_reg_0_1_12_17_n_5),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_12_17_i_7__0_n_6),
        .O(WR_DATA[4]));
  CARRY4 ram_reg_0_1_12_17_i_7__0
       (.CI(ram_reg_0_1_6_11_i_8__0_n_0),
        .CO({ram_reg_0_1_12_17_i_7__0_n_0,ram_reg_0_1_12_17_i_7__0_n_1,ram_reg_0_1_12_17_i_7__0_n_2,ram_reg_0_1_12_17_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_12_17_i_7__0_n_4,ram_reg_0_1_12_17_i_7__0_n_5,ram_reg_0_1_12_17_i_7__0_n_6,ram_reg_0_1_12_17_i_7__0_n_7}),
        .S({ram_reg_0_1_18_23_n_1,ram_reg_0_1_12_17_n_4,ram_reg_0_1_12_17_n_5,ram_reg_0_1_12_17_n_2}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_18_23_n_0,ram_reg_0_1_18_23_n_1}),
        .DOB({ram_reg_0_1_18_23_n_2,ram_reg_0_1_18_23_n_3}),
        .DOC({ram_reg_0_1_18_23_n_4,ram_reg_0_1_18_23_n_5}),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(ram_reg_0_1_18_23_n_0),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_7__0_n_7),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(ram_reg_0_1_18_23_n_1),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_12_17_i_7__0_n_4),
        .O(WR_DATA[6]));
  LUT6 #(
    .INIT(64'hFFAFFFCF00A000C0)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(ram_reg_0_1_18_23_i_7__0_n_5),
        .I1(ram_reg_0_1_18_23_n_2),
        .I2(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I3(CO),
        .I4(s_axis_tvalid_wr_in_i),
        .I5(rom_rd_addr_int),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(ram_reg_0_1_18_23_n_3),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_7__0_n_6),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(ram_reg_0_1_18_23_n_4),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_8__0_n_7),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(ram_reg_0_1_18_23_n_5),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_7__0_n_4),
        .O(WR_DATA[10]));
  CARRY4 ram_reg_0_1_18_23_i_7__0
       (.CI(ram_reg_0_1_12_17_i_7__0_n_0),
        .CO({ram_reg_0_1_18_23_i_7__0_n_0,ram_reg_0_1_18_23_i_7__0_n_1,ram_reg_0_1_18_23_i_7__0_n_2,ram_reg_0_1_18_23_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_7__0_n_4,ram_reg_0_1_18_23_i_7__0_n_5,ram_reg_0_1_18_23_i_7__0_n_6,ram_reg_0_1_18_23_i_7__0_n_7}),
        .S({ram_reg_0_1_18_23_n_5,ram_reg_0_1_18_23_n_2,ram_reg_0_1_18_23_n_3,ram_reg_0_1_18_23_n_0}));
  CARRY4 ram_reg_0_1_18_23_i_8__0
       (.CI(ram_reg_0_1_18_23_i_7__0_n_0),
        .CO({ram_reg_0_1_18_23_i_8__0_n_0,ram_reg_0_1_18_23_i_8__0_n_1,ram_reg_0_1_18_23_i_8__0_n_2,ram_reg_0_1_18_23_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_8__0_n_4,ram_reg_0_1_18_23_i_8__0_n_5,ram_reg_0_1_18_23_i_8__0_n_6,ram_reg_0_1_18_23_i_8__0_n_7}),
        .S({ram_reg_0_1_24_29_n_3,ram_reg_0_1_24_29_n_0,ram_reg_0_1_24_29_n_1,ram_reg_0_1_18_23_n_4}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_24_29_n_0,ram_reg_0_1_24_29_n_1}),
        .DOB({ram_reg_0_1_24_29_n_2,ram_reg_0_1_24_29_n_3}),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(ram_reg_0_1_24_29_n_0),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_8__0_n_5),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(ram_reg_0_1_24_29_n_1),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_8__0_n_6),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(ram_reg_0_1_24_29_n_2),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_24_29_i_7__0_n_7),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(ram_reg_0_1_24_29_n_3),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_18_23_i_8__0_n_4),
        .O(WR_DATA[14]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(ram_reg_0_1_24_29_n_4),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_24_29_i_7__0_n_5),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(ram_reg_0_1_24_29_n_5),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_24_29_i_7__0_n_6),
        .O(WR_DATA[16]));
  CARRY4 ram_reg_0_1_24_29_i_7__0
       (.CI(ram_reg_0_1_18_23_i_8__0_n_0),
        .CO({ram_reg_0_1_24_29_i_7__0_n_0,ram_reg_0_1_24_29_i_7__0_n_1,ram_reg_0_1_24_29_i_7__0_n_2,ram_reg_0_1_24_29_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_24_29_i_7__0_n_4,ram_reg_0_1_24_29_i_7__0_n_5,ram_reg_0_1_24_29_i_7__0_n_6,ram_reg_0_1_24_29_i_7__0_n_7}),
        .S({ram_reg_0_1_30_31_n_1,ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5,ram_reg_0_1_24_29_n_2}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({\gstage1.q_dly_reg[31] ,ram_reg_0_1_30_31_i_2__0_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({sdpo_int,ram_reg_0_1_30_31_n_1}),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(ram_reg_0_1_30_31_n_1),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_24_29_i_7__0_n_4),
        .O(ram_reg_0_1_30_31_i_2__0_n_0));
  CARRY4 ram_reg_0_1_30_31_i_3__0
       (.CI(ram_reg_0_1_24_29_i_7__0_n_0),
        .CO(NLW_ram_reg_0_1_30_31_i_3__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3__0_O_UNCONNECTED[3:1],O}),
        .S({1'b0,1'b0,1'b0,sdpo_int}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({ram_reg_0_1_6_11_i_1__0_n_0,ram_reg_0_1_6_11_i_2__0_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__0_n_0,ram_reg_0_1_6_11_i_4__0_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__4_n_0,ram_reg_0_1_6_11_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_6_11_n_0,ram_reg_0_1_6_11_n_1}),
        .DOB({ram_reg_0_1_6_11_n_2,ram_reg_0_1_6_11_n_3}),
        .DOC({ram_reg_0_1_6_11_n_4,ram_reg_0_1_6_11_n_5}),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(ram_reg_0_1_6_11_n_0),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_7__0_n_7),
        .O(ram_reg_0_1_6_11_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(ram_reg_0_1_6_11_n_1),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_0_5_i_5_n_4),
        .O(ram_reg_0_1_6_11_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(ram_reg_0_1_6_11_n_2),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_7__0_n_5),
        .O(ram_reg_0_1_6_11_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(ram_reg_0_1_6_11_n_3),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_7__0_n_6),
        .O(ram_reg_0_1_6_11_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(ram_reg_0_1_6_11_n_4),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_8__0_n_7),
        .O(ram_reg_0_1_6_11_i_5__4_n_0));
  LUT5 #(
    .INIT(32'h0E000200)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(ram_reg_0_1_6_11_n_5),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I4(ram_reg_0_1_6_11_i_7__0_n_4),
        .O(ram_reg_0_1_6_11_i_6__0_n_0));
  CARRY4 ram_reg_0_1_6_11_i_7__0
       (.CI(ram_reg_0_1_0_5_i_5_n_0),
        .CO({ram_reg_0_1_6_11_i_7__0_n_0,ram_reg_0_1_6_11_i_7__0_n_1,ram_reg_0_1_6_11_i_7__0_n_2,ram_reg_0_1_6_11_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_7__0_n_4,ram_reg_0_1_6_11_i_7__0_n_5,ram_reg_0_1_6_11_i_7__0_n_6,ram_reg_0_1_6_11_i_7__0_n_7}),
        .S({ram_reg_0_1_6_11_n_5,ram_reg_0_1_6_11_n_2,ram_reg_0_1_6_11_n_3,ram_reg_0_1_6_11_n_0}));
  CARRY4 ram_reg_0_1_6_11_i_8__0
       (.CI(ram_reg_0_1_6_11_i_7__0_n_0),
        .CO({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_8__0_n_1,ram_reg_0_1_6_11_i_8__0_n_2,ram_reg_0_1_6_11_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_8__0_n_4,ram_reg_0_1_6_11_i_8__0_n_5,ram_reg_0_1_6_11_i_8__0_n_6,ram_reg_0_1_6_11_i_8__0_n_7}),
        .S({ram_reg_0_1_12_17_n_3,ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1,ram_reg_0_1_6_11_n_4}));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133
   (aclk_0,
    aclk,
    we_int,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    rom_rd_addr_int);
  output [12:0]aclk_0;
  input aclk;
  input we_int;
  input [17:0]WR_DATA;
  input [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  input rom_rd_addr_int;

  wire [17:0]WR_DATA;
  wire aclk;
  wire [12:0]aclk_0;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({aclk_0[0],ram_reg_0_1_12_17_n_3}),
        .DOC(aclk_0[2:1]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[4:3]),
        .DOB(aclk_0[6:5]),
        .DOC(aclk_0[8:7]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.rd_pntr_pf_dly_reg[10] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[10:9]),
        .DOB(aclk_0[12:11]),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166
   (aclk_0,
    I135,
    S,
    ram_reg_0_1_6_11_i_2__7,
    ram_reg_0_1_0_5_0,
    ram_reg_0_1_18_23_0,
    PAYLOAD_FROM_MTF,
    reset_addr,
    aclk,
    we_ar_txn,
    WR_DATA);
  output [28:0]aclk_0;
  output [31:0]I135;
  input [3:0]S;
  input [3:0]ram_reg_0_1_6_11_i_2__7;
  input ram_reg_0_1_0_5_0;
  input [0:0]ram_reg_0_1_18_23_0;
  input [0:0]PAYLOAD_FROM_MTF;
  input reset_addr;
  input aclk;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I135;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [3:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]aclk_0;
  wire [19:19]ar_address_inc;
  wire ram_reg_0_1_0_5_0;
  wire ram_reg_0_1_0_5_i_6__6_n_0;
  wire ram_reg_0_1_0_5_i_7__4_n_0;
  wire ram_reg_0_1_0_5_i_7__4_n_1;
  wire ram_reg_0_1_0_5_i_7__4_n_2;
  wire ram_reg_0_1_0_5_i_7__4_n_3;
  wire ram_reg_0_1_12_17_i_7__1_n_0;
  wire ram_reg_0_1_12_17_i_7__1_n_1;
  wire ram_reg_0_1_12_17_i_7__1_n_2;
  wire ram_reg_0_1_12_17_i_7__1_n_3;
  wire [0:0]ram_reg_0_1_18_23_0;
  wire ram_reg_0_1_18_23_i_3__1_n_0;
  wire ram_reg_0_1_18_23_i_7__1_n_0;
  wire ram_reg_0_1_18_23_i_7__1_n_1;
  wire ram_reg_0_1_18_23_i_7__1_n_2;
  wire ram_reg_0_1_18_23_i_7__1_n_3;
  wire ram_reg_0_1_18_23_i_8__1_n_0;
  wire ram_reg_0_1_18_23_i_8__1_n_1;
  wire ram_reg_0_1_18_23_i_8__1_n_2;
  wire ram_reg_0_1_18_23_i_8__1_n_3;
  wire ram_reg_0_1_24_29_i_7__1_n_0;
  wire ram_reg_0_1_24_29_i_7__1_n_1;
  wire ram_reg_0_1_24_29_i_7__1_n_2;
  wire ram_reg_0_1_24_29_i_7__1_n_3;
  wire ram_reg_0_1_30_31_i_3__1_n_3;
  wire [3:0]ram_reg_0_1_6_11_i_2__7;
  wire ram_reg_0_1_6_11_i_7__5_n_0;
  wire ram_reg_0_1_6_11_i_7__5_n_1;
  wire ram_reg_0_1_6_11_i_7__5_n_2;
  wire ram_reg_0_1_6_11_i_7__5_n_3;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_8__1_n_1;
  wire ram_reg_0_1_6_11_i_8__1_n_2;
  wire ram_reg_0_1_6_11_i_8__1_n_3;
  wire reset_addr;
  wire we_ar_txn;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3__1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(I135[1:0]),
        .DOB(I135[3:2]),
        .DOC(I135[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6__6
       (.I0(PAYLOAD_FROM_MTF),
        .I1(ram_reg_0_1_0_5_0),
        .I2(reset_addr),
        .O(ram_reg_0_1_0_5_i_6__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__4
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__4_n_0,ram_reg_0_1_0_5_i_7__4_n_1,ram_reg_0_1_0_5_i_7__4_n_2,ram_reg_0_1_0_5_i_7__4_n_3}),
        .CYINIT(1'b1),
        .DI(I135[5:2]),
        .O(aclk_0[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(I135[13:12]),
        .DOB(I135[15:14]),
        .DOC(I135[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_12_17_i_7__1
       (.CI(ram_reg_0_1_6_11_i_8__1_n_0),
        .CO({ram_reg_0_1_12_17_i_7__1_n_0,ram_reg_0_1_12_17_i_7__1_n_1,ram_reg_0_1_12_17_i_7__1_n_2,ram_reg_0_1_12_17_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(aclk_0[15:12]),
        .S(I135[17:14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA(WR_DATA[17:16]),
        .DIB({ram_reg_0_1_18_23_i_3__1_n_0,WR_DATA[18]}),
        .DIC(WR_DATA[20:19]),
        .DID({1'b0,1'b0}),
        .DOA(I135[19:18]),
        .DOB(I135[21:20]),
        .DOC(I135[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(ar_address_inc),
        .I1(ram_reg_0_1_0_5_0),
        .I2(ram_reg_0_1_18_23_0),
        .I3(PAYLOAD_FROM_MTF),
        .I4(reset_addr),
        .O(ram_reg_0_1_18_23_i_3__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_18_23_i_7__1
       (.CI(ram_reg_0_1_12_17_i_7__1_n_0),
        .CO({ram_reg_0_1_18_23_i_7__1_n_0,ram_reg_0_1_18_23_i_7__1_n_1,ram_reg_0_1_18_23_i_7__1_n_2,ram_reg_0_1_18_23_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ar_address_inc,aclk_0[18:16]}),
        .S(I135[21:18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_18_23_i_8__1
       (.CI(ram_reg_0_1_18_23_i_7__1_n_0),
        .CO({ram_reg_0_1_18_23_i_8__1_n_0,ram_reg_0_1_18_23_i_8__1_n_1,ram_reg_0_1_18_23_i_8__1_n_2,ram_reg_0_1_18_23_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(aclk_0[22:19]),
        .S(I135[25:22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA(WR_DATA[22:21]),
        .DIB(WR_DATA[24:23]),
        .DIC(WR_DATA[26:25]),
        .DID({1'b0,1'b0}),
        .DOA(I135[25:24]),
        .DOB(I135[27:26]),
        .DOC(I135[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_24_29_i_7__1
       (.CI(ram_reg_0_1_18_23_i_8__1_n_0),
        .CO({ram_reg_0_1_24_29_i_7__1_n_0,ram_reg_0_1_24_29_i_7__1_n_1,ram_reg_0_1_24_29_i_7__1_n_2,ram_reg_0_1_24_29_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(aclk_0[26:23]),
        .S(I135[29:26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA(WR_DATA[28:27]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(I135[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_30_31_i_3__1
       (.CI(ram_reg_0_1_24_29_i_7__1_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3__1_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3__1_O_UNCONNECTED[3:2],aclk_0[28:27]}),
        .S({1'b0,1'b0,I135[31:30]}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_ar_addr/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_6__6_n_0}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(I135[7:6]),
        .DOB(I135[9:8]),
        .DOC(I135[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__5
       (.CI(ram_reg_0_1_0_5_i_7__4_n_0),
        .CO({ram_reg_0_1_6_11_i_7__5_n_0,ram_reg_0_1_6_11_i_7__5_n_1,ram_reg_0_1_6_11_i_7__5_n_2,ram_reg_0_1_6_11_i_7__5_n_3}),
        .CYINIT(1'b0),
        .DI(I135[9:6]),
        .O(aclk_0[7:4]),
        .S(ram_reg_0_1_6_11_i_2__7));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_8__1
       (.CI(ram_reg_0_1_6_11_i_7__5_n_0),
        .CO({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_8__1_n_1,ram_reg_0_1_6_11_i_8__1_n_2,ram_reg_0_1_6_11_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(aclk_0[11:8]),
        .S(I135[13:10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1
   (pntr_roll_over_reg,
    ram_init_done_i_reg,
    aclk,
    we_int,
    ADDRD,
    storage_data1,
    CO,
    ram_init_done_i);
  output pntr_roll_over_reg;
  output ram_init_done_i_reg;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107
   (ram_init_done_i_reg,
    pntr_roll_over,
    aclk,
    we_int,
    ADDRD,
    D,
    CO,
    \gin_reg.rd_pntr_roll_over_dly_reg );
  output ram_init_done_i_reg;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]D;
  input [0:0]CO;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    ADDRD,
    storage_data1);
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130
   (ram_init_done_i_reg,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    D,
    CO,
    \gin_reg.rd_pntr_roll_over_dly_reg );
  output ram_init_done_i_reg;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]D;
  input [0:0]CO;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;

  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 );
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;

  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    ADDRD,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 );
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input [0:0]ADDRD;
  input \gin_reg.rd_pntr_roll_over_dly_reg_0 ;

  wire [0:0]ADDRD;
  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32
   (ram_init_done_i_reg,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    CO,
    ram_init_done_i);
  output ram_init_done_i_reg;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input [0:0]CO;
  input ram_init_done_i;

  wire [0:0]CO;
  wire aclk;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(\gin_reg.wr_pntr_roll_over_dly_reg ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    rom_rd_addr_int,
    storage_data1);
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;

  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58
   (pntr_roll_over_reg,
    ram_init_done_i_reg,
    aclk,
    we_int,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    storage_data1,
    CO,
    ram_init_done_i);
  output pntr_roll_over_reg;
  output ram_init_done_i_reg;
  input aclk;
  input we_int;
  input [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i;

  wire [0:0]CO;
  wire aclk;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gin_reg.wr_pntr_roll_over_dly_reg ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg_1 );
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  input \gin_reg.rd_pntr_roll_over_dly_reg_1 ;

  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_1 ;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(\gin_reg.rd_pntr_roll_over_dly_reg_1 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85
   (ram_init_done_i_reg,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    CO,
    ram_init_done_i);
  output ram_init_done_i_reg;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i),
        .O(ram_init_done_i_reg));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86
   (aclk_0,
    aclk,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    we_int,
    rom_rd_addr_int,
    Q);
  output aclk_0;
  input aclk;
  input \gin_reg.rd_pntr_roll_over_dly_reg ;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire aclk_0;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(aclk_0),
        .DPRA0(Q),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2
   (O,
    pntr_roll_over,
    S,
    sdpo_int,
    DI,
    \init_addr_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_0,
    WR_DATA,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    CO,
    pntr_roll_over_reg,
    storage_data1,
    ram_init_done_i,
    rom_rd_addr_i,
    ADDRD,
    s_axis_tvalid_wr_in_i,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[22] );
  output [0:0]O;
  output pntr_roll_over;
  output [0:0]S;
  output [11:0]sdpo_int;
  output [0:0]DI;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]\gfwd_mode.m_valid_i_reg ;
  output [2:0]aclk_0;
  output [9:0]WR_DATA;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input [0:0]CO;
  input pntr_roll_over_reg;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [0:0]ADDRD;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input we_int;
  input [1:0]\gfwd_mode.storage_data1_reg[22] ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [9:0]WR_DATA;
  wire aclk;
  wire [2:0]aclk_0;
  wire [11:0]\gfwd_mode.m_valid_i_reg ;
  wire [1:0]\gfwd_mode.storage_data1_reg[22] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire [1:0]\init_addr_reg[0] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_1;
  wire ram_reg_0_1_0_5_i_7__0_n_2;
  wire ram_reg_0_1_0_5_i_7__0_n_3;
  wire ram_reg_0_1_0_5_i_7__0_n_4;
  wire ram_reg_0_1_0_5_i_7__0_n_5;
  wire ram_reg_0_1_0_5_i_7__0_n_6;
  wire ram_reg_0_1_0_5_i_7__0_n_7;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_8_n_1;
  wire ram_reg_0_1_0_5_i_8_n_2;
  wire ram_reg_0_1_0_5_i_8_n_3;
  wire ram_reg_0_1_0_5_i_8_n_4;
  wire ram_reg_0_1_0_5_i_8_n_5;
  wire ram_reg_0_1_0_5_i_8_n_6;
  wire ram_reg_0_1_0_5_i_8_n_7;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_2;
  wire ram_reg_0_1_6_11_i_7__1_n_3;
  wire ram_reg_0_1_6_11_i_7__1_n_6;
  wire ram_reg_0_1_6_11_i_7__1_n_7;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_6_11_i_7__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_6_11_i_7__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .O(\gfwd_mode.m_valid_i_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__1_n_6),
        .O(\gfwd_mode.m_valid_i_reg [10]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(ADDRD),
        .I1(sdpo_int[11]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(O),
        .O(\gfwd_mode.m_valid_i_reg [11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg [1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg [2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg [3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg [4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8_n_7),
        .O(\gfwd_mode.m_valid_i_reg [5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8_n_6),
        .O(\gfwd_mode.m_valid_i_reg [6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8_n_5),
        .O(\gfwd_mode.m_valid_i_reg [7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8_n_4),
        .O(\gfwd_mode.m_valid_i_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__1_n_7),
        .O(\gfwd_mode.m_valid_i_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__1
       (.I0(sdpo_int[9]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[8]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4540202A)) 
    pntr_rchd_end_addr0_carry__0_i_3__1
       (.I0(sdpo_int[10]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[11]),
        .O(S));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__1
       (.I0(sdpo_int[7]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[6]),
        .O(\init_addr_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\init_addr_reg[0] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__1
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(aclk_0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__1
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(aclk_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(aclk_0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({WR_DATA[0],\gfwd_mode.storage_data1_reg[22] [0]}),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__0_n_7),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__0_n_5),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__0_n_6),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8_n_7),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(ram_init_done_i),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__0_n_4),
        .O(WR_DATA[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__0_n_0,ram_reg_0_1_0_5_i_7__0_n_1,ram_reg_0_1_0_5_i_7__0_n_2,ram_reg_0_1_0_5_i_7__0_n_3}),
        .CYINIT(ram_reg_0_1_0_5_i_9_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_7__0_n_4,ram_reg_0_1_0_5_i_7__0_n_5,ram_reg_0_1_0_5_i_7__0_n_6,ram_reg_0_1_0_5_i_7__0_n_7}),
        .S({ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0,ram_reg_0_1_0_5_i_12_n_0,ram_reg_0_1_0_5_i_13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8
       (.CI(ram_reg_0_1_0_5_i_7__0_n_0),
        .CO({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_8_n_1,ram_reg_0_1_0_5_i_8_n_2,ram_reg_0_1_0_5_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_8_n_4,ram_reg_0_1_0_5_i_8_n_5,ram_reg_0_1_0_5_i_8_n_6,ram_reg_0_1_0_5_i_8_n_7}),
        .S({ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0,ram_reg_0_1_0_5_i_17_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(sdpo_int[0]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC({\gfwd_mode.storage_data1_reg[22] [1],WR_DATA[9]}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8_n_5),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8_n_6),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__1_n_7),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8_n_4),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__1_n_6),
        .O(WR_DATA[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__1
       (.CI(ram_reg_0_1_0_5_i_8_n_0),
        .CO({NLW_ram_reg_0_1_6_11_i_7__1_CO_UNCONNECTED[3:2],ram_reg_0_1_6_11_i_7__1_n_2,ram_reg_0_1_6_11_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_6_11_i_7__1_O_UNCONNECTED[3],O,ram_reg_0_1_6_11_i_7__1_n_6,ram_reg_0_1_6_11_i_7__1_n_7}),
        .S({1'b0,\gin_reg.wr_pntr_pf_dly_reg[11] ,ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167
   (mem_init_done_reg,
    aclk_0,
    ram_reg_0_1_6_11_0,
    plusOp,
    sdpo_int,
    s_axis_tid_arb_i,
    reset_addr,
    aclk,
    we_arcnt);
  output [0:0]mem_init_done_reg;
  output [11:0]aclk_0;
  input ram_reg_0_1_6_11_0;
  input [10:0]plusOp;
  input [1:0]sdpo_int;
  input s_axis_tid_arb_i;
  input reset_addr;
  input aclk;
  input we_arcnt;

  wire aclk;
  wire [11:0]aclk_0;
  wire [0:0]mem_init_done_reg;
  wire [10:0]plusOp;
  wire ram_reg_0_1_0_5_i_8__4_n_0;
  wire ram_reg_0_1_6_11_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [1:0]sdpo_int;
  wire we_arcnt;
  wire [11:0]wr_data_arcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h09900303)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(plusOp[0]),
        .I1(sdpo_int[1]),
        .I2(sdpo_int[0]),
        .I3(aclk_0[0]),
        .I4(ram_reg_0_1_6_11_0),
        .O(mem_init_done_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_arcnt/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_8__4_n_0}),
        .DIA(wr_data_arcnt[1:0]),
        .DIB(wr_data_arcnt[3:2]),
        .DIC(wr_data_arcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[0]),
        .O(wr_data_arcnt[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(aclk_0[0]),
        .O(wr_data_arcnt[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[2]),
        .O(wr_data_arcnt[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[1]),
        .O(wr_data_arcnt[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[4]),
        .O(wr_data_arcnt[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[3]),
        .O(wr_data_arcnt[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__4
       (.I0(s_axis_tid_arb_i),
        .I1(ram_reg_0_1_6_11_0),
        .I2(reset_addr),
        .O(ram_reg_0_1_0_5_i_8__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_arcnt/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_8__4_n_0}),
        .DIA(wr_data_arcnt[7:6]),
        .DIB(wr_data_arcnt[9:8]),
        .DIC(wr_data_arcnt[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[6]),
        .O(wr_data_arcnt[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[5]),
        .O(wr_data_arcnt[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[8]),
        .O(wr_data_arcnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[7]),
        .O(wr_data_arcnt[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[10]),
        .O(wr_data_arcnt[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(ram_reg_0_1_6_11_0),
        .I1(plusOp[9]),
        .O(wr_data_arcnt[10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168
   (WR_DATA,
    sdpo_int,
    ram_reg_0_1_0_5_0,
    aclk,
    we_bcnt,
    \plusOp_inferred__0/i__carry__1 ,
    tid_fifo_dout,
    WR_ADDR);
  output [0:0]WR_DATA;
  output [11:0]sdpo_int;
  input ram_reg_0_1_0_5_0;
  input aclk;
  input we_bcnt;
  input [10:0]\plusOp_inferred__0/i__carry__1 ;
  input [0:0]tid_fifo_dout;
  input [0:0]WR_ADDR;

  wire [0:0]WR_ADDR;
  wire [0:0]WR_DATA;
  wire aclk;
  wire [10:0]\plusOp_inferred__0/i__carry__1 ;
  wire ram_reg_0_1_0_5_0;
  wire [11:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,WR_ADDR}),
        .DIA({\plusOp_inferred__0/i__carry__1 [0],WR_DATA}),
        .DIB(\plusOp_inferred__0/i__carry__1 [2:1]),
        .DIC(\plusOp_inferred__0/i__carry__1 [4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(sdpo_int[0]),
        .O(WR_DATA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,WR_ADDR}),
        .DIA(\plusOp_inferred__0/i__carry__1 [6:5]),
        .DIB(\plusOp_inferred__0/i__carry__1 [8:7]),
        .DIC(\plusOp_inferred__0/i__carry__1 [10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169
   (mem_init_done_reg,
    sdpo_int,
    WR_ADDR,
    WR_DATA,
    plusOp,
    ram_reg_0_1_0_5_0,
    tid_fifo_dout,
    reset_addr,
    O,
    ram_reg_0_1_6_11_0,
    ram_reg_0_1_0_5_1,
    aclk,
    we_bcnt,
    \gmux.gm[2].gms.ms_i_1__4 ,
    s_axis_tid_arb_i);
  output [0:0]mem_init_done_reg;
  output [9:0]sdpo_int;
  output [0:0]WR_ADDR;
  output [10:0]WR_DATA;
  input [1:0]plusOp;
  input ram_reg_0_1_0_5_0;
  input [0:0]tid_fifo_dout;
  input reset_addr;
  input [2:0]O;
  input [3:0]ram_reg_0_1_6_11_0;
  input [3:0]ram_reg_0_1_0_5_1;
  input aclk;
  input we_bcnt;
  input [0:0]\gmux.gm[2].gms.ms_i_1__4 ;
  input s_axis_tid_arb_i;

  wire [2:0]O;
  wire [0:0]WR_ADDR;
  wire [10:0]WR_DATA;
  wire aclk;
  wire [0:0]\gmux.gm[2].gms.ms_i_1__4 ;
  wire [0:0]mem_init_done_reg;
  wire [1:0]plusOp;
  wire ram_reg_0_1_0_5_0;
  wire [3:0]ram_reg_0_1_0_5_1;
  wire [3:0]ram_reg_0_1_6_11_0;
  wire [7:6]rd_data_bcnt_arb;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [9:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h82114111)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(rd_data_bcnt_arb[7]),
        .I1(rd_data_bcnt_arb[6]),
        .I2(plusOp[0]),
        .I3(ram_reg_0_1_0_5_0),
        .I4(plusOp[1]),
        .O(mem_init_done_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,WR_ADDR}),
        .DIA({WR_DATA[0],\gmux.gm[2].gms.ms_i_1__4 }),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_0_5_1[0]),
        .O(WR_DATA[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_0_5_1[2]),
        .O(WR_DATA[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_0_5_1[1]),
        .O(WR_DATA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_6_11_0[0]),
        .O(WR_DATA[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_0_5_1[3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__3
       (.I0(tid_fifo_dout),
        .I1(ram_reg_0_1_0_5_0),
        .I2(reset_addr),
        .O(WR_ADDR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/sdpram_bcnt2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,WR_ADDR}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_bcnt_arb),
        .DOB(sdpo_int[7:6]),
        .DOC(sdpo_int[9:8]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_6_11_0[2]),
        .O(WR_DATA[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_6_11_0[1]),
        .O(WR_DATA[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(O[0]),
        .O(WR_DATA[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(ram_reg_0_1_6_11_0[3]),
        .O(WR_DATA[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(O[2]),
        .O(WR_DATA[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(ram_reg_0_1_0_5_0),
        .I1(O[1]),
        .O(WR_DATA[9]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17
   (aclk_0,
    aclk,
    we_int,
    WR_DATA,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    ADDRD);
  output [11:0]aclk_0;
  input aclk;
  input we_int;
  input [11:0]WR_DATA;
  input \gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [11:0]WR_DATA;
  wire aclk;
  wire [11:0]aclk_0;
  wire \gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34
   (O,
    \init_addr_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    WR_DATA,
    \gfwd_mode.m_valid_i_reg ,
    S,
    rom_rd_addr_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[8] ,
    rom_rd_addr_int,
    s_axis_tvalid_wr_in_i,
    CO,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[2] );
  output [0:0]O;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [10:0]WR_DATA;
  output [10:0]\gfwd_mode.m_valid_i_reg ;
  input [0:0]S;
  input rom_rd_addr_i;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.storage_data1_reg[8] ;
  input rom_rd_addr_int;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[2] ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [10:0]WR_DATA;
  wire aclk;
  wire [10:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[2] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[8] ;
  wire [1:0]\init_addr_reg[0] ;
  wire [1:0]\init_addr_reg[0]_0 ;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_17__0_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_1;
  wire ram_reg_0_1_0_5_i_7__1_n_2;
  wire ram_reg_0_1_0_5_i_7__1_n_3;
  wire ram_reg_0_1_0_5_i_7__1_n_4;
  wire ram_reg_0_1_0_5_i_7__1_n_5;
  wire ram_reg_0_1_0_5_i_7__1_n_6;
  wire ram_reg_0_1_0_5_i_7__1_n_7;
  wire ram_reg_0_1_0_5_i_8__0_n_0;
  wire ram_reg_0_1_0_5_i_8__0_n_1;
  wire ram_reg_0_1_0_5_i_8__0_n_2;
  wire ram_reg_0_1_0_5_i_8__0_n_3;
  wire ram_reg_0_1_0_5_i_8__0_n_4;
  wire ram_reg_0_1_0_5_i_8__0_n_5;
  wire ram_reg_0_1_0_5_i_8__0_n_6;
  wire ram_reg_0_1_0_5_i_8__0_n_7;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_2;
  wire ram_reg_0_1_6_11_i_7__2_n_3;
  wire ram_reg_0_1_6_11_i_7__2_n_6;
  wire ram_reg_0_1_6_11_i_7__2_n_7;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_6_11_i_7__2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_6_11_i_7__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .O(\gfwd_mode.m_valid_i_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__2_n_6),
        .O(\gfwd_mode.m_valid_i_reg [10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__1_n_7),
        .O(\gfwd_mode.m_valid_i_reg [1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__1_n_6),
        .O(\gfwd_mode.m_valid_i_reg [2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__1_n_5),
        .O(\gfwd_mode.m_valid_i_reg [3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__1_n_4),
        .O(\gfwd_mode.m_valid_i_reg [4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__0_n_7),
        .O(\gfwd_mode.m_valid_i_reg [5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__0_n_6),
        .O(\gfwd_mode.m_valid_i_reg [6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__0_n_5),
        .O(\gfwd_mode.m_valid_i_reg [7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__0_n_4),
        .O(\gfwd_mode.m_valid_i_reg [8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__2_n_7),
        .O(\gfwd_mode.m_valid_i_reg [9]));
  LUT5 #(
    .INIT(32'hAAAA02A2)) 
    pntr_rchd_end_addr0_carry__0_i_1__2
       (.I0(sdpo_int[11]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(\gfwd_mode.storage_data1_reg[8] ),
        .I4(sdpo_int[10]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__2
       (.I0(sdpo_int[9]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(\gfwd_mode.storage_data1_reg[8] ),
        .I4(sdpo_int[8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00E21D00)) 
    pntr_rchd_end_addr0_carry__0_i_3__2
       (.I0(rom_rd_addr_i),
        .I1(ram_init_done_i),
        .I2(\gfwd_mode.storage_data1_reg[8] ),
        .I3(sdpo_int[10]),
        .I4(sdpo_int[11]),
        .O(\init_addr_reg[0] [1]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_4__2
       (.I0(\gfwd_mode.storage_data1_reg[8] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\init_addr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__2
       (.I0(sdpo_int[7]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(\gfwd_mode.storage_data1_reg[8] ),
        .I4(sdpo_int[6]),
        .O(\init_addr_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\init_addr_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[8] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .I4(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[0] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__2
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(\gfwd_mode.storage_data1_reg[0] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__2
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[0] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__0
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gfwd_mode.storage_data1_reg[0] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({WR_DATA[0],\gfwd_mode.storage_data1_reg[2] }),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__0
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__0
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__1_n_7),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__1_n_5),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__1_n_6),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__0_n_7),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(ram_init_done_i),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__1_n_4),
        .O(WR_DATA[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_7__1_n_1,ram_reg_0_1_0_5_i_7__1_n_2,ram_reg_0_1_0_5_i_7__1_n_3}),
        .CYINIT(ram_reg_0_1_0_5_i_9__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_7__1_n_4,ram_reg_0_1_0_5_i_7__1_n_5,ram_reg_0_1_0_5_i_7__1_n_6,ram_reg_0_1_0_5_i_7__1_n_7}),
        .S({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0,ram_reg_0_1_0_5_i_13__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__0
       (.CI(ram_reg_0_1_0_5_i_7__1_n_0),
        .CO({ram_reg_0_1_0_5_i_8__0_n_0,ram_reg_0_1_0_5_i_8__0_n_1,ram_reg_0_1_0_5_i_8__0_n_2,ram_reg_0_1_0_5_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_8__0_n_4,ram_reg_0_1_0_5_i_8__0_n_5,ram_reg_0_1_0_5_i_8__0_n_6,ram_reg_0_1_0_5_i_8__0_n_7}),
        .S({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0,ram_reg_0_1_0_5_i_17__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(sdpo_int[0]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[8] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__0_n_5),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__0_n_6),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__2_n_7),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__0_n_4),
        .O(WR_DATA[7]));
  LUT6 #(
    .INIT(64'hAAAACCF0AAAAAAAA)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(rom_rd_addr_int),
        .I1(O),
        .I2(sdpo_int[11]),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(CO),
        .I5(ram_init_done_i),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__2_n_6),
        .O(WR_DATA[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__2
       (.CI(ram_reg_0_1_0_5_i_8__0_n_0),
        .CO({NLW_ram_reg_0_1_6_11_i_7__2_CO_UNCONNECTED[3:2],ram_reg_0_1_6_11_i_7__2_n_2,ram_reg_0_1_6_11_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_6_11_i_7__2_O_UNCONNECTED[3],O,ram_reg_0_1_6_11_i_7__2_n_6,ram_reg_0_1_6_11_i_7__2_n_7}),
        .S({1'b0,S,ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35
   (aclk_0,
    aclk,
    we_int,
    WR_DATA,
    storage_data1,
    rom_rd_addr_int);
  output [11:0]aclk_0;
  input aclk;
  input we_int;
  input [11:0]WR_DATA;
  input [0:0]storage_data1;
  input rom_rd_addr_int;

  wire [11:0]WR_DATA;
  wire aclk;
  wire [11:0]aclk_0;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60
   (O,
    pntr_roll_over,
    \init_addr_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    WR_DATA,
    \gfwd_mode.m_valid_i_reg ,
    S,
    CO,
    pntr_roll_over_reg,
    rom_rd_addr_i,
    ram_init_done_i,
    storage_data1,
    \gfwd_mode.storage_data1_reg[21] ,
    s_axis_tvalid_wr_in_i,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]O;
  output pntr_roll_over;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [10:0]WR_DATA;
  output [10:0]\gfwd_mode.m_valid_i_reg ;
  input [0:0]S;
  input [0:0]CO;
  input pntr_roll_over_reg;
  input rom_rd_addr_i;
  input ram_init_done_i;
  input [0:0]storage_data1;
  input [0:0]\gfwd_mode.storage_data1_reg[21] ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[15] ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [10:0]WR_DATA;
  wire aclk;
  wire [10:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [1:0]\init_addr_reg[0] ;
  wire [1:0]\init_addr_reg[0]_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_1;
  wire ram_reg_0_1_0_5_i_7__2_n_2;
  wire ram_reg_0_1_0_5_i_7__2_n_3;
  wire ram_reg_0_1_0_5_i_7__2_n_4;
  wire ram_reg_0_1_0_5_i_7__2_n_5;
  wire ram_reg_0_1_0_5_i_7__2_n_6;
  wire ram_reg_0_1_0_5_i_7__2_n_7;
  wire ram_reg_0_1_0_5_i_8__1_n_0;
  wire ram_reg_0_1_0_5_i_8__1_n_1;
  wire ram_reg_0_1_0_5_i_8__1_n_2;
  wire ram_reg_0_1_0_5_i_8__1_n_3;
  wire ram_reg_0_1_0_5_i_8__1_n_4;
  wire ram_reg_0_1_0_5_i_8__1_n_5;
  wire ram_reg_0_1_0_5_i_8__1_n_6;
  wire ram_reg_0_1_0_5_i_8__1_n_7;
  wire ram_reg_0_1_0_5_i_9__1_n_0;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_7__3_n_2;
  wire ram_reg_0_1_6_11_i_7__3_n_3;
  wire ram_reg_0_1_6_11_i_7__3_n_6;
  wire ram_reg_0_1_6_11_i_7__3_n_7;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_6_11_i_7__3_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_6_11_i_7__3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__1 
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .O(\gfwd_mode.m_valid_i_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__1 
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__3_n_6),
        .O(\gfwd_mode.m_valid_i_reg [10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__1 
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__2_n_7),
        .O(\gfwd_mode.m_valid_i_reg [1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__1 
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__2_n_6),
        .O(\gfwd_mode.m_valid_i_reg [2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__1 
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__2_n_5),
        .O(\gfwd_mode.m_valid_i_reg [3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__1 
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__2_n_4),
        .O(\gfwd_mode.m_valid_i_reg [4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__1 
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__1_n_7),
        .O(\gfwd_mode.m_valid_i_reg [5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__1 
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__1_n_6),
        .O(\gfwd_mode.m_valid_i_reg [6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__1 
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__1_n_5),
        .O(\gfwd_mode.m_valid_i_reg [7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__1 
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__1_n_4),
        .O(\gfwd_mode.m_valid_i_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__1 
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__3_n_7),
        .O(\gfwd_mode.m_valid_i_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hAAAA02A2)) 
    pntr_rchd_end_addr0_carry__0_i_1__3
       (.I0(sdpo_int[11]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[10]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__3
       (.I0(sdpo_int[9]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00E21D00)) 
    pntr_rchd_end_addr0_carry__0_i_3__3
       (.I0(rom_rd_addr_i),
        .I1(ram_init_done_i),
        .I2(storage_data1),
        .I3(sdpo_int[10]),
        .I4(sdpo_int[11]),
        .O(\init_addr_reg[0] [1]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_4__3
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\init_addr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__3
       (.I0(sdpo_int[7]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[6]),
        .O(\init_addr_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__3
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\init_addr_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry_i_3__3
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .I4(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[0] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__3
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(\gfwd_mode.storage_data1_reg[0] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__3
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[0] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gfwd_mode.storage_data1_reg[0] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] }),
        .DIA({WR_DATA[0],\gfwd_mode.storage_data1_reg[15] }),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__2_n_7),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__2_n_5),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__2_n_6),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__1_n_7),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(ram_init_done_i),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__2_n_4),
        .O(WR_DATA[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__2
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__2_n_0,ram_reg_0_1_0_5_i_7__2_n_1,ram_reg_0_1_0_5_i_7__2_n_2,ram_reg_0_1_0_5_i_7__2_n_3}),
        .CYINIT(ram_reg_0_1_0_5_i_9__1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_7__2_n_4,ram_reg_0_1_0_5_i_7__2_n_5,ram_reg_0_1_0_5_i_7__2_n_6,ram_reg_0_1_0_5_i_7__2_n_7}),
        .S({ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__1_n_0,ram_reg_0_1_0_5_i_13__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__1
       (.CI(ram_reg_0_1_0_5_i_7__2_n_0),
        .CO({ram_reg_0_1_0_5_i_8__1_n_0,ram_reg_0_1_0_5_i_8__1_n_1,ram_reg_0_1_0_5_i_8__1_n_2,ram_reg_0_1_0_5_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_8__1_n_4,ram_reg_0_1_0_5_i_8__1_n_5,ram_reg_0_1_0_5_i_8__1_n_6,ram_reg_0_1_0_5_i_8__1_n_7}),
        .S({ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0,ram_reg_0_1_0_5_i_17__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__1
       (.I0(sdpo_int[0]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] }),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__1_n_5),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__1_n_6),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__3_n_7),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__1_n_4),
        .O(WR_DATA[7]));
  LUT6 #(
    .INIT(64'hAAAACCF0AAAAAAAA)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(\gfwd_mode.storage_data1_reg[21] ),
        .I1(O),
        .I2(sdpo_int[11]),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(CO),
        .I5(ram_init_done_i),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__3_n_6),
        .O(WR_DATA[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__3
       (.CI(ram_reg_0_1_0_5_i_8__1_n_0),
        .CO({NLW_ram_reg_0_1_6_11_i_7__3_CO_UNCONNECTED[3:2],ram_reg_0_1_6_11_i_7__3_n_2,ram_reg_0_1_6_11_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_6_11_i_7__3_O_UNCONNECTED[3],O,ram_reg_0_1_6_11_i_7__3_n_6,ram_reg_0_1_6_11_i_7__3_n_7}),
        .S({1'b0,S,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61
   (aclk_0,
    aclk,
    we_int,
    WR_DATA,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    \gin_reg.wr_pntr_pf_dly_reg[7]_0 );
  output [11:0]aclk_0;
  input aclk;
  input we_int;
  input [11:0]WR_DATA;
  input \gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;

  wire [11:0]WR_DATA;
  wire aclk;
  wire [11:0]aclk_0;
  wire \gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7]_0 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gin_reg.wr_pntr_pf_dly_reg[7]_0 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87
   (O,
    \gfwd_mode.storage_data1_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    WR_DATA,
    S,
    storage_data1,
    ram_init_done_i,
    rom_rd_addr_i,
    rom_rd_addr_int,
    CO,
    s_axis_tvalid_wr_in_i,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[8] );
  output [0:0]O;
  output [1:0]\gfwd_mode.storage_data1_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0] ;
  output [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output [11:0]\gfwd_mode.m_valid_i_reg ;
  output [9:0]WR_DATA;
  input [0:0]S;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input rom_rd_addr_int;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input we_int;
  input [1:0]\gfwd_mode.storage_data1_reg[8] ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [9:0]WR_DATA;
  wire aclk;
  wire [11:0]\gfwd_mode.m_valid_i_reg ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[8] ;
  wire [1:0]\init_addr_reg[0] ;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_17__2_n_0;
  wire ram_reg_0_1_0_5_i_7__3_n_0;
  wire ram_reg_0_1_0_5_i_7__3_n_1;
  wire ram_reg_0_1_0_5_i_7__3_n_2;
  wire ram_reg_0_1_0_5_i_7__3_n_3;
  wire ram_reg_0_1_0_5_i_7__3_n_4;
  wire ram_reg_0_1_0_5_i_7__3_n_5;
  wire ram_reg_0_1_0_5_i_7__3_n_6;
  wire ram_reg_0_1_0_5_i_7__3_n_7;
  wire ram_reg_0_1_0_5_i_8__2_n_0;
  wire ram_reg_0_1_0_5_i_8__2_n_1;
  wire ram_reg_0_1_0_5_i_8__2_n_2;
  wire ram_reg_0_1_0_5_i_8__2_n_3;
  wire ram_reg_0_1_0_5_i_8__2_n_4;
  wire ram_reg_0_1_0_5_i_8__2_n_5;
  wire ram_reg_0_1_0_5_i_8__2_n_6;
  wire ram_reg_0_1_0_5_i_8__2_n_7;
  wire ram_reg_0_1_0_5_i_9__2_n_0;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_7__4_n_2;
  wire ram_reg_0_1_6_11_i_7__4_n_3;
  wire ram_reg_0_1_6_11_i_7__4_n_6;
  wire ram_reg_0_1_6_11_i_7__4_n_7;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_6_11_i_7__4_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_6_11_i_7__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .O(\gfwd_mode.m_valid_i_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__4_n_6),
        .O(\gfwd_mode.m_valid_i_reg [10]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(rom_rd_addr_int),
        .I1(sdpo_int[11]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(O),
        .O(\gfwd_mode.m_valid_i_reg [11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__3_n_7),
        .O(\gfwd_mode.m_valid_i_reg [1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__3_n_6),
        .O(\gfwd_mode.m_valid_i_reg [2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__3_n_5),
        .O(\gfwd_mode.m_valid_i_reg [3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_7__3_n_4),
        .O(\gfwd_mode.m_valid_i_reg [4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__2_n_7),
        .O(\gfwd_mode.m_valid_i_reg [5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__2_n_6),
        .O(\gfwd_mode.m_valid_i_reg [6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__2_n_5),
        .O(\gfwd_mode.m_valid_i_reg [7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_0_5_i_8__2_n_4),
        .O(\gfwd_mode.m_valid_i_reg [8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_reg_0_1_6_11_i_7__4_n_7),
        .O(\gfwd_mode.m_valid_i_reg [9]));
  LUT5 #(
    .INIT(32'hFF001D00)) 
    pntr_rchd_end_addr0_carry__0_i_1__4
       (.I0(rom_rd_addr_i),
        .I1(ram_init_done_i),
        .I2(storage_data1),
        .I3(sdpo_int[11]),
        .I4(sdpo_int[10]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__4
       (.I0(sdpo_int[9]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h4540202A)) 
    pntr_rchd_end_addr0_carry__0_i_3__4
       (.I0(sdpo_int[10]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[11]),
        .O(\gfwd_mode.storage_data1_reg[0] [1]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_4__4
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__4
       (.I0(sdpo_int[7]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[6]),
        .O(\init_addr_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__4
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\init_addr_reg[0] [0]));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry_i_3__4
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .I4(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__4
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__4
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gfwd_mode.storage_data1_reg[0]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({WR_DATA[0],\gfwd_mode.storage_data1_reg[8] [0]}),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(ram_init_done_i),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__3_n_7),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__3_n_5),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__3_n_6),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__2_n_7),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(ram_init_done_i),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_7__3_n_4),
        .O(WR_DATA[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__3
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__3_n_0,ram_reg_0_1_0_5_i_7__3_n_1,ram_reg_0_1_0_5_i_7__3_n_2,ram_reg_0_1_0_5_i_7__3_n_3}),
        .CYINIT(ram_reg_0_1_0_5_i_9__2_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_7__3_n_4,ram_reg_0_1_0_5_i_7__3_n_5,ram_reg_0_1_0_5_i_7__3_n_6,ram_reg_0_1_0_5_i_7__3_n_7}),
        .S({ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__2_n_0,ram_reg_0_1_0_5_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__2
       (.CI(ram_reg_0_1_0_5_i_7__3_n_0),
        .CO({ram_reg_0_1_0_5_i_8__2_n_0,ram_reg_0_1_0_5_i_8__2_n_1,ram_reg_0_1_0_5_i_8__2_n_2,ram_reg_0_1_0_5_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_5_i_8__2_n_4,ram_reg_0_1_0_5_i_8__2_n_5,ram_reg_0_1_0_5_i_8__2_n_6,ram_reg_0_1_0_5_i_8__2_n_7}),
        .S({ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0,ram_reg_0_1_0_5_i_17__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__2
       (.I0(sdpo_int[0]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC({\gfwd_mode.storage_data1_reg[8] [1],WR_DATA[9]}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__2_n_5),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__2_n_6),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__4_n_7),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_0_5_i_8__2_n_4),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(ram_init_done_i),
        .I1(sdpo_int[10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(ram_reg_0_1_6_11_i_7__4_n_6),
        .O(WR_DATA[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__4
       (.CI(ram_reg_0_1_0_5_i_8__2_n_0),
        .CO({NLW_ram_reg_0_1_6_11_i_7__4_CO_UNCONNECTED[3:2],ram_reg_0_1_6_11_i_7__4_n_2,ram_reg_0_1_6_11_i_7__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_6_11_i_7__4_O_UNCONNECTED[3],O,ram_reg_0_1_6_11_i_7__4_n_6,ram_reg_0_1_6_11_i_7__4_n_7}),
        .S({1'b0,S,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88
   (aclk_0,
    aclk,
    we_int,
    WR_DATA,
    Q,
    rom_rd_addr_int);
  output [11:0]aclk_0;
  input aclk;
  input we_int;
  input [11:0]WR_DATA;
  input [0:0]Q;
  input rom_rd_addr_int;

  wire [0:0]Q;
  wire [11:0]WR_DATA;
  wire aclk;
  wire [11:0]aclk_0;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[1:0]),
        .DOB(aclk_0[3:2]),
        .DOC(aclk_0[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "24" *) 
  (* RTL_RAM_NAME = "inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(aclk_0[7:6]),
        .DOB(aclk_0[9:8]),
        .DOC(aclk_0[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top
   (aclk_0,
    ram_init_done_i_reg_0,
    \init_addr_reg[0]_0 ,
    aclk_1,
    pntr_roll_over,
    DI,
    S,
    \init_addr_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0] ,
    D_0,
    rom_rd_addr_int_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    \init_addr_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    \gfwd_mode.storage_data1_reg[45]_1 ,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_int_0,
    aclk_6,
    aclk,
    we_int,
    D,
    storage_data1,
    Q,
    CO,
    s_axis_tvalid_wr_in_i,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    sdpo_int,
    ram_reg_0_1_6_11_i_7__1,
    sdp_rd_addr_in_i_1,
    \gin_reg.wr_pntr_pf_dly_reg[7]_0 ,
    sdp_rd_addr_in_i_2);
  output aclk_0;
  output ram_init_done_i_reg_0;
  output \init_addr_reg[0]_0 ;
  output [32:0]aclk_1;
  output pntr_roll_over;
  output [3:0]DI;
  output [3:0]S;
  output [0:0]\init_addr_reg[0]_1 ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [12:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]aclk_2;
  output [3:0]aclk_3;
  output [2:0]aclk_4;
  output [2:0]aclk_5;
  output [0:0]\init_addr_reg[0]_2 ;
  output [0:0]\gfwd_mode.storage_data1_reg[45] ;
  output [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[45]_1 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output rom_rd_addr_int_0;
  output [31:0]aclk_6;
  input aclk;
  input we_int;
  input [0:0]D;
  input [0:0]storage_data1;
  input [0:0]Q;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [5:0]sdpo_int;
  input [0:0]ram_reg_0_1_6_11_i_7__1;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  input sdp_rd_addr_in_i_2;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [12:0]D_0;
  wire [0:0]Q;
  wire [3:0]S;
  wire [31:2]WR_DATA;
  wire aclk;
  wire aclk_0;
  wire [32:0]aclk_1;
  wire [0:0]aclk_2;
  wire [3:0]aclk_3;
  wire [2:0]aclk_4;
  wire [2:0]aclk_5;
  wire [31:0]aclk_6;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_1 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  wire \init_addr_reg[0]_0 ;
  wire [0:0]\init_addr_reg[0]_1 ;
  wire [0:0]\init_addr_reg[0]_2 ;
  wire pntr_roll_over;
  wire ram_init_done_i_reg_0;
  wire [0:0]ram_reg_0_1_6_11_i_7__1;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire rom_rd_addr_int_2;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire sdp_rover_inst1_n_0;
  wire [5:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\init_addr_reg[0]_0 ),
        .R(Q));
  LUT5 #(
    .INIT(32'hFF001D00)) 
    pntr_rchd_end_addr0_carry__0_i_1__1
       (.I0(\init_addr_reg[0]_0 ),
        .I1(ram_init_done_i_reg_0),
        .I2(\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .I3(sdpo_int[5]),
        .I4(sdpo_int[4]),
        .O(\init_addr_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry__0_i_4__1
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .I3(sdpo_int[2]),
        .I4(sdpo_int[3]),
        .O(\gfwd_mode.storage_data1_reg[45]_0 ));
  LUT5 #(
    .INIT(32'h470000B8)) 
    pntr_rchd_end_addr0_carry_i_3__1
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .I3(sdpo_int[0]),
        .I4(sdpo_int[1]),
        .O(\gfwd_mode.storage_data1_reg[45] ));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\init_addr_reg[0]_0 ),
        .Q(ram_init_done_i_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .O(ADDRD));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(sdp_rd_addr_in_i_1),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .O(rom_rd_addr_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__2
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[7]_0 ),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__3
       (.I0(sdp_rd_addr_in_i_2),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .O(rom_rd_addr_int_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_6_11_i_8__2
       (.I0(\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .I1(ram_init_done_i_reg_0),
        .I2(\init_addr_reg[0]_0 ),
        .I3(ram_reg_0_1_6_11_i_7__1),
        .I4(sdpo_int[5]),
        .O(\gfwd_mode.storage_data1_reg[45]_1 ));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_107 sdp_rover_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (ram_init_done_i_reg_0),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg(sdp_rover_inst1_n_0),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_108 sdp_rover_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_0),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0 sdpram_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .DI(DI),
        .D_0(D_0),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .aclk_0(aclk_1[32]),
        .aclk_1(aclk_2),
        .aclk_2(aclk_3),
        .aclk_3(aclk_4),
        .aclk_4(aclk_5),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[64] (ram_init_done_i_reg_0),
        .\gin_reg.rd_pntr_pf_dly_reg[10] (\init_addr_reg[0]_0 ),
        .\init_addr_reg[0] (\init_addr_reg[0]_1 ),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(aclk_1[31:0]),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_109 sdpram_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .D(D),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .aclk_0(aclk_6),
        .\gstage1.q_dly_reg[31] (ram_init_done_i_reg_0),
        .\gstage1.q_dly_reg[31]_0 (\init_addr_reg[0]_0 ),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top_129
   (aclk_0,
    O,
    sdpo_int,
    pntr_roll_over,
    DI,
    S,
    \gfwd_mode.storage_data1_reg[0] ,
    \init_addr_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gfwd_mode.m_valid_i_reg_8 ,
    \gfwd_mode.m_valid_i_reg_9 ,
    \gfwd_mode.m_valid_i_reg_10 ,
    \gfwd_mode.m_valid_i_reg_11 ,
    \gfwd_mode.m_valid_i_reg_12 ,
    aclk_5,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    D,
    CO,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    pntr_rchd_end_addr0_carry__1,
    s_axis_tvalid_wr_in_i,
    WR_DATA);
  output aclk_0;
  output [0:0]O;
  output [0:0]sdpo_int;
  output pntr_roll_over;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\init_addr_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [0:0]aclk_1;
  output [3:0]aclk_2;
  output [2:0]aclk_3;
  output [2:0]aclk_4;
  output [15:0]\gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output \gfwd_mode.m_valid_i_reg_2 ;
  output \gfwd_mode.m_valid_i_reg_3 ;
  output \gfwd_mode.m_valid_i_reg_4 ;
  output \gfwd_mode.m_valid_i_reg_5 ;
  output \gfwd_mode.m_valid_i_reg_6 ;
  output \gfwd_mode.m_valid_i_reg_7 ;
  output \gfwd_mode.m_valid_i_reg_8 ;
  output \gfwd_mode.m_valid_i_reg_9 ;
  output \gfwd_mode.m_valid_i_reg_10 ;
  output \gfwd_mode.m_valid_i_reg_11 ;
  output \gfwd_mode.m_valid_i_reg_12 ;
  output [12:0]aclk_5;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  input [0:0]D;
  input [0:0]CO;
  input \gin_reg.rd_pntr_pf_dly_reg[0] ;
  input pntr_rchd_end_addr0_carry__1;
  input s_axis_tvalid_wr_in_i;
  input [0:0]WR_DATA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]O;
  wire [3:0]S;
  wire [0:0]WR_DATA;
  wire aclk;
  wire aclk_0;
  wire [0:0]aclk_1;
  wire [3:0]aclk_2;
  wire [2:0]aclk_3;
  wire [2:0]aclk_4;
  wire [12:0]aclk_5;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [15:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_10 ;
  wire \gfwd_mode.m_valid_i_reg_11 ;
  wire \gfwd_mode.m_valid_i_reg_12 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire \gfwd_mode.m_valid_i_reg_8 ;
  wire \gfwd_mode.m_valid_i_reg_9 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire [0:0]\init_addr_reg[0] ;
  wire pntr_rchd_end_addr0_carry__1;
  wire pntr_roll_over;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_0;
  wire [0:0]sdpo_int;
  wire sdpram_inst1_n_16;
  wire sdpram_inst1_n_17;
  wire sdpram_inst1_n_18;
  wire sdpram_inst1_n_19;
  wire sdpram_inst1_n_20;
  wire sdpram_inst1_n_21;
  wire sdpram_inst1_n_22;
  wire sdpram_inst1_n_23;
  wire sdpram_inst1_n_24;
  wire sdpram_inst1_n_25;
  wire sdpram_inst1_n_26;
  wire sdpram_inst1_n_27;
  wire sdpram_inst1_n_28;
  wire sdpram_inst1_n_29;
  wire sdpram_inst1_n_30;
  wire sdpram_inst1_n_31;
  wire sdpram_inst1_n_32;
  wire sdpram_inst1_n_33;
  wire we_int;

  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_130 sdp_rover_inst1
       (.CO(CO),
        .D(D),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg(sdp_rover_inst1_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_131 sdp_rover_inst2
       (.aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_132 sdpram_inst1
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_16,sdpram_inst1_n_17,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20,sdpram_inst1_n_21,sdpram_inst1_n_22,sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30,sdpram_inst1_n_31,sdpram_inst1_n_32,sdpram_inst1_n_33}),
        .aclk(aclk),
        .aclk_0(aclk_1),
        .aclk_1(aclk_2),
        .aclk_2(aclk_3),
        .aclk_3(aclk_4),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.m_valid_i_reg_10 (\gfwd_mode.m_valid_i_reg_10 ),
        .\gfwd_mode.m_valid_i_reg_11 (\gfwd_mode.m_valid_i_reg_11 ),
        .\gfwd_mode.m_valid_i_reg_12 (\gfwd_mode.m_valid_i_reg_12 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.m_valid_i_reg_3 (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.m_valid_i_reg_4 (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.m_valid_i_reg_5 (\gfwd_mode.m_valid_i_reg_5 ),
        .\gfwd_mode.m_valid_i_reg_6 (\gfwd_mode.m_valid_i_reg_6 ),
        .\gfwd_mode.m_valid_i_reg_7 (\gfwd_mode.m_valid_i_reg_7 ),
        .\gfwd_mode.m_valid_i_reg_8 (\gfwd_mode.m_valid_i_reg_8 ),
        .\gfwd_mode.m_valid_i_reg_9 (\gfwd_mode.m_valid_i_reg_9 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gstage1.q_dly_reg[31] (WR_DATA),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .pntr_rchd_end_addr0_carry__1(pntr_rchd_end_addr0_carry__1),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_133 sdpram_inst2
       (.WR_DATA({sdpram_inst1_n_16,sdpram_inst1_n_17,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20,sdpram_inst1_n_21,sdpram_inst1_n_22,sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30,sdpram_inst1_n_31,sdpram_inst1_n_32,sdpram_inst1_n_33}),
        .aclk(aclk),
        .aclk_0(aclk_5),
        .\gin_reg.rd_pntr_pf_dly_reg[10] (\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0
   (aclk_0,
    O,
    pntr_roll_over,
    S,
    sdpo_int,
    DI,
    \init_addr_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_1,
    aclk_2,
    aclk,
    we_int,
    ADDRD,
    storage_data1,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    CO,
    ram_init_done_i,
    \gin_reg.wr_pntr_pf_dly_reg[11] ,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    WR_DATA);
  output aclk_0;
  output [0:0]O;
  output pntr_roll_over;
  output [0:0]S;
  output [11:0]sdpo_int;
  output [0:0]DI;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]\gfwd_mode.m_valid_i_reg ;
  output [2:0]aclk_1;
  output [11:0]aclk_2;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input \gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [0:0]CO;
  input ram_init_done_i;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input [1:0]WR_DATA;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [1:0]WR_DATA;
  wire [10:1]WR_DATA_0;
  wire aclk;
  wire aclk_0;
  wire [2:0]aclk_1;
  wire [11:0]aclk_2;
  wire [11:0]\gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[11] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire [1:0]\init_addr_reg[0] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [11:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;

  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1 sdp_rover_inst1
       (.ADDRD(ADDRD),
        .CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16 sdp_rover_inst2
       (.ADDRD(ADDRD),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2 sdpram_inst1
       (.ADDRD(ADDRD),
        .CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA(WR_DATA_0),
        .aclk(aclk),
        .aclk_0(aclk_1),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[22] (WR_DATA),
        .\gin_reg.wr_pntr_pf_dly_reg[11] (\gin_reg.wr_pntr_pf_dly_reg[11] ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17 sdpram_inst2
       (.ADDRD(ADDRD),
        .WR_DATA({WR_DATA[1],WR_DATA_0,WR_DATA[0]}),
        .aclk(aclk),
        .aclk_0(aclk_2),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31
   (aclk_0,
    O,
    pntr_roll_over,
    \init_addr_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_1,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    \gfwd_mode.storage_data1_reg[8] ,
    CO,
    ram_init_done_i,
    S,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    WR_DATA);
  output aclk_0;
  output [0:0]O;
  output pntr_roll_over;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [10:0]\gfwd_mode.m_valid_i_reg ;
  output [11:0]aclk_1;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input [0:0]\gfwd_mode.storage_data1_reg[8] ;
  input [0:0]CO;
  input ram_init_done_i;
  input [0:0]S;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input [0:0]WR_DATA;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [0:0]WR_DATA;
  wire aclk;
  wire aclk_0;
  wire [11:0]aclk_1;
  wire [10:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[8] ;
  wire [1:0]\init_addr_reg[0] ;
  wire [1:0]\init_addr_reg[0]_0 ;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_0;
  wire [11:0]sdpo_int;
  wire sdpram_inst1_n_23;
  wire sdpram_inst1_n_24;
  wire sdpram_inst1_n_25;
  wire sdpram_inst1_n_26;
  wire sdpram_inst1_n_27;
  wire sdpram_inst1_n_28;
  wire sdpram_inst1_n_29;
  wire sdpram_inst1_n_30;
  wire sdpram_inst1_n_31;
  wire sdpram_inst1_n_32;
  wire sdpram_inst1_n_33;
  wire [0:0]storage_data1;
  wire we_int;

  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gfwd_mode.storage_data1_reg[8] ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .ram_init_done_i_reg(sdp_rover_inst1_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33 sdp_rover_inst2
       (.aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30,sdpram_inst1_n_31,sdpram_inst1_n_32,sdpram_inst1_n_33}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[2] (WR_DATA),
        .\gfwd_mode.storage_data1_reg[8] (\gfwd_mode.storage_data1_reg[8] ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .\init_addr_reg[0]_0 (\init_addr_reg[0]_0 ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35 sdpram_inst2
       (.WR_DATA({sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30,sdpram_inst1_n_31,sdpram_inst1_n_32,sdpram_inst1_n_33,WR_DATA}),
        .aclk(aclk),
        .aclk_0(aclk_1),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_57
   (aclk_0,
    O,
    pntr_roll_over,
    \init_addr_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_1,
    aclk,
    we_int,
    \gin_reg.wr_pntr_pf_dly_reg[7] ,
    storage_data1,
    \gin_reg.wr_pntr_pf_dly_reg[7]_0 ,
    CO,
    ram_init_done_i,
    S,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    \gin_reg.wr_pntr_pf_dly_reg[1] );
  output aclk_0;
  output [0:0]O;
  output pntr_roll_over;
  output [1:0]\init_addr_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[0] ;
  output [10:0]\gfwd_mode.m_valid_i_reg ;
  output [11:0]aclk_1;
  input aclk;
  input we_int;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  input [0:0]storage_data1;
  input \gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  input [0:0]CO;
  input ram_init_done_i;
  input [0:0]S;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [11:1]WR_DATA;
  wire aclk;
  wire aclk_0;
  wire [11:0]aclk_1;
  wire [10:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[7] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[7]_0 ;
  wire [1:0]\init_addr_reg[0] ;
  wire [1:0]\init_addr_reg[0]_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [11:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;

  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_58 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59 sdp_rover_inst2
       (.aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_1 (\gin_reg.wr_pntr_pf_dly_reg[7]_0 ),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_60 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .\gfwd_mode.storage_data1_reg[21] (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .\init_addr_reg[0]_0 (\init_addr_reg[0]_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61 sdpram_inst2
       (.WR_DATA({WR_DATA,\gin_reg.wr_pntr_pf_dly_reg[1] }),
        .aclk(aclk),
        .aclk_0(aclk_1),
        .\gin_reg.wr_pntr_pf_dly_reg[7] (\gin_reg.wr_pntr_pf_dly_reg[7]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[7]_0 (\gin_reg.wr_pntr_pf_dly_reg[7] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_84
   (aclk_0,
    O,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[0] ,
    sdpo_int,
    DI,
    \init_addr_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    aclk_1,
    aclk,
    we_int,
    rom_rd_addr_int,
    Q,
    storage_data1,
    CO,
    ram_init_done_i,
    S,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    WR_DATA);
  output aclk_0;
  output [0:0]O;
  output pntr_roll_over;
  output [1:0]\gfwd_mode.storage_data1_reg[0] ;
  output [11:0]sdpo_int;
  output [1:0]DI;
  output [1:0]\init_addr_reg[0] ;
  output [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output [11:0]\gfwd_mode.m_valid_i_reg ;
  output [11:0]aclk_1;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]Q;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i;
  input [0:0]S;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input [1:0]WR_DATA;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]WR_DATA;
  wire aclk;
  wire aclk_0;
  wire [11:0]aclk_1;
  wire [11:0]\gfwd_mode.m_valid_i_reg ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\init_addr_reg[0] ;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_0;
  wire [11:0]sdpo_int;
  wire sdpram_inst1_n_35;
  wire sdpram_inst1_n_36;
  wire sdpram_inst1_n_37;
  wire sdpram_inst1_n_38;
  wire sdpram_inst1_n_39;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire [0:0]storage_data1;
  wire we_int;

  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_85 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .ram_init_done_i_reg(sdp_rover_inst1_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized1_86 sdp_rover_inst2
       (.Q(Q),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_87 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_35,sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[8] (WR_DATA),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_88 sdpram_inst2
       (.Q(Q),
        .WR_DATA({WR_DATA[1],sdpram_inst1_n_35,sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,WR_DATA[0]}),
        .aclk(aclk),
        .aclk_0(aclk_1),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff
   (ch_mask_mm2s,
    Q_reg_0,
    aclk);
  output [0:0]ch_mask_mm2s;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]ch_mask_mm2s;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(ch_mask_mm2s),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155
   (ch_mask_mm2s,
    D,
    Q_reg_0,
    \vfifo_mm2s_channel_full_reg_reg[0] ,
    reg_slice_payload_in,
    Q_reg_1,
    aclk,
    s_axis_tready_arb_rs_in,
    Q,
    curr_state,
    \gfwd_rev.storage_data1_reg[0] ,
    \ch_mask_reg[1] ,
    \ch_mask_reg[1]_0 ,
    \ch_arb_cntr_reg_reg[1] ,
    \ch_arb_cntr_reg_reg[1]_0 ,
    p_2_in);
  output [0:0]ch_mask_mm2s;
  output [0:0]D;
  output Q_reg_0;
  output \vfifo_mm2s_channel_full_reg_reg[0] ;
  output [0:0]reg_slice_payload_in;
  input Q_reg_1;
  input aclk;
  input s_axis_tready_arb_rs_in;
  input [1:0]Q;
  input curr_state;
  input [1:0]\gfwd_rev.storage_data1_reg[0] ;
  input \ch_mask_reg[1] ;
  input \ch_mask_reg[1]_0 ;
  input [0:0]\ch_arb_cntr_reg_reg[1] ;
  input \ch_arb_cntr_reg_reg[1]_0 ;
  input p_2_in;

  wire [0:0]D;
  wire [1:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire [0:0]\ch_arb_cntr_reg_reg[1] ;
  wire \ch_arb_cntr_reg_reg[1]_0 ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[1] ;
  wire \ch_mask_reg[1]_0 ;
  wire curr_state;
  wire [1:0]\gfwd_rev.storage_data1_reg[0] ;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire \vfifo_mm2s_channel_full_reg_reg[0] ;

  LUT5 #(
    .INIT(32'h55555545)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(reg_slice_payload_in),
        .I1(\ch_arb_cntr_reg_reg[1] ),
        .I2(\ch_arb_cntr_reg_reg[1]_0 ),
        .I3(\gfwd_rev.storage_data1_reg[0] [0]),
        .I4(\ch_mask_reg[1] ),
        .O(Q_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_1),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFB040000)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(Q_reg_0),
        .I1(s_axis_tready_arb_rs_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(curr_state),
        .O(D));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \ch_mask[1]_i_2 
       (.I0(Q_reg_0),
        .I1(\gfwd_rev.storage_data1_reg[0] [0]),
        .I2(\ch_mask_reg[1] ),
        .I3(\gfwd_rev.storage_data1_reg[0] [1]),
        .I4(\ch_mask_reg[1]_0 ),
        .O(\vfifo_mm2s_channel_full_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(\ch_mask_reg[1]_0 ),
        .I1(\gfwd_rev.storage_data1_reg[0] [1]),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .O(reg_slice_payload_in));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0
   (vfifo_idle,
    Q,
    Q_reg_0,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input Q_reg_0;
  input aclk;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170
   (Q_reg_0,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    Q_reg_1,
    aclk,
    ram_reg_0_1_6_11,
    prog_full_i,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tid_arb_i,
    \gfwd_mode.m_valid_i_reg_1 );
  output Q_reg_0;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input Q_reg_1;
  input aclk;
  input ram_reg_0_1_6_11;
  input prog_full_i;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input s_axis_tid_arb_i;
  input \gfwd_mode.m_valid_i_reg_1 ;

  wire [0:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire prog_full_i;
  wire ram_reg_0_1_6_11;
  wire s_axis_tid_arb_i;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_1),
        .Q(Q_reg_0),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000001010100010)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(prog_full_i),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(Q_reg_0),
        .I4(s_axis_tid_arb_i),
        .I5(\gfwd_mode.m_valid_i_reg_1 ),
        .O(argen_to_mctf_tvalid));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(argen_to_mctf_tvalid),
        .I1(ram_reg_0_1_6_11),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171
   (Q_reg_0,
    Q,
    Q_reg_1,
    aclk);
  output Q_reg_0;
  input [0:0]Q;
  input Q_reg_1;
  input aclk;

  wire [0:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_1),
        .Q(Q_reg_0),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3
   (vfifo_idle,
    Q,
    Q_reg_0,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input Q_reg_0;
  input aclk;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top
   (ch_mask_mm2s,
    D,
    Q_reg,
    \vfifo_mm2s_channel_full_reg_reg[0] ,
    reg_slice_payload_in,
    Q_reg_0,
    aclk,
    Q_reg_1,
    s_axis_tready_arb_rs_in,
    Q,
    curr_state,
    \gfwd_rev.storage_data1_reg[0] ,
    \ch_mask_reg[1] ,
    \ch_mask_reg[1]_0 ,
    \ch_arb_cntr_reg_reg[1] ,
    p_2_in);
  output [1:0]ch_mask_mm2s;
  output [0:0]D;
  output Q_reg;
  output \vfifo_mm2s_channel_full_reg_reg[0] ;
  output [0:0]reg_slice_payload_in;
  input Q_reg_0;
  input aclk;
  input Q_reg_1;
  input s_axis_tready_arb_rs_in;
  input [1:0]Q;
  input curr_state;
  input [1:0]\gfwd_rev.storage_data1_reg[0] ;
  input \ch_mask_reg[1] ;
  input \ch_mask_reg[1]_0 ;
  input \ch_arb_cntr_reg_reg[1] ;
  input p_2_in;

  wire [0:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[1] ;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[1] ;
  wire \ch_mask_reg[1]_0 ;
  wire curr_state;
  wire [1:0]\gfwd_rev.storage_data1_reg[0] ;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire \vfifo_mm2s_channel_full_reg_reg[0] ;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s[0]));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_155 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D),
        .Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (ch_mask_mm2s[0]),
        .\ch_arb_cntr_reg_reg[1]_0 (\ch_arb_cntr_reg_reg[1] ),
        .ch_mask_mm2s(ch_mask_mm2s[1]),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .\ch_mask_reg[1]_0 (\ch_mask_reg[1]_0 ),
        .curr_state(curr_state),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[0] (\vfifo_mm2s_channel_full_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0
   (vfifo_idle,
    Q,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]vfifo_idle;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle[0]));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165
   (Q_reg,
    Q_reg_0,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    Q_reg_1,
    aclk,
    Q_reg_2,
    ram_reg_0_1_6_11,
    prog_full_i,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tid_arb_i);
  output Q_reg;
  output Q_reg_0;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input Q_reg_1;
  input aclk;
  input Q_reg_2;
  input ram_reg_0_1_6_11;
  input prog_full_i;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input s_axis_tid_arb_i;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire prog_full_i;
  wire ram_reg_0_1_6_11;
  wire s_axis_tid_arb_i;
  wire we_arcnt;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_170 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (Q_reg_0),
        .prog_full_i(prog_full_i),
        .ram_reg_0_1_6_11(ram_reg_0_1_6_11),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .we_arcnt(we_arcnt));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_171 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_2),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcdf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcdf_full;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_162 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcdf_full(mcdf_full[0]));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_163 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_156
   (mcpf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcpf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcpf_full;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_160 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcpf_full(mcpf_full[0]));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_161 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcpf_full(mcpf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_157
   (mctf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mctf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mctf_full;

  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_158 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mctf_full(mctf_full[0]));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_159 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mctf_full(mctf_full[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg_0,
    \gpfs.prog_full_i_reg_0 ,
    \pkt_cnt_reg_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    \gfwd_rev.state_reg[0] ,
    \pkt_cnt_reg_reg[2]_0 ,
    prog_full_i_0,
    ram_empty_i_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg_0;
  output \gpfs.prog_full_i_reg_0 ;
  output [0:0]\pkt_cnt_reg_reg[0]_0 ;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input \pkt_cnt_reg_reg[2]_0 ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire \gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire next_state;
  wire out;
  wire [5:1]pkt_cnt_reg;
  wire [0:0]\pkt_cnt_reg_reg[0]_0 ;
  wire \pkt_cnt_reg_reg[2]_0 ;
  wire [5:0]pkt_cntr;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire sdp_rd_addr_in_i;

  vfifo_axi_vfifo_ctrl_0_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg_0),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .next_state(next_state),
        .out(out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2]_0 ),
        .\pkt_cnt_reg_reg[5] ({pkt_cnt_reg,\pkt_cnt_reg_reg[0]_0 }),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(\pkt_cnt_reg_reg[0]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_top
   (counts_matched,
    out,
    Q_reg,
    Q_reg_0,
    mem_init_done,
    prog_full_i,
    argen_to_mctf_tvalid,
    curr_state_reg,
    aclk_0,
    I135,
    \gpfs.prog_full_i_reg ,
    \pkt_cnt_reg_reg[0] ,
    \goreg_dm.dout_i_reg[0] ,
    empty_fwft_i_reg,
    Q,
    aclk,
    E,
    Q_reg_1,
    Q_reg_2,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tid_arb_i,
    \pkt_cnt_reg_reg[2] ,
    prog_full_i_0,
    ram_empty_i_reg,
    tid_fifo_dout,
    ram_reg_0_1_18_23,
    PAYLOAD_FROM_MTF,
    areset_d1,
    sdp_rd_addr_in_i,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output out;
  output Q_reg;
  output Q_reg_0;
  output mem_init_done;
  output prog_full_i;
  output argen_to_mctf_tvalid;
  output [0:0]curr_state_reg;
  output [28:0]aclk_0;
  output [31:0]I135;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\pkt_cnt_reg_reg[0] ;
  output \goreg_dm.dout_i_reg[0] ;
  output empty_fwft_i_reg;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input Q_reg_1;
  input Q_reg_2;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input s_axis_tid_arb_i;
  input \pkt_cnt_reg_reg[2] ;
  input prog_full_i_0;
  input ram_empty_i_reg;
  input [0:0]tid_fifo_dout;
  input [14:0]ram_reg_0_1_18_23;
  input [0:0]PAYLOAD_FROM_MTF;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [0:0]E;
  wire [31:0]I135;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]aclk_0;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire [0:0]curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done;
  wire out;
  wire [0:0]\pkt_cnt_reg_reg[0] ;
  wire \pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire prog_full_i_0;
  wire ram_empty_i_reg;
  wire [14:0]ram_reg_0_1_18_23;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [0:0]tid_fifo_dout;
  wire we_ar_txn;
  wire we_bcnt;

  vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_mpf ar_mpf_inst
       (.E(E),
        .PAYLOAD_FROM_MTF({ram_reg_0_1_18_23[5:0],PAYLOAD_FROM_MTF}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state_reg_0(curr_state_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_mode.m_valid_i_reg ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (prog_full_i),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .out(out),
        .\pkt_cnt_reg_reg[0]_0 (\pkt_cnt_reg_reg[0] ),
        .\pkt_cnt_reg_reg[2]_0 (\pkt_cnt_reg_reg[2] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn ar_txn_inst
       (.I135(I135),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(counts_matched),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .mem_init_done_reg_0(mem_init_done),
        .prog_full_i(prog_full_i),
        .ram_reg_0_1_18_23(ram_reg_0_1_18_23[14:6]),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .tid_fifo_dout(tid_fifo_dout),
        .we_ar_txn(we_ar_txn),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_ar_txn
   (counts_matched,
    Q_reg,
    Q_reg_0,
    mem_init_done_reg_0,
    argen_to_mctf_tvalid,
    aclk_0,
    I135,
    Q,
    Q_reg_1,
    aclk,
    Q_reg_2,
    prog_full_i,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tid_arb_i,
    tid_fifo_dout,
    ram_reg_0_1_18_23,
    PAYLOAD_FROM_MTF,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output Q_reg;
  output Q_reg_0;
  output mem_init_done_reg_0;
  output argen_to_mctf_tvalid;
  output [28:0]aclk_0;
  output [31:0]I135;
  input [0:0]Q;
  input Q_reg_1;
  input aclk;
  input Q_reg_2;
  input prog_full_i;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input s_axis_tid_arb_i;
  input [0:0]tid_fifo_dout;
  input [8:0]ram_reg_0_1_18_23;
  input [0:0]PAYLOAD_FROM_MTF;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I135;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire WR_ADDR;
  wire [28:0]WR_DATA;
  wire [11:0]WR_DATA_0;
  wire aclk;
  wire [28:0]aclk_0;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_set_clr_n_2;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire mem_init_done_i_1_n_0;
  wire mem_init_done_reg_0;
  wire [11:1]plusOp;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire prog_full_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire [8:0]ram_reg_0_1_18_23;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [11:0]rd_data_bcnt_arb;
  wire reset_addr;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire s_axis_tid_arb_i;
  wire [11:0]sdpo_int;
  wire sdpram_arcnt_n_1;
  wire sdpram_arcnt_n_10;
  wire sdpram_arcnt_n_11;
  wire sdpram_arcnt_n_12;
  wire sdpram_arcnt_n_2;
  wire sdpram_arcnt_n_3;
  wire sdpram_arcnt_n_4;
  wire sdpram_arcnt_n_5;
  wire sdpram_arcnt_n_6;
  wire sdpram_arcnt_n_7;
  wire sdpram_arcnt_n_8;
  wire sdpram_arcnt_n_9;
  wire [0:0]tid_fifo_dout;
  wire [3:0]v1_reg;
  wire we_ar_txn;
  wire we_bcnt;
  wire [3:2]\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_plusOp_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__1_O_UNCONNECTED ;

  vfifo_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_21_compare__parameterized0 comp1_inst
       (.counts_matched(counts_matched),
        .\gmux.gm[1].gms.ms_0 (mem_init_done_reg_0),
        .\gmux.gm[4].gms.ms_0 ({v1_reg[3],v1_reg[0]}),
        .plusOp({plusOp[11:8],plusOp[5:2]}),
        .sdpo_int({rd_data_bcnt_arb[11:8],rd_data_bcnt_arb[5:2]}));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_165 empty_set_clr
       (.Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .prog_full_i(prog_full_i),
        .ram_reg_0_1_6_11(mem_init_done_reg_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .we_arcnt(empty_set_clr_n_2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(mem_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1_n_0),
        .Q(mem_init_done_reg_0),
        .R(Q));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(sdpo_int[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S(sdpo_int[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S(sdpo_int[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:2],\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__1_O_UNCONNECTED [3],\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,sdpo_int[11:9]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(sdpram_arcnt_n_12),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10,sdpram_arcnt_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6,sdpram_arcnt_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_plusOp_inferred__1/i__carry__1_CO_UNCONNECTED [3:2],\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__1_O_UNCONNECTED [3],plusOp[11:9]}),
        .S({1'b0,sdpram_arcnt_n_1,sdpram_arcnt_n_2,sdpram_arcnt_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_10
       (.I0(I135[3]),
        .I1(ram_reg_0_1_18_23[1]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_11
       (.I0(I135[2]),
        .I1(ram_reg_0_1_18_23[0]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_8
       (.I0(I135[5]),
        .I1(ram_reg_0_1_18_23[3]),
        .O(ram_reg_0_1_0_5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_9
       (.I0(I135[4]),
        .I1(ram_reg_0_1_18_23[2]),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_10
       (.I0(I135[8]),
        .I1(ram_reg_0_1_18_23[6]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_11
       (.I0(I135[7]),
        .I1(ram_reg_0_1_18_23[5]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_12
       (.I0(I135[6]),
        .I1(ram_reg_0_1_18_23[4]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_9
       (.I0(I135[9]),
        .I1(ram_reg_0_1_18_23[7]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1__0_n_0 ),
        .Q(reset_addr),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized0_166 sdpram_ar_addr
       (.I135(I135),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .S({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_9_n_0,ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .aclk_0(aclk_0),
        .ram_reg_0_1_0_5_0(mem_init_done_reg_0),
        .ram_reg_0_1_18_23_0(ram_reg_0_1_18_23[8]),
        .ram_reg_0_1_6_11_i_2__7({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}),
        .reset_addr(reset_addr),
        .we_ar_txn(we_ar_txn));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_167 sdpram_arcnt
       (.aclk(aclk),
        .aclk_0({sdpram_arcnt_n_1,sdpram_arcnt_n_2,sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6,sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10,sdpram_arcnt_n_11,sdpram_arcnt_n_12}),
        .mem_init_done_reg(v1_reg[0]),
        .plusOp(plusOp),
        .ram_reg_0_1_6_11_0(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb[1:0]),
        .we_arcnt(empty_set_clr_n_2));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_168 sdpram_bcnt1
       (.WR_ADDR(WR_ADDR),
        .WR_DATA(WR_DATA_0[0]),
        .aclk(aclk),
        .\plusOp_inferred__0/i__carry__1 (WR_DATA_0[11:1]),
        .ram_reg_0_1_0_5_0(mem_init_done_reg_0),
        .sdpo_int(sdpo_int),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt));
  vfifo_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169 sdpram_bcnt2
       (.O({\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .WR_ADDR(WR_ADDR),
        .WR_DATA(WR_DATA_0[11:1]),
        .aclk(aclk),
        .\gmux.gm[2].gms.ms_i_1__4 (WR_DATA_0[0]),
        .mem_init_done_reg(v1_reg[3]),
        .plusOp(plusOp[7:6]),
        .ram_reg_0_1_0_5_0(mem_init_done_reg_0),
        .ram_reg_0_1_0_5_1({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .ram_reg_0_1_6_11_0({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int({rd_data_bcnt_arb[11:8],rd_data_bcnt_arb[5:0]}),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_arbiter
   (s_axis_tid_arb_i,
    mem_init_done,
    \gfwd_rev.state_reg[0] ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    aclk,
    Q,
    \FSM_onehot_gfwd_rev.state_reg[2] ,
    Q_i_5,
    prog_full_i,
    \gfwd_rev.state_reg[0]_0 ,
    counts_matched,
    \ch_mask_reg[1]_0 ,
    \gfwd_rev.storage_data2_reg[0] ,
    \gfwd_rev.state_reg[0]_1 ,
    argen_to_mctf_tvalid,
    Q_i_2__0,
    m_axis_tready,
    areset_d1,
    sdp_rd_addr_in_i,
    vfifo_mm2s_channel_full);
  output s_axis_tid_arb_i;
  output mem_init_done;
  output [0:0]\gfwd_rev.state_reg[0] ;
  output \gfwd_rev.storage_data1_reg[0] ;
  output \gfwd_rev.storage_data1_reg[0]_0 ;
  output \gfwd_rev.storage_data1_reg[0]_1 ;
  input aclk;
  input [1:0]Q;
  input [0:0]\FSM_onehot_gfwd_rev.state_reg[2] ;
  input Q_i_5;
  input prog_full_i;
  input \gfwd_rev.state_reg[0]_0 ;
  input counts_matched;
  input \ch_mask_reg[1]_0 ;
  input \gfwd_rev.storage_data2_reg[0] ;
  input \gfwd_rev.state_reg[0]_1 ;
  input argen_to_mctf_tvalid;
  input Q_i_2__0;
  input m_axis_tready;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]\FSM_onehot_gfwd_rev.state_reg[2] ;
  wire [1:0]Q;
  wire Q_i_2__0;
  wire Q_i_5;
  wire WR_ADDR;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[1]_0 ;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_0;
  wire ch_req_rgslice_n_1;
  wire ch_req_rgslice_n_10;
  wire ch_req_rgslice_n_14;
  wire ch_req_rgslice_n_15;
  wire ch_req_rgslice_n_2;
  wire ch_req_rgslice_n_4;
  wire ch_req_rgslice_n_9;
  wire counts_matched;
  wire curr_state;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_3;
  wire empty_set_clr_n_4;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.state_reg[0]_0 ;
  wire \gfwd_rev.state_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data2_reg[0] ;
  wire m_axis_tready;
  wire mem_init_done;
  wire mem_init_done_i_1__0_n_0;
  wire next_state;
  wire p_2_in;
  wire prog_full_i;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr[0]_i_1_n_0 ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire sdpram_mm2s_cnt_n_0;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;
  wire [3:0]wr_data_gcnt;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_2),
        .Q(ch_arb_cntr_reg[0]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_2),
        .Q(ch_arb_cntr_reg[1]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_1),
        .Q(ch_arb_cntr_reg[2]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_0),
        .Q(ch_arb_cntr_reg[3]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_15),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_14),
        .Q(p_2_in),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice ch_req_rgslice
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(WR_ADDR),
        .D({ch_req_rgslice_n_0,ch_req_rgslice_n_1,ch_req_rgslice_n_2}),
        .\FSM_onehot_gfwd_rev.state_reg[2]_0 (\FSM_onehot_gfwd_rev.state_reg[2] ),
        .Q(ch_arb_cntr_reg),
        .Q_reg(sdpram_mm2s_cnt_n_0),
        .Q_reg_0(Q[0]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (ch_req_rgslice_n_14),
        .\ch_mask_reg[1] (ch_req_rgslice_n_15),
        .\ch_mask_reg[1]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1]_1 (empty_set_clr_n_4),
        .counts_matched(counts_matched),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (ch_req_rgslice_n_9),
        .\gfwd_mode.storage_data1_reg[36]_0 (ch_req_rgslice_n_10),
        .\gfwd_rev.s_ready_i_reg_0 (empty_set_clr_n_3),
        .\gfwd_rev.state_reg[0]_0 (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.state_reg[0]_1 (\gfwd_rev.state_reg[0]_0 ),
        .\gfwd_rev.state_reg[0]_2 (\gfwd_rev.state_reg[0]_1 ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_2 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\gfwd_rev.storage_data2_reg[0]_0 (\gfwd_rev.storage_data2_reg[0] ),
        .\gfwd_rev.storage_data2_reg[0]_1 (vfifo_mm2s_channel_full_reg[1]),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_4),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .prog_full_i(prog_full_i),
        .ram_reg_0_1_0_3(mem_init_done),
        .reg_slice_payload_in(reg_slice_payload_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  vfifo_axi_vfifo_ctrl_0_0_set_clr_ff_top empty_set_clr
       (.D(empty_set_clr_n_2),
        .Q(ch_arb_cntr_reg[1:0]),
        .Q_reg(empty_set_clr_n_3),
        .Q_reg_0(ch_req_rgslice_n_9),
        .Q_reg_1(ch_req_rgslice_n_10),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (\ch_mask_reg_n_0_[0] ),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[1] (\ch_mask_reg[1]_0 ),
        .\ch_mask_reg[1]_0 (\gfwd_rev.storage_data2_reg[0] ),
        .curr_state(curr_state),
        .\gfwd_rev.storage_data1_reg[0] (vfifo_mm2s_channel_full_reg),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[0] (empty_set_clr_n_4));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(mem_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1__0_n_0),
        .Q(mem_init_done),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1_n_0 ),
        .Q(reset_addr),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  vfifo_axi_vfifo_ctrl_0_0_sdpram sdpram_gcnt
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(WR_ADDR),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .ram_reg_0_1_0_3_0(mem_init_done),
        .ram_reg_0_1_0_3_i_5_0(ch_req_rgslice_n_4),
        .wr_data_gcnt(wr_data_gcnt));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_153 sdpram_mm2s_cnt
       (.Q(Q),
        .Q_i_2__0_0(Q_i_2__0),
        .Q_i_5_0(Q_i_5),
        .Q_reg(mem_init_done),
        .aclk(aclk),
        .m_axis_tready(m_axis_tready),
        .mem_init_done_reg(sdpram_mm2s_cnt_n_0),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(reset_addr));
  vfifo_axi_vfifo_ctrl_0_0_sdpram_154 sdpram_mm2s_gcnt
       (.ADDRD(WR_ADDR),
        .Q(Q[0]),
        .Q_i_5(ch_req_rgslice_n_4),
        .aclk(aclk),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .wr_data_gcnt(wr_data_gcnt));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(\FSM_onehot_gfwd_rev.state_reg[2] ));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_awgen
   (D,
    storage_data1,
    E,
    tstart_reg_0,
    DI,
    m_axi_awvalid_i,
    awgen_to_mctf_tvalid,
    m_axi_wvalid_i,
    p_19_out,
    \gfwd_mode.m_valid_i_reg ,
    valid_pkt_r_reg_0,
    p_19_out_0,
    \gfwd_mode.storage_data1_reg[45] ,
    valid_pkt_r_reg_1,
    m_axi_awburst,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    mcdf_to_awgen_tvalid,
    addr_rollover_r_reg_0,
    aclk,
    \aw_len_i_reg[7]_0 ,
    areset_d1,
    \tuser_r_reg[0]_0 ,
    \tdest_r_reg[0]_0 ,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    tstart_reg_1,
    \no_of_bytes_reg[5]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[5]_0 );
  output [6:0]D;
  output [0:0]storage_data1;
  output [0:0]E;
  output [14:0]tstart_reg_0;
  output [39:0]DI;
  output m_axi_awvalid_i;
  output awgen_to_mctf_tvalid;
  output m_axi_wvalid_i;
  output p_19_out;
  output [0:0]\gfwd_mode.m_valid_i_reg ;
  output [0:0]valid_pkt_r_reg_0;
  output p_19_out_0;
  output \gfwd_mode.storage_data1_reg[45] ;
  output valid_pkt_r_reg_1;
  output [0:0]m_axi_awburst;
  output [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input mcdf_to_awgen_tvalid;
  input [65:0]addr_rollover_r_reg_0;
  input aclk;
  input [0:0]\aw_len_i_reg[7]_0 ;
  input areset_d1;
  input \tuser_r_reg[0]_0 ;
  input \tdest_r_reg[0]_0 ;
  input out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [5:0]tstart_reg_1;
  input \no_of_bytes_reg[5]_0 ;
  input \gcc0.gc0.count_d1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[33]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[1] ;
  input [0:0]\packet_cnt_reg[5]_0 ;

  wire [6:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [39:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire [32:1]S_PAYLOAD_DATA__0;
  wire aclk;
  wire addr_ready;
  wire addr_ready_i_1_n_0;
  wire [65:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire aw_id_r;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire [0:0]\aw_len_i_reg[7]_0 ;
  wire awgen_to_mcpf_tvalid;
  wire [14:7]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count[7]_i_1_n_0 ;
  wire [7:0]burst_count_reg;
  wire first_txn_byte;
  wire first_txn_byte_reg_n_0;
  wire first_txn_i_1_n_0;
  wire first_txn_reg_n_0;
  wire \gcc0.gc0.count_d1_reg[5] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[6]_i_3_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]m_axi_awburst;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[7]_i_2_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[9]_i_1_n_0 ;
  wire \no_of_bytes[9]_i_2_n_0 ;
  wire \no_of_bytes_reg[5]_0 ;
  wire out;
  wire [7:0]p_0_in;
  wire p_19_out;
  wire p_19_out_0;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire [5:0]packet_cnt_reg;
  wire [0:0]\packet_cnt_reg[5]_0 ;
  wire [5:0]plusOp__1;
  wire [7:0]plusOp__2;
  wire [0:0]storage_data1;
  wire \tdest_r_reg[0]_0 ;
  wire tstart_i_1_n_0;
  wire [14:0]tstart_reg_0;
  wire [5:0]tstart_reg_1;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[2] ;
  wire \tuser_r_reg[0]_0 ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_chk_reg_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire [0:0]valid_pkt_r_reg_0;
  wire valid_pkt_r_reg_1;
  wire wdata_rslice2_n_3;
  wire wdata_rslice2_n_4;

  LUT3 #(
    .INIT(8'hF4)) 
    addr_ready_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(addr_ready),
        .I2(mcdf_to_awgen_tvalid),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(addr_ready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(addr_rollover_r_reg_0[65]),
        .Q(D[6]),
        .R(Q));
  LUT3 #(
    .INIT(8'hD0)) 
    \aw_addr_r[31]_i_1 
       (.I0(addr_ready),
        .I1(awgen_to_mctf_tvalid),
        .I2(mcdf_to_awgen_tvalid),
        .O(aw_id_r));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[33]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[43]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[44]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[45]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[46]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[47]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[48]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[49]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[50]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[51]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[52]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[34]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[53]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[54]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[55]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[56]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[57]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[58]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[59]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[60]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[61]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[62]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[35]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[63]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[64]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[36]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[37]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[38]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[39]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[40]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[41]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[42]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(addr_rollover_r_reg_0[0]),
        .Q(tstart_reg_0[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \aw_len_i[0]_i_1 
       (.I0(awgen_to_mctf_payload[7]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[1]_i_1 
       (.I0(awgen_to_mctf_payload[7]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00FF6A00)) 
    \aw_len_i[2]_i_1 
       (.I0(awgen_to_mctf_payload[9]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(awgen_to_mctf_tvalid),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000FFFF6AAA0000)) 
    \aw_len_i[3]_i_1 
       (.I0(awgen_to_mctf_payload[10]),
        .I1(awgen_to_mctf_payload[9]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[8]),
        .I4(mcdf_to_awgen_tvalid),
        .I5(awgen_to_mctf_tvalid),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[4]_i_1 
       (.I0(awgen_to_mctf_payload[11]),
        .I1(\aw_len_i[4]_i_2_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \aw_len_i[4]_i_2 
       (.I0(awgen_to_mctf_payload[9]),
        .I1(awgen_to_mctf_payload[7]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[5]_i_1 
       (.I0(awgen_to_mctf_payload[12]),
        .I1(\aw_len_i[5]_i_2_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \aw_len_i[5]_i_2 
       (.I0(awgen_to_mctf_payload[10]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[9]),
        .I4(awgen_to_mctf_payload[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[6]_i_1 
       (.I0(awgen_to_mctf_payload[13]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00FF6A00)) 
    \aw_len_i[7]_i_2 
       (.I0(awgen_to_mctf_payload[14]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[13]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(awgen_to_mctf_tvalid),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_3 
       (.I0(awgen_to_mctf_payload[11]),
        .I1(awgen_to_mctf_payload[9]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[8]),
        .I4(awgen_to_mctf_payload[10]),
        .I5(awgen_to_mctf_payload[12]),
        .O(\aw_len_i[7]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[0]),
        .Q(awgen_to_mctf_payload[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[1]),
        .Q(awgen_to_mctf_payload[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[2]),
        .Q(awgen_to_mctf_payload[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[3]),
        .Q(awgen_to_mctf_payload[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[4]),
        .Q(awgen_to_mctf_payload[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[5]),
        .Q(awgen_to_mctf_payload[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[6]),
        .Q(awgen_to_mctf_payload[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(p_0_in[7]),
        .Q(awgen_to_mctf_payload[14]),
        .S(Q));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10 aw_rslice1
       (.D(awgen_to_mctf_tvalid),
        .DI(DI),
        .E(E),
        .Q(awgen_to_mctf_payload),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.storage_data1_reg[44]_0 (S_PAYLOAD_DATA),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_1 (tstart_reg_0[0]),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_19_out(p_19_out),
        .storage_data1(storage_data1));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg[1]),
        .I1(burst_count_reg[0]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg[2]),
        .I1(burst_count_reg[0]),
        .I2(burst_count_reg[1]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg[3]),
        .I1(burst_count_reg[1]),
        .I2(burst_count_reg[0]),
        .I3(burst_count_reg[2]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg[4]),
        .I1(burst_count_reg[2]),
        .I2(burst_count_reg[0]),
        .I3(burst_count_reg[1]),
        .I4(burst_count_reg[3]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_1 
       (.I0(burst_count_reg[5]),
        .I1(burst_count_reg[3]),
        .I2(burst_count_reg[1]),
        .I3(burst_count_reg[0]),
        .I4(burst_count_reg[2]),
        .I5(burst_count_reg[4]),
        .O(plusOp__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[6]_i_1 
       (.I0(burst_count_reg[6]),
        .I1(wdata_rslice2_n_4),
        .O(plusOp__2[6]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[7]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(first_txn_byte_reg_n_0),
        .I3(mcdf_to_awgen_tvalid),
        .O(\burst_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[7]_i_2 
       (.I0(burst_count_reg[7]),
        .I1(wdata_rslice2_n_4),
        .I2(burst_count_reg[6]),
        .O(plusOp__2[7]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[0]),
        .Q(burst_count_reg[0]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[1]),
        .Q(burst_count_reg[1]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[2]),
        .Q(burst_count_reg[2]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[3]),
        .Q(burst_count_reg[3]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[4]),
        .Q(burst_count_reg[4]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[5]),
        .Q(burst_count_reg[5]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[6]),
        .Q(burst_count_reg[6]),
        .R(\burst_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[7] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[7]),
        .Q(burst_count_reg[7]),
        .R(\burst_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    first_txn_byte_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(first_txn_byte));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(first_txn_byte),
        .Q(first_txn_byte_reg_n_0),
        .S(Q));
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(tstart_reg_1[4]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(first_txn_reg_n_0),
        .O(first_txn_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_i_1_n_0),
        .Q(first_txn_reg_n_0),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(\gcc0.gc0.count_d1_reg[5] ),
        .O(p_19_out_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(tstart_reg_0[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[14]_i_1 
       (.I0(tstart_reg_0[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .I3(areset_d1),
        .O(valid_pkt_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg[0]),
        .I1(first_txn_reg_n_0),
        .I2(tstart_reg_0[3]),
        .I3(valid_pkt_chk_reg_n_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAA6AAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg[1]),
        .I1(valid_pkt_chk_reg_n_0),
        .I2(tstart_reg_0[3]),
        .I3(first_txn_reg_n_0),
        .I4(packet_cnt_reg[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(packet_cnt_reg[2]),
        .I1(\gfwd_mode.storage_data1[6]_i_3_n_0 ),
        .I2(packet_cnt_reg[1]),
        .I3(packet_cnt_reg[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg[3]),
        .I1(packet_cnt_reg[0]),
        .I2(packet_cnt_reg[1]),
        .I3(\gfwd_mode.storage_data1[6]_i_3_n_0 ),
        .I4(packet_cnt_reg[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA2FF)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[2] ),
        .I2(R1_in),
        .I3(\tstrb_r_reg_n_0_[0] ),
        .O(tstart_reg_0[4]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg[4]),
        .I1(\gfwd_mode.storage_data1[6]_i_3_n_0 ),
        .I2(packet_cnt_reg[3]),
        .I3(packet_cnt_reg[1]),
        .I4(packet_cnt_reg[0]),
        .I5(packet_cnt_reg[2]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[2] ),
        .I2(\tstrb_r_reg_n_0_[0] ),
        .O(tstart_reg_0[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg[5]),
        .I1(wdata_rslice2_n_3),
        .I2(\gfwd_mode.storage_data1[6]_i_3_n_0 ),
        .I3(packet_cnt_reg[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \gfwd_mode.storage_data1[6]_i_3 
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(tstart_reg_0[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mctf_tvalid),
        .O(\gfwd_mode.storage_data1[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0C1C)) 
    \no_of_bytes[2]_i_1 
       (.I0(tstart_reg_0[6]),
        .I1(awgen_to_mctf_tvalid),
        .I2(mcdf_to_awgen_tvalid),
        .I3(tstart_reg_1[5]),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00F006F0)) 
    \no_of_bytes[3]_i_1 
       (.I0(tstart_reg_0[6]),
        .I1(tstart_reg_0[7]),
        .I2(awgen_to_mctf_tvalid),
        .I3(mcdf_to_awgen_tvalid),
        .I4(tstart_reg_1[5]),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00006AFF00)) 
    \no_of_bytes[4]_i_1 
       (.I0(tstart_reg_0[8]),
        .I1(tstart_reg_0[7]),
        .I2(tstart_reg_0[6]),
        .I3(awgen_to_mctf_tvalid),
        .I4(mcdf_to_awgen_tvalid),
        .I5(tstart_reg_1[5]),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEEEAAAAAAAA)) 
    \no_of_bytes[5]_i_1 
       (.I0(first_txn_byte),
        .I1(tstart_reg_0[9]),
        .I2(tstart_reg_0[8]),
        .I3(tstart_reg_0[6]),
        .I4(tstart_reg_0[7]),
        .I5(\no_of_bytes_reg[5]_0 ),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00F006F0)) 
    \no_of_bytes[6]_i_1 
       (.I0(tstart_reg_0[10]),
        .I1(\no_of_bytes[6]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(mcdf_to_awgen_tvalid),
        .I4(tstart_reg_1[5]),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \no_of_bytes[6]_i_2 
       (.I0(tstart_reg_0[8]),
        .I1(tstart_reg_0[6]),
        .I2(tstart_reg_0[7]),
        .I3(tstart_reg_0[9]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00F006F0)) 
    \no_of_bytes[7]_i_1 
       (.I0(tstart_reg_0[11]),
        .I1(\no_of_bytes[7]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(mcdf_to_awgen_tvalid),
        .I4(tstart_reg_1[5]),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \no_of_bytes[7]_i_2 
       (.I0(tstart_reg_0[9]),
        .I1(tstart_reg_0[7]),
        .I2(tstart_reg_0[6]),
        .I3(tstart_reg_0[8]),
        .I4(tstart_reg_0[10]),
        .O(\no_of_bytes[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00F006F0)) 
    \no_of_bytes[8]_i_1 
       (.I0(tstart_reg_0[12]),
        .I1(\no_of_bytes[9]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(mcdf_to_awgen_tvalid),
        .I4(tstart_reg_1[5]),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00006AFF00)) 
    \no_of_bytes[9]_i_1 
       (.I0(tstart_reg_0[13]),
        .I1(\no_of_bytes[9]_i_2_n_0 ),
        .I2(tstart_reg_0[12]),
        .I3(awgen_to_mctf_tvalid),
        .I4(mcdf_to_awgen_tvalid),
        .I5(tstart_reg_1[5]),
        .O(\no_of_bytes[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \no_of_bytes[9]_i_2 
       (.I0(tstart_reg_0[10]),
        .I1(tstart_reg_0[8]),
        .I2(tstart_reg_0[6]),
        .I3(tstart_reg_0[7]),
        .I4(tstart_reg_0[9]),
        .I5(tstart_reg_0[11]),
        .O(\no_of_bytes[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[2] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(tstart_reg_0[6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(tstart_reg_0[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(tstart_reg_0[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(tstart_reg_0[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(tstart_reg_0[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(tstart_reg_0[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(tstart_reg_0[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[9] 
       (.C(aclk),
        .CE(\aw_len_i_reg[7]_0 ),
        .D(\no_of_bytes[9]_i_1_n_0 ),
        .Q(tstart_reg_0[13]),
        .S(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg[1]),
        .I1(packet_cnt_reg[0]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg[2]),
        .I1(packet_cnt_reg[0]),
        .I2(packet_cnt_reg[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg[3]),
        .I1(packet_cnt_reg[1]),
        .I2(packet_cnt_reg[0]),
        .I3(packet_cnt_reg[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg[4]),
        .I1(packet_cnt_reg[2]),
        .I2(packet_cnt_reg[0]),
        .I3(packet_cnt_reg[1]),
        .I4(packet_cnt_reg[3]),
        .O(plusOp__1[4]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \packet_cnt[5]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(tstart_reg_1[4]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mctf_tvalid),
        .I4(Q),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg[5]),
        .I1(packet_cnt_reg[3]),
        .I2(packet_cnt_reg[1]),
        .I3(packet_cnt_reg[0]),
        .I4(packet_cnt_reg[2]),
        .I5(packet_cnt_reg[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[0]),
        .Q(packet_cnt_reg[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[1]),
        .Q(packet_cnt_reg[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[2]),
        .Q(packet_cnt_reg[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[3]),
        .Q(packet_cnt_reg[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[4]),
        .Q(packet_cnt_reg[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\packet_cnt_reg[5]_0 ),
        .D(plusOp__1[5]),
        .Q(packet_cnt_reg[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tdest_r_reg[0]_0 ),
        .Q(tstart_reg_0[2]),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    tstart_i_1
       (.I0(tstart_reg_1[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(tstart_reg_0[14]),
        .I3(awgen_to_mcpf_tvalid),
        .I4(Q),
        .O(tstart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    tstart_i_2
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(awgen_to_mctf_tvalid),
        .I2(tstart_reg_0[3]),
        .O(awgen_to_mcpf_tvalid));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_i_1_n_0),
        .Q(tstart_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(tstart_reg_1[0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(tstart_reg_1[1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(tstart_reg_1[2]),
        .Q(\tstrb_r_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(tstart_reg_1[3]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tuser_r_reg[0]_0 ),
        .Q(tstart_reg_0[1]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(tstart_reg_0[3]),
        .I2(awgen_to_mctf_tvalid),
        .I3(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_chk_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_i_1_n_0),
        .Q(valid_pkt_chk_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    valid_pkt_r_i_1
       (.I0(tstart_reg_1[4]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(tstart_reg_0[3]),
        .I3(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_i_1_n_0),
        .Q(tstart_reg_0[3]),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_164 wdata_rslice1
       (.Q(S_PAYLOAD_DATA__0),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[32]_0 (addr_rollover_r_reg_0[32:1]));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11 wdata_rslice2
       (.D(awgen_to_mctf_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(burst_count_reg),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .areset_d1(areset_d1),
        .\burst_count_reg[5] (wdata_rslice2_n_4),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[32]_0 (S_PAYLOAD_DATA__0),
        .\gfwd_mode.storage_data1_reg[33]_0 (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[33]_1 (\gfwd_mode.storage_data1_reg[33]_0 ),
        .\gfwd_mode.storage_data1_reg[33]_2 (packet_cnt_reg[3:0]),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[3] (wdata_rslice2_n_3));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_mm2s
   (curr_state,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[40] ,
    \gfwd_mode.areset_d1_reg ,
    curr_state_reg_0,
    curr_state_reg_1,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[36] ,
    m_axis_tready_0,
    Q,
    aclk,
    areset_d1,
    m_axis_tready,
    mem_init_done,
    out,
    curr_state_reg_2,
    ram_full_i_reg,
    ram_full_fb_i_i_3__1,
    ram_full_fb_i_i_3__1_0,
    \tlen_cntr_reg_reg[5]_0 ,
    \tlen_cntr_reg_reg[7]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[7]_1 ,
    ram_full_fb_i_i_3__1_1,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[3]_0 ,
    \tlen_cntr_reg_reg[2]_0 ,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    m_axi_rdata,
    D);
  output curr_state;
  output \gfwd_mode.m_valid_i_reg ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [40:0]\gfwd_mode.storage_data1_reg[40] ;
  output \gfwd_mode.areset_d1_reg ;
  output curr_state_reg_0;
  output curr_state_reg_1;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[36] ;
  output m_axis_tready_0;
  input [0:0]Q;
  input aclk;
  input areset_d1;
  input m_axis_tready;
  input mem_init_done;
  input out;
  input curr_state_reg_2;
  input ram_full_i_reg;
  input ram_full_fb_i_i_3__1;
  input ram_full_fb_i_i_3__1_0;
  input \tlen_cntr_reg_reg[5]_0 ;
  input [9:0]\tlen_cntr_reg_reg[7]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input \tlen_cntr_reg_reg[7]_1 ;
  input ram_full_fb_i_i_3__1_1;
  input \tlen_cntr_reg_reg[4]_0 ;
  input \tlen_cntr_reg_reg[3]_0 ;
  input \tlen_cntr_reg_reg[2]_0 ;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [31:0]m_axi_rdata;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [40:0]\gfwd_mode.storage_data1_reg[40] ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axis_payload_wr_in_i;
  wire m_axis_tready;
  wire m_axis_tready_0;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_in_reg_slice_inst_n_5;
  wire mm2s_in_reg_slice_inst_n_6;
  wire mm2s_out_reg_slice_inst_n_54;
  wire next_state;
  wire out;
  wire p_0_out;
  wire ram_full_fb_i_i_3__1;
  wire ram_full_fb_i_i_3__1_0;
  wire ram_full_fb_i_i_3__1_1;
  wire ram_full_i_reg;
  wire sdp_rd_addr_in_i;
  wire [7:0]tlen_cntr;
  wire [7:0]tlen_cntr_reg;
  wire \tlen_cntr_reg_reg[2]_0 ;
  wire \tlen_cntr_reg_reg[3]_0 ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5]_0 ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [9:0]\tlen_cntr_reg_reg[7]_0 ;
  wire \tlen_cntr_reg_reg[7]_1 ;

  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12 mm2s_in_reg_slice_inst
       (.E(p_0_out),
        .Q(tlen_cntr_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_in_reg_slice_inst_n_6),
        .\gfwd_mode.m_valid_i_reg_1 (mm2s_out_reg_slice_inst_n_54),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31]_0 (m_axis_payload_wr_in_i),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .out(out),
        .tlen_cntr({tlen_cntr[7],tlen_cntr[3:2]}),
        .\tlen_cntr_reg_reg[1] (mm2s_in_reg_slice_inst_n_5),
        .\tlen_cntr_reg_reg[2] (curr_state),
        .\tlen_cntr_reg_reg[2]_0 (\tlen_cntr_reg_reg[2]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3]_0 ),
        .\tlen_cntr_reg_reg[7] ({\tlen_cntr_reg_reg[7]_0 [9],\tlen_cntr_reg_reg[7]_0 [5:3]}),
        .\tlen_cntr_reg_reg[7]_0 (\tlen_cntr_reg_reg[7]_1 ));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13 mm2s_out_reg_slice_inst
       (.D({tlen_cntr[6:4],tlen_cntr[1:0]}),
        .E(p_0_out),
        .Q(tlen_cntr_reg[6:0]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state_reg_1),
        .curr_state_reg_1(curr_state_reg_2),
        .curr_state_reg_2(mm2s_in_reg_slice_inst_n_5),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_2 (mm2s_in_reg_slice_inst_n_6),
        .\gfwd_mode.storage_data1_reg[36]_0 (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_1 ({D,m_axis_payload_wr_in_i}),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_rvalid_0(mm2s_out_reg_slice_inst_n_54),
        .m_axis_tready(m_axis_tready),
        .m_axis_tready_0(m_axis_tready_0),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .mem_init_done(mem_init_done),
        .next_state(next_state),
        .out(out),
        .ram_full_fb_i_i_3__1_0(ram_full_fb_i_i_3__1),
        .ram_full_fb_i_i_3__1_1(ram_full_fb_i_i_3__1_0),
        .ram_full_fb_i_i_3__1_2(ram_full_fb_i_i_3__1_1),
        .ram_full_i_reg(ram_full_i_reg),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .tlen_cntr({tlen_cntr[7],tlen_cntr[3:2]}),
        .\tlen_cntr_reg_reg[0] (curr_state),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5]_0 ),
        .\tlen_cntr_reg_reg[6] ({\tlen_cntr_reg_reg[7]_0 [8:6],\tlen_cntr_reg_reg[7]_0 [4:0]}),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[7]),
        .Q(tlen_cntr_reg[7]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_reset_blk
   (ram_rstram_b,
    Q,
    ram_rstram_b_0,
    ram_rstram_b_1,
    ram_rstram_b_2,
    ram_rstram_b_3,
    ram_rstram_b_4,
    aclk,
    POR_B,
    POR_B_5,
    POR_B_6,
    POR_B_7,
    POR_B_8,
    POR_B_9,
    aresetn);
  output ram_rstram_b;
  output [1:0]Q;
  output ram_rstram_b_0;
  output ram_rstram_b_1;
  output ram_rstram_b_2;
  output ram_rstram_b_3;
  output ram_rstram_b_4;
  input aclk;
  input POR_B;
  input POR_B_5;
  input POR_B_6;
  input POR_B_7;
  input POR_B_8;
  input POR_B_9;
  input aresetn;

  wire POR_B;
  wire POR_B_5;
  wire POR_B_6;
  wire POR_B_7;
  wire POR_B_8;
  wire POR_B_9;
  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  wire ram_rstram_b;
  wire ram_rstram_b_0;
  wire ram_rstram_b_1;
  wire ram_rstram_b_2;
  wire ram_rstram_b_3;
  wire ram_rstram_b_4;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire wr_rst_comb;
  wire [14:0]wr_rst_i;

  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(Q[1]),
        .I1(POR_B),
        .O(ram_rstram_b));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0 
       (.I0(Q[1]),
        .I1(POR_B_5),
        .O(ram_rstram_b_0));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__1 
       (.I0(Q[1]),
        .I1(POR_B_6),
        .O(ram_rstram_b_1));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__2 
       (.I0(Q[1]),
        .I1(POR_B_7),
        .O(ram_rstram_b_2));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__3 
       (.I0(Q[1]),
        .I1(POR_B_8),
        .O(ram_rstram_b_3));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__4 
       (.I0(Q[1]),
        .I1(POR_B_9),
        .O(ram_rstram_b_4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .Q(wr_rst_asreg),
        .S(inverted_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(wr_rst_i[0]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .Q(wr_rst_i[10]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .Q(wr_rst_i[11]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .Q(wr_rst_i[12]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .Q(wr_rst_i[13]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .Q(wr_rst_i[14]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .Q(Q[1]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .Q(Q[0]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(wr_rst_i[2]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .Q(wr_rst_i[3]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .Q(wr_rst_i[4]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .Q(wr_rst_i[5]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .Q(wr_rst_i[6]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .Q(wr_rst_i[7]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .Q(wr_rst_i[8]),
        .S(wr_rst_comb));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .Q(wr_rst_i[9]),
        .S(wr_rst_comb));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module vfifo_axi_vfifo_ctrl_0_0_vfifo_s2mm
   (areset_d1,
    s_axis_tready,
    E,
    \gfwd_mode.storage_data1_reg[32] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    Q,
    \gno_bkp_on_tready.s_axis_tready_i_reg_0 ,
    aclk,
    s_axis_tvalid,
    \gfwd_mode.storage_data1_reg[33] ,
    awgen_to_mctf_tvalid,
    mcdf_to_awgen_tvalid,
    D,
    \gfwd_mode.storage_data1_reg[39] );
  output areset_d1;
  output s_axis_tready;
  output [0:0]E;
  output [32:0]\gfwd_mode.storage_data1_reg[32] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [5:0]\gfwd_mode.storage_data1_reg[7] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[5] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input [0:0]Q;
  input \gno_bkp_on_tready.s_axis_tready_i_reg_0 ;
  input aclk;
  input s_axis_tvalid;
  input [0:0]\gfwd_mode.storage_data1_reg[33] ;
  input awgen_to_mctf_tvalid;
  input mcdf_to_awgen_tvalid;
  input [1:0]D;
  input [39:0]\gfwd_mode.storage_data1_reg[39] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire arb_granularity0;
  wire \arb_granularity[0]_i_1_n_0 ;
  wire [6:0]arb_granularity_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_3_n_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [39:0]\gfwd_mode.storage_data1_reg[39] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_1 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_10 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_11 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_12 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_2 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_47 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_48 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_49 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_51 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_52 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg_0 ;
  wire mcdf_to_awgen_tvalid;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire p_1_in0;
  wire [8:8]payload_s2mm_awg1;
  wire [6:1]plusOp;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire tid_r;
  wire \tstart_reg_reg_n_0_[0] ;
  wire \tstart_reg_reg_n_0_[1] ;
  wire valid_s2mm_awg2;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg[0]),
        .O(\arb_granularity[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg[0]),
        .I1(arb_granularity_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg[2]),
        .I1(arb_granularity_reg[1]),
        .I2(arb_granularity_reg[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg[3]),
        .I1(arb_granularity_reg[0]),
        .I2(arb_granularity_reg[1]),
        .I3(arb_granularity_reg[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg[4]),
        .I1(arb_granularity_reg[2]),
        .I2(arb_granularity_reg[1]),
        .I3(arb_granularity_reg[0]),
        .I4(arb_granularity_reg[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg[5]),
        .I1(arb_granularity_reg[3]),
        .I2(arb_granularity_reg[0]),
        .I3(arb_granularity_reg[1]),
        .I4(arb_granularity_reg[2]),
        .I5(arb_granularity_reg[4]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg[4]),
        .I1(arb_granularity_reg[2]),
        .I2(arb_granularity_reg[1]),
        .I3(arb_granularity_reg[0]),
        .I4(arb_granularity_reg[3]),
        .I5(arb_granularity_reg[5]),
        .O(plusOp[6]));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(\arb_granularity[0]_i_1_n_0 ),
        .Q(arb_granularity_reg[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[1]),
        .Q(arb_granularity_reg[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[2]),
        .Q(arb_granularity_reg[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[3]),
        .Q(arb_granularity_reg[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[4]),
        .Q(arb_granularity_reg[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[5]),
        .Q(arb_granularity_reg[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[6]),
        .Q(arb_granularity_reg[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \end_of_txn[1]_i_2 
       (.I0(arb_granularity_reg[3]),
        .I1(arb_granularity_reg[4]),
        .I2(arb_granularity_reg[2]),
        .I3(arb_granularity_reg[5]),
        .I4(\end_of_txn[1]_i_3_n_0 ),
        .O(end_of_txn1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \end_of_txn[1]_i_3 
       (.I0(arb_granularity_reg[1]),
        .I1(arb_granularity_reg[0]),
        .I2(p_0_in),
        .I3(arb_granularity_reg[6]),
        .O(\end_of_txn[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .Q(payload_s2mm_awg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .Q(p_0_in),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt,p_1_in0,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 }),
        .E(E),
        .Q(Q),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ),
        .aclk(aclk),
        .\arb_granularity_reg[0] (arb_granularity_reg[6]),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .\gfwd_mode.m_valid_i_reg_0 (arb_granularity0),
        .\gfwd_mode.m_valid_i_reg_1 (\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_3 (areset_d1),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[32] ),
        .\gfwd_mode.storage_data1_reg[33]_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .\gfwd_mode.storage_data1_reg[33]_1 (\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .\gfwd_mode.storage_data1_reg[39]_0 (\gfwd_mode.storage_data1_reg[39] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s2mm_input_rslice_n_49 ),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .payload_s2mm_awg1(payload_s2mm_awg1),
        .s_axis_tready_i(s_axis_tready_i),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .\tstart_reg_reg[0] (\tstart_reg_reg_n_0_[0] ),
        .\tstart_reg_reg[1] (\tstart_reg_reg_n_0_[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s_axis_tready_i_reg_0 ),
        .Q(s_axis_tready_i),
        .R(Q));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,payload_s2mm_awg1,start_of_pkt,p_1_in0,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 }),
        .E(p_0_out_0),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg_0 (areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_49 ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .p_0_out(p_0_out),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(s_axis_tready_i),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  vfifo_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_152 s2mm_awgen_rslice2
       (.D(D),
        .E(p_0_out_0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[5]_0 (\gfwd_mode.storage_data1_reg[5] ),
        .\gfwd_mode.storage_data1_reg[7]_0 (\gfwd_mode.storage_data1_reg[7] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .Q(\tstart_reg_reg_n_0_[0] ),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .Q(\tstart_reg_reg_n_0_[1] ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr
   (ram_empty_fb_i_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    out,
    \gcc0.gc0.count_d1_reg[3]_1 ,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_fb_i_i_2__2_0,
    E,
    aclk);
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[3] ;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_i_reg;
  input ram_empty_i_reg_0;
  input ram_empty_i_reg_1;
  input out;
  input \gcc0.gc0.count_d1_reg[3]_1 ;
  input [3:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input ram_full_fb_i_reg_1;
  input ram_empty_i_reg_2;
  input [3:0]ram_empty_fb_i_i_2__2_0;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gcc0.gc0.count_d1_reg[3]_1 ;
  wire out;
  wire [3:0]plusOp__4;
  wire [3:0]ram_empty_fb_i_i_2__2_0;
  wire ram_empty_fb_i_i_2__2_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_full_fb_i_i_2__1_n_0;
  wire ram_full_fb_i_i_3__0_n_0;
  wire [3:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__4[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(Q[0]),
        .S(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(Q[1]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(Q[2]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(Q[3]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAEEE)) 
    ram_empty_fb_i_i_1__3
       (.I0(ram_empty_fb_i_i_2__2_n_0),
        .I1(ram_empty_i_reg),
        .I2(ram_empty_i_reg_0),
        .I3(ram_empty_i_reg_1),
        .I4(out),
        .I5(\gcc0.gc0.count_d1_reg[3]_1 ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h2002000020022002)) 
    ram_empty_fb_i_i_2__2
       (.I0(ram_empty_i_reg_2),
        .I1(ram_empty_fb_i_i_4__1_n_0),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I3(ram_empty_fb_i_i_2__2_0[0]),
        .I4(out),
        .I5(ram_empty_i_reg_1),
        .O(ram_empty_fb_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(ram_empty_fb_i_i_2__2_0[2]),
        .I2(ram_empty_fb_i_i_2__2_0[1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .I5(ram_empty_fb_i_i_2__2_0[3]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00820000)) 
    ram_full_fb_i_i_1__3
       (.I0(ram_full_fb_i_i_2__1_n_0),
        .I1(ram_full_fb_i_reg[3]),
        .I2(Q[3]),
        .I3(ram_full_fb_i_i_3__0_n_0),
        .I4(ram_full_fb_i_reg_0),
        .I5(ram_full_fb_i_reg_1),
        .O(\gc0.count_d1_reg[3] ));
  LUT2 #(
    .INIT(4'h9)) 
    ram_full_fb_i_i_2__1
       (.I0(Q[2]),
        .I1(ram_full_fb_i_reg[2]),
        .O(ram_full_fb_i_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__0
       (.I0(Q[1]),
        .I1(ram_full_fb_i_reg[1]),
        .I2(Q[0]),
        .I3(ram_full_fb_i_reg[0]),
        .O(ram_full_fb_i_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177
   (\gc0.count_reg[3] ,
    Q,
    \gcc0.gc0.count_reg[3]_0 ,
    \gcc0.gc0.count_reg[3]_1 ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    ram_full_fb_i_i_2,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    p_19_out,
    aclk);
  output \gc0.count_reg[3] ;
  output [3:0]Q;
  output \gcc0.gc0.count_reg[3]_0 ;
  output [3:0]\gcc0.gc0.count_reg[3]_1 ;
  input ram_empty_fb_i_reg;
  input [1:0]ram_empty_fb_i_reg_0;
  input ram_empty_fb_i_reg_1;
  input [1:0]ram_full_fb_i_i_2;
  input \gcc0.gc0.count_d1_reg[3]_0 ;
  input p_19_out;
  input aclk;

  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gcc0.gc0.count_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3]_1 ;
  wire p_19_out;
  wire [3:0]plusOp__10;
  wire ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_i_2;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_reg[3]_1 [0]),
        .O(plusOp__10[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(\gcc0.gc0.count_reg[3]_1 [0]),
        .I1(\gcc0.gc0.count_reg[3]_1 [1]),
        .O(plusOp__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(\gcc0.gc0.count_reg[3]_1 [2]),
        .I1(\gcc0.gc0.count_reg[3]_1 [1]),
        .I2(\gcc0.gc0.count_reg[3]_1 [0]),
        .O(plusOp__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(\gcc0.gc0.count_reg[3]_1 [3]),
        .I1(\gcc0.gc0.count_reg[3]_1 [0]),
        .I2(\gcc0.gc0.count_reg[3]_1 [1]),
        .I3(\gcc0.gc0.count_reg[3]_1 [2]),
        .O(plusOp__10[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[3]_1 [0]),
        .Q(Q[0]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[3]_1 [1]),
        .Q(Q[1]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[3]_1 [2]),
        .Q(Q[2]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[3]_1 [3]),
        .Q(Q[3]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__10[0]),
        .Q(\gcc0.gc0.count_reg[3]_1 [0]),
        .S(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__10[1]),
        .Q(\gcc0.gc0.count_reg[3]_1 [1]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__10[2]),
        .Q(\gcc0.gc0.count_reg[3]_1 [2]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__10[3]),
        .Q(\gcc0.gc0.count_reg[3]_1 [3]),
        .R(\gcc0.gc0.count_d1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_reg),
        .I1(ram_empty_fb_i_reg_0[1]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(ram_empty_fb_i_reg_0[0]),
        .I5(ram_empty_fb_i_reg_1),
        .O(\gc0.count_reg[3] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(\gcc0.gc0.count_reg[3]_1 [3]),
        .I1(ram_full_fb_i_i_2[1]),
        .I2(ram_full_fb_i_i_2[0]),
        .I3(\gcc0.gc0.count_reg[3]_1 [2]),
        .O(\gcc0.gc0.count_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187
   (Q,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    \gcc0.gc0.count_d1_reg[3]_1 ,
    p_19_out,
    aclk);
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input \gcc0.gc0.count_d1_reg[3]_1 ;
  input p_19_out;
  input aclk;

  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gcc0.gc0.count_d1_reg[3]_1 ;
  wire p_19_out;
  wire [3:0]plusOp__14;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__14[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__14[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__14[0]),
        .Q(Q[0]),
        .S(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__14[1]),
        .Q(Q[1]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__14[2]),
        .Q(Q[2]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__14[3]),
        .Q(Q[3]),
        .R(\gcc0.gc0.count_d1_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0
   (\gcc0.gc0.count_reg[8]_0 ,
    Q,
    \gcc0.gc0.count_reg[7]_0 ,
    S,
    \gcc0.gc0.count_reg[8]_1 ,
    v1_reg_0,
    v1_reg_1,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[4]_0 ,
    \gcc0.gc0.count_d1_reg[6]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    \gmux.gm[3].gms.ms ,
    SR,
    E,
    aclk);
  output \gcc0.gc0.count_reg[8]_0 ;
  output [7:0]Q;
  output [3:0]\gcc0.gc0.count_reg[7]_0 ;
  output [3:0]S;
  output [0:0]\gcc0.gc0.count_reg[8]_1 ;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  output [3:0]v1_reg;
  output \gcc0.gc0.count_d1_reg[0]_0 ;
  output \gcc0.gc0.count_d1_reg[2]_0 ;
  output \gcc0.gc0.count_d1_reg[4]_0 ;
  output \gcc0.gc0.count_d1_reg[6]_0 ;
  input [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire \gcc0.gc0.count_d1_reg[0]_0 ;
  wire \gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gcc0.gc0.count_d1_reg[4]_0 ;
  wire \gcc0.gc0.count_d1_reg[6]_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[7]_0 ;
  wire \gcc0.gc0.count_reg[8]_0 ;
  wire [0:0]\gcc0.gc0.count_reg[8]_1 ;
  wire [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [8:8]p_13_out;
  wire [8:0]plusOp__12;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__12[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__12[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .O(plusOp__12[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .O(plusOp__12[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(p_13_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I3(Q[7]),
        .O(plusOp__12[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(p_13_out),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__12[8]),
        .Q(p_13_out),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(Q[0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .I2(Q[1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(\gcc0.gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .I2(Q[3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(\gcc0.gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(Q[4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .I2(Q[5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(\gcc0.gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(Q[6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .I2(Q[7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(\gcc0.gc0.count_d1_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [8]),
        .O(\gcc0.gc0.count_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(\gcc0.gc0.count_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .O(\gcc0.gc0.count_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(\gcc0.gc0.count_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .O(\gcc0.gc0.count_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1__0
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [8]),
        .O(\gcc0.gc0.count_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__1
       (.I0(Q[3]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__1
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__1
       (.I0(Q[1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__1
       (.I0(Q[0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7
   (\gcc0.gc0.count_reg[8]_0 ,
    \gcc0.gc0.count_reg[8]_1 ,
    Q,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[4]_0 ,
    \gcc0.gc0.count_d1_reg[6]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    \gmux.gm[3].gms.ms ,
    SR,
    \gcc0.gc0.count_d1_reg[8]_1 ,
    aclk);
  output \gcc0.gc0.count_reg[8]_0 ;
  output [0:0]\gcc0.gc0.count_reg[8]_1 ;
  output [7:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  output [3:0]v1_reg;
  output \gcc0.gc0.count_d1_reg[0]_0 ;
  output \gcc0.gc0.count_d1_reg[2]_0 ;
  output \gcc0.gc0.count_d1_reg[4]_0 ;
  output \gcc0.gc0.count_d1_reg[6]_0 ;
  input [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [0:0]SR;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_1 ;
  input aclk;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire \gcc0.gc0.count_d1_reg[0]_0 ;
  wire \gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gcc0.gc0.count_d1_reg[4]_0 ;
  wire \gcc0.gc0.count_d1_reg[6]_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_1 ;
  wire \gcc0.gc0.count_reg[8]_0 ;
  wire [0:0]\gcc0.gc0.count_reg[8]_1 ;
  wire [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [8:8]p_13_out;
  wire [8:0]plusOp__6;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__6[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .O(plusOp__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(p_13_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__6[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[4]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[5]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[6]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(Q[7]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(p_13_out),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gcc0.gc0.count_d1_reg[8]_1 ),
        .D(plusOp__6[8]),
        .Q(p_13_out),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]),
        .O(\gcc0.gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [2]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [3]),
        .O(\gcc0.gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [4]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [5]),
        .O(\gcc0.gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [6]),
        .I2(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [7]),
        .O(\gcc0.gc0.count_d1_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [8]),
        .O(\gcc0.gc0.count_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [8]),
        .O(\gcc0.gc0.count_reg[8]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1
   (\gcc0.gc0.count_reg[5]_0 ,
    Q,
    S,
    \gcc0.gc0.count_reg[3]_0 ,
    \gcc0.gc0.count_d1_reg[5]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    p_19_out,
    E,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[5]_1 ,
    aclk);
  output [1:0]\gcc0.gc0.count_reg[5]_0 ;
  output [4:0]Q;
  output [3:0]S;
  output \gcc0.gc0.count_reg[3]_0 ;
  output [5:0]\gcc0.gc0.count_d1_reg[5]_0 ;
  input [5:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  input p_19_out;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input \gcc0.gc0.count_d1_reg[5]_1 ;
  input aclk;

  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_0 ;
  wire \gcc0.gc0.count_d1_reg[5]_1 ;
  wire \gcc0.gc0.count_reg[3]_0 ;
  wire [1:0]\gcc0.gc0.count_reg[5]_0 ;
  wire [5:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:5]p_13_out;
  wire p_19_out;
  wire [5:0]plusOp__8;
  wire ram_full_fb_i_i_2__3_n_0;
  wire ram_full_fb_i_i_4__2_n_0;
  wire ram_full_fb_i_i_5__1_n_0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__8[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(p_13_out),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__8[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [0]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [1]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [2]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [3]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(p_19_out),
        .D(Q[4]),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [4]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(p_19_out),
        .D(p_13_out),
        .Q(\gcc0.gc0.count_d1_reg[5]_0 [5]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[0]),
        .Q(Q[0]),
        .S(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[1]),
        .Q(Q[1]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[2]),
        .Q(Q[2]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[3]),
        .Q(Q[3]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[4]),
        .Q(Q[4]),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__8[5]),
        .Q(p_13_out),
        .R(\gcc0.gc0.count_d1_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [5]),
        .O(\gcc0.gc0.count_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [4]),
        .O(\gcc0.gc0.count_reg[5]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(Q[3]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(Q[2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(Q[1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__0
       (.I0(Q[0]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFF04)) 
    ram_full_fb_i_i_1__2
       (.I0(ram_full_fb_i_i_2__3_n_0),
        .I1(p_19_out),
        .I2(E),
        .I3(ram_full_fb_i_reg),
        .O(\gcc0.gc0.count_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    ram_full_fb_i_i_2__3
       (.I0(ram_full_fb_i_i_4__2_n_0),
        .I1(ram_full_fb_i_i_5__1_n_0),
        .I2(Q[3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [3]),
        .I4(Q[1]),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [1]),
        .O(ram_full_fb_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    ram_full_fb_i_i_4__2
       (.I0(Q[4]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [4]),
        .I2(Q[0]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]),
        .I4(Q[2]),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [2]),
        .O(ram_full_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    ram_full_fb_i_i_5__1
       (.I0(p_13_out),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [5]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]),
        .I3(Q[0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [4]),
        .I5(Q[4]),
        .O(ram_full_fb_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic
   (out,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    ram_empty_fb_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    aclk,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    \greg.ram_rd_en_i_reg ,
    E,
    \gfwd_rev.state_reg[0] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    ram_empty_fb_i_i_2__2,
    \gpfs.prog_full_i_reg_1 ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gpfs.prog_full_i_reg_0 ;
  output ram_empty_fb_i_reg;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input aclk;
  input \gcc0.gc0.count_d1_reg[3]_0 ;
  input \greg.ram_rd_en_i_reg ;
  input [0:0]E;
  input \gfwd_rev.state_reg[0] ;
  input ram_empty_i_reg;
  input ram_empty_i_reg_0;
  input ram_empty_i_reg_1;
  input [3:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [3:0]ram_empty_fb_i_i_2__2;
  input \gpfs.prog_full_i_reg_1 ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \greg.ram_rd_en_i_reg ;
  wire \gwss.wsts_n_1 ;
  wire out;
  wire [3:0]ram_empty_fb_i_i_2__2;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire [3:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire wpntr_n_1;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss \gwss.gpf.wrpf 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_2 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .\gpfs.prog_full_i_reg_3 (\gpfs.prog_full_i_reg_1 ),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .out(out),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_1 ),
        .ram_full_fb_i_reg_1(wpntr_n_1),
        .ram_full_fb_i_reg_2(ram_empty_i_reg_1),
        .ram_full_fb_i_reg_3(\greg.ram_rd_en_i_reg ));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (wpntr_n_1),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_1 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .out(out),
        .ram_empty_fb_i_i_2__2_0(ram_empty_fb_i_i_2__2),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(\greg.ram_rd_en_i_reg ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_1 ),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic_174
   (out,
    prog_full_i,
    \gc0.count_reg[3] ,
    Q,
    \gcc0.gc0.count_reg[3] ,
    \gcc0.gc0.count_reg[3]_0 ,
    ram_full_i_reg,
    aclk,
    \gcc0.gc0.count_d1_reg[3] ,
    \greg.ram_rd_en_i_reg ,
    p_19_out,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    m_axi_awvalid_i,
    ram_full_fb_i_i_2,
    \gpfs.prog_full_i_reg ,
    D);
  output out;
  output prog_full_i;
  output \gc0.count_reg[3] ;
  output [3:0]Q;
  output \gcc0.gc0.count_reg[3] ;
  output [3:0]\gcc0.gc0.count_reg[3]_0 ;
  input ram_full_i_reg;
  input aclk;
  input \gcc0.gc0.count_d1_reg[3] ;
  input \greg.ram_rd_en_i_reg ;
  input p_19_out;
  input [2:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input m_axi_awvalid_i;
  input [1:0]ram_full_fb_i_i_2;
  input \gpfs.prog_full_i_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \greg.ram_rd_en_i_reg ;
  wire \gwss.wsts_n_1 ;
  wire m_axi_awvalid_i;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire [2:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_i_2;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_175 \gwss.gpf.wrpf 
       (.D(D),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg ),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176 \gwss.wsts 
       (.Q(Q[0]),
        .aclk(aclk),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .ram_empty_fb_i_i_2(ram_empty_fb_i_reg[0]),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_1 ),
        .ram_full_i_reg_0(ram_full_i_reg));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_177 wpntr
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3]_0 (\gcc0.gc0.count_reg[3] ),
        .\gcc0.gc0.count_reg[3]_1 (\gcc0.gc0.count_reg[3]_0 ),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\gwss.wsts_n_1 ),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg[2:1]),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_0),
        .ram_full_fb_i_i_2(ram_full_fb_i_i_2));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic_182
   (out,
    \gpfs.prog_full_i_reg ,
    ram_full_fb_i_reg,
    Q,
    \gcc0.gc0.count_reg[3] ,
    ram_full_i_reg,
    aclk,
    \gcc0.gc0.count_d1_reg[3] ,
    \greg.ram_rd_en_i_reg ,
    p_19_out,
    m_axi_arvalid_i,
    ram_empty_fb_i_i_3__1,
    \gpfs.prog_full_i_reg_0 ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output ram_full_fb_i_reg;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_i_reg;
  input aclk;
  input \gcc0.gc0.count_d1_reg[3] ;
  input \greg.ram_rd_en_i_reg ;
  input p_19_out;
  input m_axi_arvalid_i;
  input [0:0]ram_empty_fb_i_i_3__1;
  input \gpfs.prog_full_i_reg_0 ;
  input [3:0]D;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \greg.ram_rd_en_i_reg ;
  wire m_axi_arvalid_i;
  wire out;
  wire p_19_out;
  wire [0:0]ram_empty_fb_i_i_3__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss_185 \gwss.gpf.wrpf 
       (.D(D),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gcc0.gc0.count_d1_reg[3] ),
        .\gpfs.prog_full_i_reg_2 (\gpfs.prog_full_i_reg_0 ),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ),
        .p_19_out(p_19_out));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186 \gwss.wsts 
       (.Q(Q[0]),
        .aclk(aclk),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .out(out),
        .ram_empty_fb_i_i_3__1(ram_empty_fb_i_i_3__1),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr_187 wpntr
       (.Q(\gcc0.gc0.count_reg[3] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[3]_0 (Q),
        .\gcc0.gc0.count_d1_reg[3]_1 (\gcc0.gc0.count_d1_reg[3] ),
        .p_19_out(p_19_out));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    \gcc0.gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    ram_full_i_reg,
    aclk,
    SR,
    \greg.ram_rd_en_i_reg ,
    E,
    p_3_out,
    m_axi_wvalid_i,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    prog_full_i_0,
    prog_full_i,
    ram_full_i_reg_0,
    \gmux.gm[3].gms.ms );
  output out;
  output \gpfs.prog_full_i_reg ;
  output [8:0]\gcc0.gc0.count_d1_reg[8] ;
  output [3:0]v1_reg;
  output \gcc0.gc0.count_d1_reg[0] ;
  output \gcc0.gc0.count_d1_reg[2] ;
  output \gcc0.gc0.count_d1_reg[4] ;
  output \gcc0.gc0.count_d1_reg[6] ;
  input ram_full_i_reg;
  input aclk;
  input [0:0]SR;
  input \greg.ram_rd_en_i_reg ;
  input [0:0]E;
  input p_3_out;
  input m_axi_wvalid_i;
  input [1:0]Q;
  input [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  input prog_full_i_0;
  input prog_full_i;
  input ram_full_i_reg_0;
  input [7:0]\gmux.gm[3].gms.ms ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [3:0]\c1/v1_reg ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [3:0]\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \greg.ram_rd_en_i_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire [7:0]p_13_out;
  wire p_3_out;
  wire prog_full_i;
  wire prog_full_i_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_9;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.E(E),
        .Q(p_13_out),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_0 ({wpntr_n_9,wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 (wpntr_n_17),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (ram_full_i_reg_0),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ),
        .p_3_out(p_3_out),
        .prog_full_i(prog_full_i),
        .prog_full_i_0(prog_full_i_0));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.Q(Q),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .ram_full_fb_i_i_2__4(wpntr_n_0),
        .ram_full_i_reg_0(ram_full_i_reg),
        .ram_full_i_reg_1(\greg.ram_rd_en_i_reg ),
        .ram_full_i_reg_2(ram_full_i_reg_0),
        .v1_reg(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .Q(p_13_out),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[0]_0 (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4]_0 (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6]_0 (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[7]_0 ({wpntr_n_9,wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gcc0.gc0.count_reg[8]_0 (wpntr_n_0),
        .\gcc0.gc0.count_reg[8]_1 (wpntr_n_17),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized1
   (comp0,
    out,
    Q,
    prog_full_i,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gpfs.prog_full_i_reg ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    ram_full_i_reg,
    v1_reg_0,
    ram_full_i_reg_0,
    aclk,
    SR,
    E,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    p_3_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    S,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    mcpf_to_argen_tvalid,
    \pkt_cnt_reg_reg[2] ,
    \gmux.gm[3].gms.ms ,
    \gpfs.prog_full_i_reg_0 );
  output comp0;
  output out;
  output [7:0]Q;
  output prog_full_i;
  output ram_full_fb_i_reg;
  output [8:0]\gcc0.gc0.count_d1_reg[8] ;
  output \gpfs.prog_full_i_reg ;
  output [3:0]v1_reg;
  output \gcc0.gc0.count_d1_reg[0] ;
  output \gcc0.gc0.count_d1_reg[2] ;
  output \gcc0.gc0.count_d1_reg[4] ;
  output \gcc0.gc0.count_d1_reg[6] ;
  input ram_full_i_reg;
  input [3:0]v1_reg_0;
  input ram_full_i_reg_0;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  input p_3_out;
  input [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]S;
  input [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  input mcpf_to_argen_tvalid;
  input [0:0]\pkt_cnt_reg_reg[2] ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input \gpfs.prog_full_i_reg_0 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire comp0;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [8:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [3:0]\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_3_out;
  wire [0:0]\pkt_cnt_reg_reg[2] ;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire wpntr_n_0;
  wire wpntr_n_1;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]_0 (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_0 (wpntr_n_1),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .\greg.ram_wr_en_i_reg_0 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .p_3_out(p_3_out),
        .\pkt_cnt_reg_reg[2] (\pkt_cnt_reg_reg[2] ),
        .prog_full_i(prog_full_i));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6 \gwss.wsts 
       (.aclk(aclk),
        .comp0(comp0),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .ram_full_fb_i_i_4__1(wpntr_n_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg),
        .ram_full_i_reg_1(ram_full_i_reg_0),
        .v1_reg(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_0(v1_reg_0));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7 wpntr
       (.Q(Q),
        .SR(SR),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[0]_0 (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4]_0 (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6]_0 (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8]_1 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .\gcc0.gc0.count_reg[8]_0 (wpntr_n_0),
        .\gcc0.gc0.count_reg[8]_1 (wpntr_n_1),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .v1_reg(v1_reg),
        .v1_reg_0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_logic__parameterized2
   (out,
    prog_full_i,
    Q,
    aclk,
    \gcc0.gc0.count_d1_reg[5] ,
    E,
    p_19_out,
    p_3_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg );
  output out;
  output prog_full_i;
  output [5:0]Q;
  input aclk;
  input \gcc0.gc0.count_d1_reg[5] ;
  input [0:0]E;
  input p_19_out;
  input p_3_out;
  input [5:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  input ram_full_fb_i_reg;
  input \gpfs.prog_full_i_reg ;

  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire \gcc0.gc0.count_d1_reg[5] ;
  wire [5:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire [4:0]p_13_out;
  wire p_19_out;
  wire p_3_out;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_7;
  wire wpntr_n_8;
  wire wpntr_n_9;

  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.E(E),
        .Q(p_13_out),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_0 ({wpntr_n_0,wpntr_n_1}),
        .\gpfs.prog_full_i_reg_0 (\gcc0.gc0.count_d1_reg[5] ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg ),
        .p_19_out(p_19_out),
        .p_3_out(p_3_out),
        .prog_full_i(prog_full_i));
  vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.aclk(aclk),
        .out(out),
        .ram_full_fb_i_reg_0(wpntr_n_11));
  vfifo_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1 wpntr
       (.E(E),
        .Q(p_13_out),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[5]_0 (Q),
        .\gcc0.gc0.count_d1_reg[5]_1 (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[3]_0 (wpntr_n_11),
        .\gcc0.gc0.count_reg[5]_0 ({wpntr_n_0,wpntr_n_1}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ),
        .p_19_out(p_19_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss
   (out,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    aclk,
    ram_full_fb_i_reg_2,
    ram_full_fb_i_reg_3);
  output out;
  output ram_full_fb_i_reg_0;
  input ram_full_fb_i_reg_1;
  input aclk;
  input ram_full_fb_i_reg_2;
  input ram_full_fb_i_reg_3;

  wire aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  wire ram_full_fb_i_reg_3;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT3 #(
    .INIT(8'h04)) 
    ram_full_fb_i_i_4__0
       (.I0(ram_full_fb_i),
        .I1(ram_full_fb_i_reg_2),
        .I2(ram_full_fb_i_reg_3),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_176
   (out,
    ram_full_fb_i_reg_0,
    ram_full_i_reg_0,
    aclk,
    m_axi_awvalid_i,
    Q,
    ram_empty_fb_i_i_2);
  output out;
  output ram_full_fb_i_reg_0;
  input ram_full_i_reg_0;
  input aclk;
  input m_axi_awvalid_i;
  input [0:0]Q;
  input [0:0]ram_empty_fb_i_i_2;

  wire [0:0]Q;
  wire aclk;
  wire m_axi_awvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire [0:0]ram_empty_fb_i_i_2;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT4 #(
    .INIT(16'h4FF4)) 
    ram_empty_fb_i_i_4
       (.I0(ram_full_fb_i),
        .I1(m_axi_awvalid_i),
        .I2(Q),
        .I3(ram_empty_fb_i_i_2),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss_186
   (out,
    ram_full_fb_i_reg_0,
    ram_full_i_reg_0,
    aclk,
    m_axi_arvalid_i,
    Q,
    ram_empty_fb_i_i_3__1);
  output out;
  output ram_full_fb_i_reg_0;
  input ram_full_i_reg_0;
  input aclk;
  input m_axi_arvalid_i;
  input [0:0]Q;
  input [0:0]ram_empty_fb_i_i_3__1;

  wire [0:0]Q;
  wire aclk;
  wire m_axi_arvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire [0:0]ram_empty_fb_i_i_3__1;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT4 #(
    .INIT(16'h4FF4)) 
    ram_empty_fb_i_i_5__0
       (.I0(ram_full_fb_i),
        .I1(m_axi_arvalid_i),
        .I2(Q),
        .I3(ram_empty_fb_i_i_3__1),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0
   (out,
    v1_reg,
    ram_full_i_reg_0,
    v1_reg_0,
    ram_full_fb_i_i_2__4,
    aclk,
    m_axi_wvalid_i,
    ram_full_i_reg_1,
    Q,
    ram_full_i_reg_2);
  output out;
  input [3:0]v1_reg;
  input ram_full_i_reg_0;
  input [3:0]v1_reg_0;
  input ram_full_fb_i_i_2__4;
  input aclk;
  input m_axi_wvalid_i;
  input ram_full_i_reg_1;
  input [1:0]Q;
  input ram_full_i_reg_2;

  wire [1:0]Q;
  wire aclk;
  wire c0_n_0;
  wire c1_n_0;
  wire m_axi_wvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_i_2__4;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_full_fb_i;
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0 c0
       (.\grstd1.grst_full.grst_f.rst_d3_reg (c0_n_0),
        .out(ram_full_fb_i),
        .ram_full_i_reg(ram_full_i_reg_0),
        .ram_full_i_reg_0(ram_full_i_reg_2),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .ram_full_i_reg_2(c1_n_0),
        .v1_reg(v1_reg));
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_0 c1
       (.Q(Q),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(ram_full_fb_i),
        .ram_full_fb_i_i_2__4_0(ram_full_fb_i_i_2__4),
        .ram_full_fb_i_reg(c1_n_0),
        .ram_full_i_reg(ram_full_i_reg_1),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6
   (comp0,
    out,
    ram_full_fb_i_reg_0,
    v1_reg,
    ram_full_i_reg_0,
    v1_reg_0,
    ram_full_fb_i_i_4__1,
    ram_full_i_reg_1,
    aclk,
    mcpf_to_argen_tvalid);
  output comp0;
  output out;
  output ram_full_fb_i_reg_0;
  input [3:0]v1_reg;
  input ram_full_i_reg_0;
  input [3:0]v1_reg_0;
  input ram_full_fb_i_i_4__1;
  input ram_full_i_reg_1;
  input aclk;
  input mcpf_to_argen_tvalid;

  wire aclk;
  wire comp0;
  wire mcpf_to_argen_tvalid;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_i_4__1;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_full_fb_i;
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_8 c0
       (.comp0(comp0),
        .ram_full_i_reg(ram_full_i_reg_0),
        .v1_reg(v1_reg));
  vfifo_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_4_compare__parameterized0_9 c1
       (.mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i),
        .ram_full_fb_i_i_4__1_0(ram_full_fb_i_i_4__1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_1),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_1),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module vfifo_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1
   (out,
    ram_full_fb_i_reg_0,
    aclk);
  output out;
  input ram_full_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
hkYW+OZm6k9gF5yAUfXGm/n8kfXYD6tjFQYha968Ws0SqrM/NNAjCrrtMG8kIqTbkipnmceefxNr
sB0PtSpUrw==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
NEPpD4CxNBVJLV3hg1agn83QnqiCz3YuR89MlVuNyQGERKVJ+uGolFDqHFzBKLQArFTiHBWivkzK
A2DQ42XdOxp30NKOgHjrjgmF+fZMjDs24rn3Ue1INLHwTS5RT84Kih7Jx/7R0dl03/COJq+33l9u
7l+ArdY7mLwqqI9iIjU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
cfBwEwc95LpKuxDGqpON2gGac620iHNKrm/QNXYg3/OFA5ZQNdpdhRz4vCTQRVbOg7b1nIox6GR8
TD/cf0JW38RU0NuY+TR6CkFT19NCdy67gR6JTDdXifhr/zTKjOL5gvp0XjT9PSLwwPyDirNX4TMa
9y9X5pf4gEnt0dikHNgySZO+Qpr30MP7n6oAjuxowlf45cfmPqZthYPnIjBSCdQGBPfSF+kZ2F1N
XCDEja5xE4CQshPPodH5njadc6kj7/qp9C4PfKcyNtDug+qsws9UK25Z2IFc8vk6/15HlIkQHkXv
Wq0iHaPLidqh3035FinHyPD/FDnfGGa5Oa2qcg==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QmjD3HAHcP+h0RsjR0iH8h2N6drNxei50nfQN9RC8HobMEaARq/6rKjZEhHXMSCStQeCMhyVKRmN
HM7ZrqMf3W0s/8U4QMqp3M1VuYXVjEe2PCIpvtRcMY3JngdSWOydG2dH6dDA16ehxinMKgIr0TjA
PXA+lfyX6yTs1FWrne/6ufrl6ZAPpNG7EDKQ2aHqSm8DEXT1BJYMblBfAjAajwaJmPEu1aDlQeNo
onryTiFJkKP92pcZLCCufZL8ZAJ5uMvZZxiZRsiLd0BnCfOe3rl9AON+q53U+iK11EvAkpIBT+Cc
VYb5NqVAVaqXbQrqo3+YHEW5ft3fM9kZnlFDew==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FkHW107swc8fPv4xOTlQJU6PWERObturlywl6rsGCswc/v367bmQ1Maze/8QdmUPjEYwhAcHKVMu
7U4o3CvYhmrDpYiUQdQQ0B7gAbMZbJ8MFY5jRxn7KYDk+Bi9Ov8092IdW1a51FPWEVPmF4Kn6z4E
DSqpQDL58qieEUnrU2Ltb4GLJc3NrWTLvnbvRtHUUuQWTMZTQ7WqX4iH2dZ/EICpbRjlAF50iMAS
YHuuFTRKXcIFQlKYRyeQV4nyaA5JGbb3RC3N/Q2IZjdSXqQ9EOpmdhttpxReCnsdJiD/pPCtf7ZN
d/TheLy1Va2FZR+p4MozZorVui5/FtcCwKy6aw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
NgZm/7Jvy0UZQRVxBVxeZ/odxMd59IlnRFHjM+6Bof6o6u4Qy4u9MOoQ3Sr2paPuGq+B+5EhdcD8
a5WGiurBrPW0qF+L2CoUJsDqz0WonRehZECQynibSUlmctvvMyr790pwb+C78gtW47p8uALYdUCJ
NhcDkV8fE3jFdDEYmfQ=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
TxQNdd2WOThZCBZEYNgXxai4jK9AqWD/GRadYnarEfzmLUfcNDUoG7DxVWHCdTVuW8i2qZpouT1H
FUHt76rzZk8vI2tFLfUbKyTaRqik1aYwOCp1ZdqbgqQEDhBRWJjGxcJuxZbSQ2z8IUgiJ0eT148+
nf9UmzvYS1jrIsN/a7K4EjyRNMk0V917y85rxdk7itlisaUw4Cm72z9slByFtALj6/077uPjcK9U
mbWm7PbXk8PT44eQeaJl990wlWvD5/8BZS6AHqjg8520Xs+jftSeB6aNqTiYxfp21FJqmexwo7cG
G3BH/DRHhP7ZIsXHqSaJJFo20Nx9VgpLuF5t2g==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
T8101DpA4uLjy7LrpTu5BSto8KkqiNkFpMKMNpbu5BwK5h8zToMiyOT+xUDq20KuvWIqnr1r92nK
d50rGCFoJLa94AnbAMITE1C9Zmzf3/Xv3M7JuYGeKsE5JN2gfnratjihEnrpj7q0diaDd3/DMEXb
syjHeGU636iHwiEmEyvhW3an5COWApaDefj7+Wi4xTw1J8eGmVAKOKnDi4KK+896kirnSq3iEB1r
uC6tuGvcnE2mMfc4m44pKiS5gKQH4WJguRRE+P1njG0/BopOjHn80/KwOon/RgiAs6G0puYP5TXL
4F/KxZ5t6HYtz4EwLS16tZO7Htm8c4J6goOBfA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SBoWVUjrF1S/qEEzr9ZWVEfZVKcCsUWumJz/oOkq30xZ6kbJ9dFRxAFTTYwZTRf5QXZdTp2KOZcc
yfPs7apAMEqFH0fsh+U7tNZFtmK8XoK4GhYL+oWugxrrql4itCD/5CZC151/HkeUOyDrcbZoBNe2
zk+z9WMxpH2aoRcA7iNm/AwuDPgEQKg2lpCRF8lSpUwMeWU5JT8ERGPYuq/4E0Wvi/oTRPq3L88X
+lwilG4kn2Dxqll9eFDzIDt2rFpJk3PYoUbCj+F+JLBlleFLPHskq4ceb+woHlh1JuaM5hbWvFgB
1um5n2/TMlbl0JrnwDVAfSvaZ3Wq04fy6NwI1Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 241456)
`pragma protect data_block
PDXN+3LJUCH/2OVZXzkY0kvyX1FYNkjHNMTYgLtJq2/ejsl1G7Zn/Le1e5icijOjsDhFRuAyR8I0
8ottkM2uzA5cVPR4nXIWxehcY4lVMSfHSQxY6CB/sxl968ZoXWpqku+LJXO2X7lPZIgARiRxUZlr
WpZGNj9kkO651kSryKfUBRdaZ0nFYeRhM16cDnUT/H8MhMeWkwSmmcn7JZSHG2Y9QsasNcSrotXH
zP4peNtQ4ordjHFsM+CcyeMESf2uUCGwXkcQDbNaRo0ERE3QxWydnu8bDza+v97lAlBhtFAfHhap
C9seEY5tiBhpS8Wev9Yh28mxGjjf/voe9Mly6rGxmXQqA+qxVhtoL/jKWSyrPPakw4sVA/02SL+2
svMivWaEE47Zxgs2QDhOmVf7QaLWG3KC5x0IrNxp4huaVgrzGlL7K64QXUDeMyIkIaitmKe/5rj6
qCo3Yo0qTsT2zDT1O6Dcunn6xz5IsoD5YS7x6uabmzQLHzhB8lO7Ked++6iSiEtjYAREkDhNmbVM
OAYMJn9q7i64T8r1LCXOpZUJV3e6ygcboHFcQtXmUMJV1J0Ys2asU0h76WxQbXpJRjgYHyHsXAJJ
6VwUciftxaKPLAVlg5GPe9wuKSzjZ+ImSASRHVmeZotM7HmnGx5ofVIvEU2/Q3NyCJ/EiQBOn8a6
B9Js4W8hmj7h1TCHwo0T4iCelaeuHEzMMNBKVazFOPmpqRI/YSKpURt0HhIqvi8V6i8CW9UA9I8O
nfkpX5pbNTLpiyongJRNELfuLDi6sywlrSVXS8VgnhmA3YEv5KQOYtxJsIGa2L0i4CfWlV+ZWBud
JB6eQVyQXpwFiZ4A2SFkooOzHDsMPRoO7rdCOzOY4GPAuO84vYbnNI8OMLPnbcQEcGChBcdie3nd
4PbY3CRhQlbUfq0CJYeM7YRBRJSAxcWjEbM04tO4QOGbjUJJQ9ZU2tC8coYj4jYrvvG9MQ6JXBl7
xuVu/iT5w2aL+aGjXY/NkAeNIOOeAqOURsZ3a6HxJPVpF+bLjDZ2hOBoiQs7ajUjzLS4oWD82KxF
aZal4T9cewmiHq5NCGJ+3Ou+u/pXdDQAiSbdwM5htViNwK3n+bRHV9iztSBDqtzCI/wyhAg0u4rH
DvlB53Dw12BCbdx6CyPxTWYxogMx9G6y/ZSEV/E6/gC0NeGa8AF039Y+N9XRFWOiAy7Hsfu6BSlM
eH5WMaDx7ADuDAi40lyIEeuSkO6YkbCKAngOcpzrHWKdcZBXso8FYAIY+WVBKrsstIENQ/U4GFRV
TznF0XFExYlRWSDPPgZtNXLvWIJG3JdK6IRpZWhXicKM0chK/JUlWZBofq8XY02c1CFUEJ+j3lhJ
AUrCgHLGCRhTXRSlXm2F6V2PucN7n4+vg50gWEHCWU+mRiJauW1HRdfFGshQ6rgUShvNajKXBixd
PrzPWfFCMwYf3aNHRr5oi1OS+eUqJMRj+BnrTTR7C9rXCkLgknezy9BKeDVMyhQhVod9NF/HoAS6
zhlbpJz/Kk4tRzM+skuXWuBQMUjnGW7DnpBRDkjzSwdcF0CTyToogIrrGv//nO7OkIeyx9svDh/N
GCUPrr2PmeqPg5vf0ZhFV+//BGBf1hS+fPMbDqzE7qEEahPFho49MiIihtQxWX8eyySuPRG0UQNw
F7ZZzDGcnqbebgJusJW2H72swZbQd7GEFee41Zv4o1/JTZAKOc6MnK5VtCChum5Bi1HlEqlZkFiH
YVMBkiQaFrazRdtSPWCQzu2L4nRBrnuR1xkKIcX9iIz7D10RzifUDbRiIZZvTw0uID7BgIfJTRDa
ABYGr+I589ATejcrofS2cJLxsEG8AHVUS4SBgDaAjEraI+enZw8T7rAA+VCE5zpgBgZPfbJHKk5u
f0CnpfmjDsyBOnUDadIYIkMpXxuU2XnOq0lbAI7rQ0IrLOqzaZzwcSTzQOIuYdjxMRUtrClsaEQ8
CfmmwdbE9DfW04IrqKc52umlQJnjs3v7SzIuzF0T/vp26a6RUd8jqEFgePZ3DxjJOFtxGnekSewz
pOU2gqEClu+khSXimML/vKBvzLK4KGJFT38elt4Yl/7yEDGQC4yTHoeBLsAhr7nyyAp4LIYyChOV
SEYZyPHhk5ZsonXR9m0cQ0IIVNw5cShTyFm7RIzXCsnl2VmpfuR4rs0v8TbFo5hMG+dYv/lkrbvE
FhtQ/Gbt0MTB2ZkPnQQuMphB7uYoI7kTRxfY/fPk59V886PcTOn2stskEdp3jk4knj6LC7zUJ7qj
UflS+dGlttZd49EqUkYmZVEDHWWiWgzV+6DOO9ZIJawnYQutMJmNDvGKLAf+dkWL2RLgeKv6GxY+
a25zprJ+rrDc6uhOhdfpX614L81v8XdicRTROvUhtFVgmitMRzEf2xJ0x9I+JN2+5EIpXoFcao0u
qdEOjvETu56KXA2z93l+1zTcmgbNr6Rl/soad0FC5Vbpsxt0aIRt8iAJftgsi4JW/RPTzvAmEIU1
Nh1cMb8Asa3DLWeoJrt/Fn7Q+nHZFbV/xiOO6wQuH8dNAPeOol7aoRMYK5pC06fm8HFSM+OiqZzk
iv3+Dokepula59+936bDasktGm/XYkxese/myGN5L0V6qAyKyi0nyjqCFs6NIh+7W43pPPD6pyS3
K5xv10nJBvI2dRAQWGKkmvdBRPblYs1vuCsxqgoMPR19pR/3LgjnTTSa1KFOJFxpFJRJT6hFHpFz
l0uxz6zw2KiTINrlVGlQ1oTVp2DMulym6eRfoybXXI7zIS6mrVppWiqOsQGZqWJ2xWrDENSsrymL
LZ1uFUEhkOJjg3URqO7QqliMpnkTzX5ZAkztgbRDSCRJxuQfwrgfqYUVPuOyyOCKQzWUBAg3KXm5
2PVLOFg9lHllPSt1wZHD02TWuzfoTjxIS5F4FKS/qRO4uUWPEz68cpJo2XysVUqv58vhMCrUQ7hQ
BoD6PUJVAFPQiZpc3TMrS6vf/4LM9Y1V6SqrwIxAp0pPpktxd22hetPzWf4J3FcISrAITPV0vsWX
kH0u62U/nvvaQ/baYcZYJ3HymzRWyo318foIpt72ue3agWXMLd47yntmymixeNQrudlAsQ6odvMD
Aav8r3JR1/ArSoYTIjPobAyqdE5D1iJkvi8IuLU8D/1Jk9LOkIRtW+qlSu71vpRuqV/CWIe0EK/S
7W6KauJLYKTFCaD49izNK1yT6SWy5e9N/WDz2gd/cbBdNzy/bR6RvUGzk/B3VuluNuPJNZWu39GX
FRYS/PxAmeLNWDfRnCaqe576Xw86jO16c8SqwK4Uq7RBu6Dj+rWpEEpV2m7YE4c9zPvuC6WDUnQI
IEoJbMYn42UYXqJGhN1FIM/9PFGo6wODc1QaZdXKu4IauN7Ia/jaAmDjCW7OHKdAd5SVA0ACm/X1
41nCMdOht2HM2bh/nYNSkUTTL5+iAOxrUdbVq8BaNvx4fjpTjP3vx3n1uypjtiyPTDZI2Kq+WRXm
+6BsLP7HFcoKCEm5bkW6DwOoYdJBJpB/pGWbyl9XRLDG5c0iYEe464ZZg4fOs02lO/4VMburU/VV
t1MxxwIQ+4l/vSAXC7Zo1XxI5P3WHPxiwXrYqoUtW2z0WM5VrW8tRxbsq/Zkrg0srYTJ5UxFwfco
XyaI4oYxXlpxk6jxmQC3EyKRsrUXi/5YYHGJskIeHIrbiHiWbYmNWj+viv7AXE4I31pXcTuXh4S2
d0jpkpCr0Vbe7NsEoDlYUe/Q1PEjxoh1rrORAR8lNXUk7T4GCdeFcE021f2D5Y5IH7/C1B0zSYNK
EfHSmR2argm+majrGK+abO3g7XYvuyzILS0M9W+mQoWoiGA4ii4uaOrBxPQOV/HmdragWFD/69qq
Q3vX0/RbawL4B0awT6INUi5q9UnrdfxYee7OpGNhnhXbiNtpqlUv6qm0Q0m3+JIYOAN0ECdwUcsO
TfgRQCVuBQbZ6iSMt3u9K3kYCMPfIyphdETEzO5C85sSRkhaXCcm8kcjkzEFW0jQ8fSpq5iAQ/Dt
+RGiq5J8rcNyVmgompt07lQGR1wA88RYoGtOgO/jP+GsxPgh3z9z4wETRlAponGH2kZ59TmlzI6v
IeyBriK9sEx1vDF6PRQDDAhuYjCxEpQoJuwxq+x4iFdda9UhkW/vA2tnA2tzFOUVIlASsIpc5/2l
hvTu5nWgEBGOyOWRhHUei2+0YjTJS3uH3L7NOzAyrTmcdk+QGq2B0SRjgQ5S8NECJJbSYNIQeRQ7
8m9Im2DmNCsUTdCPNYM3hwcSp1CWN4uXMXzjqnunSzLw2VRMaJNVzr3OsRfDVHCPbTgaEQ7tc5XY
q6m5aXJjOMtSpmKAFEKMwbthV1L5JY7OYPdhkE+7qmShRhWlegjajffwQSXR+NwyDsKn9Thq99/T
O1hF+qfO+l8lUVj2kyv41MsHIV8rps3CYagPzQgbByqTAbbpo140foOgD/vBy/4ELo47vtGKRImy
iM8X1GLCVXe1r5FnIc5UQh4hWc6fAP801WN2DiiD28W55OqjvIQ1cwYbYwaGSstU7yyerFPIGBp6
2Jv5Nc/IOEJWMTzUlZLyjvYRxKTwWlVL3zIs4kUTgrTer13/E3K5nJKsNj1r+bqF6ERm2p+H6WiF
DmvPvuexuqST3QeSsA4o4cxihqQHh5my+3Y66t6C5zrchALLOnUAvFjUis7Rrx1UmqHBD2rVGfAI
MM2sRvPRDTtuL5g5FEkW1Mzg4d/dEP4+j40MQBKckukcg8hhCytQX0QMoG0cfFKaEpzdl7fjvsqk
tNwyNgKFB0+GgNnywyuHISVwGO5NcEKRNTt6EoIAbkhLKpmMCD9UABx1hgguKmCfyzxA9otoff+H
fxFddbL/+Cb6WOAR7w8b3ELt8u8/9R72t0g0yI1IkrvyBbJDA2qAzyU7LUm+UtG/+sn4iOXRQPaZ
iVW/nyQX2b5nNPtGWZ/A2KOQpu1kenOXKGuMzv/hL1BZE1z/9+XSqmcnLCBfK5rQbIxleXgisy42
vmL405zCDWYIJvwOA6bDqVHQ2UMOWP7fMwBDr0KLFyBxvzyDGY7l2IZnNHXjtLvL0n4aS3ExWSlG
wPprIfsjjf6d6Imvwnif+y+Kc3xHe28+bDI/a89n8WAPL1l3LmbbqcTGMZotOixoOm2th2FIbd9o
+/GaabCpe4jJpUk9SgiFptHqfout0aq0xb66rPa+Cub80YjpEIXS62GhyJ3FRT03ZvDJpd6SkvpH
yie1m9fO45vwD8h5/4iPXSbPHmYESacBwmNXu+KOjDhm2Z5BHdDfFJNJqz/QpI1hTkZlRlLU/y7L
XOM59/Kl+cIWMKMYfHmIsMhotw3ZXc6M0ClZnYzLGgw/7NiqBd/VPaCEHQgJdULWJgRg8SXN100d
TrsY49lisWVYQ4Md+jrcNOmhVxOcCoZXHGbMK8cLFy/q5ed4mfeuBM9T7oVHLMeVTvvUjYOCBGUz
RPLiRIrE5W+mI4wqrS5AwUj+TfvgFQlRic63xpExuz4eDX0siDJf0g15nhqISVG2/uJmWJWTNhFo
pc5aM+R0s4OhEwbAvfOJqsYeoT4CYewgWrGlePRDegmYARDDZWnV+BIPpJDaHf8QCarrKM7Jz36z
HExosvIiosDkjIX4hlNoP7Sr00cPohzl/wIb+DvgmF76p9WuOd+Y66OvQEbn8yF4/C7TwurfsBTl
pRhdX6SjlT8un3YQMXn8T1sNOQJm5WRpm/QlrWvffEu7PrHWwGGGL/BJW7htP7UPbODoXzos5GtY
5eIjnKFhE/qIGI01E9UJXPXtsN3m/ztV8xzjkfqhyqMFPoGCsU72HraEZthMIkc7axYnFi/SzB/O
+884Azq9yGYOOO92XxVsW6sKCht9cama9z4oBOk2Awszf3weFeZPCK69r/YKtepOhLvYwA9px3eW
yBWY4On/xteLhDf2izK71L7KyBeYF2EBlpSHBNfyEw3WlTY8Qs+D9yYcwKiToFANAS2RI1v7Nhfr
iqIyKh3DSF6ut1CPdSKidR3k2ooEzUf2c0O65ijE167qJ//pohNnOG71mDBeMVrP51tuSTEBpE/+
vhWbNw2f03XsPRxciGuRpc9Z37Hc0K6TjXczvLdyuhiV4J2RmW7KOpHKQxgn9X6mknMe4hZ9rnqh
/Wb8aIGEWvLU19UHB/A+k6qbHtbQZZieka6G7KB/zOPVf2JmestmS+vePjNpKorbxAh7GZ6qmO/7
nyvh6Axw1HzgglJEo1BDHm3UutrQzgRhR8ke3K6dYoIpA7BAh6ANyJNgyCjSVYwp1+k3XOLehMwE
qQrXliE5LFBa4F+DIPkNZHNYzyZc9cyNeETw8JrXztq/s/jebWKR4yFHxPsRdhNCPmHUhG6B3Stf
kagB0DtL8gTjJDjZRuE6nWHzDElBGut56yk6FkS9zLYz0yfzyaC45f3/hUarw83htuGacX95lnoh
n04LQkr43AzP8+PUKDwc7Noq+i/3vgjROqnCJ3STd73QPHFi/heSNhx8jfQKuykYwesLkXYZiLTb
XVmmWoBvWygbb7Q4rq/UT+mOxl0J5XJNhnv5/qxtRWX3W15dkfbRSKdClGDySIXEWdhywQvfmGsQ
Wq+BBI3eLa2bdLPgljUeAye6jkpdqytjLLYX2VZ8H81Ni0SBchGd17LcD8F6gCrG3d5w3HRGa21w
i8pnhZIPAwTYLjOk1rp+TS9O9k+0XYCws77DEeuPd+jnqvojv7utSoMy7YFbxposNsvlBZPlQSXb
UgGINs//1VM7NqLc/8AXQGH4HntmyaDgLHY3KHIdSbSkXGcBiRnBNM6WOM4bk+zCgJvSQmhBQnCz
QIsK3qQhKAg1wg3UWx3f3JHNcxMkYlXetxnBYC3X5y9Q/299dZOOmXmvg7cjK9yOI952UVTScLQH
hS3KHx08d9W66iklUqzy2hPxiA+ETKAzllct5h9tMospSfcQ1cw8D9GD4DUlI21M1fyQSe5M2eRz
b1SWG7xfpb3g+iK8okRWmxso0R/dayoWPDjDUSs+tTmD8Zrny2p0viV+IPPhZWerG5ezMFJwR8+5
kcCeaHgncVeroKja4i3v6fkSRjeVxtMEzKUrEIpbwk6rxAv1mVKBuno7hmfiuXMVL1qvT9OuTtQ6
TdOgOSeHTn+ot5QfBi+T0cksAhpjLGi1EKZshvemWDZP/1AVLf2v3QLHhHdB43EQ4uutnGc+Po3G
zGi67bU5p+TtGpMGjij16ObtINHKoOD66tOHso9JF2HgjIT9iI63ezulMkf6hKWhDBkEKV31qHLD
eRiAb6oLbwEH7Wd32jBC3ow0JBCoHyczaAY01G44iApMAg/PxJSwSm/0REtBC5CuZcPa7673Qjn1
k8BC91v3UjZRyFHXQEXbVINW8jN63zYQ7foBXZN6WC28aPTGOoUG8ckF8nUJhPIstcDbL7PTqr1N
BQQ/xxbbQ5oaC+VdY+yO8/xB9VIH1ZB/nSHrU8UfeiuTMF3BOK1qruWd/0nF3BtHYPBJbPUnvnZ9
02YnK4ZHsK9VKVIcTOSkzIn22VaTbZc3AwG3cGmbLVk/S9dscviiHS/Prm0YWQKp4R9/43xD6wKk
T81fSXHMBMTz/lfBLR9//ryBtPCUhGMi7R/Sv8OyXQi4LSiSGPXt4lACkzNtnfb+a7HYtmQS/TRK
NtXYuhA9KPwENCFciITOKSV4vIYkuV07WYTYK9FmzGiAkPH2iiogd2QOMwxxGeCjg0SLOlTZPKH6
OzoymeyJRgPVq2l6LlZ7z01fUVUNnhFppKQelzfh0euCxZ3qJnx3a2XfRgXkduOynqVhZaq5toQl
ERckBMZXt41BNKKzfCdsFIDa1bdoBno43sW3+QcEC7ainZ8Mo1NmDI8EzsLx6AovJ1SUI0Zc80RS
pzGywZKYwASCzWHb/wqMyfMRyA4JMtZuQ8Bu/RttWlvvNhbPnfp5p6cRK7ctUm1ReaVSCDWDliIh
R/4obwsPbWpAHmpO/I2OQBRl3dLqDdBkx/dtfa+jBO7xM5Lpi1NLyjGiCQWCD6LreEu7nR/+rOwR
eec4EQfHd+GEPhLJR4oE5zeFN+7+Wq5FcuE1/zKqvr2K9BvxplKPVDM1cjdZD6hDBJm1VcFE3BFV
AbrSb0kWu1IOatKUxS/W1Pe+TuXMQBzXOoKR8HEEJ9NPJucZgH0/7PSoWWTyctLq+20AXj5kwGkD
+smVV9OP8C0LlKFnNHRbi+eFmbHNS+0brY1syZrpiuBSPoTISZy3Tl43Q6cLQ1GmlRkj9ow+F4ns
jF7+OVgQPXOgCOox+gwOM8kEHJoAgtANc5PKramybYPzAXPCVFD0HY6yAvVj+kLGmfeoQZJv8YjQ
mowFnDde+Pv8taRnvh9M+Gf3kXbGA7Hy44rje2/bGf8O8NhKDfV49eVsvszw2xhoB56jebpL2nEy
oVvw3Yz8G8aeBQZQc8WvFaD7j+SB3vfdP0Gkx+Ye/OUIROiVUa7EIfiuRtoOsPpkHyIDp7IF95m9
cvzoY29SHychZLn1VI9QfrAFT5ynN/UiMEKr0acgVRA23wSXWeCm5IKOtseUwKADNYGPt3NYhFSq
0ERxGA2KBoSbIGSFQtA317b5RMon5ysF03OAiuqxgxsUfi1crcIrlsnYcYfVc2ggecOofJV6fNKz
vEr4DGSYdotykKaosipnGkp5HWEKJDsLKG6UbCxzLqOHD1pEYL7SiZ0E7JaSa1X3XojoM1f/vPwz
jMwSq0qpsDWGYrsGb8mVzkiJ/hLtMQd7auW7nedEzfsMXtcxgbCdQ5dsAmAbYVsfstNEncB92gte
IIPsw9w1/C8BHIPcA8NBdVr6FM8HhfG0PwAHkdXJZLQUkEEaAZMR7IZg+dpkaV7JhAX/KDZj5/Ed
tLQ1cxmhfMyMMTb2fKLhoNj12cHYaFx9pEGWyQQwQkjuFWoo4bUkptrw/Q05m5xFDIaQEtsnMtyR
bQRYqJtEdFaYmP7f1bYUAgPckNW9n5VWMJxF3jAeXZJAXOa988KG/tc+wBh3Uz3X61W5DZZksKa2
+oBFzilryirPh8pBZTjxQjApv8zC4xNtjfxVlLJ5ZP7oe1NNdeId6odR9r8DMYUY0nRrEH/FhRoa
2GLUMXBWvHnMPwCSgYa9oBSXuMi5PCNfsllnM4c4RWMD8pNsir5FkT0ROACwpdb0AxrGfaCJpbE4
Yw94WJ6N+ozpBb5W2eEBQ1n+gZLi6aE6sxJaJEcCQ9UzEj/b9l/Wi4vtt5kk2+Y+J1/qKbqaCBWf
04dwkRziVjhJI8YrqUnBL2HtxeDwnCvaec4bDeTUVKbAceUK/uW41lOY1pudU3hCD+F3U7GnkWjf
/ISgUchOwBKxYUcH5DbXQByOb0tYxg9QS1LN2A7QlLI8SpbJSlN0j3qq0viHrhpbxEui2XF55MgR
NF6JvXI5GNvMF0fI6hw+rrRgnn4iZZFqj3bFLXwNwobhfx8UhEBDSTx4QvGs8E/5kwRxYK/JEVDK
rd3F9g4YaV1LbOc/ksyd2ZLt+zrvsFDdT1i7U90QbSRpjIydlJDsScpa4edoHwhXnHhH1dhxmIo9
+xbOLDsarKvCeZUnNunCLg1Y61xjf2A+XundDEnk0F1HqUku+lD97FXekO2xxkH1Jxn2D3ndcLoJ
28QxLMzuU5IsoI1/53fWvmadZPKwwPr90zjPQXTXq3ropPr9FKO0IlX4tqL1eHugaO3FWj8ZCIdN
99G8qg35LErgL2Ixp+lZiL5om58G/Nk0uVv/+lQJ5uHYRqK0i8ysx+HGr44LWLTNjG60xiZ62A7p
2InacSlxPnAXo0mTd97oT7IDEQ/H2dMXNwjZUVwqgyZ/yPm35zo96CoHKFqrPJCwePDTKxQ23/G4
8e0X0rRrjtWkWLmdwrwyNhQHiOZBzE+kLMN2dfUqZsvK1Nepbim01oFQVkJsfOxdrwjFzdvFkbof
tRP8hhk17SdTiL8UCqeWCDMZmIM8/AgSWSDJlh/9KZkoi1pprttHobuPV5dAZoXznnmEafBsUcH8
UWutFBUudzktRLXAKZ+jckuB8poY8B4xYP/yKRXBg5xdzg0j9LnzHIdzIk7Zvy581bwLsc0cdCQE
U1A5V1qnWBDxKkU5beLhmEWkz9hjBpDQlMfJuO56PPUQxvs+r2RuFY20viZKjjnCRAQzNr13cKqN
1QqFum2GCmRQf5BsV+35d0aS8d4AdMamkiND2jfFXzCSKKs9Hrb5qR9gCk1HQRKV4cWa8Xlna09z
zesY2l4S9J0cWmSg++D9uJiaiTQbqBgZ6fPQXXyOSTpXpnMB+tCNBdh3XKbFFQOIWS/MmApW04VY
wpCo4B81Y4TZaHWs3WzNKgXiujuF8+0XR6whUfz6udGiB66Bey6pv8vBh8TnHKgkSkL0SwJ+sPio
1rDDJMf3QuXbm8n16/5ZIf6XLT2obybVPlevFgQMj30fWoc16YVZ/E8k4zfVkFD2kh85oqagmT0W
kcVVa9PT/4ShAThXMipE4OiHJxdoqjxBhgsYq6DxhuaT4dFopEhqiWKQnsFBg3wJnWY3tc8WvqAu
DudUWhvK//qmfD13e8ZxmmSlYwx22MxJ5vweGDqDh1o1ABn/0iPw3NACVdzhsA10XPM7hsjAZb82
kWl9BPe9QM9e1if7N00ZxDi5DyhCyBnDjgj0/QH819NkeSkc22wDt9V8b+gmK/F+YUfIT74nj9Qm
wLnGdT9LbotM9oiSLPqF6mPP/Q7SIq8h1lEjI/C2E+FzVyCI0WkmWMATD5admo/qGCKfZZ1FJzNn
OJP/YWMGoWNurWl5YAlxtIwhjRvFP1eXOK4Pul8KIOPoW1EUR4Ucm49XMxWxD5wmchZAYGHeTKiQ
nBN1ni8Wl4eJCikMBL4qeri0omt2eeMMr02tLmeq8QWEgC8LB3Idxw0mfhFDc2azdRmd5bLUbPUU
oTt/xVbJNRJ/bsbYVn2PcrCCh/vgqIwEabPzZ1hn1MaNC3bEH2nauuorOD3FFSiHAyP0LllisJNe
CHUmFzmy/J4sFOPJnlQCyTCyTNHjmyqwtCsS8sAjuxFdGHe5iJ9o1wqRykypXayhaqf6N9UXKL4M
LNVs1UBrE56nIDNJK6y9rLMmzcRMYb2pinnd2RQ9ikXeOedEgoq2YG9LfTe8Iq3L/Trh3IvNEU17
q6W/PizppO9iu2TYpWu/v7wfRrw2O856hD6X+8A05r1hm1BcdJL/x65HSbjbUNglqa5AKCperrDZ
NtNozUWVSGV0uOe3FoAPMKyQyt4bc/4EMJc/U2mumY6EU5zi34O+sV49g/SXPjNWfYQiqMG9BuPt
SDzlmVRplU21c9N5ykt+UUJwvms3E4vqIYIAvYwYm8Ut3gR9wWHQDTun03HO3UhEEAfPiVgMbjWg
kzZWoG/Gq3nv4hzYJREnhVaW1ZfjolSEotTIHHzboEzzGeuwyitsF0XahUv34BonbnTnfp/N8wwv
XobkNdvMce8wdBjGRid9G8/5BI5yhej5ficUXn+5OMQX2xb6Zt/DcpKO2FlWbQtkfuMC/DkLQ2p3
dZSwF9O9tihjaHa+mdR8VrDqHcW3dJEd1+u7s0hGhdJjQ8HDABtJzBRUQ9HWF7g675RyKADTsXvl
JTdqKeg8iVABkOoKksMd4nC6TN+a2ErNp+N0Q2jeVzEf2cXcF82nDH8i/3YmHETNeVbb7OV+r1np
uwUqfv8aKn4Bltspi48CGa1AaXQ6OC0YB1gXotTbiitX+uNG0Yj91KAx3L85jwxBbVDWopK/b/SO
IQXTAHrGWkT6Z+k+iyJsdzm6mThXyPd5b1Ha3YA6Bin1kA0AAEN7vP06RVZ0KXUPk/KvDci8ZhCB
1U7UXD4xjfLgmWe7H/pmyA0Cqekrj2Zo84uEyDwjGheupWPOaE9EmBIDNxR+TIMx6m6QDoklW0qg
NKFSP9pBsupdqP9on1EASEujZtLWPPrSDjHDRvrftcYfX8eQcBd1rWOOJ0+tUns8R5v5HhTan6u+
psFkuw4EQTmPhsgdHlLCJGS/QtDmIbK8/hNovPHQw23hGXM3NY814IKqegWd3YZprr1r6qT6FpHn
SJZdch/ckllm/ds8u5IrF1fXlO8n0u/FQhcGgP954e3gyaFigVYMbeW1tLiV1wBIjYypviW9Ujfz
bKgSjryo4afrnoW3dUBQztZc2/McdMpR9ohTztF3NGvG6DfCUrx5XhrdeSMsZznnKmZ0W5gFfUzo
Pgg0pBbDf0b+sMkdzimIqFkNkK6X5rwPvwHihNiRmE16IKkBPQi9gmIFVDHhKs7N2/qGILsgbbgS
7naA7gj1Tyv4Hn4IMmtTJO5iUeE1miSIlTCGlPQ6hbQm+XQXGXl+E4fu1yyLpFaBN2fOLed/Sqmw
nvI/jFNiFs9b/AUbglfHnpaaL7ZAtys7Vxz9GzrARZ97NlmxR69HZS7Nrxq9tHc/HMCPiRlv/utz
gXu+IiXYgAzOwpDOuUV1Ve0hJNXtMe2wJYn1jpb9QXwSyj0fMtZyGHWw7UYn19YTs2bCkNIhAQAA
9KhTLlEZ83Oj3Q+ciKFBlJnaylMDg9ZfNxxkvUoLUB7bDwzcQSxb0Z3lDujIx2zCBVAC2+FL/CbE
qfWAIFiqwxjYz2Mi7UUqvuD3HunjCSml3ElQwtcl/YSfQWbgT2mIUGjsn7qhdX5gJihY+YAmXHUw
ITB3AYJsgOpZmupIk/vF9l4KPOcz+TJFvrmBUQZI6tvO/giHExeqTV463rrGvANVec2sh7bljFnh
lsoJU0Db52WFGsjyM0mdAjqWl0eD+klRaUU+kFrZLtQYjmmXLB8stBzwGW7M5nzaXR6qeibcLnri
xsa+WySKS7rcYqyrF1YUnhV9/Cp+UrTlpRnRht7rOMw6d6XsKdZq7bBRP2iMY2wXeyLy+3UR9356
5NOMtnJJO+eT7XE8LN84zCOHG58OKBvnWe/evn0N8721x85B3FGYIXIgXhQccjyUNHHHJ6EI4eFQ
+DnbLmPTbkZHV3OB3s+TeTLVGyjwT9RMbJtkd2TkAkroMUM1DNPVRFrxX9QgkfO31XxT/O6RE640
twevCZvZFHhtsaREVd82+stRisevyT/lLnn9/Es3Uo2k/YBq8YIQUBxQBpIZ5/JyE8aJ4EILcBv7
HaJHcPbLvRqVSFzYmFY8xFGXYAnIWp5K4iWsMC9hRZ8XiPmvZqlLezedabwgSUUXshMdSLrXIB0J
DmSJE23vH1kufOnDkZkrP8KA8j3O8VwHkcur1EGIPWf63yQt+EuCIA2J1Qexlbl1HuIbN19kxve/
Sdgetj5+xKhi/ItUEhjnxYUcI4hnfOBBrazG+fs+aAnTmcI90ljzAUGVZ9dgKrBKxttkaVvAHN0e
w/lbgGtxkW8yCcLkc9pgyVFBXQCeCOGrt/uCA3perYYosCInNHYc2HBurPrI1tt2mmER7zS3wObw
ioKr5y7Bab8Spc+ktBf1HS1cxyrYX3E953GBRmQ74M8wTD2jVwCr2veeJTDixIUPFI0my5N6MBvQ
NZJ0ZAuVZXTRzEpQSWPRjPLFLSDyuwTQdSv315k40QKnKZTpc/g075qFP77sNDgxA5WILC8//r24
XfIooPAnFfFxYYDWDlRgB4Ks9g8YKsfCNhXIm9TtlcH3GDnUQHpK9IimT3hLi5KJRLfNX+iutUM9
FOX7Hb/Rp3w5aoo7M2lnwKxtMqJQoLgk1Vy/cr8lVugWIZSpgnlogAFoC2RTSvpKdipKVximnags
8I3Xq1MtrQikcbXQe0wZ0uOqBd7pMfbMF1tXMr25N9OudZ50EgE6DvxEK0jMQtotxjP9o/Eo142y
9cKwxBGrGoOMpJiPs40ejOFwL1csgHsngxknou8oXszBBlqChOB/hBKtz37QStOa+f+TkKpkLWny
QsIfnBtoqbQhNobur5trWI0mcJlHDPjJocu6BUttBJ2ezlXJCcff6CyLLDs/NrLUQOwlkWgd0sYa
TzyttnOHJJOPfg9DVKPicY65eFtaCNevarTcMDMwpklpjN2xqyQ6hkBATEZDPeEeqO4Vn5ALpBqL
XNgxIM0/RkXGNGJrgt1HYCX7/griDsiJ9g8oGKnQISJLXBADAtxcatrNUYnkvzwps8Mp1fYIoQF8
LiGkniyUnafo0rnuYMTZvxQLRWEOCPyYgd1+w1ta35XIwrSnor+Cv5cAIBtOJLHQtdF9mgV5Jf6g
j2b/6UpPRN9+eKtCpfX037n993vkXiYtRgm9oMeV7Ip9Wsn3rJ58T+tVl74cy1dDo8EP+j4zOQ5D
+J2WvmRMJmc7VAeRX9QzjpW75SvH6VmG7+Odnuph63LTSsbysnVUhxlgbKOCkYV9UGAgXinkimLw
svpEgvxH05MQsJkWa+3HXCLD7SzdT4n6bg2IqTzJNt1Oa3EK9DZsMM6mjCQabLSCzKj3KccxjM3I
ePZDrciZcQpreLBtxSi3utH7rl/bzISB4Yli/rzhoExlzMl9SNhWEj9jk9MAXnzT34Cdkbxl8/oQ
rbEwjWguluI0T8j8bOoxwbPd5m+jMvRNb28y9KVP1+6RmBpykytiTICAbJfU6F2tdPMW1VZdcAvl
qiMvr1r5qtJMOMeZn+dgIudcJxBr8ek4pEdMW05A5qr+YZbL4NH7hLz8UD5n2ZRlM5o26oGQEbSR
C0z1Kvxtxnd1mF/FuI5dR0lB83M6WXiR/NX8ZruAhcnJtLqcbZbi5+LAlGay5wVE3tp0ToSo8JAA
xqIAs6BUJKJADxIQWsxU8nhAI5Y/DPadFqrc4lDz5g6MluAkkVR3ypl8PCVbAJzUdRcz9pKoPsQQ
NkuAbXZ4/iXV3PLvsOGq9byAmT/JlbyJUidAxqDRLE4bNFa7Zk+YeEloyu0jGzEeCF+U77Jz2Wrt
PDEVV7BPhitM4rHvnkkn702raG7hS6crzRqMffBo4opDPo35vlwIl7MZROeio3P4LL4mE5gjzhIz
YEosC5vioKikMLp+aoiEERPWugccGjRBblOTo8fV+E3nLQPxvk83hrVEoGftQC0BJSV0DaANzv1O
DSPruiYcOpecBPQ2qUbJFFEpdi+102zRwrZ+VL+nKupSpUsL5R03x2bzbQg6LYkLXXvgfo3zrhN+
qTuBU8q1PYPfUjDlJnYK76gf79Y25KVC9k/YjFIs9537sEnqoM4TE1Gwj7tvmgmfMCjVgaOX5z+2
yWZBzSGu7TdTnvwz7/4YZAuVqrJtuxv9Ps0I33FQVJephCmt/Lm/6rnC8DWD8LxERcB/uRs8jEAi
joyofF1dUieZKe70rfPthignSoLOxBMUVsfvy6K/J29gYXf9CEFc1QAFRXKnrDtl2zXyMd/PkTEe
X82RgAoB1quFIdAZWoic5QgSZcqlL2Axvn2ztA1NnZsqS/mLJJSCKdXyIPnIF1MlUM2nKM/H5F4o
Kan/nTIjwmjrhSQc2Nob1w1z1wF0tH6iHXYSg9tT0gd/AfS1ii54JztY8w+35LzCHg4INmck+JIh
XmUlSyossX/353Vucws7ClqTWwx39R8PdezoPOOWlfWRfMkeDLlfp3WkfxH0/g5/GLixC3opW02l
FjL4kwUKro2W6/vyjZc1FvO6uqZyXB90AZUHoWgWsdnfZdcO9Xejf12coHkwwwZzCszOon/cCM2S
qfKBv1E9ojGtvfPv0aQsJDf6b1DmkI9BW13FEwGYsSc75+zT/pRRf6RTcqB/5uVgQtGZmNoi3Q7y
Yq3zjkWHRRi8/ATPoXF1TSPn7QIpYGLLfmIhdYugYYrrdhPt9oSFQBc/K6twGai2NANo0WYPkaA2
8fB+z3M0nmq9kdOI9PHXudu9KJPF/eHqhtSovewG4J/NxPhlGU7X8tbOSTweMWTZ44Q5XjFslcq8
oj4O6qIlYOWxcx/sh34wHnn6OUiZrMwV0DZYs1sxxSW6WN6st66Yw3DE3abTX5xlSrp0cBecPMo7
USYyJGiwQVy0vOnaZW0QBPwvOZ5qFCyUHZI5qeD99+iI7e3NSYDX4QKorg5MCyzzaUu1ABuuuBUQ
Dd50NjavMqEzuETNQ21OIK+DnNtpcZejbguG6cqnrORfFQavC2s3vOlprBtol4LxtckLk4PozG0Y
G9GbfvlBXAH4p6rQzxAIkOoI0ruBh98fB1DwXL//WKTSa1BdkE+A5H3SABUWLI8kbM0KazaiE08+
YiJFlTs22oSzPEg05ZFpgXsUZTO9gkKWeEIRauBfwrnJe1BLAOkn7aiyWfp1Kd0FvY7zbxt0eFYg
laPJUq/yCPRtBM4YfkFGeQvhGPL4Eu0howEtVmgB2g1qJOzoLt2opFWwssADQmiHP9O3qVzpaOFr
GPNAWxrpTk41b4EpdvCTdpvWaHOP6p+I0MCjsnrv8S6fO/RGbMPk2iQ35bwD+7+wFV4rz4s1NjJ7
zvEtto4naV+Vo0CmIeTpmiUCG7ZTTyQx92ak3IqPEaRWabjZMG/bwjq37j3abyxH/M+fqJ8Rw74e
AkH7Ci8o1FDuRaWiiNn09fn/yDeCP8PDa4KrEH+8vc1TC46NRyGnDF3nn8JpoBoZqh0y9ThknOyp
OLapMR+aBXtECpAVxXNjt2GcdyCAGrnY5fKSnwRWfVzifZbGb2jfk6YxQS89G4S9Wpnr4fVkQHXL
ezUUqk+URS/dGYbb2CNaQfm6hEvSeh5KLS6EXKSAY4fMbP1OMN8GAKss0GxBwdsYb7quw2oY82pE
2ywdjY368uCnEtdAOM6dP1sX0aoYEBewNgZHh9BHTj/vUiYQpWvO54YuynYKju3FfZJ+5OQjOf8h
MHeY6/pNvMhbOdJIhCMATCRyS7yj81foFMQDxtY/zQdcI3gk/fr64wPMPm72SpEsxGVTrUGzHNtd
UKi2tV1x6ajbz4oUWeinCLVPIF4NWuTcXWiUZWE9MB03bjLFQcIDZsHsaM5zOdf3Fgr//C73Tzp8
WRCL9kiMZgdMFIQu35bnpF8BFnedKQxVI+LyICflXUdhA8By2l01GETkf4FSBsLVHTOVpDZsRiLJ
2DRDNUILtBpPsv1L3+pRpyOUjHAS+D+DvZO685FlNSOcifaF9JsKnAhuBb43UJjJM1jsv5bRaHtO
pwEnjT7NURLlL6bVpc7i4/y8YM34QCBI8WbwRtStsfnaH0oIpKWyu9w0QIGTK1OxnYSqUsE+Tuwb
jKkGaRizygYpwOBCrExLTnwYPsn+Ze98oMPCL6Dck9oUU2om+iB+c/Co5dN/6t/X1QTvpfrFUxCz
zFSugqd9PJA3TBMUOhuE902du1FaoBQQTLAV4QW/EFtktVSRkeaKsSEjuPgCYAKiAuJfO/t8P6Eg
fv6ZXYZbw5rxHaF/EzY/vyfksWl4yn+LCzxaX2FAPg6cnJ1og5gSI2Yrt4cGhssv5aZqknfUGPjd
6nYzAOMdRcoEXqGjU56wslmFgdg2kKldJmgSak312Va/pMdMQWYIU+Cu8NpGOvlJ2qdMwC21s04u
y3GCfilNia6xlLHmPhX0KvqSa6VXGXler/AnhnwPpyh16ZhPYgkV+OYnQ4RCT8QSAxYCiuNGTcEj
JGIuPTyV26MgA/vr/uaOeduS8sXhGEzNEO9owFWPDDggDhU859KvJraEt2j4PBsy7ZHUjwJM8/Rw
8sVeFSL+zVzeBsIYUDc+7wWEN2A4xQlSXkxbjfzXLc7B9JU/4u0j3Tfg3u81SwfuH0PZm6YLoHHb
65yxXC1x7/QTZ1wzDWzLnH3Ci2wNi+eY3qmV0kQzbjNVMbEESACSqERV6d43PJQ1CstYJpcLjIkh
MdVp3KNnZ26j9i02VwpT2h2uWhtW2qNIl02izCZPHia1VbjfkdEv34mFGh6lAYhk1KX4to0y1hHu
GUQ6TsfLKcj8PuNAQKVceSv247aCemN+wT2np+oVmwS0NVDucvcrQgCtH16/jCF99H+C9cUanKJW
XhD4yFjudUR243PM/gLTDfwT0LHSmYj5bkXT+wvFP53qFWjz3UpgImZvDce7ZX8ujIeRma1tHuY9
VYqJYLoIhWF6EjqNBbsreL1LCXQWwcSa30oYZwvZKNPG92VnkIHAW9zKL+t5LBWFuL7ZJyzD005b
u7A1bQxaxyIFEi34EmpkGjKfd/e7Kw3ZpJdaLbdS8+6GEpjMaE/vMsaPDeLllkxHkzlFz9wvd26e
6PSfKxr7cQi+7c2S6VOcJCuZ5/JbJXu7JbfzTfYGa5lAWkl6oUvZZj5WwnLSW0xor3sE/GJ/GyuT
/K5sgPvplZZsnbSmaAYiWuYjTsUb2+po+kGsABUyMTrwISz2L36/G7IcwmXBmjmrwnpi3AfbbkVX
z8dk+00N6a7765aKzmvio1IW4R7JeOx+JKTUOa20z8vaSGRo+YdoXdCqVaFs6AVS8XpTyq+1VA+5
PBCGftHPfvjoOlQPwW41JeNBCMoZpIX3Ku2Lw8tuiaAN63EY3XwH9X5ds5iUl/8VA5WRos0bD7GV
HKY9mwjkjyWSBHo+GDkfYfZY1tOaMid3sgxdE18T/+4rtPjuTRlscWTh1ZV8koSGhNofrE3RgXyj
nr7g8mEAh+l2ht+ivUDNpzkdbEpxcpMl9rRNH+fVI8nIVfbSli5wZ4iGELLf0RZXnCKfiOVeySt6
bIgyHLklQHsljJJjnUyE6NQpwsVqyRhvblslFij3OoJ2z+Ou5VK0aC7UBj6bRsOKnDD6XZ8ot8eA
0aQ6xdJUdqU0VpAXNIyVzFM6ER5N1mecf9Qo44lFQx/Oz1DyLo1OO1SAedSTIMl/qL47WdcEzKXx
DegjaRyWM/XZ0E2SSAjrzwwhO+kYi6vfZmDDI+qiyqn/a2oDBfL9Y7wQqrx6XJ++PeNd72xWKWfT
zUcoREnLoifu2SsosJVA8XHQJkAKN/3QfhyWD7FYNyN8IsliwCJ3H/1fPgKOR2Y5eHK/eETyho8L
qihK6XKPeX37XCzqh7hkVdNJhK8gk+4ikWlex/l4pZ7LNg0cEEIRbwau/4QydyeoHil9W9VQsNVR
1IgeolNQy77yUzb9AvsjG2fPJ+TtEWRQ8GO7YTTChdBqKWoPZlaFrDIVPPrMtbXY/aJeGFMIDG7U
Cj/0cJTZVSLt/huriovpd6AfvVnW8W3X3RuXFKQPapFnxxYvfQag3F1psQBe4sNaE07gdZXXjYq/
MSsFXGOp9FkNXF68FDmNcVR1/YkC7J1kg4PqfwHHkW/CjpE9IrenR5fRb8YMtFG92jIpfBvPY7KM
9L+42fl7uAFjKs+ScoFL2e54RFlyAlZpLtgbgdGZOOnLgGIOunvSx/ri37POJ/MXRqN2Pu4PnT6G
X0oq/BPi/tVYdHN0d7MKvvopFZ2YN9xka2GUUCuu9Qb4HLSK6nrJUzocSvjVZ6kl+MgqAAEzO5kI
pUb6QoklOcQtm12earw4BruhZnLmDebzSmrIbpOFqLtmkJu7FTEA9zSeamkt1yuvYgyEWcpXb7jp
eRQal0OwaP8jmv2OqZLW3ES1ivecjI6JkwBwFtT7DCUErb9QCVwWngWEbxKebNhdWyN7pehJxRTD
wGnfmYJVP9u2NYn+DRyWGYXOly6lMbGvueI78NlHaQjsvyuyM60OHQqwowCvxfy21nUDPKlFWOVr
h/zGhJ/6L+dHsp7HUeIGaRrGPDROKt0RcbqXT6ZzuSJH9hgcQkJM2jTOgvhiOsEshSTN5SyK4qBT
P9aLSJGOJ5jK2NQL4mVUTIbQxGK6WcU0nfyJxY2lL7Dmxw2Ikh7aiR9VXJM/KqMK5IZasPEk4L0I
/cMhk6qXk2p5IUHP1KJL3NSisv97cBIT2j686i7AKl5SC5RNDtHOqsIcNYyg56OqcTLkDCHJLlP1
vvoKmSm68m0j9kE5Z1c0wCAlNBN7r1E65AWf17jJ3RBIXj+wsk6FwAsDg2LQjyktJEmbu2WJwIx2
6r0vPQoETyFcfNL+xq2RO5a0E6FvVjmARUu4KBkTeyO07/ZSbFDrJ+xBNUvaDsNYOPh2d+bkKsai
hmPSJLwbZMpb6kF7Agk8DzoUwrxSyZAIizHEzkwUMmHCvZKqZ17i3XQQwbJyFRSRDKEau5ZOo71L
coWSzb0bFKuTZxJMBOGg5s16Lk1mduDk5w7I1hd5ZkvwN4kAwYhC5W4r8Q5Rh9ukInQMrJZq4Tck
2NoErXPw3s9pG22xr6oWTAmmM7NvIVc/qt4Sd56CLeMYdtZSnd9hfDKwBCl/LNhDONSM4YanF0vW
cNLzWlcqpDkIyawduSFi7qndZXjzzWJrag2f7RP960cDYknUVQLdlW1nZO1mbE0dMYOMv8emGO0d
vM/jVVuWQMym8UAc8FdT/eaFDUzFeEdn1KAnz9jVGujWzHhGoeSJw6dISebhYa+OW+vBzuBL5P00
yDjZHVLnIWI5HIo+ypvMjTVthKpBoCuIKlGye/ORPj2FNqcuuyV4I2alruKBRrA/+FVpLy37+0DT
4/cKyON63TuF2zixy7InI/t+m85ABxhjcu2rYg2em9OViyLo0oPlqaoQDGk2ESE6nGZ8c3f40EPK
SMuZyoiigAJxe7rC9DDeqj1qqOoyAdybypPAYceXc4vcvSmSreeyzuIJukZuzwmkzI7RgY7jHo4W
BROzY9cQfCo6u7CJ2kBow8NVUfiplrKuecG+juUsOjz2NVts0UvPkaEURPCzQxRv9blq2/mueMSi
LbtHnwlOuI5LZA0kSnqpCzVTgwe7c5f01G0R7cboIl1aT99YFeadskCe/Tkjn313UyyaXao42rLy
4eZVacBhhe5In+r+MGAaC+R63zPVeL0OwLS6Ti/mhkfQsHGYfyGDYgJ3tjXazZ9KfnlzjgH/lOtu
1tWVgOlcTbP7LtuS2FxaCMQSyohOA2vmn2g6WBJ9mPYSmPfbbab9rawv6yTwIkeS1VjcsvatGfEU
h+O6Z4c/rX1WDR/+N/OpKMMYz8Z3x0/sxYcNb/qtq4aCRXkpxuqgEOtqFPLCboA4fwXQg5rDV9gO
ZqezSq2CQCxaVF9R4L0f03skNs3l4fSiU1F/FG/dBGxoQp7lFNo/PcTINkDN3af5C/bGjRPwOpg/
w9YzDaZWZLszEhC6BctrGWAu9FX9H/RJkQ0jlWZg/FZXkkK3NY5AiUDWV1snKRZ1Zz6ByecjL7h5
NQ9dI+Ra7QrmBXBbDFYZgoxP+OxHgraXgwCsp1AIZ8D8uCB4I9J6ORY80Udt8bifT8P6ADAtajc/
0NL0fkeGldpYNmjd0mGeQ5UF6R5rsrN1vGF3AD//ygNxA/yNg65H8Y3HfV1dxvHgvKRBkEKVxkUW
bet5LHtUbWoajgTL2CtWusRHLIxxpmQ/tz8lwM2rjhZP3EqTlo5wKMpT5DVk4o5uH/uMdjql9oKk
ll2IrDg6m52Jp6eXYKgkMZpF4AQF+T0BLRK+qXsCiTuxYJ0NzH+klI1VnvqMXd+2qY1NcQlOLD0q
z1TUWSCxdTW0mOVe5ObcOLKXAshFMrYPl/JhMut+XVHCJRxNCln/ka6UeYcnNP1ptsIE453UMCOa
goUIuLY67wu3zPOGXoEMnBDmem/HZKn7vzqvQ+6PKU5RTGqqVQ4cq55+boNbgItJlR3j/H1G6L2N
QUIxizDiQkgkV0ThiYQasQkFcxC8szStEI8vdEQycql75ghMctIO2PXdj6i6fUDRAJXylrNRizTe
oNcJUOTgKLJjXe/TvLKG4wunbAS1Pj//rBk7UBz8FIbVB3w1PwaIC/Hr8qLjsP/dtRdU3HfymFwR
KJW8hQ9Fk+syj6OMUj+sMrbqgQsfmJocge0larQnzT21f+w73IIgfw/mpsbeKqiJtkQnye4X2IKk
NQtmKpX04aqBX7L6V7gPHAEIVqhtTE/WGqDKx901AMmGArIfpN2dLG52VHku9J6dWmgIZk+bHMGB
flADkrK4XCV6j6iYoqLseE6hjUDDdLCNILsmPf1EE1DIRKuaUcWSWMdblNQVflPcnDmHhpqoMr+/
UC7o7Jm18uPcAr60yLWSAodNvioJ8GjLTQ/NdEhE6VQaWv5tt/lQQ9gKmaHPP/F/xDWTRhR8Omsf
pdruQVXHVj2B9CPgFkqaUddlic+EyGC1OQNOaiugd63rkdqkA2IYkfghW1CQuwrLqWRmZS3IwYkn
LDaUNRovcq4zWLw0CuJN5Gxy+1mkrNqwcZtfEJom24I6jqFthhdXow4Xguda6XAgGdPUdmwRG9E+
6IJRaVq9L1Wb108UAOJO6rN5Htqx1Cx7KqAnNciHfGufRpfHgLCrmiqQws+hr8IPstdZSvKDO7Ba
B6/laS6VOttpkaExRjlrUabl2WBOwareeS43arutOhrEQdpHySk3gs6BZAREsi67C0Igpwupd/VL
4R/WSS06D0nQ8MXGaL8U6TtIe3yNTvDsoj01/X+1PDLDVM8tnglwvqz1xAhsdG/lT4AgmHkRr/pX
hCYgOWZRm89SeHADb0ENlil+pHXBXfWkRijZeHfjGJtwEJHsqmNQtbCl0OXWHY+PoO3YsVi2XCca
aBWUVTmhTU7B51WGPPAvTBOrP9+ivH35VIKXDprp2sSs7UzFGeQx7iqJDc3+UTo4W1I9J47BqwiP
oGpypFzVsj9dNQtlEV+tUiq1vHAT4wSpEGF6cnEX6c4oErqTkPvnr6XdCJNvCj6XCmiv4u9AtDp4
Hoj6JhK1WpVWATPsFQpKCccWnrv5eUvSNSzna36XxrjdYrLUpBx6occeBN8hB/zt7kDb/VkkxBI5
bSJFhvhjBxapyMnTOTTld6HB8SnEl4TbZuqJwAm9LriuXfoL+mg3PvX6SViEVgK8CKH7a4WSXokF
3ycFdpb9G2s2mckE9KLhSOAOKwso3QJaPMKUuUMojFQnVsuM6WhFZ0MXYuQRDrxfzGAwRT1Q1Alg
xlWW1pjwV5hcNsQxrYszy/3sUlgxTLWdsDW8ikHECYKFAptVE9I16ffAZ71o/8GC92wSHUVbE7MT
2Ttj968Bnwrn5+n4ep0Hl3asMQ3GlOfYJgKva6TOB3PT9uDXPAAd57y7QmVayu5rZup/+ZyTynmN
5l3H3LuDnGWyr/TWxACcZ6RXgwxFf0ux2oCYgHcw7Pw2o9DWmQScesFUSD9wkf3Ce8CBLbZTJSIu
VHxTTYsOXtIHaRZvoAMQ6I+HXqIXDYV5gtOaTtNil2WhNNQUFJdgj1Sc5o0qHIqMCRSVvztWvGjY
e/isYPR/GVRcqPVjtfcQYbA4Ri9h0wlSC/MVd+w5G9879wknp4At3Tm+t1LxgRMf5fb6wXT9AmA+
TZBlkknAl40k32QZaH4rQtHjfLxMh+VK3J3BjOwz5xrgvA8tbIKPn15ZISMWo4qbDqXNzwK5yl5o
DdkTRJnic8NQIrdZSiaofjLfaL8MOg3EjLP+U9uBwlPZmIeETwbV99RF0mYgsepJybm3LoS2TosD
eKq8/wnDMZJEGFpGy+d3yj5wQZ07mMoq8apEtFjqyz8I0bPR02dS5Q3p5iujygYqLxD01GXLJlnH
sRA7Hgd8QwHUY61dKeVdTjKH/5WXgwqzemybBkCQMC9HPlgkMLGArON1KYL7QlHXKSeg2+xvGH7h
9DsWiVCw9iFyFf1536esUtWTH5YhqnOdnz4R1y6MWmpJDh1zKatbqEYaU2pKq90LGRQTOpZHCbSE
b+swht9fIOE142W3YtZ/9s2v3I9d9/WuQXwFnjjxZIXFQ4dsxWUFJoXf9PgYu0iyMaH2WiIkNef9
QibQe6WX3IH9dtXpQTinHHNFe7Juf81El/Vs5wt7yJwQyDJDaltTFwIBqvFfqlA/g0QpWIVaGFdZ
REX0z7ZIPp2eoCUpcZjdjV0mrYo3EOQ323M5zkECX73aXna6E7dZbNFCtYDuY6lTEoKKYaBLK3es
fjQdEa/HktldonkjoLyO8qq+aN8ePy3Z7YnNZ0kay1lIXKUc/G1kPanojTuIfFOgiZi4fIZFOlqL
ymeWZnMrZVbxJMLrkV0V8mO3zw/tN2rNOjqoxUovDGGWABVa09jaPFchBo8lXyHlVwrygoXu9zvB
Gwu7756zZF/V516pCZiARnKvzsCMIKc/lp231oooAMnnRgKVI27/NCiib97UQ0RNUwfLuHsi+THp
yJjKkuyxRTXGpEmpfL3Z3p+lQS5bhd/cZmaNur7k+Y9lMsMyinjFqylftD+uSs8ENnW15pChycYZ
33oM/nNI15kU0/SWqufy0CR8HJTvbeBM1yimpVmdSyNgDFJPmtLYu+IVdv+Q4QyWtU8B9m8Orp1s
XZN0i+QufMC4lAwXOvECJJ4/CpvbAycfdigAG11t90M2cEL9zgYM09GpSyYblBzOnJv/c75MrIJs
FP3VggbMnPEa1OqkpVbTcAQu/17DHIDCziJwQZTNwPwlOSlRUu8CItFlNxoG9CGt/TpGzY8Ou4Cz
T73VXYuUDpF4/f1BwC0IduY4mh3GzFUF2J7aUh/sMo4BdMA9IzSoOAN6ZUKvRV7A7MxfKZoMaeSf
Na+RZ3yoQDxVGS7L0q/VSSPxRElRgFeprO6IZcSjzxk6GBwXfUDVdsuUGlIXqTsktU0Tlr2abEY3
49h3K8nE1IoHbKvxYoSFOnTgP1YchlUKMSG30QT+2SwYHdEksgGc5OKGd12acZf9Mix5GBygRn0B
ToFI2xrt5O+6h6tmiIoErJsnPhvhyQBjsp+JeZNFGQ81XyCNeHOW2P1qF5WIVfO7sTV1jaKDRXQz
MNdPVlwsnwFkp92r6BEn+W1ecyqSSJvtjOGdUetoNnMzN/h3fU5LfxIP+Vhm0R8Bv7PZJN/eeyqz
ZwyRuPmXNeSKrhomzOnGm9oeZdD21BMm3gb2ghcEmQ6aq/Cl24tL8UGMYk7zvnCIYI2tcHB9J232
DcR2VUjWInw6PUOFYJD4DDWPtbcthgrug7K9WuFN8n6/ZWy8aTI3vgqMQqfKrCV0Flf1Up/Rh5di
DHSbI7+TJg8hyt2nEHXHEbVUDzvjp5oYXPwbAseZSbM2ezJtyBwWwBkkPJ09EG8gawrRfh1MnyA8
w11wvPok0KSjeaA8Zv5s0blLRRv2E/Chi0aCSWazqFALsRhaVMIAuAH2Ki8LBWqHwZAK9dgDD1T8
Y5k6CBaLkGg39nfF6O9/om5MjhSLqcgr4724W7ijACUs7/uJnG+C4uPFsnADUyKhz1ukNdGKRUpI
G2thqUpusSQ/uQiCsmUm5D79zImwUVcFtqE82aqz6onKpDDa/9LQX79rrgsd9pTdV/9UCKfS63gk
n8MsV4bEPcGBOBb119/XqTsk4w095xMyXD9h8y46GYjNuCMTO0VHEQahH/XV8obzFzsR5eR9KK8H
kupiJSJ/Q8JwWSqs3ckUc86jVVabBDKZ8CO7m9na+FzGEwz6ARojarL9Qoe0MwRWQhjjHm2xDqC4
yuSa6I8y7f3t2NQNX8kMjydgPY/QFpK0ASTEmH71FF/V/x3OJYxpsQQs5MP2UFUvlz5+KB/rsMIo
xZv6MA3Kai8MBKdp1AGHU3QNZiRG0+cdV1nKb0oUsCd7k37AL2cRI+c5EIwnS0RwEu7h2prVQRPw
8dIjbf4ic/n/eWm/KQPcxetm5iiV/DeDn+pKyBSVSM9wILnSfoQrS40AF8qPUfGD0a+E8pGieg3N
iXwKN0SCZZR8rLkqrlb1BB5Hpol1LkC4dkPeVKntlxb2asR41SApdDWI/uXtO62AWCjbmjc1iDUB
y1OfEdRkNxXZlVQSktBD96XL7jlGNn0CqO1d4etgAKiQYBBZWYRqDIf5Ps4UTPvj4QOrhE48fQXC
/aEvq5QjHF2kLtJmXbVlg0A+8RrEaohOlsHnoqE+ACZtvH9yREZElNriOSjRylkbtXyJYhaCbbWs
a0AnZUERLhrbe8P0RH29jkaPVOmSfi20AfMfV3OYP1qLu+OVlkak3bK7f+mfKAj1NfJOOOa15ddl
Bp6kUkF5qtGNmB6TsJCJoxxG/xn5e2TUmb08I0AzCm+YuFVKfZOEumzgPs0LYGzY4MjZN3VAEfwq
RT0hLWLttlboaniOZC+goyLS4RDpyIMLZn6078YnQE/r264MRUbFklKCJ1C8t0oqw+8PgBhSw2Pt
J+JzKmY6AqJsX21950VylQHtv6HSJdLCCbhCXB4psuGGdfWO8/XgYTHZiwHxeCM2Ib/WaYzvbLul
Fp1D1CRfxUGhK+unAfa4fe5J4Xd5H6C7MLLaxR0J1TnOlB1cDfzxbQyw65Yrmzep+vek8BG6D5vw
vFFaHs7cV/lDjnTbpAbeIVYzDfV9f2I2XTjfSMT9NYQf7lDEkOoG9QwnI9lzbpAlIh5D70JHDSsa
0Yng+Z72VqoGAdsJ27DzpQLqCb4WVJEhuHfy3jPKeVleajgpMeB8K2iVy+1euOeG6YDPALdseCyM
29bk7XaD4Svryr8bGFUnYKsHLmn9SJoIthF1k4NNMeGre59RgVzebbQZsiy3SDzfKiWUBOcstZQy
n16le+a0tSsOLDmrQ62QYGnokkMr4895XHJnFB5IO6pBi/O2dRjkioJZtwcfkDcQo50IynzjSf8N
fG0yrv3SbCYr6mvbJSByoft07enIlVZpQdUuRfS+5RdEzO2CSCW1KH9QUhdTMAEBD+628AruQFG6
dRPgAQyXhkUuALxaudxr4iAJvMTw6D7SRmDEu/spg43sU5F7C8H7OF4L39SZ2fZyVGN6ELbtk0MC
l15aPSiFMVTIOc/6QtYnzbDg3QNXzYSbc2wXIeWYctB8q+B5B9k2qJktgV2pvaLmRrwAab0ySDiW
waox/gA14itkntyIBMb5oyYUEX7kfkWu2b99GmC/NckcIamj8E8vJoL0/BkYGWpiJBVtZLoZukH3
6S0weXxhvTecQh2jsbJkCAIeP2hsrw/bON/sJQvYENom+C9W9s6DlJqW/thg9D7OMhBJ7XrofwoE
Nzuy04ZBHxPl9AAr5vlYmt8BsuHTn2VnVIvC+JNTeP5jy3AGKVDkFWpDppHRx7ayzAyfyZYpyuNC
Jwb94FgjkQRi9a8T1Atxnh1SiZEDf5WBBl3obrPNsYdt5XXYcV7wrH9susOdO1B3EfOWnmrgJuvH
S8mBP/m2k6MW8xhwPAd0oNcr73WlZPpOn0W6q7L8t70wlK1EPiPrdyvpzso4V8nRKRf9Kvk2VZgL
N+Is6uXM/kT4synvRd5M4Kty1V4ycJmnknh8wdOS77kMrTbbIjjmmKjxa1QjT1zlSu+5SQZJNa11
KI9kedp9OAG7dHTLO7u0i6fn+EEhok1mMWAtMMk4IRmfU3jgNeLElCcWcn1iZYzcq4xHjRSZTceK
R8mvFdzhbVtTGEiTQlXi7nOsiG8qUD9fw9G2sAfjHwozTo0h7WHYkwmxPXN96ctqLxY81SsVT5tD
shdUcb0IBzAAGkG1xp885Nf/4mm2iJNcb+Xx5+iI+XRr5o1jw9s9nYY7IdyPgpHD+qm1CcaYfJbI
FOyDgrA5Awjpx8ZfCfyLGa4KlRj9+LzTHEfcW0kQ97uiKQWqRHG7Zb3Cx4G10rlW++9xKUSuJbHI
DYe5nkYXrvLg8r/HAx12JNhBsYWp/qVkqPquzpfaKoUiT77LJTcV320a6CbHUriWHbj7Cu0OCthL
bjwReVS3pr9IOyDY4epn1bMuNM74FkhIkbDC7HM4Vmn6j8IZyaUdytFeaUQWP59pA7AayuqmeI61
KWuBzPJD1B8GPrbZRnX5fUXtGewqf40q4aeuXdUAcGijobCezuikhOHebPCZMDo2socz3eNfnhbt
7mv06QA1f7vBy6yxRXxwO1nkTlwtCTpuztwfkPZEQeVH8kkspANtXAG2q/e5FSX0oveuqLUpzSl7
OstRJHY0sRbvweBPCbf6RKhPaS70AR6V86HncTdkZS7hZCD+A0rDZVqSFM7/tiBZSCb9e7vQTJLX
ChsKl9BDaLEa9Bb21K4b1q6JKOIGjthx2b3Hh9u9B6Xi+UvjN9hLTVI/8Mh2aqUs7vHZWz1HEnY0
UH0CgGJDeH5FAdBEfLTF3pALvmQG4caQDNvD38x6ZW2wWtIv92z2UotQdX9kjqrvVKprJ2fbIRpH
S4b/W2dmijXjPb1lAov2TAJHeCj8XP//ASHULD4ifLRF/YL460ptUdzQmXtY39JU4mFl+uf9M+vR
3zTnIpiOCusTPAX2bjmpoc2ThLHk6yfFt25JMOmL5rHW/SkgG9jUoJGck/Av1LyG78jKzQS2U+LU
IL418YYnLtdMd9vFllOXG2OrHgCoP6PFEHfrd4APIVLxjSTqn2PJ+teXxeZf0FYB/2DLyuEwzRC6
AJzQfZ0Wiu5GeTi2RYFyoZ3F7XR2q9mfCJKkhe7qDTLY4MUcLbBWO5+QaDkGsesKfwMSntCB0Dp8
hl7MmVHTRMJ0t/ZQ/0YqLWRKvFpbzwUs02pcABWgOklP95ceT34zL/LpdXkd1Nyso4DR4NWe7nSm
PfOWXceb73t5dM7S7g7Nf0j8Mdg1H4BLBlUxpTH+Oh35HQjXiOetFdxBfa6xxUpc+gnfplnZvKc7
bK5JiJA46BR/iFpPZTVSn9zoBndUlkTnVc1x6k7GZKyN8enpD4NYdFWmqQ1atO1mvpg//EqWHQ6p
8whgVxrFCx4pDdE7mQ/aB9x3/5SiVFVkZoU2MVvkuSLSmn1em0Rj4fxkMDXKabXYSCpcQ35SLbRD
BkRhVURu4c/WaaRl4HnfWgcwqX3BTvuJ4CgXcQysRfPfgK5yqsgiKRp4WOMWMt4fLUKSIDyTm/Dg
AycFqj3Cur1AxnFvfmGubEdPmFXk9+N7JNm3K6KJakJFAca+gIzfHQ/66iasvZDPj6CRgu7Q0mCo
0wW8dpZimIP+NDcdTn0NTDMUM0T2ESTux4CliB5XiMCJSI5bENb8PwFq60rdybS/KcLvStIf7Dac
oqBJgSQS6ohhW+tEhyTyD96q0A9j+MqXMljtxL21e/VyVyH0RatfxZAHpQjLFr8eqPY+7pjNC25b
Di4cP5YG9Ca7zqg4EjbL+Gm5TvmcqeZ/IR7Pa6iBI2ShGMnXQ4MY0bfQYKllFbDP1gIbQU//xabe
KxrJauewhcNs9P5GxEwqstI+ARPSFyKMv5XjEshbI54khzPHdHp+jwP3PP08c7OAc8TWQdxUThRw
ZSXD34QyVx4+KVqIi4kAAvErfRdNsf1cgXcDhmz76xkDKTKPcxwdMjoXSoXYcwEmv4PiwxXexRLL
/7mmjq6d0IvbsV8s9os2ZySGkPM3M/r2KSSOzadaUHdo2ncWEH8AfRwrX8d1VaPD7OEwUcsVV7et
MuWpJ+oPnvMkjfzckLxKu7nBte1vaWZdi1IyPLoVHZQCB+3rvV1I4ghFElChkuAJZR14aqQtZSex
nLjQ9i9dl1KfbZHnrMl8q4EbXuGKUJD1WkrFnMZ4vEqYa8LIK4xwPd212z8NlQtz98OFcpKkVkns
c06qnnDEdbjmMFIAe14xX+M6GPeaFu9zuJJiK2Ly+vzwpdPDn4cIIZ9/JTIYov6CSv1uuNxL9ixv
QT/Fkh2lGEYKNym5NP9xmVtubr2ToXx+30KNC13Z1/CSyqEwhM4iZzx3PXp0RRmR6CMUXrnZzCE2
lFLUOBrhPHc02NNMTyrRXsvDmfQK7QNzcLWu0+6Oc7FurXbNZqrVNszUB8eGvrtdpN5XZL8odoTD
IROAg1MjpDXzbPFud32pHWsjCGaIHWFG30dYD9VZ3mO3sHKimVOH7hYTf/JmrobpkT9iD3dVjE5T
4XBx6jtrmOaHR0K6CgdXYtyO93x+/n6c/Y1R3wSsh9LpVGvbqFA6/ya2yXgD8Wz2OIEs7Bl6QHac
2qx+INIEczBUvBr/cAIZyzOxC8GO48hqDgjvq0HSjSEjFlmDu2OIeCBqYqT4B7e7W19CKF8DlEID
nm9YFfkiUTF7gZ8ko4TU8yJUn4MDFU4wjQII/IwqwJaaknw0meFw9S79grI/Wl7qr6m3uvo4D18t
S3CZdQQugoUtEQWEg6ictUYuoMSKB5w1PzA3Dua8wE7SeGNQjj+RlkcQ7XtNoE6oYbeiI88fkwNx
eOxVOnhWzG0epCQv3I19d7U9ANan0DlNMtwpGyVCNnBGqprVw1LDKf+IMziMCz9rFIZoVMtekPNS
eZf1IKbSCmGkb6lmsyAGY3JPM/PBI+C4K19ZbnaGHKG00cPey+JOjMqp60bYUyopoJ+WnOM0Ii9B
Kv5wlSE7BJO82CAPwM4EXRlGYERnJFYodUreT2TsFGafNs654gir78H4gmbi/uMv3eeiT2jIXsS7
WESwNgicg2X6gtzHNqNyZiSJJowbFDQ2cRdNErP+tYH36IV7Z2ydYiBeOWTa1oznFZ8eTlv8xNt1
FLf1Y0o/+zniDCejTN5DmGD6D0FHFzAIcug+jAi41giIr9ZbwsSJZyX0yTgrCgAWhZYB6Mfsmk/g
8W9LI9Bz2/qk8IQ0NfW9OtvsLPkQnVafCsgFBtHAkktnWIrOrU/H55RiYp7/UGBIDXXcUEr83G5w
uO7O3BQhBv1xIxRPzmGJXYs9yj2EgKmskjdNrq30ptUX6ZD9UwIBQ0+f8csjJ9wIYFuWcXt5y62B
2nMH7u3WuX19W+2a7R7kiVVww+QplwCIQvKBvVOVtwFVeQVl0RXfxtVq+8DHBeqK/pwHbk7mPT3M
CIvuNeY9F8Rp3T8YWELCL6IGh0ib00yutx1FEQoFt5qseu4NQK1G8BqpxkbKnpy5Ge/NHHqTN7fj
1Pd861a/JDNMOKHw0nD+RmVrhOEezdC8Xx37UEDNwx56TJDIKrhAgvNKj6/hS50ZQMT+f8QjLlff
AQb1VENLLS1Xvny0Y5u0i2IhQ6MIr2neG3RJ5HgN/zfLvPiPIqAnxXHkuGghg/5ganeA5UJljpvk
rA7I6e6M0BZIEmIFyT6+sI/yHkauYYCUAgbFnHf8LjV3fx6wOrhyd+abOwBbCPm1MWGn3sEKlPMn
iwwqFDryuNl9bvXj2BLMFIMraLWlVnduJn1myOrCblbhbx+wJXes1AO6jR094znCZeCy9StmaS9f
+/OIBusMqVtcvcFLuBN463qZnRF3csdRxPo4qnCvg5urQCiX2+OC3r3pZxFsjvE1Pmm+c1WDSGRK
fjbvlceFf7J6KGFYT4JTdi3PJU0NBHwBq9LU2xscmZ7xbghvIrpjGgHMGHX6MpMqRzKMokLrsNqi
i95yY6StpuP057CGDNQKuAbb3GrGxgghidHAVoA3kasF6tzXwT4iH0n835+T8YDiAEmsroguj7MA
bfGT+xIjDqFSwKoWIZEb+p/NopNSqKiXDmVGZjdoRO8pN2IdBZWDV79lLgvKBtg16FiVCVAc5SsR
K0pEoPRViIxSWtFlpOZLO8BRW/ZT2yb4zzeX5wml1iaM0D8lUMpEayTaf64xmcr7D+hDfpCIiQZf
mww0V/V47HCF7O5aGDZrszecMnyABygMCj5uw4ZPUiSw0j+56VrtLpmGMSafTs7o3vGCy5TGtOEy
iiYTdktRayGEoFooMHYEnOv3YSs1CQxalqTELIkCcINHj7oeGQ7qlhZbRPByCQRL7qgq9OdOd+R7
pkdkpdH1Cm624WTTg7JCXNvZ1JbxiMdB+I3J+RnX9Erj1gW1d7O9mmc41CGk2SHlMa8Jquhk+tpM
m2WxVrZ2bNqdpc2lEmvFicVvsLPHndAnXUmamPUbVRjY65MyLbYOBrjUMXBweZnn6rIb3kL7Xqki
XtbE4L5ZY9AEWPOTT3sRoth6M9sDVvyq+u5cykRvYrHWvDhDTrPLoknGXX1baPIwOoSRlAPPs+4D
PKHfjHyo9U1iAGd46T4mELkyNJufK4lFSh+RfnwDdBYNS9svSczpaQu6h4YIbjIvf+upedw3Kc/m
oPyOxlhf3wswGVWiyvSXo8okod2Tdo+DkBm2HQJ2kiKsXImOmQGlTKsvvsk6D7H3v0BJxnDs3xsU
DGi0TnAP0PrsSYzlFZ+hW39NEwZJu0FiHWS6qBqp4k7pbFMcv81U/GzlDnVWkbt13v3sG2OVHhjO
ovaZ/eVLD0s8a7aLkaE+ToZmW1yrI73kSiqtepbLxKLy42QiatL3mAUYOE2Ruh1CtCtB2NmI4prL
RpDFX2B+0z8dvLY4LPreEwRLefYjYrWBJzFNScZJzdC7zpDHke/kr48HaHf8YqUmN5coQ5zoU/rv
tmgta4Ys01c5l3qrXCh6xmMHYMtrgJVdSsz6c83ok0boYjszs61113quQqLzS2N99sr6AD5yN2Cy
w9Bf2N0FRrA6Zmpm0QTeZmZfC7C2ExEdb5pCZjuyYPyGJJ6fPNBAtHkxPayJ2kZ8XFf1BWkGuD9d
JCpOigzmmyRjx22ldOsF2tgrnc2l0seJ9fvkwvYWikaEzC2OTvCVXu0M8G0KQ+qwcs3pHKNR/h5/
lN0Xl2FIZNA4elZLkc+7dnAxf80fBEgrI8/0z04AgaPDH07+ixmHmp3cNwWaZKp7e1MBm0rhsRwx
e59fkJbwOOnPvshd5+cUUdkXTtxMZ5Ky3uKaqdOlFKpKQjMkw5umuhRa3s9UAaaYTQ76e094b8jR
8/71ccibIK5ca5UzCqnxhXAppIQXBCCiNj63IO5osMxOASvoY7W1+Wt95Y3J8qpunSa+b2bsuOEj
ae/JM/xfdfTvptsLSwvRFZYV7tipq7fQkOK5uJ4/f44M0KPFkFfg/mfvh/8D/beJq6rcH4tCN59W
n+01qHSOvTA28Yt0140Me9n7NxwZi1zFhcXfr529P+zzoNRAmebWSGPgE8o3LCK15o4Ufw48IDzW
2f+Ij2XbimY/W8y+1t8jHXI7xdmBkLbDeajKOpGUwYSQojyb4IPJ+Ha6e/42RadfLuUnpqREDVKx
VZZPwdvSZ6xU3JxYou4lodEuDKuNccwBAHcPtXL+5gQi36vzZtVPP2caZcT6vKDK2NPQIIo2M9xI
/vmjVVcnzH9drMF2d/jFrc6cxCc9osoY7D6DjGSF23PKzIKmranPOcANqX80vQ23WZwVuI7KzBz/
h6npxDxB8bCUDEzMIAI507lqoid2F6XwTRCUIUAdPEG3Sn1eH+6SgH4lnq7+xBnirPmT1HmB93nb
wAOnvUaZPuMk1gRh1RRusjKCk0P8TkJ+fJDdW8NRjecvYu9I6Brsks4glhWDkgy22KyFExOW9MLc
LyeYLg6pCfDiGiXDiyHK6w4lzLVKf2fYJGddiMPphmt+6U5KLydnIgiPDPEwYXRND6nWRM9Q4jPC
F0hVITiydqysu2V9fgLpNvJXfDJPfExBIoQUwjUudT60D2tVR6rq/Rp9hYQIpMZULosBc8vQ4+5t
FHQGha2SQFHydh9ywpYDAf4QWxdTAw+MqTnBt0EtxZaqDLFtPyP/0hhIEi/SrSQDnwqv0p5yee8a
DmSSicgazPGqQecv0yMHltphbYOz+9t+3vrbCXEiTbQxYpg8lSM2Bf967YSEil9TyNtnk8AiNbQy
dZFumUQR18W11mtJXHeBsjfsWz+9agwSwntjG9gomhlRC75PFCn4l/LzeCRJE5we/FVXE/6D8JA9
sMhb+wb9dfx2lyd8o7Pek8vLN/3DZn/fVf+eZeqmSmr/5+q/mm1B07MHhkP2Dmova32/Y9vZcmLs
yN8t5NbVZ+llOx6xzmkSlYFSERWv6kiKWeEJZe3cWF1lXiHwC4eNlLOisd7u1Zjm/41sq0KPgBEe
VTXaImoOHEH+m/CFUxmkREKZP7rBzZpLrRHR1AXNJ76bMfnrbjbWbnSjS9TaThV7Xj67N0oMXcDo
ZicRwzptpzc3f0jWLCJLe6ZCWjOY2hopIqETD68sqieecp/S8jE4Kjw7HZW21lsZUQDCdyYGVKTh
oWkrmyM8M9iTr6hg7RtWuba80mBxjQ51zeEpKP43IO56+raEszfzJT+FsqQpV/2p1qzKTmy4L/GN
uryzBji34LbktH56hWCwXZ/Db7MmW99E1OSjT7bGgmbUubAi6YVqGdSxyXIpKZ7F3VtEkm1/08+r
YPCgUsDzD2U5EH3Ms4FEcRsxYvh4tmj5SWj9Qp/0Mg5FkfGgVNvKZL/m+4wtT9G5uArUuCoMobwk
/Pm45g1i8l98zv06hCqvoG8QF1izCadRQLBhJn8Klzw4ZPd/a+zJOYR4dh3CS7122L1mu7IdAFHp
AfyyyegiuS5oGIDTNVYW1ZQvDOuSshZwcuypP9fahfFjLgVs8XqoF1hcOSBJFNCWzfM+1iKn5W8k
7/w23BOq7+CUq21waEDsVpKSq25oER/PDCpXiZrDoU1iYqk0BfFqL9MpyNVStX1uw4Ng+8MZ0Z2C
gb0T26js2/blgOtJIX59o/T2AFb4DtgKFxMi2zxhlIwVXg1+VvSqMpVIPL0AV/eYjaFGOa6hH4Q/
UDgzqByBbsZMxN7CiY7RSaXP8Qxe+WOt0ZMaWgL3YEKipitUr4gJ6O1JEw7ENQKM2Ku7KXDcU+Fl
Jz6ZvKX6ub0MMSNcxMns2F1hASeQTYLfE3/WgayXZNBhMsqY/OYl6u7sd6YCHICb2zvj8AMPHvyh
nQRfSRtUBwrbVCLPVigwdEjYyDdgCk48wTyNtzmSHvlEr5cle78e1fx4BB960PUMnm/Y5c0MaSHQ
fYOMfs4AtcOkit5iP+9bE2kYk4mSX1awBmsyH+qPA1Sl2GoumssqkB20DXJgWTxbdd/8+wbyTluR
GaL+PhWGIVOgkQLieYa0xYaartKqekCcpQeqSZGe+N1udTPTTeVGhJ4rjlLYmtEYLj5cm8yakIY/
81v61S2H8C1UmtWrMKsYU35fUIR2QieRKuABpVgZxzSdbaKhKOzuzaHe8GUmOysbG9sNHQ3xSI0s
+TOvwPyxYmD0Yf6HepabsxQ9Wc+U5smQyxLcjWt1kQs42vOnp7Tf+qcOHbKduaxTnrAZyDGK1B81
vcpvXa5BDy2YYV4wBYbpDRtO6aCrmF6CnmjA7+BuuLaellQgFzr40xE86ztu18C/xm+ayI662EaP
ZgI0XbFSqorS3W+fSWCaLDhigJNEg6/QkhhQ9w3RjuVXpA2/ifTqvDKToky75KfUvQ1sEynYhCll
3Ux8u2HyzXJ6A5kSs6YUEDViFdyiO0p9zsOm7YKFCQr6E0x8SIkdpRKx7xg5+rwagyE28uR5Rokw
Tr/ilZS1rjh5PmiaqcvK8giVNFJyIaZK8cHIYheEnx89YA8oMlh/yxZAjuHc4oQricuxyTgwZBqG
1grlHEwpHtKkH2je03yIdrG3PyB43jgBhc5cJaDmIP4TKlfNDbfKs8VWOWE84opMX3Mwx3uVMkHH
f2fZ9IiieGcbRBYDfV4tFKHO+7fl+eGKAiY8hHX3kZCMlhnyp448ddvXw8EyHIgc5bgr1aV+MRoM
u7qcK47v4VAeQK/l92J6xOoR9DMni340wIzlQ8Pwo3CjbnnO/S6vDew7TqXLtXyBlGJqAdo//fja
CEjOQO0nPH22B8dDDuniMG0iVPL5hZK57lq5F/8OXDtAXT9ShREYWBNYImXgEcWogurykKXFdraN
YzSsJ3UFy2t6l/ECjjCvbi7bJN+VeuMciOsGgUoIqMQqe22Z54OhNOGqnldaDR80mgMctTvkqk+d
stuoRDn7TmxUXVeUea5oO9Rl0VqDDMJ5krT6CBC/YcQfimemnzDxjs1WND6+9RRZZbSBrMEl0qT6
tN1ipctEp9Y7osP6rWM3nJWxSKPTRPOqCcD6co+/+QecchnGaV4sEHC5feVWU5b+my3r51cj1e4t
lhbzp9oNaERazleP3lkfAig1vB+YfM9gj2NZW0jwCCYAW5K6cefy6iiN659GdKg5X/RPZRq8Ir5H
4A483bkTq8zNcptOowFZJ0sHYzuDOxnLrLMhY+ok5aGgq1/QaxozUaCh+QyNoRZX69HmmLtnQNy7
umdgm8sDG3/ktuB1rruLYWkruVYlVsFU4lfcDfNdwNToTzC3UziQVXhqgWSByfKhrmssaZuRzrt7
LdXWJdpezHCq1OkwL66+B0f4JGn23990nzSOwJ641IiX0FfsM6tif62F3sdaJ0krdXGH9ZrewXHW
QRq5EJCz2C4aaCQQTCVe3SziUVuqL6LfLGYQR76OHhKjeZVGDB4B02WFUhX/JaJXpv9Zt7ODLdR5
YeUBOiqY2Z/UjN4sEPylDxh57Zo3xE3RFHqPTKmAxSRA7jqkGugd0XS7j1ELY/QkPvtw0jUtm6C6
gH+LHx+opnworJDrbsw2CmNa7jXWl67BJ4V/S5tYFOw3KwwbE3EMw3xA6J304lp42h3jQoTnNug7
RWiFs2P9oUsoVgOe5fsREw0ONZcwdjjWKN8p7/Uk2RvU/oETOS2QJLlAfwhEopme05NQDhA9hDG7
Ab16W0Q6nEtPB4/fHQpyK5KMQd2tnVVJtfKAg1kIJ1HgJYTKRBO83BLL0YbTEWvwq7arIcmYTzrP
5gokUJh6snbFgrS8XUbVw5c5Zl2ltYs0t86kHduAjfqc9NI7bCNxdRPBTDEt7RQEPKVODStzsCNG
JMrWNkv0MV5y+OErsRFao4PhxSattZ5SK5TdxZZ4BUEyUhJn5K6fzONw5uvyFKWNqrBC63pI7NB4
wO8sqD70XyEFuZt0dJ1uYIap0DNFa0m4Xt2bFXzbnvjyzz2VpHsbzM83zOCB7cjeOjzTLbso/MmI
CulP+8ZNm3bwSOWsOqZkon7wPX58cL5mNw9DpvuxTVOyzQ0KVH8RlvHW4diKn4Bbdt6ml1jWwO3o
ajFWk44gXuNlxEZj/tA7hq7ophVo4uSLlR2lEILDyLcQzCUjyDsrAHvvXTcc1QAaAoGryVqHzEyP
q87KkLpFGytfIrgPOlqQ9sxm6BLf/nZBwZ5fnKFatP/p0qzC826/ATvknFLH2oYjTZjKt+Yn7l6r
gn65Q6dF1xc3ysktGULlTs0XWNZtNZAfImjnLMIviqJ2Ak6OeI+KG9R0ll9Xz5P7VyOTlUv8dHNk
/5WhmunMFuzUX4yf7ewFd2v4YYA0BXM4CTyIxSuhLI+C41Z2j75SerFNmWv+7LIEGhZbI6gwQxc/
rUUcR8jVt40Mgrs9OB3E7WlpwLKG5/hQqWXwHLqo40WAqSgnJjzBoGpc+Eq3jue+6cDOr9gPX4+j
QMSnKLcAiSeH6NA+P9VNsrRbt01NBywJCEeK49uoYtzFaMPkqCwhvRpx+NQ5cVJeQ5fvFDgI9jvu
1zewZvhYSkRaScj4aH3AEtu4g0wFBnzHON67j98IDa1GSuPddUukzESw/11D7aBbHpCqgfO07zeq
VhhA93/MyQjP2wFWIjCb0FCtQQ4BI5rbyVkn8Sc6NNF9lfo2pctkW37n/rJD1rLPA7nVhmz6H1EW
vZhaQYGURWVJqpgJSqHj7VBQpeVoqlbtG6mwmFxdbjercjV+zPfmoqHGtRi+eN4j1nrz9qvNfTrv
QXYD0pCZ4C3P50zrswFIZILUzx9YZ8iseAMSF4B6+iHpmmEzxB99tq+nv8LxUDdesmYrozTU5WKA
T9YsivjhKDYRzy572WiC1BYRTa+eqXI9QSyeKM8A3dwcN49a+qE9WDpGk0hSmKQ03TJBKuWFx1az
6Qfzvqu7IKS1yDnFb4uIqFFBKHXSRTECE162rDT8IZgHIy55kyoV1FEsRZ/OgNPvCmp/fxocXDJY
f0INPdePoSbn4cIOGM5mADdIApzs6IlQj4u+inY6da6rQrZcgvZJr309CYNWUjKZzQnm5WpMW6eH
ksxpkuEuCODFqYDov1Td2wZza1DHWas/De8X6luPFYQF4pWiYLlYXMQbgYIq8bMsFrVBuL/QIb0I
NPEG1PQNDombZTWNyyXdbPXbav57g9Ir6Xs8Zlu8xVRP7jNJvfQzk0pjAf31ShcMq6+1mU2ZddXN
zzZpHb8YS8K+s1ws4afsFW9RjomWHxfj+/bRCnAj8U4tIdCyRhkf8fmv1JpLhLyFWJFyalowW8/v
y216HizimvdtV4iArC3iEWh/sN79M2sIOl48W3qWpfeCMR43pyQLc8F2B9GiVYK0kJPfNhO9YPUD
eFk/0uM8BuXYT7ciB7J01xoZ/SUpuOfZo5ODLk1RRBjLtBT5tqrY4+vE2EQ2us5eC7bdy6aoGV7c
5eiRKwGuwEV5pg2KlqUENZb5cyu/wbCrU2FSS3OrrwUYoT7sL5djtwRVnuVUKdMsPhyHEaMT+qL3
HiZPWeC4y3ZSzFljdiUWLNHRHLTP+RQMM1Y6sev3LXy1QP8sLdaugm7SL7qANUedTeSzLbJ/7b1L
fIDg6Rt8NCksRVGKW1CYvnoKFrNmC+3Eu5AcJV951/p+08A/WEvUl4fBzFSTb7Y9oyzHCMiWfzaB
h5JCiMoJ5X8DFkXn/vjTiz1+wRMxEnnpEKfWfSfpPh5QiCSjaoxINH9c2CXzttzto7ajZaDrwi6b
NDBovCeoIJ9Zpg7WXQdiVCtjlqRIXdicRYbqSzMgfDdWHwUbobsHsDlk7iEdu994YUq5oT1NWQ7C
xvHG82Ga9PDi6UacztLzMUaRN8q4VT2Q2UUkQSqG4yFakiNbnqgNSuTcB0z+kiRjSrDS4JLycO+t
FN7EjlhnhJVH73LSbxBesiIXLmmbMeyMPXy+mONNXC779pEZ2m14Q9un/8utHwifwkU5JDL9vg54
SZ62BYbz8hUzMTSYV3ZExuJV0bM+3fZftX6Ho7FHnJxA7A4VYM8fzJhZC/3nzvY4HYLxgHXbkZay
9UbMDNuC5F0n4xKrOaHSkAjt2gwk6X+az6y+FlU/l8C0gCIoDBJ7PpXEalBmRM567qwrJnBsl8Lr
FraXUEbQ78us5ZEutMBwGsBIXm4JkjAKrwBRhsQ6MFKGzgI553YAgIv3RRwsrHvYwE5E7ufgIi3A
ro0sLmWEHepICzId8NEV1OVbqQB7w1ElAi5Vgjbmc+YDyFLzJpr9LC6YMDWBDKEq5r7KTp2D6j+l
OVhVUeYXQ2t2UB4+2fEm6srWSTKgcC5gt+fUALlPd26KmmzVYieuoQDJHBy0YtC0IDB9ltU8s3Dt
IvrCWFV/sPshKKKwQVBF02MEo7B9jiHsGU/s4j4U3NjmOjyeq5GjCSrD+VmTvZksRShNc0wmAJFF
BX+X12CKDnijAC/Wf80Snb6M+ZR8Ol9tnntNc6hZXXliDnoeXgivkCGLubF+U1AoZUX66Hu9T6IC
wpVfvyUjJ7nj6ejlf7n33ZdVehRR4/4u5Tn6BqJguaPQ+ZulEVCg+I9EvJ0STb5ZEa88gaAf0gqK
n//+7QBLepmQg8PLZk7/gAEAqEZNQmKYxzfTJhdb7QMih2J01A8BJIKI6iAl3+o8e/qTQaHQeO/8
MG5Sco85Tt+I3Fjk9zHpmoK6Q6FFb95uCOf0+6G8OgBm8FWBaBeh7MtvwKCTGV0g9mWqNS94mGJd
W/pHhup8C4bi6mLuqneqcAuGZZrCzFSMAJwMsiErWY0K1uvWVovWj8NgoLA3wEgqk1HzX2WtnvAe
rpQZ4kCXShMaz6xFtIFa5ibrOUakU0KcWKnqrJtRX/hnV+4UxOr+y69fAdPzsKcXKyWPs3N2I7xz
fQ/xV283RG7u5IsJBVU5gF8odKfZNXQikU0FFJDG6f4PywwNuRO7YAxNasVsRHbQsA02Mvelgg4v
knR3FgPPYAXeuqjz/bxiKQzFvzCMwMc6DidL4/OD1PjB6nSgDCl2tXjQD0OB2EBdybxtmbyAuMEM
9R/TKcEpwOIlAbS2PZgN0tn9dTspVTWz6bNmYCBrdo0KPa8lwGWFqPYXU8wvU2ZUOBova2yNLBc1
PrfPfQxNPrDDKq6bfeIHGnYB69xnWAoX5wi1+4orAdchuOkgldM5tTaZjuTHvK6v5KTtEFGNn8vs
Gv0t1Ujz+iU4Fg30Fb4Iks8CpQKpyZvp8YQHdbTvouYM87km+2tAAuqQcGU93k8zkw+PCkN+cNAL
EQxKOG7l2iJpVCzHwLkBwRmuz20HRo8TD+nLntIS6x1LpDwK2u4BMjv9sl9+zeY3y289GzLFcb15
STf30qae9qVuD2q5fYUHyldJBBTszu3SuAU07l71sxD0j9MqfZ7If5qKt/B3TxrsoEGVgRD89Hxr
VZJxuNVjkuE09HeLfCf1yAvPHgfc4S5zf6Fhkhrqbpgn8MTBpzzsB6OO5j0YnZsg7dTAf0E0dvvQ
nm03iKwDqn1ug39dNtBCKFXCN4D1pKwxv81NdKYVj1qNOw24XVWlWblMrH66/nd7QqRJzk5qh/Cn
8YRcORQO6eMPKVTOq64OD5a04VdgGR7o68/eEz570uLYGaXyhRgmpGxGB3eg0gMfC6IXk2UpmM8f
chjtoyUrfPZzkYlqaJqxrhRf7A8uJ+Rri4pewm2mrc6i6x8hK61hzetprPG6HVwJ+CGmc6DAFDH2
KHqZpRRJt+9xU+gkToQCEpWqjqC+x7Vxssd57MNJHCJJ5nuT2D7/S1mvzAzhDqui+qov2EbWRW04
TPdik330Uef4IUen1m8pJwQ/xImB7MOQb4bk6ODzu935ti5ejV8utSBvig9gN+cIYWmj7FgWgORy
1oLi2+wfYScV8rpBeupPbQX+w6tFc7Wupwoa2+7+eSrcZllQ5c3ZV95jj2ZPMIuKiXiYGd48ziOc
iz48wTnqRNHvV4aGqmEV97kk1D4Tnv6Z1UyiU1qkAhct4ENSVQPFM//OVs447oEcHJEOBMAaKL23
lG0bQ2EnVgCqCY7uSUqbrHaetCWiB1GNn/dtcbU6pK0mpb8BAulaIYgB4crRootrbMlZUse7xTzM
mQNgynZ5xMRt2jBs7xXoCFN92gKi1iZLigmGJg1XlRD1v4HFzjjXa0PrMy36c9G9cDF99nKk686v
uLpruR4L+9K92F7Vo8TtR4/YAX9CYIE6VTlk2w2Jh+bUHwWh4LnvEPvF4M3cEaQkop1fIniVfGkb
EAqbgdSvYp0Tz76bOZjf1Agwq1POLDNtC3fYDYodZbt8PCbb+c5irmq/JddxaXiGqMWNojoOLYUk
p3omTNPLGjwvnKC4GhIt15vT38RNLSQqbBHgEkw95rOp3IqmCU5FNrXv98ctxshs3xYyt+kOI3uB
MiND+ND9uNBsGeNZQ4l+Z4gg3XrouHch2xav6vimN3etwpwY70MtJG0rVOhElGb2sCoeNqlaNzJM
3apuDT2HmRnjLuw35wPzVm9JrBEFPXukgfCvwr6fiM1S0RoaDb3DnBRM/7K3r4j0a13Zzzlj+ZCe
4e6rfrPgH6rn6kxSbCg24XUwqC7Y/IwLJztaRqDHQXhkYV9dfNxc4e+TG+gBdhUusp9by90XuTSH
P4GSdIQIqeFFBUbpZYXyD+qm2a2bI9iEbchji4r1aPP+2+aNIF5HnvhD1Nbr0qySBmnLZb2MMgzt
HXgydcbmam2YVHUO4Wqpb9DOCUu9D9Gh9AqxaJlEt0DaIHB5Qj/CbCJCD3wXgfa07nK2iOc8XYmX
t7kphrQErmpNiFFHkynLPfW5tx01gxwTJX2I1pladdQpAOw6DVNF3NbMcM8ds9VcPNPUQawbMy5h
PeE7dfME6cxhwo7cSjXWm4Q/QSAylOpjLXaZB/rJFYfuRBabtXQm8zkQu+cMG5kcx5FPksbpFICu
dkX306gebI/bzX3eXoMQonuvLaO4BHQ/BZ6SCWAkMGbS8ISdLF/0ee+Fct9QTW+cn594T+HputuW
TGNPjoCTD3ioZ8BjyR2+7vxhtP8PnnBeQuuRDdjXqZ58Yhht7ZNCfMJQOedLs1PIWqCHLzk+MWU/
xqDi8GWQvvAbwWeKECDv5owgzto2WLq0Qzub/cHms0GLAmvT+fySOO9AQIPIrL8LQ4zyz7MKYuVU
KjWuMvmYoVwZLIgMqEnk21Iz17RgFEUc8Lk0DU7npimhVTZZhRtU8hT7g761/tGtZWdZ0O5NSone
HfvwyPsy2r35ZdJO3hdRTaZIKEOSqWGHW+L+/jt8RKff7sEr37eIjns7Ch1SCb2ddtE3E48Tejn3
YkZfYWLNvjoy+NntFoh4IjQJccNnuFYRsOWplphf+nLoBUiMoFqljXJgV8jX9e5GJRdL/9mi0zNZ
Qii2e4JvzlvcVT3PsQBkl7jX+Y7vwHPH5vklYx3dNvnvAD7Lo9kC4k0bT6XjY+cHDeE3b5ki17vi
lEnxyNBlr1bOfCEEu6QjWP7lgJ88UvpX+LxNSz2PgXQsA9B1HV/T7piStAzChHOroY93XN2MPq+7
b/otzYix93sUBuJLQQjZzpowHbO3qwDqnBNgBTdQ4XRf5VtUXle0H7e46ug1HpJRvf0YGntyNSDO
ENCYS1JKu4O58fangiNNpGqUoJl77M0DzAWryQAg5ywGp1EAHsqxW65SdSQrA4TGM221nuwlslz6
NK3EU+IEjXYwhZpVT8xjYTJN85ztLDtxF4PUnEcxqiNipamctXf+zHmm9DFcjv+elzo0dN85sMim
/qhy5sgOnDq2RCriVKP0g08o2hiY32FJ2JxirB5kbfb5NsCdMhSPRkYYc8orN+JdjeAT6YZKQfcL
EWavKfOaepOQN+DEaQjlgDwk0rh9X2enIw9NVXsxGsI5t1bwG0BfAmmwnLve5bNnQkC7Lns71cUX
xL9ZKMcWsw6Zpx8WgImxI0d6jzzvuOsnehd9UY6iJz4wNjrWnm0lne9nymWqYSav3E/eFdnbUqlD
MMqNQHJP00qweLD5ranJHUwZYwm6YJWD1mV/bXTjwnhJJMsT7Dtc0FZCTWvm2898BkIFD67Uetny
pkdp//fnDISp4MVUIeo5wP3jMOdnIVFsjDCWPyTiv8I240QMXGmzAmV5CWu8g3AuXInLY2l1FW6Q
Ly2RezO5rmlamsUA9Dju3oLtrxzFz/0TY4DOD29Vlr863Agw224M2NqnoFmfT6SKWbvSrqW/8pic
HAgVNpB0FqWm3YDFCKlvW6o/iyabSGo9iEoeFh4Sp6EjcBsRLpAcszw02tDPNGk5cIAqR9WNOqt4
wm17bMwbm3g/+W6so2tdTH8tKaOE1Uc22meghA96rRY3qkJhOdA8hQoGL9rhmAEoukybYYgMK7BI
2qmfu2sGAvMG6Zu0BZgLlN2W9XiW2IYtvvDdQ8RV3dQY+J75146bjz5C3kSPQaNLyozOjmGDABee
K/zrKIrUUy2QLMwJ1ISTTXJeqNjv/hkNEgCqSu0XvTW79cRZMN32PNLfhpPmDd9g6FmjpifRnfRm
LQIDm/Pt4QPbTFIUyizX9ORQ7i89HT8Qp22yRtdXWkBP+rgbgIUEmiUp8RJDa6ykKxNKK/h/5U2v
wDzEFlv+HuRasSjmR9HDqjdP6scVbCVCHpWTkEEzD1rJBfDRD0Ok/f2vDB2K4lhwtx1qMcOWQczR
NbwlGmrenZ22VolqMwz+IMGO/59A1EiikERdqs0acF1VDN9dgY4PUUJ803vm/CdDOmayfn2Unuzg
QvORiUZNDFfLSp9kKX4EmUvZ5I/em8H1ZKup+5wrmXfhuk7mzh+7jP5NT2GVLfzzUJZnHQl7I36Z
erF6e72mumQ1leUDo5jt+WAUnzInhC9M8ZpvFyq/7ylsD5BVJwagd3QsfPV/y2vAZgDa7ba42p29
lFl7ZaHQj9aIyCkVIlsa9fujdV9MBzOY90Q6GCKEmWZYaE+OZXBugChzW7hJvJMBjnIpD8v3knaw
xgDuTwGo8QmAYnJ+jMtreLvrwdhcUJd2B/FjVEbPY8wlMy1+0dczOmkZ2CsBGAg8tmiwzh3Sv2oe
njJ2zwA3KUaTxp5rmwgRph720dSPXoebfuQdrfTq/oztMSVne+fgWiC7Eji564GRVnkJAXcUhlne
3jmGBxpktWmUVtocp44+T5c8vpB0M3fzY7x5o4SSlp5Ccq9Wk7iKd9Z+cfwTpDVbQcLPB1AWpDN8
p+m4jTHec4WUgCeAXEHqZnWEznIMdTvddqXyI2geoaIJjpvsVk030yiaZBPIbSwjD9w0fikPv8U4
lHZeTCwCwiI9xTaBcKug6IyYfvTwv4PNAtWMrSviLFRYJRG+hrnO+h9qEq/Sq4F8XfWhZbiwItl5
8dGFvg1QSTxZiivNKopmrlWTau26GYhJOisyitIu287ceEiWVTzYQKq8Pk7dU8laslBfZ3+hKERe
/eOkUfIRP7OvyiFEYcyfNFOBzLVDG2tmUisLa8QbutdJSu1YYQpa4bIjM6E45qeS8PXiyAxWPeti
2jp/HR1Ob+Hhcpy7ZKyBZIDwHuzTRwy7ZChsSETnpCnWkvxCkSjz7G0oIilR1JsfKdi3xJqyNKJK
b6iag7Mnms8PgDPv4BSCO+XIoUcQq/kiTHY8gEYCcZBkcxXD2GORvmxflGBGNkAyCFunQ+Yz0Ssp
0LbAcIy3FGiOHeXJ0o5ljXyVcc2o/sfvHbDZgiBK31AXPPmCPsozP1T3oi/yzya5fVT42mNz3xwW
7waw4YK32rFNVf4S2to00Zng7zkRBERtWpn/SeP0MBHpyi26nGzhMMnk9jEuHMNWLfE/CdL99ZgJ
zn/u9Q12Ah6afqZE39oS4zYHWZk+ftw4fS6jDAeBs1FnHC6Ml8a2BVF0j6YgNfPkV8Xu5JOW99Nd
U8+vljf26akxkKPTWkXmJT+kQXVpzdbmMjnfkxkoFM1AyGd+ADK6RhLPqhouMGrVWNNlPEXP4jXi
XaKgQpeRWgDXmak4/Daij8wSI4rquHegGWSa3axr5vUwA+W8VbBv5qGP/QXBg4Tcn94rePigxw/s
hXBv2pJXX+TevJtolk8tJXVBuyvzjL6p5jj8Pu40NDF0hn2rKA0Ek81ytDPoWyh3MayGD+LddniA
WeGd9wO6zXs2nmTN6PV4jYJMN2Bn9hll9fQQ40li5P2/bCCsKaxzwYTGZS3B2EJyWmqef9zSYCbw
P8k+eeCljPg0ChaJ/QxNk9THcU5+EZmeNvnpWiPLkO//ZC7RY3CNMMWUa2+ODrw4EP1ZJJAfrxRF
F/92JfFfXYMK/GG/ruB+/HuZGzffb4R3Tu4Fx/ARlPVNYdqOzU/sZJdHq5yjcC4Vx4g5VzNJ88d1
ed4o47hQWTIH+xH41jdZ66BDyKRZtWc6Stk8N0j/mTuTxJevd+4f3s4cBZXib3sqhZQh1kn83zQb
5A8iaJ1+Zn7QWgqcJuBXHqqC89wurHtN9oe+uxfwKNYNesIExqraw0Kih/p74f5+JIRjh+FWT1/2
82i4KPRMoZRcrizjc+O2OUMklk9T4EB0IKn5YPZKUQrAHpMyG4oHmvhFwE0TFCpibQd045PMCP6w
pRWeaF5KnjYsdC9rEls4hFbePOINcfTjYTk4PXC5wrSRNmDQOHc/9gopH+GRx1Hq8oeUYJ4qtzd1
w3YihIiCuNliR5sei2vzAGKIxm/+W7jTiHPy+f0PYBZQ+97zXX5FIEfF9hAPKSiTwdkIS9lJcVUo
bvcMnlv2I3l6uU397XX+95T+HZT17p1QNFZDR/t1zqo/NrkgTB+ug8DCyLcuAJtJ8FYQAK/1HRCi
j3p97DZLGiJPbSHoGx1srVtJJfRGEfkblqZpPekSqCNaAypiy177ZiParOCtVho9rRJQcYAplyYE
qx26i3iUxxHpn+B9SAabEaUyEVCGu1Kv6BRVQwagWsMwDQtRNra1KtWukM6E5KNQ6mqLmA9d7zR0
kxRJUQNnKOIPqZM+o6GH/9wOd+nJbQsSHkfzR3CytyrQBoBUBujwt9X5AYaRw5gd3CR4GPL84qzj
EcIc9T+6oEJcCQcMzA974v4yD8jEsvVAlSVJRZnJdaAZu6ihl97ZYPDJpJvCTqz1k4isKpZL+ptg
a7FA4O4Qi/7rFIAat2zKdMIqMaDpqkO0AERi2b5pNL3VM4X0hX52acDtMWvUERraWCIiIdeN0J1u
g1EUAALbe+e0I4pEXeYwNPf9yaEyyGskcxrYRO2K3MEkJ5cwq4dh7KXAy1svoO2QRO0BWHuVDJRh
ZbzJi+pAVwTglxjCLCX5VZzXyNi8izmc+RpQzNxZzjfW5K9LgJHWz2y05BmiSpo3fc9IfUf9CFtD
pxRa/kXOTQYFAMqvWIUf9RISKypjjTEtJi4lXsevJIZxEXcwqQpdE0UEMiAj753Gg27fM/VAKIw4
okcv9MsM7Ntt5ES4mEhCKfMSvEC1CwkXZAnzAjTu2dn3nn2geyQAbtNn9dUDLW6pP/ClMi+izhV9
SCDneoF5hOzcWy8qUBimhCxrtbmrTzVeOpXpegVh6aK+yb166UO9tdxOPlm0D3jKSrXBei92stD9
P0h4/dVKwciicGkvwLUC5BrQ84y/zA9Bh3XeMoNfpyrjxWR22dznLBFe2aOP9DDz1d0k1IWwSzZL
sBftBmlGvCLMKHNMR54obmGLlxc4cbl2FlOX8AEUk581eiOj5kUPCziTTtY4vg3jfxO3VvfFVNrC
aau80YL68Cmrdq4jLTUQnxaM1yTlqpEz7R+1jmyVZjNqL1rNLW2NME3wLIPOUQBt+6/hNWXotFGH
lzrMR/jBqZ92z2h9OwbeeHKhVTDyfNWMHT/7Ps8LXmmVBPVPtwWTyD1yc9J6XN5fccsJTBlBFw5E
N5rU2goGYTI3XAvwE/q9MdvQw3mJC2hHr+0DrQ/rcke+na6S+e4uu9suDd1ItsGC+virZReLTQLr
ky2c2nQ6kGQSp6BAalN4B4J24vNvrHdFtCKzeViYoZTpEtJRckANgLpY3kS5KdlcKns1IpHcUjUf
NBZ6DBR+Q6tKw+TlebTH/W2zoTp4ce/5r32r1w5puLJMVpRNRQKOfCKA867xcXmn6Lepps5C8Bn3
0DaNP0aCmeA8GLdyFIaYj7sDgAyTcaxY9FFQal61lYk12+2OiCiy4CXbw9zZ/eMXznbu3OeUM0FH
MCach8F2sjmUhnXNS7/ZaPhqalWcr9zQryzHWhsv2dABHTICImCS7ebwIwnW7+C2+fMpkV77hdPI
0aK7z6PYZd8kF9OehUg2GUrfCboBEwysOqkun7Je/oK5ngmZQXA95uAA9BXCuuCWdIqFBfu0GWi6
QTUH46k0CF9RsMkLgF36Zch1gGZpLLj/f7/CtjHXsGbgQp/emXYp4YiHXSifjkTqTF5SA1hCFt9Z
tvZuPz5ufvIUYQM+BBb/BtLfdnQuYP39cT0qj+IJZCqtEPilrcsZMpkOvrbeYsuuJQpSzIOWo2nV
53XfISfambRactA+8yanqczvIAz+odmeLtmceXvpS3Z+VA7ZfiQO0nqUKGVR1m+ybvkFAmbbs/mb
WhVp3z8CJr2yq7rI1qHrB3/vdJ4IVqDV5RZeBxg7aoAuWnzzrvEhOHjzsU6PHIiIzKHq7MM6HL8Q
5HktT2KEM7IJNoF0mS4JrP+jTThe23vjEIlPsDTxOmMSs1VJW/a69j3tGU2ic5p6MG1QgnMInQ2R
Z/oJrMLkRl/rTUzLNzY6YKfoRd+jvkJ+rkrZd/pcB07JPXSpUoqhe2RTNTb5h6n9LU6vp1OnC406
5hX9XhDvdTQe6bmWf1R6vSeatNCJat6We2qdjPWhGdAQSSMcge6NbNHEN4qPX0uT5asOo0Uwxzod
aFe1DF8AHHA4IqXFNcJ2Tvger8wAXC7die2asmmBC82HoM/fi4Kkd1NlcLYq3qC0S5A7QYjkZKUM
9qKvWUgsybmAem21ZcdeOwEwR09wBiYTHqxR2wYMIVF7UU40yciqAcjuMMjt23S4kkhkI0L2ZLRr
PJXEK2DJsurHgO2qgvjCrubwDlHQ7z+9xFjeArXrQMoD3IHgIvzTDkTScK1CdyHsP7tUrL9Ik22d
hiz033B6APqNpOp8uE8X9e75vOmmD9ZhYsgjPTPiIWa1Y77mRz6RHSNvpXVUN4fIWigNLvmMyzuF
wmA8nxLke9Z0UN2rYVD4hTAxuH9FGXKGYKYH1bJ8Owll8pd+K2CMI4znxtMYb8CZsYOdUdGJpMXg
lrTz8tmEZwar0N3UN9O9XrDohr15ssBm4b0I87yKhatJ/q3A0gUUfdFNftsl7N5BWaQgfYGC0RkR
4WerQH4PI2m4ikQDJLZEhK7JOBDF4oxi6suWbUJNBnO34BbtqZGP8PE3cacbqWun2rwnkat1UMi/
RX6FAFklw7ZAqiCT1csgOh6xuBtnjVxnG9s0TMuqSNQblHjfkqTiwwf4Jho0SarM2Ol6Sp42P1T+
u1fm5cIzNWCbKgdb/V9NDspUvLFGyqE7EO44ALsE4KdU31ZHxth4X5iF5VnFdus9I+RB6g7KYUwC
c7tSAGhcs4YhkYLZWom8gVhWCsJ5aNYngegM/7/+j5eHhqLKILNcgGuOGa0f68WywXu0HUD4HEAi
x9dym27KrNL9KxZVKPMrEfGR6va/DuckobnJfl8UeJFoGCmqyDVuL8AfGSGWfowSu37O5qzmo5s3
NJiP0Tj+fTSZBppAqPP2XqzToML/sO3poVuvhpGIg9VlAF280P6ezfHGCUeqnyM18bniCggp5ODW
pMus7eb+Rq0n99BH+SRG4PS452w1YdokQUCD+3GCoCU2UxK3F87BAvYvay4NB47FWJAv0ZXLh/Xo
4NJtU29O/dUB89Cy9KNYXuCVPeAH+owqG/6ixGA7sSDACA1qmh8Btsi3+kl84wgpnZ7wlpAtiOSS
jVdjaFDA35/MHmD6t1mlK23Kpmgymv8abNeYmBUIH6JLGbATT+jWLv/pVH9Joir8aFJXA5YzqCbK
uIYpUIK4XEeWpltpbLVRPuOPuy0dUabrczDoT6WIWw0bm41xxp4dsZK2P1YOKgEGgqt/uswBVDPV
jxn2D/TP//Z30H9MX1aoo6sWe7iyoIF4MCobgXNsq7PofhsIVuv86xuw0sgxCQljQsb2eq/JT7aj
tiqHC9FNgNuk6WnXEZ318HGcJkVqr+tJLRFHziYPOgXd35GjJIUZsYIPJ9cmjnws78yW+e8MoYS1
aWC1m0M8c2akL0PQWAK+RGMqZy76Csk6TknNkErwp3sS4x0ubN2ctP9PLDgACNURfPGEt4Z040Xg
w355O4AVrbtqewvgStgbNTukub5Pc3HVXZyMeKn+Wc5cFYW9zOS2zQ8XywQlT7nEX1pZR3zwFVLw
T7v6YFHZCWA7lCtAF1cMJjytkzVl8pK60ZAhl7T0pYWqHot1ifPbly19r1quPpXE4DVBf9SHKN7z
0gtiEtOikax7Oy2gi0StY7QDox415izCE1UEby2E3Ipakst/Z+Jh5KRqQIvWSfWfvaXci/qH+f8+
UKWxb/MTHP59BtKwdQSwuy/nqcJaDP2X3xY3p1yRWPHfYhh7l92m2hl0JnJqLGBX/rmBgC89ROZq
P6u0cODvQqucETGq2NwkYOpe5bH1USwQOxI+CU/E5LCOneJpHW2iwZx5jMMJyj2fd7uQ7cim6IKb
GcWszaWHmaCwMPrJ238MFOHCAkUixUHKrRxw+QZmNEsuLva+5pMFIT4QF/HJ91MAcb2a5SNb62Fn
piu/0/h5OgcL1u82Outjj3IoWTel1gjkM4xHYmeQ2GdWP1K1vOvHC89uQFkamcXrDELEzZ9didrT
eRXNFeh+ZAxjpacXHw7VVc6EQCrFHAoBQLYA6BK13Hyz1OaY4aIgjGnWmvrs7x+1/6rWguh96sqV
Zn++oNuF7CzJGBUVmO14Zs8OqESsBiipcEsbtn6qyR0rAxi5ikIYPYrBdBl0NTaZjtX2DZ+YZJa2
OTud/eNuXb4E8BlMIR7nA02u+aNtgIvNqL3ibLR/IWPIwMbfsUTO373cr8LCgpKj/sIEPaH85XN/
R61rCSTqUZ6WvQqohflwLusaSO+1BLH+fKTSyGWhEFV4XwiCMVb9UCDpEZS4YmDZ4/51LwxAYhKv
AcyVQAr6WryzM+weFB68oX9v4JlJk/soZWUf9y1OXwJHDRRaISL5gAPKygUO+LMuqg7zHYApcPnh
lL0G1NMa1zgG3c5D7GuTkuKS9Wd4veJ+Kj8oS/r3/RAfdIgkTazF4YiYWeGy9+sLhxByUabZG8vU
npf4nzhhL4gguSsWQEjjbRJnd46wvdNlco+qsI0UQKJGcAvRGTIibT7Erp9OBUiq41bnT6cULleV
35BOr8ujaH5bKZlplbMX7iJWALCEpf/0vFtLtjdXPUSUqd+SZTJHXolF6xZfGJULrXaY9z0h3C9j
hbH7ec7v/eEvF7+677pcX8F70Ef6GhZSEix2T8qf+M4OfQ8DbXkBwCT4GZG4udETCkL/e+9Of7YO
QoqwyzymKlEWD7jmVgVYe2/qwGrhlL2+v1xXIMxFsPwmrNIJpc+L8UdjuvN3GAVZgdelh1nCrM9I
PzuLcu0nsiOOVI93geR+JUuGWq7Fgr/iOIduckycfsXNQ72E4cpp5CIiKIlM9G9mEXh5jAqeDS12
Od7dLTtFfhyN/S9kbPsSsi9nSaKMdcClVbYRKpZHi4mBWr+WRr7wmag8XySF1q4CgIkLeqCQmVeV
J8kPs6FxrxdZYJP67FD7G+4r1ECw+Zm70OUacabydOxPI57h9RsholuslodrwsRaKdvQI268zheW
wP8iwDpJlWCwZ7AIMXy1Iyx7zVrmn14mL8jdEBEOJ9ALyjb2ZW2e/R8O9bzADeUMRRu4oNmiNOoV
1N5VJ9r+DoWzHvwj0qOfq4WXmkAND7/SU6g9mV4/ipbFec3aYqIkhmfWEpgWl74n8wl3hFoF5DxF
K8leEWBxLoXK8jIcNWFyQ5S3Oi7IHv0LBp9VZ/Buqd8vJasA7hWeVAI7SCcIDQsfnL0gfA4MqNmz
/Xl0dAYCciM+SjprFIjdess6lMVUZZcszRa+RATClu6ylsqIB7u+nencAmRTGhz025yT2W5w/mX7
QeMCpf3PD161hJD/EAEVqR44Fel3SDQ+Kui0ZrUa4J9FJy+wRqk9EBo0tKCBocWC8iZbXXS0iR7z
uh3trjb3uqCWDNhZjiA0qfR62aUB7oUF25d4isPdQjSuj8i3rD2FELQz91bxCo4CIa6A9IrTJf0M
IWF3fHAKyvhdscP+UJzNU20oglmzkXveZQooRGssNzlv9qfiMMdQ3tpacrNxO28RNSre8vfua4s3
XBKHjEXsMGKq7V7UHm8ZvII6A5nLEvHXakPWX/jwcGyWEWvbg8oUbU1ZDYxEOPbqQtgvpXZCgcEw
D85y7KvjG2hRj3s0LlBTQp/wkR5L/10mI8lmEl4sZRJ/NwUhy05BDj8P4Vp+IOIeLYRZ9OskREA4
APiqfxywcvEWZbVDWIJiccIWPZHyO+PXTGjmDHrlXFnRJqhhgBp5UnD+ifEqK6IM/EF4a86R97Pl
jv2PmbNTCS2hSv4s6mz+Xzhk6X2IV4UgKbTprIpyyKKQUe3e6L66j2qHuj6Tme/08PnPsEU8aIdS
QN6xMooiZOSrYqtlfhXWMyB8lvonxRsf/eLQxoRMwxTJw7aMfe3y9VXuF55x9FZMaATAnAX2a+WP
KAuy+zAstG7PdhwB1AXUim6pYOQ6qnaKMdUOR0mK61/JUmqCi1sGNkjIfvxctSA01deSH79EI3nh
xbf8PF3JRZBzweV5/pKxOMZTw07Zd69mivTw/EeoTGqJjxRKJIZKunLJZyTIj4sXCLRckt3gqZXL
BEhH0ZT5JOR7lqa/6GEY1jUTmSK5IFYj9DIyJLSszIZ2FS/6p+drmcytpcd3Nr3SbxXcbtFm8kA6
l7O9sUa+fTEJaPYiJFlu1raVanuTm68jbE+OYsblnWBqePQBSHarTP1DUK7LGe+EFvLmNNXRFiwA
662sriKJf24FSk7ARYqksHGJ5q39y5Li29rA9nD7tEqwgBAZW5xEwgLOj4+pa8R3md1y7zS7Qvzg
WaNGc+UMcKLsrERahNJHzRjPerrPQhCKoCDqphJRASHZYp9Kvhx1PVQfI/fuRe1PKEqv3V4E9DC2
XeTg7Z1/I+c8DBnmkNURwsq08KjWRhv/bAQdXHMMq2XkgLqmlWvW7l3qSxdjaS+EmV0zuhjvU0KJ
KSnk2VQakMS/CElkF7PaGD2hOO3k6xTGICB+Khs+DRU/9BgzgzjxaF1OVt9L3l9kWCskae4bJHd9
gzM+MqcMorpg6P0bF0RGQXk1s2LuMFnPxR07PudOg8zZiV7slkQb2pMxNoJz9KjscqPcLMfD8cvU
daWaiB0ic6k6b0TDNmQKStGuoT5ZNuzV0aVNR0VZ6NYVk7ATGdAYfxjsI7C8UM25wxzl/1Ly73pa
d8g1+YhF/EQj1Onwr+spP/C3EkLi0AudQQpD6JPvbTcPj+9mBS4YgtP4XRcQ/DVMcm+A93CngLJc
6DyYRXw8fkvIdrY0uMZKGZIV0xQwJhIOfvCKyGUFgv2IeELxUQCnWrHxf5OiWQdoNLMjt3LJ8CDU
qYqfOwjCB32KNUKg7owcWAGT57Li+devXWO4ymWIP1ZmOgzXOyTO0qVwv1+pJzHmKed9APLB4kcS
geJYJahGbZktyHlLVxmSHxzbunSNweSwleqPorXs+riKQWExQJKbwAnOQ7ZpGZ37Dhv0E+JstH+9
7RPfWXEnBe8b2ZULKdI3CnbXxMfJ9TcD3hBwCy0BoBArrIGjQgyyqpZ0Hdjt1B4E37vfdG7TSe6t
nBt7nCeLSNLQOWMszSYhKxpD3numD/ooEhUiJ5zWs68pKlqqLvTkH82/CVYZh84ILOk/a0Mx1qqf
nWFOwYk34Pv6rRnTq7llkd4k4MeW+EAofjqjCE7GJXqm8Fy+hDTbxgG2WQhFgG71DoZkCmGvNHs8
+nvE1ZQomGlyZ0x9v8FaxUPA9BaNNnSF9VJ+A6mTUvH7SriJiqrXOJrsBjsmRKuJ2KH26rWOCtu4
J+oC7jJsUB+F/ifHZRFCjp+MmuDyDFYhskCs/uivaID9PrlwGsBaLiRu5KXvM4zfHQqdkSfJ+/+F
3yid2ilGnTtwkQcleE+P37Z5krz4AEli9gOGHSSKdbNeTo2c7ETkY/Qn4Dmknxgto5WeITBEZQz6
qStHJlaAnYdhXXXt4tzxah+Z7uvXJhkRNjmhXFvC4A9YqLwStIHLDBwdNHVN2ZkUabWDlQv6dI/k
QEn77NCR6OzFGfn7r4JwNE4hPGl/g3bNzgpCrKqcCtcjd2LvWB44lIEAq7if3r2M+Aye7ePRVB4Q
lpc2q4CSotP6Onqx96XKpAwKg1PkkXsmxrN7obxBv1ADzCd1dm4vKdp/KpqSLq/MvlkSdaW+1ghq
PJOz77L4oKy+ffL/3fIsI22uW0FYBK7NqTwg/hYdotduGDIJpypg/jjI/pGIieKUTR0d7H9od8jL
9uwS4yayDPb6GMd9RmC8OupkxFOOlWzthIPGBI7iORw5HklXQJ8vrR4k6IJWKiUZkVjiASP1eOsD
RPgj2Yvl7Vn12V78bvXeHIYUI7/5Gms8ualgS8HNkkzMFZB/Rr3BwYb5MjIyep5OTfWLCeHEE/JA
zzGZP0nRuG+6xKj8YfqeekW5IDnu5yPQxG5gSQmNhrJOnuc9f3v9s5uOQCsT+M47dBR/iorsrYgv
8LilUpvXxjVS1KRWlqb5rDstTkzI6g6OkO3xx69bAznjaeP7goq6unjRFOzuH2RlOKoLpDSbSPPn
wW+LCxcbb5I0/U6ZPeCYm2eueIg2klTQaeYZ2iRjCmcN88IyZQGUNlAEPy5ih8SXSlyj7UomdDq3
JBRzWA3BwL6P6CX2nVHkVswbU0OjiHbmOiCeqnI66NG81btrYCar3ALD5zE3lODdUSIqdVDAjQxu
r0ZZMIREL+3tCFy93Aa0RlgEqnnp8hlu9qoJqDP1w9sWgylPUd6FPSXUm5DbK7Q6Q1b3k8sOpiIr
jdcoYBhkuIEEh221YLuChC/0TymPrRgcosrM+5RjrcisraNCy70mkDnAuRH2X/Y5YfaTCVr+VgU8
ntWc02aTmofIYuTtyZ+m4BXETDKzAvccXQeJAcmWKJ7eRvwMJECNsBvpsZM0+5zhc02Iiz96oh8c
Pa9jOBMEfPLyTk/nByts5eYKXsCw0ltYEfgd9zOokjuBD7WkOHvh50Nx90rlegVGbV5eIk/HGQFw
WczQGzHyTNjmyQxUOO6oMmbmYN3kZhxKZ2GF1RUmnx6cbrMA59zii13z/isWFdWlrCgcYVBhb5Fz
EC7kqxNFBwV2Qn+CgQ9DA4TWBMRkeBFIXyA2ouvnvCisL+HGdZqL58OZgqgHQbFmkENt9E2+kCN0
EnCIeNmIhvNBy/Tvse4yhRHFx0/MA2LQbxb5MwR49P2i9ip1A7hCVm8J/0RfGyyPLeLWNpmfknqT
99kKDc7zplMsTLkBpwj9Hnh2xo5qAaymU6NUDDVAbbZFK4KnFbnpWrmrewo9k0WN6SPo8+sA6mn6
RAYICCRgmJEbOxpGfGwPo4Y+LuEhnM8OCb6eyojDSzPhr8Ahv8iTr9y1xQM7LPlX4sZUvqW8faGG
Ncn2rZQUnuqT3vdgMGWI4ry4BIMWfM8TfqYRtAUsePuV9MYBZbkMsJAWhGsbeTFmIwWhc7EknDHo
geevSwC8QpeGAaSZvr64iyOHYQXgK1BrQ3NdmDViiub/QMowwMAZAIivjztVgOPNPjMIoHqqLbQU
QneWZ8VhC6zuZhyvj2lpcf0kewrU7ZL3zWxqqmhZttbEYi/D8weJBW7wmh1r1XxGBr6W4xyiGAFz
/Y17goJoe8+qZTT0WxbhJiw7SizX8On28rhv4WU/UzdsIWKFJYMjtkgnRx8cZPvbSBT08l82/X/h
lharkMqcN0DUgICSicKdmEazxXCNSRAtDdDm/Otdzl0BD5aFnpBjM9Kjlc7a/DB4VJLH+O2SD0kd
mSU6byDs1hqT10F77kJCa8x2sPmgzIiNnTDy+whqjiZSE0GtInhAaOXZGIivfojhq3NRwy+uwADF
mCwBBX8j8e1SCQuL03zARMChzjhMzEElw65RzbBMDClh39VrQxo4tk9FYAiqvBVykpmsIb0Zt7qQ
AiKHO63ZI2RsbXO6d9c43VdbIoy6iviVpz7dX9XObL6f5DfmeMvBB8ozXs4xLx1vWVDd2oF+xgCH
6Kpj0eCH1pPD0msQ1q2xy0+fJewAc2sDZLgLVQtd9ZsG4tak2NUMbT98xZ4vJZk0Kr9crfPMIIut
gs4X9pG5YSmsJqOX+/BvtzR9kWZK8wtfH8rHB6ZMRYVF0xZku3cD/1oMc5CcjCKjz7EdyAwQR3jN
a2ihtBnlk7F7QW0LHSXJnKABxLRDZB/a0fi/AIt0I/euPTVvGNYJ490KEavjs3sDHwbDiPm0bAvY
FknP4aK7SSFtkubyPh9UI981tREsEv8BwbJ1n+2OM9dljplSKzSgFr6I3meuQwz76KXBIE9aojE/
W10ex82ka4Fsy6NqR33067BY/cvsB1piIz8/ZSmglbwBL8Yp1PnqRSXbiM8vv9o0DOwI27CtHZjP
DscxMw3xSZyAfK3tf4guZIkRmMYHxPstV5K7m05yzD8oy6HsXuExC/4nSGN3JnuhqvpLwUh+ZB+F
2rJaqIMew/i3ilxXsvZ3zNSgytOD9zeO/rU445qmxj8KpCxaD53I/On8euN34ouYjD6+VEYeC3JR
5SkKsFZ7E9VAA7y1onVwrlQGazs6Ar2YVNy6HTviaaCaTjf5Pz0qLlxk+hZ/XHP5o1JtieZ/+viy
L7122bvTTBGUYkhtMF4CRt0kuTXa+HOUStGYTRaFGKyg8dh3fj5Z9cLAkj8o2DVoapKofOX3eL2L
oWgoZt3XGUzYRFLZCTngvGB3eUd7z5wo6agsdOXM5ouCkOuxsbFoNbWgkjdn8rlHtN9/Q/wMqcZC
hy7Qlf+Lr2x4PXQHPpzkP8j8zC6riQaMeZl7DFIoITQQJOz/XqvuCbuGi2bB3mGk71sceo1nTaN/
YJR5TXy83GhS0JlSgJQAci7q7ugJJRJB6IXhMz6uVfnLGhQcOZy+qO/MjUGdgXFToAuHdHoCHWyS
6Zq6QkfxZrMEGRs1IETELN3ireRQwKyQHQ0xY+od/zD83A9YFJg3fed70hR+rAzGPVeEdD/x2sTE
/DDHrWl7UbK8dfgIBA90h6KeOIsCTiJMIYbqFbJgCuzavOnl6PZKgR6YBGg74EaqXXG7FCP+hFzv
WggpOullv5uKpJqwzbIqDqmHzauq8rdUDZgD7N4bUOt0ynqGpgK1tT3R0ut3v7c/iEfu5NdLy7t9
gwn411113wHQ7iu9XUY5gz10suK0senrJRdlwRDQO/h3U6X3NRIF3VEsVSCLjZJqQ84mfIDSwVD5
sc84kuU18BmV9mXYUNFaiLNfFJ0nUad10XWnf98DoKI18YQf6U63jEQFmSqEm7PNRlhf2v54HHHW
kw8M4DxdMnoe6zkYYmz8AqsRCWyq4DrVUvzaT6gRArIyTlHEv3ZqVEP8ACIgAG0FQNFHtzwWRG/s
JmOmXKb+az/jYm69Wnm5U1ON34Tu1l44xvpUZqneukTpUOrrDErgiszd+Tw88yCxBGrLx5a0Ng+1
OGys1tBvAkA8HFUIRspNBtq0aLeZG0jPeFQiEwTQH6+tKuQKyzZTHIrjDGfxRucRDK7/EqG0mEUj
ODeX0qGYi/gbvcZTWLwVnmbdgRE5U9iSTeFNE2IktLzQ66dEwjAgnVCU0fvTcxzKjNr9OdG1IzTf
3hqUuGL1GvbFKOr66AmApcdXuIOyAWYP8bkAxkPDObjwFY7W2AxN3WjuKPFowjTHqBSCSHK8/WDt
eQHSeUPm/xM9q/8e0NnvO0mdw/RjJB53XYmx44OBDylFs6BTJa76h8nucQn1yyTsyHFJHLJpnwaX
scz+Wh7LcyJhpm+DLO/CzikatOlZ7kv2m7ukffioSrjUY3uteMti+CHMpyep6Z/Nn6VMebx923gR
rMD2TLYTu7zIsvfmnuzOSbTratfoBdx7veXDBkwBDspl3pOOtUsXaMux/pE3NKbkQJzLMwu7N8NS
3EZ80almcSkVbmUiONVm77WuybCtjlpZIKCkaTLERteo/hBicp871p58mpTcpD4Zu7sB0H3hV8Nl
4FdQhptKW6Fl9DEqIjREV0zoF35H6g5mg5o92Oyf/dcbsdIBMnjdn7qEvMbsi+dwe0dvLmyfReDT
SsPISWckPRFMWiSQaV6B/aQy8Ph00Bi19l3FmnlfYCsX7xOi5u4hvey7EVBmXGx4vXx+A1Yk6Hzp
I+KskkjYzPA7ggeEcwFHaHGLrc0O4d6hlZ2zJTow43bFEdiwB16mE83fkrpLeWNdJVynmaSLvSod
rreheTHo1n7eBHyxgWOpYjiAHf5S0q6T8qCIEuVx7BEqLblAB2vBrZqoFz9KBktFoFlJIjGPJAuq
JLw85vGNXA7CjMU+GYBjFAcdH0OesRZKGLo4ZHKv7IZoH1/KWsrFMLqVu2rQI4vcEHWWMMkFdi95
b2bnuR0a+ZrUY4kDk8sF32GLTB9i4HFQwSQfI2WAQzWrFyxbxEeX6TG5NUTa6WVngOfs+btYy47v
usP31kvsOUmIuh6m9J7f4NWSLNoT8SM+866y6dWu1dPZM6QhkCw5vjcGOeX3kEBOAVfwnTHEqUDy
trZbZXDrfSgAu5wcO0lAwZFz/T+2EFHrrFX4ySsKVvmsCyGmBlAo+z0P19ABcvGlluUwWPukgMcA
Ihr+ira68UACCT48vq4yi9SmMpjurUZeJE9e0DLv19pnQX68yPOKtR0+ZqPp3tRqKAMiPLP98d6C
c72flX22prUDaqVphfuvyeHRFGrPcEg0Nei90XL1YNzhqDIgeM5HfHwwvNwC4IHhCEOZ7U5Pb3HZ
adOnDeZwVJhm9HIhlN6iO3CoQKGC5k95eKZ7oZtZdQCUXdL2wYmkTS4ERr55YgqnrTJ/VBDdNdja
DOQWKXUqtt8cOT3ArsXtBog42QQKK3SCJKvAIcWZe1ry7KcjEMJBzllnBaar8+SLYDM/w2AMY+ti
1ETHk8ZEx0x3EYVqaYKZ3O9SJALj4qq+44bkk2mYuiWltEOhxWa4WXCM7K+tt4G7uZLi66/IRrT3
GFiIjJ1AdFvND8gTSEYYLFBsk9gIKO6Dwgb9Dgld8bUaJTeduUIe+eN6Tfp1kwgyBXX39UxI91pX
ne8EctzJI8qrFtpPeC/jzqjRk74WY8uS/VNvJqEww5PI7zqXfWcp1eqnxrw26VBucwkDAsuQVN+P
cyjnIjYuaVBqfRsk2259eP8hvsk0Ya880pdyhopsTykKZ6uXCoFGYfGTvcvQlgr4u3Y8oM144Spe
yjXGHT3M6DpoR/osRaY6Rx2Zf8h4O8/weUfv3q0KAl+8gLdMcP4luwrp64r1d9Hni2aLj8+qopF/
Tco6YQaat66VKNWDBwzcedZQ2c5UXjaPXoLBUJLWJFjnxYH28MNiU/1u5jioKdl5jvHDP3IgTqnV
vaV6WWZJTgUbnfXVlwELJse8qqIizcv4B8zyUZVcwXwG9xNguJV3TOSLGnfDbOmgAClqwvvjKVyE
plBcnncCmT8xUP6hFKFe29xxMUA0ntgoJ7dCxjVSNFlkdeiQr+xGynGBmGhgPZUudG0f8bBNc0wK
GbP9OSP2kUdBza6a0FGbc7PFnhBQq36RKz5UfkKSHMEiL7AIXj64kpwqQuefG/UW/SYNm9cnJQWl
wIcyxdMjIikyse5LRCOoPc9GedqdqRX4fGj5PWBDqRS1R6Jtc3Qsq4ZeFuJh9dMEwsG1fOMZnB1q
u3+noHG3EZZzmCzd0Od4EmLpIZyevWeYb3WbLap0h5TUVDc+O5IETm22klU46VF0l08Q6V10TrPt
99DNcjfiX0Amq/gH0RF/QRv9KbLxHO/UNwFlKE5pUuhE2EaUd9/f8C9SJ5cCd23bjuIJBBrFOp9h
o4HvUEEdzaoTYwCKXFZIfxbaImQmJMH2MJddHS3jLkgdFFicmdhxb8D7h+p9PDOr4uM6qJA7esUJ
2WPARi6JhOHtOtJhxfPm70vqsLy8RtW4scj9ES2PMxG277JkSsW30+A5pZcas74Z/+UYOyURkooT
/FfJGFYVpIgcvGsaNpow1pranYUK5UtyhUXiGrcSL4EYf4DzUdIIIjf4obr9RAMIdA7EV6juwzel
CyHm0quzR0KsPYGjH1yZBmW+6lR4IDL1MKx9zjtjfzpvPIA4RHtWwA12/cOrYjztoUKZe3a0oIdq
AeQq+J8xai13+whUPuODaxV6g7sYXY+2nwO/RaFVtWFz3Y8Cl638f7IyH3I29JKVkI1vSDqawkD6
Id07e/VI+aqzdylMwsiKIU/rifZUss+ud8w5y/AKZRy0/eQsZ5CutHbu7zHGpxjmDvo5cTxbQ6OC
aDs4pw0YOsh0yIdWwIedqvt9jFGRp5Yr715mtTr7bz+2jOfQLzt71ZbPC//kdzgLI2N8UHALHFxk
qZd5SWiicFHUPVJud9I7iDskK3R4Jfd4Tjht9J1flL0OfjV0n8P9raqryrFw+NcDTB3uV+MezLP+
EID3tSh6og35nZB77mpzweUbPhmBPk2czlyK6N2y9AFjCYK8KDgSKsY9HdwFf7pik7davXmoi1Dj
fa8dDtvq7Q+RLuSVo0MYC0XNQJmqDPK3Bf7RsFnXomySgGii2/NATh7atzsfH9W6dTvWezLBn/To
qEQwMUXmNNmSRgyQ1y1sqwGLPH3aztlZ0UbN6xlGNOeVJKHPQ0SewirzIW59k6wCo2KZkmNNVCh/
RAh+BmJQYIxvQl+Xu1auby/sTQRKEVbJ2iiF87DdHXP4nL5weSUSn63yiyH8Q4uAju2Ov9V99sq6
/zKSnzJg817OyJ9JwQ6KvS2+ch3NwsdwvzzThccwQqBQ5igxWENqv61WQzJiZvLMVmsXoWdxnmal
ApEMO7YMOp5UoSJP+pzXiEtWH1WKs3Dk4ulVU5vWYepFp2y1QJJ23E2FTnd7FKiP9TvfFCBulK8h
HbgJB6uPvLyUp+F4IDLizI+Kr4pSMDMtR+CMkTei5nywbEYg6CpqpRDVrVybkWSGoKa3Rb6S18P1
JAqeZyJENZkY1MfSFrTtBvDfAiz0G3r9MUvilVrSWzTSqRaQWGkr4KEVYQuXR5CrYjaAH57WWCwk
PqBO7Z/q1xvb1vNn6OffSAkkbG+/Y6uVI5DeC8H2K8qFx+5c+SndBCnNVRjtvWsx9Nk70qNOFNLb
e8PKb3sylh+e9YwMbO4mpRz+c24ZnJJrm27ZWO7UoWVTG95lrMiKkEJhymRX9O7kUMCIh/sh0MII
HLz7/yVMUvQzzVecgSjaS8eKyFuaUzK4jhNkVXSw4B4BwuHpKSjHDKl9EaJGrWUI5UzlyhZ7W8Za
TmNDliK2eKlpv/VtVNBLfDQ4NLH2fGflSrrV38INTbsJq3w4ueUnMz3xxDuXRCB02YYbSUZqzUL5
SFTEoQVWpknL42cWMUcBBjJ1ijWbmqoGd624N34G80Pp5lEyKx7KyCdVlAckE7XE3y47EYX2Jtoa
nW3bCOg3lhdFR+Wo65iOS9H2bz7Xz1q1+EWPcW6CvrTugGWBYwswES8NLAIIXjw5RAFHuCmQeSFm
uhjUc3QozinOI2nHbEdDCUMAk5mV62jGj69QORKhV/MXmB1S1OZYwVen5nlJWiTbpPRwTpWxn0M5
nTfuJSbOb8eBvOZuL2sTHZixGBHIo0lnBMh0FCKpCiDV8vYfSM2B/i2fu2FrdFerUtz1mHCBeS27
jb3IESj5Wh9OgwhLiTpgnWWsqVteegLwV0Xn5VjgoB2JqRrIKRYGUXa75yTmAgFKQHTN8JzQZIuC
oDijCJx+9vHCfNMzti+39ZNyeY6ACuIYLfeP9bKG8OIhwONSMUJcxVXcPXVcqO3Btda5uoUy7ggw
cWv9ITHzSsGFk2o8Zi63OOYOeWTJGeXT/vf0k87CUsYBDtNuer/2dWndCNoizE0jMw7MwgLNhEbI
lLd/Nj3EN6gO/T4G3GViLc5SGhDWVGBvN4JWIXXzb+1oNZspH1BhXlYRsD9PR+hJY4yaQwuWELab
ZO9ZUdAFyY9MNtFwy66I3JJXnsU+tKDCmVsbcYjqXObSIMmtloM1PUYDH35VGrRFu1tZCXa+Vt1M
J4b5UAeC4q6dhQIjrT0cFpMp4lyZSSekWJM7+VAzFh3UIU62dEWP2l9mtQaV146FJ82D6q10FCIa
nGCu3z65sB3HXlPOVqqlJ1V4rYnOk9Yu+i1A0zbP9W/dzlZ9WYubx+M5T8Shc0aMPe5maLw1gg5E
BryjX6xJS/csNw/hYFogJHIqebLwL3myAAfWQaf+yGyTcpM9HpdpdT3E0YHdzRTqItoTduL5eQcR
jkh082AvALoRrpLH3Kzb+12fn7hSGsCIMbf4gO20s1VxqqgaBn73U2R0uKwaqycEsIASQ6fcXx4x
e5dYZvqybIGglNyIVgggN6278Ae0+Dv4d4xf1POadCQPbRyQI1pli4VPvi5CVsIYFMQTo5U1VPay
EV9sSavHtVZ1vwGg4Y5QEzWTg5y2l/1GJMO7m6bPJ2m805DKEZ1WDQm5wUygLpuZhv6La46wvBGR
P9KEBRR/S/qmrPRHG+AB7TsIYIrxr1PyiSHerXqr+by7pZjTnkwfY+9APtR5IQtor+JSkBDb6l8E
yNnBoDJBy1Q2m3RMjJNMdqDS5fSlRpP0SPaUCx/qcej4bBP21aOAjS9XslyskLAIuzF/+heCCgg4
YEWpTQI2oozVsRbOvfHWmSzyFm4rVaknyDAeuCqfQ1VjskxkV7V0ifnVVt6UA6OM/D/XoNZYs84Z
youteXJXEtdH8WkcgFuB8zTfD1fMSTD2vu4ts2/btn0xEBmvZYtPFzND7f3Fd/udTBTz9pF9tFXe
Mhm2kAsy47nUtJvNN6R0EKvIgd/jMVNQuu587ZXJofGUEqQIHGV+YOfbjrPeFBZpO8udZdQ/xP+Y
HIma+aIQug3wBc9522u1/jUoOTuTMubp6o94YWr/botpP4YKGTMGbz/5g7bnr6e55ds28dTNNlry
BulC7uYhlNSCN50SrKbtD6JtQ9rOk5gNkV2Z84sH+3Onrkk4y0hS2srqigxIE77XgWzH1niJBK1x
L18lXQXU781QjvbH5ldHwdceLYFBm5UxcMrEkOtlEkegfoC7cUAnsbigYFEhWcAoQiDO8/1v9GwC
qHWfnd+MRDZQIcCvlSqtJFjvSCvykTdBTpaTsc6LCPAQVM8AZOoSVWSrJfatRzYIHvkt7sMQjoJo
nfUFAWH9P46pK/oLL41HsXuoWJ1HHHuZCgbwbb1T1ILATAkw9BlfzGpY7V1hZjLJB4sQEkwixXO1
jiOAKlf3V31x5aQGFwqHZan3ZFajjG0TQDihUYCS/FGjl5YggcgZCkWiIKs9yOGn/7/I2hduyi1f
Pxd9IWLqOzAYF8T2uv9u8Jf7dmoB2mlRj65xbsNx0umHl3pIuC9KJc2C19/LnFhiJnedvs8MLfHf
Hjng7UR4JcVp9VZ9BgTdaLrg+vSMz8kR0YbeAhv5Ktwk1+DieY5qoVZNcwKeazP94TZYIG+dYQXE
e44W2CXCD6sF6FiicIPxBTn/LAw+GIby0aWmOtPjlIZzcgcNCVSRurNVYjOxt1MAFrOSCDi9KE3R
7timvkY//t04X5UlHoKFNerKPbQKaP9peXJJHyWyxHzOVlK4vCJbIu5YHp3EZ5bB09Up9AuGLu1N
t0Ql3374yq7WPBLj+tOXBEbQBLyTbxNTRK2mRoJT/ekrRm+uXutna2bY7meN0SvNDkkwUwpRr2Rm
HPLwgv6oOeSEEs4OBFtwpATR1ebeo/21RlmLqz2kPJG/mOEk41BQoHboNDLOLPeiXp+JyyWWkfVQ
siyIWfRxp3dWD7VbAwuW0qWduIAi2mjJUxeNTHOnnHENCt4GMJ1JD88kyTf04w/QF8YSaIZX7sMc
wFxcZpqeTF2gcslMk2FNNGAPBRIrzHGou2xMKmmlInfMYG50exJeVeuQuCiG6s1qf/nLTDhFNrBQ
GCpz9ovHOoccihaSVS/QKAfDXNzqWxOhTY16n55jHnKFe/8Ncuc3p1tl8JyNRznir8fGUc9humQO
xmZisdlDrQYYFT+HzMPAaWiOLl8X6b8ODJd/xeJ4kl39J1W3U92T+nH/0QkONsS2AoGYZJJsxcya
K5qhiw7GWTYIQ006K3HLncQV+XNEF9Fl3ZkVCRzwJ8Lfc1IdrDqxwk+o4kKB7GjcT6Zmvka696hG
zLOgS4HV4o53bO6xFokx69heQamKZEQk7fvQCsIcT9081hvGA1/JEvOEiUSWNepBGHtbvkFxuxBd
yEH/C2WyGgoM5mC9w5n2JxJelCoCde1Gw337q77RbjTXraKdPnn+YYW5ID7sKBi0G2tPArnPV3WQ
QBtiqMbFxapuHNMK8oxMNsAUBZtNaYXyMayHxavmYp40MqfCuSwkIs1OSMvwgh5fPYISTS8c615H
zDsYFvVeQi2Rt0suB2rAddgm6HFm15hvMJnqEnanegzGMwVju7sWGaarE1uxh9J5o5fX5KQ71rxa
anET65Zj+UHhoJ/GC7aFU49giSMUxieVy2Po34xa+4aecelvSm5eFHObHlTig8g0vwQ0eS65t5S6
4BgidT/CGVzpSnonAmcPMaPM3tTqSmuWg8E29qFGDKCORJKo16jtZH7S+Mq7eS5U44NHyww4cZA0
SM73nL3O/b/OLAHFPsLysHX6H+yJfylVMVm84hQPIFVXAlIDAkJCjqA6N1SmUM8Z7FzExpmcdaJ9
yVdWvk0lz5AQUHA2jWhihu2+rDX2R71wOyz30YwdH85vy//OEKoP0dOWk/Na1tfwKUVS5YAHi+PY
uYIwQmsfOf+1nUGWroEAbrIJyxATfa2GMsPcTY4Kekjxz9FBtBWKONaHFYPA45BlKrJZuVv9+q+a
8XofpVJreKDc80n2sH3eNLGX6sejreXMQJgWDCp/umIBbv13Ekc2JgZ98oYQdekIA+eXpAhCp7Um
rvk60653JLTOiuEmboH+1/Slw9vxI59VgWnw0poqTjObbtEsdrPlk0yyRvdR86IddjmtQkRJRSTz
2iPRQF9OEZZTbzFCG6LZv0M8hxrSwNjW+23wiO7sIfjvXWItOk+nZ7L9VoLX95DewlBVNA/XVj5h
BwWnANz3UaQI7lWaXCkZ0O5jUWn2kNZP6JZxZAXARDHEIieM0x94OcBT5fhocpQUMpgXMbSVJ0Wj
+cfLu+7CShpBhGj6Vam+ZgIoX27QV0OTcTy1qUJPiqFA3Cs/n1MmU4nuNm6wUKixBxII1YyTWFed
QwnBuOuqptOuAGfZHWlIOk0sww4YfyGFRROySZbSg0Sx6AnQiBrtDhGvDmH2sIIZyqffC2EEe4jS
AXhtrhlQggL+IK0ZQE0O5TnD/dmKIElKJHIPPrFaAGrPn5j8IFdBzwaB7IwqOIgvD44bnK1ZuLKM
k661Xj6rExxD7sKkLv1cfyDgBVasNxdKfKwmAfF0678CplAiF5VtJ8zf4CV9yBItYqF7wQWK99JI
jyEypa+LwOYLY5p231F7SD8cpkLB79h6IVtOvf8eogWDUxEGzW0eh+J4OR4FQ9esFOBggbm0VsyV
4gQ4p1iOW8rAqAuL2YjpRyTVR9kKxCqpzM0rObTnWPwnbWbUaj9wRviOTYUAFHAsrkH+YLXNZUEu
kr7ZimZowIc8Az+oq1AJOjC+GZMnpXt8+wLzzfKyjje3o0HdzaOn+8DC6IIn6UFIkYfGkMugIbbV
P8wtyGjJM8RMgRHfePAvUTABxGgHT4Zl1kGhzueibKWUY+2Of10mjjpn0DW+ovx0jSVwZF1v9raY
PTMip5uwrk/Oe57kpdi6u4sKxayjplT1jCPz6Q74LqEAB3stfWVsS3+wA/b8IOYEsUzqmwD+gmsn
J8FUkZIgPlltYsoq6Dh43vaEeY4PuuTP12hSUOhE2X/GlN0wadOtv+xGtlTkF/Sl/Pa4MmQGqhsn
yn82FnjPs7rDd+paA/WBOl2GVDau9gD49haujjnuqcdJrZChCE3G6CcDEvteFDm8h8qyn8e3wbNI
nijXL8yIqrIV49A7qy4A/KDxGY4CKTHkclDYfzVo2ufRPPHzHMB45NEipfRm8wTqFpNW/ZcvNWBa
AbVc5qQdOb7Z/KP3Hx7xZZBnZw62ntWLtCcBUWi5tEt3v/O2FJU/cR9kcfs1JY7jm/Iq7Z+AWVsT
uyN5wzppC5t4wE0kDItOwSTqD2vXBLPLf2XfbrHng5ulABPNehuQtbCZ8LmtIqzkuXP4u3QCO5FW
h4KwXXLne2vY03HzYmn/34HNl0Tuqp55VYkZmgMXSVu4K1DKLn+RrS9QHnBR3+pgT+2fdL8TmXcX
jMsS1vjLDFYfzhqImnvO2BBgH//9szW+SPTbeqWCfv+GTu/Ig92q4k77+pMqTl6nUzzDxqSX/Rm7
C88p1iX7pOJ6CWgu4szaiRSnVQQ/NFWiGdOmjXES6I/6vpECEEo9gtcRWmp4+V9GbmCVyQkLez05
SbQKJdnCq2Tnd5hG1ByXtBLaLrDJsnSjgWy4d7K4CnLvIkUuH3rXnxS3CNDorFwxAjKAqFtSX8Dy
H8Ht7W5crdkbjxyNcx9kIfJPaM1pQ4QJXBby5sey+VOu3xV0vIRo6vUwnR96IYqpl7nAbMR5PJP1
5mYBVGvmnkNuoiUTxBOzflTasutP0WabiKHPDsW+f1fRpC9ZzuyWOAuFW+jVyUPc1DG8pQQieagX
fCIzo3L/jiLddn84o+yKkT7PIjEfghncOwqcnBgZzIhVfgjixS1qlz8oBJyYEZ9aUVrjw9kJeLwC
v1HwjwLUfTP/P6cnkn5dFnJG9ZsC1uCP0xth0qzZqdefhmTWuBWqeN1LggmmNZnlOojYlIuIGLn2
qab+XATmaJMiS0D1SfHoeAYVMGmUrZ6hQEyS1nuZuHgiT2gRoJutLL4EkWMaszZO9d5FAkDDjeft
Gf5SRNux0FVh6HQ/N6qFpUv0grnJhRtLKYPNmaBV2MwHJ4EpOd0/zLQPvM8o4JAjTL7YJDdBdSQ8
tYK81LC6mlh+quJTf9jnhmsIc7hfcd3Tj469SNCoprIu7JKn1nz9Zf6valMGmu+4MuIA0waQIpRC
hT1gvJHSy9+DvzIl3rMuFBwlR3B3JpuSGSI+Rq2Y3GXBGn95wLkmtuw4i0HrwGXg99MDdGkJjLmA
Gw53Y4bwIdO3BYz+r/ErcqbbQmrQETMdN7kWGmQEVrFyXSznZ9lbsYyV+D8TKjuO9GpwdYekxEBJ
OgiwAK6ubCZvYNZqpZ3pHeHij2ul1JMPxu7HB7+IPwutHndr3ImpVZSzDf3+/7otJ5fGcRO43aJb
zKUrONodO7tHhk5kl7wE1WRP1ew/dQ1NcDbxav6CblK5dGklLpeW26/5Pt+aQbT4qOgmsHnEmTjD
heFMEl+7cENqtwx/9jgGfgMDcjclyIG+8P4VV7/YeqLQaT4IOsAv0rB2x9CCywuTrcptq3Q6B0kN
yZngYGHlEVaBVXk0iFDo2zV7cG8pDLLABNQq+3ujDF8eglzwLtSjpLDB1uFCX1in0HpGxKb+u65r
g7I9kYoUz2ep5WSGNs0YqXLFgU0QUrwsrbu8Ga4CLfHS/lZjJYRAaiJe4VATR/XHxTBFxx+mOE6S
s5fr6Djiathvz/fjqzUc+9uDx5+/mPhOFLr9cYhxtnEIJyPSh99sXtE7dJ5GZgCMTCF/vVI427KR
XEfgZs9LXm9ICdnvD2otoCvaQ4gb4Mcs0DoNg7o4imDaV+D9txLiRLCyavdvVi5OqCn3Ybp739k4
eQKP6tGOWuzglkrf7A35kgxZsn9doLJ14LuSi7fz4b812rkmyXd8KCPG5zqOcK/V+OHaKB+eFtKZ
bYDsxZhMroNSffNu43GlFq//T7lPeJrfNoYbMWcnhll08+9clNQy2FogYOw95ozToN/e8hHasSNX
jJozyBYjlKzW9QybL5LKH/vVi/N35klQhjQZpT825ddlCSeBW6WgkCBZqaPgLwiZgsrX3b7VwNzS
T8b1jFsLX+0AzHGTYVl5i4Fq+dVlW96CI6e/vGwdVMoj9iT722XfzGqmxN4XaF8MUUyHcFDvnS4O
XtAjrytlrInkIrD5qRMxeHtG6JhiqwED3+/KxiFoBmbZn+/BD0qRKKrgZhwfxW8Qy/nFRTs92C3u
lSgKIKh/9nrxLE89S1Ap3WgzJUgbybN0BS10edIfg8LZXU3vyZlBKNqXuPsCWDzSjO/blOnjpTCq
of4WuE1n32nrTVdYS3sYRSD6vN+AKdJLymOH6NP/JvNoL5psfvyWz7ZZh0xVzJFL39dA2kJgSff7
TI1W08TurNhWZbthe+yMCYS2kUfWCaVyschdW/dqNFr7aYw9qa+mHc9Pipa5slY6siUFQxKmD+GS
eCCLEQFkCBD9DrtDVHFEZP6j090quqdeTHEhWXPilC1+kdJAOa5Fg/App5X3yd1BTAweWBux+SSv
mcGd1p2suVsNmN8HRPxcVOFYntQjzSegmzMHwLCEEFD7GhGXDA8OcdbNukh9bChUXLsD4rms4yzk
mfWTIJ0aMtC/Eti9BzontECjEJQ3TQQE9/zryRO4LYFKoM6sYuFq6DFKaaor4vC9GZjaeHtf0Acz
cBVEOTXk8JsOFy5AmS36y0jtpl6pRMMzedzoAlAGrBt/ziEcIgZQgQBBOShqlGPYwlb7SyhXyN+U
+pSjxDxxoFHN8Oil45U++9fKxPGGc5zqe/7uJPh45vnG10CdJb42dTkY5fC2C/Zkggokljwtw4Vd
fxCHdIGUqbGw1RSfypodN4BdzgSwD3BBY6bLtIfo5fy5aJycfjUWf+Am0GNnAnkZE+lJNN9zuPAo
vr2C9DO/P95A4Z0G3yxpvHiUsHGjDPsU/mMRcixJa+M+ePyfLH/eH28jTL2eB1x5Ie6eqbkVhK3Y
5sEWFuClwRxCKC0YbUHsEwv+WBqdzBuomtDExTE3kc9KjIDymC+6mCsVKdq0K6LjnySmDZqt2K7y
Vvno2R2aVpJZriS4uJ/pjjLIr/RkV4Bdqv1jzBzbYCHIMHEhr/+02Y+e3wNofgmx9s9Cdikle7yx
SbUWG2NDhndRgAwdLZf6/URyrS+xljKhEnNPww0XdAMoIIcs7oqqpB5FKYWiH+5Nmvq1xmeapLEU
ym+F3sZkacbTTfSYiERgUvFODLafO88osy12m42herBrfO3+ZXQ8RFAyBr9ghBWO0RJQBexydyW8
YJ4zjKGZBCgteJsrmAZVobjCgJBiX18vYkopRvgxOsKagVKL3HL8I+JMl64zaTO2QRRQ/4XHH/Qg
ttMgCkj5+5h3l1HEO8cNDhPijLUyxv9Y6i0dXYRzpFB1KcoWcOQeF4tmswbulwYhVz+weVTLHoY6
WyshD48Khrq5b8jy6citn7XeD4khiysc0jvGJjp4g20cS5X8gsCi+aVED9nbW6ziG+Qh7NduAu9B
1GfMxFnY8PpsRmmonX87dMHg9H4Nsr+AHGpWT68zIUjuLQ7sdljMmGGbJylQaqV1TifybomEA0Pi
8APGIrU9GwHQVNghlggQF1r/rSOvJAlXYvQmNZ5AW8ea/dIwLLg4YhIGcCfqhFTYG3UEsC31xx5O
iWmsSAGQEY6QP1FuIYRjzsHvoeDCuMgLlnuhStsLiyh758RTtcCdrpMAqO+sysJgRu0Ev7NX033I
Y1SShlSK0vn2akEVW0UzjWuYxAbRRjrMn2d9zIzF/miszGOgOvr4JLHq6AwSW+FbhPP/I2NmcciF
YulLgvdCsWruPiHWiTqIxrYCTiqN4pK6Ob+jYQMlS6RHNJW6rVKmlxrwdHlGA88hn7trI6M8uPMy
O78BTrGX0jfd/91O6/uHoLuoAnrPAhSXZNC61CD6XJlJqCR4e3L7uF3eHLFdcAs0XP9879cTAW9S
Rrqy4fZEJhvarVbG/x12L6lNBMYgRBkpB2x+EHwsGBqTg1xNE0CQQLesOc39JL++nuy9RJEcB07v
6LKIYhLRvCAqiYRUOnNN4YVT2rKsZOisOCgbQ7ksJbWVMime/iBDy8rKg0VvIZ/K9LyuIdZsX8cX
Qt+SpzA864cgz/QaJqMRXGyK/nQtqgDk1pMlNyRbKB5h0Up2ZA0DE8AVvrcw2Vomknn3EcSMdqRy
W2l0O7kn5+nRizm7GcAih4xWQZV9bZXi8qKsd/Gy+2YwqJzsFk4L1V6O1YgxUijQURbwJtUbs8Zv
vFugH3JV+nVSL/ReSTrvVEiZdpmOU9KBMxJumoXGKg7tcvH21ua++Ka6/tJTjfEVpsPL8z0/bO5i
o0Sj6x/1r77WL6CNQA/wh/5/phottkmDO+M/2fGV6eLOLbWGYWpU23qdlof/dmukJMF//wnnMc4n
n5uFQbaCbiqcTYPnQRZ+KWdXR3dqXF/W+RfGdWqqqS0Si/UH6i4s5fp/aj1M/FTtQGrCxywIdZnn
62EswPRUaa2VHwZYh0NORKiz/SPGEV/AppcqPGv8tf9tmDcDPC32Od4i6fbx9qaxQMooCpIm9c6S
ScesidygXPx0IzHj6o+yoOi9VcHrvPXcsBcP+k5sOP/XhnZvWJRaneLzHSSv4gLXRkquGfDoUx1i
Mn5oE6NcENHUywn64qobFw4QGk9hbnRd9s4NqID67obH2E1uP+fZZMM35PpDEh/Z7tYrBi0wWuva
asTl3FCmU97efqyrCeOkXtLkB3qKlwVIw5hkGn8/qeiZ/Co9vV8OM62B/iEV6ryyHb+EFXYD1/9x
9cfdJu15m0Cn34yp8T4YCFu5ZafUyFhS0W5gM4HE9guTkJWwNIwDamcFvtigpXqfbAJ9iytKMc4s
vWBw/fS5/Xe/GTANLxlbpl0U+yvp3lgvRXkP6nQt6Nji65JFZ9OdQeCoAkXTm3kuDpkHRl62MNsi
G/CokkK/f3v87pgsJlJJU6ZMclKlUX21vg/EkCrwOtx54OFwdD93F0kqSD2UtuG7vnPRVR2AspVk
I1xCHy2KbsNvGsbDZw2MxonrFskJ9V2ybfIREfNq6V4506dgUMemH8NQcLvD9AJLgQpsRRWfJt4b
bBYSLnRZYSXSoizh4mP9jj0pflt/pzq3/qUV3VDLg4xWqh5t0TkiPIpihLTsZbFpayxy2jtqNv3/
aCLUeIaU/EasIE7EOl6i2ShG4Eam6E5Umw156QrRiKcn8LG7soBby+DwGEbvHlVPbjwR/esKkGKB
31uidcEEsqkFAwfPLjUqT3PBzygUeAreHGspZpwu/nrQzYeU6H3DsjNm1Ax82c0K0ASyKNZe3qLb
yX6w3cWUbs1V9rCW/mBR/oBt14DxZrv1cT8U7e8LwUViLtNNFnwcGDB4UQAERNejcSU9uRHkaE/s
iGFjNXPfSXiHVkazRoqi4GzoPWoKvugjoAPXnnnLyBWoJKi/n8UoKdviI2pIWJB1PIhDVpJ7WQqA
jlEAOdC1KFtJGEuzJu5iBm///e/aNXEFqrdV2TvWa/Fg/UQegdP/mUGrjUJx0Zh5XR9Qlhrzpz9G
PhdAiETRYpH7h8Qcf7HH3M0ijqlLut3f6ZDGy9IldgGje7SZiOSYBXp3n0DMEmRmdERP7w1YWF6D
nt+Cm2whvG7IsJ+YpMWQWex0xNWlI7ng/Q8bgAYqJBXrJ9AUXkgHmBKzHJGdkZr2spswonSv3Je1
W87ThYGKGzw+dIwYr9IP+EO7DEiZUi7NuvbSPLXPxlLJKeprNyVwiuokJrPqj6HcJNoFA33CL4RF
NQVTWSpq9CeQu7Ve8hwDh/zZZakcBqo2tYmdXNVmmQbKJecU6xJeXJDQicpQITyH3VhLIMfJsRlG
Bgopd+K3REa+HXZvus9zZQJKwns3uxT58eyfnAgEVAHZ6v/oXfzZp/H3KZf6LbUyCMWOwNjn71Fy
QwKeleSUBeTarGMo+RfXJRF9X8QzxBbNT3ulibV79apyMGbnAcyJziZUdF5LvZj3SGalfSmnqVk4
uuZm+Z7fmxTsv5tIsIpl8Bl+ltXqPm5RV+mYp0RMNApkBV+Gzxkt8DP7ewSNbp0xAGpsRyGvtFjZ
Z/E16CrJ5zvKJzsBMs0K52fJa/BGjfV7cTu7k9pZZAT9iK1UKWr7+LAFMCyyfwupovZAfLRbX+YH
piB0uuShka2u976bSH1p/Or6kYyE6gynWTZ16W1x/68SR2POKPXvUZimSPhRZKsdQTQwII26Gykt
vP8Z6lL2QfKozYypt1x/kwbLo8abwhM/YAKqwzUt2m4SQYRnCFeoQm358T8TZHP3lKHHRdXKaDeC
t4cOg2JtNnKpOJbLFVTRiuuPJ96CMMUEo9LdFiIwOve8hoDTXEIUoX7eB5sXo+O9rEprCCRZSWcy
QCYRzF5sHFwsr9e8HOgBPvc19y8FagFbpZZFyKMDlJ2BCo2lZESD70g3vDdQKReUzLX3/2PQbpU7
3YVbL//qb5MFWLDmV0AMiPdhYJIbiVTZ9SP82Xb9pkLLCO62awK7B6jJUlAzjghX/pdg2Mg4a/Sz
/L/Ytp2m7WTSUX+09LfB5fRJX9lU/rbU0WSMv95lmpKLdU8E34WD25KyTs0kpwFNWn5160JT+CIr
pYooqA2xxWRjBeWUNrzig5wyrY4Hzf7hg+eqN1NT4MIb0SgGK25dm84AKbyeAd/1uvegOosL9Dc2
+hJmdBjC8SfbiOEcbFnsYIgllSPpVx0RxFQujueWmF/oRHqv3y7Hw9KqN87LNdfA6Oz0+R6ig+Ax
dcObZa7I92B47MJyOr210DKWMUv3dmgVNKcEOlQWzmuFQAIb85yuc7S+RxT8xdApNovtgMU9ZWOG
0DQTeBkgGq/wJW+j4Z+WeAGza7jEU3h3ffOlR4KWoMpnssfSvszWe73j5CyNmoWbbJ4ic3TDBxsz
1aMSiIU+k3QI3se8CPV5HL1NlMl3Dp0/abXwvmWoOXvY1Dof4bgPrfNh69GGQwZ44AcXqV23YLcw
3e2XU3CRm7PU21oCKOEIzkbE6mbFXUjnTIoDy40MFw/lIT9GbFyUYsJ2dQvaFhpfQGGVFgv1+DsA
3vJr65LFu0QY4PAWVucJSUDOgdrLZmuMHOOALuI5W+whmNtK2yvEkwEjX6YKUbMqaC4eZTEz99R+
KuyvoXPpRMFRV9BBPw1RHludls8ZLT2oIurH8CEO4sASBxXgUTksPzKP+rt5uptJldjS78t1alAg
Lm0j/adll0juIdtqlMOqJb3AQ/mR7sr/yeoYLW5r7aAI/v2aTXmtHcRJscWDc773n9uuiSiwgcYt
riekKl3bCoE+yArF3VZitHTNDqPX49719mbK+A0eKlVAzcDylJ3R8OiAdpA0YjjoCqRSvezEd6gL
kBRpBfY8iTIEudm79RFxRyYIZg3ZYdLouLCiXlbf8bH7u7GIhYQN5QUSroLmD4GbKC/GHkrlFv6U
GUtwvz262uE7ouUze4H2vK4ETOpdvOM/t9cNMZLVZC69P/vRy2RP6lbfVpxBE30KGTe3u4UzRz8m
YwI1l3ZTfUaakeP3V3G1Sb+foxTNy22NKmdZJWzlJ6Y4Av7TttdXmwgTvPpU/PH/2J0L+uIPX8BM
oVPWXFWkhoBiucQXfILDbqCeUjOsoqysZDDTFqY2533IY7AtUwSe6rSyLWThK3x71kwrxlHmlppa
RB1NODs4cq9vumzgEevKu1re7Q34RddLB0zEXBEZeSrp1pafQXVsT0Pt40chcJkCTBFAvYCDhR5F
7Al1AEi5rlbOCj2YS/m51L9jvXL5Rry+zJSGfOdup5GxQMuzsf43ezyDzEYThfh2fsrcDELjR1zB
6NryxHC4CSY6fMJH02Ve4xixW+xxX/+qyHeMS59vcDIZn9D1qXDHDApDGQ0JQyBo1IWlU6mbBxD1
29JCg0XhngxFa6GtCTNXQRQnLLHm+746oGd9nczszlXP7ZWF47nd0qG2vF7qLG1HkE1i/YUWKhlb
nHIT9xkZYXVhX41CFgVOY7zieQNf9weBJhOG2ltNK5on92FnmDU7H1D+Xmy0P3SZiziwyVzWDvTF
FahS3wVQ7QoIQumgYKmyyBbPZQvMYfTqfv/ei18fm99eWxRdh2lw26MTkDSEbwuMQDY9uVFbOZef
PDH1uwC99MivDCYCUe5pawWccASPriBUI7LL5BxrV9H0dGD2Gm7MLZnoFx7RjJn26TUznsvAO7zu
y1/9hCrObDt4yhqCIonOgqI7TV/8KjAtLd+afG1PN6ePjtQPTpgvJjKVyNBXGNH53aMbaqh20LIP
Ph+8AX8aK2u3lYWpev35XnOxgwTtoWC30hLunipSVuYHsKSd62NrKCI8QDrxhr5SjhIUk7NppwO4
2e2d2EN4f76uivfRXDILhd5i9qKrqSPX7FBGvDXlJNiHqgFtMUalmIsEe9u3x4GPQV9c5RpQ5Md8
YOPVTK6VhNhzu+rjtG/jRl+iZPh7sCp54m9nStx97pWSeOp1CxVoTao/5Z7wNH1JitZuXuDuci3s
fjkxykwe+uva67j8a5vajcSaHKIXmlG78IWluiUNlyE/DKOQBkrbTqQ6IB9opuPeaG56jhlUbuTY
1S++Uefr1PBQbudPTpXm9En7ms4XxaRczOwhdILP/YixDx8Brct45REOI7u2eCWkBBTzSgRnvPxj
MZWVD7UXnAPgk4dH2k+GeNmlqt21Hea0FMmWYGbx4XZv1M/EdmO6kh40fTEMxeQRu2lEAoTBSj9C
E0+doZQ+GbCqTXfJrAD3QL1zmK4LLTX5bpPp+5u601IZBZi0kYPQvq+/WabWm0O85nJHMn9RAK5+
l6YKR4r01FVNmjXPgP/lYwO47Ei0LLap2ldWIut39SlieWF+O5COfnP5tNJtBa1Aq9Iuo3kEaFle
r0ixjgHG+nyVNaOAXqUcI2Lt7UYfim9Q6J3gJwEklS8M1+u1f9fdxSUmbHGYk5yctm+Y+ry/veKq
RtwnBXyVrrPYS3SQ1DoAsPmiYc+kwP9Xph0IOYRG6EfeyyyFHzmM2JnyWecLfOAm8up3sZTkVIBL
0WSfWjdYvnghhY3MZAVdDk2zlaDqKWY/KqHdrT5RzEMDNaRPPjqv8HnT6oHV+J10E+TUFC7vu/HL
dQbVBo9c5+idcJa0BlL5o0DUliLp/vsvFw4QrU6um8Vazt47BeP0IuOJDZOhA2AJSaCGDbiu51Hb
LAuC1fZwZJGEIJd7kt+MYYQls5TuErTXQKglcThbR+0l8u5pV3rEE6JLEALMvXIHc2luG8QVaX7C
/A3+IZTa1YulsIJIXx5H91m1btYvkgwjG8ey49Ttl8H7XuPK0N+xSbObFSEu++EvSK8OrxyMdK0E
cS0qQaFee1eQShOYPmqPncFITThks8Pjdnf2Cdd9Vt75W+J6ErqSjpU6rAzx4esnBVZaWO0UO/EW
jd0OVk6xlzv0eSsqrB+h0wcuGCBzarxvuYzfBI1xMUb2e7CnvLZV2/IpylHjha+OOzoLPtibE4CS
7mOMS1UI5i0g4S90o4FmQe8zao5d58UXEYvIt+kZXXsGP6bKgt7SGRJ1w15LSOsQ8QtRcGqSMbNK
8aWbh1FSKDW1+n2oL94x7vXO1UU03I9782Z3T3q3MYWbOjTLM8KdZHTOddaA4lxbYuKI2xRCJQR6
7Ab8bgz7u/dtcks2hXrp3iZ2CkWQNFc2mKDLg/ZJ8blvXVGJeEjnjIUBJu+X36FW/XNIFVynYjbw
jXRU6ui84MWV3qrW+YC3dgMPZrM3+iy770/5bUgNmveIvuit4cZUmr7e2aHAFHTuoUo/Q2gC7/m5
fPcUzhOhZcRY6Y5fkUcGFGKw2XgkzWdFgbiJ7/DKxdZIEgezwooxYZzxu9EFD7D0dY0vlFJGhWxg
lCEUadWBn4953ft7kBBvLQjxyOPmRqT5T/CMoDCnH3Ta8dwP5JxlqiyEzHV5vYiuy1PF7yOYSkzU
vINoNo2OBQ0xtf1ztiGAvTwR5U1y17aI8//robpxWekAQDggpwVWWrVJ4fe+lozP1cKK7OUlzV2k
FBoLH43HmYwVKIOIgrfQA6oJZkQ0uLlBOYU0WcMJL3o8KG12wBt8raHdmDXOr8ixAALBtFGGXovq
Ve28P6wXMxu6vHmmwOwwAXa3aUiLoM1tIbzUlkinvRCr0T8QGBV6E50Dg3BRwupL186EDguUgbyT
RRsH0dFATXIx94atH0pgedEp0lqx205jntacFb5E1omcsiNKQTxKQeYp8y+ovFckMIIH5uAUs5UM
y/L5b/N0GnKFP2368kGKBuWa2k2JWQL9w4+U8d1Tcmy35DYRUbZ4SzYzBWcPRaASshw/zmmgbLsR
2bOGcOyu0Bxdyv899XE8yDged0qjpQpDAFZ0v/Bu2IOhy/bRwXF/3SgADV73JZKhwMqd95ZLtowp
AS2ynamO0fyVD6HS1OP4AXzVkcFnnnkBKmB1jHONxWUMPm9BElghb0PJ//3pkmQwc6M2kGPEpobV
ddn8Mb2TUzb2cMWk+dZJHO5Amr+JlcN02qzA9of8xjuEXEptrXziniXvI61ehLN2sof1sciXPErH
UyxBq97aZP97Vk0LofA4acRaZc4T3QHboqYA+FAOFneAdEExpfKqZKhL0XC2CLZ+nwR/vVLQzDIW
V0y7QT3T4Ic+pkWP4q7sGiGLZqztvqVALppyO4GtX85HR3zgFUUJZSeU5Klf5MJu+STGDSG+C32K
A2Q67RPDNH4P2JufNNjJ8kvMIgNIsqGvFVDFp3JqeRrKrbo53IxpoFXeopF2KLBfFjyrb5UXclHT
jyYFuIFtvONFAXzPQlL1CTZy0koN7T5fWGNtjDiakCFuh6ySFxEgmwVw4dtmRlZp9bzGp4Tq7mMF
0mNZxIBxrZOLhgQnnKPvfEt63UIKo0OMe0Qr5DwTaH3lZBpPyY0UdbCSgVfTcXp1cu/7ZAyCrD7l
y/Sye9t2aQ6yDy0/Yh6+4djtC+XVf/S/UNdpKGeIdhfSo4vl83zAvT17rQ0VpxQXpjvEd1rowv6C
jtP51gsSiPkwiN16ldeN32GZRxrzHxgueIKxymgy969qZFFj2zJWMMK5GDn+hOVjTXVzF9b6Jiib
RpyTze0+94qAwzxVHFA0EYeUlOrLYb0+mO2UT5gPP9hOdQErMhOlGuX9eo1KcWfJTXwGs6dHyXzK
XvJ6QPAdacqqfYLjW4F2Xh6EVxTxCftq3fZk24984RPWC9xw1qjvqVOw8Z+GMK65aEORIXNCv5cz
vcz3uws6WQgtFD1FOYl/dhdOn3shPUnTJ2WlSfthd7l2akGm/wmxKVuJdPz3qTYhk8OU6/xazLMF
p6WwIpyBteLx6FKuRI2ii/wUwR16V5vn8Rd81INRdKW6JHYOdyTZcBuY53tUsWvh0QhtZ3lipvhW
sFsULAhauG41VwUtqGRqNRCcWclNG04vu4pztm9mhBzIxNSFQd/6kLyFVKbxHSBUBorcAVLGhpm1
/ZWaIWNlwKMxHannthEcmSsThFyiMYrfIvi6K0xayyCroj4cP+8Hgnz5zPgI4gmK29ob38SFuiMU
/aH6fqgS03/qoNXZ+D02/dYQ++DFpyXkoZxWW+BP2OK1Qdsyw+TzTXqybLbWpBPwV+F/NG2dOwJs
N1BHRYh6v+vmMojUZw4DtuGd/N5BxOZHDrvgVbrjN6BO/H+LgPxIl37FY69DngoMggA7VYWAfnUU
lbJtN/zAJa8Ovmr5ED+bJVunfPRKN044jkufltDBhH3eATdfAL+LfR07kikMgtoyxsB+Nh/HICJ6
sfhds0hgW3zwD5Bb5LIs/bhxBovfmfowHiyximdDMQmIXeMbD9l80qv5UIkd7oGIYidj4gZDpKHQ
NeRpTmcAcD5w75/TCGqD5COKOvywnbXnCaVkCN8LQ76OFKhbsu/49iiQbeweP0Wh3Zzd3A40GIAw
jHexche4tDWfIUSPaf+OisOtAhK+MLeHLCAwXFTjgKM4BHDwsf42eUw8JsFsHdwduF+ki86YskhT
vSK2DnIld1x7I462n1fjRVFD94h26UsMtF/NWz3rAABHYwfcUGlNr7eVf8Lgo0IO+c2d0g1BpaA4
Pwu2DSpF34jfoTCL8Cd+oTJOo7zSY3ztQ8L8eGoUZXZVeAuWUXEDR4lXAcdMMslhMeYGNWIzrnrG
eLJUEHQUoIr/E5VYGp8CSuweMF6fBoSgyZtBWifS7oNtzb5CfompE99WoakdlhkGwFfGvmcCYiwc
RoShBoej08a+F0VF3EwR1HfLHskO1/eEEZhybzjQfdg00YTBru6tVb6bD3XojhWKWCTGRBvDZAJV
+2cmk8CqRCSegm3NT71KTXKuIJZoyeOq6/Dtn3BZ8pSKpaR1g2FTv0S9X070WC518sRz0Gpcx37z
WHcF5ecnlCXqNOMlUeRqr4deUw+3b8xDgQAnbUxkyC5cJdhztzxHj/Si2r/fqWSB3JUYV0moTxa/
HIXV8zPZZFeLUx/UWW4Am71sX7GSZv2eVO91jQ8ZL2ftmmXSe+1ASI+KyfCr4i8XaHGq5BvYCNiD
asa84Qas41fXmiQpsjuGgiLHho4iBn3wyToNQzQf2mccK8x6Wbojx60hlqlxnT8E4WyNFYvNutZ+
g4il8/CTM7lGl02NNWZxLBXwOf+1LJoevEotu8u6rsYgn7UbvN1LvfKyDrE/j7g4ahU6zgUnF4sb
NrHQHdRCImznUuq8rAWineyIUIr3UhA17NqLw8Tk0UR+AQJqujI8DiCV9KVIqfZ8T3MR693S+pTM
hZyWvcpbk6dl5742qnh3r3rHRIoXNSjbnG2VOHlvcgUd1ns1lEKPozjMVUoRK9xJukI9HJiqJ1DB
rjnYNQC7KhNi4qw/EpcrMp9Zv/S0KE8yvxEzFNFD7gXcjjI98GA//zQoQrscDPF7QfIzYAZtgAQf
DAmFD5qF8Mkvpu50z6k1E13MirLradfUAs6PQXAwBflRpSPBsD9IQ155ObRkKjixyWk57SOXZqud
aj1ilZFdSPqgEAJVmiIeCFa2rTk4MTfzEj3F0bb5wBknpvz02UiOz4ogM+SeI2Bcd2XECHluoJVK
Yf4YIjgYUUjKMLFOAi/lrbfmBcuqlg70fIC0NGk4LkPWM625lhuRAJMkslT1HaM6EK/QO91IurvW
GeVXEEzkKtUH9nHGJBYefSTGQO7rKWfuQPyNSbQR71r0Uc1pV8dgEIfRFVZmkyhmqP4mp24eCQbK
wnIvmPJ8+8qyBiE3e80rq7bKJaUoRmT/yTvSQfVkZsy3ZbrWrQHXmX1cY303YTh4AB2P0V0T7fq3
OC2dLT5lQ8Tax2dYTAO2F8GSYinF+zXLfpISvw0wA2hgMUAXG4cNQyICPc9a1BQaBxi0k3wOG0GL
OFG89YNfEAuKEc8IlOI35A5iKjeXaUng2mtFzyqduiDH8P+BrWnLdkgazwlAqrHy5R7d+gVTUcSX
9EE8202HS6PCzqMtjV/ovZ524hYA3Ma2aLuG+0JAYFR7CnFxBWKwXXppMnTyW+vbuDGX2mP2Utzj
FWdY+N6tUzTdS7Cx8ptfMcrb4vZQsJTT+Z0hGZNfz8V5pCokUUFWuslyEeyG8JjX+D5P5X2pg8tx
i30XNUEBjQB9NoZRnu39ygqkn7PdIt4+TnRUyUV3JC0AhS1LPb5+DbwfhDrTmlqW8gBlpAE6CHAM
g8L469u2oQih0S0OkMGUhwT7niqVkC1kahZ44nSKWdZsG9hYPGCPXEOEaEaYWD9efTxlv6yuImRH
IyrYixZkdfSlqxxOIv82rWLdc431EGrWT9Vwk+soxQwBOwbxPBh9nitljbDJDHgV5iAGmS2sWvew
ITx+x0dSoTQzIapJaNNhi3umYJNrvtsg8Qfzs50bkw4GbC8MpNMhIflAGhW3dUd4bM4j2UT9EtK+
F0f8raesRnDZ/rCAA/CvdlHrDYziju9lXhjw4sQa9rZEO0epfEMvyknuDTQ9HewIDz4MTNWijYLA
MkFKPDDBaz7H+PhCUPD2Bvy21UnFZevWfJMRV4p7kxaB7ZgqLhQk1GEKwdYRn17hV7L08VYbzG9r
u73ZJF4ITTTZwuEoW42bVUthVrALSODwZRCOPJoBRscGfcqOaB9Y+o3io2+U31SVvZVQupcuEUQ4
sakl+X+1ZAjvGgDrDiW1osojhOBpnMAXWr94JAvAYq0uaBXrxoIQwF3rCVYLl4lRZPmWHoCChKPx
0Eb3krht4fGATsE3SkPEhentwULvsfszrVcm5HqMFv2seGwxJoqLa3mUFfGAkmwYp4ua0Z0NR7H5
2a0u/F2ZL/ExWO6ixyNST+vx9T0xITLrx5BrKqAWCktIZH10r8RTqMYOw37oXE5LXMd6Xz4sV5Iq
y8CAkFtP0xgKln86wtGkjpY3V+HJSAGGTbpeAXMt+5YbhiGupZ7m5z3z/kZlk+w3ONqWMiDSHYph
y+cg/o4Cc25Y8Q5TfGuTd2utzunHfOWaBPv3PCXU8bIckFNM3G61jyl8RvxemmM62M2UNfld052X
ZN7W23FyrJ1vSjb8sTVK/SahBZ+vf1YyLYaciCe/5Xqk3CCsNjwJ+IFajPF0/pBEYuXKmRZb613i
jxuH04pg9mS2MxFNMZ6PIGROyYDFwRqEuOcUEk7HbHAOLrZgc6NmdHG6QrSWA8TPRScb8up1t1MR
AJok4p6ZpFMkXnclXHEoLxe3x6D6aPkStXCNLbBnBJ0/KTW/hVUPLLnbSacquLMsczKecpKBdKRb
n7E38ybW1oWKdtkBv1F7l/gGh1n5p+F7pk2ChbGaPibrP/ObDqjjbHaS6DuHGu5wi3ewotTxvLkL
sYzvIkCyQ1q0v/LuhebPIBf1L9vvLV1hsahxS3lkrl86nX5ylWvm95M0/JrWqYhSaIQh+DJvCzcZ
js7s0V53B/Xc6XffFGXA1EqTiNl8i3oJf/pciOoSV6kn2CcTXGJed6teKdIho3W8T7gu1UOzoMCx
mrKNv6QsWFMKSN0pJ+4mP2VD5VxndNb454NnVWdy0Il/B74Qv3Nkf/SA7MW6MQylblSPOjGn+Kc6
F3bJHhHq2DF0kwIcTGq0a6XbwHHgi9ClL+/wX8R7QMo8YBainKD7J240/s3BYdzhYBSeH6hBiSGC
VahjJBKCBWtQdUsK9SAW0NB7wyPyPo2+EczzNUBG+PBpvbURoLafm4KGO5iwuns4fSJKwG6d8mfd
0qLnbDTXEU5EzRQ1ADJN36kLOgbrnRKLFXsVuUueAaOt+PoHUGnc2OMh1uFdRivCiJ3mRNLzQM+h
lBHoOAK0JwLNocCL47GMGZw8hVlEeInpTfowE3tFE1tE3d2hNydqeWvO31YKvc6ys/jdFatrL6Xf
GGdrZJFR8XwTM5auzelGEwFvMR+LXk6eAhVABZ2pmc3siLcF+e3QUyxHeV4e57tZ1TLX78/NhsjI
kJpc5QEB0nyWBYEi1JluMsxQPeFKrBgCPNXYyNobQxUxEw9L2JmZZQl/ISqX1Bsux/7z/Y4O2Ufs
bzw7APuRZwNaAtZmGzlMedJJya3TWPZMXb6/2hvOTcuzGfaV6GcwyB/STJ2DBkbWTD5qL/t76mBy
ArruBYijvKXjrHnAhUYpBQPjMjnfByBl4Q8wLT8tuZD74lKlPoGJb/zoSzaRW9QLnIHO3N3pMKyt
DxSU2KCAhGgQpFDmvjHlRk8ytg9y12n/RYNp+Pp6HEtSJGmDAlYNXCJnAsU3SRqjqLtIl6a4H9MM
iZ9lKJWwyfhgypmdQ1g02Z3LnBV/pqH24YQ+hXv5x5DJm2ATNW9ThmZTEUiEC6gTIdQk/AIoDyBw
YQZiHYsIqbS0cXB5AhM8FVjH8ehAh+cfLdq6G5IULJtSEakEI5UXczdrVJ+rmwr6w1WYilPihI9W
juI2lnbGqQPdcZyY9K98OiL7MU4LpRGx3CitJ9lAhC8smeub7r1Mk+l/aPb93ZYxc5Z1RIAM+55U
Ip3HPNQDGmpU13Hy583kLoIlPQx3JuPwRbUnKOJFjFmEy/3LMWYhtK81OL5/KKL9m0W3MTg5TqXb
vBM6YAmFVk1WDFYSi+FVN+NGml/0W4y+pTcAKOPr5HGxL/Ya/Byb5N8K/c0ANceShxKDLhKBr326
b6RLqlbBSvvIxmBZAXBPdjR+s8I0azqGAWXesbD3oDuoKbbaiaOoe3fb02Ggt5h4x7pYk9+Jh2gv
uK6hkiiYZBVq6fOnFbNEfcvS9+3sD7pL6FpIM/ua/gIvjqcO11eyuPjFAXJZzV2kuMZXh+qf8G7v
Aidtiz9JIUCrLBQm0X6XXQnwA1ZKzv4DMRE9aXMSkPSiNTAvlZD3Iis61Hkh4bBt2JRzghsZxr45
GjXYb/JHcxw2yXFO7NLCzm5nZoe8hyKqKuMfaUN8z7+FqYaNiQq6Pfcnz+E7FbfyahojteTTmd1o
MwyLyhYL7HrhuSpa8sjrdhsCDK6r/OzleHZYHGoUt37x51/ne1Bsg9RZb5gTGpuUbo6CmHspIEWG
HrqVlRXmRG8486v1CetR88MQaBGucE1cfcJijk9+pRuIYvHM3js/XLEyjbSYBLf6AlLCSN3vwoUt
R7wVeMo3hHUUWjHDml4M8fAl9NrIyWtXOH8WmY6cZIthIZva7PEpPHiMGPOvCtL0jEMrR4JOzmrg
Spl5znYOiHbMqF7Jw0D/xFo55wTXOa6s0LYXAj5xdq+H91j7e/0bRU24GnUNYSLfNIe503GsMSZN
8hibov6YEQBsltPNjWLPD/mczC6m9GWjl5wVjvXW+LIUEwXXESkUnWsdNf3tuA9gMexcF5igREO3
7CigJkaPnxifYK6ouyd2gO4FNlYH29cudgNnbFkOo38CNxpKFNrRv7CKBMu1nl4VCUonVYBry7vy
zoVRKUr2KIjmwMhZ1c6iQPRQ7BAVpr1J3iEVEuPK+k80aLUERCaUl2Yvzsw1+tUnyEN9a7xEGgGm
cPRg8IyyzZ4hNdtGY1uE6WmL+P1RImSvHdfr0o2X1w5ikZkHs8ece8TPV8CUFtHusvx1gfQg/BsP
I5ZDP/SfbjbE3Lo6RU6WXpAd+LINuGvoYhm9C/a6eZYnqhIkyrYpgmwZED0beUcyDnm9P3RiKnOt
YEAbEPTQwd1bs0+eZZaS8hJBBgL1qKLOfCUvg0Ls2w2GYiupW28Qusgh9GFnV+Pc4BOBJXSymto/
fxG0EaZTpnnnTnJPdoNnbVjx+sw1WwZLVx1EbQzvVizvpSVFK1Pd1IuZataV/ie/a192r7mUfs4P
V0ylU4D/w/hwg8EQg8lPeFvExxZioU2ZwwMo0UTyYs19BnMT2joCIQFqAimPXaYiaekNQ6+HyrDc
0CPIusj2fukTqhSnN41RzWGz7Ae0XoWiNOcUu6x/L++j3IYFXytphPa9PxBu4FBvj9sJebMS8fsv
hSWohBr9nRbFGziyWAk6WHfKlUX8cPmWWmb5/VMYYdBdwmGjw6fTVQxTPmq9E7t8i1A+6dQVLf9U
79UBU+lP3w5LKuxQ2hxtWWf9N7BzLshn6YouUCKOVVo5IrRiLw5oIWPr5vFpfDjOOGoobuKOY2G7
vjd3rzXSJKzDr+yhanFAnFFwsZqyEFmT6hTzDjOdQs4sSNLhw4kXpm4bKDQ4T6jerP4tYcONvtmT
0P5mqrlOeAX1jGD8eb1adb74JL5fOTuGJNcDR0Qyy4a3PYLwFD6NoAI+fWmAVcgdjwCuDMuKJinT
1cswS4FxNhXQYnN45VaQpbQhYdTqz6u9HE4we1YPA5ZJwnGrPMg3yMOBiQvI//eDmKI+JtWD6pYY
uITC035xVfRaZxh/fuSPRGhs4D9QxlFS7oPG8htz0qPOEttpxkr4bw3LxKlZGe4Xvj8+FUajU0hD
c5XrO1QBAJrDvPpTdTL4Hv5nFlGkyEP6SffiziaAe902LkAGOkVLio5HRaQgGkETnr8NDozcpKA+
EFDe35r2RSRxvRg671Zgy9LmYruz0VG0FI1FSIr5x5Uu3qenxrOMozpY+RtRqdPqc+S5rJrK7DTh
xno4oG6DFnlI4Gf0Zod09ZmvFZuP38s/T14QWAc1ynhj4uoOJ1C5eGStDszs1yXNnZJ6tBvG5JpQ
WXEHwoIpAIISIQL5bjCHn3hK92fVhdRVdun1xhdubPE7OWSl1QM9a0z0is/WyY21ldvYwMHe8v/r
ImJViefqFr3BEOPhjPBWkeBLsGUgAtjkKHrURCMIVAqfO8Q+Rx9cz0L+5L+MNAKsgh0FqB5zxCfp
y3NZAhzqP9iQID8V6UhYuPs0o1I1bWZpFWIiPZcbyOBfWk877nBH7YmtljmXhn4posIApkfcMbjG
OSa54AYQuJVrK6e+iwR6Ee5p/Rr7US5jiG8PRnsoBx+e5hzKV/ZArdL4TVpsQNvkTA6/MnWmjmR9
KoeuE9nIOoxhjxIEomdaFDkbRMMX1oxKcnxW/jTUDNreuvUdMAhulhsNCBe36e1aU/UaBUL3UFqK
fOgWT3G2/X2Z6PRm5r8QyQNUVjLPBKDX2NGwSDDtbxlVufkKO3IgIqQMYrS9k/psDsb/CcHaJNF5
bfK8IQQTcBTDKm37GT8MlU8QntjLN/c8HcXrR64G6AtdiAHwPDCaWQdBzPdMPIpJh7TTBUgtHwde
IrqxbdfpTvdKyq/joZw8Koaa+1GkxcX+nfFrwd35e0xXABbgot8mD+uXGx4kBgdXhXGs4oxAT/05
IUYXxaqtvvadFIrTMszgSZW78/wGDDbh4DRpN8c0MxFmgsL5fhc047f32JQliSbg84JC4nzj7GUd
AyK0TBMfa5NZmegM1ZqtGnVb2cBgcNv52Qk1mWAPmTFT47W0MFIF+AXm+Em3VaaTTrdCV60pYeL7
7IOFGkakZQxtGNfqp3rHPSKR/6wkg63Giv6W06rt27GFbcL4ycfuRnRhAWWYj9ncf5142qdcFVFb
WJ/JUiQiBlonLxV3aCQrUiMWND+NJumfI51u/6a5Ax7pDL/17s0TClBvPREOmDgc0zwauMKCsvne
0H066qEx9HIwwPYxx+YjVThtKFUCpoGjqHKyYUp2ZL4vUEbwUpMVtRVhEL+g8ID3tXQ1pWCyBXLK
hX5eWurqEEETKWsIV/m+fx3ZRJDuHESRVCcdUm7YbKmcAmzD17jHM+mUMm4WF2Bs6J6al+Wj5/KP
usuBkQ3SpYIy2EAEnV3wwnHjIss+yxO0V5+1mO9LX+/1yKFGsPEamlFD81IMT1hz9RxZgZUsgPpk
/6aBnkxU4QulihvSr8PbHaR0EHX/InMPIwGrngxRBYdnvpaDSlaSCdfQdKljcKxi6ys358w8gcnd
4dtZvmoYcZWjSBDQ9ViVytzagEST8eEMiTWE1lXfcL+3JRStRK1o+VTyDqYN76KLymZ53RlLg+yW
kgwAq9PiLe5uU+ya8n3ue0U+m14wbC2O5OTbB5jc1BhKcQ5sRpsER9kCYhoVPhqpjoc/ahbKJKoW
HWZx4OnE4hBcBi8ks2PQY84uLQyVrmDS7amV62fqldFP6vibAD+AXJBnltBpbWUKh7Jiq9oT0CCX
xV2gwrRTar7AzKuo2aV9S7qgtpeuPccWcRQdbM+ckznv/mVGW5Xg4iB+Y+CcBFM/mFuJTvPtjlv6
TcHuLPksp2AXSIhmW6Aljq56lqN7xj+TeRHWfcCJFQOcbsTEfoz+ZGLpJxcGFd8bXBkabnKNVzXJ
m0J0z91gbYt17YoELHK7vug9fDQS+//ABo8nH8SABNBcOc96S0WbQ46a7ly90SLP8oRjxNPHNoqY
BoegwiD0aAB8h0qw1GXYxQDCG+/PYuIz6pnr/dveB5VgDblDAjq8zHHDQQxF1P6WCCvgApENOTOG
aznIbrkxBZIvXWy1lmOQ6E83Xniqa5/G5HZnl0Q0ze9KnHIpmS+MuAlWdXdcvU7yfmIfwAQ0xDI7
YYHcBjoafxkPJqqMfHRo4x4DDVKQ+uqPMMQgnO09cEyABHIUUoNGl0hYcFENOipvTa22Lebg0weZ
NXoRURou+HRNY5fXAc9zWwGee/wZqQ/r+gKmrokKQjTmxOss3uU/1I0GhTVRA3ADYKWbgyS46Qlh
DaFtHJ4tGY0QBjLilONIwPniEIla61TqytBJ0V2tt34XCj6RWtLKKmFHC31MAUF39i63albUKOVQ
OnJ1q2B8SDLTSV0mIujvu5yznzv2A78fHPWIHH9GuP2KSaD/NR5dLcvgIgRxcIEN3hZCnAFoMgeM
KyO05B6OJ0pZYSGJeLOWoK50BFx4J3hd4wlb0e9TWtjucAhMOw+4S7Xx1x8Rzt5akBychHauUgYW
GP4ZhxOMojvQVo/e+Kk1zEXjg4jJvwzIBsmn6rdEz5S1bsUt0KAAwEnoPxDayKWbROciFkSpCn9G
cOISzsoZe3SiyGuLi08Nw/hv5bwD/difFXP9NpHe3Pr/x29sOMYgHUNq3vSkgdtwXXf1A6WrnuYI
/S1xoLggJc3C/Jp2P9817zgcD7Hqyx8AJ8kYHXCMZirmOKc3GCo2tO4jTRMuTZn0lc4PRc1jRyAO
Hw1Iu/Bn3MC+Ymdma6ibPrNvMjSarfb2Ezlyn7NCL3TroVpidNkJnmUnPq9oNGCimjNzd3+x3KvM
wusDeYc3PG+oDFk4MS2QuLsKZR/wfzrw5QThJPyQpbzCqstBrQBCuGFJYRH2DcTE7ouO6lOSzO4e
dUCM1gBlU8tPMqj16ki5C2ZqixWgB80ZW85dUb6UmeEEyAf4vO2YR3cWIYvApdsXM9c4+2W5V2he
/WoN0K4+WtsuN07PkpSTWJRulYEipThVsCWV2zcT3ZKUYgZi2s3Qt4AoHBufEkWpV8OKPd3pHMlx
sONg9/WlaiW/zp0Qj9/YNnvKlFZiwsQCSx8kk6qM1FHtJg1cAcvwsgHCEiUkGrHmMHRfmf8+e7vp
d6+6natlCqIqPOO+PkI+10tkJKRkHc2D8v8U1nXxGzz+AnSq3CkV34GAcnW3Ox1uq1u+oHh+AJPo
Jnm0P+mW/SHFX3ePQgVoncod3LmFmFyFUuGcYh2unoCYFWBVKmeyTu2y7k9E8Ukmabc1leXddFI+
83nusd9RQpkx1gVwMlYrdlw6kK6UcY1rS6T0nMTkAStqszwuKV6fKNV5NTTuzsXzedQq3J8g+tr6
21glk0Q2/Yi66JrT9Hh8xt2cxWHRhorVEJ115OktgthdCHz5AjySeCn/4M9ji0+T9urplQuWTPrS
MVg8l1Apwke80RDfBpuTxwW8lsbGbD7osEjicpjuhXny/JVUTLgtsIc7DNqD+Lx3//GlOxVqcEIj
jIhymUjQxHfGvJXv0XjDXtY3JVua8Cq5iCTpaqSANjfuc9FJVd/uoa+4N4K8mk+T4B9kEK6nrJdG
GZ3zzcfmPJfbkMAeEw8Pn2fLIMZw0XB+Tb+LyYCObt3fOrgmi8fIVuuaIJUlbJjdUvvdde+OxsAK
yjH1E0/vORqhwQ7Ssz+ZoT2TNVYoT+C1I6AGW+lYEuu0aKZyVWlBjSXN+Wqy/ZZtz5nmzXuz3vp2
2S+adg282GVA4NFHi1HDQQrR20ubaoQATyLQkD25M0igNBA1LF1Q+xJUa+V+mI/Ilzgih0fQni9a
IYst4IJAOl8ohHrqIpQDf5FsYAacXl8x7EL65SnOJf9ypJKk5aHzntkSxOaPPXq7JDJt8lftq/L8
pZVTtqva5K5kh8CAdMuhOHgHPjhYfpRdERk9Ytjm4x+XWBhBBLuQu+WJuyUKE7JfRD6MrL4Mw1Vw
RQoZU7A+u7HGlDyPlrTSfoljypnNv9Topl9a7CJEZ+jCg/9ws7Wd5wMAxdVuysuJpQj6jihi3vpp
/ucs6B/Jlo/1EbBPMCJCa6LrQnZ3q1xEJlkRpPMEpEzstuFQA38rISVwRvxJvRzIalUhK49zUjXL
4Yy7Lzcl+ZyG8/PZksYoyv+rIa50cVsA6uV4ZMWSJmUsQb7wwvnxl887/wa94ic4XwG7Do+nX0FB
8bn3Cs5yWznI83VO2SGnoey6lSs2rzMVqW/P3x/XfUWp2tkdYWEUtar5KisS24X07FA26eaM1xIN
5gc2A46Q4wVrGQ2hZqk5gKaBUnwBmYzbiJSZxTzJNIBIpbWWtZUCgxvhEs6iLMlLJeH7g61mqrp6
fndwPO2RhiuSpm2S60OyIRK8Oq3mLjLvxdYdm2bscP4mwCVTJmTum6AOShZGQiRHGtgvqH410Gc+
eSM9EgkVWItLQKZ1DWeUhSp69JREv/M6Sz0HtW7kS96ZamgEi8WG/dElGG3DK34ws66QHdjUmGZx
tlLbYCA5jYFM4gANzxadKvON/cmZU82P1LW0hesenhaEy1esf7RvOCNxLaUbXbedqTANt/VGj9Jf
HlfzQEorSywOM7y7GxsV+N40PXCD6Wgf1gIeRy2rPrZUmE1HDOyt8zlcl5biEyDB842eKCz9QPZ4
fckRHipPBosaVcN0vfzbmj3RLZqzffRhkMyJcrYkgHt/O8F2VOIBKuV7rTWU9advQteU4yLL5II5
V8FCZa+rNbohjMN1b6J0OEqUTnoONlfVk8u7rUuDaRhiJ3MqD8Tux51yrr3kLCA0nvKAe9rWGvPr
dlD5+dUyfVgiNK+bMqb9CU8d8ZZ+ya9OGNPD3jocJ2hIndpNC1d8LiVH4jSCixImQwkPnqej3Giy
XyIyiRR03ioR9oANyzSO5EFYPRWu2SvMd03sF1fEWGT4+GGPT74LZpYbXgvBpXuheVOY+V52V5cd
MR71zUFHjaS3FjVMN4EzDG/jwqeplTP2zIkml83ANfxCFnRO1AmPL+bcs9Bgdh7k2J9h9tJh7RRU
I98on6T9NWZBXJ4gTWB4Ei1uaNwSCYBgvm4uyU98atlYk3kmGW2XGD2w+8QMR8+/dNg9Cp6hPMiZ
2e99qea0wBiNY+IXpTCXxtiKqSAWAIOBa8W71L5AZP0lXbDOgI3KD+HZijsGpb2/ZYpLFbpHjesP
cYwN7hvp9C83UpsCy2hHFlCz7GIWLIid6aXkQAzeklXBL9rzPq3S01Y9oEsEm+Z0MJT+yu5RN/LE
6gj8DgZRhu6hWNmSSjg2yaCK3CiDhMflv5zKfi/uBIhett5joKvOJvSvmU/wQ4RtGTi18jjSxVlZ
rdVoiMhncGJf898oDIDSdlAsmxDtFJ/r02vVIcaxgHkbiwlf2aCFZdTGeBK7K5AYqNed20lgYqVl
pwf25CI0ZwVX7MBQ0B96D0wNknLUy7YJH0vgnIfaiC4Yue/FxMtn6Ugo8wOjd2AlRxQ406anQo65
L5GXrr2eb1QPj9ClVAw5MF575byNOW7+JGcdW5u771pZuSHe+vcipsMtg2V10lKqL3LnKQM34prW
hT6keY2t0yVKWPs1bWSfDbApJCVSCbXYRTyRddHIqbWBwEhCH2jq+eRqb9ADsE+Ea4QcHqdHbIa/
e0xgkFJpSskX9E4xyi6+ld2lx0xRxS7VAzkA+UR5oB/mWcyh0SBaI5AQhsbto9oEhJJcId6apwv3
A8j3b7KCDxIFF/ctSGqWO0B+feZLDThM0U4BVLxRl6CSveKBEigNCpCeKcEfBcXpUVDw4eXlRj6A
ViS17pioqhvraMnQM3jzmfKlMhbNM4D8NQ0DiPMFymSad2UFiVMwkEh8V+QwAndt8L9epiU7CgCN
wlw8KPhKPGfYA5EtXqO7yq5OYphGvFmvy6TPWTeiP54E8+yE0aM31iA/c1yYAgcTGKtQ5tys4NR9
2WMdc7Uc2sTHpsrolYRr60Jbc0977P7jeP2gKuNwy0S1Y/zy4y+BU18UC790Nm1Mrz5zrK0WsrrU
DKQw27g43eENzI2IBqpR/z6E8Xa11yQkaGMWBwrvwB+D05OIhgbvs1QlGVCaGMR78EWYpV1GrSfl
J2WIidPyjh9CG0XqDRAEWz6eTCiUpFTOeRrHxVc2zAocAyuqnKCEVUbnKVlyoldP5YRoyFBtwRZv
P/RgQgpYPDWr4ztJSIM68Ma2OhsVWouDyEjMTmLctOBo8AugLO/oyDAFXe12ze71kTnEB4elnPYJ
hXofRDjgY6XxL80y2cMZSwSsuoGeeXr9KDfiYoDJfYC/m1nxygeHzOClS3o/4YOSD+4mt7npb9zX
qaLunuoZRiWhU8D71KWftQ0z/EUIiP8Qi5QTgL8QccEs/uknd4T472P/9JKm+tWwqXPP+wF2sJ6q
llrwMsqm53Dc5Qyk9jamzwNfavbIJ5gahZVGQa5lUeRHt0iKPJnHYy1iuclszPER2LKTb/yBplZg
S0XgBmr/87uYopPvc/4IcWtLguLNetj4aNvCwjFY78u1+LCdWIAaMwd8Z5WhmcutXzS17FhSuNxn
/4zoa3rp/58NMy027U3im+mPEG6L1D3X3sMBqvdOuhfdQRh4M3JItkfiKqDHt6eLL9k+bJy0KdwO
430skKWYzNgU1bCy4UcczgVBxV0DOfzsp4hsEfHVfjcqNlhOCw2HyqAjBBjpK8GlvmZMh5MaGN5j
pPg0o9LT9Dw9FvIqRD4S6/W/TlyiEUCKX0FLuF9rjsDhD+gsoO9wnxdrmsaZNG8UAh+s2Ki0ob5Q
sDx77VWcxHN+9G/n3VIcjSERxmwpPgdv7KQIiuvHQ/++Ym9adW6oHrLrKdD/FwqjtgidBEry1aJP
FIZg/A6BtUWLkbauXZryWaJxvodLc7ONzSjV4sZV8FObLb2ZlVQHgH0zNIC2oyw4QAukVZkTVUBv
EYQEwvuz58jXScXHdFJDbqS8GyqF+585mdBSIujeeLr9cIvfxEjHoXu3WQnwgqLL8OMxhRl/SAOX
veGDqdAZwQ3b1REtq90O4BgXFqld+1i8uFB0a19eqnjzUdPk4ODWKiHEUqlt6NSn0hFjMg1w743a
0N5/pwBQY1sx2vHz7Xq9IOaVPc+JQOIcwxeGaGgo63nrl9kHNR2qf+/hUaCbC8Uq+Q9IJisj9gLW
NBhh63fz6QrsAozqE8Olut0ccHFN4CmjefYLBxtXOvkKM+HUGZIOSxsqkIkmOkTeNtfx/wChe3bu
skC12gLvF87CK/bPNDtT+HrpIU/ZwTwXszSQv+D3Xyh9y/6D5GSgB4AgUrK88EvvukWmX1XRJLqJ
vgTEeIndoupEWEQdgoGq39aQLyaNt7CPaI581PtG1qxLIS0WKW//+79c3clT+7xOtxJ+B4IykEjs
gtoaLKBScM0Ej2fuUju+h0EtgKpAqQ1W9MIcOi51w7KdekZZ63fuwtL++hOMoogc2ijRCZqi+5q7
vjg00mxxi9XZWyBkAirKRi1ZLoTZBSCMZ5h9LA/CzKW9OynZuGfPFaU0Aq8Eq71LU2269B1x1dL2
+YEZY+nuH5Y4nHoNTkBX+8XKLpiJISXc5phE2Lir3BPRHjz8VgLogJCE6rTnPTqhvf4j6cmatp5n
EkhCzSp2iUf4h4Hbl1qR0NOlrwzEwKXMGVK+/70oq6PDGunntGNGouAyiqFWUxM/nzXy9fA0rBQZ
ZKKECtGIk1XOMNRtCAh/egFbxIRDtH0QYEVOQQbG8h2vqV4YWqBPgwAzQdHIFkq6phKECowTzmvJ
AFm+5FiKzNXSvXpuDYmVDGH05kJsqlPSAIRB0nTMzDWK3pmLy9/mCjZW+ib6gOmbhveDUeAjoA8i
gHUUreK4yjSMSK25vM9s351hKIna+3L2lyFjBIw9MFiiP8DiLd3TPrPrPdzxsYt1imVOi8pnX7gc
Hg9qdyBe6vNikDGzqysVw6WX9vKl5rCrayaqHbMWfLk8dTI4iJAdVrptTCHxS3CE9cQM2M9keAoG
h1sx/EQpSp4md/3oLIxOMYBYSNuDLdnYOiCV0rqJLOfk76aQjy/K0EHu4j4bj+q56XQjzcLolQrJ
0iuIRANy/qFGF3g5ikPjCSOCGDE3EFzI+bZeNX4hogjbzi57hibIfF4D7HK9JCdZvbH4h/Ad7tgo
qlf+BYyEFfzxc2ZO9GprNK720p5qeOKtqrQd8oQmsel6zwGbJ1Pz130h96ESXESYTcBSxNckZGy/
n9xsoW5nGutWii5vumCgU6NekZs65DiG9KSqi9vQzZCl4BmxHFidhRZBMw4njtIL7jExo2B2svZ3
9Io52A9QnHFoZfT4N+ZY19sBb60f6OoPS1JbX+Udl/K4l7JkovkiSlje8tXHfNdWm49jtAtoLwYc
+4SW36iS5gIaqD317Lmwt9L0NvMmAINOHVSQV/sH/sfPHBBXH7mxfoBSwnFjm9eggJgnQz1tc9Wv
HoD8tnXFSLCdTfwW+i1iJBEVE85ArxH/uG6x02wC2CwxYorug66xoTXtTYcnEPhGZd0FX9lbMe73
bkuiB+A7s7q04v9KKfq0T1JGk99TAsyb2n6r1v1m4SMHNvj+AsPWs77t2HUowMKuhxwOEnJNGduZ
W8D6Pi5tcoXXzYloDThv56SJUKkkOkJ5DpuG6PXKmDVgw66ZwqT4EoEsKWneTaC9j3wFm7dRidUm
bhwnmxin1BdDNb3culEyuBxMANbHYgXRHl1bAlKHQJSFymswcuyOI78lEsZJqeQdfL3i99FtkPiX
9MECkx1kGHIpIFhzqiplDy4sLLK2VJwJCHSkWRCf7YBk7g/65slYGee9UoGfHBiqmp5hnhk+/ezu
vpSPto3AOrmo8kcqZpkvcEflL/8UY/M72pGcJ0bOB7b+6reVP9FV7GYLv7Wr1R9KKCQWyZHZkDNY
ud427n/CZVIgL2iDBDymYIz1EfYNOIZf85b1RDuXk8/4ScMo3iUcPyAgmLoqHF2ySCjGBevXbu/e
UoUMb56s68AbeCCN9qL9idknEfBAauDH5ZL2lCTmvGmdcdhh22phhWoLRvJJTqaOtglxs0WMJMfn
Gfqi+L1YVYb8zEhSvKzqCS0dEqXVmwGQvUHMcIWgLFbTMFrIPmgkGy4q2MUKyuJmi/RrCcxLO/ZZ
/TMokfLIFEWJfCNkw/a6ppPfqPYOcKMSqmxLdzYp538j5hYMrUKBL0LjDD6CuPO8RGVaNlL/L7+6
OccXHKakJIWtT8waklNGKuccGBwvrOaZMHEIq3knvtTVYjafBdoMBjMvkaORk4JjcQyuzn9RiJiU
QN8pJQkvpTkBwnQ7YD6eFFNYdbHBj25m5z3JZHgZ4+KjtuKEcPVUWflNn4PPM6M0Bliq6mGJFGOr
EZb9FPjpYLSNM0H0ShhxLmd8dJ/UwmnmYGCiQsQLk5pYuYW37SxudZNKt8woVfM5TriimyAwleVt
9ZJI8vbpdiAWbS0U2o6ptCdMYS/gzQ1VEGsJI5oY5iuEQFOa+gKjIRCxTi5ZK38ibxzhKzWAoWJr
KkoOpdC0AbiuejHoV8m+t6MOJG0yPFEhcIGw9ZCtrM4X1KMaFg3UOrDVB70YaR8KefaGnO3z9oIf
7itI6g8sO4EMkUVu5KVfzIpSZcPjI6ZLKPUaRb3qb6224I4PjNYxRCyN0R+bdTOcltv7uQ8o+EuJ
UM8XbN3qELl0ViW7O/o9uxzEIG9Ph3eh1fWGjoM4zIEvVUZ4sjm8xXFSTVpCqBQAgqJk0sXGm/zE
LX3pH9y3I+3ZCg7Rv59nUJRikufBiqCMKNL5NUkGLgwqsJGhdWUtsxeGMxII7ob5mY+SWwYy1FbX
lr3ykzjvhFZ7O4sn+z+Tvti67g8I7i6us1V5oZpT03CwEzxwjY+3+bBI7e5kNg4aHz3GOZep6U4m
errmXo+02zCcoaJraK33/q1IN/jJ3Abki7RpuT5TCZTZ0rYiL00WiTTGScNCu/ILrXQkag/0yqn/
Ic6z9+twkTVxdBTva+57ai1TMj6odfQteTFvw9U036kSNHVcb/tUt6cay1davDjRTjNF1/i0yAWf
3RIc0MNj8i5VAgKmKMCUwvBtTrbQJj3FFfauyyoLSXhPOV+My7lzVT8YFnPHaK8yDrNM80ZMsJuE
klnnOYKn4z1jI4QWGcG/t2Abxs+WuIO2O1tGYQ8/aEWPqNxgfHuStuT/rEC3I+9t+N+tD28XElt6
VRycA4lHymfv187HdCGDWDGp1IJKNOAD3wwSYautud6cd7NWV5eaLtfh1lTbMb9r2QVd8WA6h5gX
MVVtzJyecLP0v4Tbp9MZKVpXT+AVAWSfYOXUtgBniDprDd8OhDONiBaLVpY2DaySzJH6/HWv6kG2
lSy3M5zE/8FjlyN6ksW82oIf2LIndzgN4K67EZ8OkuZ4A6QPv152EKV/c1PvbcHC/RgxnQRWZqB4
WH3x4Hv/UcqWaYq9wp3jQmek6pDbTWokikIQx0HYqZ07XZII4JxGZXKn+cV4MPX/lDUlZny0u8qS
Ac+fnC1v/ldLF53Kdy0D8T31mBpwhg3k3FjRVqp4D4ViIgwrYforGhxjY6IPL8s46HFSCoKOmOzv
FEn4aLuyAK59Kiv/nwwH2HfUsW/ESt1ZBHxAl16mBEEdzJ8rNICC7c2iyjmxLnZV9B6lzQ9wEF5h
XWa144v+sv8C7XLZCb0Ldd948FaOrBl4Th8PwVnmZj8qquFkrqrdqAIgCL9/ceALQfHYnCbtDcXa
5MnvvpiM+iHLEsqAZIRwncN8+UbRMob+QCgeDBOk03qcsl8tilVwOQNCiVIZ31ehFwukvhja12CF
Q3d8hyZ01x3aFgxKYM7Zon5ZKnO3sCOr0PajcTkTo4dyDHbSYcTMerYS3n9hVQnD2u65sR5wnHEW
ZLJ4YVPLagDlEPl/yrRniyW+vYCnHAFYbFxVmqK0zhb80AVTIwTue86WXiNlGH7hp34wX/CA5vOd
B4LXteKXz5Bh0PHLhNZ+NTlfj6OrfunPnLy5HlEBlI5ECnTSZ6RgcxP0nvOJ27iLDobI+VmVtkTd
Qa+Fn5jTBTsCnZ4RBYLtlGtcF/0Skf8OywlXauEuDZXzX93oIIRx4WQ41+T32c0HIKieQZRl9rna
idT8VHyoEGjHOhg6ndgRG8jpKYAArQRxRIixRtyiHq+Pmlu2iAK3wd1OBQhtcvLcCkPvsO/vmx9+
LST82ox7/4gCvM2bc7K3RFIB9wxv7JTIVQoxsKEhl/HCrFYQMZwgcKRKZhRmeEbRB7DWd7LigFvO
qfT0bd/P3qFqeoA7PQwUztMjqdqBFUbXvlN2rp/vXTWiNBPoHGOK5Zo7evoexqVym1XZaW09nawB
fb+rEL15TiRzxtzC2SPzi/5YTMeJ2287XT4T/pY4W9JZXpQBZ/s4wDYXVr9XRQF7s3uWazDZllXk
5grBrZUPeBAwX8tIOymRGpHHD5hva6jDhPfJ088Q5boCrMTVJPcAIzwxYewFfO5DBXvyWXHQ2DmS
yFGHjrJWN34hNd0FkVimCDUPbd/wED75TChkRhYrsXxglB6UgHpwtRF1AVmvcGxYhwpUjXumBfjC
4WHcaAyu0bcwPQQpZEkZhVz6xMprpJKlWESgVQ3oYvPljNYxKGqs6ONImHrbwHi1zJr0R/JtP8f+
nnHzzCMq2RcwPymfg5rQ5BSY4YNc2IuY1ERfP90y8g/rUd6mmxacOBR9adFPEQkiwSCsfvwUthki
uLBIUejFLCQrAj++gBVhHGZpC4zUUJjD5wxs17peRXzr/yPay6u9VoYJmkBgGgiqPwYl4KRTvVK0
XEQJzEt9mAL0ZbMgYqym8wbAyYJ/XVtSXoIvWS55/BJ2vacuDVr2oF7+fltd8yNxIuDThirBysdp
UTDZHbhtFZgH4yMWL9z2WLfKw9wp+1OVnvUmOQbHENRR0EIf7f/xGhKftta/eTMRQrApESORTxAo
Y7NLx3CGbMI0fJXgFd2pk0GEc8SHHd8/yyTWcIOlesgh5QzE5LdrYUArvL+pBZEm7wiyVoGMroNY
F0kWHK6gcrBENltKeKY8JyGNo1aFmDNfk+vR0va3FtH5PPUYYFT9vflN+Q0pY/vCRgGygBi4E53F
VrIV6odihpID+cu3vPfQLPAHB4oyHwn7e3Fxu70Q5w1AMTLXGEVM2TePrfveADVKE3K2DM7X1bnI
vYojGI5hCejLyDx4UDJ0nkPjZgSxfxNECjx9Sw2mu/dT0cZ67zfpKm7YdjnPYGijj8wqdWwpra/8
N1RD/Z9r1/Y1IRA8bgjTMwy9dAZxW8X785ymLPilFu9kuxakrIJqD17D47BkVD3Yn+8V6epsRyN3
VJ2I42JbslIMzIr8Hi8u2olkP/3piLLT4emKi77L7Dbzb8bZ6EmLC56pz7Xq/IPEuJTuO2s6Fyap
uL5VHuA6ByTlMVxy6b560DxsIhWKS/93G8sVu8vF6+Da8cwf+OcaSxEr6pw4uv8GFl4EGYVvfk7U
qlR5JsysXHxsr5ZRREH/do1AYbF84+YdH57faDggyIXLeuP+i7mY9XN/3pIYnpy3h0T9nR3N0z6F
yzhtPHXU3TEFe9S1DuR+1PqPBdzkuW//34ReNv4hPt15jJOphQA5JrcmKClL3DLIgNV/K2klmzKd
I2FtF0f4ny4IitUhSwOWHfs6PVIDnGKHnJNfJqJcz5mjXVmtKRDPDsWgCwlvMLqehfgV79J0gH/T
AfXQZ2QDB6WfhJRLpN7F+qkSw+dZ6aK6el7WhmGPYFs2aDlB/uXHoccEuoNqgjAHEwr6c0Raem2J
kGyUQZWmBcbsDP3Jowttsz+mtgU1Xdfh/sideq0228qiKmnBhKui2XUQUeOgmu7SeUli8/J73cc0
6GBlqmbAtE6OJyRo5BtWqIqG0su6RGHJpUd1XO8/Xmx+38VqO5g9Y3d4GkXxg6hdljCT1HqmFyu2
qt4nN6XhJ8T53asyHsEvKhVaa+bGuq7sIh1UBh6mJPORhta1vs3CrXkTqMc3tKzmi9VWj6nF3+L+
nwIZzH5+MvoyJxS6BNaFLDDWdAA6qTaLfKJstUSZ55Vuf2Ua7X9YgDbUemFNhkq3m+qRghD8qnFz
FFpb7aBbxrxMJwFccc0YAiXsRe4El7ip4evQENF4pYETaLQOOW2/oYV9cE5UFL5j1MbG3CuwSmjq
Wz05vb2baT1I4W2sbmJWh0m43Bxw2FeD5CYaGgn0+KCl8/JoJFJPhlA7XTpluKsD7Il04P3bcTx8
sf2eC+wLKsaWoSBsNQc8UBm58axRuFx6krlTSv21y/utBev6QqCS2MLDqcGxDANrDqW4IrcD1u5n
0Oc1IfC6tJugFOVxEC47VO3/qpozScoxQTDAG3G0jq3CBAiKu0gyBECVR2+xxSnE9E1VZRs6NMUw
A3lmHsSUTiznVczcJIA2doWyNJG81GR0XFjo2/PwmfhXgKVlOxctEFWKnhsKfMkMgBhCpMBf1kiR
+UUVigeti5R563Jd5dzKeCwt2Mqh2BPEp4WWvZlmWvEEqYmt9h4kEwdJvhWjpaMX8mz9w6TTzM6M
dsMd41Mbyg21wD/Rl+Cv/EQesjMN+VfMQ87u/csePt+ktvHuStNzmD+8yLx+rucaVyJLETt8hG1Z
awn5doI3GcGuU5okXsQ5IbjheqhVCA1wq186M9JuSb6aZcN80j643BKFUwJ3azI4mATPVrgPKtZ0
bYJ1YkPribq0b3kaaFg6QvbS0jpyMuV0tKNXfHVRKzw6DcS6mTUEcORNetSeKoKFOWfADwujGVPZ
2a+ZeQgxmYlqpNJ8GRm3U1pKJonkS7X8qsTKVsen1c1r5s9/Ob44JrS8X6Xd8rOUbhrMJsdXnpeB
gvoxNH/BUHdmjfXD6RitSbj3P9Qzf9fr5+bfMEGrVxGH1nBmEvanDsqYQreaxvRQ458tWzoIm+HZ
XrsaBY8Jsogg+hhTLZFu9RTifBn+7jT0q2kwwsvAK9K1GSW41GiIloNevvL9KLLOdDPzfH2eDv6P
xhCRLTbcUv1+MzXXBLdl0GAHWZogCVK0tj+tS9MFYh8p0k9iPYCs9QtHa1Vi8KSJCJgW3hqVBk+V
spnCry2myT5atuiov/nIr4/uUnDFjA1hsqcYUqINJ3QFtGMed/WmcGAxFYxbRCIikNWjqu0dyX2w
b4vLPB7cDFZLA4dUzsBQO7XRsPbWP97UUiryaUCRTT1NM8D3rQyiRnAj/7B6lD8tuokg5Yp+UJuz
TIeXP71VtvHY7dyEGmPUuo7grgm6y+66KEzR6qXVaV7TWseTWKwh+TwOMlEh1ahi5eqMpwOc7ecb
3XntP1vLpku/O1CaQ77XaEF9MEl/IMSqjP2RCoRcbpJipdbaI+kJf/OOaKAiGf/B6FMa6kHIG06J
msPYQ/yCcWCWO8jZa8H4HEmzm5sgGgFa17e5iFcn7Kj++FygXs9E8y29gIMFoJKnOZ0Ml6EKft+l
TgqwmpCA2V+zf26W9mefdP8MkjdL3ZJFy06nlyY/APpzIFLek/TJcXLcr7J0VM0bCogoLam+qoCX
rEnxbVRKCRLUcVwVYKxZB5UkMzHAk67dWU+gatWCQC9eg8Vus2Y571kFQs131nWEvduwAXWp0xYm
BszvZsm2pO3vqP9APq4NWorEbJXYn9XonmM0fHJ16Gmt9AKWzD6soeuuFeycy8gUE5KMO+b6vvhE
cNA3GCXDuVUxdNK45FmDYV0viXW/XfSCatO7Bf3seC5SOzJ8mnaTQ3FRxAJNOz6wTrFvZkAqk2vY
ZOpOWDvZa84s8ayTOXoq2DhFtjTseEqtBhjdbJDUdJpKbS4ikUFEDB7oWoyANA7Ix6J1Sgj/u4uV
RHEgLeBF0yiQLMS0O1SHqKniyAwNRzYgvpzzKQTxyHtoLb87EMjLDhYpvWYJ6J2Iss6S413AglIK
baUEJxkEw2AFvwJMuU79vdJvvXMMNqV9JRJ/yILApAeGfJRi9+iYLx7Dy25gJ3HyITG5Q2i15mYH
fO17+BqopfZ+8uubv+pKJqugH7XEUc3c2gfymH5Hg75+r3IPcIrpjvGK8bLf2zrkFRfG3BOnw5YA
aDXTKJoHcsDEZJD6Oyz0Mlt+kEWTFpSXgZkZ8L6jqTxK9wSZiR7IKNvwe7Ox3F5hz/iCEGuAh3lQ
BhepHwSDdKBd0iAeZn6HF2930Y5xUS0QFiRAbAl1QnQdt0qg5aC2ufoilqupnOWAKlYlodgTrJDl
8PnE3yQnJd9Qfrx/rZNoW5MDw0phs2Z5cYtaqz3igEm8/Aii2wTGf//8o7PK+wUrLXqi19qHzlV8
ppvozRfv5oHMmN8FEGQfiZG0175cojVFXlZjwDTGv4HL6yzL+ErQCo4IJ58DSjRUleNJHDEe76z9
g5QqJGIPV8CQqaFhouWcwEnzrxZTpII0umhKssyJfGXmNP4WQ/7rypGNgCDyIc86FtfjTgsqIafB
lhB44TiBMDdPyPyJigvH9cs+oAfSFmfcy0h4XpKaQ3o12/f0YZZVlEQ2MtMI3uNeEiYsQmBx+zFt
QeEBQzFy+2rQ3gGXouMmtQqfBJ30CkxKJNz3lbfF+Ig+YWPBdw/r2e+c5FlI+41TDRvLOinDZoqW
5WQAy1gBViwuirbY+rXZCTOzikmHon8n1Er9DFCSz6Xzn8yEbZyjkpxdirjF7Nl2ovqiRzpW03qp
srF4eeNIgv43++NqLPNAjYJ/1trwpkZZSwH6njwhy3SQL3Lx01kVJSJcJJBadNgBgkx5+i0s/083
u7eKSHAcqGmMa/eruNjVPlg97xMI0svoLfqi8hf/eb2q49rUl4M8Hspp3bf3A5T7Pm34iTETVfmB
1i5g3QRMyN05seGmO6pWuNhDJA2YI1yG+LpqtQ5o0Af06mb3SQ6kaqZgBtMx+uDdZpQ3Jvat+tge
bTog6BKzJFD86yY76Y+rWR6M1YUTGnP4uIKmyi0hkzxueqLMO3nCpbOd1T5HUTCK+07/x4qZPCl9
sGUcHoHcXQpbSIgape6WxvEsFf6ENMF88dsQG+RZgw4SyXv8BPhxHGOzomQIuMSKw3QmGyMm7fmP
eSF94neS1WnmvgzdPI8tKl36m8kdwkuNcPgaUt3IuWr2Df2oFBtqhuqu6nGCzUMOD8hZR8k7mzse
VbNOn5uwfFLtw7ROGVlgRUl88EsbCx684bpBsldtbSI+2umXoTRPytFJLceU5iiznfkdVaXV0LiD
JkDYbQZENQAeCpGSiVTtYYhCrgnQ73fxYQ3NK4PXKVWnX6w45NvPLpCO5lhJuebMswnv3tJeM/tC
iaRzaehArt+HfkO+afQDVPpF08xhsAx5DfQUu53RwqK+pd/4AK59iOhHu6uq0LGSe9RblQ2cH4kp
bZ1yyG4czcQMvRkLs3DnWSTyKn/Je2KCkcsIQtz6HTaJY8C7Q20xSdyVft9pF4PK4QpPv9v1aFQU
GW3bs/29mbkBe3hztUOKdHeHQIKBFM65KSmkJLUC62/34Sx/Ewix0wrskRw9NZSJUhYZ7QTsqz35
AI222Cmr7sWnSXCwN9Fi+ycJGTa6PuPMwGzybC2bqGF8rdYb6RXWXpWTu5uWPfSdyGHwu85qMbxl
qXVs3WUYWm5+gXAkOaBRPRn8MjGIsPrPPyxg1xh8BynVnPLJ7C+S1LyJutiTyW6tcex/u7elVUGy
D56XeC98+E9T56VDSa9ewWIeskDdQbDPJEwSUapmNx6NXhVkvGGR919L8CVCoPT/6wLRIrkFmPL3
x+AIcgeV82m2d/GqNstkanRxG/othe+jIl65yEix8YfTxLQHdAj+VSvuHHyprNOh6MeNtLapd7/3
KLme9rwjk6Oc6AfOnRiCvipoh6Por09CmbCrstB/hYd/BcZdsQSXNwr25nmvjlAd/ubCe2mNMxTf
YbnyuFpM4vB71MMtUfZa2aHePHUqVonq4xTZfpAGW9S5xw/CtFjsiNSyh61DOxIOTqJyNhRKc+o9
eyDXAZIej+HwNYVijBSQ9FhpUDRnGe7WmgP7TcdMARNv2zRO4cyjX0fic6/QtEa/tLsTnC/3so/k
PykobttLUkoKeIKYuFdTZSxeddv7RJNyEIWqUCDVIhlX+B8U669ss/weG1LdmCRejPilHjU4muw5
3OD2GyyB/vRhAzQQICV5JfFSYR+cr7zpx3YD6nY6m5dZ0R57M14UrsTFC1ZI1O+KDc8KSv/NqvpB
U2xdSb+R7RzODqaJnefOg3kn2kqB+d/g01P7IvFVP9hErH6gD1OUkMPpWBRUNUiWxhXxwa2nEk7a
V4S6aGk9yFp0bWeZPdcpko8xB3RrHyXhqgQ5v7KO2W3c2AVB8uVsPKkjI1Jo/Z6SSJ4uNE/67BXt
yjhhUclyT6TOoj98aoQatBPtGgUmBgpceN4qR6OdWbFBPrhdGdHhj4gV5ntI5tEbldZLQ7EuoQOu
IJRBWG/+ZpkTLtZeQpDK5mGsJ07/Mf6aRj9QL+7HUTECpQD+lE39To/qiMC5IZQ9Q9L//hF74z/y
AWNQJoFtYF8wSZ07MdyeM/2+/kqGBlwh8h+S7S9vXBFsDX/M+sb3q+gR947QRcnOPZRCwNrvwuCd
9ZnxSxKmVntJnW7jdx3xanS84H9C38Dj/NJ7F+f3IWmonLglI9JKq+xWWDjHXk9GGJp3VBAgl5V0
CoFrlzR3pBRGhbWJQwmZqyMgNrdFpvR+B8F88bPD1RtdvodxmW7Dk4WVxG5a6uAmakVR+TwApe7l
REd1pGfRrXlhg8XZhIml7P0PqMznt+Df6jq1130XEb7ULVlwh4no0g+0vlXJlNJ4kdWxYNBuVXpg
RaC/HisiUMYmRFYQxwBo87hFpGJbp8K6t8hPLSNWgr+fZpo2sY0m4rVjsip95zojUM4JhaLpXsNN
XaNMYPaz3uD5ugQtQXeutcRfWHxfMoLOm+cHu+BEVLXz4SbMhoPLD/iHQX6caQc2KXNDbC3NZtkh
yWyX+bAiiLUNR4YHBgIL/2xKL8hudVs4kQKVLjA6eKGm6Zeoy4fN6OJQNvGo566JwNhO/efrLdH4
erx6xJtaYCoFV3Z8DPiTV1DFTY+tpMsGydKGv9fWzwKE52dJJ5oDuX9HTTMEARPoeGsuOaIxtnq5
OVA78BxXrTbvLXAPbFoKeX743RmQnDrOoOoP4mgpY3W/OnDAAJ4tYJnyCpIg/0JVjxQtaG5n+4vg
cjR+6aIKiO8pmLl08vaNEAeE2+r9VDNchr05J2nDBIglII7vFLwFQ2ZzbxDUXBlSIHLG7TgDEKSn
c5SiiVIHWbxQjBEsMsMy7keKFyTCF8lkaZz2vIGQ6TmJV5KU3Rm0IFdwDLi84S8UmoRVZGqHpUfB
zrniKIAiAwRliQ38wB666s1/6Y9o8ZfDKRITK59KTtbJSzP65+Pxx2+egzsh+1ikMMZl7vMfhskV
6tnIj2zbqZMmBCJSCUf5In0lXlJVu5CqxzYStQ2RQA+P91NjWEcEHwK6OSROLJVbKLqkyrBQzlPM
ZfQbkw7D5Bv5N+oBvqBI7BzHIB3lerk/RWxNvHrsydpNDDqxuJvqaIEYUdE2QkxIKLUL6b9ZrSWf
XpRn/DSJM5YaVYDn22YtUb0Gw0xPTM8DgqDPR5R6zhyPPYpFjjRJU5Vi/6XhxhOTD0tQVvqNKovT
yQXe0ceibHJ6Cd4fxBpf/rBZd1bPs6g12yLVbNHTR9Rxc23dpGdWjTEudsHVZX72HzoGaw5Vz6N0
iRY91HMzrmttSPBcFpfbOcblZ4QTzzO1jTIjVe1PMCplCVTJ5zfNk25thsx6DALtIEnrldFurfQY
uMdST7bewfF2/OI7ZxMgURYIZIiGQrJmO2m7rle4e2ry/JUq5CYiWlrerNzRVsu9W7IIdXxhHjxD
bUC43JMqf1WBVMEy1nG+DpkrrISVYbzwFPy1PeI8h7cb3QLi3/zjOHaCbyPsOCdtiQt+CoLYiPiu
qBNtS3/kOjLD41hq7lpqVgEJMAu80hPZLbBkntnkFZZjGQ0bGN7ucFpQlAaoJQ0ZNbdVKzm0/z7Y
GS0p0wtH1zTgGjgalnGc6GdPf9Tr8S62VVMnbmikrfeYJ8waAniCh+BNYipoU9HTDhPAUKZrl85K
uInEmhAR2hX30hy1hd69KW8VTe8iINcRe98DHuclwGnaDSaSjYIYQE6ZBraPXjpJIXHUt1rCrY8H
g9KCiiOScNtEqYEg3UKjAcLscQ8jtXjz5jxwdux7y0hNMqC+pqVct5fx79acKhyChfcPuYEebicX
9u4o+jM1DNYjp7VKw7v7ioFLoa699Wgvbqzp61tmsgYb513dpipe3ZSfC34WXJ3iWnJ8iyVAUl0T
wTnZgIzzsKxfFaeaqri30C+qD/L81UNvJ4JinSPFImQrAtQAV40UTuxLrB5byWcKtZ4wPXeubsvK
BjfhIn4RnwyhIkpsZD8eEsx2EMWFcIs9uTUw1cMgLiSHUMpqhBCpJ7z1p5HS4d783BWYGmMZStHU
P4q/ckqvF14G5lEC+Ro57r5GLlaqi+sfJzq0IshS1GtC2S1tD7szfEnZbn4KwZ7Cie9pVpwFTBkf
iCN8TFSno7qF1cxv9ixXp+D/Rd1t6P2ttA6obXYWYSw0gfgKLbXAKrWkSm27lbYkKnwJrnjJ9h6W
2AOM7iRm2MKxDNkMtMDVvP9xZ7aQSGZ9/FwCFzuy9ax5mBTHxTYnFWN/0OOrGWz4GlB2J+1C+Xpe
kt8TziAnYzdcaOa6pmGdcHRFRpem7mMlmwK5HzmwCEhxAuQr8TO2b6NmAXOnyDBeOk0Voc9NOxxW
bcz6ZZHtArK7IQHs3ji5KcYJ7lSVRX8RcUWuy67G4rJo3CevJLPYY5+woYjCRlnb5ARwayv7uwgf
kLHJZVH2aQZ4d+jfoYhysLMiejckLViAecVApLbvwSLOhbcqOMTcv2zqXg70tAVHYD2ehFJ4HnyH
kZ7L2+DRylzJtPADW1c/H9pwUpkifbg0ij1i9dnvHmvOGF1dw/zOH/2nCdwSiyd/zmCm4XA0K8yi
M8X9AmaAji67A/+nOHIfhTnSYQAxHoSwB9HCav+ZNKZHVZgFE58CmYOoPc6nNMavFinrSyuoeD2I
7GHNbwn7hmm9aTvDIOZYBGjziWvVaQZZssYDk39IFsAtmD6rnVvIEASAFFprW4Z9aJb/lQEUbO/0
APGQcJML3I0qYqfiq3jpYXbiAB/3a4JPTiS9DK0UPU5qJm5Y68uvpwMajwrdOwfZiGyusMiByedA
JDmYvOWFQlUxXF18iFO1EUdD5O2JzLQSdVqTu6zUvCoV905tkur5lYcDB0eSd9jzrz88u+31pbbI
RAHIhQRrJ6j9is9zewhH0/OCGm93b3q+qMHARG+NZ3mTj7URbWW97y8eQhCpQmtmpLfiKMPvv4oT
Wxz+R3/EyLCgN1G03bLzisjKIpsVqIllJkiFFg6GReh7FhjI2+ubaAYDMuplmNUWFG47FSszOZU1
FD6TAhRuWTK4zPdUkKoD4fYFtmy5zWnngV8prhgFtsdQMOfF/Dz1K0mSjiGQVBilCypCnrOnilSG
KoZRYGkEgwejCzRvw7bh8ETmlbtlcjQZ/s4Oemp5t6sYuokx2YdOjvrTdkpVd0bUwWGp7Kw3NUtu
eJv85vG9Lg4wpMbLJeMeJCu/tDXkNd/px6aam0OgaLCXQtt/pe2TNWtocGhhSz6sym6/psSvFBy2
prJzj6zVGns62oVzC8WHhmQEgCuWBXTzMJ0Q1r7w8Rmr8t/rH1exOqabKtQFWGoBqQsHBjN8Vb7H
2p2mYNCdiIyrG0gXwU9QmH2MaqqNuWI0pPeBvnDSjgsIS/RWSSSG3wFj1YHMcd0VCIFYeSqKiULF
/Mw75n+Ju5nBqJZPLMKQv5am8nQsLHC5Kh+lBgDl6uYD5VXGmoFZP4+GzaPR1uABJ+ij08UyxGKp
+JZJYE0QkctIAMzNujMYJuIo0ke6I5xoYMAh2zjOq8Hv87lBMeWxkBj30h71XLHAP6JMcs5kbXer
dcottaeacBJ0X1nOPElTekB2RYTH1oDmOVsSPyXbiaFz4jrgEsa1HzBlXq1kqAV0c72PLf0kM+b8
O3pasxzUWPE8sPhEVB0jb/CONmbbKRfrQIMsAT/ArGVpLo4rWwZe2rRZZxsjO3lGV8BDTTuapilJ
g4gesfj1JnbbS4/dUdn4QuNaKDpehiqU1ClZAwpbhtUJVi0a0hbTubrnJpCTYzK+e5xoeTZjIYlV
6LkNTX60lpcbgbwhuHvej0WH5tCoUePwC26rIPkD5CO5Le8WnaG1fpPJ7zqn3JQuSDYMj2eo2e++
OShCb9h1dBVovZebJnJx+BWEYrrAZfoRVarDRwJc15cf+SECdavv8/k8DAx9RVFm9iSXAs81NzA/
9/My0MOU0qBBBlrYczDMYbjqnVB2lS2Cdwve5YGrDZol3SiSka0bgPYgSzBS4PQIghS6XYX1a31w
85ahJbkMNe1VEftQVJinoEspoSInBHYly6la2LTFxZ0Q/MRR6LfX1D+m33WfbNeqevoutd3ftnT8
Bb31rIkakw6rBYmO6AQOosK51mo0PJM/LUjrBTgr7HcPnsH316v/PUHqms/Uz3qkYvjFzfaXNWhS
37bC3dtCwibs9k9n0kTtl32KH4EFiiXcKUfPgDU5p7FWHmdK0VXBew1QsYfjkFj/cicVCGVwQZZt
4s2A3WDfe+bHBVOyAAJmbuBM0FACviOQAm09V3u5v2p3rkXLoFg3cHsnKkDgNTmjw+Er/NvCIBcu
CL+uPowf1x7QM+kfwlKHRwPr7kC7MEP3k0rBTtr8d3wr2fzs6ZU0CN8InH2Uk6ayzzIjReBX90P/
HwYjo2iqY2KiBRyYK17pKKIYc6poxjsRnmd1h++6ymREZKX7XlEUNWTAHRSb2Tluhnf4vF2Q61S4
kXDv5dNEiFqnoT+gmXga9c+fB1cWjVeMo9BjF9DJnBd8Zw025JQ07I8G6JyamM+r/d0yYDlXsQYH
bU9mRTr5icWSZ7Rd2XSe1GNEAkww9QhHlB3iPOP3a4c+4nOFTwMrcjfEio3JN/uKZIg7cVZpkKIB
7nL5fcV2EUkMznqvzi14aT5Ba8wJ7qdPWlgQbiX97cGMUo+vCmD3Vs8gLypiVUJmj78p6P8E9ajS
zYkFQ7DTZL8FqUzjiDcMV4nkyD2ivUYBtvUxYFZj3jdSiYqUmfDI7RY4Vgvha+u4xhNti4/V66p5
Mx5pFdQZTGc3WzCzHZ3DKiBLIrxCFj0WAA2MjUYqTzUw9hVW0dTwH6rD8Rl3hREVVJXBzhjnSRoo
VD7o9CEnsDxnJhFBpTFDxQ88vS6lsb5Y24vvrHV/Hn085Ny0ogU/mQzpsC7SsdXCswX7/Bx4T/BY
4J9VEa9v035rFvU9nHBeAF9v6yVkAo7N1pniHQF0anJ0Phgv9cjKd2pKgtRnewf2TUnihLusL1Ug
hjGp3pDTcKElajC1MNG0sycAmKEcrDt2AJ53ZIonSi7iSQLNSaqrfupktLXBmnK82CZwcnGQQV7l
SuqgrmOPc1nKxgca+hM07f0CQJxHZH1ma2eKPfFsHdhwuFj26gs2zGYdAZs/Dd/+YX38Pcr1QbOo
Q07i9Nc+5jlLup1zjXgEGGjk68Lpq4+RlXidgVyRRPKm1jdKz3kNLipspUhFb0o0nuSD1jnT0AWA
/BD7UqBG5MLGlh0pxdJaM5i+/sA/9g/ZSurXoOtjEVtFUnsYqwlji8Ja48ohijG3qP9gfHl0JQMd
MzTua4CPpcaN5zmgrK6lTCpFoNgfC4oRU8sq2F+xYzzaHQ4/HccQVaOBaqyxMxpO+TV/5kH1zqMr
DoCCkGMCw3wxQtoZ5PuOUQ0TbH5sAtih4wpnrLa8O138vVKcfePkDV1jPmWT77m2os+1QKUzl2rm
9CIgsSy5lCnJaj0dYH46IWBys8XFRX5SkgBQFvsm7kNsl+XwCBQT4FBK0RjQPoHByMwXjP0k9yhr
qwbb54m3RCdQw19pohUylz1LDbN740xPOBy6t7H54R04mDx3kAMwW68gciPmD8J3ZIt39/2ylDHg
jVVsYuxPCwcjgdsujeke0UIzlthCy52HJz0wW3/CvaR+0tRKD+hdQhfse3GOD+/FVmyraTX0EGca
+Qv50vborlOweLvAKIp4Ix9eFrXl/11drgMkHi5C4T/e2A2If/wgDXFmkYZ/wmjz5i53mUGaxoU0
PiSD/YTT8Wqeo+dGLT2HVMsD/ng1CChg8ktF4pqEeJvl15Z9zs2xrxj6tymbstwBPyNGlgtaN7IE
6mNtcKKa1iqUqVmz48W2z+dQaKABIN+B6Wy/UjDy8AAlBhkkQYNKywNSuPQWCIK1MGNPlXhXzB8x
4VBlTg/mHJ/AkwrcZHStKUEyHbiUgBgE6XTJxtjSWLpmOIp8fCZYeFkiqLVp1/PXI7LLLpMufocB
lNw/w7ytqUyBq1EVipSX10ByljO21fWHHYnZPQBj5CRrD/2/1inkuS0geziJEVTLdPgnBVxuv995
dHVVdd6LEsQXFvwsNh7KxNg/0bzB1dVqbyCM9VZ13+Ax6HrTvlmYscIIIptp/U277G6qQNHmu9aK
UHnital/dJrgoIZqvbYIAo+ZClT3EgUzCah1UzXKQUGi0rqZunaj8CTA19U8jF8sZ6kH3/opwwRK
to7kANcBVI3tUuk/gnaa//tGqF1LcXuSyb9CDF69Zrqk7OZ7GOHqwYuuRIulvZOqrnKj+UAzgna6
L/TLCA2XAJSF7qnW0RIK1+LM2Z9uXti3GO0ijBzeF15UYYwsOra2pXwlGeKbJKkVo0/rp4qHQHUB
gQTIxJiOEF4EfBE3nxGKh1pd3gLSv/i4QMRDLlnXUTzRFHPWENDR52U1OUo0jl5rB9+FEt7ipaMB
za4DKNWGJSKXeO5nLE1GnCk1fqQP9jZGNplGlgYOMt9ald1BLYFoRj8SKeXSX/IdCdgVt5PlQP+0
QTRd9y7Pq9orsoKrYQGmC9P0IVnFEdObAXdnTT2ZJBW+XIEHnW0zxoLwk/pEWLqlDPxReKEs9f+G
lSJaHyzIi44WvmZvVmB3ZKBUB1GXLfqyuL3pNuWfuyc9VXrELdpyG5i72WpfHKAVZ+mJkS8Fzbz0
L3rl8DdooDSNxtFPUbV5bGiFYLXy9lPTlsXObrwLhWlUhjI9+jVwG0VDaI9OSWE/c8tV/955rFOC
B/VbNaZ43LL1tAiX977yl35e3PIeXknuqrcSdBa4Lbk7aK3vS8wkHtsi+cnbQjOlgo/DO61kU/XL
UAv75VkqzXvrYHWzJANvzjZOSPs8ASGOG+0lpwhQWK3kjzIOIdcakrRzh2qoqt3LCqPOuYUiaEdC
Otthre5QN6PRbllRC0Xw4HtaCwszxs3gDA4yHyH3KrdpXdlUcicFJzqX+vox+iVRcPCwwGYKNTYw
aXcwgYMTnPJVAKy/hFyeren1Yd6yqOeqfZQJq25V42XfFfVxQtT2gd7fvYXXD0/4h+wr7dJoAUAh
RVNtGFgy4ghEPkpIcEY5tgRP3fqbVnG51Qk88laPhnEqEzA5zuzL8U2IwRYFqdzS/pU/c0x2hPD9
wC77G5NjFRa4ENbMf24ltRR1xYw35e9at9Slu9nolbn2Aqn5cEXcTQ65VoGGGsCaOpN94xc561fp
Z0sAsPR4m+txFi7Y2Ei6tqSbGZjzSNiWh07erKNlxMUWOd8bkeDmxu6IZiwKhfQdo9l3fJIDhcyT
jJerQm1mRqxa3axxqD5P6Ognb7FZfDiV/bsJS+SgoBU2TdbIaf8P6B+7nQXzj7m5JJKsfZvkpxOH
dbWa33vvQ9IbJS0XqtvfjEb+7nHsh0tR7apmL3L/P1XA1XKQVpwa/tAHXQK30oFdyf/oJ8e/xpNd
RMAcXMqYLDyAYWyaDzjRpjWHWrC4VmEXz3pTuFZa5ZZ+dlIwXIwSah19H/356udu2jgeX251aFu7
lNxU+SvlWo2wiDP+KiwrqycqL9NCkTi9Kyy3qSPo76qBR2FfkBpEsoVLhCj/rQ6w9TSKAis1kLQ3
QmxkFagcVCt9az1cQm6FOLFucYPE7v8BeaTfsxpjqWbIT7gsmo4aGBpPHCSKrfZRNhfw5MgjsVpx
mBCyisZfGu4Yj0eaReHqHDB4F3hYwLTi1kFJ/UjuDUtkPmvRk4Yx62jK3fwf7ZbL2nSNlsl0bYtV
LpPg09EcX3SPGrqxnxTTgu3FboaMUtgV3XdcOB2hf05mzbJs3zWlua39RyzcTfpTBMCqsVTetTS6
TMDRj6eoEDhsXkwuuwHw0NwD+z5+f8A/an6OsJqhNRUtXiFjrUrMryU1G1fghwVqizjyfIpssRMF
Ol4Z6KN29wsahH7/2Lb33OrpfjKiFAXfunSaLpwqGkek1JzI14F2nQjgXU/oDtCdkZW1jX8L6j/2
OWSZKZo8CSYgXs0s0R5QIA2+8BhwVrQ+wXkoVcJdZKid289kxL+vhIM4SzlvHa24Dgeh9rXAuZHM
GGOf2VfqNUQdcfcCH2knkv7jvvwhCSO1Div/krPn0PzSVp4s4WXEn4tIli7XvAte8RkbYowT6yju
ezhrg/NUimjTMQcxkmt5te3Opinb4qpGiWBAQDZhMmre2N/MZpcHRDFr4W7w3H/edX/dNb88Fahm
sTcUbWLsL++moPlAGCjMeZr+gDiSiFvbDxN2akilPO5z4j2pT8sp882M8jkORhHyiTXCcBSz4CB8
7zzdeuGkSJS0A8kC4cPUAwIO9QCgQY6pdlviz6Ck5FaSnNsNWL4gpbMkOPl3gdcloCRZjPyJeuEr
vb+o3NJSs3ZDnUZB8VmbH8ZSj79Am3+mmSKR3lfIw6254zfCsp+B753LAo2ZkoYHhUXX9VbaCPwl
RbSA7l4SnULGdMHxP/YFWt2Z18nwV5euPy+cyEsWZQAzxksfBlvsbWHpuVghMuWeqPwf2XFmy4WT
bFWsaEPnBAUpqcBZSb3U/n8HRsiQILCXaeJm5klEgvRz0DTkFBeiEVt+XZ7ka0Cnsh/u38jPY+cQ
V9HhwQdlBcFHpYDe12fcGpC8OPn3X2Thc5cuErhljPmdo3wn9a2yqP3UgodsD/mYwWtZvtN1y7lw
qSV5v5qQQWzTZfV8zLGTyx6qwkVaOY6wp20jF44Ni79yM93vsU20c/cDlOSqsEjL2AHXP7AIZg/8
+u5f/mWAY50VxcUaAK89VdA4FKmOkfdzONmouT2wGfOFY9eHf1jb1taaO6jO+iJoW7uHhNTt3IaT
r1mRu7Opvh5u2uSqFbnztoOzQVgwiEQYR6xbZ7ewOtd914DY6QJLa0R1BY2riEseBrPBfcn8Zfau
cJpnbI1xe3+BARreP5DNHdf8qawawGC3mhxQpVv0YdoYEMYCySzjcSjLuPTBWvw15dq4uQ4fKLfZ
hFnSY+nSnInWCUiNJah9CxvcV/xs/Kg7Q9SrTUiq2+JaTF58OTWoGKNCppdkcoyjezXEQ213qbOm
UtcpqjAgd+eDqoL27dMoOveKn74NXKqoAXodPpGMGgggAtS8kTsDfnVH4fz4PZgSdiARyu5IJn+u
tbNapWy9v+cg5DWS3ANsnl6eCGtGD6DTA8lh3tgplEl/XnZlObxwwerc3njI9QQjaV64h1EJuxll
9X5l/rMQEIUIQ0aS4LFmxZ7rQkshoTKDUDImw2C3pyPWlvhjYijxkI33u9vowOt1y7nGT+0Bd1MZ
8VWmPD/PAfTTq4QvQgAUPv/j5v7ZcSuvPZXrE+iBl0gt5WihkfSle/VNGceVF+zo2ZhvjD1bfAnY
eVFq4583IZIkC0wWXXyIxaMMYHXljMJ1HDBY/+k6S9SIroJGBPOEr0iybmiG2dh22pVDnm0imtPj
8N5Z5iVaSARnxpUFld0PxtnN8h05HoYyzKer8hdibZ06C0KQfgkbCAChPAvfF2cvIouIGlaozkxH
gECgBqbc8XmHXaLe8NaKYKthSuWDZZ5mU5WYSck/SqYDx6n7gAz0DcHk8t1BHvFyZOQPKF7C1r1V
GAznT1EZ2MOdxblvLVAa4xq4EUUQV4gcMPCyWwfVIrHkpFr1SpmnXPFZTF7DzgPByl/utNL2wf7Z
/gJXlP6bJlwYlFzfFaD5tWMcA8Ca5l0BQUyQJ+IQIUCTjNCaRRDFHmfM7GCbXFpEQHu7ylOS1CYI
wr9xwUd3jf5yuHNvtgvvBUe6pxsrUQ3WiP1G+C3XHEJ5jNJyeCPsUlhHpF5VPEDLw2SdJAXxJEuw
ZCUOczTa+spTNGlebyvA/BHoLX4ZMjg57zyrghL2ND6lXE04blA+14QOECFXmLpLzGeW9lAHTaIm
nLtBTgAc4+wzhooiuEj0yfPT/TnCF+wJ/9VOfiadw1txTCkuCB3LlrvOG9bgjZfdePSBZXINY6AP
aP8W18lLXax0PM8fdJSzsoMdvjN8zP0U3GQHnOQj11Q9EGk/rKoJdsr9lPnIk36FGwh2TpZVXJWE
gFzFTfO+DXQ+FKKc5jGhup+jsHDNJ4Mpqnz1+w/3C6z/PjkLMoCz2OvG1u5MkDR3+q9SSIz6YHpK
iPuh25kE13LTcNNM/SpdXbO99ktL2D1CK7+530+DCRZhj9lgv3BLiPJL361Gy46xDqmAQ4y+Z257
8RwAEEqd27+t8JScN+tAeA4p2XbQuq+HA44AhD6bpZQSZVfinW68d+aiLgrtGx8AjhARI7t21ETy
0an303+YnY/tnWl1OGu95RAtYexPavCUZNHTJrsMRGLukrMqcBx0IKdmto9JsiHFAzdap4Ernzws
hNQZ61088ndjXjYUT4SLl7FZAsKTbXzZhK/bVlRQk+iHBR1MGdd/J4eBfnTsXS73x2oCURvxSu1g
YGwdglPFx0kFs5IxUOfWTjoovayt8kLsqLZSB/tQzBvAJtXbsCkqNcTFEXEHVGOLDc0CWUfbNWsq
7ugFbF0pJ0C1h1gi905uRsQlj2rl53ykwemNaStraLg4ObTApa8SRcZwgxw7zA5Pgogy1ArumMgu
psz5RCrEniptlsbKdU4LeWqPXPYdid/kMf+izR+lkDS6NVUUrTJxYqI9EmUvxMVe+WUX0Y9DipXc
/FKQnvQ6tYbvKpE58d9U+d4zLCYYPwhEtjsAKZwNlfKYACDLe/1QAw/w58b+jRJe1Zd/ddYI1CeD
cv1M+uAA5HiCXFz+A55DBBO6v5/wRTG6m4KNd6agZPv4ViBoTDPH8Pq5qXHC28Cgeb2P4LHo30+8
TtxX6mwSw9lB/ZVRQ2bxjV+t0q4Yl0CF1HElo8vD77qkryeOlQOK/dqCgZ+Nne7ScgxiBXZf3dLy
IMR8OVei/MOJlidqyaaYBaBnx3PKmNDBcwpS5s47ObyJiZC2+Gx91TYeNoeMVa7+TCguqz7gPEhF
UVwtJIYtqTvseGmlGLMmJ0ogPORe/BdtBBRqGJo7fqyIkFwnsja4DW36HcvM2AqqISe2WS4+NpQ+
zlKjZXUtxZyeKLU7AvYgKwk+jE9m/M3a+SSLRwv45mjHCTF3OAa7kModxaQygdUuQX1GO7HB6W6P
FMtaP6+DnI3nhX56YY0EZE5rbtoE0LVHm8oNyuieXGJQu1LFrZvm/Uh5KKfX0pWBYNDNOBiEnnYy
1XZ9KDsPp2JXMtugQ7QyNcY/qfsJ40gk/5nppHxZM9vdWXHOyALEF9NxGPUcbt5SsqNQl/0VkovC
/LVgL4N5MR6KBYJeephHPdS6E0p3o4PAb2cJ3Z5QsrMh5jo2/OOx5R4Ij8fgQzhJAYfpXSnFbb6B
rrRV5aT30KaI4xAAcs3d1hAE65xQS8uXYyhgKy4QVkw9NEHNyTgm3WnupVdDxGUDXb2Wdwt67FQb
6hRJmKOlckjLVR9CrqyLntHNXOBpml3ClnQuPYeF28zULotvxcKF7PdK4jqZZhkgOfcfnLE0lFCD
4srucP7zNJJlDgivDROcRdz9cKm4ACSmle2JEWObOAsvoVGgqKaZgwpjP21QmXsz9JmbrgK+WvO7
clYbayhKnotr4R4fRUfOB2vkTtQamAhKNmg7zIWisR6QS5GPBk3TtJ8NH/y0TeKD2d8in+g0yAfx
tzGEiC+NsM2QZ6JAPXWwuJ2jDsK/hfAU+zAphbadKBdk2/zUnHe0214eAMJ06F/IoVf9t7xVsQE2
PT+dziyWv5eamWkYMKNgGZdd1kQAkS3naiATFu/udqQPvJGBkiI5UIbOYBwbyDmIGRkp14d590jx
BMDSkluKSxbmgf0VwYZlXTQFKtjUMTCMpIH7lCwA3uog6XkD0IBHuPpUsyRJjPJLi3+3YDqpmorb
IqcJsLmoDDkID5836SgK1WLRrIbEZv7F3xYPN2tNkrnylNv+TajWKVP4Qx+hbACmH1XFUFMOTRKW
fHlbcEQSNVWqJarHUeQU02UzZmpLSenYddeXJjGgD71XDAUOH64F1Es6ey12+Mzfb2ae6tq40WZg
wlqkjTi/2T6ymripyR+QXdQMF5Kx+JwZQAfIDAAG5yEWqHMDfNQbAKdGqZxhVG5fnRW1FvVYgmwg
bSFcizqz/vBGy4iOfay+6bPRJ8T8Z2YaARHEmDE6BqtJoKUrm0Ripk91tWoNcZ5Zc+o0SihOQeoN
ooOknMPsZx5chiiosKwxMCj8+arESC8o/6cxA4L3t6kSZ7c3M4ZBsO9rSR7mLp/zHyjBmQC/SMyr
5AczDcWwcgsLUUsrDgF7Utt9cDcUyhtdIWLSitwsmgaYORn85htcIwyKA221TEgGoO81r0lIzDX7
pAEIH6UhbWwByQ/rjkICoJBhPe0IGPvz72k17LmqaxWy11bkWXgI3ZhswmJ20nRAQlAPZbiinp08
yHu2kJMwP/jMR6qUyVOLIf2k/AWDkD+iMbkILdoxJQE/k2A7ZUUX4B9T5miL15wC6E68Cwb3GLTW
eoHEq1hFhCl4wU1sctXazaotg7C2mo/Yrw9V0Q939ZbqgPBO2PBia4eJbIs88l7bp7oqtZCn/gBW
RrTyKyHP54oCdCBNzpmD+N7RWkRTysOIaUJZvCCAOIAVqaxVOqpEauI+TcyWOXC6jFYwpFTvf4uP
MDz5hp3qFB0SukplLMrIkSqgD2mvgLUVycbEtRCCfNEdXU2phwRrn7MuUd+T/ZZBK/qGF5ImARaZ
SYag0Wpv/BoCd2WsYCNMrVZdu89esOFJbEXpK4re6w2bpj1ygT0hwtIZC3EHynuZWGOEXcSxQifh
mJ+vYoSxJ+I5cDSNvmHT+259qdXVavAVfuNz7KpRdKkKqjSYaOCJyEfVqANpFB5A0ybSH289Lzbl
WTc7k3xxkf2wLBBlkUKz4E1eLwmBFXbfHawPV7QCBbSPfxeFl93NWiYH24Ssd2GZKqAZKwOQMFn5
HJ/NZStyr+HuQ+ifZ/oQlcsLSLgDYc7saVcsoW+P+qAFCegHySN9NOnLlMCK4CIx9qNwYQMwpvqm
CfaLgrkN7GtlfY4aRRJoPfFspA5Le/fcjpAlqXAAGhIzaG0uf3Qd2UfddTF/UARBASHUroAhsa+r
scfAsaHO/rdSFmq0NxSxE3wDmCLyJrH/t9ig4Wf2MM2AWU2Qvbj5aMas+9uu6DY9v75/cuGzdpvM
tc74wYGoKZaP0xbfL5zkqW1nVX0ZXVaK5EzRBk+bkCliTAiCqTe7/T3FQqdTaSXxqd5ppDC0+Rkq
53pVMS0D7ZUSc5B7dmLtStF3QYUA6vY+Ws4pzOskVZqRIO7OC6EChvsS7a28WxYk4CBgkAx9Hu6Y
y/8pcV37qZFbcc4gDWD49MRcbuaVtTZFOq7KY9MIOdqcVgUMlOteE2QFj/72Tv/hCw9MnJZO9OO0
JaEnyRGdHzp3gd7V3P5VQjbYCOy/tNQLT0C/ZUj5ftTyLzdSnOxk179Ve8UD1ZkZShBqHHA0gLQi
8mQMCTWLnYgj6tK5Bsf8gC9VR1hMC792W/3H+PluoDYQdLNDk0+j2yUxQL0EkFJvFV1aJaWYf/j4
KedhvngaXE6iOa0tmeE3hhJ2yu+9DR116VRCo0zCqWajwZYXBtRNNCN2yLMmIumsk84bRaZXlOoP
ojuEW5euMZAtbFLdFlqVNDM9mzu2RHMQUQB4LfYzObRAGXF/NaIyTSXs0GfZxQhHBDcqSOHMAyT8
KxXQ+h+xFywBftSLU9ymgNUw4Uv+0i5dB5W374+mCOOXOkclTU3FtCN63UP1AtHLbi0ryEsVCMdP
kSlzomvidG1dG0PP5Kd1tG6ncvWnNmAqzrkqi7FbZ5JwPpAOaFMm5ZjtxXdlK8eUTj98eSnww6Cr
t+d6bOqfrHm/SWhe8xJQs+A1i52SBhCWLXietz3pDBzQyijoxz5I4IWXvgDJKnIWq4eVXQJTY3WY
/og3E4LntAbPt0aVZ6dwpDYmg4utEBufgZesP6LLqV/ID6YwA3fhwZ6a+MalAMT+DOOwWV/NBsBb
75dGSSKODNZJ8nvnKg0kwYOIc+mzrgc4qIVhs/1kDaV/WoVsWC6AnSgbtKLVTPYMGziPANzFKRQU
USC62imGLUeEruw4AHlxBEZL9+uVmzWkiPpH5FwnaJMHWyDZwPX3oanxSr9z8iJbygMlO6fBrcSz
iNtDAmcDxOrOB22vIJbDXVsFgkrk9/YykK81TSRmPKVvsRBIvHbULODaWuW0RUnLYgYDLJdmnJ9s
q66++ratSHc5LmtezAy5+gFi9qfM9riz3yJQUSdgRQ2rBf4hcwL1UlZhus0MGOQm0W2qfXtU9n2x
oXxBfcEcEmSHnbT/OwJFGz2GG3h4VLG6EWI0lGkGL335VjNlfg/KtksT8/vEcgW5eNPKg9b55pG9
Im1c1WY4qLcClK8lLHe8imR+eKWiO3p+dQLqwDhkKMBdR+bfpCjMyWWRjaPp0hrXlykiJhZ9mf+w
gnUMdPTC/HTVhq1tHiscVpEMMXBQ2ExpL/DkNlNzq3Po102MsVOH3FklZe/0qKEnU3f8BHq6DxKr
SucW9Y+/0HTifQjutLKxKWp8L7lpq03F/TiR0YZT0SDOW4sSH/HAzwW0UMccWWuyD0SP4fw41zcw
o0REQySKKV0NqjI5Dal/hCPoFX7D3bsD4DJ8OFd5qQcQg1FiXtBJDCmTR+y98tldO/RdoSB+in5T
SoUesekK1yv6lYsYDinY55vZ8JUqN6f+uXNxqI3Bi0bmypnwhXx6WmflKYqdEnBigye/chA1z78Y
ah4leyOpoAopGs5QOGYeueJkx7a8MZ+PFai/eS96J1awLS7Cuh6R2ITD7fDI0jZuX9kD4Hs6xp15
2IfckT8AktntoXpyLKoEGPs6xM0m1Q65aSpn91p+RpdUa2Xf3F+LaUCqFQuDA8fC3YBv+cmeRNmd
FxeqQzzd85FE+G8vV6luEAqmeRN1kU5bnJk3Y4WcNJxll6kGWNtQZ5djwDgQyRoEBhJzQL2CewTV
ko2RSXXK53Z5NVyiSgm04lPnyc1x04nL/mp9cA+LspYqkMo4kdmaQdmY7+euq3Qmo560HIWZ2jOK
l18T0SBe/bNJaMyZQpYgOV/up9NqJqkSUXadDEgPC+smi9edkFugTFUsNjM9XSFFbE3Bzaaowsva
2tltruTcr8B6rAuV2CFPeoJ/EVJ9UlmIZoAJ1NOoyG1wEKoyMrnZExM84wYf0QDM4UOOB6cCWX87
hhswNySnkc7QpEqC3UPwUt8K2WOq5rV4Gsvz2A0ZlkRziwCeFOruE92REaiw5kqh2wfpGnk4mLBM
LNl2+WoP/uQBvEZ4SMZYVUTSQonnwj7s/6N7nZW8VVMRS8KbpgjRqvEb0f99dbB/DnNjStzvF0ax
MdkHHYtA00YVFgy7TYvNxcRKZpDrrPLBNPx6WUx7IauKikOmXw7sJo8mMG5QtELEMqB2C7sruSvp
wb0OylnvbsvzK25OqwB/k3A9Cgf6pgcBju37GlqB1FAJzoo/nAUVUaf2vKOS+VuTkVFzHEmqeWgo
41+0VvvXpOVA/wFdiFDkmOVIOnHSR0o6IQ/6a/n+6D3ef9mZkXKPY76k3rCoGIfUMetppytQOFtQ
ZQGFfFJIxHGUB+XhjCxjUGc4CcVrIb6jR31mo1LM9puy2wHod9YG494Vduy1wRJ+JMpjGVv6+Gbq
Uz69C1bDOZ7/+BKfAe27h8bCG+qOOUJGUwXCQB9Dhwefem6OdhFkBh+oBsr10jlDoSz60pKVTK1A
5PyaIyfnMXuHoqOUMT121aJ5sSv7Yiqc02RNXOda4nSe0Uwwipin7LOGopQM8gZX+/nYXDNNi84P
mUbOdwaqJAU/+48nkqukTmm8lX6Vu/Nmq8xIyp93Rmw1MNiH3iyTDTerq9mHITME9iHk7S4cyFGW
onFXSz2HSzjlFB3WT0Bgp53fm92txfJla+GfmipFlZ1iGNZrKBw9lHHjs+79Va3eD8bikIwWEXqV
jEu0ZhO2xqKaDTOfwEo/XwjXwNdZCMjJdPHPUmHZHsAKgj0va6LzVX+3d/Ak657MXqBC6kgRqozP
KMqwZW5+HzqOXO0W8Ouo2ZldYlFD9AF9IawaRn3SLmcCGboiFn7dbYWj5qPYFbHN0m6lw/f1qDMS
0V/3/ePl9+CqlncxTFzmXo+RtkVp6ItSD02nZPEvabFe2mRO6OoCxwIkoeLDAD0U5eMC6cYz+lPB
1CeuqIad4mtNGgd2VsTLgoxFsBTwAFT4WpNZlqDm6BweGxS5PiGY6Kb0m1QqtVBKcURiHy1MLtGm
L3Z37uvIHA48Mf/3L+vKDzsVqja/eLc20KaB3sD02rBVTG0eSM8hD1dP+iMJ7p1LhhEVWLBUv/D3
WfQHc25UeYDevRz5rMewClvyEouhfZMAorm3dhHr5FvTI0Jd3bRmOSK6RpyY2qPUD8QDwSa5dgZ9
QSDR0Q7IMgOZ86L16kNHJyeDaT3qjRhamPu0DXK4sAxUZXC7NULFfRwbxMEvTBAe182n9anyamEd
7qwwjT+lBEd2D9yCUUlBEAxN5zattD56srFWxERowSyMSiw8K04lkRlPygysDffCvBikqKo1Zu16
s8EToOAYoxr9n/SobzI5lFtzvLTcb2WgXZ7h9dO82826NVncTf6edFTdvUyj1G6F6lhfoOQ/kUPQ
CwE5lzfvPCczsoyUuep2NBPaxQC+j97NbihpgLCu/oDc4RvVe1ctvl5rhpMmwoTQD+CBnIH06pbM
rJtEFHgAqxPtnWn21ZTz+3VSdaI2qrDF8KVD68Ly/a+Huy1D8tTqj71NAXBGmni2Zm4RyNAq2nKo
PIzEybExYDDybaGDqipP6UN3JCdNgTZcKszVIRCO9xdupu5q7BgnG6uzuyUnibTHM+oFt13dJAU/
RBKV0mao4FQU/6KYZ7L3YI+WAoLEEAImy/ERaV58nRaNZPJlto4W9lPOk9ZEvT6zIkpihGKmqyWi
utO53g//3fh5+nmXD4fkqrwQ/HKcE5x9Sx0n1qZLbOo24xXjvmjBoPCVbWZNisLCHTAY3AXkCawO
0hCMt9+I4qYfdrGTucw6ZNs/ybJSQThaPkRT5ZUSlJrM7jqZ7ELM/PFik7LoRYHNiTUP2FTy5Odw
9foQR8XRBHHgvvbXCMsoyVR5CMeUcoOuGYB3mh3ObtO+bIybIpyIaj5F8U49nOX3LlO4kjFh7dUe
/8/q4DgiD0hGeF4T/MbiwxDOjwVZQRJJtPU385XPP5oRh4d9mI2wlDiEARKjzNndAA5PJoopQ/E+
wTtKLTiwrGG6pSsR1oKB0ZE7w25vBwqOX1zW3RTYKHO6nbh7IXL/WhsK/W8dnIaQTDa3j/YCrmAD
35hTAEeKZjU44iDb5o/pFh5KVC5nNSeWF64JTBt5t1ZMArmEhyc/5dpNQlv4qa7YHHr/yCPXu2AJ
noxJWsDS+lgLFQet1uD9iobIEQ7liJG8k30dLuw5lfQ3hFz86FRU4kyf/c6ZOQcf4zQTS/CZwOj2
udUQJ+wWYDyNcDNFQU906gqxYKijfq1m075gBINvldCshUvQPjf24cFM7MroIaK0c2oZrQryyhs8
9S3gaHbI8/s9TMXz2Has+MITCMTWYmOER2jDxv85VvOQGlHuaZtrYu4vCzm9s52nDK+awhDfTfTN
Ks7uW3tEcd1ly5wYfA8smzM3C4/shAqVhB8+r4Lswtw3po4SpuoNI9RC7stcv9NbBxroQb6+pmTF
1i2H0rdMp3TUQM1DVgwjAAuWMd3Ph+jaiHOOqa6M81NQ//rwfPIsCqBoXPHNfqGSqCFIAOHUHOnT
thw2t9yDgPKkb1Ku8bH4ubGnR6aeArGtjYqML707argu60uo7edZPBF5zcU9JoFowh7gut1NC8Py
2gWuIk3A5bc6coRmr1S9vYtWi6RekkvoVPfsfJHMU0ThfKgsttCpSz+r24jBNxugHVAoBdbxFRcD
3XXKXJCnWGSLeMzlhmKHnWGYA5J3MH3oaBS7MjL1tKFFn+lNXOQGA7ElN4+EsaA5z54czhVe4fED
e9YCJgHoC2kQ8SxjxEVgoCtHbdhACh0hJNzzhmyS80Fg2WGjGTrlERRUUaItM57/pIXsW9lLonz/
BqwCiLACbrwYCy+0JeI4PCbR6yWRBPDMHTEFWGAhmXwtyaPCJS6hWP4I+qgC32FMIbN8luglIuZL
cCmU9voxcswwOpOIuSMxjo/n7V6+t79kqtzVbuI+GTVDfFu15n2wgv1G4aq4dSubEmHRal/POFCg
lnuob7mTtKy67v6Sja2MVYDHB3SaAzCTaVvA2zZ9XyQ35BO9jLRjS1dEas81hTTICHyu6Dp6xgsT
KtdztvVVSmf68ZrkOanL7g1HvpYMgikwCX0EvH4CYcHq49J1F/6tWKiXckC+CYR9X67vUw4VA9EO
kdMTMNYfUX93oZFwA+3vcs7JZP5+g2VKpQ3JJYx9/pty4Qa5Zfa4Yts3tLO6U4yPul+UGiL384Ur
RcHcPmMe/JTYSGom3tAISzL70wJnVkZR9Dzx2keNdnNl8zD75ypkz/TFcDuRo/BcEVZFVHDgd1zC
OPNCYVfAhx5VwcHZpDOk9/3v/2CLSwYmw2Ro/ruPWsVrhXhQTtR66zqaxtyLFmAm2W3TBo4CTTut
XUhQWMfGx5B8gDKRz0X0pGG6hHTt7Y0mrJU+CQfgf5CNS6gZ5wUIefGVR1KgkvCtQdaLz0SRKmyg
WmvwOXtNB13wkf7VChCKcpHMFElmcf2swUWoPY7JWSnnp1YHxKXeUHnaDhz9otChQ3T6ljlzowLR
iUryNNyogxy0xTguiX9330xFY4aUmDqdWgf/IlNXYvC2D1rTHGzWpnKC89YNm4JXLFzbyG3Tia0w
hAHX2K2wknLoF63VEUaXrXUJCVC+3/TIs2V1bKzLu0Qev3WXImjQUlZlIfd41eYNVVR05DQI708S
vq/e9BWMs/rvXFxo8OjxQnpqtLPkBu6+/xrFJpV9CikQTrDiK8pj0EAgVHNb+DTtF2oHzQyaaFAm
p6qcXBbnH2ovQWVDX1lJuYLmcpju/f59tP2uqUcbK57Tr6zY8C3vgHgOHI0mrmycMbeJpUKOx0oJ
A8f/1ju+nTea9UE4pBlzLNCfoN7BVuGUXNXoWGUD3fIQT6aKH9DUDGf5m1M4At4K2b6+BVObr9b0
mawGpKUrjb1eRrWKaL9L9Sym992ION2CrQDm9F6jvuG4tJlnTJaEMDeqABFdEHiiD9TZZt0t5FGv
VwLfj+J69SIDWkEvhMVUbdXDrxZj+4zhYFsI3krFK8EOydVL1Jj3eJWz4zzxvgFvT4NDCc3LLkR4
SLznABSJ2KENJIgSQN1hZA43lhFxVmckbsfY6yXJM5ODMSoz4eM/ux3nBxf7twRhk3k0l03Bu18j
4QMfmrqlP+AUgVzwdOzvr2bWqeSlqsWr4qnrRQzKDptbTEXl1poj+caxt0cvjeUfScE8LcOESbV9
VfP3RURlx4NCbZO0DSs02HN3MeUaoQI3Fig9DkvvNGBf6+VW83+s2Cw6qie7d8OrhdywySCBUzS1
9DUZs+Pq6vAfo+uGuwOxJppfSJBsAcbfSsS2pc5aVHxA/4L7GANDrqFpU25Moo7x6oLPJDhj49/F
9id2dzEShFKqnv8z2y14/EYRocsgc7nrIkQpKBnzfYjW/riPjDW6q0Jq5DR+dvLYQZ2+Nisz5bUQ
wmMwT8qAsOibZigk2gBlalkgqUrVVMJTe0cmdJRpvRe+YELDfybp3uGmMAzHtH/I5DitAwNBUxbp
sYXyzWEswJrFWkJnKbGG5mO9Z4DdzBSlgAyThgW6rZBwy/Nh/L66RhItW2pieslgzNDTkbdRCBFr
2hLVduk1r2cT9Cm5uJjD8JLXcBvb1Wdgq1bdoEA+s9G9atgw04bV21+EgeDcRPlUFKkvqHlfPkWw
tVZ5UZj7BAI+enhHSSTrfIdvekk6kfrtdgcWpVIpejGWmvqjJFy6D4R3/LL7NQlb57sGtc5HbvWM
b5su3+173CvlofTx7jwN25Hm/+7iskZD12Ip4+wYBg79Ro8J1itquUnec8M+Ak5Q0EzZcHVAvfrm
dXRQFTV8uDf8J+YUaDYXyS5HjNnfsU3HgrarO8z6iw/ZF3O0mdI96KDzaOw7nxjnW4d8puMKbNZ8
nNo+toLI3y+nSTpIVxrnR7nMdrHXnMh4U8U9zSFaSkML5s5zf5pRAfY2Avhk/Ji9tydH58jfYeGK
9FdILN8DeKcLpgSiEqYOqDyMa8xp4iD5R8dia4+P/R6O7gl0PcXWZM65an29Ar+DvaiZlDbyk7/W
rVIkKv/FsE1lI2J11lBAK/jNwB7P5tNVOqy5E1xfnIVeKBQjxHkeo0/GNTnRVPjrLlRq7b5S3TRS
tw59yFVJZSabyGLR3RwcuK9z41Y0vOUdUbdgN42UEgvZqDr5G04NqACNt+ukjzyP5ibSb/SghBYe
1/uBeNunwDoMSP+a51dFk6sDVWOE5o/FEDo+wgblpG5t8lOWEeqZ5U6k4V4eWwnFkkC0HG54zWxG
be7VMvcB+bKueClNReCNHgsh87SI8isrZ8yBXd2ra0nLYIHaz0+lUDgKAIUjjk3CeyAldXTPS1Eu
7xgHjT2iZA+sK9XZFwKbncHzoX2ui09qR1vAivdR3BPxWWx2RrcYNQbRZatSGo0nBXQURvaKjCtY
Xbjg6+6R+dCggrZzUIMn8Wa9kOzPoGSLN3ct+72ioZQDk84V6p/Az3+wH/wwTd/VZRV+RXzLrafU
oEMf4ntHihfUUBwv2xG9ZKln6ygPIjNI2rcWQTQNEeDkqEklOVvLI8U9/5wTg7G02F6xtjRYFakg
76D/cHywjflndX3fgrfrfXYQSh6SMmE1LcYjaeip2i3DFmiTDH4l7k/NKWTgjE8RtYpJugH/JzyH
va1A2Ka5NUBgJTW34wuzvw6Qh63UKkL9Y4Jywfb/B8y3qnuH6j5yexaQqmEF1gSJV2DEPD1eM8bG
tWAsbOXmqcVEs+vqIMFyJN2wS0yzp345Qay71ZVNMXiAn46/koCzrmn4QELEpnK1GUvdcARY16s7
pzb9JTXDbS6tHEWXEMPZ6WLZPQROF6aLtYVzUEYH8UoUdGOIAMgu3yX3lhDX0JyZ9k97rNhgzMHx
pEb++LDyyPfRMJMbUV14m5bH1g6yeOQ3NwJ8UPPb6zgQVbmjaepblf/yFY+opEx+QgH22I+iKNdk
MRIzYhoJeumAbHD6PoviqjCuw/VY2i+z1If4MkPq3auDG+6FoXkc5zFrYB3DEjk97JEp7zDHDkZm
ZE8hFyoah+V3Ik5qTyKRbw/heJy5PVayPwE7HrltVnS692Aaoufkgr0/UhXEUGTy+3jM0uM26i4l
WGaBFIzgfSvkwRBFRx+c0wzEJwsi8rU5DHjHFZVFTRPzWFA6fQEJkWyiqfNwZARXYO8gIP28mJ0E
ZVwjwBJgCUCHsdeLm/Mb/usZhNKQQkqSVuydSzxCGmzh9mAH/Jr/aVoGRZc1FyYydrPvdeW2K1xO
uvFV/OKh34LK3hHnbBlRIlZmGX4MnXTurSIyHt7hxg6sUC6qxldVnXW1q7o8Bf3BLQYDpUtnNxPq
Pt4U/i7uSDanuk3oQxAISgRnqjKdrFZFYCWiV13rmrN3OCObHTuOYa1lLsndcEOlhGHakGFu3RHq
gCe+5DASrUSfJkZfc9CrwsM3Y2s7ppWIdsK4mXErBkdp9SQLJQqBe+iidWy6dOHDfrQKfUMz3IbV
+3zcNxNaJggSSvLfTaZ4ux07EhUrtLAHAP+YY0CVEZsFQqiLP8qYeaviTyE8iQ0fKPlMRYXh2mvL
EM2ZdU3HHV9J2HWasuIw2piR/CqP8k68srccvoyL+h8CEIGkeb2KH0xRuawIcqXcBY4H3kPkFBwN
3uSpf3EZ5Jk0NkvqeFpXLm+I4xuWX1rjI4vqCC45Bmb9rN+nNXjA54DgzyeuAfYKdIcSpectSxhC
B6PoQTqG11CLQ6qRPpDhECv6qcCM/cGWh5a+0fWiIgvw7ZOpKrHHt829/ZU5Vo5/u9jmUbXN/3e8
lhcbUYFpk45LncngK0hnI2men4trsh0RlRSSTWDAmEN9k2kSV12u4FG7CXIenk3yr2ZGquemtcCi
FQclcZqiYE072N6K5FyYZrV5UewmU/4a63Wltmu+666BZZwCsfUNJq/UVhF6OO+XeSDFDHEmlood
09hYVe0k8L+9jVGR1AfDL1HpL4EpZq8yz7oSNVcknYiCSaUeO5koOJcS0Gm9DATYr8rEjih+1toX
Tb0kcxXYUVGo5wlW5ri6Nb5y4mrBfFp32wZjUz0xbooPkcvOMkxIXMRoxFJPZoz1VumZPjhYu3wj
PJor3tiqyvVF9z9ypuFg6yRdUT6F4oJGbwQlwcsJNZlrUE7SfEOlPITL935vIqOAYyPRtOmdIvfz
w36xTK79qqThAOUZK3uUsnHbioKgfK3QMqJvaT20omQZNtdt1gBR2xhxSiMD/MZ6TikZ+SMviv8j
x5Q6Gzri9G1OfhWB5nhaJeqPERaORNlOso+VUV3M2JEUSKwU0kRiVFqGoHM1Oiu5bKZ8PH55F228
P+5rg9RRl6x1wdddVHAL1P1076+yGNSS+7OIoDRYh0bHJslJ6gNlnA5WwAqjN5+UCqhklTHNKIQT
QDZYAs56RAd00xuW3FGwJaJfOgooszJMXnXwpxuW55PRzKASZiBXQIxG/V8ScTMAm7xhQ2nIBr0Q
FwP6j+QmVqUzZO2At1N/6+JwsmCeghHi8kteUJxsRBLVPnLF/zcZpoqcq21PzIofwhoFg9/lrrMx
vTzjXUSEWjz4fiy/LgYSW1P1jhZi/mej5L1y5Y9pssxXioT6aaCRSAvhmahXrnKGgcBQ/4H4SVMr
i34kOmhbdgm2kiTMOGUJHPF+cbCYNiGNzPc5bdSlGn/NFteom7LnjlR0bCzw74Bx15gADaZMazLs
th5lXrkPJ3mLavxl+Tsn+cA3fiBy/AL1gKTnggecPcKLmPo1Es+I5kRMSWtU9EXtbnENFhAUj/Tm
ebRziY3TLS4ceA/9QzlxgOTsE9NgY3gfvQpf1ZbA5dInsuzSR9Ov9rjrcBT4sXli11pLGOZHkQtm
bSomFw2V+cRuNdlqYRK3Kj3I92ESMkUG0HXfeYwOi3M9IcWaAEf4WgbgH5MD9FRtaGVppwa+OY61
HMSMvfOiwAv6yFkjdTVf6BiHtI+KwKpBPTVSlIS761JzQ3kLewzW8S8vRqSdPXZRRSCISNlKN3hm
tQ/IkepNKlPFhqhBlkeFp637EUO886VYFg8CtFR9+I/OsIB9+gg4wTqUce2V+lBYx1w3abGOoPPW
z8d/EkF0pamwOXX5oYAG4LnUJZOJwAiu3eTdEQS0BKvwuAsMRMSuU6RFU3qBL1lsSQwEtxPZIFAs
quCJOyoGwqaqwTgzmcqPKsu+5gMUTsGdR+vHoycZA3dGEuBAvtqhU6TKsFm/BmWN7wmYeSIS8JXz
3okCwGAIrXZq3c6j5URHh6xHqxshloddAACzxUEF5MB1ljPqPm8W49+cNt3CrQhWyjVVLy5q7V3Y
YLIDr0sjHufd+Hihq4dhMZ+t3FtiyJaEguSOLkLbvsnKkDuytti9upLbhBG2KRHY/dKNKPy0+HxA
HmZV50XkxabmjOKZaY+Al2QKW3yPGuLz7iedgRH5tE4zdNPGne5VRpVkq0Ukkpcdl6jBj3R15lYg
3q1rWJNLUDEQhWdoIs0olTUV6SkWF9u4L8x6+ZStO5qzTUZ6ZZhmk2HPhK1lX0U4LpcWGMsohkya
RwePGFnHwX7KPET8P6urqy/SW3djkTAklEe7uUYYDAm3jJfVYbSsSQwJvoz5NU+jzfDjE+4nPRii
N7mmsf6eqYb2R/K4DI9rCJpVRD8oB4PhTfh6R2RMuEVcVFR8ToaX1Ca6kOdGKTyz2aSyeFlWkyno
8+Q7D2Ksq9Wh+HInKn4vDRzxgPsvgP+XNMShwfONc12lnaybqqskF6d2W+M6msMJjWEoXkYTOu50
X2xCKuuP9QgnSLx5ApGqImYDiqIateoN2GD1tBHc9iR4SCyJIaxMFWuBvAdHL7x8QBvqCWGBHAp2
+2VgvkzzS7osbolTW5WhF1U1V66JUAlEAKSvb/dV3E2JwxQEgITcGU6q49SmbXpd+NEWcFFW4ZN6
1ZJkKTKRVC1dxJAFjSjIt99UQ4VhgaEUD3pfOIRqwTs/aEUFHTcUixVx3ClKgh7put/Z76+YNSox
HhL2twrrMj0EYselOe9EPOOAJeJiOcDSrw37PCOU493jtJ/eltPvcKZ71P+66vsWGqrFgdQx+Zea
hgrt9BdBmuGxDytTmFXJB+ciN/R+G1lbmjwm9xcDwl59jrSywR7dHCGUVePfOJxi794zCeB75Q20
Gb/VA192RipnXm8e71yie3UM+IaxFiasB8DRUY4qJK42GcAmWVyQ71B1UC3v6L6B0imQCZz1pXLj
bIIBYIxLiunlazQeDN4XV0BCOwetHT/PMMpkYt4AU3p+fBjKoFHj1IfLWd6ZRlTMxnzLp3MjDF0d
OYNX05xl/HUog+AIt+90VLb3mV/SAuB/irGGDV7w3ZKsd+sqLrqnkWI1RWuIArqfO81UICxxR8pb
7w8ZiIb+N4NSbavrvoYaCX2yIDi/AR+ecm0yK++345JAeqTPQRvJ8zigH1vI7o/sLhiPbrq3cvBA
afNdkqYcv4t4NRCj15GEnAQIZK04V+aj3vy7WnnAO7lz/1uQujEmfbVjqiqkxwyKr4s6ePddRtOk
T5+lHCVhKPIIqpiaKy0EccZQIxF3zMLg9sh8kvQFCiuE11Ho3CT1kil5QGAt27gjU8uhfJzIJ286
C4tHyIPBnitroFFHfFldIlZ7B20mZ9LbaEuyO+GJtzgJuoHN6hHhreNj+u7QDCyo0Zhy+Ii7JBwC
LSI8botZvq7EoCqwnju7As6A4Jgck74isWt3cW920DftM2/2Gmq0KBP85EJy36l52geUnbo1FarB
wLyeyd/fDmj/40lCPnRHKW5ZxAcZn32gz6Xj9wrIsdgz+xj9RYHhEQvCebQLWeqNWdXKPR3NEP6T
Zc9TPYyXQuqBFL2lC2Q54nveVN3Vaq+74/pclQniKf/CMOk348HHPeiTJ1oBNKUFuueeQpGh9pYT
djVoFvw8FX9K7KO3QXWZIiiQ0EFRj+9+eO29ClIXUXjbk9bEZFRpIzzN5hnsGqVvOV5ZvDkfyap/
KXXGjpKelaVCFPkBWslJphve5lgHZqubS9XOg3ayHYxWiOCpauetRrlUX0BO1R7Gi+6L7tdJ+IB3
yU1vW3KqtiIowtPgu/umaTwoFmYDpi6WoSu8e8yBlRP5KvqQj1z4+PJ5VMHnFnRbfVYy5aVF7HfW
EddWWNQQBgBLQTOvM4B6gMFjdSzvhoNLZ2DnraFGAFsq8XAI1vL+Tp20ff6ovJX6jxifdWiueEXR
biRiClr0pOQKBG05VcoDfcgM79jJtclU/wqWWgYOIY5eHXIVOGrbTMa4lCKqXOC0S9DwFMWDCi8e
NrSk8j8Py75IKE9opZhhqOnqO5Jb4z5ryYQ3gIqcYT9s+0WQz+y7N0DAkDS0lMqWt+5lVDizWNcS
93C6XCXwEOM3cKz1avgFGMVPaMnONKg4vLJzdOzOtHtD4wBmmd+SEJ3ucFbNJm6nfgtszFc8Crv6
1fC/VgGcstgilHzGYLNeYd/5Txb2ZjfI+YVsflVnA/OEoXTmdtJHCMBK9jFW1t85a/Xy3vMErt5g
lxCoCcyw/OILfSTwsGoTDxazUW+DqPOmxtwONx2aPelsU3907hFn/LPv8tqF8tPeiCVbVi2YydIM
Rj18NS+lzODL/NdA+69wARXBXxJhkFqk3QLlCA0t4ga1w/kXbsef4Hk6PbsB29SYs5y2v9EZ+7zt
0Oe0i58kxYu6Vn+saqkFxiFh7z08h0ZgZcE8pVVG2xsBSeJHMTDSsJTuOtOk9xb0SUzVBgfHETqo
kQKAyCT44ShbM28t5nw37jNFCBnrD4DNUqNyP9Tcyjkmhy8AX5GBfWeeTTcDHcsUo3bCHXebkOke
0VBbhH/lE/7EzqcVPuXcZovGBo+kZuB8A+h+ItvtzuYU5Bg32uEoGAbQqxrj9vNmaXweF6hYOjAW
uB/jRl8OLAjNEOyFRRy+FDrgp1zjWnUPnXXP25etu5JLs4t/MZsNW6Ijc5ZIz5jeJwI2LfEwLU+Y
D+ag0KqRQcheIk7yCNb5DqRNwZx7VzKMcwWdUDQLRAbYpGEPOu9gONQ0LcZDLGoad5EN4OMlfARn
tHHX+MyrOCi66rEikzEU2IsISngJYCv4b7u+eoqQvuJNtzHRTerWtI9/9WQjrrLkV70A+IKKoz/D
TbhWzKi1ZxZDDehukxMRsvebYgqp200cESF0Di8OdPwWCiu5phj+fki+lHLopy/c57hqIx0QWOAZ
Rdde27kM7R9+bxOR5og9pBtk5qS87PugEA7LCAeKRVU4ZiB7A5ue0rWfmPvbdJ9UhjIUpsX7EwTz
9+DgGtdzx1jYFf510KbjZXFoEljDf7yeXE/RhkUtw9Ds6aGIuL2WvEXovAW6EXs9yLAEvQ0H6F5R
rOP7IUfk8ElKVQG5kOoTZJ5drYuZRItrh5Q/c+hDOj9vieZcrDRW5Sy02VZtHkgzYcwWbYFY9QOK
KL8OhTJubMnTtYPBd/QRWSdS19iZCiYZGkyoiSGMxpop+FU2DajJ4Pr1zQb9EYtWd3GWPVGnEMms
SY65KnzamAPEiGHtSQlqfoKYcMrxl8Kl94S+DWbQbcigbuDh9tt1kWm96x1RwGesEB8Ww9JfK9/y
v9w49nvSCbXYlVtfvT53VEM/SC5uuXPH/VEc1GA2nxxb3kgxpNsc5IPekxhjaS5A/hUc7yil18nX
3L1J5PyIhrhm2ckMp0kDfnfcH8BJkUq+Adx5dUAmdbL+QjVK6ul4aNrM2Bp6MsP+4X3ZNpDf1DNm
OehJWH/QMVsyIyyawJiDj/p62xstYQIrzkf70iUUXdfWbAM5GzBCFI8BWJuarogVK2PwOgLia2l1
MH9237EWL1ry40gA/u17qZKcQmcCzRNI65hQErHDrJkQd1tt1BYE8TJN6DL89eu/MWKG9odsyJXt
K/QDUwA/7c5tTJMb2Z5oRc3/OEESwGY4CAFYyPOrb4GWUE9iegZpDWaA+RZWz0RdcrLJfPvyzAYt
v/z50jzOkjavSjMkJiu4ePn8Ssl4scXF6neEUnyeYiUewZJqHO1aGRRQyyqUjBJcBRHINL+3RIAi
Ql6oY9xLLqPdS3U0OFvTUYgld1XeOU3WkG8FEShbrDARIDJ0zdx8jFZ8DLlJzWhEr58jQGeOFv9d
n2mEbVNkjlfmOk7cd6bNdSpaqp1m+7vZMbHRkhkvM8/6Cn4k20NMnyfvKww+O0gyj97S9C09n6fN
l4pegzxFTU4Wa5p7DNNw1HFtDEiTU+W0Qd0jWbKf19ZnwRm5IJVv1tFI+pYZkGraSuDjn26DQ6lS
x6qOtHUkgv+O7IatMKHGy2dyutNXbtEa5DOt39mNnPBoj2VHAU0qPUTqo8aiEyoTBysjrGXO2a68
l7fK0WsT1TxT1hShLjywSM6E1jPDgsc+C6WZk7MWVNnq0edEca2BTtLadd8ddMGtm2mGYOyc8aU1
GmYO1ximJGhMo99XlvdFrYdZI0aGDzPTT8+mGVo4KxcIUACpuvjytrbRMDuaTs1rNgmO6QikrJHz
jJA3LQ5hG3SfD4O85aocIeMsJlW+eNmTKjFYMfYJZvH9hWHS02NfCqthTHfkAD4bS6QnGLjbjJff
8mRIH5iHJX18+qRFBIdG8plYQEiVePaAQaxs4N8prYv/APpuuARk0OoYV/nYvIOaXSBcXSREuI/7
NtQZDMxLXJIDBD1lM1IWAg2ZTm6wmuoq0ERgPufYjBsLfJ3yGg/VzvtwGF+sGRHHxB2L6grh1RVw
deUOLD1vWgE81qis+3Sy7+jEkLzsPqZCQ/Pml0Q6W6s7+HDLqz384QpbiXXQFL5aRmO8e9qPhBAE
nhwk98XzX82I0EcFQEHw06ubkHbaehVSDpdmf3Vc4bG0ME1UTRhG894mAH9BCrhFvML6j9+LHVBe
SYlgYnJ17jNgaFIIQeZnYMcP59E6Ob6gw9JrV6cFoVmUHLhT6M5t2rgAeBJCBkxWsLONBfPc9rfK
ZWkZEsxIHRr5kQBIHs40aecWL1gBO9YMLAs5+xmfqLfS2FwriVS5pgL6gDqfblH01Y7TfbcmHTIi
axTu/USQ2MQKQDN4NLLRlv8X0Vem4/PRQtQ5xcZapHa/abG53qbvmZbO5zvE0iKhwSTt5DhgjkUE
2JMYUWyHA96LBcqqfPjrfxL7m31KEgDhn25GpPsduCfzweD/OoA32Yj7VFKoAlMu1evEaqMRCL3j
v/uqWY/LwdI4/V9gl0p8wCbYUI1XimcjSQuGlVuCzBrKaXJYJO1qoWbb/eWohLfPcpw/Nl4jYu8A
VLDLEoTBFv8bwL6Rbb9Z3CiDvlzBrXNbgw++vPR9Eeqj40V/f6wuzIkdvxAuta6w1qi3UPnGnqEZ
QipULQuHbD2Wy92QQyDq7ETF2TO42Id6uITi9DtfLIdtvECJRD1D5uY/JDN+0yfzyf18JjeeA6dS
0PX82hMoxFd1Vx7eaBiYVFmb7bUpBEiO+CcFan6SZqERn7aYBm9DZnZ2rvpzY7OrwJ9rXrklCLMZ
HieWb1pBi6gyBWpsbZEkFVKt6ptdf6WQnM3X1ukkdoTWNsN3ZP9jT6ZypIIGQcebr9EXdvxn41H5
+4lQt6w72iXXRa1FAqUAIqDcUbIwXdiBaqlSmimQFAkJnodnQ0INOFTIx1iNpKlNscOhsf3Ho3pI
/K3Ef8uPSRlq6FPzfatPjcDu7LmmPp0W8la+b77O5JKUrnR/PumFp9Ompyjgemn8M8Ol9Lij9Y8N
F0NH/hZdc9s57zA+xhFLPFWXnt2GopfSG30r+J77J6LMzVlE5iFQsE5jnMqTU2WXZxF9K47o/OPc
oGKcFXk9ddG8w27UEtoHxfqXbGD3+53+TQ6cB31quVJ8aFZA4t/VH3QtL+sAlyPQ+uzIw1uSmEv0
hMkql3tHsIiJVstfdVObh9PmzEP3hsMn7Kdd/bUa2K8NPIKaN+AfuzGM+H0fk7nwK1EjKducT7Ch
dR6eiJtXVhQ7atNgXzjgbyXZutlhP9zh2GLZON+Qi9QPjpBEUmV1YGbNrTU4MsBqOP+nZX3NiLcC
PMUpF6zmgDC24/ajg3ionsCDt1u7dMZ/3EcOHZ5mFiJ1lvS8yeexHHQY8nr19SQaFgzpHf5C4p+c
diW2JbNDy2oQpQ+sPfnitVixkoTXLvaZ219nxHJyR0koW9F76ogWclnz7Lx+ZFSFDU9CepW5eN65
0yGwLkhgXjF3DP7DzAOxXymYdP+oLms1SqnuHIu0z2mt12xYMZCsjS9HRCKzeRrPNdxWsPXswata
hBwZt/SBzi+AfsHIuXckK/iMWDdwkApmjas3PjqHlnx1jGtMzMppMQHcV9GuHVWvDm2hz3v5010r
/O3xZB0T9sgEQFkORQenZZAiLa167sufEJmsCtfpB2VvxshPjKShb4/0opGmoXQ6GsqvccLrOohX
zuyXeRivkEztFPi5JmGOk5K6wSPEBWXrzK69QfCcXyiYhV0dNutGmthD/idm4VD8CsA/8xDDlgr+
yXRBCOtzheR3Ov3TXb0OaAI7xDyJ+at2o/bO/6uSIejLyhfomyYih98RlfmzA//XWx7OrQflpE/o
Sz47iZW/yhMfUa39rdFtIkpZvkaNpPcEfu+O5ps2i//Q9I5HpLsgw94pWkFNHtbwaTaQ4cDyAW44
hg5W7fwdgekK6czqSgMK7Peyzg4iBGuIi8UQLmcdTtbBqG5N5TjHvBxNZIpKcLMdzVxG8n6yrPyL
TdBMU49BzcCpy1woD66r4KjuwSMxQt8cb9HHFvIlLJUKXK53evJkUn0aExUiC9n/sLqVTZZdQ4vk
LQHpxuSio3SV5JPypKS7SBKBr6WVfBbShbJEu4ZpcPDe/p2erO4Vl0Y7Xr4yHRXQaQq2kHFiTgz3
nhIhfabIyYhX9vBsJm9ksy7C/lcTcofakFbMYTc22Zp55arSfNm/2bMj8iwTi/CZBMhI0nlftMXo
fksAmBpzx23L4Fa9vskut/Iqgu8XCKXAjDlMJoAC33qTI9HDTMzpn/A5QUDbswOUQIvaFRUdO1ky
FfYYkmf8fn5jA8zTx/UypFH4aKBnD3/rJkuJ4V+cq9k0FveIuq7vJ5iaVKJt58frdcazWHj7NQzX
fSi6q2not3jCQ3OXijgdDX+qKQDknPtNMy0MCiPBr0b0InJyJfgws9tME33pRKDIzSt6xoIajg+9
BoctkMo78zxppQaxzZmRSVYqYSE3e2NZfwsK4bAxTIiKMsmEv9EZQjC0oKCWaFQncKQs1r2pfdgI
Eby7G+7GvHOpBC5EXMJjwcuA+iaO8PzlQzg7hLqnf+iWnUd2bYSM738HL378cMMbfpNLtEuTiPVB
QKlD5FOwCujDC9Y/z1KBftPNkBUY15WKIxUYM54g7fFGqMPB96WfYH5onzZ4UhJQI82NL6uXI3kk
TUh9UJHRl50llWrXC89OLFQUaUgLDuZdHhhQokfXkvPUpwBb6WHuWCf5dwrMHVaw3BNwhDtJoQsD
FGLKQ/Q/1Fg7pvGrbn2cQyJ5dqt3twCZ2KRkiBmMh/kB6vO9QjT6B+4B/lLO724CYY9NjCscEDVx
MLusnL6aMbQCEBFNwAAeDNoWOdpn2cNWYu8c8QVJEDmnGGLlWq4/VOD5X76RaVWj2P6C3c5LLPjp
ZKYP0Leg8SAyABDUxZv7g5jQfGG45aiPSnZy4wVREEEFA4Abhe4lDxkC8ttvKZUvQxliQWGzsIHa
LunYJSErk89IpO78yRxKyLiODM0mYaI/w7X4kFxcoVAK3pGNQuFoUD4tE7+/Q+fLy0l+LVjHJtcx
xE3k5w7zdjB02EF9Zz/mGACiZ6iuYgeOcf5ELoIu934WhhOqxq9cx7KnMhFH8cfkibuWxjA/9U2G
s0Y9glctRnkCI3dYUSdIyDnQmXESG8yBzu7+pERWdka8FCIisSYJRXdTS8ZzdqbX1xfbD3FCgsX8
Z7yYTmeMLNyZpo4wXKEARD+NmkciDHapBfTS+EDsM1YXhHX/2r+fjUcM3Ec/V1keBnlUQWf9j88i
HjLmDMcB4osHWjWyWJPsR6klld2XXWo3b+xGZbpF+EWp2O0l5sr/S3Kxc1Gm+4BZHYVFEZfFrQLx
3QjrrxJZPGg2EdUdg2u1+AoChR6gBDqDNFIzxS7rtNjaVdkT2DeJV05HBlqZ+GKRWzjVcPVpsm8K
8k0AmVUj4ezDhujE0t3GfO01LC6t9uSulOsFqRIvgeWA49bNhU1UwHkbpdVG/NmQZTPuR4X4pZjO
crCJgkUUwRuwSNeGvOPJZEbLYN7ogZKnap2uUpPHmxVmI7JTMwTynQbt0T6VDK0Az+TX58eKHEa2
oUL6BRgQQchJ1oE2qZtcwY53pWGm3bWsAimVmJ1r4VD+7dm011nMed+tQWKNn+dKNjgX3xASARyx
wY0wBNvt58onZVBFfJk/EXk3FUH2ZqctFW+lv0MrtvUoMRoZWxls4pEnb+xvLUMxadaI9dl+kFVd
+3hvsOHfyESqdZ6jCF1VwiWkFsoCQwHq+Lpg1WufDGAFQvkQ1KD+7Aw7kJYf2SEg5GRZZN110RrX
8rvOJsBGJBrzS77lS7Qv6MF6KexMjEnvyzMnMapzjac5/uJ2dAXK/pVdC5tgLjm9qnPwl22g5dcf
5SJcBSWRmlHSehzUSZ0n1GFvSFvThTR1NUabU/MolJ+bc8hIoXSJnN+xsieDYQMi2h5RvJYJEqIx
SqSo0nM2dAmHchJQhSwmyecEKxAlXzJdb2q1tEt/tqRYN5lWAI5Dw15Gfuull71TgrCjGipUWL5N
2K3YEoIw5C1/HuOR+Oy85ll9vbcjsn6UXN508Qw0YBfBzG4WsVWKiJ99KkI0yJCMEkTeZgZ+ULjT
S2yLgMBlJhcWE0iNQ+6Bqn4CenPLEbfKYWXaqmxcbLEQSjuFK9G4hIrODu9qrqgAleidL6WAZam4
3Bkrh4YycFaYr6XIKV+lC81zqFp53dJKJTUWnoqzCJUVBPmb6SdjfzYwCvxZ8596iKbiquZyjODb
I3OElB7uRcHzF/0AFKax1uHwL4S8MnlRPFfwNLKOJGJMH82fFkDoJ6ybtmTpLVajPa1E2izzOOOu
wWyUBEV0gIRfylQ20+PpEDxJdMm9cxC/LQxAOdQNDfmofInl6pV2uxAX2SCl6MXZKQeJ+A58dpNR
8lbkrjJyhJFQgZc+Q0HJvDMgy8bMuZHsFHuWbbDRChTk2llrQyEGudiH0kxYC7men/Vb3HH8UQOa
PLaEfqdr7wO9G8cyLCiyorRsjoH3CMjstvOzSrhfGcFR697CamIpVDasdZ258uleR/6MWzVomokh
nFQaUyU6+7Uh0KHya4VeMQJdaTed4+Owhs+lSniZhpYuYAEdomXwXFPE7Wd6rQYK2LIUA2NyJyqS
f1LhFfUo5tTBFutzArTAnltFifJu1TVdi4w0a1uMD3qfLIEiUpLRbBFUJrcyB+gIZTSpgfCrVvP7
+EQzkN6Ikopy+3Jv/MpfA0E1r99lRHVWNXIRRIylfpowK1fNpjCQNjOWcVonSVKtnnsSRto6lz+n
kq5hSlUG7X9Wrk0Wod1IckCmwkbVp0eeUD5tJNVqT5mnL8z6a37QjzbrIAneJwBbhbLev469nQqT
8IOZ3XaqYehtDgZx/BeODwHKgCNAPlUd/LwsEHDrQhoUn9B71ZT10YH5XAJizZv4NQ+hOrSxbdCZ
saPj23lRLq35/fkdNu5eDVhy7ML8qURFAU9tuf80qbPsAf3pxG3EmFgHsWq+HdbTyxvpFnseN4zl
e0TIi7MiFTx+FzIrm4kQ3wncz0DIi+NJQaLZWQ0fbI7iFQRuNfzTkWN/Zb0C/4O6tX1Fsb6cHHyF
W+wD8L+QfjdZ46KFgguCxOn25jsrm8G4b7KP+Lv8H3y+Fr609D/cBs3oKoh2rT9SbisjiKdcZsYa
rcCFAs2ssVQShXif6IgK5PgAcEUL1gx4qLxWEv0q8F66F/IZUX76C96TRwpqclvj1USSq61p8CrK
ky9TdPM+1H4D+JpqwqYZTJP6vGqC2iIP4c1fjdKYJ2mR0SsvoMnDs2XK+N8LbHgcHC6fk60SH0G+
uJzJN/LawPYJAagYNSaGO4NUlixQAG27R7MemzmYPxP0zPYCIk7MsQWbH+mq+oRBp+bYstImZ7fO
Kb/gD8mtP9ZmXdfBzB8D9XMA7ZTOETJFB87GQb9hJENS144A18gygv0988fMIGfBT9RhmZYG+iYt
W+D/78NAurWvQQchwGsRMhKqRw9eCnBTBs44PKDcVukmIUTDpfPDMX0nKNeIU2hYLZuTY8u4rhPi
BdkP+P4tNkxtZbCqH2Cyf4QPKcuy65VC9HqEjZUhV7+TWLKUFrWIPCVXN2o+Bc8qhQtsUmVaeoik
Og0qY0X1tYpTr/vbfItzt0hdHsROtrvzV/QGL9nKp/EX9Xf6+MkHuWZZhuPA4P9aQwpBX3iIFauY
4zr+N18IDSJWNl4B9FNIjPKnpoTzz0A6EGdPhh72ROrNCll9sOnSOYJV7/EpWqH8fisPVJNbTsd3
rflaNsYj5CGT6RwVlhmgIqMwuVsiRWMmKMdMifCUzsFhfgAYM+OQjjY+RvLdgYIpO8kbpWjWf08v
BReW7+8JOfd8NFKwxLIKu1PxmUPailMMeNTwHR0oCCt75RVDPwCgStivNxNCfoGvojJTlGMZG8hc
znlfwc53darE7QtN3kYaencr5KZvT2wEsE7o9bgCwym0/r66f3gwfd8NN6kjqCUfyvxl3b37O4y9
Q7D8njjuAFWo6CF3ZUlQ3V3Amm0uJkKW+hktEwgvF8T3Gkgb5Ot+x76Muu8qX6fcGvGSv6OszQd/
E9vtTIoPgH/k/ZJ7zsNlPg1HoilLuMT067PUEHj0/KOVBc7GHDQsknJbF4Hrjp1h1D8HnoToCO31
Wl99cjC+Buo4+kncRdWD56GTZ7SBgWfANkkm8iLxhVuI/dIwbNh2LrnFpEE8ZG9faSEHfIcnyc9Q
Dxl6h9YNbTuRu9J4Rdwql4Nzi6UjvJJCEY/MEJDsMtZHUGmVh/eOxlgBaX0O5Ll9oU+NW+F9WkI1
4inza8B/ZK2V9rI/cFnMolWxWF2jMja6rdOp3K+pS9uJvYmz3GE/LQwfFRH/kWOj7QxPltpIBry6
vigIVmn7tc56eDANcX0kLss1JLf8nQn04H7PVNwmOnrfiv/0TYaNXaCaQExoNGooCwQZ7rxq6wKr
cH1OGXue9iVdR1umM8etGMw1yLOjJ5sBEcpaV5tvQ2Zq9peyDJazVSkvxWAOkLJNr/MiE34S5jvO
izn2MOkGgEpJFdU0guUU2zv+eW3Nkw/ykj7XHkNrbpGW2yf5EOUS4wbEuL5yn2u5d3fWEad7RXGV
/0IBFQzwTz7r4AAcq025x5CLkC2VMUQj2Byq3OvPewNBDuIolgEN5ak2+9adMimexSMpLSq/nolr
nziUfETJOwx5O4t42XvqIowVnmp+SRM+hJZLUYlcGFD933xgyj7X493MNQRdmdeOQ1zqSiO2CiYy
iEb6RsmHplIpQCWouVg2KLlx19zLCLnpMwRuLHSaxlhe+ZpIURRhhpLnSJzgNutAkf2i2H7kxSWM
Z0mCZXfAz/vTA6qa4PYeM8GenARwfihHQ2/jQYWAX0ge7bYxtoKwu8BC+vGRK0cWeu1Ko3V9bNJy
9eZTJEkeRDgu72lTtGHJZbhKHu3jNv6/+jfGjs9Bn80TuvhM4GMOLqEob1OlsqBt4REzu9DfnDBT
ZrjpPj87RMlb0wOiJUvwKeQRJK/UuEn5O5oz2pcsaH92uhBYMCDmejoGYE7U9YaPwt11rrsEhWkb
ifDbft41ncXnL0vsI/5vkTjHv6TqS4Z+PzD5Xf4Tp3KUaEmzRXFSV3bY51LDcisSLhCAJZJFbZOG
0ZsXJDH7uM7xP9kAEZivV93U0sUfgcSAwfIVaX9HWkykwcPZwosyKnyWx6XfMpXQDHkGvk/DyF0B
euQJqSW1nD9JoychAhPGH6bshDQaiHrcV+vUmExi9xzou1IOiM0yiJa5yH9+QfeFi4U909LffdsE
ipYbprtSD6B1UY3bVkSWbjjdL1hT8b03pge8T9Zdk7a1otBASy/gVw/41BP1H9tkSw1QhkzwRhHD
KzYi5fEPcdS46+JhXEuP3Y+v9pcmsyD77/1PXa6EImybD+DmL8yowhchHr1h8Ev6yvwTNaNhXK6k
mnfqw2iABD8XsZUNaPhH+4QEmoHNec6eG9D8BJO79hTAkv8ziZrCei95GuP6hyIbR75s0/ujv5hC
3+ks0175KGN+z3vVz78qK9V/cTOE2ZXInM6tkjhuK9KHADQM2K2aZTvH8BqMvqptOGzUIht8jwsB
pThvcnVRKGtLZcBgIk+LX5yAL0X2u+xwEwD7SmQvBRbbNuHwgubIBcgw9uFOiGF1hnToJPhJ1Vxs
RqgtPp8IwWyN1VZtShs4HSltSFv8UEiUqu6xwOFqKJO28EpgQEEx6HF5fnbNKZP9PJ6cQUQBI40S
/TeM2BXAv2FcnusdP0XCJq2xP0SSfg6hi/AAGXpctrlhxGyXzaiyqagLiroYdt584dRaWcxt4kX0
nFbArEahGueeejMUdCWeJkcxMTevz6QWUA4zZ3TkxSCCIORjHKJOdv8Ne7vuClrQa3Rr/MKu50ys
/8A9n5aVeM8afrFUe3bu97uUGeW3Nd2UslbJToLLeYWMvGNvhJOZtfsQefAxF0WQecj+AIUBOJYY
O4jvlpau9fkxlXTSrXcup5JmS6Eh5YvOqRtHb7HVHu94g0kEDhfUhI/XLFsbHHGHFIQxnVXxa5UY
u/QC8yfCW2aT9ALLP6qGUyjBFaaWpLeLrZPSNk7aLK1BVhkNzPjSRdB3Ayl/iyPu4ZuHeCDpffsx
STColv8nnzacfC7rtQI561qlGOsYVO+Rdw2LIEryxPco/6YO3TuiRi/SFAXYeTVeoBneMIeNlP/B
l/u/sJs00aoVLmlsOeqzjH5fqON5k985a74Q9kTI1ZZikdf3imvyMQ7Vgc/T5/MXbgsw7u/T6I1M
SyUKvhuQT4cX/TRT0RNNJzhYzQBykG/QON91iSOIkyFiPzFjwpXug+GiJNQWBXGERto42ujBjzgu
LxuSTzifF6t26VyP8joXI6LGjtdMbTrqBoV77uMfuLC+Z6uL/xVAIxm8u6nDaEdv9aonNq6TzUSi
Feq+wxr851G84HFzqnRa53YxahZNPjhUYny9vok5DBc46VSuasQdE4EwSFdJeWVsNXRlgJyojuGo
jQ2ps8lLgLw5SZg0LebqEdw42nC1x3jL6eT701W6UxznsgVBVbLh9d/Hl6QghW3YXDUsJczs8jSx
DTnzJ2ikKAW0WJ48F9nrgGTwb+y3v6GGC9ExY424xN9QWxMpRqV0ihlKwXu4NZh5+zWLmhKcgYzA
HFQqoFHosocPV34Tubo9puH3EmTp/Ws0OOc/uGrEpsifPBPLYn9vTXABWPKHJLC2Y3bLCFm+xjrt
R4+wBkrB3WqKCT2lmAG8W7MtjVqFnz1KNcCEcaYP56ZOeubq/1PkiV+GlrvZB8c2QlfsaDQkDvZT
v2CHPaySAmJR2uAY7vigTEDu4YMztvW1kj6aN/ZrvQfTbQk2st3TzaCxS8uyn1rXDVDphqs2ob7W
5HNN3GpUP8HdHcmYawd6NODCIPEkYnXgAO7f88CwxBYvLtBwK/wa0Uh0fq2BtEHIv8XAWoCeIyMZ
6/hr2ms/ivNf1qqaeEVJl41zA1YWuQUDJVEtoEbaN3mTMlTCYmKrH7O5pkBhzH8BVTJbal9rB50p
JrT8km4Sg02qcK5EQTFKGJOZsE9Ijvvy36j6OLcRiZyjfrZy/ClYX3/PZzmia95+eK3qrEZ50rnf
E4JjgsehP6sy+7wAGL0DUTLws+EkU/UrwotCuD7zbDMrFXqLhzD+bZ85zHR9tRoiedhXlQ1WVrdR
jLakAQrQpTbE7wLSE57l+GH7ltGXc1I1x0G8YYOAn3S04FYZpxhrO/8vRANa/Eq0h0mWIeWWmkii
TbdO2/Q/5PzYkFYuBL6atkIdKpEmx7Dhq6sMdgIBr6uqcI4TSeqbv1s1mMLVfeSe0daRqScIPelc
xADfQvLI7XYuq/Alm9uSUQRMsNawhGbZlfu5Jpxp7aT/bOsv8X7GsyX4jcXw4Bw8SZzw42CEMJS7
xDLb3krhClsK8naHC8BSFCaqmWsUJXun/4SFHCRyaLftKD2p6fHuRBLeXKqJLuSu/YhqGDwqLZJg
5lAsfxG7vCHvdVze4sj6t9cxgWgI2MhtQwVf62uklA9dsPdYrjjJdwoVe+Gse41iwQPOVHBBFh/T
cNUGSF3tuoQucE21eV73ykVMddqsr9B4oZZ/hjn6UGCkWz6R8VZfCXM6hWf/0qXUT4u2BDJMg6Yp
BzCm4JAH/XgXepq3Vg0tX0QlcGjw50YcJl5ptpMTeashSpzZTKcvKFDnqAp7sxO3Y9EG8Ah0y7El
6s5xK25Z9WSbkmFcLyuSTRwH5TCd7boMQDrVcwsltRolZSbM5dJ7UkzeR3aLgt/MjqQ01aGDo5va
PmgJbwNJX4ZPh1WQs89CC+rjm0ApMgD3qEDUooeGzU6MyEFT5p/6PBhPeqaDPtZPaJWY+QXyswGb
5gtIsReSaifbJzCKYlfMCF/1WM0TMi/f8cBoA6bxp+koOHv8UmXaKO7GlmWJ+QreBTturbhNDIIK
3YplheOioytKNTVKjPh7atbxu+pXB9uRLvB9U33Q0TK7QPuVL8Yp03PKUkvyuzoA+Xid2vFDl4bZ
qusIGglX6nuzqcOw8AXV45EB3nU32E/sPMw2w4dOxfzFgsNxuocKwbdPxFkRPfi3y/SKq+yatYFW
V/ObfxVQOMUfLQADcTF+Lqq6E9o6Tnin+nRPCoLrGAnW5W8EIzmhZLTCPVp+SeV58fscgz8XBqXg
yRcr0ZYw5kUbR5Rwv4UdyolnWzsHNYSXuhXipwD5rhWzDrbvavwYnN81YQtx9YzCrbQWo2ewa6iN
a0PJlN4s8ezfnXL5ulGNHDP6GAMa10vv5fGlFgEbDhhd/fPuIuUNlgeEkxemeGSjfiapyuyvwmzF
eUsrDyCvtzfhrycyf+dni0u1YCLznI1HVBSTymR7rcBkFWlknwereFZk3wjgBSuSFq5GQJ7xHEoZ
DOAbaQfl3sStOYt/SnuGD6LShyye2/wsm2IQWx62LVNGGuoyNyPaxJNZlFCpFxxwwHUlXVahZLFD
ZIw0+Zzom2h18nxlzoeqn7PUPnvCxxGo0skH35t7s/53agYkPkGUMxHed7C3jY0HJCdRS16FVEqb
NNa9wwbIuJfeGXCnXiZS1UaejoxQNn2xHBiOn+GKLKgatAFMRxpQ1OcoaXfur2aU9DfHiwQacRLf
Fzx42u0tG1t8vboI3kqV8Y5wLZ+4fhybuNa6tsBwfYBkfNz1cSVp1UR5qaWOH0BPeshDK1CrvHu/
+hv7xXkknhvV/AMz+6+qHZIpX8/6DpoGDUiTk0OD5FeKqZsB7LxsQDL7+mAK+iWci1jLAXpY3aeo
CIj2gZaTIdU7w2Q5lVgsWrsTp6XF+HXunx76J7BilQg1sm8SWsAg24goBRrg0WKbB3SnTjbkqEh9
G1qmL54OpfT3Cji+dwpSM6BPW1MrehiULzE5YdJHlKKMy3ovvYIKq30Vpn9pl2yCxt7YSGF1suJ1
LeDnY/x8If8FB377laEKVyGZV+tspleleMImuitYsii2Pa/xh89PhdbLlm+qZp2C9wv0qxntIQJM
8v/qMXaYWduHv3kVyWPcVhpiWXB7Os4sA0W2/MY/g4uY1QyOuikJgbbGAAHNeCc7XEB5yJSi1OMX
LlaOr1B+VFq9ygFYj3XGoJMSXE7shP2bG/OnKcFifHgYQ9XY43FITNwc4SvCxHtn6+SoflII+Cgh
6EQrAK2A6uSNDNqhVvTkkPqKQ+V5b1dgPA6jXZIVCNKJkD69ZKRfiIED4/9EjhaxQBOCP9ypCEd4
BjA+YnEeswoxtaH7ahYL+i6gdZU2y7HquxROT0oJrmDIGMRsDJc7LFc8bqwiKGoQFfqJUzbJ6GyB
5NVUwbXKDD2r98hPQ6VqTwHMbDoa//cHdq9CJ1hFhP5o5Y6nqA3Pnk3bYpY7sSjJ9NkIlvZIlvb1
/K3iylJpSqLiz+UGGUNN8cnnxYUmZomRwVkeWsCahSWFOtWXMfqbUtJhjqRC4UjJKbjzONSY2/su
KIyHcLjdMrKmeVhKuelLU72tu2Yxkh/76zaVRMXj+Ps1xn1SM4GqdAU4BKmydew0PMCysTKCxhV6
7+5Tdc2TfAH8VqcHViAE34ep4LGgQL1WybHg2Tjyr+BRc+1VcGGvkAaCRZAXZS66H7Rib25tMDpl
HQvvPhVpm8ISVZJqhEWfo6OUNy3ZHoeizu5dj39hSlTGt+1s7MIvZeyCUdzM+8fs4E2YiD4gSlg4
xIy9dRnMHCVb5EP85xayJVQrakiLHp0QD1LgndM/xSN0uz7DFITSjG7eTTZqYYxChOe1WcRzBTsZ
jmqcvKVf39mCH+kT9ePhFr3aQvU4xIAZMBmx+tlVg6sG4vYonfFSyrUZbrbVtrPiZUPA+BdoT5sB
EZo95/D82IjtIMkKGsstz2NTWu4BfBbHSdwRUbfQGFZinbJSFRozykIfsCO5/ninveNV+7D+EsKg
nkeRAS4rwh6dEOtELoa3p9ptDSdn+j5YjObKMU/yd7aRf9d+kSgv44eee6bncTZiwyP4saBLMamx
XRvrN9Cg+inFFB9KAA2Ll/66YEbUaXOY5x0UthBn+7+SUGQAdwikvOvznsZQI336K5OBE1K4u4qL
gbW91opogYp5YeH9vIz27ibuuuE0HSq54MsoNlCNYG1mVrZTA6YeaywrqTMN0CzWZCF4ImTtxZWW
cX+EMpR9Etfv3zXJVRg3u4qZoQM9em1keLBhIQ8XNMulGgKm6Rby6tIknPD1SK+1sh+xRPOa0NtC
BxKWchfx/TUFKebR9SURf8A4D9aufBK8FrYN4i2iCGAXMMa0hJiv1d66KcsO/WO+Ib2s5G0rm4Kq
ofcjqujjwc4NRNnPHT71LPYn1eI6u3e6foZwL49qHitaXFVtgl61z8zivOoCdyAUs0Oqai2ofyTN
d6bFWypTdUYY8WgO+aaW79gSZSXFDTG0lcGyIFNJtptSsmbq3lrmjpW4+kmZmTnTI7WuYph7JLAI
Ux9Vs3qtm31MKs3H0wEsusA7ur/ljVUYha+FDSommtksSzuWii26VC1US0wLo5k+AImrqpyJt6in
gWj1r8bb31QQbzyqLm/uE8zJwgagy3KguPnM/aee3Tq+pbX/msn2EERdAbSGULAHcAeYQqzHv01r
ZeoRLFUN0nSMv1iY2hB22d2qR4m4uE61htRKOTAIUFDeEBJMzC1DZauCAMnOUvk4cZ5lJcyL8J+e
YcSgSMge26x+2c2rmy7UPYIyjwgZIGoh+QdT5VVpKVkj7pusKrgFcef4eoK+/tAqfirjw8nwvfdn
UIeRZSU/IwVi10iHR0LQez9MpiGHBS0Vb77vT7cmXhuHS1x7RIS1g1dM8HSMjqteWoTMd0sDjfUT
tjnoJtaUCr85HfEu4bZ7jMpZ76sCCx9JUGWqjuiX+6kRkb81VgS6UXPndJNZGFEivPLfCfB0KjGz
a76boAHItVyBp2eqFzRpaYUyzH2GwjGmJQYYgGuvyyGGBAAicnSwSLbX9cJ6YyBnNREeY4WfMEU6
w804LNLuonh1XAN2fy+7DpzBmM9s+4TJ77tHlUg4FZeRehttM8fiwaXG2VkzPJWET9TZ3N/XkBpT
T5oYlQ0rCEftCWJ1NHf13vhQwQ4ADugNNj0VWPHOsu/Vno5uSDmYGEi+UYBivsZlMPsB9jXzP8MT
zTehUIBDetZqYF4UOgpgXgHgKYkFLFK8yqVYadyjo/mjmGlZJNvGCai1IZh85LVqGgLTnpyuD6ao
4c9JcFu0RfUp/gIGT7Vmhu17v57/jvBMa6Qf6hfq/svkN9UnaWnIkF1lBOuKmvopk+VFfZOE7fDs
PLPOGA/E7JDskUC21ZQmHfbd6qzsty+SsUK69cWWuctWSO8mtotHAWEKu9tSrLPs+l7Rk4AuvooS
/oBJ99UGenGOXwi/BfrnglIFaq5HyBpVbuiy/oJwxioQuJobI4KjieKW2uBbINqdD1H51pe/LOy+
ZHdCtI+OFYxTXEYow9RmqUlIFBOaJZmyMxl7yD5Cw00fskRiV+GjC+bshE6mE4B8bHtw3uLrfiDG
1aI/NKSYPWFqgCz3jsNJfZ3vC/hfjl4soy32kJwxLZw0wBXeBBVTdX1gGPk37zu0HS9c0ruea4Er
XkR2Sc1Mo6R6U8le85XQFcr92pKkRs9HhM33CIqO8XjCcz+MiUqj5qaBY2W5aO/84ZMnB9yZ9ENT
6JmHje+TtUWKK0Hxo3Fw4Bz1D7gFVNRl24SbC/K1htvYyv0sAqcC6rZeEXlMOFOtNOrtLo3yQHuj
vPqZnSlBZDEJAXC8V58q9hh/8oqmhe6daJvrAzwsjv1179o7AoF8JW9VaUahExAd8WBoSN+WyeMS
k0Mhw/EzB+OxdBNWu47E6XnMsLSqVQwfb7QiulndtJjGSfftiSfLmOP7Xj4+4sdIsyXeJS0NsFec
CPeXO0eF8la4anbY9nXheFzaN/7Em6QhJW3WfHJx72cg190eZMH+mB4F48GS9w0aE6Ek4RI+jWOg
3iC5EKymSsjqqtQthgIPEXr1vO9w2YKUsghNtuPrJp4xFZagbRpYwIH+/4H6uQqHNRnwIVvPVEYJ
0q5eCxa64db7y6Lxde2uc0uODuj0Wq4H1aMu5Nd/8TtdU/zHgOmZJFnptYbuwAvKhbs8mE63g2DD
NO41h2UjfKZctc3lzK+arzvn1cgvPvkHKv6e1sIHcef6oYJiwinP36CY45Q0o0HTUVvIvQ+rBuPu
nWPq1Oz7ZFWh8CmKvjanT51E02JA0lrRWFiooH6wJjJK94OOZndOaXVUYgjetzIjrskwJK/GDtrZ
fIS9WDnMBVh3rTPl5iGLlc03MevpUy9uVTgavPBR40Gh+pzNFomcnUqNmxh2tMx0jd3hbaetdg1t
EAs3Ux/ALPxpr2n7RFDifzAnsOoaoK7zjAfZsR5Y25w1PzxZivqQJDXjc7pewNHKnYEl/6nyRU+6
yiGhOYU6lAgYwE1beK47RdLQWS3pz0LSgAWIqcQDodixxy58nG06tTtYk/lFEWrDB+njCcP82P76
PQRsgK+IF85BbeluYOE3BTI9sBIkA6cl4ljdcVYyXe7LdGFYK4mEt3VmacQ2GbwuWJnGuFs11xjA
OvCSLLvsJiduqxHid0gEVpipCJZfmQ+DwKrhqtmCKWbpDlIWJ13yEdb3OmpyTiYvbWhDPOqhOQi8
rji5s7alcB3eDXNios4CuSeFKdJP8TyPUq1WB+zjO8dt+V5P2luvm+lVdLf36nTAuG445OcakPwA
vpQQk1HhL5FLWQVcLJuLYBiwxr7nHOYwjry1qTZfatUJsYv3MzZ7RnFVHJULG4l7IwcuavJXzVTo
gcS7IUSYE/fuy/lKmeGgSbAabAgorU2hWhQD1FY5HgOf2VbY8pViIPXQ5qVeTlriP3i0T6wn2LRU
XtkaTZoayFe6ulLWW2VetNhMNtzNc1Akgm+kFsr2OxnQbOkdjtIpJqnmmtMWFKf7HZfGD8W93Pjz
ACPfEsfZcIAHSNWbQMyuoYwyk/jWYl9QewBPk4bU8jXfVj3xocNICexr15BO7/kVrPpuzZXfsV1d
zj/NM8EPgaoCufc3zlcOYkvxhb4KYI3MGZ66CtZ7lefdF0dQ04kmlCCAiAmtkd/1RbVHFl4dsUQd
cdDqMT4ViDztApdZ+ZUQTHUErIj7tJgt2OkIB8E/PuGcj0I1kMoSwXRqdpCJVGt/idYlMcMLpxz4
DEEkElpmTCVFMVzKAi/qFwOtnLkVktD4BtkKb4TFyldrbqwG+WCcHYA9Mkob0Lbr/3ycclE6Ofi3
L7SvScNWKwgAcZ2hLjTRT7NW5IvlTFbour1KkjgBKnhMndgUiQjG2a+FzI34KKPPpE1xoWQtToGZ
9RPoidGxX8kh2TGFTBqeOnSTU/kUI1ZgND4ATCEYAJZU9ApWmytCWR7TdI4kEICMA9bXlRKJZ+Eh
+RJHK047jGDbyAuVRVVvHvU2ElBzJZpCq0kcKEAY75p0t46m5gmZDJ6ViEeaApaKUm4kwlRiBvaA
ahJFG7FAs42woHRbL7NKwLvpqcmsbZ9vf7VxuZZC2aTh4ZXkJslQPY37YKoZ1lOHBFvuEJuQpVuC
vSjqN/vMf1unT7kve2ovCDsXfKXD8eZROwo1Cqf6f5QrE6ur9Tw74oxSJepGeTGqFQim7I7LlBgU
lPCghPKg3XFWo7D0xkWs36v+/8Th2/XLrBxvdrrX8VsZhL2bvwIeGyTddChk54ihPkO+402ZIzSv
8t/VhCclSNqKfuOaAskJvhW5RB1Dx1Ca9HjVoV3yq4kv6eNVFdKZoI+pBdveubpDUOrs+3CLb+aU
w18IDGU/PBC53I0gJSIVA/N+ZuBKMNMyRqkoa6tJSMIljdC6wEp1mDUjTvAf2e47onyauOdMg8Wd
ewBUsv4W/CnYMwSQ92WKDRNTst1FTXmR2PPO/0DVsgCclItQONa9P3T2ZIRWgqEIm4D63hnvzDJU
nQjsUcySRcotUOzcB29u0dPpGySv51EB9VHjR8FYTmGPXTRKyjoBfOpD+2/+uitwq7GXbXISHsJL
4ul9G/ONLkmXnwCjcR+BjspMfRinKn/wO5/wXSJsDWUbk+8Yk8RjgpmLysgDm6DVMvRC4w1XeDbf
KGYV7knxbEM/uNQchX9twzGmXQfjtsIOdpYhLZrsvlVRoawxp+QLzZGeNLReyChkTJKyBbyuTBtH
Kn6O0hpa5I4vMcvAB0jB8pLCVou1OIJZJergF+qqv9OB557gpjK+EOKUxx0LUARLtoUWyunsbIID
TlVXFjIWuFKYm2figYIxWSZYGVP+vSJPiKqfAMqrYdZN5rEzJA/xOMH8+uIj2nWKKL7YB5eNaTJ2
b5iiDCnGgrX2DHpQ+AgUWE9UVcce/5DazwZryIuglNIX2Bk3A0PJ5BkxARVvyrUbKU9KcaxVgOH6
vtAqLDzsXC7VA8fgkE4X0eEx3svEH9Pwwlw88hhoUYPVu9NS7T2K8m4ynDHilb2wE6ia6L0BpdM8
5rtN/FaEqp8yc1Y3/eHae8QBm147HmYqmXIofsiWD8+XN05X3PVF6jt3vTCFFGuO/S9gnqvPc20g
nBVysXoHX+oPNwU0DmJUC/+9ZRJGL1Arg826Ej/P4KYyjh3Qjt7ZR/dAOwuYtBpjUWL7p+eYZymr
CjuDZhkc1aL1f2m6G1porq4d/CFmG5tX8UH+XHOOBnW/6M2Q/qXCm/CE5PrE3AbIq5VMtfjC3YBt
R30FSWu0Ps3PIBsdEkYcnog6z3s6Rl8wNJne7+BEaYHfkjK00hWQZxVzdW+E56sNa5V/6blYyL2p
dK2cTaPrNCYQBZmK24YfB5MNgP80LPkexpAGaqte6LqG32jjEw04RaUBoSF/mAuJBzwRe44gw6d3
51RJgH6XMF0dh5n+gGLJwVwV/G1m7NVKtw3cjA8Ek1WyIsqe/ve/DlyObuL8Z5wiSUN2O3LFdGeS
H1sFJH1j3L4TTFBp9YWBSD8BMOS3QExSc1QiVsx/pusmr6i7dIQL75SV027sQsX5B5zpKD7a56Wc
PEMwNuZMV9jxjtLrM1E0iwOAMolHxRl/vl2w8gOGoGr+SX6vbHpIYm8o0bLzugYmGnUFPLSbWtpW
JGMCZg1KrcxUyheW45fKwTgikNzmBOuobTgtU6Pw//ilu5HoQf2oXtoNCElHFiRazFAyao14Tjnp
G9S8hYoshd72d4EdTWkNumEqyAXldAHWdPKCGxbSgHOTdkPxGZSZdxXk5aGNLR6KztxtTeWpsdRJ
8NEkKzYs6XpXs5P2yn1HQxoGMgvKmXjivvq1isVqBlIhNI9ikhKwvYMUszuaXuLgMGIhTCBtXLwY
6Yuxs4K3/Kn3YSghmJWg5zlUbC4/4lYLHkv3d1izaiRSHyzcm7uKTf8KIX3y+QoF1oj77XFQ3gCF
soytVX5xNTEGDo4ZgM9yA/AceoijLB7s7Qgo/uNhWttYxCCVAhyxLKNP3oTM4IyEEUWak/W0UWAu
YWNi3ZhAolRLMYi2h3M1kQETOvQRqmhx94wUnJ4v1+zU5T4DIEYew35EaMZevtqvcm2G1CKrVIAf
c9jDgxx1R8nycES3IjCRO/ryGm4SihbYoRzKjXZU0fEWg2IjVELy/lJ55HBGbUemf3VKfVwLVfnH
E64aFcHF6n0xS5yZj390WLKFO+SferKXZlubP2RKczjQwINgHo7AbPcKpiQHFwNLz/XnTS4UScjW
G1SlHic9i9HCtQatKm5y/99/GCfpgFasnPQOV2MFd5RTiplbojdEyRjuJ/34CCj3gkSigkOSFAB3
zmPzkouJ2v2gKCX401y6aF0wPhXSJFd2ckN1eZhkyuARp5NtGFSvwPk8+Rx7XNCl/Y7afzSuRCvD
VaIYH6BEwp93FzMnse/yVGou0A0Or6zyJ1XXFDeevnZiodFFL/CYy49aEsDNlCuLYbn3nco/YYgd
Aa2RbShe+pU4L68l91umuFs9rHyxl+x3kmUPTVwDtLxHeQxyMiUn0DFzIFXxgCbpDR4pHcO31Liw
M3pgQUQ4daWPl99HgZljVITooDeP/2dlE4sLe/Uug0bFB25WPUBX6LniWRSnPa7QMhBnUZwN379i
sJGTqV6Mjjl/CbVAG+hjqsdHja6Q15aiNGog/QJtxfBu73u67rMpTjowI96Sxx7gJjH03lH47JMQ
p+skMVrv62OIER2GqCCZKFtLeTZZDmUfGx5rIYV+iSMhGyC6EfeodRbPTIldnIKEi/3PijNVLq4p
RwU1mJSsPOIMS4uvWNPZPygHlKrvbDDGE2bnOFbbPc8caNVXrOkdw0bdE9jATFR7xZvow5oUM0pp
AN8mZ61qZS8VgpnHXNoQnbz4lVN1r7fzw+L8W68gOytmE58KhXJ4JD9gjtl/eo6lOZ+gA2hBEY7L
zfk+ot+20qOWkGEjAF+PRXHYaZu0s78u8z3ZG03XmzK/662wfP7MVBykc2su8RZLqKT3FfzPimfW
Te4VtlrvM41QDsnqQL5wZhSdkb7le7MwBD+18pOoGkbT2yPJylDoy+BxeK5++lwhvyP3vYdlr24s
YTbSOW+45V8e62K5j8DkErn6SQUbw7fFvbPksYhBFQKTfEu0PEPQuCi7CsQ96/hgVUb0iWMFrZR0
N9vhJMnViAr/T5qex5LZnmuEH25unWgS4WMQQym1foObSYhDUCF8L8Vrud2kSiYifJp8PI2gjimN
yU7iocyC2ipyePsm4U9hCyJaFINTnwdd+1ZIrGlwAEefKTSysYHqH1RS23dBSkP+mLGmHO5zHsiC
txDTLnRTN0QWIWd6asbaTYXeuwWwfcXmjBZS9+RAc5/a8FgOPvlXAM7dH/2csf6kjeogeAMoM4C9
VypxkneTbF5K3PlVtJ4yiRXLvzcLyShG4lKIdocpSc+sg+/Pkg25W7931J2C6UsY8Zw0oD8SUA29
YZPjDh9GjX61de3jV2zefw7E0iCZToGW9dRDVBUa0WR3rGZetA7bzS69F4XochIi19NGVtcx28VM
yCSGcdBZ6auHFQohSSpn84GCUG8eqonzGEHiuLjTef/HGcRYZArQJz+UtH65dFjNlTFdgiZCJ21f
is7zkNvW9bBb0/EvFlOf2vCuZk6MEmGwrhYnhQz3EOof/zXi6TAftGBTPZPg3JxqVaGF+9GlaYu3
UFxVf5MgDiFm6d+ya6XTj0oQovaf1gnIQ3Ca3iG5Vs0XA33BrqLIITBFcLIfg24fAixkJdo2yX08
sOT08gUaGVk362iVXXwZVUrisX4B8uIU4l47ft/pvKPDV7aBVmq0s/QAt/m3Lx84KpdL4HP+qzLv
FH0Q0jf/fTO8ZM8NCyYNEQWRkeSHluX9mi1wVLHUy3FT6s4J0RZkZqrb4cRjv5lptDezL2djeIeB
O6o4vQcjgJ3CEIYzacX/2k+Zwp97d3LB9qoOrFbmpLMI5bxiUDfCcTqJ4CmPq/a5nNsf70HMHwLW
5ATjsQKu3BffId/YjOg/YQc4OUP+J23axfiMD5SvIQ4SWZ1MrfJqVqTWn9OQWfxIrRK/PVEiKVA9
ARGF1rvXLfA83X/u/7VOc7ZX004msfVzOv733yqqimitLQAeIi4D4InNTndY635PVlLI8MDkhi9N
aN6FgDjqIvM+rNd6+vqNSabgLCKVu6sdtOq2j2n4vpxv2FwmWBYVwk3g5cZRsW7iGVR+Dh0n7v+9
V//7+z35OXfyeHGaLn4u+yDbWOn3EsDlDzaffFdZiO4LToysAE0J9R3O+CqudoM5TfxwXCXF13Z0
saFxMi2dGFZuZd6SSDlvr1ry+4hL+t8P5c41ehnHsj5PIS8Y/W5HPZchpxp0WCJkRw4IqAsPmUoq
d8qiLSvLw0xeLhih4dHVE1FGjQMXfE9i7GRLNhdyTty5hpfGEHd3/lnqwv5x3IaUJ0LoMfdZ/nt0
OZP95nS6mxJgUyp0PbkiQ6+TbWdhQcne26WnXzE4a79g+L6QJ/+EghSrNaABpRbfINUEoST3TLHW
2ExNT12OoP3T3FHsTM2M3w5fbLBkjbbHNFRntseYq8mh+ps5YIfHsMd7gHL8nXpMkpPBcu/gotGr
Qe+EG9TAiufCd3IIAYr1R6T0vM3qnYkVXrUa6J63uvtnIMCuRSr7VBboUVEITenU5Xs5nnP6uDOf
PTrf3z/QeX1Uw4EsiscC2QPcPbkwdJy1vT7Acl5caF2F/+plHHwSZCHzmiVMQCsAV6WGqLH3wV3a
87IUVrJ8DZLDUcJaPaOtLfHfsnrogS1Hq5ZT7U9GTjnBp+nnDSq5JZVkWnL0OcDRsCSNK+S9qDD9
PlQRsYyWt2Z3BkBHG0h2N4TXHg8NwSRmqAL3k823PQa9Q3FjpH7ue9moyS2GTion68xKhupL8Dat
sb4FZ0N7dpz1AvA9YwcQLW79i/j0euSeXkdWMsN2gmNiK0y4K7owDADGx70g3CbJ2fQTCNBw1g87
MgKMf2aXbsJdgawBnJeX5ood9FLdySd6ppEYr2QJBm2Se8wV6SvletfWbe/iQK/0c7aYJE0lECMP
BWVYYgmcNAUG0/PFZeUhH80lK0JHdsLq8Cy45w7RNY2xqwLwMRy7dwoiyot9OZhMRqtddv8gfovZ
rtmcXIXgur1r1stiSz+qF4rTrsks46LsGRcsu+bM37AvSbUA8zHT9jpzzZI5TDWOVD1FJ8t/FaFK
uwvp49yyD1utQ5UU7uau0xKL4UsiRVs9Vx84lCgcF4q4jYukiq1rd55B6A9YhXp2/THw9e3kqYkA
xmD4rMe7jOeHMJfdtjYHTUBHz8HXQ689jQeTk28wAGsA0juxjMGsA+0NWd1iaZW1cZ56TRs3aKgT
IbEuBD/gRZc5bLO5Fw3c9/lhiWEf0zYdIE1VccOrAbPpttFxINjpM7H2vYAlh4rmX0/UJndCmxGV
a2WFvq4ij3HAZKTnp5+nezTtZYEFkWazlbS5c2IOTCgIGIyXcagDSjGNp6hqAee6ill5xovyDOkA
Zas2AqivfrR+xDVkKxdmCICsOq3X5uq6gSgOH9KYerlhqXnI8prT5ELnbM/bkkBI6ZqGU9c+gH70
ofyZ0/6f69RE51k38+YsRF88+z8k08CFvm6ufsztXxMFFl1ozRtW3wpfuKJAERLwh8kRV1e/Rr6E
xzgkY4UW6T7shItd8v+Oe523ZQq9SdGbJu4QQWT7L1ye1X2940g+Lo+k8hWCfWCKXkq5Vm9q8n9c
W4r7C/9g4tTn7pLOC2PW5/OOErgrdADEf6jiKvUKrlfkfrYVG2JBvyYChVdJMx667khhC0t5cZhw
DNQQFujS2Nu+dpXgRPOqQVHMiqhL2yYMnp33HOAxaz9RPFWZ+70xok/NBKEgJ4GBPGO9DGPiabHW
GXnPRFywPYVSA60OEMWT8aixXeU3cDNao0oLOkzu2H+jXvIDZQ+c1MVpG8rZN8kfUkJRQfNXOnCo
99AlQPTzNn+ZEpbvxLeKP+4xXdovMKEYFUetelfMNVBgdWQaL5QKB6EseFmQtropjjgFIEyTnudi
xh7Q4Y2vMFqdHvdbaKUvGlWjRgdrWo9vo/QDsTaO/C3G5cnFzwHGOUw/wtuz8TinQLUR2AZSo/MF
tywYxFzphdYPl1OoRHVoRA1mydnye8D67mB1i08jJI0ZqboYfHFTw7/CkK8ZzwDg9iePePI32+jO
4XpOEwo0UubKROpRKQ9qm55V8QAn30ZeKRFA+fT1rUy2XEjNP8BheU0zjbdzUJKVZIv24nm6SLDz
yI4kaySyNUh1LnRU4eMRC+P/uldmnb6k4QgUc4k7E4xj54vexr5xMCRcNsRZ6yVPzW5Va4sF9Ky3
7KNzWGFOO5UyxzSZyKMSNyLMu9LUJ1ulZzWUJhSzIERk/p6oEtlkbmym5QpiKAhomSBl5tI40XY8
nWvMYjWKSDK3Eo+s7yJ14Oge9RZyPbHrJx30Xp7BzDsjr1Hr5Kp5PyfHa/1/SJoo30jtx1psusPM
7wbzDHzeCAeZRfpTI21hUJOFS+B+ruk1hdyqJz77/+AUwHgKLJ000s3BdF85ZjCKw5u+e2arsspC
Oa9BjbgdQnwEomRYvk3HjTt22+GCBfY/C8GuNKRXPHBMZhgjIfGV+za/tD/bXthyifsSx15WkSny
3yJ54bBMLWHvvAIDZVv3Ip02laMfvSfp03cPI4hsOeGxUioLwj0xAKK8Zd2vcNI9b/praw4sE21k
cBmYHv0VCGGa5zRBVFBpNrh3FsMbMy0c53Qdoc9aJ+VjUcxcezBELYnqG3xs6q3Jx0jV4fNLWD/1
+ZVe0JWd6gA/mrcVZ3zig9xw/7u/0ZjrGXgkuN7gh1g0KUUCFNTgsA2iKMLY1M5S6DgdotNHZaye
Tk1IXjTreOi/cEvYQORtFwtiOk7ebRakJOXDAhFc9yduD+KadmEV4K2OH6Ephw3aWZskE3prAgDE
SQgSK7EUB7A8Yg1NYLBjqIWu8cyGSXRVLA5MEl8I9NMNhqG67ZLKtDrGmLW05yhdksmsqEgRLShE
GAjp6SO8yLcVXMm55N7RiOcJn5ZUyYAhB3f35l9SQucfbTNx5X73GNJuAB19WE8J9PH55HaGK3el
W6Yj5F4HVnB2BGrz2NaOJNd3p0rp3IiEYuzMHpyZvby4flF3je+0LyIt7+CEEU6Kbfkq6o+2IASr
vUNHC9o+O2vnYQ6WmqtdlwHSsSWbk0/8iXkymbNucspT2rOc9tN+dG//CFkk6Lr53CgDiSbjko2H
rsl7QEl/v0LziWJnD6cNJHiR73QKCPOP08kJDwF/OvyS08QbDIGjHNEnJcPpb8uqy3ccANi8pQTq
ZMWRkiSH4mqzNhJdokbaDsquiu0QFsYNcAp29HqnK50lgWi/ss652xgzxSpqLf5KavSxugqzalMP
hU5PIQUe2QV4ySMQhq7q2UyZLkuz9ltZPP0dFJBa21LajxXCYar1e1Af8rsGROBxVtqyEKnluTzO
NCOc2HAIKY+W6olpAy4+uzxrJW+B7/Hs5tZAZ7CLcv9V+xN221lAq+d+MunL5f8HcTpwA6PirAdw
nMayyujV7mRtspkw9U79MDEFN1mrlbr48PN/hq15754vz051o0N5uodSIYaBS3IoajosMkY7TaSM
i2RgIx0RdJrV7ZKafD1kaNFx2PqfSfWsHkzCYqA7rg2BVkAyqrUj0okj4EV3w7hb38iqk7DpEVyO
awDOvx2SQ1+zfhqMOGCaY9RqSZr1XPpOEiUZJjKHkJIKreDNyjn8KOam6feycY1z+OwHugZBrfaD
iLulh9j35fkob6UGL1N6X+gD9MYS3hg6lELj4BCf761k8ss53h5Z/63Eh31hOI5mNlhHHImOqW2q
j22eF5HWPY4W4N9GUUXf3N6uZibxCrR1ic0j+XMZXh0WmmwEl42uPDoEdYQG/iWJ3LbWrgMh0uHL
mXpbp6OuQG9sElV29M0XL2w+w1+J+OhvnsRxJ5m9o2JDPh7KCiRKiavMdKsLKkE3EKPZiqBOScG2
M91OTa4BNU1lP7LQvkkLBs+NbW4MlNyJ6GrK88/ry5u2DKN7rVNBefAHb6hC8wde9VxkkPR9U3ZO
oOFNko+QNDR+GBJ4zBicSOauXbrBigEi85RveSP2RuRzAT8qSynteUVeLq/DpLl/LfQc6cvOuQgK
fPcMPHh0r78vjGWB6ZpqwGhkF7A8NaY0wrCH2H6L29ofZgoexezqGT0rT2qZM+ialYMxzprfA+Fu
oj8Wu5wCI9q7WKshbrYEEo8BtlOobIotFQOjrmFs3fkECXovna5d/AvhJsvS8+PlMkNmKqyVMNW0
F10fwvSAhHhqnPT3cTb1f/omh5tR9JLRQT2FGhytpvpYTaDBacFPc+jvE3Yg6eax1fydPOK77/d9
w2WxFMv0nVc7YRQAAg2XjLHvIaAOuO2WLF23Gw0GVHbaacbpXZaxle9G1Ecr+/KgH1aK9n0jxnOJ
tW+3Z9nQ7FPGbeprhXnYSO3VKnwf3jwt0vk/SQHJaSRWLzkRuIME0QIzfaP0+Ax9TzITqKKAXOAz
Rx4h3OgvoJ3x4r/jN4lOWrAcDk525OY/5RSqKgJ2RXMecNTKcow8JBKLCfE80OSKEuVE1yHLhKDf
K7SKnXzHjuxvpKZS/ZbNoNeBC4exSB+KmwD9jMIUT4ZdgxPe9oN64+cLurpE/wcKGcrqMjGhiCc4
IR30nx6RzCSM8+VHWwoDzKwXNlajy7tnfyIs85Mip7TeJEbzOSVWfZgB8nyVvngQgzU2rooLvzju
IlAUpBLjhxt5X+qGlHNO71Is8/0+QkeupjQtAGIUh1PI2EuDuXcnoiOWAgtq4BRu/iwU2oBlAxAi
YgB9llHU6Sy8hTWXyqul0+jwccUjnRLTPxRElFL3jJZEBfaRi51QcigOHMVnRxKHz8HyCP5386a0
Fy9hlEp7oVZ6NMImW3C/u9+t1aBT69Ih7LbkmkHkoBNveqN4OkayKhTUXxe+/5/JHaxxjY+Z9hcd
QmGVu8H4r5UPIcFxi9Iftc5C+Kit9R7t0sMhD+4ll0+AjnL5H6z8JmnhNaVl+VVSomKLxDKL1b+9
Z+ZZuz0yBIo9aglXkf4XWFlXEoGDdMrT4ASafilYeVxLUGO2TT/5pX2We3XY5NM6ac6oVs75v7hD
vxlhOGHGn9qnOOvxL1R+irNqTfJ/HIdAzz56gSZ3FZZRIlFSE1KsR/9R9dl92PT6nSM0+4sQij24
PE5qJ4VCfG3Wsy3IiJiuLQ5S+roa0fJEa+cs6RaGpeDWKm+AFrss2gFQdUKk6T1RhB2rhdLADVLK
BZiIE9EtaMvmkDJ27mQRHO1OjoV5PeypJfuJgbH3nbswAYz5nUeQIRTPwyd1wJPIfRE5ndWaFNtZ
tJxOFbfK7Vw+yQHh6ZQlxJ2NAZjxVsDWzUuZtP9W1SFupzh7fz8csUvE1PMx/BHYENUpkKD/XBzD
M0u0HTbETUvTYLT0elE2wnbzc5zPiysfeHJoQxYi6FL1L7xKGm24a3DziupefbVCfSSKHDaXnotE
En3HrC9UHlqh+kFV2BjhBhUdoI158jmP3m/rA2PzjLeBwTm+eznp3c/2I8QF/ukNMJpdneZAXH9d
gYQ4Bd+4ulcAw1QN8qzMNyRpLXfF6qPgl3C+NbkU2sd15aLKeI+ohXZ+ECte8LK9wM+2VcM5MLmP
5uCDZcnIDR6k94fGeuXRPWEZwV7mD9Ol209t9HmnvQgCFgG/89sAoCj9XjYcQowSN/TqcWAp0AKu
xEQLM2RpXdUpcQIVXsfAySqwL3cGk1DKbU9ApQyik5C5TJMCbMX9B9JJNudGaH2t6r4rPjhxeena
2FYTVbA/vcUqv+zmWXRIiE0bvJw0hIUIdxFR/l01F857YE9/4LpTwSIji77A9vWTv7OFEttkG90D
33rXHQGdkOzn4wh7+F5MFeAPDwOloni2DQrWcgByzVXwkr73e4Eb8dSrk4Kv1VSzcvuYD6yurQxf
w9l4Tjx2D4OX8NBgB1dOFslbg4VsRAFVfFn6G+JAB60K3by8AnYVwoC+r2CFBYO/XIPtDnwln9PZ
KoWQ3J9u5YvVsMGCIkDjURWyyp9LrOKVbuPu0K3uPGmepeD9RJiBUTmXVbF63H5t0NOxWLvsyq3d
eYSlIAMPjieQfdL+YbSSGcCsuCPwxXq9HR5QUDrxu9o4v90z+eYPFtx7ja9CPO8PvoRkNPwPIbk5
ZWP7brXCg3DRtjry1wiak4COT4IJLL98LjgBflHxV+9ABLCBeuGCAdFNQW1H/i6Xj1yVOT4AMvk8
gnI9U4jk6u7WNRg5ay2IUV+EOQ4K2E+dUK2c64zhhk0cKrecG78KYnGlvGkqOPEx7SI6gPg600Kk
9SSVXh1mFjUuU95L/95jxGHIgdgWBbDdbS49bu+K4dbf5RSV38X2HHnIy4nIQyyQgLK9yxbThkcQ
ZouPWpSaNe4p6fLCWlODFpmkHePi104KStgf8b9vr2i0AXBA6pSRA2vwrNRbzFSWb6cSPfcsKQck
HziUx/erbST7EJW7PrFGMA6GAb7SI+Yv+GgyXItnkHuC8AXkTFLWujGPhfvkEbQZ0QEgM3zNgp7K
Wk97/DElUE0EuZlBXww5wt8EWNrS3f68B1KQ0v5LPaSpas9siAI2Q9u4Jefu3erRbG3ddg+ZqFIx
+vqYCgqWuTd6MDeLblfb0Z8F8ZIXQSjtU7L6xHrKVcja2vZCZpZj/3xXmC9o2p61wRGQywaKAWAE
JGxgAw1P4THrJoZhbaEHiO/hnrqSB5cc94vG8KGX0csjCZ4EW+I6R0bbUfX2TT8QDjkNLRYyqA/o
zndX4jt4Fpgne5hTV97+hSXu9VUxWBUkKkd1ioe3YTmWNw2DoKX66XW7CD3rReclc3jD52sC/zUT
fpwPpyU4kOyRBtbTiuZX/qM/ucycm6a4cIXria8Ocj39xpFHFJWHZLgm3zmMETDoQYYHyUeBC911
EYueUc7oMbdUe8+9LFKaNMngQ9xntyAgZpQHMx5FPj2jCvg5+w3pQ4G3znjZcvPWc/VwDxYJ2r2t
xQ/a2HrdD/mvS6BdeLENj0S7V45sHAJtB5Kepkm2GAMPK7pu/hR4noDEWiyTXrKFzMJf1KxsxNUa
gFrCTt16BC+JPm/+L8W4iLI+9mylh/GkojkkOuJaprEjxnlxMauiWvp6+9i5dfGLQeKthKywkgEe
lzc8vFlsV4dwz4r3w37tx34pDemZYUw+9+90vCtrsRkOd0+5B8D3B/6jW/xXDF4q8edQu9ktzwK8
s0Qi3tGo7GEtgJbgzzCZY/fUCvsL6VBn53eTEQzFLElo3K4en6SZFkQrbDfQWnVqtuyQA+y6uUsF
hdUMJlsNNRxHnh7MP/sHkrfoltJHLEdUerXavAwxABYTQJvxVM6o2Dzy1oDHUS9TSfFFHwoh6BR0
JhCfwQFOIPGnO8uh1CCDDmsI07gaIZGzCygd4OEpIokCZVxCJrWtTBy7nb6Bei6RdwAn3eMm7FD/
UI5wE+vicsKePwzgz8oubtlJoU3lIKQBP2+Uv+UJjMq9ZKoVaM1sXuyreiCRg2zpu3Nx7lloPNsD
RrtYwbFU1fW09hGKR8zLE6o/CliNYHvOlZCWqNixeL/ABHMdBWK9sOvKhbCSOfFTaXmAwjR8N4kT
eSRgqPBft8hp3R2tHOtWXpargdmXdHAg6ustv57gJtFoSMMrcX2r+31hFaGuxtPCLIgqGl7AWsYK
nT2YjwWo6KLX2wXQkoiQOvrQ+Tkmisw5ZyQtqxo+SpvLQpAd53oZnvkNR4Cz9YCIpfmj9UeUuORB
AemJ9611uqvOxY7tE4xlkOpKjzf/mpW7wEptAztyh2/xb8FOTrKDh4wOPSLSLOOSglCR5Tby2a6n
53G7XytHj3FJn/1jJCjnCaZMN2d5Xt8S+J+GpjHQKRM9vBUuU/GoY55NawLd1CziWn6Yf6msYohw
TUBBSLdHc6uNsXSHAr97hTt1+j+fZSUQw8o5AKg00DjsU0ipuJs7NqaNbO+YcIf30JI8mEVN569p
n8w0TejfMIniFK1j9ipmqQ0YP/PzQmrryrfS64CGfwZYjAaIih9qmqoHB/A86OmX9/r/aNiqfQ/d
NeqGx9s8vtiOiybKQXuGm4rNY6CBlISr8WX5bFG57qunOp+AUyzrzugNaybUN8PPc/pL+bGPUyHF
Q03hDKlM6d732zpEZApRjDxYKK0TMcZttRVHQWoXiI81pmSBTi04YXMZ3U+5d2y8rQn4ojJ8psCI
VIWQI8wm5ST8paEcu+qy9aLdCOrQxcJ/nNuHQ7pJonYi9b75LUanVvB4DevnJAk0E2nwGt7hejhw
Vz/6/ZIBa69svAbbVXrgAXFNqbVKPKIMOZRwOLkBKvOehrAozAM4S1xD8VSu5kpoHfY4ujB8L7eZ
yXhoBde2a08ZLntaYP/xIiDTAW0R2LTsVSaBOcbwzF/MQm9OsFDn/wYH9qfs0o2dxKWQk90gmwCd
VslLQGkE/xW9U8mJlW7mgKqAleu2dPzP3bKV0vHbysf5O+feEiheJnOV13ITfpw6MrnGGZQgF1BP
3GepiSK92TqutgIPX1/jeVVO07bRS+5QA9jVTBz6qlzkBKRq3V3PxVMev89whY4SWg5kSJCW+7Rq
EQKUFnsBnqDhuXwMsSmorwZr/UgJ3/4kNpkO2MJeJfk0PEGwvjcyOrk1Ju1+Jfol8Q16Y5K3QlPv
wcCQTMX6vPV3jpesfua860N6PYIrYn0S8G3B2AQt31oHyEZH8TNiD0nLfu+RWawYyn2ABZa0vsmT
p3+mulsLXpKgamNNSi7d/Gp2ptM27mR3+heQqA0LCuWgS42Fh3NHm+DcywWPerXLZj5b+PFL4A2e
anX1BmUfV4qyQ7wpwwYYT+lHYqtzFef90ykJXV/yVvZ6/Ph7NSpUwm/rgMOJbUEKUcVPjhBwRfl3
TDXj3Mq3/x9MIpHnzJkj5M/PzcW9837S9/xtYpspj61PgzsTEs0R0/AhvOYhjnduABosz4tjP6Ud
fPXLjXIaj/Gs71XnNmjyZJn0VcT2KFxz7jNJ6jA2bABjJ2NFJ2992AfYU5zOw7HOgP2z48hyjg1q
0YowVSVfzB+3bKUK48utNc858M/3YVRx6h8HEFOvmYmXVAEvI2U5NQPvjkzSblt6fXjJX1TVVpKV
JP77ZOl7pjsqWVa+SvUt9dtb4h2TAMLSZ5CVTYYVna4/D4JZSqeNQmuzg8U3V+Qz8M5X25/UjTaM
8fpeZyn/DTRSPAjSAW3mwfHOTQRW4qBWTprgnRiyEO1jcLTUlICxtkHOoUzZBNhL87tlYc0fiw5X
MJp30b8H3XyMps61w95IjwMeS1HL0gUb9jrgZ4em9fxoRGkRBWOHi0czZyY+awFdqSS9Le4wmifi
Xmf5HKv4SHnR9EMT39UdGaDFCbFKCeKPV48zchdL83nrtGxPHj5OATj4ztJMgghn4MXuQ3Y3XnlR
ctZBv/0qRy0ZpfqEM+RA7xFweSz37ui+QwMj0UX89Xx9ofbDoLR+yScIfp/Yqy93MUnyJ1phGY9T
YvsaVL7PeFEcPeFhbzfb3Q5dIYqr/FQzY8klbXDLSgg71WTdAcRkynCnAoDBn2OsvZTsX6tgBIsR
gLpbwxYjMyLe5IXU3EqMOSzikYUTouNvzFCg1Wgv7OQwy/0n7QdbaFE1wBT3vtuwX6ATBmi5ZY6n
xrBOq5EWxxlRjlaQWU3IZlhL78utOcN/eA02HaPUOO2PbRNlyeqalWNgGqNsMlxEr0V1IzAu1p5z
nFM8ZF87HAv1h5RKx5ZoT1H29DNT3ZHIehTNhnfkOvZok1s/Bi0iRV5ZbLLyq4pnuvaGpUyl5QIY
qzMG+MhvGYFyxtArvUSNVEOkx2kmB603Zl2yn4SGb+51mL6FSGjkLld8I3M2E+agiOv2uoRoxsaO
IEMGIwksMnHohjXmC8kND3oa8CK8quCPvSZ9AIIJMBtVREPe3GRWuvAlivSkkznA//E2d3CxUkuy
sY63EVokwe1TPtblUWbrhkIxF9hiuvpVW1dR647zRFpWAaLmLziB6fYcvNYkYHkc8uo6fd4pXYZv
nTEMDiR9K1CPpoiqiSPn7dwsmOYTx9J1c0DkCdXoif3m7kgNaQNt/k5jmYLkTIP4Is8k/ZMADF05
tWzAHgj3fIKCkq7DH0QN4VLuk7gGk+9+SY8L0tXflAUZtqjQnLbjhPZU3S+O9Hw/zt9JYfxE2kHi
5UJ1g/6sZOZG5KmP/CIk7u58ujdfd3Qzk1Q5zZKs+IwDvs8hXndzzaso2QzsZ8CzZlvVOXvZraSz
FykeY81bpaTy8rHY+5TNX0SiNB6PikY5NVIl2qBhV9vbK7/pMPXYzuOtFWQ6OVOt9W7LeV6GYX2Y
1iU39v7smZtCz8TRHXjomZTCnrn9hLwmy6fRrOV16Hn2vJ/acOhGDhACGsiaaHPa3FKkqUjw6HZJ
pp5FgcvebjiOoVeAU6wvECYmoYYQiKs9AVKXebnd1O9R9ctWAh8npKi9n983m2zqK05Nw40m3wdb
Gexay+RuAZBeyv6RxrV0ZKJMG/OoTiSpvUKWPWv8bBXKdxid/zfu1A8EaU7zfeVzd+AMGO1zzU3G
d2SrPygxuGcC25VApwr0TOqgG/PXtDgqwmAgR0B66LLXbbtqyQlLltbz0FSW63NsKHS2/RtY2sZG
0BSDD5umkILyVZFKjyluVpgfxA7/SdZnz98RZ91nFR5M07HByWJJU4mG+lWxhLgo4ogF+LXZJdZn
QJTybRTG1O+rVdo7Qta/uB81DIl5WByAJrcAz/+MU1LTDmIrnWCY0oMfgB1lDaI6FUBYfYceUhbw
8ybyCOdyDgIAc5jjxRRUH/eZKp963QSh9g6+7tJtx1FWWeh32o4JhrvnHR8Qp8rB+8zL9O0igkXJ
7PzvqhSn+1vtHE0dpXcg64Q3VV2l9eepVXTZ9pE+4lU6NL0h7da9nnMNqRBR0C1LUyS7AH1uESZy
7rPfYyVWMvFFCM+w1IvFPBZUNxPsqmO5uCs+ho95uzQn3vGEWAirLutTI9XSx3T1iId8g5ifQEW8
Q+ooec+0CKoE8jBIFMN2Kycz5a/kS9n3cjNTtuq/+sN59/COK1bhT5qziAm3YN2e4FwOrtb1xUHk
RMreaxAfSi/wBoSJ43xrXRbvcqlrx8JuHZbWvelkhUbfBiDRNgeAdlFTlUOn27WaRKM27K2vf1Cg
3EMIEJnud3c6ZPm2IzVW+I8R0k64WJuWEOkM6/bZkObPy3irshjQjhskEO5nF4TUm9pmS2IAKSDe
gXLdLaeY0J1tz6qbfNI1O1EYbUIyQdpJWtYvuWNKTUbQuL+O4lOXRSByIi8AIUd2ZBai+DohbPoz
RDMKgjvJyjKo2yh4/lTGf6Ruug63A2aQFiSDZB/bBG8wYITgIQ8UZaO707IyEUKok70T8wUF0UZ5
JYNVK0Y8drnyuOIGSkH91MGhkY2S8X3IFx3JPybTkx/W/KeVp/MW1u1kwME4UGx2BSTUsORw5vVS
4+4OUS5d2+5sIEN+ryim4nfQaFfD3eGcEZc6p9OHhoqIDTxLITtNATXuncMY5WML/jHI43N5Hh5G
In80b4rLWsSL2EwB8lRtIGFfue4QL4qAu66BFqvbnscN0er9mEf7g37Lb6x/FZeNIxp7O5rKEGRt
xl+3cMNMaP12Ur+csb8Km3V6L2p4PYcK/8sK7wTGrGZITSSrOoL4PnWMfQXpYv07E3UAgLyIWQBo
twmLQ4pkyiCvxntTXiIysTS5qxH0ZQR96fNPQCQJvpEzEHjNNMO7WCocH9rRubaXKv8QUesa6oaQ
0Ga7rk2PPqE+qf00gdOoMRAfOyZ4f20bToUDGOBOTBHrB7AfJIBVsj4EqMh+P2QLW4NrwwKaoNbx
2EiV2RNwN/43h87dKiFw4vDegjyNvOI3ApkU9SU6UC/lG42ea8051I5GYWvrCN+CbKspUUeESBGz
qZ7pn99rDDhVlphu8jZkOLN/ZadlKTgt/92V2X1Z+XFujDMaJPX2uOixxZGIrEiGIqUHkzgqAB4j
ZNgH7csXHh1n9xykwVbZSSq2C2zhQC8ERc259JQrE5qqOxIKBzATKXWxnRGLrVH/WfC/lhH37BBe
RLgVJzQERv3zwP2GCR1pBL3Gx184OIkUAvvqjDoDfw0oIutT9UfoJQP4slXboLY+4pTTvSeHpEJy
LEys5prG3oJhQULrapffBBM0fLLYoR9kuDHJISyEHQ4H+Nb0rychYLrUB7nYmDG+EHMbCpinTxwT
DTi3X1cnJa7rBVvqFc8ejlcD6t1dB5yae+TYMN0m7zlziLXh/HxXqUOkoYLdQjtc+2kkgbQ1vB9H
dOgzJRG4bjYl6o80NQDMlIjHG0++4O2TQxo9sWRxSjwDFGCbf3xtZ3kv1svfemPTy81WiV2kf0Nh
2EnuLv3tPvd2i5jjx5Nqh4Q/HhrLjrEAIdL3MxyffPlDx9Zbjq3oprmhvp+gy7wCt2ronBkm0ff0
EK4ZlOcvxBJ/Ul1JNm1IvGKswG9ZG5evJimnFzV0rBXGERPN2rw4+HiqvkRXBUiwckK5fStEImao
U5PZq5u67Wd8tP1xU76/pNooG4Pj+jqQUx7Rr4EdIKsYzk9T8g+LBsMAS8zzoKb9vs6sFd8mdDy8
UiKWWGnlFlc4hSveQaksGFHICgTJsA1a/tTpYV1FmguZtfq66p24WUPZhjFbApnq9eCl4Pb/9D10
xjrc+u4cSs9jCHh4ZjK2cKir4QtUztSWW/A1D5ghv9QJ1D5Z5g9rOAv1nI6VU01FZUKcxH+nPdjW
QJzjyT3i6IdSNiVtZk6Ys808sfnfGQ14nylxL4tSz/v3/A7XuiwhIjl5Q/2GJxDe/tsIrDQPl4jO
va26FCGnbcDuX2gkHmkPOSXGoMVMdxSPEoOUhdWwTNEdmTZ7/QmeJbqnbAFdcw9yS1hnROIuFOcH
VLAj1aUaTp4eOFMgndjGP0stxfn9N19DNQb3P8isKrsp2F+IHeTO02ieuBvlMOGaFmxXYmUE/o/Y
LwdgCdWYpD75facKF/WyFtTkvBtTJRl0QoNA95NjZ/NgdDTZ95KQk7luH2inAbK3ow7l+QCd6TSK
KP9oiqycQ58BdidOzLAReFe1YjIZIJPvPU/37R7UlmLtlb69W7MtNSeKu1Wgms0b2x6lPrnEcSBj
cijrUoly/G0QtMyUqBHCRkP+XJNsXnLiwt8qowR/Q8M0JEw9g5K0I6CjdXMo6cadFkEb1UMhW93x
0CKzNtMdp9Yd6GqbRBA4qVq3OTeJr8+A8US7p9Ww2jgXQ2K0aalZ1rkxPXJ6XtJ/uLDBRRoe/4bd
OiM3kyeIMvmTZHPQ/CA3bm+Y98KE700nG03dY/y8zk4gTCGsbXz2TB+pzu2DtwrfnaoCUMYZoC6X
moFj+8UkyFs/soC8iDy//YqBxdixJmk+W+//s0QxYq8Op2P0sVGi4KpieMp7xuw3VamteDQ4+KBa
tN/w7ynVut125AbGAE+sTcJbfOWmY4a8DLjGWvxzkqNkBjAuYDPD37r+RrcNWgo4QIsbGY6uRV+K
/vv5sDgBX3Px/r04M6i7oBzaJqhkgFTzb5B5YYFbC9rW9+HJ7zGLEQ4E3ZwNVXrRN2hpqPpNWbK0
demw9aE87+R9PPdkSFJEHruOBHOoPtjT17R3Y07Q+JrdumUkJH+OR2OscX/9oRHKwPLDF+iKwbG0
tu1gJOmITTOw16oFUF2DBGRcqJSsPnhFH3kBxIBMayqDbhiUmUDodPycPn4+tpIUFEC8REyc54f4
9EkfZQ5/TifGk9/tuR/LOPOUkHVkBkj0DqbWyNV01hzWi8PFszPUe+/RHBQOSJBcDcj/GUvPQWkQ
WPH7DJcBMwzL6TFrIxvI1yDSjbQm7/MWNJ/o15bjP3bRu7p56ca5IF9xkK9bE1D86CPW9jMWIAPL
XBufdV92w8zlw3Suc8d+1vDVkJZ8QG0Br3G3HztkWs78M6KneO0CCGqNN8PhC5BJuh1/qLemVUcI
OrjHLXDUTSRPlIaWyYRMWEmB7cFmPlY4veEDFUpPpnVYTTXOQ/VGTTne9VTTtUkFPM39aAK48EWl
EFaOJTNpmsVEDviT6778QPbM/0lLKMt2h+X/lGjSY3gXyXpiV5L6yVqa5SNyjsUhGOZFN8uf/Yu/
0wgmJFY2sHR8Nmyhkaei8NDjFkJ3tqs8/OqzO7FMs7UoDIyqqgjJ2aXjgcJXnIb1eR35ZdPh0fZ+
myuKa1NuZoyxjv7vhieRA+vAC9T/emwsPKlRwe5NG0wGxvaWiLKJN29ZJBKVmhxWGsWAquQWyX64
WrzT77qmTpDVWOhbOHjswLO6Lb3/kPXQLn2uktpaGlo6q3HbH5Dx8pTFSy7wUafNDyyklm+BGkAe
oHHUfEDq+HSvQ8h2D0wWuYDy+QXvUH6a4em4TuGqIYodHrJ37eLvmkFwMBmrsXvHQXN3e2apkxwK
GB0J7rXXZFehk/0LhtNP2HXmQdxLwuIt5TZfGhSkdN/Fbg+Jzk49EuJSfqIrDqVxOSicTF4iT0Z8
7dlFizWcH6QIYq3mTl2K9CIYVkHEAgRWJesMQYRcTIinnEzU0/xyHqaswhY7EDlYXCTGw2a4SBg8
m7yp8Rvdy/wFIWZq39hn9vJ81Vw0bQjk2ycvqIQinbXOJZwI1l2kYOE1O99a3wnG2YOLuWA1Qu3k
8LaXvreJOGEamLVn3WnInCopU9UoxSik5u85DIv4v+1x/R0hLsoBA/WL0IQh144Flyqwq186YjfT
OqkfeEPa3Kcgk7cE0v9ahdHs2a+U/x9KGCtYbZpK8sakMOhObLaakMcp+dFrP0/QFGzv+0b1J70T
mT19j8ZOnVjJPK2UtPV06FAEV17OaLrcMtZS37+nu1tdT1Vml2Lln2EqFMZWnfVKtnIcLUZb4K0d
bDMPINY4IFstjb5xliEKfGAX/FYVBYfGGEl6CvoLlL2n2NIQiGTMAQO4Y4ZCZ1XKH1mark1JpkGP
vpbQycCzKtasxiwfKew05uscbWGN87kXzIDEeZs+xIHfTFORUguF4zvaW+6ygVipLJPF5g8MYp3Z
iGOcCDMAVuGXm5bpNu0OjoGqce0hHczhPccH4kvf5q6gd47CkSvW66KXYsb3ODmCNfwms/z+QgQY
uel4027q/xES0GZsfglXBqcgUOfbcN/7K6J8TvSNkYoZZRMsoNupRNNWMFt8dN89Rsm+hMDWzYws
b6w6/Hg4B3e8hYYBgdOsBJXBqZKJ4k4T0uuSgrpIDKvv/p0AiljEWQAYAw/fjYD2gYXT91ALDhci
X2BtpKhMffqU+1DIwLj2zFZ1MuEtSpJcCOtdo8qDi0c2PTbqiqmfXE3Oz6mQeKN5FXMgG3VAMdPm
lKLtJgSTzmVmpHP/A1H8kqf0XTqykQ22UixA+bDa78l5T2c4etAf8n9H5kz32iSzdr9GHR23DEct
+DWk/DASCS63WwTggvSJmIIMIE6/QkeQQq8/t7Omo3dWz9lO/CEsxnUSTlfEcj1NEhKuZm3JlXT8
4Uj8SHCeSSaQOONVTypCbNVAamRd2QfGVuQ2ZBXKARObxoOFrhlPWD7qwqgXwD0b9CRJZPCT86es
TdP2Sby8SZA+S34g8V3FWKX3AkMQWJvKQ7c6Mqmwtl16YmVZ6vYV10w4q4DcOPKUXQOiA4dEI6Di
dQBbww/MVeji+DO884ElHfjNJidP3uYL8vJqPU7vT8ffx6QnsbV1wmxi0kdn3lwsoTiffhquA8z7
1pR/DH+NnVpWpFHDOwWPSHvVwUD/uLbWRieIVdsmVGRXuVBGDn52K3E4mtzsnFxqHeQfmkXh6/Zt
gC9JQuvfJNmKGmwtBbjYuGBjyMSV7yk6gWhDj5JuqdbdrDTKXT7Be38gcHRoyoWl0gU2CnAhhpMs
5IGaTi5GV3wYKFt4nDvqJMYGComW5ULYUiDtZSxaS86GF8pcYoeSSjmLiTEv7qFqptS6vrYqJs9a
NLwm4uO8osT6hnybyWacROyMi4ihPdNcdUQFMi39CQx6qpxB6Y3CEpdjTHeAPdrXD5ADR3QPN5O3
TzFuTpDEOGMj9KnB083ZsVtoCtu3w/FPHhE5vsSqEfu2TXmT7dgY15anw2VDUC3vA58bi3KqG35E
aLv0rNVgXp/mtarFlY3W+QESwKoJTxpNXyXtIOrgBoUzsoxQtjtAwbn0MeEJNaWxJxNNiCHux3KG
0veBwJFpVYPo1W/KTfD1MZtYRbnUi8PiosldXAPnhpM3+kgsGyZf5pQ3vQip2Ckf8qdcHgb4ms3Z
GnCQGyslLRKMI+XkwVp9gSnRxLi1balWynIdLnuhzGFL9mfQmq49nMTuVuq4nojGD49hXoIriYVN
EGJ0D6UOW1AuqpMHrSN96gQddzQf9FFB7kBij5Y8qJ8iCsaCTb5eA+3aZcj1cZi9E7NHyTg3yuej
w7Vmy2i3NWQbsAsTyyNsfw54A/JnkgB163V7QfIRjlbi4/Yygn/xbb5TUtRLnLgz3bbd6IpZOOSh
C2q1/LN64lW6s0GPL39z/8Rasr35xpTLl8hbnHzCjc3uWCF+pA/dnd50ZlIlmPb2I0YNWMugDQuT
Kv0th6/o3AxwAUpUUIoEpD/I72BOAcjoF9D42lwSJNYNlVAM3ojA5arC4L0pxqwd6o9prNY3HB9j
5QFeS+RUZlBf2pp90anDu8HuBJqld9yiN9iOyJOp28E9jeyqkcWyzTnn+QLJjKZI3Y9P25ZK5fbc
DBWosl40simEW8oDUYRoX80fFoyBay2MSW9XkcVCsZjHhbykW4DweJgRFCoqTBl3OFSUBIFLWwqF
yyTAPw5pFmj9wl4kZAiUXmJmI9STzwRiHqvexSLtmjTAIOGy2JkE6XWBWzuUkZ3lbE0eVWqQmQLC
+p87K0PpIG3Qqaw45t2UCA5++CuR0iHi2Aiq7OwzfE9SsvNz5mkxkdaYPM7rgy6mJofuF5sGsEHP
b9LXFNwScHCHCEWyrHqgWwNRUrLtwpNw99Iit7z1fu7FDmTeOR61y0vMi6LUtPj73bbpboxiuYBA
+bpGEV3yiBrwg3B+tG/oBhZzRuYJxR/b9FJ067tAQaen40VRg/fkfVPDGZH/cUKRmoMbNfmKWiLn
fQXZYpVmc3RyyG6cPnEsCKatK4UYL1SmbZVKL4/SEJ50/14P3OyHLxAdriN5WwMUw0lk9G1a2UCz
2ZOKjLnNH1SyTmaECVc2rF9JzEmRZ52XdM0gcA/ZD5se3RZX+DQD1KMIa4T3ZfnATIpoPhltAsNg
UI7sdaygGi7WvZsSQ8sYLjg0MVhQgePwaSURMdtKulnDCKNPHYozk+4QUd0h6GczvVwwkQWkMXuu
WQkTin2lbHg5AjikHwIGrNHSwngMc8TF8GnZKFYPo7QesO0/ISxhQqGrNJNBemwhurtjO8lMr0uF
4CD/A5jXlss01enUBAc+h2LWCWKHVJMc6he2F9VLAjR0mQk0XCCzcdfllmkO+ePWUmxFaSJkE1Tw
bM0jtL5k306TbHrLZEugYyoEYChxcy7OlThyRxh+xhliNsiT6yQo6VzJJncJaftY2GII3+/mPtUm
ScBmnj4tSvYrwEv8TwJ7+fDyPdD4oRWCsF8QXbBrADwfyqaYDbNOgIVIMRQjwZFqUd5QFrm0cwrt
m3p2FiWK1reIqoUX4znLXqoo6rsnYrWPZ//yN4HnKJxrxrbtBfFgOOjrrFOaTDtjHDCbGrGjoEq2
zLGfpq2Lb+UEwHdLVRmXXQ7glEbqCsvfTj5iF+hD5EOyCk1nPpBjO1DVcl4jASHEx5q1I1v4Z6nz
4O9wPN0nahsMXWWI9n+74Xus8IP56xqOS3wXm0IlTTzhvmlH8UuFDVMbQcHVgZIL8AJkRH7mrLpj
n8ne+t057yaSzfScYrUPri2p0Zd6N7c0isG4i34/KnqR4c/ckHNBsJYZs5x8kL37ErAEUs15M5bR
IAW+R8yVArpX3JK9AxWVZw9uF3IKh2ypTZx0ZfNi4eoH3gvNM7pWZGTLGRTw5VeZdZvwxalCbyHb
djrSgfEoplnXxDuY5bff/1MJ7swa60JvPW+OUFTWhlaoiGl3AATHNquJff86/dPgWv1oDIsnzbdW
QlGAJOO6uBhgdA03pLgXza9WroWHUKN2ZDFtnF2XZOYr+tMNLKAbwteiFpoFBFRdZ7o0vKyoXebF
bJUzMSeS31T0otXoa+/0DKw+uCg3XMfejc1fJzTEJno4IPhn8JzksfcUzX4EionZAXYq0fvG9T4t
OH1tvrWhUbLMuoC+4rN0lvDgLMJWvs5wdTUrpUmA/IVKBgtmMJDhMKvJu1uj/RAw1x/hYUrdrLX5
oFTZSfwUKvySzsPlKU49JHkcUlsMIDv0ymsW5+TjqPKmhq9Z7r535Sq6K3pkEsdc9548Qr8MUMTI
u5XRRo7QbHNAG/tgt/mm1s7ea4ju5vegsKp2H6ye5T4ILieZQmQkMz+I4ftyXFog3smoP1XxYuGv
Nw6ZF391NXheeOVfNFDjLXtMbx2Sl6a5UOqwXvRBr6UO+nivahACSNcgQyjs9olr+e8Xee6iO9ea
SZ8j0WRFILGtloUz/yTGssfAi8sEEs7/YM6yukn4753PvbCBjGihezlOmRYZav8THF+8uS9yiSPc
1aW/zkzuCh7Z7QZEI1GiFljISBClUFaePQwtJ8Mg+2auKFG55YA2x/3SzN1hPY8qDW5YSSdOqFO7
1+3wYbWvbjauoAbbviPmA5o2aqtftMh0iuw7wmWlKssDnmoahSeruB7oprNXDHSRgcHTsKml9I6r
boM9veuctMhqn7JwMrEdzn+xwg9KIPGcXmZJpP0Rc+Krs13KBA5HVl4FHevt6MVwHJyvytF6rCt9
7YvCrhvB4aTSbthofkBQjDU0Htd8nO69M9+9WSotPNiS9jNQMbhmB8prjPKsVN3MDf1n/bnVt6em
XVDOKNs2K+Mnq2799gtFUoV/hw4/q00JSzhK0qwer/+tgjcU4mlTI9DDnHUSMGsV03XxTBie9b6H
XX7gAPVGgjX2fsPBnNAgw9WrpQ7CsbWbLKQXJoaphLzpK/BaAcjjOLzJYeMx9bYnxTyNHpAZMR9W
QHWHJUz0sXVRI/hKeRotNSSpoRUHqRGVwHBGqVNj/G2YV1OB+Bzz/XYpVyD41dKtywbzJWkp75vs
P/ToaB1gSkXbVsOAoFUaaDnGWRA5MYJlug58a+VfSwLjEnMR/MvNzhoCMwuESjOyO3FJXKhJ3FTC
2yf1UcehvrwGrVU+vwovJp9/JzoZh4VxjKA+cVpcmZieATrLrN/0HDns19YUdv23D9Mm2MedfQHQ
lEYVs/zR2MxhlyvXn4bE0dyKKvkiyInJDM5kuMNo93df3viaN6+OLD/7fx/g4N7guLuUJIndFuUi
KV4/Lr6fg2tz6eZb4XQLQ5luvFwbgFyAMb+B7MKJyy74EFnLxskR1mKrm2Idv57HL8DYjTasA991
MImoQjld1+Ml7I6FHLuQ57Ba0lxcBCtYHm3+cMUAAZQhqRgnyzSSWZYkEmKankWxXmzqseVt6Nl6
wNpa+wcvlpDl6nfWQWJaf9kWkNxu8i0Dr2JSXGtoeYibIAvnXZeuDgUmk1pR+RRWkqF1rILR5kS7
/2r7aNHcnzuzeZgWq0HOF2tma1KLRUSGkFoCk7+7xy75CZWBsCe1VzPWy3wIacd7Vc4b8cj1z80+
Jquz9dgeKyTp040DzRaIXPhl3OJ0eXBC43YFuTc8rnvGNhBCRh5QK2+pFSrItDD3YxDevoR2QcC4
7V/G2OQmwP+BSkiwN9bwTNPbWMVK5IdQ/Y6iPLL6Cb1CrpcPz4hWOXLtofMrFJcIJ7z2eWzeIQ6q
6q+a7a3GPtwfWVAX+nQf9oDmI3ntVGQj1v7sBIvf97Uzd2DGxwlLYfG3q54bJ3Xp6a+428569IJX
YLXgRHS1/k3szMr7nMo1NN9LfQy5ehEgIdtkPI9MDP3/AbJ1HumEJcMKK9AWnhLw4hjaii4mCEjI
Vlntixd2crcc4jjwyMsxc03+fEr6vAnuaTGCQIknoHY9EpGJ7Ba008XUz23hTJ2Kyrv3EGMV3JDG
mt3QPYCqWOV0EPx4VjHbUjff1k7x3PSH4eldhPDcq0p3KNI4gBYu2JDi0c2QSJ/IsM0RLed0UbPh
TYCl49OiA/lerFGSl3NtlPj69P8tXQFNV55JkXyOL4F4/0oKcslPVfVw6MuXTSChi5jUqf09j+C2
LwTEkh5BBk5WkyazFUakLkNczHKh4Xd3sO7vOOIAF9wsL7JcwQGa+4+w5hPLxUmer6Oi0ijNh+6E
gDcRzljgRr9U6vltSWDwBiNBqOsQKkbF6kpGxGLqBOjyfQkr6IcvKByrlbkiN5SNxZoSGsN+Zdtl
AKwBSyZG+BiR4YQQOHpB78t3DMBDZj3HJ1wjxor17PpoV9Hd2m15Vd/qE3UQw3PF+a23Rpb1kD7r
wMJxYTSYd5BMHDBL7fLrSS8prjSHu+QGjstZEGxpcfPg2PrhuWFyyMxDCUKAEzfkcEeCsUOaH3mo
77ak98Xd5mGJ/wcBIB7gn8Vus5eJkgjxT/fSo/akf6CPqWFmswmd+oN3a1gIw34mVYMIO6rR4baj
5svi6QD8U5jwOyH4JcBcfg6aV/11lYL1LoYpRsCp38G4dKGm8pI4z5qW+TUZEMFjC23VVJuXWHZP
kL9Ni0VIwAWdTzjQQO7V8kT2B43K7kmI+h7Ek79w3+hiRzdEDtBVTYw6yyF5o5cFdFehIqXhvw+e
NG16/dM4nPkXQ8C88aA3oQWufPIRyvZmnmyLTY3GGnJgr7+N+p5V9r1hjZyZJDMHeo00PJPdLirO
Xu9M7W+JnlDLnzd7i6lT5m+DJHaR6mAf8+62J4aXNrG2LhTloHMCfKLFNDtmyLK2l9VaZau/HVib
nM6BCEEyY9xQGA+JEvKjp/v9A413MhaY/Bgrs6KbWd4XREtYIhKTbiae/OpRt2kaomRn/sQjAxA6
5k899Q4ZCDbQnKBmcWHkcRjIOctdz5M4FQWHi8yjsHe4vZQThfONct9xhNZhaW01+uYmyH73sDvX
1CODmEeSgbXrFuuS1Bjdwx87bYyqY8rIgj4LtPHHE2tAuf7l2X8LsGb1b9RaFUInb2UaDBlvbEmR
c7gAyhsby8hctSt/Hk11bWzFzpZrpwJzAl9K8B5ezKNR/obSmiIYMdTRzeqk86gYa6hTgkcHa2BG
1HN/+2wfsIsxbDZWyYfe6jIZC8dilIkSnxrrzhyXgZQlLnDi6RWbtk7pLrAETp1VDdmM2IAZhxm/
asy6UwG+yjKnD2Y5UjwIPOipNzthk6V5PvEhfLC7qJkkP1Qt1Ry1eQq0r3wpJ+9lxMDN7ocP5yBg
s16Ttnq67hNkt94WTIRyDcJM/jA/8LNMbL5sDZZ9AlvCAaxhUmSZib/mF6bKvGLvWNAetvScJlOm
Qf5mtxWJRSeFVIqR7v5CCIMBFiWkYd0DaoUcL+z8Z2qFLkhyE3MG+tXcyozTFIglstMs3WN4s1Ti
8ukNcI/5RxtawdFUH1mPOZWvo+JG/A3WzooqFd7aHsYvn6QP2fYrXnAPXoUxWDi6EgYX5H3pBv/x
+f+iVKMJWtTfFp/uPQYDORkQSU2QOE7mrVXkOkvXixbHX3iaSkLYiBhydiI/TxfoI0YFTQsNXt0X
A7e9q+SNdqfialGCxswofV0ua5e/9bXW9OFJzWfpnkns5hnLpvdbeAhzZhum4krVqsbGrre9P0SM
fHHh6x1YAUT7t2nLSrY0ZcFN+cLL2ox3IC/YvKQH96y5yKXCsXz710pjscMaSr+NWHQBokT4a2vA
UplLvkAkjnaI0jeC/0KNktyjYg9OibdQCp6uQxKCb+OrN07B4ed3o3tyjsK9ubF/rzG+qOmn/cQO
WzlSuKFgps5Sn8PDekCKcFHARLP3riGiBzC2jOn4kUBEPnBcdWsb/+xZJR2XoxW8FCKZJv54sBRn
/5+6OhvZ01qsDpgcW3/bpd6fqrNtwL4KvN09GEXYp3++9SN5mDrYxlMY3Nk1M9T7MQISX0DPQ7uj
N0KSbx/3NtsmboG1O7XTa3P/VBeCOHOMQb6wvNbPXV78VTTJ1i6wgpAZ9kHQU9obXMkfhsAtOCN1
MP6dgn6cqqrECeVRRZUZK8+ZXR9Nmnh7XUnOmVc9ddFWOm6WmuMHJfSAcKlzsa6Mv9o/ECse8nYD
iKe9rpWzrWIeM58BwgWZ+L5vPBtxVlXPy23uyaiTvYbhG073BJ0Hsi7ugwMzSK2Zs+nry1BLaBZr
BV+diZkWslGUGqJjwwJ4wDr8448T07rAS0+GA6jio8gFjAKfalDTJgAQZUAwU8KCSCAD17Ca/9eQ
PFA5zyl73EuYEigQsdSH+yM08X8cbUaS75WgngRR68QLBTRM7oJjMdDCmADpmZf1Sya+9ABlR0/k
AqQPFti/Aplv0Og+Tgtxeck5ttsI8p0hzBnjFAlk2zElCDyHqt00bdC8L1lTVpm/lPfjRFjJOmeE
WYP8j+N/EAFaNuFU8oKL2wtf8Pk/DZc3+EL4HG2QcBne3qnyY2l6wRBw9exlYgO4cePM6uhi0ZQ7
+LYU5RKCjfq7ie05yCIkMOn/rLrByHGExkUzXCemrN6T151AtWO9+KzbvwSq4NwVeuC6n6IHutRM
1rWiigLU1Nnn98APcaXgEqfX+g72l93wlh01+KrZndb2BXXUEggn2wykCRFMR/hmQA6GVz4GnBFb
LZlwqFtIWz5SlkRmXvJuJnbpV7MUY/+1jni6ZYAAVKW8wPsqMgVzPQ6yGzcVaOTZuH2DioEqy64p
9+p3SzgyRB5femMr65VuqojE1k/kcSRrjJNCP+DgYEiulplHs+3PmKZrDWFt4wKWSv9Njej38pnS
HLsouxnVJjcM4UvTgk/twZOdsDqiRKoTRGJPHrpZjuIbLdZxffXz7xl6GYmdWHkt9FdY+q0JugWw
kS+wSJTS939DY16ticRp6XF+26oNfFoxFxQrAyuHInMTX+9ATeBauf+FF6ZH0pNmAQVPy8M679zW
lnpIls19aElDRZQUu8vGlJ5RzIEBYUL+dIRfkNpOfUYneSMnGUqn5wDzVl/NGlbdNw5lizfoFJfG
z6cReX95tl6HjBi9+ODBvqfzcidmrkX29eL+lB5ynb4cEGSBnjRAMA+pOiUXZv+/VfBOAeJIeAih
uSztLHsw38U28BgzBwptQlw1YbJLsUM6TLHBjgtbLLNLpM4DqtJY54s6tSkKhsUaRF3ZD5B2X5WX
ZIrL2Akc3smbcHxPD04n/n2k2jBWy8YmXHHpemDYJdyFQ3U+I8hGqQlF/vTeZvm43Q8iVgqRQ7iT
S+VazwuKFufljtXuNQINKJ4RU7JRYUuZ6ZwaJu1EL5L9dnQm5DFCmzfWJrhG2uVrr9HoYRn/gnin
qC1fAOOzWiuo1rIVAJRy/kl1qzFXEoX3fIfgqvvMfMMDKidPF27Nt/exd+6OI5TBqXKL5X+bmb4j
TTIyoTP9pXUuIn0uP4z5Z5rC1w7mrUnDRp7yXkiuqVVZv8H1IFT5K0fuDGLYkS7aJRdB/oMoa6X1
mkG0SftPZeRYOm4jfbVkVjatPZZ/azxPBpon/y45rpRQVHeLumAqJkfamUsRcMiVxp91pLUAmI46
5QvufDbEMLJOf0iELPsq5/QlCx4UUOHmZAi9WEWta0GZW7SV3KBzEY66JEkBgW7OTJ9zRUxiSMGE
1i+8O4IAiAvhty+7Hl5RuXRfPo2+ZrZ+R//01eEtbSArlYKnJcbgHwQYDLPlyaFT3iRzq0ph7Ap3
+OkePlkKB8LIaHuI0Arfu+KOKfVexVNIPHQjdY1iGFkDWCNANOr+jO8TrrbStlLfXB8xM8yxbN/K
z8mPjUHwMkPCakjnrkcJFkUPva7eSQ3LuP29/gYKrO71yTOoKGTHem+rGe+sI/ynxTmYaUdg88Sb
FP5L5qzO+ucMRNCaUkd0E4x4bwOTRm9hY/CBZ5Ja3XAv9nTvx8ONHInaNjcYj8sC0MduJBRVWv0W
xVjxKpTosylbp9vRcgcSDZ6pbkWBsUjfaXF4nx+5Z4D/PlLEF0HJwd6/8azibAWc5AzihX/j+FA/
rQ49lRJGu4T9fOH/OTqPmlQPdilXcLgmCoQuIXmSFzSc8NODsuveVgaYMiYIk8vcSc1PUzFa0T2x
qnxL6JQrbHRDy1XVIxYnUAAlR8kDR6LJHdLp1mU45/+dTtXdKaCvXA7RU8wGCcg/n2KTE3ZYDUZc
/B+bSpNPegxG3foDlKTR2ISQcMWfdPD1KmZEWypLqxH1mly99bRJwCMQaOCTw5iuCvI9VdylNpRK
lfzVQ9bsFvg08z3yGUJlgfs6cjotYoVZay/x+Vq0UD9OfrnGEd8926SPlrNQsNvPuSloH4Cjh1NE
Aki1GCwhdmOrdujVEg7B8nrh5OAAwxyn52F3B41p2cAeKou/x19IuLNQ+c4qI0Qs9nItJn9F4gOt
4t5uXttqDANdIdZdBwkBpuWAWyFwjXgTp2Dm4Mi3nUMRjIjb8wgkXPGsGTjKy5MZQqFByCgCSt/x
Atb889GorvE8RmyfeaaZWXwmC7N5c5oCpvmbv0jXiBPr2LwmT5bYTuPhMuNTTtw/8nR37T2/OAue
bMBGxQRE7qRNIfDbetNbDOm/TI/aMjdqO2zJfGykgureI99yLDqimkBXO/hARO0Ox5aF/nz3ar6a
zAxhIk3LdlydflA9Xo5xDAIq/WZ+sawWxaRSlBlchDvTjkNToiHMvyUZSempmhn72eAJEo5eLiX7
SE/a0hDRWIQxzv1FpIggsxyG889K2vC6ulZHYxzSPsZWlL7sLgYddXIgurrhQVNfOq0ZBFLFvU7A
hQd1ykDOtYrBmHYl1CtQZIWW+OmhTEeeGKCYPR6bOxnvv5gHZOxTghbboj82n8VAQZT85V2dLzzG
ePAPCuv3ND0KsZEoBWYth8Eh9VvLsmu5s2oO469K0zrWLz/B9O+jrO8BRW5LXk+WJdaLTpsav0c3
hudOp64fhzxMoD4C35QlJT7IQCTq0/diUCSn9CVQF96mvaJQF2+TI9t3Avrx/S7lbHop8lqkZUOM
hhAaRjJHg5cLZAk8+al+k+A/QBGDy0ljyaWSSWBpbtUjpnj8qLe/j9i7SK4wz5mgk2K1NIirk46S
GBLjNVmTouESGC8sDufQxnkXwdtNHLbH5Mg5ldPi1asHi0HhqBWEv1/A0MqXmpY/pa0/IIarTXzQ
oiVgELh/i+fdM+SJFEyCxxZjGRBmpEy/Uo8R+EukuYvo94aYMuh7KMAgCK5sYgRTZCWvSVcwEfeO
zIqs9fdxXVmcMCuuAHA05/uspm/Ys6lrZ4Vph9EM3YNKKX5CHZNZphC6yzwVI1I6g3JOYV7K+JeG
KjYb1GYXuH+8FZRaRPaCQTDz/ulrrosGmWYyOgzRGnjClA5WWsXYHzZUoR4VSTYwR9V2ygNimt0i
VcNuuTh9HF7o9G2jAsN0JuCz6D0XmUZpVSi5XvFAdFnp2NewyyTzHs9Z3EUfr6vo7auCxa/AGi+H
VslCkdpVpOulTYfzFlrwTbAiu3aapdDEE+Kqc7pRnRzsIMZm+0IWXwXvqIODjFPQbK0+1HeH08tn
BkZbw354MnfsHIsS5vp8ZFHShehkO/XrBorOcRanOyT/H9H64NIigUzJIfaL0ttvGDyPHvV4T0Qj
9CBGT4a0WXxGZ1l33D+wGQpMPFMfpHdrbCWVFYJVT/YovELRmusao/eqfvvH9qLTlvrELMwG1sFE
4xlDe/fL4Clw9HbxEAjkbDubLJ0LBfib7PMhk2J5IuK+hG++UyKCBBEFfCE2k0U4cBJtrLIUcRpd
MSspBQsCzCFipvFsZlYzQghaTvc3GYC00C4ukfN6QGrNJRVBxg+Bkg5g2ayobmPfM2DB6ICu4l+i
+0xuO/69h57mQZ1xDpSWhpQET9M5zG+CYgPk8EQo6CV6adtwGDi78aKorRFf7TasISJ0aiHDdkOy
xLragJsYytjkEyePAuzC56Gos388CgTGeD72iOvM/Xu6kucd7asM/lcD2mYJPHanCh1v+NCNhDiB
NvZl+45shR2cYSMSAZ0LnLrAGIx2eg84dhqExxTx04Jkik9aQADATpgPVQ+bULcuSgjQkrppWjBX
mms3BPCYpnFpw7dlKQyjginQ9Jqmr1CW2tKo4uE8ERQgUCJVwcc43dgCo/mAMW/+MnLqNBpRKW97
4TpWmO5QhO5DVP3a5KgdIx7QSNfVmPuJAruhqid/HS+YTBrMVb/c9C6XQoAMYmQWvyFtbB01od9B
ZpzUL/PDK/GMO6ksZN+CsQJ7oBT/9r/XrDlzV4bIicbXE/HgKX6Q5Lop7bN8ms589qkyP+f7fyCY
dzUwhAfV1H6bo3/9Y8ME3K4VMIoIv4l8ZLqPN3I8Kt2YkeUO3pDyKDoP/VcEMDfE4iZu4m7GYAmT
ySUs2iZmo6ktTiukwXsSCSBsmIIj3gdGxWZTTblyXD83tO9pe8vsOIY9W+MJhdZa6yx7qrWtoOna
XHDeJ8agmSDBZ3rGqj9fhOH1IblQSSdJoUh/1qlRcw4EXbPXs2sDh1ogcZEnVDNOeXcIVtMtFOWf
rQwu0iVM94Ma4rJK9P3ibauQq9avk4kRJdnCHpM1l8lE2uQGK8h+NV1QQtuurs2j1DSnkSIOROn3
HU6YyXHAWTK+0oW4d4aQLwf3Q2YYaQajGyQRQqC/Tvqd6rM8xnRSd0w0uJkiO/BmoVr95ivLOFg3
Iytqpxf6niNy6YPOhxUTjPYcrnptufoYUNJA4OolU3rIvMI6iekjW62u7VulS2tkixOuIxJDz6jY
PRhp2zSOax2Lz8KyTX4zG8V4K722WKyQFXaw6HmvWPgPe/UybplVIQqVrc20Y5eXzNp3+W2jztn1
/168mSb8A3RxHJGH6GmgOCkAQyKOuErO2ZJ69fr7Ra9NH885xZQZ2fJ5Ku2ULPPtXhI6ZEu7Q5fD
82szgVk5zWpOwj8nYtXi34PidtPGdS6SgUq8+MrKgx1nITJ+xV8wLH9TAhITfSg53wxhQ84tLZzu
+sVA6uMjL5pgZTR1hD+OODt5cUvBu9jbYLMPDoAKmaSABp2TrY6wV4zCnJi8aBfm0/1ifEk3OAKw
xNbXiAwzAADKHcqXDoHyg1/mHevQbFqLJUqhBhjf+5SxRui/NQyKsxFvy4oyMoPXaT2vaiIN4qmY
EpTb/RZEhbv+FARRLNW2toWmx0ctSiFj/wRbCcsmTY1FC9xmXDeW4froQnTBlnMVDdtP5J+u6Oc8
qs6j033MPnczG1lEFjJ6I1aZSkemt/hBSqBq0WubQSHO8/2coUqmlQf4xKRFNiacupK22JPVK6Lv
Hv2TEuaY43Id3XnvOf7lyspo3EUSLzBxkxiPAzD/cTgx5tVnW3Y7Ugv45fJ18Scx/2YWq4aCJfr+
ApMZkUw+KqOEa9wQyykguKSUfDfbspIBMT1ycqiy3F+7VNv6ReGcNQSqcrquWRkDS3mTJiHOYgW1
QhX9SNdjmuhsUDGTb7qy5qTyneFoUecrhkHiVOwsfl4QYXp0PVILvEfgxNg36wi8T4OUKX/KiJyn
CPQ3i/r7aPVPwyqIcqR9CkmZqxF2XBSf5ZYhYh4Z30Kv0lx5aaAHg7Phv3pStPnmvGnrC4DbLevM
JEV/r2TkWuQfPwWrqpF2kH8e3BveDNGdbZCeQa6ejM0OtFgpQzhXeo+c9B0KGDdE9Hmh3gGArsFa
XYZ5qdeyIhIv1ytGkpU/4ijYIpVgQN6i2Zo52olzXD8K8zMaRgedkB9I6Ax5ZG01L8B3/GB/kAfX
j7OlsaTzAOMWIAiJwaimN3OsOIh6Wp+uETgmob+H1rpFEWkpvyRtqrKaeFhT7zwKpEfXl3uOIcRy
95mfr08TKKyLVUTMPOavREm4ehOx5SfaDq67hZGairMw3TzBBr4ugojvc4tVzMIoXThHPed/y4jE
t3XYYOzm3ygoDrnXQSsD7zxONW/5dx6gTbm9pUWdGRfMzOnXcBd8kOvdPJ9c59hq0lHWzBHha8CT
2gYA6q3ZnaeDPEiIUBT1Fazx7R+yQco6QFnHBljyvTmwQgdVnExb/q5e3tSm6GKE0FtK6vyHo4zJ
honwP6OXaitGRe8hzO8b/8QSDK6tRsxN1a1Yn5DwbDk8L1f2DxODVOLRRImwmSPDbIW1iD4sn2cK
HeNXfD1Re3kfDoeCGLy5TjkGRVPEwUzFZoWD0XZ5KFjSZx4azU5xuHldFQZ4jQg1EPkbVaNkheH8
PvC7xwkoVG5EZ8hKtctkV4YRdDqzdDuX8/yPeYNSKog3bS/kWoG3TGmRbb222Issw11kOJ3t11Sv
1InFLJDl9qWQEvDKeW0IrH1o2KKkDxkNJj5C9OHTkB5lOT5ZG3dW5jyMs6RNJKr+mnhZvyyzKNn+
AXgSXzxnd99WXyBGdS28DE4sGQTtD3ECY/uBUd0jdV8NyhBpMI4jz111e40jERRKNW7as56RtR2p
XMx45Pvi9d2cCiX74o9B9vDGWybV+R1xVvI1u/V06+hRDBeHbHylo9OmJxeKU0EEDAaYzRlovZXR
F5StndcZSnGi6dK8allVjueXVQ3huV2BoocaawUV+TCDBpsT9mUnpNILE7EQ+oSqIBqm46HxNBul
w8D5bWYSithfh40x2HByaqjzAqoMrgxUoHygGBWA2c1uUnNLk2SnPY19B8tZLhS5nyuJHhfxRNDM
I3FNsJrsaS8V9jOLer7dzfIZs8ZLzeln8FYtRtefSXQv5jH5I6Zf0OW2VZqFXXsL+EHjlUOn/x0z
hUrUgeId2glZH/gHCEtIcAoBtodj8GoUCs2gbxzI6y745/FwWRXpUKtlh83GgkBg576WeZrVJQBp
ueXwHhvpYO+zexvXBr1bJKaxfY5iwF8Dz8OU1vRtEJ7mTlYhu4+XS24p1Az84ltH0sFkkf1LLm7T
rsDqQfszd5RZWbn6lgU9cmUMaZ7GXzx0pVrSHX8GA9f8+1yt7CBSAk5FaO9aYvNReVNfcHeMJijb
4qNdc1EAYS1AZaqCC4ZBsfZR826913o+dPth9ZWXL/VkXn2Fx7+KW2BhnvRp7bZMSxFNmnG6rw6h
GKG+mWu5LFXQLv8vZMrWcMpj830kALawp/I5/M+n9YWpRtSBcKg9VTyj/d8k3exTiLRsTJs0LRDH
df52bjFWydIn6L+VLuZ5C/DKLigB3rkEmSnkEw95fc98RAlbb0nZZyGHILKWcHzbPeLswJFYBXM7
RPq2vs9SKZoKrdda6UwafiON/phmmjsaYtWjFW5yxAVyJ62etQCJScarVfox0LuK6oRKFZCTgZoQ
oHn6kQmQv8nad1UFsU/blUWwDP5pRfC3x7bGEtnebJZORvaYIZwHBXvN9dcCGYe+P+p2AY9JHN4V
9BvOpngloBeIc/U/n1B07i0NYrizA4in+wKpJVJJ0O0pOi89lLQK/Eb8aG7ihBJWxHcU6VNamVhu
4VA42UQAOX6Aat4ETp4jhgbMOKKLc2dVEmYUtdXa+I7XLVT+NcdEFl8X0rbZy3fdTPyHa98LcJdS
tAd2DRFAOE0FBThFMqjv/7LXC6rJyzRCHteMvilVPI1Fvqkmmckj9Fb07fvEhPTDH+2FMyv07DaO
/zNfdBIdO0mSrqVi/Ho4PPei9dB3zQC30b4KF7ohzlnGJpBmcjXFr1H3DZP94qN/RpHpOAnVAknP
9m/tuTYF8fGrK6vz3P9OukwdShAePLGEyrgdVS370u5nbWcjBbHTj7djjMi7Ac5rz1kMFAClQDdI
X44xzSdc687QtDbAe3EF2+oIAyO/9yZ/8TV9EI1rM56RAcNWQPrAahfhk//BkL6xojqG+3wvGWHL
k7nPemTp3Rvh2gkNGQrnyfbZqWuRYjGuWtFgESf3gZlFRLHghSi5Amgwb2BjzBr1yM7vmfiBa0aS
edVDv27Lw/iggAodmerg8SBpQiBE3GxbyBcUJbW2ES3WiCvWOEjaakkeQcH6AQX7WRbgXBdAIe/K
nz85oyRJz1c7kLTp3lzcjXQGls7Cz+mjRbb4zels5zd1217A5GzYYIDLo2ZRTmSrnwsp2O9LGCu5
kUXbQVRDxtRyGeveXUO+q2jwllxoO6gzZg2muvUk012+kq8ULTUPy2MSAsF27lC1AK2OmyriNPrv
52X+Z189E5kPW4WnTr1KUUeYaTzcbsuLyHMhlHtCNk5fhXTtxg2Z90fUtQQ/IlN4adFQOGRWII69
itpMpxhZeqWzdxY5B85nEN20rDQvDO2NFm4LAtMgQo2OoT+oHkGGc/LPDz9QJZ9LoZp4vyCuux5m
knLeZpGWiH4RYfahh734rvScWrgGknlPRnNiFjzqfxDF2F3/GC9B/Cj4sYiWDCR1kZDsFqx50toR
XSuK0FRUpiArA5hg+WDQhSBs3jSXK8wJyAKc5KeYIz9VEHFKJkRWjuJALjhJVLwKUIEkWZHJ5dlT
U4G4/nrKFSsIn6vbWMvJ+hhSqVYLsjY15cY61ngi31dLBA0kerlUOS47qWFksA582NrfSixMRZBr
pW1a1gL4TK12l4Wli0BIhIvU1EkShDEf5GYPULvPe0nsT8LnYXwnqQtMF+hZ3W2I59b5cbDHz6wi
bixYnQo3jJU/Qc/RvDsdrSOCN/taH5u0KVzRDbjmg/XMUi3zdcpzTX248QlL9EAEnpGBL41BZ6nm
IMyjuR0IYEctToqS/CP1rGUts0IjmmcjusEJMdyOd1mRxhLRv/fu/I5JueNm/RIf17V7jPNRsvZd
CmIbdWVrFvmftw+x275St0i2vgh+5n6zto06OKP2CEfnZIF5tEBwxPB96mIwdzmqxon8cJStr1Jx
83nR6azqaE8ujNs7eUcNkFYDCFX52e3iR0ORNSW4EgAwzGS2g3GY62rWicTSwkGSTrm/49XtkRzy
cadRgVSmFOK28yaUJD+xeH28WojpcHUrC44RU3gVX7//upvppjqTNHDnwmN2ibYyRxiV3xWQC+Ck
xOIuFK77LIc/IRqR+3QhUSXO1pq7DlGp9u7Gmpa+lbBRDt59VxPp1njAWoIQgP38xFgt5Tp7QgSM
a/4x7guStigLM8xoSK1j8TcDQ5D8OU8Ju/DkdrRijnfrodT/zkTwL8CrxQQUIksP55cgGt/T4SEZ
BAGa0RTP133qzBgvjKVnES0wlYCG1ZMziIyfU238yAbhh53NUl3BQ7yE2FqXgPeKhrY8Rh4+1IMa
ui0yL1fRVqWGwbkxpcKq/NkH0N08W3pKdHChBNoFJi1OsKxE/MjkM+3iYrL8J9W2Rr/n/ie45ULT
xYjGU6XrFVCkdboKYMbpV6mNWYTsDGhqQlqrfAiNRzVDnmrA1MyNZFYWNwb8EWgWGrKQWqHPA49l
5eKr1+P4OnhkJ9/hFFLsUQ1/SZPqp4gmOZhuyIZx6z2aIbaP4a0A2eBfRvwEimaxiKYPClLRFMlq
9w25ypbHKV2Ws0L6Gyd4SSSRDhG5mwsHHWfJHDPHgjaqSBWHFNvUDMx2XcFnJ8svlKc7/eLVvqIc
0/4yfxMwabj1ssAZSbTTomIg3mXUdRFmdhrjQeRsFkC0PsuWiWhNNkxXVrgAI6PC0Bn1FHMqcQz5
eY/P3n0KJ8iCCJ70Ax6xcfRnmTSuxZIDn6fPio21OxF+iDRckiqHUBAWwZACEFxcu1mmiqZGt3Sq
zqHLmbdJOTF4w3eqL9kO9xOARrrM7auoKRavI12qOqFJsy3ZWwEGzxDQhCEdE/tOTy8rFZCgG5Ae
O/qy5as0aBzOwoJizAw6u7tHFB2xat0iWh2wYIyHvzpxZUHy2CWTUSc6FGcK2qlJ4paMAYcX5nzP
fJOtxlN5FYtWBCRFqmyv67QFFWxduFfxFf19gKJBEoso2rhGKnqwa9Z0FJD8Uhk8iyMpj9Awl8mf
1laevn8spFdRCCphKN8I7cji9dJxR1PqDoD3CVaIHCQ3WuTaUPBLdkcONZ0zzCTJhwmU7x/LrwdU
hU2g7ynxEXegQimjomG0vhlj3LJqN3PylRby+VFv6I9x6WqwAlfM9hqpW0sj61JXUMaReE5mnYKw
bdtLcIk2HHOcL3nv9l7LC2LnqnXChPtTnvOktvtk74dTKjQz+IraSlFcjrLCHpboVblC+JqYLat9
q07dSlzXBCxBltLPlUX81G66g46B+9U/P+lxZbZ4kXpp1FMByku04Fa2OHz/iCEZEZaGswhlyu+T
YWTswQ/gQwhs69mDbz4FSnD3nFReSolkKp4AOSXeIplsYzUQxAiMdEi3ptNLMnwqheAwdn7WDQfZ
xmB9KrtrZ+BrrLqw8n8C30Tr6eDF+R/3OG2NjKU/cKsAEtX6RHAUEz8LiakJF7rtVgwfxQ4LzAmP
NpXgMGpFW2KAmqFxfSAWlnr5emur1HGJQ4a8tkhpgsZ4eZSM4q7sGIEZ/Mtx+jeqtzAeQzFGxnlP
VOWq7ago6FA3oFZqcTnUlVlklvezZU6jxiEGubObxQbrdHm7ofA+mSL01FNXU1ESl9pm5BERiQJE
Q6wsseK44KqWNYj1ykngSvuBERsKLoPUpm8P3gzUQoDneBO0hKPpKPpL2Lxd6H7F40CVXRUuaJTT
4gUuDJgfcavQ0Ui/KZrjnMNEPwBrajcy1CRFWSq79PXLmo8476rS1JucEMVXHcpIaHK+QG9GUesS
44KGEztOpjZifO8zJ3JW041p9BtkLDrDfvQrssgXx4lPaEGBsd5eQLcr7Pgm0GKYTSqU3c5Hw3cm
38+JnR3uM2rfb1+YxRZy0aZWQm43KqpnObnICmrCJne3/pzD6XnoID8GZbHzScF2Gw+NX/2JuHaP
8Hj4CiO57vC2YJb79sTUc6kXDwTamLt9lrQMDHBqLWLEtNtdkJZUijCxAWiTtP2krWPUsTxd8Dmb
lnMPQwJz0L/LQq92VswsNzu/SFold2wpT1DfqCZN6m1SdtF8yuOlf8m1FqtJjXt7DvD3YyNSyRhT
P3P3nU/Bug+0rNYx0c+Z0UmXc2mtLb5erMYyfKl4KIEfLpAM1sU3MqgNTOT3roF0xnOaQ0qRI43L
tHabT3mCrMBY/rEDxNd3PF1nPaOz/QxksWr2w4eCgiiodnrnY5yjOlBmAs/jN9v9VXQOkPKMY36t
AW69sSzIJiSZnLOFM1Hz9oj7Ds32AkXtfdHGc8ZuBs+wBwwwOjzHiZs4g+EA/OrXYas8QLSXjuKx
KdewFkOq/O5dZfuvkPpNatRb9xGOXKff4mUzk8qtUapIMqnVDuZmDPcExBSTnyeyK2klJv0aTJzv
txLM7oGjAZeTv5QV6UCl1pEioveaX4j4NGkJ6xi2hnSPqMKfsD6iXZdrZv3PAv+Mgxq4wlRHCYdj
M3Df/5mha0OtBujZApMRqjnSkL9lTUUjh0AZkG+zVD1EDrhpofujzd9KhBX3+D81YTE0NFX4ls8e
gRmF0Pg3HRcYFUxpOCGUWTPuFkJ/53QTwFBl8MIjS+YCyRFf/ZK2LxgYLmTSWzJ3sMTy0MV4Gwl4
ZGCRfZ2PndVEvL/zC8F3T1yGr4qIO6XbtQOUShJbpg+aePDMvzfqTyI6A0xlbHDuz3LNgUD3SO//
TnKD1WIRRiLbP7joaBHyXvV7uHxBv32iq3gKTP1BDCAoFPjUexHnDTaV8L+ysgViKkbPGmRFN+kp
GMin0rkJMx283fB9kZ13IToqY+g7Y9dCC0s9SiBjuVurQntHApr62p0M8ugE9NYLUUS3IxseLOGG
0/mgIaDxra2hajeZ+F/M7mL9hXu3mz7YVOLXMNxoXVxXiQqttmumvlqNuR5ZZHxGlj0ubEoZKJ3Y
3Uv9thS7S4YRu0n+sM7lxzwE22+Cg7770BFiYbqlPuQsQjsQlinJPbjKJ8A8mamFNa6gE5RKK3vt
t98eDoAWJ8F00pQanFPk9a+9DNWQWcQQU4Wabz/m6KoW3l2yGFK0qehbBYBPjAPiZBZUtTdzLOfD
OuObj9KJ1vA0a+u0kzbYiFQD72nKb3MdM7QwzDwVtdVN5f8/rcL8wFtyYIP7BMtLu03lrJXHmqKE
47QD4WQPq679oR6E24CYDXoQK41oY08dea/fLBD0jLHVeHKY5xo2prhpnHU27PccAqLnv8aNA18j
EkNxv2ivWt66KtlcQGomN0P6gebgZ/ykwudDZy0RDLX408lXrdGj+llDNRAEDblxaxUnSHBu7jhD
7oOuJBwjgumRPzqzVSOixiWXSnPNqU2nWf5lCJxqQk3VBDd1DNzhXI6axVNaMKgdQGkVLMqOiWDB
ykd5FsXOXW3bmnqWKJ7HuT6tb3xEPh1m8frL0f1DMxaKAYiHbOAEFRYqcgsOFptuEAU0gOHIvz1w
lcPEdiV+xYcPVK7W0nNQNmXWHHYLOYT5TsZ9v3KGURpK/EWmyh2HlJp/0GjZY70Zz3zJo3FJm77Z
GzjUMnxcEBpIreMsPMpGAbaOWr3HLVgkoVRufHtmE5MSdUgBu1YhIPofJhoeeu4+TelsOJ+3sGd5
RMslqpuPmns1rBy7THEKh7UwnEr6sCEJW7bdNgV3M6kQnAAbMF4wb8Qo3vw4JciaK15tEgt/aepk
zo8TjXD1PVQujtTceZHxnQVyXuoBn+SCDdkVKy+fudWNsBYX6ry37WTpIHx4KKusve1xY6odPRL4
8WVsezOZqOceTNO5wNPJXpddKjxN3XywvGk2aBY/eisKEurVbD66NlZ1MWlaxkY9EOAND04c9cRM
LcUSc8iRQWNB5APY/pY1dCfgBc9eaT0hWYGp+Whxdl2QmAFXDu32dkNYYcqylbSJW3G470oQ27q+
5ISVGZy1dVvT5nFrZnDp8fRdvrLRkTXc5W2OFwtE8Heaqap9EEzEnWZ7X1SeY1tCpzoahlOYWki0
VsA1ovKt30J0wlJt0By0WKAuJdZUYPZKw62lTfz8w1EfKos/RCfzgSxWgxnCksw9XVQs2WgQcPPD
oUejzUlUP5RkoqM00ta/+q4aZXnVIYDzODV+HXlBGHFGvjfcz44ffIBNvOtN5jaOvnakK2GIlmmo
bPr19I03NbG17qn2ZhlcvMfdzRgiqPA+PtSXZfANpXzqrrRLr4rU9rB1eM8yzlaL8+Se7hyJPttL
uF/s6exTdNQEHu8kK8iyOiKjJlHjUj7SXBgN05blkDayCe6Qsro+0H5Zg9zqajfLvd1ov2Ii7TCT
6xU3ujKaBMUOkqxFZ0RgFESnazGYUSBxmvii0bOEfiDv3tAbt2fnbEXlWqOmkNTUt1QhT4OFUGge
x8y/Bx1vuluPNLx35T0pMFegC0JnEe6XirJZOmd98A+vRiAN5W/90ejjc9jaiJKreBUM+TA733xa
Z1ODGMiBr1U4eBlDmjYUvOblzSDbRGj3QzY+rKjklMtq89N7cpcP/gl8sbkJbcl4HBls9iJHkvLQ
iNNWXz8LfA9xrSMhAbcVm4KqCZLiV7yHrADLVSHrHqBljzh0ppRf6fwbVdbq0w8s5JcDXN29dH7A
ln9T6lB4T9GqwDKJ2MzpH3pe0AqJgzptQZQWODx4cJcpVWRnP/ZIjMOZytfN/iHCGTWe9bYxgN8e
4sQgyW9IX+3+SbjIifZADBFrN0elIg72KtP2PAstTlsQqENXIxwCNXXgflXc5E9YyWw27HbW+FMP
k+VHvBim+2MJSkorTpazoToytFE5z+L7isIAKSgd8I3pp1FYAZQjxyBgn8K20YKeaJtwSnY8sH0l
jI0upr4jcPKsN1Vhc0LnA8pjLmQ90LGXXueGxCG6bqGpSfMPkdNlWs8vRVAo+LdBRiDCSPZWvDBU
8MymcJNSMUP/BDB5TjwnC6CSUmGJFLvdb+ak6N/e+Bu3ITA5VAy0IDVrc7GHXQOuTrZaoXaMSzus
EAV0Bsu/9M09BRicXh9FS1bmh7UZeDdCDhNAfmIe40dqVAQEnAeW0orNXuwopUCZXTAEl30WriYu
S1TVLWlmvNXtklcEiPGrJpiWh5Ysz3ZNuk7M4CW78lp7w2rtB2u8a0AUanR082gUcCzXs+lZvcjL
ES8hzOXmC++m4tinV5WVl5xlDy2hhK1PL77U96lkDpWfQOfCxj64kIcw9/IcXUaqwvxaNXQzXTdp
MUNUOekX6/foW/lQmJ4pSio/X0uLnqsvDdO1IZZjtHZyJ843vtolPdB5gac+swd1jvHUEjKwayGZ
a13QlyIdDU7pd3LDnAgqb7DA6Io+AImCFgfX1gx/1nOat5wEg1vrRDcSk6adv2rxVJvwr79xoIkY
ZHsodcZjYHHTNgRxb5fSYCt5gb9gRBvhPtolZpEG1Ep/PtwCDNTPEdu9GzBlunxqjMNjnhXmoDLz
z2QuS5EqICTzu3nHMmTJciN+SsBOG2xa/KMzaw7vNdE2fhi1IGjv2x0/CbAy548zWcGl02S7oSMi
upPCihoIXRer+Vm1ywlM4+FmGT9q9AcAXksm5izWbaRC+cuyNAJlyYow5GGFD3R5JqQ+to+Qsume
zYkvTXN70YjUq/BmOFw9yfcFjemyedWEPhHmSLr7+vnUmzcD7YYGFj/hC23frA+IN89g+OPYFMIN
QV0MeFNL+P0vaYY94Y3VOeFe7fXp4cYk2bdGKmuQJvoZ+w36C/Wzeiz6ZV5eeEE9blccO4HqO7z2
0RSwFMcCHDfmOpQUgGWI+xJba9OYCj/jZpxcwpKPHONUmXWwpUJt28KH//JHEl9XixneoAsNA0W+
LR2Ge3rbx6Fm87iukJVgQcvx3oxgHtkySvByDAGAtbaFOi7Li7oVH85GbsO103X3gZtYbsivtwgM
uY+/NbPtRh4vawcpQQhK78C5p7vEFTx3TKNqbuljL0uh2idyXO50C6ODdZ0iqPz2xonel3UiWjIl
BIadsHIvRVp2lEcEF3L80cng8auGIpdRy+OShQVWkLhBbdB1GLHoENjuXbOUfmrCy9Bkfounh4QL
klEwE/apviDajuv+EGTJH3oSPsW50gEB48SVxo2ziOCBau4ugs2f4U3yQv2egouyPMk3izIYQUhN
ZtFGMUIPj4wkNDMLaMspqO2wJlw2sEDbDDEMHKH1zXbHZPKiT8XSote5L8k3q61uEfgGX+BAsGDi
9Vm83leDi7bSXnKYDg0C36qptEBWtrP93sGMNqj8e8NqLYLZ1a77TntD6LDbAuCU0VI6QWi58rS4
4ZfOEvGbNSZd0WEDvsvDWfKRt9Q6j7UaPDFAJlPH1kfv4gvhzCK54YXMtJlhhpTtjUg7BA/7AuEJ
IUy7z/e2MI2QaUYrNwcs+4+jOtKzL7ozKsKxfhM0JyOZzKMUldtSnnpF61gUNfbpwElbAEi20+Be
PARCEkw2p3aoLSCE50bHn8YrWYaH84TBexPgk62sA8dTz87tI39HvInH4kzJPnvU0Hep65WytVuR
8TRnwHgbPm/pqEeQ7GEdEYEFvpn/ZJRqIRRg+7QXaF87MBIIwWL1C7uFtx3oubpQBFC3E5m6plyy
UsnafyNNP5SzMbpwtbcm5cRuLBfTcEH5+YqhUqzfYFOTKOwtMtvjw4gIqHMw68jhBB3ky1BQBNfG
+l5jkA+ZpB0L0/8eBWrVkHrZaJ4YdAj/fyIAQ88pUUFeUPxAc+20h7hJ0k+dcGmOtuTO81nZPPyB
woADmsCxCfZ6LFVlJ26ZMbp42JAwhD1qahRRDiOw+arLzZ2SBewcuY+ZuTQh+2m8Q5+I3YCPqlVB
Ye9qiBr6/OZDynkOadL5jPFeCOgxTQdprU5p0BT4j/vZR+/3gIQvhyaYFlW2t7zFb43FxgkPuJ6S
Smh1NlKpqqXrWe10CkvYxZVB1w8tdOYHw73klVOmJNlmlQgZL8UfpghJjzDfKq6IUCBJmW382DTk
IOomu7xp7fSMTLb15CmOheruky0Jgn8id05DOHO7mOEz3S078V+BGhIC0EhlBXECfp/YD7BB6mL0
mIsHcpQGhzO1ITufns7jJXhyZaP5yofW7HXKGGKRES/UQfS41lqLKanNvirW5z9BRZrgybsbKML5
7YZi6yTkr4qeG0ai5CXMsuGLCaf3y3RmYvCL3O2I9aYfaXSEOK5O+l2WIDuGed9diCArJwOUD8y7
trbZzHQhXOMRw/afVxhySpcZq0odRKFKrs5rcdZhZaSF8BH56TMZHmKfQFf0WMS9rteFTqt7B9G8
G09UuqbGp077C6Ssq+OvX7p0sE7QO8raPMyk/x1T9kmLc7c22Zq4JKxhId2O5wPmhJQZvt3SnWEn
wzky0Uo3odWXqZSvGZn/mkeZGdOsm8pkech8dO6q3nXg6f9EhLMZPCdDsJ0LoUQyvs3lCZxI8uY0
DIMcY30mqzP1+7tQkvY1a9qkhhvEjt+CchqSjIJLg87KD/c4zYHUAsjJd1WYN2Snqx1QS+B4IAdm
5s+MaVK2DklF/wOYeKsFeyijJP3cukn2lZDHfYa0guChDduhw0sponfDbYi2pf39V4GbTmD7gHtV
qzwrf2gYhEaVt6GOK/BM6W3BZDqIO7j544g3V77Ydc1RNI8kOzRzdJmo1aFFd0qEWqKoQAcpOc/K
HKYWUOs8hiVl1E2XTLoAhF7Ul+suXUfXN5lYWigfGXn3iIGpycEwKyQDKPMixZUs/hJZFluVhhXg
KcZerITiBVHNjtuQdrWvG9narseB3NBk8FSB9QL5DvqBKE+VclUKaHMYG1ut0Zi6Nk3lq7AakXtC
FS9Kl765V21naCgy5+5gazgXX26QfISLUKlDPKzW3nLKN++6rTiZ0fzqGgDCHj0L96TFO2i4aVfI
p41tH96fpDd5EI6Jkbz0mgi+RkT/xbEwBhMO7SxB0FptBQ2UUr6MIp4teQQTo3iXANQWa+IJuat1
A121jx0ZGN0pbHLeeW1srF3p2umBk2gmmjeLzVqyXgz5Tk+tQox6CL4ZqjRqrqfMCYJliZVQxAr7
UYcI5w6pZiDVLzCPTBGLvyQ4dui7YwuBeKcgvDCLe2yU0YTpQWxTmJjhJQcZIKpl9EFYzEztmB0j
rU8YbsSkZ9sEUjV51aHz6+uD6WEs7Stxa4A1kRN9AC3TW83P5XWBo0hW5g/CL4/63zZyk1Khj1gG
Z0Z+PP8NBVncZyVqJTzYZsGRsx4q7twBClFsHA8Jhkup7HCpN6Hi1LQeMFnXUAc2C+FHD1tHPMjM
RdBrRWQ3etuSjxjWreCBlODlRhs1XviJhOBTW33mJV0SYEVPVzi6/gZ9jRGj7Kx13895spXsK060
GpG1MgY/cGHetNMmFnIbiB+G3CH1fe9jwO8L5XVX8MpyHHDjRm9ow5tAkaD7+1PfnpQaXmgLhfWl
yONRkNvFv2oK9fAUb53vSpJZipeeb2iJJEI4XQFXbdp1YCw0m2Ycmg9fVpGRsvyxmBlvmq3oChEU
/W9a8jGlDr2DPdm+c/RB4qIRe9o1qCPdVVcQ1on6LfH1L3UI2gCHbmbzZ6UyJ6H4zYICdfit3ab5
4089GFOA5iWcRrpqV/HJ2vQG/tdhXYMkC2Y7sHjw4io7qBDf2Z+ROzPDW0HJRWVyEpyOSwJGYd9N
+DcsRek0E7kj8vui7bi54NtxOJZqUjwx6uZFJD9Iw3Ky5iMKLWE/G7Tl2bylO3vrGjy4vFvhVs5q
Ds/I9el4HtLEvaW7rdhEfBoXESBBr+h8UB337t/CJWV5D6HooRRz3c+950vey76xn2+JQ47DR+GJ
jGUgHvQrBA1ptIkDKGY73FCp+oAzCYoxvOc071pp0+4nDnXcT9jiUDnQYEOTQgUePBrsXQJjtnI3
xe5dJv5jU/H5u8NXvJjhIjBu+iGQ7dwDNw/n5OmvngVJ+Gm4UBgYxemdeQeP4NQF5q22dBrx1Zqy
0rKWkNnS25LotaysI/zEc5RoNZAztl4EoK4of0RQqWP8lbi+RiLbC0krxOwN60smtLBGIdoeYbn6
XUwqBxbIVj0Bf/fBEz2E9qz0Y8L586urROkKxliDCICSZIlaTBLJgLt+KzCisdeq+wyBzURkzQWt
aSu/X5Ch0mN1pGOUeeOQr4r9qi2GrAo7Zw8IFrWkxVB5/GdOKmz787WSulSbQvbuIIByK1fbLZn3
y5/r+Fqqr5/4qmcuGq1BwGiffF+mTaVIhek8/yeeo15WkucoDHAVIxqMnG3/FyIFH4sgiGone2DR
KoiCwg7fIq8vtaWDXEbQjOvV0y3X3SB6j4OnIKStkmsctSSBPPSWEJhZ3XTb748p409csHF1DsCY
WWB8FPutP1r8glUfhXYtFPkct82GY6Gg4YVRwZBThCHCB+nPAPbq3sZR+BC92pbKo/S9bZgExmja
RNNtWgKG5c9RYhPrT416myiJR7hAyJZwKeVTDwODIhv8KlifVBb4MK+R9R+Y3QU5XEMXjOv3KoIh
2DbBthgksqp98jJPY5i4dxihUOcULAqJVIT8j+LOytZVcbiqB6ZzVnvEHgJJ3F8T7rmzkkI8Lorv
h3GvA0qT9GpqYkwklXLcWvlQK5oBOvQfXGpXBPhXDbXscor0ygWNIvwTw6XbTm+vurBus8XwjQ80
BV7vmg6T3rTOrvViuqJEo+pbhFLPDV9DIpN0Uk5eP62kkaowsXjofQAvavYtk+oGyi/hPE42rrJs
3s2BAwdyNZJ29wvzRf72AlF7vuhu6CLCa5eEaw/uwF1YlLM2x3awS1oAZqJENVevhdjMls/TRHd1
pSeWgqWhivIpM1Nm6jnIDcqi3zdzvPmPnXbb+tr3Z49NxMdalVXCrn5YBQD7ilAccM8G8rujSHXO
7LvwcLYlMi9arPhjG6b3KIFX6sg+Nq3orbEtdGkv0kIv1P55zlqGy7EmMF56DFYlHhETmdTwtAIK
yTGNAWL7THQz6zXt3tLw68/164PtcGMnhbI5QiXwk1oLfWI3+6NeLDnxe6KLlilUdGffNLScLjp4
AC0t/OwG7o29h/C30fwKNHDWM7QY438zDv0sG/wLMk5ZoDy8Ll2nDNBZVJg5qseGNc8NzkOZ99nE
W+9AS9WzbkShkjsiHCFt+TFKk3UIKBjqC45REknA44T8oKnZsg4ve3PLZuDDUZFEAwuIi2ve6ATO
tI+xKxh96fv3QH+xC4dAo7svcfVWKmL1bKvkusX8emtOvVv1NBwvTWYfYSgmmPaiLaVXTlnJ8FDI
0LUWsztwAQi41xioM04nZOIRB4JELjZwJfWYDyvQw+1VNiyvzCy/XKNeRQIt77eDlFlWy6z/OdY+
IN3c1WLAGQEYMWtY39mZzlTlChUT1Fs0/RUOjYFNqhZiXxmV8A87iQHfomUo8C/VIimKYyKl++zW
thThkpgd2poZWJEJ/PdEkSvZMrit+HFj5N6LsLSbyTCq6ALJn6A5olupIGGbXLsflqibqr4ox5BQ
VpcIyiwdrfXMZNAUSKStU5I8gLe5CjjjOoNOGc4pq4xQMxRc+ptpSCTbdL1RdQ3DgjBqh3CGX9zG
h5pSF2+GaC53Zr9eK0llIo0u/4QnXe1hrU8gPHj5++LvU60tal6YxTqU6gSzSoxILwIJ1hrTh0ny
9F1j64unYAcG9eG/GR7+dIpseyH2a43jZ9ECHRkHx0ZE1RQQERKRrNit2oMaheJ/eez5jd4nRk3I
fEHPGkRyGBtao9MWajdEvCr9N57tR90BYmAgLtSmQ3UIvHRbZ9mSm9vU7dFVgKGKm1TP7Y6WnHfO
g30gim6FTvmIiHWzqWrv5vNiE5yLvezqS2Ko2sw0M8zBw6Sum62LkNiM1/L9wThtHseorICxGdq1
5fIKISd8VI6vWSQPTaHzpyxUHPUM2lrTcFc2+i/xRDCRBWt7S1FbPltTambssSX/kdSa7aNE/iB9
jbEWawIjQRI0MzSbbPt2h+B0sUtm6DR49OMq2MuEiNyVyoADz49dd5VXsqgajCsDn+Z/ei/dwx50
uzL5bPs8EblScVVpROlPPMP8e/sTs4whOGjnBybKXdfx5LbemFFcouHrRDN1rM9vC1oCS3jXm5BG
9VKei/WVsVNj52PdtEntwWNvnopvxFgbvdXnk+wBciAhe0fgqoNAn8uzSUa/1jCidQvuczrul9vL
V1TcD1Un7/5jiMR27hkkVQ8CyotSWWGNi7n8+j/DWT2s4CEOOKX1jPHdfY5bMtNZh9ItG6iIghxd
fjurqoAHlvh9k0o7ecs64fYN4Nbal+s0e9+3kkr4j6vGe+uXarxtvzrE6Etn9ZqrRxRugZthVSPT
sHM/WoyxTH1SMK4as6HxpqRWr+cc3j6Z6WVCAifbXNRr6e5FvUMCQ/cAB3O5wwp2GqjP2IFtt7ek
CEzkV2KBt970BLI5ATHbuvO6eSoG7QEPkwDWyyXxiytLHHpMeLQ5u5BE9gWpqzo7J5KAKf6S7vlJ
NBfJ/Jt5ZEeMof+zA7FeGW13DIeru5dc3+4I5oyNU+3NiJ8ZjU3mpZwTAXOkXjz1r70ekFQwH5TS
2CtqLy9HwtjGWDNSYWEnE45Kz507p3RgPh12g0pDhKRyhgdA5PeIdHS10rQXB/miTBQ5oM6LYK1e
hU66u5dywzDQOBKemogwR9XUSvRVj6s+PEK2QMDuZ3Vd1c+jVL4j83jsScYIgcwSOT4NFIxbP7TQ
lTP6pMXoDTRjfjvE5FFlQe5pPr7V88QeTttTAs2my1FZgtMXga9SfviX9kH3rBuqw3QsPbhdp0td
UCtvJ8JLaePo1i3Yms0Y905Dxyj0bKT32iV4D+zoajmkWmackq1JnRiyf259fc1JAnhnmcnaW7uf
yMa0Cv0flf8TA1pclLWKi8W42O0fZU6H8S3nOkICTq8BrC+tkskak6Zov1inVptcAj0gkFlqI0Ey
Ls56Xx+yp0SXCa855b4LpTwummoRq4u0EyF1ImlmbBpfzf/i1kKv90YVr8vTlLvKevtnx+pmKZiY
Igq15v4Gci14nZpRnmHZnM9S21EOtDvrhOSW+G4RW4wh2b5165Z1U1mGdC7Gv8c0AF5LnHqSmVSV
PN4Kp9HxTBe4fza9L94ioSR4CKSKnnGbe5xjBJmlCTAmJpiN0zei1nc86zLOJ9i0QZubstgUA6Lk
5Ux964nDTpxqzpmKKNu4kuK+cmIwQLGWJbMKYCrrlAdsAUQEiHfY2Z9UYo1eprKB5VnRySSMnhPB
aI6Mvqqzw/snWraOprnmEZvawTL2Aq0QUHzoFltSu5INoTJilxJK3435MEvyTd5VrnRaZNqR35aT
e+6H8H5118mRyXR8L/UY9PpvKxbxgI8EEm5uE9yq5MdUoJEhEXHETPlAqKPQGx521JGn2n1hIfdb
BRbaR6BKYGjbbmUMzjAxvkg3V2ynPC5eVQMdgAqO1Q+HVhCmdPsrcdPQX3VJJnjJ+xSRMax3Rq02
EjuueCRX1i0Hi9+TKd6kY2BoUx2e4+oiPpKIMjDeUKMc+X9naNs7duKCmbjNqOt09CaECcKeMnNP
sOxi2OGnFfQzXmS1zOYsMYU8exD2BOumEESaDdLG5FA36GaaAHBZEBwqrwlChiLwizq9sAm0o9YN
zFBb739+ydf5EreklpnvP89/rCsv68BNIPB01v5Xb/+tUjobwptK0jq0sQqljTo90QM9PGwI5B2n
IdlHfNVVdhsUY5jipY+NvQGR0OC4tdVAhcmRcG0Nt5c63V1+9blPLrD19tJqmsJrOdH7Ex5GulP0
v+oY4RrAMjulbEvQ3VLvRBkb/tWsn6qiUffPiMVofdIw83xEHNgoe/NxN02NgeJLQuhFxMK88i3p
3q3Q16s/i7C45VcoBDy46s7dXt4PymWdmrvuRI+A5vPz1TS6rfME+ydVSBh8isAPWTH2Mc4h8kWf
EMHnoKxXFDmRbPdpAPZq8U9Id/tR9Z9xnqv2DbzL8PmIfZvV+pwXRrapE+qF13c8gS9Enwo0/A9i
o6AebDv3Xpvx731WHmIicdVkGNetMT+9dU6xjshHfMDTiBglqyh1SN7XkTeuMEZnvYQVC7Mk1quM
94BrBItxvALMYAU5UxUu2EvdPnbx1Tk9FDn1V6g/2uOMy6W9KvhzYikhwUCw4R42p5n+/H533tCT
Kszj/mJl5nHCPXAj7kU7PtwHms0ifDo5aTGBT17dk0xGOFy0CCdZtul8jDOUY/as90+G1HyrPPdc
MIZH1v9EwMs8F4dH4fGracbEdj315rlnMzyYgfwHD4lg0I6IYMafjxxwWA3d1hY2lJBGCTyiT49d
uAGyGrLxZ3ny+Kx7LkyJ9uBFHeJnwoj8JpujCA+RHUxah5dcFILngLjZ2HHoeMGUD6UuMoCtMA6U
C8LZvaE8YXwxkTQ7QpzEAp0At1gCRk/U9BdGdr0rxo6DWbk+z9B/txaPPTuTXQJWHWYpF0QgXr0S
hhaKUnyK3iyWwE6hghbxEnvKT6V9UnJ+x7UGaKP1jYShET9crBj0SZp/dVtIZSO/mkHFbjI205Ye
XpIJPEeNbC9ql3EC+rgiLH9tcEidmBrcODHGke5pTV9r5pzgLT6wCbdYCkBoK9GoAo70LGu/TlwW
JKCreArDK9Zy7b0HJOmpyVgR/0P/QOcvdNlCx51VFJdCz+7cuKBMHiNX6WIpioAqPsb+4HA6LAB+
fUn8vo3H8ONt0lrvWgz1pv04ng/sifI3UD4cG6n9UZsoccS/94O7vX3zfP1i8Rj/FLbrE53Ietg+
wLk36nz11nSmfedLUW+5EFE7BScTmm0koRw/2JUYzjMYbzpXeSsFNULnBdH6mzlraEmsCrzawn1A
0/aY3hOuECFHwicvljt4JELOQ+kiN+NcO8eMaRb+UPayIeX7l9d9zzqpmmVLvzlBHqtBBW3mYmAU
8gzaXp47PktmJLwoSCB6qs3BdlpF9dmUfpLq6m21KJke8V2hVjOLcYW9zgsp6ZCGBhqHEhlZgqMa
XMYYeJkt5JzpxuOpunLMzrvBR4TAo1pIe1m/sBmyqZqsVALkVwKVepC0AYkDTmetrg2QgzK67kbK
w8hZyIyrRq5QHj1fcaQR+gA9ctG0xjnaKAFEu5SYCgPQqPi9wWOWDR7Vj/F1LuJ7CimumyKH1YV2
HBrITlS2Q0+loAczUc2VLoWDYMi0c1XML9R2D3wGauoUiyAdZeVNqhHSRmtm3js2ee72lwvGhdgo
si9DBvTtEYt8C9glaw8GuW7VubsdSOISkRs995/h+pQ1VOvDC14HatgV8mbvYRq3mj36nHdG+f4B
HLBymkqUx63GDnX5Ns0PHZi1vqMD6eupvT6Q74TUzo8X44AzQctotC/IQSXhdY8QkBfmttc6ExhT
s3gYiBs/nryvhdbzLF0NSe2Zm9R6gJ7aIHkF85PMA5Mw4OBIFAXujMshyGo77spZo25jYR356/CU
M4/FqOe9UKgPYZxAG2/X433QedFIB9RZ9LyvwN+NelMJ7EVl33ciCh8nYelcwqAm/8CszW4oxVlv
EFiTqOXmRFf2XW36K4BP6XpzM/RriW8aZa/rTWcdoZZMVGOz7jO/rMM0waXOw3C3kD79+gJSczcz
bj00xeNBhjfMlNQD5DCLNmg0GUk35F9ExBUg9XZct2jL9/O+MwwMAqwGeJ2Xj4luZRy4muz/BUVZ
sPmJ33VTqfVhbkKv+zTJgcDMP/TJbrYvRskJAX95ukwCkHXJoh8VLxX6QF02u3MwcfisgDWahTGs
QlwNLYTPQCcYoHdjYS6XhIFvUQe0s0O4T5Mt9zxsFNij/mx0zRv3J8NsDi8AYBrc+r2I3sfvZzaq
m4CrABwwllkx/w5cE48BWcwI39WRFoSO6ePx8e+JGGrlAUMzGsxaTLAIX5WDhXc39Q7KLsFCl1q9
s0C52js+b1ELMbbPRXsotVqKE/01YmcJYO9XtL2vngOCZ6l5oII18DbUv/nOuYH+51Q0L6ZFH/uK
pU47lmEImRu8B5VB85dgloLC3txsRdNodNWi2Pw0Y+249prW3sMB3oA4BptYkgumyNLCmDfOv4NP
DSktCL0vy2kxEV5OcJBFk830sgKTOtEp2ydCqZALxJucz5ZIc16HtSqN7S4U2XfZSy+ceoS5orM8
o19bIzMiGfSGSTQp1NYeCV3Fyh/jFbhSThz6RTOY8APJ5zeHlmaRkNxjYq8nCZYhVP6kKTDRqGtE
FVrZjWQKUb/niLPFou4skd0dqcwH6GNjaxrdAuSZ303vF5ErfiQ6lXnavztJ7iKvmam7i2KItg7x
mvdtxPDvuxRRJ919LsCbjwWk0M+5RUdQH5kCkTmpFTdMBumnUO9JmdRrbIQHq+d8hofSg+QVtX04
zFAJn9mPHNn+qp5LH3aP265YhluGLGj/nvrLnQ1Uxfu80NOFDHGpiQRvnqWqJnv2iawXWvHLMjB6
3QyLIcO57X7WHpA/tvt1yCXdn1IlRJzW5ORiAXnKuaEr8mTQl8ewhRs5VCnJEvypwK+SCTFfJbTi
GREX9nlpe6wTi2X4riTKjRoiL7uau2arY1l7zJeBSf2lBq8C21W+JN+I+GCN2ik6p+pWYDd4AR7p
wj8YcWXmihKaPh6otgJ72yXvU3yYZB+Tp8qKdQ3lIYoc1j+DsAhfRnaXRGQjzXrAQwN0wv+DCOZL
4UWohKxCUgghP0DV8o8Y/rJvFilY8nN9R0joD65PaTk19ZyJZW/o6XFKt1s4KsMMOlTFwQh1zMR3
ajrQOT4QQCiPH4Ylo2jcoNDasoYuQ5DIQb8487Xxv+l9gazgo3//71SXH6JpA0oF9FXqxcCVv4m+
2/ELsyorFydgPUWbIAo3dN4gMHzK9SUFnFFxDuYUs8qV8RhmntUioOnyI8wtF7IY0QhW8C7FHp05
C9F9EG7AY838MAsbHu2EnGktj6SQN8ewJuONxR+bBhZTHoKfVGpt0RHuwF/TAmbatK2FwhpoquRb
C7xgzQDTdCa/0HEhTNZ5GBFlxt0icdIRhWO2qsk1yC0HsOyuO7ovwKdQgFFqLEs1pOhw5XrD4+ta
ciejodFMNIHR0j3t4Tg0Uaec/SLX66UsUzAm/UBu88T1bcZtKI5J/o5wS8zBmdMwPSueEH04euyZ
PsGLmF0xFg92VVU62JGigmVk5OJqeEl4QsSUVqaf756FaYlZsjyhtSocogBid6dARelOCYSLYN6U
up0V+qP/0wcbZ+33jD51XdmLI0daC9fTsCccdjSpvV+6FiD4oBEy8KVne1CUy51UD4x9C2HEDx+/
nvYyOmLxa/8izayY+G/As+7igcRTbdgYFddFfB6CgWAFAnfZaFRRh7miwoU2r6fvN7iGw7UtUWiv
qXarBb4utz3ZNX55akJX7I2Y+3e7fpjYWT8NkFH089SLod8xGdJtw8AiebP0IrZqgtRYT8pCy6iv
aG3IWyiYp6z36U9DG9kdT6PKhUr7chAogUbP568GHeOeH6dGzAnIfvdfPt3C+BHFs7GJdpb6VfQ3
aqPw+Ta/UoJEPijonGdMqVrJcxVjy8R33n7B190E7xK1ebJtXEbSH4bIRR6qBTuUextCZqp4lDMz
9BnQFm1bL19GWqA5Ad4uLbQVI9t0c/HyToD62+hL4bn0dnlBh683b4pelXR3IZu29/+PRR6jzsQw
bN8W/NrUOxFlNxCA7S51IDCoLqEVaX3nzl8pEqkV2dyEcxZMZiFS5Hbp1GyOH60gHesmz249PfX+
K1uralK7X3Dse98i0xE908uiCF2iesA+RQ02gEDPgOta3pE1YAG4ywN6Lng+Qb5mcTaUTydqL1nV
aKy3ipbxAZIvnneeq0tV7BW0N79/OxSqZuQATe8F170F3qgOLj9nF6kOT198qpzUyRnLznelG4N1
0cEJrrXcs1di0/Rg0B2fnv2A6Ng7vXPxDKzIqD8nEeZdtbE2yJgNNiM+R5vr92+4YZ0V6tW/iv69
U0zO1kaF95739NcySV8rFEpNnaFnsJjJigElPcXx79CZxU57LPZ/uXSUfWheQ3RTuvgs6xOVXkx8
N7rgahjflCPxdFr7BybEsOHshzQZcm+tB9LcD0Ae591VQauLIpcFtcibsPxdbujdMiuiI6Z8PuV6
lT8MOrr1VIZ+jIiV389k/1PfySqNp3A1IBcz8q3z39LNAReOOAftyFdZet6PI0siThfxhfFDmJA/
Kx6EDTPzMjQhn1N9HJFrvvsQFQagG5h/E4JmrayJJcanVeLe50JoMy7XQQjyq2OOCwZwrUs/KUUl
PoaAUdsm99wGPlTQhLaFE55hrnX4+ft8oDA36pHaFnwZyEKyzqwF2S5occxZ8O3LuYxXvSOyORnr
vgx1J3uepcbD4pTjM+fpC/QE0rGDuHnMnusjq/C1QZP7g6CzVLLMoJ9NRz0/8GFW7xktHh6XSSd5
XmhapK8aY3IAP9lxKiJ02mJtTYtIBWh/RUnvP5/AvFYKvqEblw3flnc756CkdWD0Qv2M/9SSXNTd
FBpOFWPBtLOFBeATBV2bJwRQEhhV6MbuLk5qstvMEVQzy68AXH5Ql9Nsq4wMPK0KRD4Rkv4vrRKG
yzKgEzaJBoAMyMiDBt2NuTdEidjp4qm6oeVQenu0AuH2jgv0BwH9jXoB46EMBcJohMIDQfpyrD1f
8K7W9CkaW70GZqU5YVATB8vrmVxk3/sJvmdbNBWZu40U2jYSy7gxOGAPLxjo2dIhtaDyaHTk58Ro
Nbwuyx8NORPONsRaJeXFYxSw/L0llZPmpP0JKW4+Njk35FyqLJ40eBuU7KcomDdZJKLLH5KJWioM
2WMtMiuqkfJ2hWnoTNetI/Xx0SM96DYS5zJM7A9hYc9bVkOMFCQZ0FvrhycxUqIbYxYu08KQ+mgg
y441Pv1uyZiuRu5XB3KvaX5AyBdlT1hj9VC19lI67GR/DtI4bF4TGSG4v/IuIdxaqPkQ2KOBkbkj
mxl3NkH6BHnp6ye1MPWQRLq0wmKdl9lbJi+KuZFkc5byeqrltS1F4rG86EUsfTEPMMV2kZDusdTq
3+9Fs8jEneaRXDWY7OjsCs991gJUKwwHuVg40j/wUX7j0nRfOe8Jwbs9JQq2osEBV6c4rPIxxdlo
79dObiHrpxGsKZHyogI4Cq7ow++oaAJI6EHisbRyEuwrOOyLXZVodMAQMhyVlwfvo9Z3qvyFZDhL
IRyNbSh2S+X4DdWhzdVFHXy75gwBl3jz2Jr6xcqRfgGZHtnp3zwv+gg1PszL2PaxUb8HRvn6VLqp
jaoe2WVhhlcgcCmAS0jm5iFkkdFlrXG4YGRneK0JeKoPW5Exsjj/6cwuMtWE1zQO/IROTi1SPJaJ
p7atWe8gIg4tg06kvVugFlhxh5gOUexE4sikrQpaiRqPHZj5u6459y1mHtP6toJ5bNJIVUzq/Y8t
kDxGeLfVQNbmiynogWq7YFS2tOvB/Fhjd7fVE0neMel6Ymvqx9x+bgICiStTNbDbTm1H7eiXg2SP
wp79oJE+/GXxhgAmS86D/flwIe/e9clvWzKQgUmTI1ICucADl5T/NhnjfH25vpjy5GmMx3vesXv8
BxyIAB+nzfSSa4jsxzk+mCSylfI07k0LzKqzZn/erKRr24MkBLlgxh0WghuQjuubit42TarZgRxf
4MAXXUwVV1K3SlS3WJUfZKrd3X0drZ8Y6K0U2z6Tuq+D4i1OJBe100v6YOV5LGx8tuGiDigNYFki
Ia9XrJrs3gpp4K+sMFMIEAFA5ocBI6grXu9z8qhnwbolR91ZBqWGPw4RoTJRN0Z7vUxKbe5f9ybN
dCtPJj2aEubPh3oRUk7+EKydEc2slVJ+EpTiCvO8ZouTpBrTCnkXT9/6X/cl0a1lkijhnLfFe8Qi
/Q6kBs2diDbec5XNlQy6BRZyl8Gw+2vcMZogWyekb3fLmzbybDz7i/Fh2xn5nUS+0kwhzwPlzDLa
RyfF3Gn1+juTLFTQtqxTD58PVef1lWlfEYTpNtmXmW+rfAP3MZ/ZQOoKWuKyz3q2wBmREP4n0Zjn
irIeYmn2X68seZMN2bwKSArbMCThUDOOQq1EnEF1lxhJSNtebatbOMrtCyFWvPSQVlWNcVBqV8tS
y3GMVd6k4G+eZoQYGgcGx+bf3Krj0yk2Djj8FLNVu4uXC5tq87uYuyFz1EeuyL/5VwrJ6S7cHJgK
9rh/nbnUBja80kuJA7BgiP4IhuPcdpGJZfkCL74VX3If6abZsoXVwDM8QrXSr0tS2YRs60k2EOpN
Fp+5KGhWGRUiHdy+vnFyMtO43waAEwcYccFkydhtlk+40B1GvwXJtrLzTwGeRWoH2AkF8HQwMRsD
TdyIWDfOzMgP9392j3k4jHTEQQaC0S07CuuHqbrh2cX0CK5FPpprF9qz9mGNYaUXLCOSa8qRuPFw
sF9aicqgixqcHyDsFW5XGxkJgVzLqElE/frZsmRhrJ+THogKB5Cr2AKK3IvXuVDd3NIYhtsEM0pj
adwPtcAcHnjmi1yYhZNKQZwlf/PeDmsl7/AngcvdEiqmeV3Qaoi6FCeys3bQbunKo7NIAYC1+8iT
rgGuDJTeeiewIXlGUrFI4rjazW6/MVvHDuJb4JbLbCRZfA+IOZ8uKUjHspiZCw/tuyaZcYarTR/R
Sjrf9P54hYg+6kYERuItsxPiq73nGIPoiCwo0Y2bXpXMLY5kgDh5pjsy6OhihYNKh0n4kc+zLBfd
gs/wk+UDWCJcPSV3Mrbpi7qIuvCA90vLD5lBee1AIK8pDjJnfLhr/JYtF19/2pOE8FplLFosyFAH
36/3be2yHcwQp1ZS5Ukj/7erxoTUXGKZrggr6iiV0swAyfY1APiPEnkE7g19cZ/A+qRHw7OArUSx
uGU03UcewsyYlmUKsawbvrregtspl6ouXRTS0lH1XqACMzfMjPifQtaIwdYq04PvuBVOxWnfKLif
ZXt/ifYxeYC+9UYFKLcWzip+DclyJUZpGTZp/4x+ULwno61lARRW9P8PX2NikrxXCXpfg9QL5Nm2
d3t8rmASM6k512G4IIAnfjQ3FIkgxE5YDntRgR066z5NTrNADww4i55BCwUkD2pXLeN+JhCRHiLx
J4C7BgxOCUmZQBVo5pVZTU7hHLvN4DyM+3cePLfpTtIlYNXg+9Qa4oTIHZvLcG+DA1hERqdtfYou
LY/N72Jcp+1SegN5Xxrgf5KCE1xSF7kETaODjcqvJcGdFYmSdAcOsYgLFG8BFuAK8tkFYMUP0BxK
QyNfFz2olbz4D/1EBMpyoUSYgGTch/8UMkSb+Ij1hpVET6//PWhdCTUGTi42akgMYN97dL8f4mAs
46eRO9DeVbdvhB56uuqS14uC5KlqpPPy3wiaGb8zsX360P8xoN+j0aNESSSQt6oo97BmN7EVw5/B
OFFUp0KZPSDEz188+rADtzFssDYYKeLrO5HfBUihvSd5hvmlEOpiPULXu0SG7Ygy3koDuA+KsckC
QnDIIJ+UHo7776S7iPMsVhLklhh4uOaliWQnsanyVRqz7rwaon+ueiDaZaFma/aNSMH0pyaF7zng
X8OXSnFh2cxKKbwT6fq3iF+AFjan8nOgIQrwUQyAwROQEVcjySBVODJftKubHbSpk0Xpe6uoX3RA
pwHRn0lmDsyHgF7SA9nL6PwS6EVkQr8JxISTPTH5jiJGIZba7qzUDPLwxHO17L9k23b5Y+aplEj2
tyxpyP5miP0Jfyj6VcQk7wAp6YRz49xlxw5HH9I6ci7O5lJBZKD7uPHAD9elP+1GA+t5bnxuTlqX
Dd4QiKvIQ/PC5KjHtiPiLVE0dKdMOifkIea0GOQ+00+YIdUUvWREKkRmEDHxqpvoWI2BsBl1PWqL
Xu64ZqgvG3YXJ8GxN19aNxHpIXrrzW0SSewyDF9V19kdirVa4A6+ycMC0qa2rS0ipwEc68+E7rLC
oSJFAOKWgIAG7fK5Hbu193qJWKnH4QfVtaDhkPApSuNI1dvnxrIn8RXPJbgVMQcBxp4GV4ZN9IXd
C04cGkajc4T7u0zaPnty+Qs69laT2+8ZMDFXtXlgJTzatqk0l4fYv2MUIqt29SyWeyjTHq1Oo4uK
OShX6gAofrx6kLc/UZ8/4ew+WLupztb+nK1jUJ6qm6/azOpODBVgyJMzHAPrZlnp9DLehVaqZApC
DYnfFDEI7Ga3kB6loYmh8aX5A/rnPT67PS9akF9P6yRRFh0d5jclTveiw+EBxGAUtnmvTamrV5N6
eX2cFRy/GypCFMipebcUdFvp7Oa9mqF2tdSQRLA7RgLsUQXEU1n2nZ3hft+ovkzE7ixlD8lRmCCK
UsfSTNZ9orBwdFF+/cTcMWxN8P4LPzba982EM7lbMZBthjjBHErf5XrJdIgZvHaaBrRaOwo60PnQ
aZJV+a+ty3i4hug7pqB0XLhhilX3d+TSoRyGQQrdFtgfBfEEgzTe2y4uY7wJ1BQxYfEFj/f4NhBH
12jbymQxOur6WD+l7mgd36R31f3d+5W5ZOfJZ1tLZg+8c4OIUFJ6FUJBVTK6qd8sAb/yT5kso6+e
DvTlKBCWKozZy6gkDoA4zH/l7/x/+00iTFm3c7bVoWSAjB2CE2GaHF2HmdiGOpYg2GL9UvjFgsR1
FFi4UQxaPfYGEtBMRyjOqJXwQoUA3z+jTxQc82CxdpSJ9ckj+s4cfQK7aAgYdTZPfqqdKiKQO27y
cCgaum7Hkb44jF7jciJsSVWQC0st/LbXqJptFMdgTYPb6KzdcJ8kPjcywIp2X0MhHm+4fl6GcjMc
49OX6ppWFN5Q/zQ4vM4MBkKK/Z0Si278ui9N10W8tKz5kvKcIo4TzsRVIJ5/GD2msM0bxOqy9Wh8
FYeAXU8ZXTwEVG+kcPOMh65tFFeEvK60QkiGkXxGM3z2CccwIZo8ncxqr1vJqb862tncrbxMVOuq
UniqMzkkEuAgZOwy4mJbTvTUpq95Ms5pRgJOMEgsTeWW00jtpVu5AhRRRpAP7zJ0IaFvYZo/sjEl
1abMShcX2Qzspapte5OF5y9Hn8v/SowEjzudGUy3B+rADQdguwuVoVPxCYn7PysuToHoviULNJ3E
vCqHF4Iinz+KCERPUC903jcEmSnBqou9CWvuX91lXjlymkKsZT6tEC8DkCJcUGrMJjFjfP92qobk
9Ls2KhkFWJEaMbZo5hXBWTBPNkwdeqp3dNTRUFIFRI1vb2spVh2x2lQh6SwTE0EQIllRuILc7+kM
cB3k07u9VZqJnKatUAIjoD0XiBCLWbEcRX6UxwDybVSNicG25w87RUrVLbhQiQvYwGQspRCXy5OP
4LXpT83D9s0jLkagokR0DKXvUm9oTXfYWjrQZrHV0RAsTiRvztpWosZN45B4nlxG5zN7zrZP/FIo
lOT+Nv1M8KJmoYpiGtysayqfLJ7qhsLPi6zrWMol7B9IHcNd8fWJRfJUj2O5EjM4u9S7XZWcdG3g
fCHjA5DGoM7cRAGT6pUyFct3qGIbyWTOciNyy5kd++qBkUQWW2pETWPBWWm7FjARMjAMvcAiPq4g
c+8Hqt3nwnfOOpaN9XYnwQsI9WynKV5D5bn+yvxgXCVbQR3JLWxSopgWxyZu+mjIaXI9VIMEsAe8
pzre420OMHI5j/h/JSqwqTEe3VGoVQsYjThEB8WOPpEBSszJv1soTdsUsYgNK65+GNZUPSpSi58s
46lBab11MjK/qslQvfDd4yAJp7GrFkajoQkTxBK5vEmTkxy/HFsp7XWM6mCYqKHbBj4E+3GotCFs
+x2IXPhFpsEkZ5IKSyHZsTjPYLP1n7MUWYJEtDziIXTB2DNI/EaGMQlCySDdDtWUoDp5U0lkpLUt
O5dUOIN+vmgaASBx6YfE1XdMzOXZwqAt54iyKaW+hiO0osRDrfZdtFpa5EyKH9fiLgKw45vqGQmn
cl5gh+gBTGTQb4r2B3S67/wdME8+5h857ty+xdKlO24SVrtI7cNC08Iy5cEj04oSi9QmQfgA+7d5
sGk3TW48mfCIYk17f8eO4Sr2VoSklgEKIKuldL4Jv11syuLaPAya4Luq6xQZMt2QnIN7CMzwnO08
SF8ePm2Ooa3q6wF4e5GIzsjYtu0O/G1nhV2vMzqkxhjpwlCOELFOiQEzw/FkfnGoRZU4LKFS9/YU
cvENkGli86JfxGA83W8Uqh1IOQu1m2HmE8XZOEABXRDWOlKXbXSjNx8kYzQShJ0t0CHYX4SW47VI
U9cVLr5fB87/WbOGvKPxN4RxCdwtKgJlROo4ehwhRCt0Ex9m2CW0ZrBGeT8pDg7jBlzUutnvTbxS
cAHDPd82XTtUgSJfuXSyGVu4XYPY58DEeo38w3vovLI2WSNtvhxv+nvsJaHVP2sjXLpxWQTYnsjE
zqkkQnsTufp+BrI4KQySCNgTUcu2QYWye1LrvPez62sizHCuPT/E2uB2xE7SjKfMwOz7NAdoUKqe
gW4eD4d/bOpFPSuhFvtd6mw43a7inCzYBiXoQjQCdmqFTg5GBVMG/sWZZ7qiNsKEAUlHp6/K/eN1
tbO+lyjX/dGwraauUk9/uLMiyvSlIXCFNE7tmyAG/FjvDRrPB1dxQNL9IjTMIRhxywesXiRrro5K
wSEUsviB8hOBNMDnoZXFqGON4oETYxh982fEJAk9d5LBRjT7SuMAIsBQqi/+zTj3uD44rgzHj5Js
H/jC4VDoPBJnOZVA4cVL2OSve0WAkOcOw8pQOI0tzyURE+AV3NQ+wjqGCrpqBFCc3fbMzK047bwj
sCW396qjghRI2Vlk7B0T1GE6+LrG5ZokIhdWBJnOqC/4s0vGQYTVnznonTQI1Lbu1Rx4b+yGKNPC
BaM8F5JkH7rlzTNW8zZ9LpxB5MsJdwIE7xMRH12IeN4wWNfyVb67agS/ALN7+dYMUBDdFUe2+sQ/
8G9rDGHW3Xotg3fC80wXIum8gBwiMzsBUEmSSTAAIYeRfugsg6ZnpzJCZ3yYIFKzKix6Q2+gu/Bw
XSGBCxO+HGKNQqaUwz3Yl4ZGi71kLHVBYKRw1bwj79T0qavjlZ2DtSDdsRTQut5POYAqyKp34ahK
poGOsDhIfnbG6x12sMg6tBozYNGOHWqUImgsLQWN9vm/9Umy+cHzf1VKldWVl03+uu+EPwa1jCem
BeIn/TF/lHqupSC/91iOcVXFD4D1AuW+BdNKNl2qbi4jpnhgC+qHPZQGG5wl8bYY9eihflUHcJbW
ZMwkMuPARF44lFbi993y6xbajlo3E3d58PHfurRa3Zo/Xq8hQ+nltFkJf3B0DqoQTMF1dQNgzCFb
nvUVcqLeJCWbdF8UNdrseoLgvfMK20RjRpusKKi8ZOG0u9BZ836gij3RTAWNpHXFprBTU/si9s3H
xESpK70RoX2cddG3UZ2BZNejfQr3Kkea5TMdFjQ1vgR6KQo97Ah9daJF+FQ3ZC2nw2gKJu/TFhn+
ay1GQ4Vq3DcYlZ0rNLCnHnT51cL8QvGpK8UzPh3gPQoMvBbH3JY48Yc/5S439nsZzOjYvY4M9kuV
2EjnR2BHjNeIy9WXTaCWaVV55mbZbnNLk0rR1vUxfNIVjUSfaXtQy02Sdi2sneRAoFYBq/Ar9tAn
9C9O498uQnfaA55yp4Tj6TeTlMEefluQ5ixUcNLUhROcwSVkmH/nzci2Sz2MvFHb6cMHQngCOQ8s
ZM74Ytgw+ZB1n7iNA4fIDL5YkxyVD8jXjOjyfC6ZSPitaaCOlH2fS/Y3jEPxEjLViUEROyv/DuHT
ptK1XqnKQLak8h3yp0M1D0EO8/ZYCcgO3AZyPZ23cRYylLtstuI04X6cZjA4XbHQVEKSULV3w3T/
sFmWCeiHuwnYPW3O2c1xf6LGcifRNvWMF9I1Xq4c1r0SbDsSBoMlxdpGQhqfkI3Q74CLAxEuJaa8
99dkjpe2MViyOq9VBVu5dRwBEneHR5mlZtbkYASwdkFzQWQTZydyPzXBAMthP6sDUCpU869dp331
TpAhUh7WHw6IRY9wzPTN+vwLaqGxiCijqS542DdoHaqxpEZE6pnzfwRIEieuRCRh4Mafz6GH4A4U
U0i8vza3FO1K0to3ODN2iaHZd4I0/Cc7RmYBs5H1F1HiIthfcHFhsIVfIw5AEB3aYmvHQWICHLK9
h8aTdZHBXe4hTrN+zfWa0IwAH30gXSZFGFYX78P4vcstwO7pWA9843NKwecWq+bZyocA4idQ8YwC
o/JLNdJM+yXaMo/w90p0P5ZzJrkgsfuNulbJbJ3DCWj8P17nJILHfiO+/q7r2M/CYZNHWCMpgNXz
jvCJoxtfeqzGXTba0btCFud8Cq22O9NnPlZsniSsjcdg7Sa7QujUOic6ZFoOMs726WWjqybGD9F8
SHSmWxeTxbccz+eL7YnsIiLFjPIk6I8gzlkQlmoU6XhzCViFuu+C19BstGtvDHIz8Pkktx/rX94E
9vFDQfzKYZrj4Rvt1/rsqvgFZu9GYudMZMLrhDcJRjKxxRqD42WAwZZqBvGnL/xfr8DYm6FoGjp2
fLhcI58V3f2Rb5NHuGn7ZN63TBJGEYuIREPQ6yeHjSW2DsjCouCjqBC5EL2H7latePM32qEGFj/b
OlD1ZH52NkkufbTpMJgZR0hKWyvTS2gw/nOm8MTIcxOfEt5UkN4Yqpf6WbpVyHQJYENGbCTLXQXj
UBYVk8NWXJ3japPTYYWXxuY7pw2lRLHM4tchrzJEJ5Bjuw9PX3DITiSlPaT4bPcRxldLndRAt8PZ
SC2eqyvmtIXIxKWhhtmXrLr8d90j/uh95Idwiyo5xN5WU8FNBoi0fu/qhI7MgecoBiTfj4+yhwMl
21h0Eb0KhMerNOgAeAJ0QX5uRCvLOmV2I6Xk9aCt/L4QhfLRjiXlNeElirXK3t0IvX101MCV8S7x
Y+N2Mh/lXW+XEuBPFBw1xiOf0QkqvIiNLZBnhuF23O8xSlB2nMtkq5Q86uWzaxOlztoiqpMDi7XV
7+xlR1QnO1n2120FR8A3o6Ykabph66BChD3Ix0TqhgA65GawjjRuRvIqknBRpv1Cd157mXfuMrbQ
pYL11Oxi8wBC5+ompM37VfYHp6tCSTo5r77gheIAWcJLAG4j8KC8lzeaWscXlh57HSxDHPtZPw0u
L4lbnZFfBzX5KIVxdKB2EGOaHgnGwqkkkr9Y7f7DP3CVFO+s1sP011MdwlShhjmeFLj05pY/838S
5BXOvjdZt/9n/ALPCQeLt2jlZhr6+3CVX+I5Bz51JNLUp9cRE5IZrBiJf+fSH0dwlZwkAsqXiic7
CYehjgWN6DXD9RnF1t5hO1DMrS9kPDjQvMmMN9upGul1ljCS+JXfobqnUlxpx6BPKQxTk9DFatVN
Fdj+JJayBirgfXZBLlQJeg4oHZdQM58Lu7FvPTOc19xOdYRcq7ihRIizeSfNXdyPs4lWiGKkwp0x
xFYX+KiWjmibhKSy6QM/5cyq0X0OcTinmXVlhWNzHbOeOS7goTRGL23Ird7qPBkmeD2ik6C2S01h
+EznwgDgGNythimphTO7gDOqPgoz7H4rKaxw5yHJ/BreCFO34cxLCYhm4qkR2xrd85EsBBbWtp/F
jDurrZkhTWwuQF3mTLtwkvcrV1vy1Sycl68taZm8nDgWL5tzMc/A/sEdzJqWBKcyELQwFNQn/MH9
VP9YNgEJS7DtVwZh8HRQNt0iTjs+gsQ22yNl/Hs0l4W8flGajL71uMGAQGu9DDfmN+/8wLEahT2b
HJk3CxrhJygb9khJ4k9E/Lss3o/GY9ekOZpRagUaGlWnYcg/boJ2P7n6+kLOhpL/O+cK3OAcUB9e
Xj+R3/dKzsmY2CicPbpTnYoIXTk0C7VwaXtFPSjNa6S21tcvY16bR5oifQH39Xz/7CuxnnQDJthc
0weIQbXTQicCaKuoq/MEZz6gO1zv1mZuTiJAx468Uxbr4w4uBhfHp+9t2jKy5Lmbbib+9y1GMuOI
8yqb6CdSOYa32/HDOYjVIEUW03PhE1tx1qQlgToRXH2eFdO7feJ2+tpghBkqllC+84MxHTdhh16w
aVh4SDxNCEaV3TuJ3H70GXxmysocvTo2QE84t6+MWR2+K+Y9Cfi4kqSH6b/FXyFoV5OK7jEQXucU
NGxC5AIcSbR1CA+y25G46ctZWBj7n1zSYEctLSBIiyZ30e0pWxidCTmpDVyI81QYsqIf2g/Jl+32
nmTqgw8oBBeedbb9CDV+hN3erzZzWuMaTvtGBsM1+c1YibmBezDZS7MdSllfZn+1jS+Jv4qpCbRZ
UYh0LIWIfZWjW1Mb2qMjiduh8zagBRtju4utpj6/4mD/X9v/NJDQ6lKUsZP6p73mt/swQP5OsWxB
RYcRTR4CVu6DiG7hFUXhj2pxg30i/aUXfxmLbSDphY1YaJw87mWRauyW+/Hus2+jNHDxrC6Qi6ok
ZKwSINiPWaszcUmR4SfVfw+uKVTfXAZGIOA0fk/ZlgKv7RHkMVo3k1P3CREA9qmMk96rmF8aoPOB
NKXGJ3gi6dgRWcByMILQJ4iP/uACVs+g6NnXG3S7kJZ+xhJS1tMEDpanO/+s8ozzUwD/87D80u+Y
qOugx9A5TvTGXViMBxB4Z8teRmDUvXfeBnrLb1vks/b6IhGkQkqyrX0ZPGq+gLBVk0z1KIUQ45AU
21J/yWxERO4Tpr32iY9zsfzqo3zd9YmYdz9yMf8az3npj/sc49tbykAladYXo+f7FGlz72IZQWjA
stQbXUMaQTMxLq5sMW8I1MMaC7MKIwWruYJHMBl6ZZ/0rZzFzCH3FKFuXX/f6614Bsh4n3qgR/oH
P7w8sFBYCEZHGaYa8gVno4ZA8Z5YhZ0bfavIB8CM+GVCBe7iXyeBTckj0AdbKOIBridIF9gpKurs
1ZG6CuWciOmX6UMx8BWvNj7dCoUtURVdGYILzWjuQmXvNwf7eHy/m6C/wajp82nE7gMmNmP4aydM
P2BkZgMsMToTq1KJ6wpXKC0kCkbgt9pWkJFkH/MAp8Oa78uTHQqYuNK6MWLa/fN03gF8yr668yuN
aJs8HaNbi3VMqGBNJDCgBMfv8r2soNAoKx21sPsf5ps300JaLvGpgA0nOsKXr2H24NKLwkZ/5+tQ
Uc+P9glPpEbVDqVgCIAuzYXSMlP7Rsrf01vguoow2bFo7sF8c0nvHKLs6I4cpVSH7KXskSeGhsxP
M3BKmbjPeIhi15U38HQPtse0K7YUDt+N78zhhRwQCU8R64dnJ8qAhSya0kEReVAy2zYbzJb/0DdH
3hnN59ROGS/EwBQ5gLgJMm9AyBjdD2E0uiUgLcb0gAMUF53QI7VoohUHw75Ac+uXsca648QL71SH
699fxaeVf6gmuFJq4ck+1dmXROU6nDL8zQH/809Y8mnLRstkxNlnJ3cxYZ2TIjRRqoO+YtzAVvmH
WdHcjej+ax0t0RICze2HXNSq8KL3co3fZS/QSPWBepQou84ZYP+KIhrr/5h/1l9vvKhqVYDs07K1
HWcswa6q1cRRhQES+31HWJ+4gTqD+l5hAgt8/d1YHSLoEo789BcDoG4yFkABsaMFjPY1OQmI8Ons
KII5z3hPWkwQvw/rBAWH/qdpP4U/q3gkObEs8/HFRiv7MQT6s06G8buLqtlk50fqcTLcDyQvj10Y
4KhknpKl4Q+OEpNnT6e/Ox4M13UkciVd6YCWl1+AtJtUWrvRpPiWs6blYZZgFT3QWFusgdna8aHA
mjjA++DY5pXOXSCv/suFohGJv2uloi/XNzx15QLCZvYN+DOHtZDzaouJG0FSMNUCUbFRJFKy4EHj
evI6opH7ybhuJy/KlV3swhjGseOD4KPngpmaY5VHV4xoXNiTUdBaHejEETYG6r3HYlDdtWPssuzl
oKh/r+8ysgO1FyVEFuZviYUlOk6VNI698c6VPxrJiftZQ98uAA6YGJNv8S/Azl/r5NYKFQP8gnve
ksRcQukleS+S8EptEYGiBib9MccjIbnp5JdpaALtvOXz2Lk233vafdJ26CFVS8Bd+qUvmycOe2Bu
D+H+6ziBZHyfF6Rs/+Cp4n0vD6qXF7ZltLWGOAOUK3uM4ZMS6sQcz9MUyLCNH82jE2avvxoMNQZE
M45fGYXcPzri3Ed9JJOLOFpshEJZ+vkZboH088PyvStmPFK75oqTR2lfPC0/6IsVodoov8TUm245
iwA4jjOGu1XzgjUxtKE8szxvMOt27lLbzSeufS/5B4mN40sru90TOn4YaUJXkRiugWrr74go4Zd4
EzghwTqcNPuaHIJX5emq2tAS5Cv2CVRti6uHbQrcWrKMfR+Z7PsR9bpAZioCOaSgyf7gqKNvelBL
fgV/HYoxxNdfufdRu4z5gyo8ikDphXINHN49BWFZSJj7pSXY1baNIOZT9OpPPlKL+ToCplm3Ij8w
tMMnwkLMA2QP7cexTKm32+jN8L1l2xLPaNnbjfgZ/NCuBOehuOXNsB8kku/RKTiSnE1TuiR53EUk
QNBihE12Y6hkj/3aNqwkvyrSQIXaLwly39YDDC0HYET6GwXxAHhiVIdJyfT19vmUP8SemxSEBSBR
DjF0XP70CBb2KeHaYLUjIXL7aLqCyPwoAxZ1k4zvF3E37E936LrKnc9BshSqhwGDvImM8+JaXo7w
i6tRcUn5cEfxo4rjSg9rnwR9W3eIvnFxHXww7UUiouvM6MwJ8xypQjUpYyGtIylwvnClYB1uxFZb
Ziap92U6wgjNSKoJ0B4k6bJuSkUs7xHG//mciGuXrPe+NHcKq9LL7vraIsZh14n6RRdi1wV08JQi
qFWYBYZKVYIsvatkj9MimkT+kwIm1zZpayS//bRfwAcUUISYAAvKkTZnVU2T4DyQmq3KXHpeMaz+
m7vWEPq+MIkBwbbEr3N+OD/aiVbG7wD0DibkfVrvOcJfLtSlzZwPVc487utggEOLDlGhg0gCR7K2
DMidLA7HHOsJhxfFZu/2iDnRXBcHJ/mxxAy4A/HnhllflIdLBkGhQepVAO3VWQfDAFqHweMxd9wL
jQvf9ddPTQdBwEAp2rHwTYDxeDUBAFIiWThLsuxQmQQrLB4JcQKi3D+86LJVqaHaT8Q/HC5V15W8
uk80bPcB4VOG6eJx2Cx3iFR/ICM8uC3prrJ78/kEi1kUHxg15ILQ2z13KFEX9OoDzFvD3yzjlJV/
Hd6EtGlsxO0Y42OoD37boEIcw6iRdNp7f1PsbfxZ2UKuebbwcGHFMVyKQabDOW9raOfWXSlcBrx8
g+QnI1x8Rzp0scmltsBf00O1TuU/yZMhtEoWns24dHR8H7xcqk6+a4oy6H8+vtiiRPQAfctMm6jM
J/ZPykJYlgWJKDeRp9tbYdPHOJcLK590IMthJjGuOoopbuFtF+MYB3OT/GDKWfVA7GWmnVSDz0kP
jBIEEE8Qxxkd3pwxIee5cmKV3e+bUjiSsAFFR4PmdoOfcZ947yEvsM3B3FUc5aiGfNzaKuOXXbNW
UlzaUcYMObE0XnWVOSwJ23r62U9nqzThc1VBvTwgs4Cb176ijJbgYNbXYvGW1J53oYJY8t/kYFLL
VeKEl1kJSHxiw95/VUT1nBvOAxRYWkYr4fk68d+Wc221I95P4U6qfMP1FJU0q2Xqi7n/RRk5w2K9
TS8Bjg10KK+4RNjKAYNPmxDUTmiO+B4HEEFHj1/PMsBH1a/ZOeXPMHFFgnGK3pOmmu+UUscvJWPm
7GlOA7JUzooy96KV1EoOx5rwr5lgFeOiDUZdQSL3H2g5y469mCUz6LzrrRLUg+/ujQiIJWlQJ+LB
Xtemf+A02k5pkfIwEJkGWGgF2ody64Y+wdDILJ8NTDk42xjIj3MdW9irbmkpKUf6YPbC4b0U9diy
+DjhvBbkMRRNFIYPPtB8vGREcN8/p6NyiXoSItS+a9j1JZQuimsq/fIQam0VdJhtlIkv3z5ALsYy
8sRdqHDSirvBQebjp7XLEWdK97oNYOnY+TGXbG286HPFnUSJUZso5lDhYqeK5hqbLFbprSsMgpVz
Y5e+5X4+3BXUkLRbomIVo9NeYCr/sjLwmjYpflyyzpnyxih+Wv7JRCBsTK3zTvaH5nINy3iF1Hdm
zRGW0vZNY11xztKMW5IIOaCYH6GdKumxtwHLllKC3So0nhd/ncs5MjUH5HnkIloS01My3G5jlxkY
mskTIF9ewnggsW5FlyfbGKcXKrhra9fN4uLV2yZtFQBdG6GYivvJZfJPNWgKWBjz7Kpn/2R9sGdr
UPUm4GCIK4+VFvSaLV6W0VQIyMv0+wus8ztTk+8jyxX/j+ICSlQV0ukIAtXv/x6KBVNsxDbRSf8X
uuDmpQB0fY1zuR0iC8dENOTw7CrHe27zYvuHjGhYMyH9rSzKdwnKMB28Mu/ZAbtxzgeNMcqBS5GF
TEeJ4sizIOQERj77usRS7GSU7KHF3d8j+SVA2Of3gnYaKNxOxSsd1VMnz755v8rsmmOVWCo8hKL3
oL7BfqZMKRr8gLy/z/XCaG8dq7srnP703VKSUqO3Wjme0lb13UusLEvBRGFn2J2/pxyHavvdklAd
k4dsgWtLDgRW3TL+B0kn1ACu+7Pnk3fRVCzIokuAAosUACVCphVPevnnywb6YtYX1ekv+1MKDUlR
9yBRerdSb1EmPVB2GR77zWvA75fWiDKXRtw6qofA0Upu7yf9Vb8OyrytpSvjxAVzH1SawX/79IQv
sq7bCVtW8ICFEO7OXSQ3qDL6G80MwuGX1SmmJOZylscFS8JE72aeGjkYRWrf5XPVkl0iWjAl/ZLp
yLx0tiU9kJ9X5liYbh7tIA7+IOcvkPBlh6qncnxzZXNRsQYRfpTuB9V7eP2VRtUslWcOm3jZqXkK
gnAHNU09Bug/tlS8DLTVFc0ccDjMUnr5mQeccci/Grbp93HsJxeSh/iGpKi8SUQCqLhgg8d+4GNA
yO90SOmD8EttpGiZEqBIyEXotr+r40S0ERsfGr/d3JMOxbHAR37z3OV6kWQ3vWy149RgFaazawp1
A7tnYfTeG3LQfI4Yxy2ZKpuyWJefShgA+VS135MkcXlyY4Rwvgyr9M0l7JC57lZPohnHg+303XEk
lq1AA+A7yPz6xZrZdkmDHILxsLlm2fMbA04kcWACZbHIhwasPoDYmXG3ge/7NRNrUtzzXxdxKgh+
reXsK6MJtLxJGkwufN/aBrbcYkEhAiXm3DjhpjMfgZvyDIvJ2dB0xsf7sEXMtN0taXdaLhflpAh9
kH15aNFenNFi6t/eWEW49xK1k6Z+Ua947uLcCrqX7tT2rzTmP1+v1BNNO5xRzgPXFqM3vHKCytbf
cxA4dgcIiW7CQavLNof89yYXNVOmZPkq/rx98ICSp5Ob4IvvoCgvc4Z13SlAgG5St4IY7jJ07Saa
LPk51JM3JXmjpUkNk6d4n4WgLZFQsobnCT/iKPoIY28hexDh5DFnr1z6NRa1nQA+3YrslO/gFEDq
A2k23raB/f2+B9kxcpjboOBMb2cDu8fjued4ZTVTJJ51SqPC7Yc0t15r9lOHuwq3KEq7WV6OqS2G
CIYAmlgfsVYedPjyeyW6HDJorluNc+C/qMg9zKromJiwzFZ16pyCFiwgNjHiDnYg/wO8MTcU5t0x
jsBVROkrVA6UCDvrRmX5go4iY3UQw1Podnu2qxWzQ8fmSfccF+thXAXWxz6IuwCU5tr6bIuZ+bnQ
a3NwPhgRyAZ3OMoQJFKa5/blgOLDCY/27jrzyirLU1lgybVtcQFoKHmViLS2DcVHwFShZRJqP3Ps
OHty9TLi7z4cj9xqoVfVteOaSR/li8BthqQTkmPk8a4x4vxEFNlqHEtcrsJqPT0wynFSpt/AJmI7
BXX5gKVtzN+rlsCqx09Xi7SZqDDB8WYQWMBCkYrvT+eXKOqKbxMjSWCcyQuJIV0NJawfwLh9IRhW
6jltJLmU5GiBn03jqwTS6TvUEfUfeb4CR7wA7mYh6v+Jqyi09LFSp53SLsUdw7QQF652ysrPtQJY
jQRFnIy5F/V6LRPX/7iynQhnm1OrcuCAAndMDiV74KZjJCPBbw6q0RBVHBVWZzmTOmNEdPi7Z9f9
cz0d2SNm8Q4b0xrmrCJRTuxA/PwJDG9/AofQCr8yMUqd6g+NEgiltqexaDc56mXk+S7kEI0TSkHC
GtTHf0vD82Q0QdumfionXibNgQ9rCEpROElNEIgBOwWHAVCBMConbh9Jvn6nCSnOGI23ycDVADl6
QRALfEPT1p5FgAfbVCsQFnnv3stWqvb2vBF21ic3PHydnv5AnURsX0VryWCVrXE1xEhA5FX/OzU7
HI8/uVzEew1o9NEi1dRhhLw7P3AXq3TtonqhgX50pODyOpKuexS611zUjL9j/X7yfatu1/i8PjzR
glYNtPJ5L+D2EZCblg69EY/KPwH6nHYy2iGWeS0uw0++C1wcjSCbnznu72xoxsLQZyIkecGZyYPT
YABvUSPPun8dXQO6TfNtJ7I2EHZEmawVUcG3zY4cRgph9sKb3NuBZcIqLYo/VFeJCCjV84BQfKrC
+5OLBebn8X8jwsxpK+J1QG25knMwj6wPDORlcKGgg7fWcPjNqw2DkAgFqtA2g+p/75Pme/8LrnyB
g4WBKwvTEH/P46exhjc8LEaFrpZMSaC/Qf2A9jwdUPup4vmR9sGX/2UhzdGH6G4YI/g7kblzWOCM
EVGiPaRyvOo+78js9N8JhGFGliXX2ylbaOGAAAUVx4A2rvUbpteaBspePYYCHVn4sxZhBS9qRSFa
qgZeKMib2KX7W5I78wz2pQD/X7ldvLId8X/Hn96nefFUXyAI7h5i0MzJqgxR6feCLUjbfFyZ+axg
3FEqBSTMfYrWF1+qpws3jrLV1QC8lM3GxBAID3b+OMj7VFxb6TSHjRMPFJQGQSxI/Yi2NYOkVuSj
FVUUo6Hs+Tl9+JSIF9vBrKxkjrmaMhw0j/aPm6iyIsZuZu3Sl+itMPSaZked4Z1sWHdOfrsDfXGP
/kdqsHxt/JeKWLmMdFvDd4qaflYKC9RsacHu5u0Z0xyG/m5oNvew3wcnfbdSxoNbuxi+/sFsKFlx
NIBwY59dhuPuEo5Lt4p5NhxnGfbmzQSGS3l1k9ZlEu0TbhBK7iO4PG56A0j5A5gLyMIwEJVCtVHQ
i+1n1FN3l5FH65S8NquyOCKVKCb/yml5tsklCZcfSpSRwq1Z1bPI94U1tOEOJcQ2VsCX87PNmwoJ
7y4lizsrk/LxLttQqN5RRXSLSFFISpKfOnlg0XsObtrfBZhQhAJZNafLatXNhGdJwVMo1L+DtjE+
AvYliHcjlBuCVuTBh3h5NXrT2ryJzfFV5jZk0bhPDNCX32y54YyLDnvJy+FlvRKr2t/TcmdzEGCu
XwZ68Pb3eKHtIzos+jgymXrgoHJ+gqgMO7UJLH5LTj94eYX0albNjwuVjKdMs0ah/QzBmRC1afDl
PK1I25BqJHV2blMOSVTpeos0+Bxx86jiI7mrJmo3+6zQRkJRrEstiVsZ7+hQOS/5rBFkz9e+sXfu
21JoNUzf86fBT7CJq2URG7PVi8L3hWozCxz47l0dFBg4TAPFZGfpCYTGs6FaUaEYjefRyJaBX95w
orDgwnT/xQ+l9mX1eZnohPv4A4QlQ0rqnli4QKtFfNFLjA4Y8HAjGvLrDHt17UkiYy4hIoexnXrr
lbkaJNo7NaoS9Peshp8tB6kYvcvQ9D7k5Oc9Y+YvIkWWbj4kWkCSpvuE6nrhpeTPza+Xu1DnbQzt
M2FK/Zkdw7rQWgHUJvKiQ1KkMM7xvvIhtiBNnrHoUjNRc37C4ZGdmko3bI8bdTxaqe5xEynHb4aS
VjtLWwLinuot9C7kIk97QHcONpWhzuP6HCizNMNL8m2X7JSaf3zEPZpNh3gSzAlAhP4J92fe5DDB
QMIKA2ihlsT88h0MMbz/AxRkZkexvFpWX+Lb3bpBlcUTVCIbxgoqDmU0aTctLDERG3v7VwZQi/N6
/dT4/MPAbvGfRc65phhbkMKzAkGXDGk8sBh4ANqUJymjr6wCYRfXk/1Ovkrz00nkp0z+pIKDipCH
5g5zYxHXkJGh2sMc+EPqWyQ04ZID1Z9A/c+YXp/Uf7Y6x1dfcKxonqCMd5ecgqb6d0JXO3u715Dt
7kVCqT3rk3Bgk+yAHdRw7mHTvOWl7K8GzwkxftjkksIUCSo+Ue72ZCtL0kF7TJdFVHEdCt0KwgzS
aB+xNdDwBln40BbzwUhlf8DIDImNUyLIe6cWTzlTtEAcC7dCU2TxkQCu9MtJq0xUbvdKuDbXs7z/
1uKlH5MfT2Eq1SrzSA5Gk79O32NVr/k1mjhg7OvVD0cggS00kJDHGJsYLDZ+Iuy/Y5fBO7U21u3h
1BJz0MKLg3EmqAH2u14s1k4bDk2MvhZPCS293mf7bbHdfZQmB/5J0LGrec7ML9dH/tF3IRV/98/Z
kD2TUrKoJsDPEttjoWBx6qTXTs9pUkuLfg+XPquC+cMfpl/EbiSFaCZ0hyh+cVQCXVSigY+gmdGC
bYuNVgSM0DUvfZifMJRnt6VsorCpLIfI3iLgoA0dmhM3dNaA3EPdXoX+QQSx/VEgoI4Rx0zuNLMg
lVB6DU6sGG/WDJGuq8tq/utaXuAKiLj9rIw/qw7P3nX9MHauPXA8EhvjOHvaMQ1MiCaCXYkkA02X
uh6fBVdlnDe9DsHoECsYLJsj4o58sleap9RwyvSejlRyqe1iKwuEAa1gxl1FUV+og696Py4XTq/N
3Nm82hx75hC9BrjKDhWiHBx6iXbI1PxIiYaGBoNnlKdbPkLmM+Osi6cBEzIiVZoEW9M8C55Bs1+x
cy0xy8IcFKRa9c4JA9MYfaMA1rcTqQnoUsyFI4SQ96nTurEYib/5jEofnXc7obfPCWaY4ntNeMBE
R4xNT6mAsIWyTsFCIYl8LasiXMO3wTLOblJuoypFqleLom7JTppmVS0jkLR/FCGLiftCY+iRxANu
YVQwITL1OBG7Wag4DcKMWSilsZArGDltG8vLDm//ucPhEp4tieOCsC7QJWGF06hWAXF1pqP3vp2z
FRvTt+ZHVG9+AphbrG6HTsf36quHiIYNoVXOyijdk3VFCcfiCbpsi0toRmLrA806VZneKI9I7C3z
ir5hZs/Z0l/JAv18sa/u1Ebbsw+8ntc4i0+s/xFA5WMuCp0J3QCvoYxdUIMmOHlrH+o+1vUBCyGa
Lg4sfZMQpgxkueNxMhRv/xKPaCdNW+jsFFX2lpxI9sVd+3MU6hyvtmQzw5zXBaFWxRJtRWokRQMR
glA3Sw0+qMv6g8UlMrDBJZJ/DCSJmKmgz2awcsSs4zVzwgvOXvdnnFZzNAjcZaFD02YnT7etD00l
WBUfHG4BV5Z+zuAHjVWwdq2pn0DJPAbFnz34tn3c4VbgxECRoFkouwAafBrDOuTbL/DpmStwNXmB
/Df9UmGcMiRa9/kvp2Ss8o1MDTs6f0wFMiobbI37DJa3atQJQ69MJ/Bpmov84pBvBFoZZ/bE+JCd
sS4WqDA1SdGoj9H6GC9DvzdOzTreBHR/laUT7oIMyDGi6OmfGdMNP6ATV3La5ZkyqB9DzA0d2dtF
RsCr7pldl9kUMJApgk8T2FfjGOYb42sDO4Lx8EaU8BVxaCJDk7Cm/uhpicJv1+QrWvXuvqo3v5Tc
qSrHsR21CHTQPMcRCTz/Zq9XMGu7d5P6SjzpOSL5QuGF0WiyxRW/VvJyf573S5t3fQ3gjVzSAEDq
m8RD55+S8nNolDY0toFRKRoOM5vmmYtKXeR0u4+fKoTqSxMSLoPyIO9NpOp2gVhIJqmGT92ctRKJ
12Up+Ixa52NzvgM0shfdRWfv2aY0618/oEXi1tUxyYhAChHuNzx6PG2xft33HBEGzwfbKruyHlTZ
WPHBqeBLGZ93ekhIjDXFSV9PoqmbPXzaJhnbPkLQOvpaDlgbIz/8MdutMZ9VuUjnufId78/FNTOL
gm1sTy44wXUL/vhstSKImtkqGewMJiWxSoqQ2k9kS7xv1zn+3bsf7Q8FuV76ZCnXYmSaxma5/gDm
QiXVthNq+ZIig7XPx7+T2k5Njyu/Al+jDJlTLDgHQh/fTGuFO745OCpF26SlBvwLL7qW8ACFn6hJ
WNjUinWnN4r8XnZN/IuSaGDcXPDfaS+H/olqKwRrw/vV687vvlwKZfCRGxzHfEIlXUj9nddKdi9w
oKPItwBq355SJkQH6kMInM6+QoXI/nGuufMO50kyr8xFx/ii2GGwtLMJ8mMO06c4mBaKuAncH5Tm
4+atwKEO3KmgCKioeOmR4fkc4SSQnkp0bbxsyFGpRU8EE4MvDINGwr3c3HEVXgN4Wbn6OoimqGU4
ZVJzVTEA2QUUJ6qa9nVMvxMt8rJL+0WxcfkATXJ86L/+mgB170cnznBXVi8mFsckU1dEFPHGO6Bu
hL1WIIi4/JMlESVZiFokOZdGVH350ImUjw75n5j/Xg5CWDs5QbVYan87h1Ayevc1tAE9pgs173x9
z0mUgPCJHxapytG8o8o10cdHXpVEme6RQSBCnHVxls5QcEeH5toE50SDca60j0N78ovJMBnOAN/7
drzVIfJMxgmjAkW91xCC2ITtkyZJdRXQ7nzlCH07RKNjo6Ae54U+//632RBI0zDsGGJfD4KhlRbR
w17rNwNfGd6QHyPxhfF/j3fFy7R0lTYNaEh5k79AcTx7hL7Tf593SGv3nTX1vSV6BcVJRPLwiQGd
I83hktAH8csCECvosgPfs2ujnDUyQBf+5mKTj+WnhrmyqI+fJXHtvq++4N9yXWD3zfoalaojhJ+z
ZfqI81Y94/8sSTDyfVOU0bWjzqP28qhDqihesxzGVIgJhLy+505JQay6lgXLjr6pfHmzIF43bXiK
tybITaENIHD5rvkC0FN2Lx6FXvxFTM6uuRFd5cNQekt1o5yG1V0T61BRt0Fp+xFMwdL66Inak23p
A4yNZ1czpoLkEJvzIiZQzMRDx6fEuJR6kvMAymtHDkuKS/IFg1QNnrLd1G3rG0rOLa3bVCmYMsuG
BoqjSg9YTwC/GazCfSHI/+UO1iYZ3cepH0BgjqGBxhlffOSryGQ3CkGXytDToFLZ4nrpKz0NwZxw
ykEnsFHt7fSy97qHRfOweL/tuCKCMacqMYJCPjVYr4/tk8Le6N//QpWHjfeDtsr3vBPnz4FxYBxi
hGcJFUTflarZ2c0TakNVWWa94i/8QKI6D9z90/ikqJT30mUr8b/An0DkpZPtdZLRFPtz2QQ0MFHx
xwkE9n1i6VXeHPuuwvn3ddTBOos4sPsyecmgOuQdjf474OWzd8YxkS/SsDx8F5d4OLNUQLzl1tK5
dlabBKT5ATw40nrNO+/MjNdcIewWbfOYWyGejxfx8xzRynxuNSdpQxYlM5B6DrD4BAAAu2lRHoWJ
fr3U2w5lYDMJUMdhdk5ZRq8k0LJ/fE8EimvT94e5aOZaE5uja63fgeFu5z/N4xMUSxcuapIiQG17
kREM/9fc+sULfncEI8YvoVSwSelUBpjqWZR7IRHoNHPt815L+jfziuZ7KUUWRHTxGtsQ6RBg6OWJ
/8ETMpQCSK/7Fl/jkwsovSqdoTOxBtscZdknSVu1OCBfLcyHVR/GsRtVV7ann93IaHtR6CBzcBLQ
TYfvtiAmCuC7X/Avd26Lh+TorzOENvHAOYJo8OEfmra3OpfEqFsUtip4c/ZLYzhxq0zbCZ1hb9Ok
VZBuKDCTlAnQ6KkXRjOk3ZylfmmVlQ/rz4oVx8oYoviVasn9Y8a8DAh68L+83DlPIRqunWFY0jnW
4/f19BC45bbOTlIP4so+B4DR+ZTQ4zNi5IqFYXAI0nBLWQdy7N5e2tw7fU8IxtUYKT9ZWXdPgn35
wfZWGYsgtHdiY6mP0HDOUW5ILU1KGt6ruVxVN93HoJII9JTrILz5DWvSYMY0MK04vMcGiGiBWU7z
V79gn79bnoX3fmNCrV99PQl6hKzqAdeujMaCygzfqP5sTcSH/mt5Zn/f/7qaDNdYV2PbJPSuozq8
oyDkzcDnzKbcyqAg23yNhZKCNDK8IIa0hNzCOaN9e8bL6uf4fQApiBdDWe7xkqDmxoovbjfHy6HJ
MreKebDcOfrqZgR6M4pNUM05wZmgy2rzroeZCpAHI6XzME0KSXeQ6K8Etso3sdUvKak3klW30SXO
+Dvb2awntGjkk6dD8c6lRHpche80duQecdoACEf0oZOEHGEE2f3rp5x5GzUaPzIemFl0ShRrphPP
LIOQQVS+Z5dpCkNuqn94skgUefkx7CIySJqHbRgNbB2FofnA+5zaxC/sHDLM1iTKtGYM/281pJHQ
TZb0m0KcfEixagR0crvOPjBfybfDeE6l9hwPYUZFbtAB5jHbt5CapUSMr0IFOCTwMUOatlvT6jBI
JC/Qqnp5ZlQZXUc0zjp6fdz3+cdS4Kr4kiVOgJfUtyAKOjq3WlwQEyu1OKCVHTa+QyMUXC9hMQl+
8QoPJ0JwK/ALwpuBNPKHuCkY3JlSc3r7PfWmZ1GWrdAoqiPH3DID5MoeYMqu46G+aTIWSEOGk3N6
ssyLULbOoRcWz1am1VRacVTlDuw3h1LezKPZSCOhlMKqo/rtrluW7k9xOUi6/U7yRGsj6k08K8Du
xKlgiTx4cyUpL/eERAlLIt8UDy0m4xcoS++uj0k47NsJpzpqX0d++8ROq43QZ6YJL5HyCXyvo1Vn
vYAunTdcyrpBUPCwczQZSnX6qMwqoXQVSTL5rccdlzdYaKxTZ+frJBRFrMsbnw9D08C4sJRE+Cwn
jUn9ihKPBGBhW4rSHZGliJ9wvd4XWBSmk9/1hKl/0cz5mUd8+48rnha+E0S1ToJIkFrrFj3plO3G
ukl4hjZjhDOKAm8sa0vFhOXzzCCk9fb84cGXM+aT+Jmtp5JRYWmKCgJO4GV+tRImvVLsyGI3bPrn
DxDRcbk5Yxd5vYIZUxvpnilEkelswyajUeGdA8EvJ5+xsXf5yXMFOt6hyAW7L+tBNCSFd0Qwag4+
wqxd9gxECpeHuC6L33ooOwjF3MGX7gRBk/FriNvzZM8p9EAhWFZ0Nt3U83hm1yeWKW2S29hgEck0
V1IHwcFK1iA9oQ4Tl+E/VJGQz31T3/7neJr3VaP5dTJzKHkZpK6Osj4EUhad/8QviAd0CjCaR5Eq
kgGEgJpTKKZ9Lc86M3fXavmUKoxP5H9XlnsvIqYLr+6VeNIRBuKMQvgtFRb5AunodYFNjg56ZpDQ
jWBRRaT+vxl2gYmot5z0iU0Z9uxFTqYrkMyICn7Djj7SzxwamvLmEm9xrzddcDxIpu+Axssp8vxZ
j0ZXhsk3YWSN4uyFjyzSJdSFHMlvFRYhaawj390pqRFqo8+eU7rmxNUBzdV1z2/44aChNZzTZhMl
ReZGvQ6poMKmptiYeQDsmqTu96O2WRBtNN6bu1tW6v6V+6BMQF1xicI7/7kFQ6kPBTCCq+xhteoe
H8qTiGImQiHVSVxflFhL/RS88zFcqibcLDPbqvoafAv33TphHUebeT4AJsQZpP/9twKwqJsdiEYY
s6FeQXA2rWYUWv4b0p9BijY+m8J9DiunNZ5zbBxANclszhMbSeC9OtD5+TWQGNh5Xo9gr5t3zmkP
IYepmc1KzwxymZEZa9gvEHwDBRBA6qmH7awku6/nuHj9SDw48/BBOy0cIoQRzpuOC8ZFdQbWHyXo
jVpTr1BBEc3Md+fHi3c06wTBja3UvozFC1dUqk+a2bIYaE0Kt5VwvZgYRU897wGtNVEiQzQyh3Ww
BEJLT3YKV3v2g+xAq3y+JVjCbugRQGd1w164ZcGOWOCrDjII3GOmVIuHAakp22KXM9rOA2p7PSho
sABORQeCo1tiwavaCpPcnLtX5tPZS5OFB91oRKnKhA7LMG7a8PZgJTVLjOskMuFCai275gj8lGIw
4YY2EUt9EKzdlfr7+IAIDfKaeDNCyRQ6sjtSKmuqNaVn5IIrRJqFBH173mts9RPdOuNNupju3o2G
DS4KlZtQAbvl6I3Qc+j0hgLrR4fULDhq96YIk4jXeBBzsge/A1CI/pwNyh7LaCkvS6mN1Pr0/mSf
UdwoUudVQC8J32fgve3b/3xpchkl7DeAx7xPNFCidHV5IZfl051fsRdeNEO4fzEGyRc6CcoBokjF
oImmF9dqFRh1YG8oTe479TjIJ7wQVbz1q/Gi3STbbLbh6XkDFlrgcRyVvNg5xWm0ue3kTzQBTUlQ
EJ4H08lg0ImHrHU6B0H5S8NPPOn44aBm6QxERVM/YfDxo4aada3ds0uNKhi5ExjCN/NHKQK8y3pw
AdJf5cOooWVUwCrntNiVWZV5ed9mwAWpC4NO5YvMcQWgeQbvl3IzDdWwBi+b1cdc5aNd2TxPkC2U
B8oxbRYetXNK435dAdTTLM0B5hQ4JAxorUc0Hm7ey4xu7csyJCmk9wxJ/7ktQfLYw/+BJIr2vQz6
fQLTsEWHN0vZwS1ShSU02WA/DGAO1OTyOAHSRLqWVNdknmxgMf+WBDwtaiUbsVZOnHibo3cQGTRX
mxCXV9VGU8SmGtWui9r/judVe3dagznKG+hwYIRbbGeecJcI/hHXYJc6TdM3eYe38M16vP6xXWgi
dwR0A3ybkLanNdvdNoQVu0mYBUzIvqk8mj5i84TqQ3SgR9Beoe0t69QA45uOww63eJFj0ZJf66dw
VftQOet2Up4ikFOrvAuQof8xg8NraREAa5EcyWCv7o9e8v0Cm9YY47bwgwxNEjt+MOquLG9++cC+
fakl7L3ch5IIEfLBkl8D8F9TI2CzRvFIZZtlT1POJ7/sllGFig10cYSmBSCHWgKFOcJyunwbU9MQ
PgeJGtLPuiESa1fF6XooLIjNRiYSHtLKbsr728pJqCde3vxfF5giTRCH/UfkNwtgu2gWQ5z8CodP
PcdglP15p9gXM59uFIJYAF3WPnjHKuAo6Zn+44o2Fpl/SvPrQrvzdppREIf5buW9/EnsVHgsiIb+
ACYAe4hXNu/CzXHki9gAWXofp+hi6CmtwxuxO5WpcPhO2u2k0e8t3UOCgIIVjCKrWFHssIg4OjcC
HyljwmiJ0zVVsbRqWjeov1GpdDP9HWxLoMGWsFYsrpNR9N3Su02toaTB/IaSV7qIvidt8k5RKovy
iqKhw07GBVO2eS9w7r+k6UXx+RYjLujtlh9n+HVCcgccgfhFfzPp13/45tH4cxulk6+y6q++sglq
ApKh1HyPJn6qUlkKLkOeM4UUz91SEQeCoaFZhXekda4sybi/iWLIA73C4Y+cV7galyfRzfBAKAde
Ec57bibIc5vzXzb4XYgvkT4FP2QH+YtQKzPGwRRDfWrwSQv3jXBnm6VWECqV5RpSBzN7rljLHDjE
9fHeLXAkA5tcKo/YL/5vFY7DFoIhzEydRlHmyWvJ7E7ZGBiL+h0sOFuZgOa8VDYlu/JAxRe4zkmC
Yp8NVH8gQH3FW8Q4BwAjnae6U6S82/MoySizokTT3H97zsfgrPh0uPwB/sZulOV/xSifdPQGJ357
gA/Xl7IeyyvD+eNAdQIPhycSBjzaTQd3yrh/mJeyGxW/PdB/1HSMxd8bbyHieppT6n6vlcARNysf
541VsgYp7psij4H2MP9qBaAV3WZA2nw2zuKOKOdbug6JSHv7a8CvyclQx+vGsH7bmEqgROwkp0rW
7QaNo4Zv/eWzHtpnI8ejX+BBhto+aw3C6s0Uo0PBBXU+SI80vmj2fAmTVMzHI1HPaNPgbJjmjptO
871t7EElutrJhU9HmRJvXDE6OBv/PNIK+G6IhEfKHM0P9EXfzgqVtlRTeeeLM1pAOvB0yjylHdN3
Ki33d/fZcf6XOherpsmOWay6dold5SUXFhpXeKIvACU9xWs3KWVu9M8qkWWBwlHhKYvtzuEvpdhy
d9gm44xzWT3t8CexzJPNbOG7yn/vfN0Vs30olseE4ejdhgELu3rmVZuv6uXaXxT2npMSDXA8pwlI
SZpJ0zam06ZyHTtplkQExt3SQ1o09xGgDfv+oyzc8x/hBk7XU+ujxTkTofapLVFuX/Vj/nBTtT3L
WF5tthrp1W/9SL6jei6QCPLGSIif0GoRLA44YRIIecQ5Tp0EPohhLkN5onVsij1UJRHW0uTy+N8z
2rJoKZwrF1BCIIYXCtqf+sUaaSde8jJ0FkKCxvRH3lpxWSYpswvXIjAYWxibKELYLGbZiXPOHPeZ
Z+56iNVv5zhVrr6PYeUyKNcrucn36PeFjfD7uFmJKXSQmFbYRcZDo4bdITXmWGTBgLCg07+C26/q
N04qQHlvNMDg0izsnyJN8B5mNtLCcZQwEliR+4NgloP+t2ap45GBfWJjMCTJD5vySnroBT6G+v7M
jQbW2HaYojlc0xt0ol3XcLNsY2kv8DLFcWSJcAKen81UU7YoPoI2SQhONpnBMny69PqTffYnAf9i
lYLIhIHenf1Zrc6riupTsnxNgmskdXUDS0AzI5GxLhmVyZxygwbhSDZCgjTZBKsKTjQ3pOe8f+R5
0MDv8BTuS7eLJZB9xo4DPoQKRLH54+AL40n7Sf2bC3n59RHNgO4xgSXktbwJIC9tA0hWA9hh60qb
heUaZyacO24ZHawsa6OT6Mt0ih/GbPu6mYfxqhnCcB3B7Ebe5qnsuEa0nUEl0kNu0+48WBCPzpwk
E1t71iNs1WUaDQPIDAp7ex9VaVJRY/DZalQ+G7SxyKW1E+Vwk2kkRN38gvYYhIrK78yYjN7us5Fy
9lRJhq/Sbzo5c164uKxK1vJu3z8OWH5VSULc6i4QSmBBa0yVQv+0bSySoxf8Yc4VXRNHmezDDdfB
uQC1PsQsFQULNuUib6XgQ/JbXEFXgh1QwbsGLUHQFpSyMhfMVTLs3mKF1EytvCB810YqhfNSGm3s
Ygw3B07zPCB42SduBMrfmXNLeyKsh//BAheVGA8g8C+q99XBNCjHAbcFC6G3AzQNxlUfB7B08N3c
++a6xVrkNKpNqzbVHBzF7POhjN0v1ly8UrodjFee2pXlIEzeLDfn7OwNu0OayoGosfRtCJ0uXeKS
o5hc1vVODctwOSAk7Myu5pRHhE9gE2pn0JYhyREu4Uu8Iww9yFTsmZ/u+TKJHoT+zIiOtDGeCyi9
eOpSnlKscK+GeiMj0AqBgK02damkxTcrEbhWU8hyZh1oo3wxWx7DDJ5OTEGLerwf8bV+WNlRlfRc
/bfR33ppE8F+ncqrxCPFM+y3YZ1xi8gbd/g8fUh1Ak7imZwuSr6cjEOVLQk8veTzi+VDP9mgqu7r
J7ANXTa7A6W8utzlFc51kRpFWqbekRQeyDFabhIyj2YJwJC1fnUBc3Wot3QiTCuTggwE5N0T0LWD
yMHVxSIQsaFKFpNbbmdoH+kttU+lZiBM91ZvxBmoGe72XgXfxhcrRGYlNVlQyVpWUKauS2foYr97
lTt32BUw7BaWeUiJan2Hsd02l4UdaN7I5i93Jt9xinhtPlZf/VqIIKkYoaHEVd9baYYceSajJaZY
9AU/TRY0BbVabjbFzjSevwMNwgvebHUHPbz1B6Ax+Z43r4c1VExeZfp+SFzG8H38x25r4+vUymDR
0TllwUDDhc9nXsDpjrE8piyrADL9x3Rtqni1mrBmVXk65Br/9UQsZac3EmXMzLf88aG/+/s4eeo6
TT6A6FhSjB6HY0BBObSTBsOdOtQPtoiwfLf8q35OU9EPFeq67EYKSQJ9osEzVv36rLaEb9tUmFY9
4LRf4SnrWPx0OAubyWZf+U+pTzz219L7xQdMwamGJgI2tcw94wNAKcCfurtb1nAYcwGk6cKvj5ZC
jY36FrnyxQ0r1/RvPqVHdFbW/fBLMacMsSACu+oe7mfOAYd4TjFqNHYkBm2pQstecJEcrjtL3AJI
r5aP6YIBI5kjBJbkxadoJMb80w1yKOt7sxwKLtOqZ7oxIEkvVPLBTn5Y9YL02ZHSfePgN0O4DVBI
LvXWEx5lcngLJMmKCgpv6++XwJADy7lV/KhFH6fXrvymiG/IgZfXRS6SdztCGswIgnfB2jwJ07+D
iqEdwGRWKji0J6fWUEewRBxgclApgNv7qdDQNWparNrOugmKiwvlutlSv4UzElMlx3kuQKmaRKJd
wYL0CtVVRQdazKPjWG4GOL/8/oHYKv+0UKXfBYdSQT6FhsdCKyvxgKNE+R8ZedqGJsp/sQJ+7a6h
GPNqhX1TsVn/nOBJWxsFlZf2U7OaqFcbT13ECT6UqIDxVTmUpc7DAkvdQ9nvn4HTlLQfd7ktyZsd
xP/W/5w+1P1vCbb8/GL1xXUvJVpjLf36JreBH6XQcRDCaWL6oXDGQMc77gLnckCvY4WyG1lx9L0n
fcevGzs+pCIfj3a28aNoQAsq4K7WLB9JiHiJgDliGnLX9vRokS1ENFptuxVr6ZhbfjT4LEg0wYj7
fLEmWR/3V83x9QJ6l0G79jfAjmKYWU3PJEULnUWG9PYNiQYD7VLRxeW7b0SKQdzln5s4GLzCfs/s
iTijo46Bxdk3mW4+wnT7SQY0ctwmmolV3Rbo3lRoPR6xg9sAosUQILLVw6OHHJ1vyjEKyU+FuEV0
fOp1y7EeK6iOxNQFGtpp4JEV/N5k3d7ar/Hvz6lxn+F5YDZrJkzNjOTL1LaNXb8vX3WejNEYwpXn
ypNrd1bN/Q4tzULWsfs//E9BD6v3BgqerhFPeJ9d7V3nwuPccw/MotwTMGuxI/KDRLkTxcJiQsMK
ciTSmpS1QGa+1SRNCxsuxEJhiC9sUV0/u86JZFZGdI6f7XdE8dCDVvwTaHDRPrNKKRO9ATPI65e0
QLN/I8xevoy4O3+CPkC3c65SnQWIAPD1ZhRMVF+xM0G1H3lTcUmXLckDSBJTnylzHQcyYhnKBuCi
6TALDtOqPfcEyLkQ77Pk+I/JndYe/R0SlBxL+V3S3VHzr/xCne17i3eJnq6Ik3RnWxL6uOrh13ke
zxma+iO+hkkoKr2YuPyhvSgWTx47nxXzdup2UCV1DVlL4Y4240LcTdLEJI3ec/X6x1HhNDZcJLso
Bmyq4RELtvBYU9FAngPbJdzC4go153FW5J78r4Z+48RfXuD9q+7MsdckWz76+uLXA9WNnFn6j4sa
EfK1TBKxWHmaJl6J93MBl/pfk0WQvVRM5mLmgjrBi686e7za8/kvY/fJOFotPNIENp+WN42MNLIH
s2dkbHWdcGTzvS0K+G6ImZDCerhFvqmklj4UJkuFsjjAP0WwHNjFMU1He14Nrzwx7Yi0v+BOEVz5
U7nU/DVfmJKkXhSikKcIFMLeHGa/hg8BIkNA9b/09X0aWBeAMyPuzWgctkmoUx53FXHZefDUfHzK
cVTXvsXWdhcmY826EPNrk+HXJ3mxQdz+AZWOlk3VHgsE4YmUUEenw3oKr/FUXOkVYsHqz8iExXIH
7uv5fphBAx5RIK+IBTrpwekQ1kj3CSEAu3ZMBIFnTMMYU0hT2EhfWEyhBDfvhQ7+Z/q+A0DSoNZI
2b9s7UubCDRdPkzeK6X98c4RpFMQcJfs/DkuvFTM8avxqK1bXeBtvgia3c3UvYLVdbbaYru/OGJ2
OnHNnhq1duS/cfEJkD8Atwd+cf8vDJW6TGOj15biIFVl9mi7LAnLl+8NEF1xAIXikjjmkLdi+KgX
Qt8C+DMuiZrXkjoNkbKCQ4lJLHj/2eaQR1GJnb7hRqpCaGD9dcH6wFg0StCArCJAMaTtwQpaK4P4
eKJEhe8PgIhkVVnm/8XYGztFnQwTK38zUCKvmKyxMMgBJqsjxLNM6Vs8NZDfAY4Rs/AN52MRwC2p
fPT7WbXLDtZfZ/mbzvUKd/fKWEAciNwwxVgbqJInJTNX4mvF7DTdovhsU+Php7Vssnk7o0XxSmiY
0zcViO7mbRkpex2e/3P9e4HaFh4QiLkHMTRkfM0KXNYAnB2mkPArTHYk7hKe22MZTcIs8SBh8gA1
AQBTa5SpcQPAKk0BdcBT6nzhKgGduxA2QS1sDDlMogkVvR3h/tXMgoKNootTN3712QgV/m38uX3d
+vBGBc+vJ5dADwRqgM/yvGNNpfN7GQ3qJB5sa2f7NYZnRCOoP3lRF1m3OSJkAwDwdPDuE1yNyhQI
3fHhJPBFmKhb7vB3Ubp1KtOGWuhNWhGymnSfJVVtbXiICE0czSfYYNZIkrD2LaSb/t9VOr+owKdh
OW3Z+U5BTiaowFB1hgUFBWlRE/bSdka+8QK01BaIMJ3YJu8o402eNu9ls91ikJmIVCa+3N627v4Y
1dKaDAUTh5X3BqE+99EI/tJMp4Ey3/0GOtMw7Y/h0ZSkAYoC7KH+zhMH46gSSxXphoAANpLG5b0E
MpY6JCzL1uhL92/TlZnB7SknV2+5I+RXbP4HtGik7r9yqEMO+p2Pvre3twu3mBx+9I14rihaWiTW
lA/xWEeRJBESby/TWOa3mjy9FzYTpV1t+opoRuL5zA9PxOOMqWgukRQizzUlp2umXxkdJybPWbg6
r70R+BnfxynmMnfHDfT5cmTAeumt0BhMoA6ZMj2TZJ5iq9+7akBmfftzx5blMeeJpH/OXEOS9v47
VyKlCtrR8ScxMov+a/MP61vmepXOP0g+UFueZwMiPGdA0VI+zVKznYmBsO8n4Xmrif42pYcnZ7Ht
RN+NySWHiB0GNTj0iZPSWygFWfPvWvxMY1zcI0UuwboBccyX0B7A/cgOmO5ytvmdDLfvjs8bgYlM
ryqIZDz5YQE7Y5oDLHNTPZXluQZkTNC7GC0xLqN/XrUTfaRF2mRxNnwIQBo1Scj1UKGNEqChMTQi
/7cBP1m9QPgmfRKE7kp9cLDBSPrk2zk1+Il9KjnVWxHvJMmo13ZPk3sNVC+1wEb9gYoh9M3nN7yN
rh7m/gOFZx9ZGtoioi1hI/SnFdiuAN60B8iKTA1clhqqEVVTZhEzErOJ4Zxqq2rO/qIfhNr8ULA8
JQ0nPAMqFpko7bppZEBeUM6WXDjwTVrEmjASBKSvH9i8ylR2mM4pYrgRvCApvWWhU4fogq0zF5DO
MgLs9BRYDrsWd4EfWlImd87EigN6DW/mDgNwpIEgNZTX86p3sVK+hvgyOMVWSVLhpuSlepp1OEWg
YPahdJogovwxhhvuXo1dvoEeVB6NowP3TwamIxi+lp0x5zd3AJkfk223Q+2qZsjB5JQJdeKG0ryE
kdSst8S5Y502UC7vImIs/lORxrWE6DQCHc4facwAjrluRIjIMe8LVi+5k3JVUlwP9JkUkzifXQag
Pw387Wbw5JvXyh/ao4zi+cv5QUIov10mjnSr6UO8ZW0Sqj8WT8k3tYaOpMLNIC9gA7Jr5eZ2aKzi
oFbEk2u+kK6CkFl5o5S80JYiLEGX/T9ncj5IsTZ3DZ8Zr9MewgNqaLNoXPVChPj1HsVfpr55vJSJ
ZyZnyhBJ+9zjqoAGYw/93i86JG8Qo8dsCQFNw6xImrIdFovurr4CXVq2GbhLtx1vLqs/jqznN61d
BxZ7OiupmLNBjvBqpkNuK69D5S6UAAUfGbciotxMrYIZW87yugIwgdce0UswrFKPK3c/PPfooo1N
ClxNREI6oXhOcNuhllUSy3BXIvsWEUcNd4+cPfJK2aFwvU2P6NFmUoKLrjW74X+85MmxTbHCH0p7
u+Q7GmYAq6P8eSqq3ucEnYCET3jDIKeWQYpo104GzBydEwIgS281KIWzdK2gn2dvzJA7gLEHjzeN
nqIVn/Gt0bW//DLgPhtjUXy26crtTomKRSjrYyGL2XmmwuYRRocHEl8vqBHsGpShTTm/2x2JoaUG
hSUJkRIE8NBMvzRkrsPL6XJBaSERjgiAYIMcF3q+T9oy0P4kdQMRBYvif4sTYmgPseJEojUj5Y7I
Quk4cyYWlHQw9AfdkxzDVR5MY0gFTIOx2ZApKz8AAGHhUuD5VS7jksgW49oUFvnPBBlAe26erqU6
NN3Ed4mhNzl+DhSwU439WOvXiKJv7JD2Xc5oXh9W3Gaw3Y8b7OR1OaOFj/RgT6aGKMgHFGUMLUvO
ZeH1UI/d/aL6BGTu0Ufu67Jmd25QoQXVORNfZLwy4U9M2dztTfoZBufmCS5qnpiHzNOPC7lizV+w
EwHr20rwtJriUVhBNp1/BRJURPC7RbgLGXuQXvBD42ApqrpUGCbahMMFSyvoSbM1yzrLN1pEpCen
vOTlLPaKDPqlDJoihvWJ2NouXVujPqZlfFu58kQ/0bIqDq4q2nGTNSf6rbeyvHjNY7mwtbWgvLqr
OqrCfr9l2GGUvzQFZRbM5vKjA4vlzmDpVqYK16DmcYqUk7Sc5BotbJ5T0vHFZz2vkSQe6oqPfDo6
VTtQq0Fsq+pn1RWbVJehDQHYQqNFgttIz4Hmi6Rlb7lmUJGKKK6sh4uBru/Pt0rwFRTbyB48HuCl
FSE1b++H7mZaCd4U8hYzSKwKueUHQ/Opj9Mt8yKlPOdswtNv7dFCuEGH4TlPETcG/eaJ3o6Tk3u6
7c/7g2YerH7WhnTBTJ1QMQpC1m64NZHV2OovSqQsoTsv/d09VpnU/MjZWVAu/dQg2fOosNpvBQyZ
MTPqPFWKGFZWmvfBd+FeWH9RvgE+6piWIRsTyhK4DvUjGbIZZJxl4g8C4K5vEiQy5aDZ1wAXYbuQ
l7KnrTkmP+pKfCT5hTPuW4W12dvKGRqHJzSqgTqTcSp2EECC2HQ9h9i2qGkd6RxrzbvwiJIM6Ieu
LJX5Q6v2y2jIq6GAM680thy56GCgvfaEl/kOzjI9tJYtfBZ9hNRcatQtioVCneClG+skZQpjMYxY
cID5/Btny/+PTjplfY0RwDWvTB0lxRtQDpUecIyMwjpgDnq+ddU/55XMaVu4gO/YfmXm4Yhf4ZrJ
2uCpfr0vhTNuqSrgF2EnTYQXTuLkJvLPZmhhUKQV/HLJAy8mBNgB3ijbhXPJ7lKWKebLa3EIcQ2j
74btgVxMOq0HL9TExgPYUhBq7TFTc/T4p9F0mGEtETLybf+WAHey5WdMekG1vLawDMQnClXi+OOK
hJAUXmfK8Ef0us1mHpNjg/phA3Sjfy8hjZhIkcudCBUg3ck+Wmr2G25BGHGSNRRCSt0CKgQBfL/W
f1Dlw/2jIhyu73MnVsoFPHxjnybFtiXGj3m3lKu93BKTy8CmKtIL1G+3DW0NaIKLm9Mj40MOizal
kX3XTthzAcsiIKBupBRFXSuX11DeVtA+syFZHffEMunwv+YkELes5Sv+OajeR+r9g8FYNlIE8qvC
wZgITgUHt5A1l4GVbwMX8OJlubTztcCyswAItRNuw2GuZmvlC2i+CQfXVQ5dQ2jR9j16ca+Q4STs
/koYuHjxJORQwdztDuKviqkPmkmqhgUsDmAihRx5ItdWj7vuf+7IiUzmLEu+GbI0jX7upL71eBVH
RqTfG7A7K8H7BO+5/U8zM19qav9TNe8yOXAsVeq9J+X0fVUDizEBTVc24r2CzC9iqDVmOcaa8CzB
t8h31eCEm2wnmrvXbqTLO/dc2GA9ufVh4SC+dLMzhT7gGd9P9fgyocvdFbCXrOXvOAEMIKn28gxm
v+DJVzvs+4TGVqAQF+6OdHu4lp+x4665RsIYMrh8o6cJ1/uhWNymKjsIqwbz7MFKPsfWEg2qfiK0
G1YAXCSK35+HqfY7JbjFt8/miangKnqwsllhmYzNOqTb/doGWkNRA9niqFo9uOO+ZNFhdnUR6vUa
XVSKwAFxvOV6oFWIb5aQ3hbfMy7VzWu9wvxjudUumniZOoCMIJ+XApnqczo7RHd97I5tMLRPln4G
k0r8pqjja7EmwD9JiS8sbQwzGqNS2C2jmuOrDL+6fTICYceQ0lnWAyVRhyCLUauumS5THhewcOQg
UbfXF99n7Vf3EkAe7fshInrsjwplWW3EeX9+Pouz1ct3iuUhPmwbo9CR5ZKpGndir3eXzYmhtmna
Pi4eLZFGQwh6KUmWVENKM8t2S1S38kBU0W1i1ncXE+hVorW5Vqk5uGB+6/KMstmBe7vkAEZh+EFA
Xe0biFqUu6f/PpoGkAX3CbZf0vemBWxNe3OqNtrDqFaDOwtiQh5YMsbfp3H4lNA1ZgZZ2O++y8Xw
LSp+WvqRp4nnadeFQSDQZQYxifPlS3nsVV1jeqKJLrxorO6T1PLnUH215caOrdd6Z7aVXg6EuGJi
N1fEnJi8QutBzhQ54yOzWezmqeXSAKdycWzW5wZ4d8cNwugm2dToOyQ3T1uHLX5hrXMcgjZ+wWDk
H3Xdcv6cm9sArG344ifPZM+xW3OS84XnRir1EiDrsmHkINdtB1f6f/jRpU1FMrqPXNZc0QfMaRNe
9jeWQV+tker6Uq4gCJF0ikt//7hAd6qy5S5rd/eU6QJp0VHrx0IJ/NRLxgBy+T+wduMOhBSFzEq5
ZeARn2OAt3qSnLc/Ayoq3KbJPe/yjG9Zjco+S4bz65tRB3ZVk++X5VkygWu0ouVZsm7TF0R9wyIr
i9qrv7nr9IBgeionXs+i+Vmvg136iTEp/ITTJT7tG1GJy8MBF6CtiiYlw4loN7ZLC8O8vmC5csQk
T2gIiOpHRMu51If3gdy/ddH9ngid7VA2iAmKmP3eMv1j0aYmkOle61oQFt82IR+w9DglDatu28Az
64vIPurQMklhzdY9ZorzFlNh42aB6z3DhGu++DHFhkOTRNIt8FeVboxwrGlnyKFBx7cshq+ARJl5
9agdBG7aU/RFIs856c3t3ehbns6CAs9FVWzaG4nP+wJsH95FhsixUoIBd29BWpy0BzEBfq+dRttF
Yq1dm3KWHFGPfgHJ+hJ+Tn7de0qHxDNOZdIh3XkRH2UHCV4nWXEYvDgOq0m0HKPgzSsxr32OwaVP
iv+MtdQMCka8BNT7nFj5VjRXIDh6+Vrj/4Ijq3lY/+k95M3UhifbZlCoevt8AXK1cleGppQP+9HI
oGfOWU2EFp50ZOIm5ISvvbslGOPAFUVkTG/MHsEEJ9cox55Wylo+OLCvLu/LL4h6vnNWkGDsjj6B
HAwcZ9LXTTttTZf+WMf/NjTzUbN7cYSEtOeJI2+CzvFieoAD1r6VTlb5168NX+Z1bIOmt4YB7t3/
qRJEFhmlnIS9fBaYq0fygSG77O3q6ma3Yq6QtEu7aPh19lhWwrzZW6U12B504v/3i98N+Zulpf/C
h1SyllbGZ8FuNjZUEYlILAUfthMmHGZ6pYYQ/wKMzAeOlYjp8F5vDqHNgX0K9aSwi5sAhmFM7wu9
s6Fs4ZbH1xiTMploNPnBCG8wTsA2wQG9FiOejWWcDj8JTO8Y6B5hvHU/aGnXRVu0TMybpMf+22Py
wRFh/wJ0MjUuYd4Nnf2DihLa98J05Uaqz1Wu1gRnHEAMzp94/XLn6YnlNmpT9XUXzwVsbbD9v6Hw
4QLgk0b1AeJzg46SI2gS15nTsdNWPDcMbh5F9dEsQsbV/lne8zfgz1LZcbTf3xqH1MSloG9NQKVM
4rPTD38yWRPuipLGydztWtKh2bnRT3bf1rrd/RF+0cqXTE6HE5Lukihg9y5TglF09Myv3mUJclvL
guXaxzs5TBMZtUX061Obr/AIXVp3Wz98miGOr3XMLRrNfHTEaOQXDHZyX2qFcfulKsAwIoIs9EG4
a6iPnjUtyEcawVncv9F9aqOkdWTNRM1bDJ65MuBjS3vCqI1DOhnE0MBTQHSuMS+tiztiGUm4u/J3
w90I/tceGJDh5cnff1wE9hQzxDqJAZ+GT53aJzgkNUt837qZbJqu73sRLhS8XiVe7YuSxB09Sve1
7U7Gc+1rrY/wkx1YweQ2ivDO0tK3T1n0ytoIZinh4drs9KRkE8uMT3wkMM0f3h/Cvvrvj9k0efdr
OXcVlP6z87/ILJT80j8z4cY/2R/rRW8i/5hcmv3lYB/KX+pGRWesZKPlvMXLTYbvUqT7ZxINwMcF
25A3kgVJcSxN2VQQW5ab/3QTBKG1xzf/ypK+JHQK5RlufHbh20nvM4d0ZvYylhpxKo4hBpc0mntp
b1Dv7xWZILCzuFUtjUyGjS9Ml0d2KFnn3bQQEiaPS4HyMXMVsk4JV2z+9J4cc+L753ysOH62C9M6
wLyDrBvPGt671iQYfCHQVoa/y9LFoWukCx8KqUe8V044PzIrUop2YQwQBCKu5v3ur5wcO3hOJjTm
DOeYSZX63ZlNkvp7XeQD3r3UPEhnjALIrdpF0GD4RbJtnvs7PYKddhojzDPT0lvugTVgr6ya0WRj
lh78ZJYjE3tgEuptcgxDe9L/dtZEZ98AR+t+SyvLQLg5TPV/bxDlJL8TA56O9eA2KUpdk7mcOZ0Y
QPe3rQmzSa6I7A6TY/jI0T5B5Rk5AXtI7QzFwvFNACTT/P1++ldtKnyY7JtBQwRo7voP2n+mOXfE
4v8f8GIFlYGRWCIPi+S/HF1vuAnUCH4cx1r2H0hpKwf2yqRCDdqlAXXA+9AoN6fwgEXU8joSClaR
tO25VNodRjEQ6asCSVr6+ZZgccpbeT0A5UlND2x9NMLiJjJ4iF3pEkDb7eyORX9AcQslRvFjLwso
iEOnNXQMJ2GQVeptG9X6RmqEgM2FhgVVDUA/gsY5TrdESUOnHqmuDihfDvzbXVFNhBX8CRWo3Ska
CDjRu0O80n+uQop+K/CttJrtX0eF0Mrzq4usg6eaOuEOVpl7lZIBS9oN4D6i+o/7p3fpdFxqSOoH
SnjEZuBNZAyakg6pD9OOOS8PrYcv8aS46GCeH8iBbFUkr7XuV7VZecjIt5hrs3a1QU3RVzqnrVXX
UNkRQhn32AKs1ndSpu22z3wUgCFlzgEAnFAUo/q02xuRXu3g8C//ULJ2SXLqoYOxHwKhrbTDRyf7
CbeB1jT3hQdpQldeGstNDWy7HFRt5sTjbUVBz8fPC4CERBhXxWBbK+QinnWWJZH45FUZoYucBG+M
o741LTJdJN+W839sbs9purPl6gzcpwhjQ5hNqnV8abNEWdKE384QeAEOO1M5vvWRFM17Ao6sl6ln
GqlyE5Ting6b98fR4GXxQsdIeUqI08lIXt+FaS/1j5Ol3Z3uojLPuGDXLQ4Ig0v8OicXYdS7cVK0
iJrkIEg30Fqh7avQA0KHPyYZTPflk6gtxVTuyOPqD94W8d0NRXW6UtmG5pqKLbeIrECrTmnNwICI
o6tHW+iFVB55lfQ2R4JYO9q0RGScE1TFBxfhIRjot44ETCz9E6MzGq/iSyEL/pTWbQtNF0PvXB4D
8dUDfcvyafERh1cHcQ+MIdSK1jd3Fi8njijN35N3TsHs7owngzD0Fudsp7eI5iLgM+rCH/VKgZgb
2S542PFg0/rA2vF9nMIH8cf2oCpPtarSg/agoVuy3OGHVftH1c5ppy4yDnXkpwKJXEs3SMwkN41z
iFv4ZPYwfAVB20iwXuqlF3YBfvymGfFaSBay2xy+ZDtQPUGyPPBs7Va8ctg5OHXehlI0S8A9rh7B
AEff/LUj1l6tPcBDfiH1XneORgCBZ+cCUNHgV8CVfMvHE66YCyZJoY02Xzd47i+SaftoecU+cWRf
TTTk7uevqQ1wuAP76Zws4EPeAoo13pPDLqj/NgVIC6YKWWLB/EDSuHpdGGEpl1udxA0mSYfRKGXm
vVejaihlkWFGDZ28zEi4w526iPRxAJF4Bb+mt9ULGtTdu/l5UMiswFWB3oGPPNEbfFIl2OoyHhh2
X9Ju6W0LMFRtR9dQQXocJkcrY3WDIAQmXMkxGjJ7oLMWqSlFbvk4vVnpQU9gilqugy2a/jsmty3g
cjxHKfIaxJ0RLdBrFqvUUIlQNKt9plIKF+7jNYm2EeNMQ2BBVtmJpXX3qiFE0auTLFGbc0UtM36O
9ZMUWWzOWcQ40HDWnt4UHhnxb+A2yLG63hd8blkXj/zLM0AybitDXA5fo+dXQXz4XtZRVez3o66E
/F7bg3z4ncLTb368TGfaxJHhnlHD52LmA1ERl/vmTPvp99G1d1mMYhgLaWFryJrsDQnF+lxazAQT
T3YmCLsCo7UVsiLgYpRJpWVyx5geCJV35ikhnX1mzfAMqVz9HyGxPkXPNPyoNKQDP19yP7JqOPN3
Fd9k7tD0n2XxI/7sGSvX1J7ubnUzE2huztSJyTwsRkONnHKND29ywyylQxhiXSq2x5YjtTUa2pA+
yRADoKKRWXBT26kcpvzR8f9P+Os/5LUGdq8gjLn4QIOPSEEp8dkb+4a4O19LhHHDplBgGNXsSh/s
cq67vC1XOHqd1whnshuqQf2ssPIWDft9jkZTHASxbtV1lg0kkaKBlOOrYR+OOL5sOKXNjTYFixrs
G2/cf3wZfcHl2xxnDP6FCl8tsc7a2DkxZX6ocNx+t529VxOgXl72PbuJFQRi4V4E5XDspDnTdMwV
6I94fca4RwBERWB/u4lw+FHmTtS291MmME9GhQcO0AG608g0ZASTcir5GikIZlza2/1BGQsisy2Y
UjN3OhNZhVeDVbKESfQQiS+CFvjdGQHBl3p+VENcWUbs9ujuEj2jXGgzG5LjgBQ6d5GMU5huXmSQ
mf8D6+jlCuwnhOF+HJWgh+KdTinYhpMR5GN6IxVY4fYbApLTJ0BFXDyhVWRqmqEeCXNvBdXX1pWU
kWRlaZK/NEuQpZbZIICO3hM2TuPr+FJO2pBv81Nfc43rEIYNs+YgU2qV8ChrvX/WujDCcJWe8R0J
KgBBHiiTar8/oxkBb2D1YzHGwciTn2CI941IJBDrmbmMzGBW7mDbnQfkQguhiy5K1Z1tuPm/UPdo
5SOh0x9isdmmQcK4BqxpYTCXqf0BmJkxEac1NPVavNlrBGXv+k8tsGJOcX8zLERY6sPSAJVGZdND
wJi2JeP0nz2cMWB2pdAsqJKpSdgbEtMEdnI6gIrq0W+WRPwjEv7n7XQn46QNQyo8ftdiL3MZQt9a
xHuHGHBIc19J7dWPaPSOvGWBxa7DvZLdG0qFxu+pvSw+B5MIFEyOwAK9k7ekVCdMWBVYafFcLH+D
aBGvCDmBQ3xBlsQxeVbmYC+YFayWoZ7sUPmjX8QuN6CmFLR1JrrveNUwe6RzOZlqljfUY316MuCw
FhCzzYDkoJ1aBjQ1qOS13WZXJLyXb4I9eE01BW6SirIjYO83WmC/t+N8yz80tfMy6KeAHGe0HRC5
sHV6Z/dRueQlJL1C4LVharPpQ5l6NqU5F4CNMF20TWhRTKrUmeVmHOw3SOJGFjQoylvvyB23ijqc
T/dAN38ZTMLbufU/TDjmv3biST2Z4ju7pf4X0xGDlBTLN7hKjXS8VRuCw+FwG1qL3cCKQTBLRzbs
IgJIte9O3O3hcevDEPgYB+zEodxAz6L00hyRCWbh2bZ2pdHZztmDTMOYkke4e5JGLuroVEYRXgnK
iMHJ2dlpd7lAkPcOg5J6S+QgChECcdTskOjBMixp6Ss9T7Z8tkSkHt/BYXX+8gPmQGsw3ajGKk6i
0LxsNDu3h34H38sB1/1aJ1rnPk07tOycWPUNYqEJKE/kSSVhkJjDqhhttgEY7JjqrEJxXPx8qgCm
P4eubCCdaJXJYHo2Oyzu0GBEeLj10GfSx4wyRE5w1vmHdUe+CfyaYOTR5hu3fQzakzjg2xwiBs/N
qXOItIU2PM0KiV4TTtymQJJa9vi/uTAI2pVRrYfCOXzhVetoL2nHlomzXipmH4BnbJ2ijVC9AhNg
p0bGNkOJTI2uv6tgUHlrO+z0LuoAr3De/Mn0x6Nu0y0GdHuAJ0euXvopxhfvXbpaAz1jHed9INL2
GTFbmQ6KE3LE6o8vWWM4GcDOZ6NJ0vLVuGFwNyjTznRIbl5ptiqzjzlAuNFiFQ4ynlKlzbmfcmGv
ogQrElYZN2zTFu35MCpq8AauCezIdqOhyflYwY1BefJ4KvrSiWmlHkiHAkej0bQ+LfkHpKy19AvI
ExIc09FvNwoinEJsKjIRmLuI+NggpQvbvpkdWEy/HwSPQNOvKusQvX1tEGyVSSL44CRPLWcpevHA
q/+bc1n2ZpvD4Bu8oJBqa1kPQqNcvejD89iIIWdVGhazGIJ1rT+g+F2j0WDtqKnN4CmfnSAdEowO
DpRISP/yMN/BvVxDvajyhx1KTv4gaYnuzdk6zgR6mu9RUh3i3p7dASD31xVsl7JG9CZL7daJ5vb1
5JMCi7XDvU2ZjbuEJVYsEL1+g7scY4eKm2up21Nn1JQ73dy21XGBPAy4hX0LXZtU8zVcrhcD5HEt
kqetORFl15k/PNsdpPNfivkmw0l/g2b3UHRzyiB30EHUcfm1o7WL6XJmIjHh97F7VBx1ZbBr8wA+
+inGD7Y4oK6Cwx2BPtVNB+02sMQguwqETSUkHOccg9iadjA82CQJqTIpXfatGIuLzGdN1IPmTqUZ
vgRsHYb/oWcenzvviwpJN/dYAtm3jrduHI0chDdBgJdp1QcBNuPDOBSDbrMQ8q7SM5zU6J6mK2H3
VovGN66/3W6hqj8cpVfok2G//2y3kfgi9ApRIurv96pTb67FWKcwt++lfd+bAH+zEopZ5h69Sayw
tjZ9uQvdAYHtWLY0AaeKNJWrMTwxmWQNJdgd27I1Czjch0yQ7oBmHJ/mSOqQgDPyLUt78yL3JlKA
MO+yJHDqcQ3/FfxMnAB0/5fCZZmLm2e2EsRfB3lhz49JYTyVONlrh5bA1tA1D3SNZHaLsKJXGe4d
4a9dDs0GOErKZYcPeAr6m3Cv3Jhurtr+jd14dUhZZMVwzwdJ6vjQWScAJDFN0Ys0x8CAOWJMFHBc
08d2sUzldD6a4TQxWu/wvwd8WAxj0NpaUn3Bwb6KP/NJlHkgl60MCcHFI1eMLfgGjSKdwzzTsQFT
TxqNMNmFnNnxYKiYfFTkGuDkUySFgXcVzHH9X92ss0JMI7q9z/hfkSkcKrGbD/2/D2QuXnQKzG0n
txVEsbTkhwxDK5qgAOLRPnH5sslYJ1bSjAAPKkozkDoLl3++tdiIMEh7DxjFVCJLEBCuEbVObEBK
yiMB6bCKG5Cv3BD63Q/PBq636saHvTVyFWNl3xLdVSMagh8g0FJacMybsYBNwzTasGRxfnfuKmB4
63f3HE31RGHFK/II1ByKx2FRcas/NPzQWf+O5j0/NF8QqgtYfRZtuU2u19dt/Nd+hR9pVfTmxjVL
tLdyfB4z8IjKvPuZFNxtua207kr7KmmqCNZiP3vL7DHZ43gHaz9hvS8HXEQ7bSel18kOFBwOtYjL
7etH+Jo/szEjJlFUOLES1p0xr8PflW6f1y37Ws73dyZsKzmVgxjxHMNeDpVJgE7uxFnIkIkJdREP
8f6oPQbHrR9zpn6s/Kvx3NmGsJYgqMJ3ocCLZwcmmrXCdXTSvG/1fwrBfrgts2TmGUh87axixOPn
BzX6kSecTKhZsRTVREbmO0Deq1HSyKV9acXGXFOdnLjUCmRf9pXZ7qoYvxalWZ1UgbmplZUyutam
aOdm3TzNTXLj/zYU1yqN1+IJ8GGSKvsd1FFu4qc8NSNLJWsIZeghHr7KLK61peWRlJd5CAKG2Nz+
1wuSWJCwySoyRIy0PLWhHt0khEsawZxekDq9Btc/PoSSa7FF7wKku8m2BlbieTQR+3NkrxfVO7Zd
UElOQYZKCP9B99rVWb8DpFkFCsaYROxi1M4c2h9t81TIkF98+XeuRiE6WLSg6AwQJYzzFAesJ7Jx
qPSHW3A2tb0TInY5NZg7mc9obQcM9MIugO3fUQyFbgw+PrF9WQnfF3LsuraZOe3KtLTj6VzpGFHN
Ge683x4rh8Npnqj6ROPoDw7olA5WywHNJGzP7mAVb7wly4bPT6dR7xrzuePNHpHtUxiktCZjKEDN
DRz7IssoVbrJwIBDhw7KIJ+GvwrWx2tURJzDpQt8ocXiQ/wM0w7zfi6Pvn9Pu15A57BGsNzhqREE
Qdh7X8Y6FMU6iTWndHgBXOYaGHEwI6cVfiNTr7Vn+3Cv/8EDbLMBa9UUJ0iDtvHxKilmejSeagAs
FfFoTD5a+14uWqaJS0LfDA3q9pE4GZFWIz+EkqtPUkBa8WpcnqXL5tP5Yoj1S+OV8XenxD1032ly
rKosMjy345cN8Ow3QNwrFTOte0hXJ5zYsTbIKR/1PKA2NQ101X93jlAl+R/nc2ggYh9fsbc7xcEo
5CyHatLETJhdVTCe52eQG+dqvGgJ7TVuxrkXtp6Ugq297Li1OjgIUpQgZi5nwtem927eKDphJZMC
ytm610AxUtuyBv/j06SAB4L3TPW+E8p13FQlOGBYBHfa8V2y3RCWpx3SeiTJiQ7JgtQhgUuKqqgp
EYFEKdfJHiNHaCXVNkj11/MmHYwPNDOeK4ckwJiDvblNfsmjHZYUBYXEXmLpdkR+QVKI7FBF0Nkr
JXxiv4Aq6+C1OrXNazNGblZfva5ZpKuhQb1kI6iwO/4H5oi6Vn0qUCiqW6dFSK5Gby9FVnSk5oFv
yHTaQNPGwFGB9NV3nYday4FbWXU/60rFX+ekRmOJqHl2HKSBB+ktvJaV/3iNxV4SqxsmV4aCbn9s
AmQOsRPjU7o7zi5w2IEI6/6G+LoE1uffkXWmS25pAqHhTjL5ZgSMkFFyY2lKgDuUBwEO6/y2Dcwn
iB2jGGvALBEZ6SrW3smzx4h1NtHpTp5VCE8q4i4Px5M3g2t63y98YY6EU3l19dF3GI/DsSdsEd5n
MHKe/k/akhdWuRW+jKJpBHaY3K5Q0hMNodjIQe54nxL1xNZ+3In05J5yQ5+ANa50pkwpugCt1oKy
KSPc7dKNSlcIP+ajtWgMgYXHXUg/kNAvaFtH8riySildnUvdD8Z0exSB2kO8oX7Yu+zz9awV81OJ
+G556sA9Wbwo7O9pPsBE3tPACDExjZeZxcBDc+QB9EaT1J0PaemnpeO5XqAEphtnBAzlaE7YA4Iq
QDD0ZsA+pzkqd2f22Q9px0Erieeu5W1rCOrRfSOT7z3M+b1/3vb+vnvllvqoggsWifWIB78dAmAh
F9a7LlaxZpMEVNryzvx3dFTaBUg3Ed+ufRD9pTVPbgwYV6Q8w9ZOvOrOo5LKLIx/YLcOj+QPXaG0
UpI9NxXyln0uChR0V0Fap/bnj9IPDUcQcEm9EgMDbnwm4zbmy2Sv0qNWVt9xTQaWikCGbUdo/NFo
d5Au2uNG7uo4ckKAKTiveLX+FJLBX85pIefKhOB6XOW06c3xfCKqKo6A/BGmm5rNhiqp+mRajngV
NpwMypZMthzAs/NUtMuZSU8FfBK7dSIkTMKG7tLPk1IZOOdzsZE+ayb/MJsaU2xsQmMonuPjbnEZ
uBW406c00maq3HyaOEqh56YCHRsM/t5lmNE2sP7Q6kkTGBcctdIUI+9SLTY8V5HSkv2RVa+lsxB/
QKURMSymorr5dS0fIm/Mi2B1vHMirTZBErxVaQ1SDUunM4D78cVYuT6NlxQE6axeyDdGNYCeJl5C
5lJM+Scq8Q4oQoRzZ3z9tQxiN4zELHH70yZJFKdOoXmRbAkkNPlVqQPSy1ytE2skHICqz/bK8/B6
Mn++yS2jX7QoIylAix1/MHPgiXYI3pUhQyhra0fs5T4ByZLUCM7fs5UsNiIskRmLZ7++3Rxc8JrS
DKkBhIg8utrekAyV39AlFxSoVy5kQT5DYrGm0RGikgJOrBaUtOld7qNKdvbXY89nn5S/E1tLM0pA
7KPCzlOpFUn//8QQuF0zD7lI4Aq6Ts7FaWCHEXm3lhW1/sIZs5ZLSpUlOz6cX6TgPENmWY4L+fo1
+g5Uo8IISIwbJ5ocZK8UKgWtMvZQuJPfSk3Ot3Wp9IdrYmv37/LihclJtAZPBg3r8D95r0FXlb2D
EhpJHGg/wG74SQPeU2m3rmrR+TpoaTI8j7fNGTtJ/TBpBEzoi5T3Z/5g6GnXSWVEwvwRlY2mj/Yu
DcSV79Y8GFoGMe3OzU8+JOotH9HeRc8RvQLfxCB/UgXM5KvKYwFDt2O6irax6quZ/0owpOZhS1Uy
bxvwlMwfvWH3oG06UGJatLBkVQTcuUk+0S+TA0+FMDfTxq46UZZBuFzmivWNClRFEVT56AjyhZna
n92R883exaacsA/X/hHllGlWSADCKDSZCdnwk63YRJMALaFiR+496k+qKyx/2pSpXvZINw1Zj6ch
7srKnCWNKjhkc+Jo5N+UqiMOAn9SceyAvkQmm6NT+ODd2A/Vpw1xkUIfidFRWPJ0Jdvx/QZk9i2G
x5QBlHTpY4fflL9LWkhZVy3S0EiU7gQZMyYbBrZn0w7KkQDQHjlzpERLZ3Py1IfpYl6XN0Zdw9IU
LbAaBGeaJCqIkoX2tbeIZtJn2To/ph9xbmBLWdqCwTyF2aQWkhNePNjkg0G4B+Jl2qU02RcCJaTJ
AxtxXadQHBFFqPyCk7XkXvxPY1WzSKbXHXpMY23wZ0zDpxScMliLiUmtuVb86HpKKI00fxt6DlBU
TCwfFwwqJL66c93CAloWwtVHxOnaREGxZETZdF8jRjY214T0kYK6iOEIrath55GR35Ml+23VS1ww
FuQ+R6fTy2d3DTFS0KTnsN/V+OXO9pGA3KmE/1c0u8QGh2B/3F2WyFgrxzWbPvKJEz61Wg+3BuG+
C5encjzhNK28QEN3bW/RQMWJJ3aV3JjBq1ynVnB6wuubWOUsUAnmaeajqlqQ05PqE8q6TmUM5q7e
andCBxIbbYLODGykg/F6e9HKG9eDr1p06QaDIjUbIYU4ZuK8awjAyoLFz90K8HDnldLwBOQ8fhoE
rywqiSoOmDnTRilp7x6xCSEiDt7+AwdwBxRGw5wAVfjyweCI1OzKjlxDcvFKXjDVCkNhXbOi/42T
sCIE+CgDWXLPoVDrF0tlBvo99MC96U5em1n6biJW561HART0zKyFXVosEi9V7Rl3HX28YDK/F+pB
Fniq2Z4PE2xSiBv2BCSkuxwTN1HdoXnXPnEtEox+8UP2V+t/mPTfD40DznmGgPdf64QwSLg8ErJt
8NQG0VnO/W64aUiYRwPwwV9xMYGtfuO+Fos0fSQ1BD/YQOPiAR53i3A00EdEQ7wsUWtC481ehPPb
2QUgLpw77yTMPEOFkIfxRf8KBACaBwIQDikXCAtXLmK9KtPOed5RPQfwvO7MlcL8lJEkWjbPH31n
CebZe5JYL8+AK6KfsLY8QSNr/YKVNRDYa+ahWSHuQp5WQNpne50uwpqvbMwWj3NxYd96Ya4ftNis
SH6KRIYDz6JbvbLpX3r/3GXi6v06Hx3qEAJzfsxfIwSUlzYuQEwQ3GJpDer9yC//Ag1tVvw6O1xp
RDpUevQI+5n942joP+kPzoL53zeAIqlMXbBJhl4Tf7Cndwk2qcndnZTIy+UO8IlRyEEZYu8CrJmk
erfCuU8TcQVxteXY9QqIOx55+PeVZSuFOir//hyeD0llMUpZ1QxAquBkRYZYS1fsJHiULsEjUHJ+
euPzSWRqRxA0ygC0l13US+bxj3eFA0NgXXrIJ9OZ0TpEYsTedoQrFT3kscHoqmwr6Cf+mIl2LEke
rYUyOjnPI140Wv07ma4StKeDz6YzBeRbHEXtZsMCcBi6m1aMj7HLmwF92UGfCMcZTrYtJnBV4D8g
ELIWTocNev5sgx8ApWcx4WqPL+1+US0uddQbp7/sq729oUIVRZhx6ELkuHmvdhqKybQiFVRyP8+c
gLSMcen7m0EYw6x6/A6LdTxR9LOs1U3eBT0J/9zvNL0J2VyyZepySJ1Fx2KAu04lpZOUAzMcmO+2
tpVNt5y+FMoEayeylQy6mQ4NwFxhENxW3C/Dd0pqKfww2dO21hd5NIvpJqH6tHXHRRz9qQ+ioMqO
Yf+zLE6vG+QgYjGqpjwjpfdHSizWIZT9U+wfAmCwumT0UFilf2XU2quNuL0kLzjqzuV2EN26cKVx
tO+lDaae3l32925iIpIALReGy36q6QgzOewvS1BTXX0RVrVMvdXw7maoOMNxC44BmPgmTqys3mnC
WJIb/sQzUjTjQGRjKFm2g22cb7G8E/IwGkGEIkr51PPOaXuDYb9cR5/YhkJ/GwFDw4GCPzGCNBql
UoeeB6BLLafB66b+eVoNfr9j5lWwKu2PycsplAIWuovug65xDrbR/aU5I2LUGFicBl1mQ/II0/LP
q2RlPEiFWLIi71yO7h75xM3cL6/93SUCQz2+TWkvdBWqW4hsSIuwC5HmTWcNHCl6fBK7ExBk8Myb
fAl4YCgtdRS5IRgyLMpd1kqsDwChxDJSqk/2FsnTgErheT91U1Thn+ZXApP0yys/PkG/sH0lbKJu
Pl4uDaSRuV9MX4ITxAh8v6m3EfKgkYk911K5CKnz3ACpHEX09pwAChBY6ahA0o+5sG93gzaP40yF
pBixix4XofnadRDB8qnvWJcoa72rxKY1fwUbL5OdLRYj1IVoiIlOeMljUoila1q7QfaC7wRKvz/K
C7SSkvQ65YW8LRoHRvroDsF1VBIyxFzDIu94nYYiArzcWE0ndxL/F0ZdlQjINJ5vWFG4nuRyqoSP
3MMLLug+WRD4ZWL7bGxVb1VW/Qf0g3s1DCn1KxzckszZqvI4gIWZUcpP958L65Vbqm2zqaHlFdCC
xZ8ye7FhRsm88lE35fbIxHNjI20/rF1njit+h7Kj2aRnayxgFsAKgaucbClFApWTh8KFlM3/e6EB
QnvKCOLneuT+jXpNK7Ma7RHFB2QAn6t/+ibAXFB+TG82Ng1l6IhkVt6yRT7cIlUl+5xZZB9sQoHZ
Q1BlcK+lAIRinBb854qtdmsxhzD5vjVqwFGbl+NBa9+p7ACZYdz5zb3SHc/GcVsZXK+1LU4VA+nv
gmsM6/ceZrVQ0Z0Ifa1ZgplVAoVxtw/Z8SaBZBqMJL4EUpas0BzFlQs5tA166m8Sq4wLuBZvlWk2
V0qMt5xMBfi0/J10KNT0wlcxvCbRkK6MjaAPAjYpzw8UPjEVTlMnt8+GpCqnE7YbLjwDSdHbJOVW
+pMVFqBmkWQLsQCR8jtgz3XtUIFUUy7hi0J06I0aCgeroYhSbDQFVrN+ONoYGMqKUJoTeJeDYSBd
XqOzHX1zqLZf3xIpVXTJFqpYLNhYXoVjkYe7M33G9VJy7IyBUsp8Rbgxct5zChIQHdzVUuLPmRGZ
8VWokAXySZtNfBZAmJ56iRnAxzBNGmbtVcnXE4lnLLyraoO8JZ7SVczjhyrrGJclOdsGI/0CKtW3
UFVMsWb1cCpSCn+ej9GJViNFjlQI1od1kvVtkp7QLgtaeNSYb1YtoEDcd7CR0mBEkOhgioXlfoit
GJSCJplNMuBU3NSClVUrOn5B8s5srYsvyOpZ1PZOeJlesqXwb4L6LpZ6+at4dP/kTPbHX/LB1Ix2
Wo97/+AbgHzCPa9+OywiYbsio8hFjXkkntoCGOV7wDHPUTYEaoUB+UXciR/+4STHKzQzWMrq1CEd
LqRG4MXIfk5mhi1eC5qxC2phF6Gra5pN6WrcefdfPyjLrlHjQaAvDs1InfWL/OQrTi/iJwriMofX
yD471fu7ORO1Zii1aKFcAllYwbBDtgnJlNZ+rmH8A/R3PfIJYN9StlAROl0dwUzhY3pXTTc6R5+0
wv9pbjDA5aQjYZsxEuKqRzJxBHq76fr1jSDbbFBt1vCNUpD4AJKPJj37dsnm4uks/DrD0SsOKy0z
k9AKnK9Q9dd94dscjb2HjElqZNTDiENvxwMqBJ06jjhw6N1DgssGdmudnNyZL68Lq4uOL/a2JieH
TTd1mf752cG5niUE1I2zVJxjBjT3ARDWUw9XBbPOV4FWqPQtmeEHYh5zSYnrI5ZSDOlIXgHPfqn2
MUQa9dlCj9tvNidEKyCYb5jLtYf1jcFolQ/SjXhI2vKm3MO5qWN2JJTo5HxygZW8F8O11POOrEyN
IkG57QDiQwm7rQW9Pv4kF0VJVHAr4AqLSP2A0DBKWoUzeCcRUzxVBqi6SCaCyahvY8GFaiSsZMxm
ZY1RxGjwwU1iDsuQoS7aFSol7413z6d82C3TvcaxvsXOBnUBYJtRRgW+pyYlRiglbr9b3RxV1nYY
bt1NEbtRArVIVNuOygQ0JEhx//6uZmPG73j0rBbc3oeKae3SefUDrDnws7ctLmOtmnKH87u0hAhw
nA/8iWiE84wWRxGI1O9eJ3Rc4c8//IBGqF7EN6//LQwupRuzdwHRUivVjgx0TtN0GGtcpp8VduO7
AlhcsV3A2PF/hsEn/aLJZSouG7yVaoBsaChkaFlfDWjHHvvxi7+48GCrhOcV+wi7UM1pMb2tbwsY
zDz9vHamt1SFhrhCc1HEecgxXdi0RJJOc0DyJGiyRRzMtCpOmOJwu6eghiG2k1Be4jmV7ffpHNm0
rlaH6Gn/ZBMme2IZscKtHplAEvU4+43q10t6vYcw6G9mcTp7PyQBBb6xbLhZdxXi0glI5Rlgj0QB
fqPkjnpT1DD5SGBeYRet9erRfFsAn+IT0EjeRX9Z1ASiok41uMSUT4/gTPIOoS3rcdXEtUpJ44gT
Nmi6CMFfR5HoToxGdZe1ptPUy5Go4VH8J+bjQFenI9MOYBKYHOdGJZQqxMYgOrhwI5jjlSemHuNR
aBXggejvOUKxjz7hfcCowxJXqjgGf4cw/8byInZKLcRfbsbZcrxxqmjnwMAU8Brf19CmWfPjoLqL
LmnJP6eAxRjQG9NrtoNCg3gnyBQvlAp6F2xnpUaWU4EcwCw2ACzYdg2RKxjob+DYMG7QiUaXDjQj
oMIAvdCn6Dd1RwByVkl20o3iHB9xcqG4uRax6zAJY5SdtixyRFKdlPvfblDcqCgf5xYlc4aJd1MZ
TD2Y6cxQRQB2bH1Uo23TiFJnN+Ji8f5VLseVzUvriHV1fBDJw//3sj31It1Eip5HN8TydhSL4R5/
9KAb69exYyGAZFvK5SN1hYbm1Tyk5rekGZUdAgWlb+nAu7//HtDLeusJQCiJWLWS7bOq2YBQw5QL
dU8khpwAj6Sdzz4TptOPReO/TRJDKtVGmJk+8FkfbLCN6q4btdBtgex4Jcyf0WDG45/EVLPF4NHp
OMpWTk+V4BjF/WWRbKKCaa7EpCE/G3CaNGawjtxdywMl/ltNk7BZ0MtO9YKCK0YxUVF1IcAJJArz
JpmKcVKGvKnqYeTpOYasu9f2shFVrcW14k9Qs813It8aKnrkzEiScGSlR7nJi0E3poVQfU1wLNZX
40PFdpY7HPgNKpkodyQO2np+ny5z+TiXI4nR1puPYdw0iO0KBFI5ynJMAPskBbJvuPnQRAqo2p0D
L1bAjznWW6yeQvDrfcvGVzZ9GN65Ta37uQNFJQ6Ps4dtTSoV5Z1YSrm7MEWc55OtQn4lrW9yP+lJ
TFpZ+3gOGO4RAzVEvlSpUwwILJqu5UMqWnHefJm98KgCPYDiFllgLDgDkAu/rBCMyAnUhU48+xoP
3va1SOGely96E540paoHXiSeCth0SpvJvAJLbwNBEbDlF1VkYW23oO5eeCApHZV73Qlwba8K9ZmH
Tn0195zGB3apcaQMIrzD8TGbbN5PuK76Euqa8WWhuHW8WxFJKZdOB8LcYSNeu3gjYK0GvIOgYQD9
nBX9OIQ/gRhcFBdK+K4za3HKV281YhDIPLu347o4AEUJsZ/oLRWPC4Q53rAjEO8vUeCyVFqid5+0
dbizUaNG4v0HZ2o2uajCFQPilyQVnHqLhKQobtAAzQ6DgLya42qKV2ylXimF82PbyJVx7+W9PArM
zBK8QVjP73B4q1lXvAF2hxsDnxVR1QIog0mxPExGs8Cycjh+WjmNuyiRtY/nKbeN/caYVegfal/t
/t2VharW9x9tY9k/afjz4YaWWQSbubKIhyfiOvOMaFQDXqTYgfcGvUZZfrLAKuyzCQHoeU33qlRR
e2YZZfauzCJtbnWTWCjjXSJsb4+LREVz02UZL/Ic/mjXF7C04Kipk+auCr+aOC+6OxMWI8AWJUsX
6Qa9soWiXZq6FP+euDEPwVxx376Dp9XOUmvHyNDn2oe60O8Gr8lnfzFXYJvibT9FiEaMrRXPG0nG
QOJie9ocSU55Z6d5dF+z3dxUSdaRINcFpL4rwPOOjXRBInXp6XfkcU94Mu7hi6pMJaXMLbeG9muR
aB014N5sgKJ8H+6nfXTNX1watVmxMGNlBDvoyCc8lD1veO2UBxkVaijTk1/1YRXhJP+6J1L3XwMt
FcztcRoi3ZDsRnhxjLxgkuAkwlNm6tE6SCzyKlHoRBvNmrknbeV7/Rpg+fknVTuNizjg0BSCuGiY
QulfQS3T9FQx1Ud5mVhq11aabD6kGawfoiKJu4aXWFnb0ny1ryUrC7oSt/WbwDSBsnKPm/kp4ABp
6YqdU7VUl07qusMrYHVw010/NTHhBtgilCiwuyAQSPiStTigZB59zGPgZyAUujOpqNo/HqOLwEHj
kiyQ8mhMFzUjKazFUYVXzIgfVB/diMx8ftbJvDH6syf2whkrV5/RLoHxS1ILLY3YMUs7/EwHbteF
f8ok0MRBCtl0zi48mHTHvmWEx/cG10fdiUJowsFUdjX1K6HJ/ksJT9vC2KmS4YgSgiVWB7NeTgam
0YYVvmkzljzffhkSQHyhuDPMj8fwD4jOWLjO9hF9dCMPncsELKdy4FEpY8QdpA32VS/0fEs929kL
mhNL8kWjJ3n6wNXsE+iwEN/PuDY+DdD+UvQgtqgOMsXnfgxPataICWiDdumQVyqqYuj0RZUp0WLu
dtIhXHOhTENixr6By+/9T46DIphdjRjQBslAkpKNRsjVhb+60geY92/Q8aymENCffe7/x453Fzi5
o4tzpL5rGjvfQEaWFSHg8PhsCApE13HsqPrWx94g05oazckaACWtsmPZ9WXNKLSyVeCxmTz0/ED2
XZyYq9hfzJAka+t3Wrt5YluJNojuItgRAFM2pwo80dpxlWOvifnUUMHyFQXRIOwxQjJ3hlknHS+h
/kUVJxFEq2VyNjB8WPaP42m6s42acHCqZ2PeNvNQo2S9if5oqEGUqgr32tneXLrRzsOIofdyKGma
lFGyDD7WxGGmrbkmBXcJZK5xD7kXB3vJ44drjXSa5D+4Cf9JQTrbHsvO3x7TqZEOv6uPo8YiNh8Q
c1v/kcb/nE5P8Gr09kv9d/nQGiC1wNAXV2eaKPHRQiwJzxX0ofuYL0Qz5q1r/lMxNh/gKUH+PHpT
OmSaleiuM0D4YLOLf6BgiPq+HGfQMhd1CRcCy/uNdICDDTjdnF3erO0fQs6UamXcuRnRaDkEBNqX
73wG/wCm2TFYINk459ixO7N5adDQR+FyvOxVShGMwJt3X3zIFuJR6VvXzSL745Yl3kxKqF3NcLm0
xWTrrebhvpaj/xdY4S2KNBaDAxoW1iQTTEgUFwCLqH760ITxRCmLCD7r5a1IlkNJ8ndNhh1UJyKv
RgKUbrVVhMsysfZOpkLbMGRFdBlY/QnjRrBiYHfn5Ip7YXy2fLKe8B/TQHayYIgZSyMJa9hvvFbt
CdllSrEedqgOE1GvmpznJTGbnrb0B3lzjc5iTeFdvGSF6Ftd/E2RnNrT+Z72qwTaCFEzKHFT+yxi
+ILVXkwM05oQhbLRqgLL7g4xFeGkhkahtFG1r8CFQ1qIMxRUiOnVtefvL7lBpZmMilMZXKGU/war
RrbgFGzy0KyW7DoK/I7VYXHrYunjOzSphtJ6Se5g/Yb+gWiGY7IdNejWq8ipsqcG4QKfycS33hMx
e11Kd/u14ujDo7osXGQvhLSZQRDAhGE2zoz0QDHIeTdoDVMm3GBAoqy4+sLvcMi8Q6MVxXtJ1pch
r5/mpwdpYolHNRgHpwP09K3JthRJVw6pKP42ps9ZzDmGBA/4rdbOTumZwjy0hsgV0kRloi/7rFgs
v4WJp48tzNJE/rlT9fpwqf2RlsE9kZc7B3mO9NpGjOMtExcNgaMbm9gTRSwPnTj0DyJ3T3yigk2G
/Q+TwKt6rDifItheoMtyNSQLfXq6t4Z5qI9bCBcSeHXmKzRVaR1D5pW+uzEyMBfpW70lvFxHxr5L
uIqhPe4QM7+V9PdGczFId9tMhqyZvbrL2KZfiRfRlvrPRF7tioSZOde/gcHTsmzDFYlyL3thGjiu
Cc1KUHzCZThoVrem0crANp8HbOS65psA7O2nYy5QJ9JRk8rEXm7Vj7ie2A/Jucc6ZmAMhb18Qskl
WiA8EgG9HkEPhOapihXvZnI8A2YBoHqgVSJv4a2EdE7NY2bCpZ/Kh1vOkTZQVnFGOh9hD4rH0j/W
KWOwDIKWzQZBlrw7jiPJVO/Uc/gQS4XBeiNLiDKXu+ZjFhqd8m4hkNxlMZIW0/6sv3MUoIqSEAJc
bvKBpx6xcQFWRFvQKxvxGwJki5O8YW1FdyU588Z9cX7LqfYCeNkeXprhLKfYRJKCp/g6NGWl/jQi
N1I5hmfHSa1iVdulTUPcEYNBX3paob+AXZN2mPTZpgN/Vo4zf/ZTdr38+uBbWPDtjUZapx417Fun
7ckT1gKRofdaI+F/Ox9dxc/xZacv1kEYlzr+v5JNv8+PdnJHXzeF+vBr3oSEgpxtOQ1FQW4G5DGY
Ik0sCddIQ6MTTOvLMQepAiO/6VSy2YZ/vKA97t2YK4HZONGIBA5lDNfa9eiGxnO6yJew8jeaK5Py
B3q1bc5db91WzqP5ZDpFv2iBaAQtbYJ3hmy1L692iUnEmZVu5+2axEspAhLEtNCnkGsi0BsaQy2K
DuJvrxoEg+FEHDe2Sh3CSqaOcQXiEawgP6vUfdbw7ytEiYgkIE88xGp2fMOVioQpBCeA8NVhzQuU
Ehu8/k3F4FJZqk1AEQUTJNDyhOeQ5pdW3+v9J7jqh0/za5tXVN51bgUYQd07COvLuFaCHp94n/Xr
RTAbpQ63PP+xdPSMaTHa61MxGmPHC+jKWZNSzEr70mhEApVIMd4S5j5Ga5u89Tb2S+RqLv7Z4ZXV
w9AeBNIvIYhxX5FOQTCbJNlVKbb/xtrBDhR0CGNygBnaSaBUCItCUKH84UfPvHyrltc2tmbnXq0t
hJgKHSPlNvttl2c4pN9jNczhR48zSYqJlgx6jx11wZe9wBZid/iJq81DxY+7Yw5ModkZeScA/4cu
ZP7CajvACk0SbbIhKxqFrRacFALSsZ2b5j4qHK0lRong2modsm0yV6MHnnsK+6JM8YUE5zbZ5Eqe
bGk4IiFzlBsaw6arxOg/inzsHw83/jfPDDVUJrYmlKDuIZ/7VxOOdeKju7bQyQMebB5jKX95YBOU
p1Bmz2Nfa+xlo89xDDR//iVqQiV/WpNUmhM73ESq4YWTMlW2Hk5xG9GkioS6qgTVaPeXYsZTQSD+
cun1jlhlKo+1MG6grfkqIS2v7VOmp/Ag3HLHMPB+gYKW9lccRnGaxpwivRxrsAoCOwvgBCCljrAl
wCGcErZm0ks4fdI7pmQnyXZGYcs+qJzMHumEhaD3DbA7GGNYVr5WXJ2Sy+i+nsFBi6Ok86V0XGO7
JfpWnCdMEaO0wlr9LNH4MUlcY47AQO9/5fl07HPg1IP//+tUkuPizUrcXGQeZjLbtTD09cMoX5km
7UQjfrPBplAvzPw9LHstLdFBsnPCCi2pJw4Ad8jvih8DDv+JjiHFSTkmS9hv1RSaDOfTrzUnIILp
ZOX+J2SeiC3+DDF2zBxgweUqSj63xiJPiWGSxwg51LN/FrZ8beqa471xZPrxQ3USdPugMgedf6Df
/0D+xalez1tta9IQCRQtUC7ZOhjuB4k+illCXJxx6f9/b5xpHBIg5J7nOYk6YmgehotTIz9/6CKE
NJwV3IcVkm7StHbl9jjNqMiCMRaWWVKtAi5aAOSb/rl+6kiHwbaB4QmsETr6I1CWJjCrBKceaHpF
B6b7eNvQxk5b6TPH14FQAY19HavCfFBR77GppsKQow7Q+aE300BJduBi4MIoK6APw9DxgdIGlMM7
BXClaOT5XYOtOmxb6rmmIByLtSJ/8h8plJFRLbElvlXajsMrSxLkMpL27pKc8j7Q7swjXajCGFDb
lSkq+kFbTDQyqpD5eLmzYkDEIeghupHYlOmVip4PD7zLTdP9ANJpZWmgiqo7bRRIZ9MwIx9YGusB
gyBTgu5WAdUhktqtFDcelQlOT0DjWKijyJIfp+3cBMaajJreoHpc1bsrVt4XsCAoHYT1RIFhHSX4
XQO1LxWsm3Q3VVQSEWp1KFI6Z3BUiKyg1Gvk9PSJJGdGR1zoB7nlVLNbbVzt/w4w6VHFXEHJ7hX/
F0FTB4cdyJ5vNfyeepf1MZAiekUJLZSvFLeiLYSnQYX46EWGoHpOgrTwN04HjF5NqnN5lss72p7K
0BPYBohmfChatTo5avWcQKaPDbQHbwLVCZ3J8QBaAAbxpFCiKa0JtvTVh/udzh1JjVfbCuaps9v0
sn1W8Z6xt1eZZAzRA1FBdMcQxNFBCMm9NJiUSRqetPX/u9ALzLrpr8P8x6OZc7SVWOfxzbaQqP/d
P/8kOw9kPSWscjwi8UyGRE7diXuzOQxFoZ+7MNQ7O8jS3SbSQiOSeOWv3j/45y4CM7yb6XleljaL
iQCN0JoYHgaJGv7Q9naW/8frPgjNoJgKxJ9JUYP6XV0w8pG3CPYp04cNHSssaD7XAGavRmxQSA0T
TRornJFkcWq6yZ5VWY1zhQgzMEdt0u1BBDNZZedqiot0Rbk/R4ge1agweB5Cv9KXLnmSQnuKscin
bqTJTdzXIwGYmiTQE4TxQaQ5Gq9ZpR0kztc6jNsMh1k+WxapYbQhtUUsg90xul6qkIxDuSm3lLWU
A929C2E8JC9kxeRCqDmdyJjQfB5bkZz4Kt7iEUv2Rhqka7rkGTCXJxHXjtXhoJPbqvHKC6AbCu0E
P/SB4I3PinNrtEEnaXtIIGiXuOa1WGUwB2Ab818dQpUWgMLMi90PUnJxBQvDKUNeOEz5CEH8jS1Y
rkTuEpuLDAXzwzREEwvsIO5OYLk0wGwVh2MwstKVhBf2CxI1m4GbOMx365ccx16SOPGJ7Z405kFG
/tBK0vAeICg7nY0Y68yIZq/ONWSnLtB/kU4E+H2zpZGSFEvVOgAtV1UwPAsRoCNGcNtdXgZaPenK
vSUKgeTN1JHJ6b1hwmLwgA8x5zbufbyP7qC+aF9HVMo9e2vHhP4HrcPfiqKAas8vdv2qRu7eMSLA
DhrKvBqxC4/bvgfDGIBl0NiL7sqWl2KarJW5nuvxfVs3zV6nx3Nx4MU2ALAIDl5X3cDgs5WitzUI
mkzdm81a3lOD4dgoMWtSMZ0ggW8QU5N82W+fAiet2FfB+i88L+xcvpw8xR4ptqKEqKZKDIzbV2iZ
4s9yi1CeS3MhX/WC02dQPu5kcAwMZnR2teU0RuuAKxICfLKhyYVJn2U9dwnx4t/uuSVC4/+SkiYb
92SSX/ZQ/YjaVdOupO+C5IT8W4fZ28OHGr7tGqn7LX2QOAgWqwxx0hJiSFU6RQqcyme83+Ci6pgw
9hEJ87+KKvN3s0KvxZ7Kr49aQU7NgkzrBP/GAQg4ambfFKHpBQMjRKUPeMaLFupcQ6ZxMpPxXpyo
Zrkvh4GDA2ocICQHsad+ccOgltBaLZvUwdiT6WJMhTi6faV28vz+yyC1qIv2rnmV8k7LTb4n/WV7
LpjnhEP3TNA+QKLwrGteecEc2IimT901JT7A4Rvgt0wkE7bPcf2WQyzmvSFr4znum5UfG5wH5cX3
4DPFat5gLEX3zQgyIPdFp7N9aSsQUovpOEV2B8QJchu0Vo1+XzciPURms6o+ZUd+eEUYcEEki8E3
BP3oS80g3os6aBVOEIbP11SQcwqd3k9F/EgjhcOhyWUroMP/bUTxCfsP/IIkm6fcOJ9vEiBhav87
6LZcLkUjProU1cGaKaeQ2kFnBViju+QQci+hDsE5gA64cqjgVnRToUW3NCFh4Nzjdl8OW0RbKUkF
b82Wa7f1kilv6xZEawcHLAhNxEHiIhmKX3WEUWQdVJH6b+SZoL4yTXxmaAK97NF+01EuFJ3L4waZ
qgGYykIwaWJ9cVUkLfHPgEJ3TXLVRuYHL7zibj6XNzmn5QyXxBGvWhQHj7LY07MtDzb++Yc7qcom
Bfp4AUyX7TPB+USFMNJ+Au3LO3/rzgA9LojAjIgQGC0cQWRTMa4DCGiCKwN1kZwgoNVUiHsngylh
5JvUspyRPSJn9fCQzmIXkGFeBj2XMCN+LLpOj5ND0N5FiN6WWaH31zwmddQZBPjPgSDLyrxhOTGo
22SQKYCLz0tGoa3HQ7qkHxjjGBfmeXEkwqyqO4At1osZsRhpsVovKRmVjGmQBmNTqTk+lWJlQIuH
9LPMzvTdQ5DDEl2MlY6YuGntrnEyJ6ko8UqCd0g4rglB4oCb//GuoLDy1YBSnx/TL/HPP4qtTytS
Xa6M56twLRK7X5k8/ozf22FImH84lklwxQfwud85CvBbd6TmzgY8CcXK5Pj1eSFesM8VEwzVPDkr
U9wT2LzbHSJyrXU73H6ljYLThuUrhXoWN1iDIaeYuF4NhbstfU1Bv9GG+fgvJklsBEeIv8rBwIqS
kPCwlakJvgkK7tZVlB3WrBdWbl7Y962J01ahCQoEHKtzuwmfre2OJoGkYO8y4iL7eKuvgHILRZSL
x1wKwjXV39QZZKmWuNZ8dCBHsQhlXpJtfcuMBqpKNqU/mdC0qZICrOVj2Z/BE+LCt0bqVMBos5uO
NzjNlsXiSm1XKNLH5yq47QJxtnO3q+opXHw/OL6Rrzo5rwSNEL7laiEKBJ4ppNhIeYgolNV2Ogbc
PhDWJVmkYj5/DwaICpNTmquktbeswTSkmW4CsGeapA4lhe79EX5xaRunF9Ee6UJawJW7V11plxzu
+k5ZlZy198RwN/xG1r3QDYat6YybmOzoAhMDgtTAwNnok92qqm/FqEwOZb6U1gV6tKQyd7RwQ3f/
LM9NfFp49KV8Hn+CW8dtWHDEx2Vsf29aRVH2c+FFuANYkoD9Q3Qf1NjuZH3fXv6d/Z7ZfO/fk/T0
NQHKo8W2WXRHsDvlyYH66PjG2Nzp+KLnIClRATdKqsg9hf+MfO+6QXArsfhzLM+Q8fx3fE8myowW
3JKxGsBWz6kVHQfi1fLM/rLhR+uSA/SniVQ0tSMRTmQAzxNSyM+VwA70+z+Lkwx+mbb8kuEGlcFp
FvWDo4lwWmDrFbFYgxt7yequO2qh+VzBKYK+cm/vbJfbDNwZfZ29Dx/aPWsoBV9tLMRvbxkagVNd
ARSf/XoXmD4e7FfnIPMr3dagEHp3ZMU+qhqicWpaeFhnQLjORvcbfG+xGD81jyGjPJs62v7Bt7wc
GK6WjUnzg4nWLMabZzpwpYcV98XjAhcQ8oDeSNFPx0Ko2UxQIj2GAw0mL1KSNPuwgxCp2uGBPD3C
OD1gD51pyUw3PA8y+ojaWtz2cCsXtUj/2l4mwzaJ9GIzlS7YGEGMoryWzqFla8HugGm2GVm+OZMe
s5gdlqIdj4+K/DgcUcKUJ2vhGwn5vrDa3s+TuJ+FqG8OE6blo0d2Wer7IOfTnplFKk8AQE5kyFRb
v7EqinNGBKmpg96DKCwmF2dyUj1aE704sjpucKlZNIAX2mmLuNw7Hx1x50lezJDrNyTXk6i2Fris
mIMPsJ6I0+Nt31kdM1J6MQ15lL0bdCRHoGb/Zz5yDQvyDD6mFhc/88f6S0bOiCReQ5ytL5NIoG0Y
vus/qK15jvwykJ4bJbPAR2DSF0C9GgHW8R2doVK0XRmlHestBxH/Lrfm1zngEcWaMoFMXVWmKRUu
bJxFGeZmcXHA1EUcHHnkkXZgrOBIMX8xNnelNPxF3Byalplr0qs484LKpCv8piQoDdPPaRL0yyfz
3BPbUXWa3cwlTyVFD8i/ZXMRGu+iSjjNi4Fz28F1lUbgei08J0OOEFxQNqOMLO61aPCfuqDyt6uE
AI4GSc3rr/667uZ3WrEuPXc9iwNh8R15/i0v+VTFfZBuR9w3RS0nITmS7kWMsMX8dLGI/+ZHOgfK
2v46HEH3SBaId0PvD0Pgu/UX1GArFbL1ACOCiTf89UcPX0DgbIttH5ab3p/yOaoEm7pnwuvwqU3d
Bt0Qs7aTIUhC2bq5/wToUlTYyOz5TFc09gMb2Eb+0SXOo8XlazyzNwNb99F9XPjqEgaRJk34Pc1p
okcGwguSfojXjb3Lno8Fu6avqbq5Os+plMEQfuEcH1Uu/rylkJUePhvm0TCzGTbBkesRIPXySMOF
7aItuRQXLDGGE3jiF6urTqfiw/JgKvS6eDTTQg5fJo6HR2zXshsEHSkJj0xEdSOm6d+Qpzy35f20
qYwlrVj5d9gjUUW309bIu5bK5FVqCiUyAOTF3hXi3zGEiK2/AGWiBaUudMq2gKrTEhuIRxtoBZf2
IokCJhE64w+4QIbGKH+Lj7EbZ4f6FQgdux002ak8ahM5N84JWnWMBOLHsRcMfkSqJSzecmT5TCtR
WBp6lbKVmuc4qZmOPyBqFogctHrYimFSj36iZule4vhuWmfl8ra1u8eKx0OPsMP8qXgdL91WOq4b
dDoIb6dEanFMklR7ZlnUioHWmTGoiBEnIJZneoB8CGucGJFmNjOiMER5J7xoXtH1nFLz1vBqz1zw
A5RfwGC8X9VwVsL9E8U0oV9MwWaMi0CCC4z6t6PACH71rUtcuizV+tRttgPU4bR04aGyM0s6h50o
m6BjD7dtwMwwfuTTrZXL+TBkE1QLKoosFTdq5rzbHT/h0A71sqJg6YsEKQI1bqnNUCeGI6wmBCvQ
FYUXb8Z0B1x1alSaKSYU/tuKyfjgm9LJfON1qBIClsemnRy5bkaQLFTSzn6R6S1sMMuhlpW2gKTR
qjHr9e973mbDeABuorNghtuEyVGQ+bP73g25UDIO6TGho4Wxp5lEa+mjjCV2/pOtlL64TZ73d/98
RmneXZgYjkZb3p6Mhihvd2y6Iq3ukt6Q72iESdOEtElyzKtEj2MsLHdYXyjC33muxJPyI7yP+ItP
NoO4hwvNzkZFCV3oZLbbeunFDbx0UtnU0Obkutsw83yPW86Y4nZ0ZG4gaDwRrnvc2Ivrjd0xYEpy
iL/kFonbY6rz8HcRBfw9EDZ2NrxEsCcxWVEscAxea5qRiAfSqoHjJwleq/tmSqafo6+7KDZ8v5V1
h6LyN2Z4sqA+xkC+NavR7BJQxGrd8vPSJ76iOycLL7q/oDf/mQR3IbKSKtcJkuHZqqxCBsOVutip
T6BAGxXcW2RLVBhgqa6VKtDsComPiUIS6gZWmOM5Llnf9SZpi20jh9S7HJEx1tFfWFZ7pfRegBwN
0gq+g49YC1HPAIiYdOsaQhyrRTtdzcJrSIRKzrovlifjN1Ne1r2Jo1EaOnaBtbVgDsztSRGxRDii
ZY1d31pjPzuPiuQOR00n1kdAgHdDLyJ9JOX1L5vxUj5kXHXIYT/3Dh9KFVLnSOQ45PlQ64CMuBz2
fDH7jByV4CLGvhOdm9oAbXVrhUtJPHcnrqrcuJMias00r7n9VJa0SPxFvZeLOMG7nUf2koMqh3cw
u41u6R+BOuyFGUAMnxlo4ZUoiwx/BUBOwN9zrl+coxkOHP7EozbA91MwOhiXmy2qfQBE5KJCypch
k6W7x7+soie4jnJbPzpcsTnQxP0gPOioqIXfQ09fVdTxIfJR7MwJFtUiMQ7d8GXYpUMLWwo7Hcz5
ZBQoipPPrTD12RuYcHYZY/uMPNh+hkZmFy8r2VMAnCyfbEbYOWKaC+JxWbR6b5OMbdEhYC5fP8/g
pje+5cLlFqTiZ0FnlV3UNOhmftEXKTiCLnCIb4IYj2mUadI41RaKk+DLNAddY4glvleaJO6OzFvU
U/0FKHahJiCMt1HmpWN5KDWGmzzOZyWcN1G9NU86cAAU/GYfhkKe/TLOj6TpMbOJgdK2PUpJAzII
VV547+Y4pXmTs+3RMgTWVxPRHMjYcb7emwSnvi/ChL5SCbbqqMcvCG0ndgdEQGkCJ5jeVORW0KUN
JeqXdLxsiDvgs5JHgV6NmMZZJ5+7Ji5ktMBwrie7QmmZGvGvnAuUVuhE/l2ZvrPYrW2/2h5L6q/W
C4widB3jLm+dRbOrPT4tPAzgYD/DXM1s4nVYHJHvIm3Y+ZDw8wazb3bF3+WgKUZid1vorO4reMU4
OhP8m3zIjXDsQz8GO12g1qWeSt6RI+sTsJ+ParFeH7WDMPbqXAXZnsPWgu7CTj7Rocv9AiUhLw3n
GpKRsRQaAF3oydK7J2guUyBOdA1E1jm8zSHaYt1Pm6zOQXBujw3rxeelSOjjxlGHPY46kJrBYi7p
DEhJZE8MK5Alw+Q3+hW9pM8LFNDuauw6Ny+w8BALduV9XSeXuUUq4p0nz5yLail7PvAdUDLQsYuV
WSkoE8IpOr8IQRMuZ4WZ1eeyaxGkJPm1Qga0MJoRUrU28m2PJqQrtthUzJ3xEfh8s2xYXJKUys/d
zR5S3FIUAVXbclzJz9tAMz76o8K8AxdfHRt4pCPjnanSr9PaOnynOdcvfnQ0RZdBW6p5QYeTcl8R
om+lCDb445lZ4pP7LS7mamiNhVb72jFNuhoy8Ifl2vdiyfP0sSc2+GgshM7GCQHIWRdtjRponGUm
mduagnVxUP7V4cnekX3TXKSERS5oQFr+wOJBkFN8cwZ5TkxXAg/v7/7K5Pb3VVktW3GE+fHVMTwD
hk4CIA4/2xyP1KUEWWknEagsoYCMSMwxrPpQWvrhYmuTylef1MJoFdpuaTP7rUHh59S58KMtA30f
LTTLB8ZU+BohTP7TD5DR7w1lq0uUL1BvQACHD6oTNPx+P//wzxGrQrGV+kMmPy/WCgzHoM80DziV
k9EhJU8IbdGri/eGML4yXiJpNXq5er/7twYQ66y7BKtqCcW73y79hRxUWKgNEqhoGhS+2ObZfZfY
7E5+nCqVeYcPPwN7z8LTbx/47HrzlCnjXPseNbUM3lNVQOA6JaL+ZHNKp2fQMnvTMHrzpJe/GSxl
8e1NSw+gCBFjbVKhbBFQYKH5kXaXW6cdBAVctSGa6c1KJDuqdRLCyJvuMmWX8ihIZfl5BovWChEq
BUbsySGPNvfcxIE7eKlD2sXkBfoaUHWx5SIZ1O/p2QLgKwpCcT8/LlrzsotqxllkVzWvBKr3m9w6
gxIqc218jlhX8YzBX+8wHqX2iSulFY2lqVBmVFnNdFrxfHmyLiJqm5o6wf3+1suU4VsQPyUy5tL6
Hix3JKw6tM2M2aXpgmMvHDm//yK5Y4Hg1osdoxU3bnX0pJWfzwhqLp1KTlMmVsr8yKLPSd0M7SAn
EocF29PqS7OxNzb/b+7AG02Oi47wrAh+LREYx3eSqzwSMfA4ctsspmVtsTGfkfXtltpJMgAzpvHk
4ObW3u3rgJW1jFKnnlpyUTbysRkaUUzfNuSWj3esum8maDl8gJ3aRKHCQ6SOQ5+OJUls2a5TnP2X
MZryy4dje/V0ZvKUejmy5G3d2zlTtBreNETIEI7MISU5QAqA0YkkNeKJFvoyEZdtjQf2kY9wUrfO
CxRA5kGkEJlBI+62ZdoxesDTCT47AtUzjUaOQHiXz8xH6QUMyenUG03i11FRNEEGIXAOy0qzodC2
30CT/rjOZslvG55lfnfwyjQbyhZnCJpkxKLJIpqAbJ5YgBBFhHy8A0JOH4tgHZowx5pn+oGz0tXf
O1q9jEoSq+A2dl2bTe/Y6IdBmacFlrZpt6iMH5Z7WeI+Q2pZsaZPtNdkbZTrP/jhZ1vJttH+L/rl
PtId5E6pADivh2WJ/r30c6HKin3QIEhpozHBp/ENKW81L+o10STF6qWu10A1TjGpVGuf9exXhjuS
QnAgM1MSWv/bJyS7tfTckttUnhlidEJlHFXIFSzoPakH9vlmc7+oUdgrOqUSQsKV0CA1hoJRQtw0
H6Q+YCq8G5G7fhH6KKzH6Y9N98i8iC+KyZ8GIe1WejvOPAoeQESr1ZtrBcfNxAA0hvccJn4wPA7v
e7MZfS9RqCjaqRVRor/DA2yXT2Y7c7oZw7U/c4uA0wYsWWkYxrZqXV1hpK5AtepERbVy4D8mJbOk
4udUAe8zo5jTrp62lt6EYVQKaCaduo6jG54LcxehUIW+59sdMYEk0DWyS9E98j8dIc8eWOaZbW1d
1ZeATsZoFbuiFeO3O/+0jQJ07OxeBojh5aBsrtMmOadkmgY7jcgdvLQ8ZtlYHAGut593fTkbytUb
btKRh/tv7DgNNM7qKtAEW0NWEbQ2XykmBinL1z7J8rYlFdqv4Q1lAbHAUQ2gjjYAememkWGJmdcT
KeSng++9N4yC7TDqKHGN8sR6c6JhvvSp275FFsUI82O9185l/527ebjEsfTzxP3RGMlMsmIKt543
8sKSMU0O2rycQNTtwYKRx/jqZmCjWK8CE0o7WNGRLfcWK9mZcuzLa9pHcrL/9RAQwuQEi4P3fGDf
gXm4PuVst/THINgofL57rJKiNAqk0QzOR2n66KgDesLo4HUzjSFFHJz8ADCHbe6WYaOMZ2J5En8n
TiU5FpwCg4SM4r79QiKjwPpj55Si/9Iot/6Ki1niK7oW1I2LZ9cLtuARKTfY1qzPtzPmunTKCgOI
n071GEfP1d/zEFmHgGO5Qj/6wYH4R5Khbr5JQiykVkRxPjRxfNHlHfoMQs2HCAahLThdHlGKOD2i
2BxhS3jk4S9gInSHoZyDYmjE9AYTncUTQeoski/fEin4RK3un08DVjL0Z9lmjxhoIgEf+npVU6UY
fgd8WjW7RIeNjIBD94xQOAgM4P2v+YocfAtkcNZlBlmeT/J72uKnI82NLsCGC/05GNRQWxQokMZ1
JEpqqsAzvHdOrRtDMoIHZHQ5S0opsMGIyROloy32z4HXOuMfx/fV/r5XREp5miEeti3gpIcIm8h+
ktAj6nqYH0/LKG5UtqS2zq50BdAGEAV4C9k42noBvYKWnR54kOHuQPcHsi3IE8Q7uG2DNVQhcdzt
Su031R3bs42YPnMPiG8IbvenzjPr/bHcWtTLCREh2WZsQlxFUNl9YnAbuGr+f5PYbhB0yLuAHNgH
UCxrWfpqEel8rAzsbGBzBpAWV8ZrdhzqshQEblcGcq91yWT7n1AuucfaIlwmNOhdTLhDSF6e4UgA
czGX52/aUaArkMvhAiiXR+trRKWV89w/lWDaIYZxv7WuGQfgk4eTAc6q8swyx05FCj3So2hRWPqL
HhCKKuXqIFmC08bBCsS8Es7FzyZZpa7OGyZ9gVj9OeD8qKjhAdwzXQuRgIv9CLsiF9J9FB2jga4Q
PRo+hz+RHjPwRD7jzSLqjAB4Chu2kPqjXlN5rZvd5iUHMrUAn04yAUcLfb1jWKrj/zVTFTWwrON5
HrO/QWy2AxZO5gUDRCZZAP1egASmEwAFvKtNWIdV+thdafYX/sgvHYydBLHOWynXdCjVf6q+jdf5
UBg+nfq4y//s8xo/VHyTHZYA+bQvuKI4fHHcd/rlnLvdfJE9l5/0oIs+2W4E+KEVAE0CPP779n6K
yUbYda38OpHV4dx0rKV2lcjQgYoR61ld0PlwcOoA7eMul/FuDKA+6Gz8slD4uau6Swphs2OoT1FY
h3XzFJEr9k3LFuNlHYUez0p9wK3efL3ZzfwSFjv+EG/uQ/PTER987dl8xu3xSAl4NWJ+fcU4L3is
wwt3NY+JKdHPIMnRWkL9MaZ4kglPYk7yoyG9Q81tePUs3/cB6LxO9t/6tkhpA/c+QfOXhb4apmvn
ovJW57tSVjd0UGmfpQ4X0xPxKriP7sP/AY8Rc3cTnWnMD9rxWxrpVBKVYrhVgpJ6F1yhfDncA79f
S8JlLeq4keuSTrJ9C8VMb08e2Uex2w4BK39tfHsw1hwDd/1ue2VynHLlFPnwDOYixkKLU0Gh+OIz
Pg8P8PTSVLhDHDiUZL3dt15rd3cur51aYr4x/4XtzJlYO7OopCuM499vmp/3+ph/R4FO/be4nLSh
oAAEUyXYTR8TjJ6xmcdz83A6Cp3UbGDegScRHsB9hZOHe85Fh9FOxFwSZraikcNfvh+4uWZ1/F5/
TKzw/jb+qYk0oQ2IA1DKjGHXDb7HTNqRsf3QzMkJ573CGpEIMiSs2FhooiQbo2uJeZcXu2+qgusI
gOPsa+N9+yPcMJo+gHeXl01Wp32xW1dzKt/DBAcOwYnbGdI5OJxCwnau7emOulreI1ubVU7UUBsD
DvwOruC3MMcv/OfAp+v3abHKad9JYhqemCpy3DfodgR4nfQdQag01z6SBb+te1m57EyVVKXgdIAv
wqma/eL1Jvd/KF5C3hwYFEyWGxMxpTeld/cIlf6GfDSRr/PAj0zISLQ0yC+GeBmUeVUt7URPjl+D
55kjRAnTeIjb1XeszAIbLLGpvh54yHyYRNpQmf14ebFulhdOdu9gIw0GCU37qZQ0j8fx0cJT7gvB
qioNyRQ5FlMrY7G7O7BKE1hRq5Ixh1Jqo1fxArXMqmniHCD2iR2rbCqCBG3vtHbvpcCcGZ9rGYBI
fJI5jvlSESlT10e7pTXGF0ZhQo/2d0ymdWXOA9hWMFYoKPOLoRp3rYIr9PrgQ2WMnERbhLHGa19i
9UI6zd8StSuA346DDm6ppOuo8cMUYnqCzhe4L+qp5mx9lJMrSSr9A8KY9bGCV8JnVdY/7siL3CwK
SQVJ4uu1/XfGkDSW+EDmu+F6W8fVuD97EzsWk9ElJWGus8N7FyVXnBmUluTvE5QjXmnzNx3x/oc0
w6tsT8fQRM7wiEA0VtpOsK+4wz+68sT0LJt3HMqKSGp5G0CP5g2O+sJJKBtwHSQKfs9mXFAM9nsV
2t6fPAeFqL6pr1W3FC/N/IvAleCY8ihsxgDNEsFJGBD0Gy2yPa4XVZ2VLp6nHf2NtFAfCIT43Y7l
43x6ADAFrmwHLoUILEc4QDgYwnxJSl8T/1I8B8Zuwbs1UBmBZJYcmOVaz+VYrZU5YF9rc8geaL1l
qvCA3WPcyKCjnToDbjsVtKAj2q9G/IfkjiVosOA6iZ0oIsHvxT+w+T5acoN3teS2ly7+Bgld7N9Z
xAlc4Q15LbRHGLLjW7w3fSTfkSpSM0U8NcK+Uw3ByL/rhKZ7qHf48psTOQuOw9ntvXeHN2rDCWUg
RKwq3gAA9KbQmnCmlsEtiHPMYnMlYEaV+KSf/aE0HY7zX9NKkT3X4TcTmACr5vAG2JBzVuNTKUMc
pYyB8bo21jBZilHhzCMtiTkA4aPTJ96VaWomLH8c1mwWIf4OyMGeFAS//6B+myMpBFM9u/ajPZgJ
cx9cWNdcQTqUMDIsSabhyQYmt6zX2Tw7MzKANejQa95hJYcqKScJij25YUHNEHrFr+5Pjuqqdtch
U4ma6dKCUdYIS/BszwhydusAqA9DQNIRjwBptGpND141ooMwlaEm+msHqH9BzbkJyoFAJV4PzyjQ
9j6Y6r+zyLzCClE4HGkuuLtY6sVKglJnwkLu/EZbwsMHRztjCn4DwIYOicmqtZXMwh/0X7NcZgn1
R0IPB5C8NzsWgygHpwh9eafwiuH1hqzepMJrsRYyfjoi1Vc5djnD8ZRgPwatYfE19H/QeD1Rhghk
1LjflMYK5TkLP6XkN9HU8ulJ+SUE0oCcSwQG/V2Y9pm2TJgD5f6O7kLQ22d+soY7DQeiu7N7DllL
kRv3SY5gDC6pTOX80uopxDm/Jnpk1L3K8ekSl2uF43eTzO1Ty5kBfY09n9smsxG5nmj579qcfOvd
jpYHu6+7ayMZwoFhhXZyKh56ghTaukECyQUDpvle3Onaa/DnxIeJbDfYWRkBSQicFx02PEql8eiO
y2DaOelf1Va8wD3A9V1oJIAiSlwAftnXeGpPw+QdPBmjDS1Jg8RutKr04+YtXN1cD252uohOoZF8
SM7T+4ObaQcolwNecMHeepPgX5UKkEfQ72qRCF17/az3MwejQZWfNidYBzfUNtFpwQdG2Kqt2VaT
2D5JKV6ecSW2a5HvPCwn51Y6nazZbqT+mI8NFWzZx9gebhOGVr7EOQTn1Ptf6hb8DbqsBsmKJDd/
Ka7Fyj1rYa5J+EwvPvgBsKMWMwfuNGK8kLNOSuCcLHu0tI1GYDu4CVsOKBKPi4DoTkzamnR/M1C9
0+DdaExXxzZ9y2Qbgrx2zgnJnyT9vYByKv8aE2eDlsGKu4DlHkJcSx5K8MFe5E+QRPwJ3MMUGzim
ILdSbhoky7JFOM11CZCbGXywmwUtC+4MmErSQfCBlqZOUUBgoRrp+iu045F0DL2SocHNd2Che+dU
BtRp8Y4Zj9cnQvSz9shGcRvVBEuhOLdcgFrD9xglv5uMvJcd0F5dc/3ZznDLrbsp2QVVH094tQ1v
vAZt5gmSR19OMkDzaOmrhApAPJkF3PgNTKxkidPKOQubfaCBI8sYrDqCn3iYG2Hlx81MC2wCYMo+
8nufdu4iKirBsgrns0mU1Ucpsvjwt7IOX6dkjXz0RaKfQTlVxz0AOnmNODg9j06/14x+GJ74iBej
eGlcHqk7XD7WQq9aMADRTHk2ma/3Q7EYA5L+fWVn/Ebrw8YWZkrRsishSWn7jpbUkBIrXTqV92UE
VoKW127DvHumu25X9cj9U1a4iC9XOHgDFsZZUfPH5TTS+gRhocgjbI/YpXPNxeAjhCcAwM5Mnjrw
WxIy63SY3Xf6pZ3KxCqsiqfw7a0ItIonhQ/hAvObv67ZRNfxxbF4NrJE42fI6YUJ/RCqvC2i8Zfi
7gHm/a8Kjy4XeiRoBgwDbLcTjCjHnBDmagEI7rvv+8+8iS6x/Cw6cOyH+TEIammL9m6qqn/4JRPk
mdQQOAibQuovr1fcmmtnKKMjRia17ULY6SoUyKyMi/ly/FbhwZ3zE5o8Lm0hOiH8odzVroMlAlbh
BietGmV3J9C6bpINFQIfemRNDRksqrWEjRD+yk8U8UoVxfbpvfQAllkroTPRYHmRQ0kx2jmzWJoU
6bbZeQfNG/sKnsUk6LzYeSrpsel1NDEIrF6RJVx5pv/wJyI5y3o5plOlh7i9/Gia5t9W5nZ1JhwZ
CNSvndrMj/SOnJ7pxPhEIm0Rlf0D89Q+nMQIWLky3b9QzQ5h+ecEovPnFQikIB9tHslp2N1of0a8
FWe/moQqvFIOhVtD3hSLNo5cb7U3d0vh2EpynvwHWKAMgwzO/JfAxPPJKLM1iUfIBTH95VxI5gv8
IEoVyV6lOSjs5YMzexnawhIeYT3hNHpW/RSDqZTSmP0NGnfbmxrf9UyUOROSm7gvpgUrpuqyhoii
QGZ+vgHrJIoVfqp8yXUIzMilxP5HprdsqezOyeNKyzOifVOBzUL1zf5GikLs8KCuTrT+Y06KT0xv
H8ad6ucH874Y4Ca9PfelHIAuBJYeQYP467up9HHnkDpR5gvH6U4szks9rsfqE5DQcks7wfe7eme5
iq6Y10LQCqLLC1GOPaiAaKZziPzqbS+LByR3YjXuzK6K+sFkc9WNUsIIBs0jDrETKNx3INA9y8dJ
keOW3ffRbGpMUdMIOp++vpnflu8vll+6G32y5i1dI/YRJ+DVLlQHI7n739HUrFVz1Mc1PjilE4M+
8lh3S8izSfzbYbiU+mVZ9ZAYLLf3vjTlBJYgcepP90J5KU83dBtq/JHOKCmUzbR07Tg7ZROTiwN0
X+nY7N/CVf0Et9sZlKoYsm5V0gLgjqQvZ/4Pi6mZh2iH9byhd7jQGluK3+kyUWktS4/nBlc1bN5B
+sLcXmxcqIpPVXLmZYSeEA/giQin0FsCcG+p9DcDyptjApu3+gU60ZCgnWncwuICV0AAwhCSFmAw
b+MtLNHtmB5q2DR0QetvcQeEeQaMSX9ZEifxmx+Rez4292J6MpERa8aJDo/cz0swmvZ2dF10SJ/x
fjLXQ/zzkLsWrWYEy6lMImeQpY/peyGTPv1BKPPHQNNhpdEbTvhhc5dIYd0Eu/IPXU2wes/OB8Xw
l00ApCsBdQ1U+pLLTs0ajhIjKMNzKzXEm6BYQJUPKhYsokOYu0t6FU18Q/bP0oRTYzex8Ae/Y8mh
RgdAJY7pdQGuzWsCx20N0A5OO3y3fGt3ig+2EWBXATWcydF5jhGOfaUhDjYyRT/1nXOWOrIJZG+1
atCsUb4kGbyXUHog9Rzwic9LDib7ftge3zvXwRsl1ntawozUq5ziW4b53IM5FVjBKnDfJBrNrc4H
Ph+8zWmiTAHfPEo0bT2LwfzHeODsSYPxSG7ANMFe8BfMtxhY1c7XGrzPlk2lZg9CHVKcOAzWaD+N
JalORHhsfBhSYwiVRoJmotBBVYUIVgi+/e68JFBr5B5RaGFBmd6hvDcpMwGcrICeFgNr5zepp35R
61VQeV53rd37gMenqALT2DIu+MLLxg+aEABAsTeCrjPeFtXwmGra95yKs1pj4Mvb+U9BeSpwxCrn
lD/vE/22Kyvn20E7gS1mRU2cZ0mkNBnZb3fK+noyzCuJgAPdK3qZ4C+J+4P2I4D6UclS1IPqtFp9
uVWiHi4KK/XUKIIeQUzhj9cWLnbBwdis0bouTp4q+gqisFuYE59OCN469vC+rYsDkViHvybULHvF
YL61TXdckclX6XR9/GXtDwNfS9E0CPp6/ijibqi7sfLgvRyTLSAGKKKAFZzw9TlAO0tt4bCYX2uq
2g9N8S7zbEZ+8SGojpZ7dQ03Osmxy0uHnn92E2zjIn2RLaYjg3ySkqmSdyM7E2rS0uegyJCWGorz
E7fMsuYviiPM6opf1XkJoaOymIhlOsJN7RQ35FLlwzHEvfNWUeuBgUxpDeMiq4mQdnuDos374P0v
6LYV/UJmdUaAD/0l9D566nVa/wqSR+Hs/RO7lWvk0iO4fZbjuCikninGcsqcB9J2dudl2k0tesKV
oG6ezPq/Hj8+yVVS+75wDOKsC5e9edgkJc13IHeApGe8TY3S59MksYg0tfp7lpCy0Oo1u7xSPNT8
rzjd2eT3tf1V+CfsC8qIkpQLvoIl41X2LetRbA7kI/N47Me3ty75k//h1lozKmMlSu3aXtogX5QV
oct79fSyl1FSTdfRPXGD5j2N5anjtwZIu7XwRy1mMFRuLHkoBij/vlxgz3R7v77PEyf7FUpTPCSf
5phKTIZ+Z+y6GCz3R8QiGl2rKnoZ8x4Cqu0Fcz6RunI7N5F865BVBLDYhdyZsp2lhCOc0iJ+W0hj
9SI8XFLnarjrf/vHJLJzDhpX+xPUkHAaeROjlggRX9Z7225J6H5/XNsQu8VcsGaTQ2Z/Z2dgzfHC
yw8LjzLYXuHtWxk+XXpMMcvTTJGoo8HQCrK6+4QbiJ9SXmqk72TXogNCy59fJCUAggMcxmZ4U1p5
84ydfQzXNI2eHx77NN+nk1uBBGIL213GomrzHBwRrDqcXugUIwCxC7sHYCwxqsRJ8d6AtQqVY3kf
8lSU7AUYotkNxkpYEjKD+RpyC41NI1AAvQfz0BqdEjiOhJxGvh8kVWa5vZat0qx2jmUmm/r9OgNs
VBhffdt3mGzzfxT1P4S+EQJFCrwvZ1oFPB1fJcLuciz1qCZik1E5Eb+CnKN1YJRMUepiTyAYmsLp
01LVsab0z4fBzD32xAcq9Ewa7yutS2nhQGSsw5Gs4mM7BMZBffRBs4Jrj1aDFMZqPFIFefj8qVkz
VfusZ/WuDTGmaA0fAJLEVaxSrQVjKDZMDWNwRyxfPxVVmna0eXDy58bN8nU7di1qkUcR8rSU7kVu
o8k+CjfJm7zNG7fcYxqli5UTy9j0dVdXr9RqNaK0Z68IRL17Wh6pUakjz8hi5DhzTmOtdifXnBl0
fug7bvpG0I2IYF5ddawR8szQZfswXgX+y567nZxGlx8aJIbReLYWzvtU+YUXECBfMVX/7kQ9pwSt
ocvI2O6beRZ0b2i85C5/Hk2+5FIsZ2++LxL+FSdxkH28JriQ0EA1c70psQpYt/h2/cvuYtyZAhzp
kv2Hon4aGmzIgM4fxHUVpjAExjBfNhUtwrdhl25YlWytfwIpzsJYb9b3cw6aZhpdmEzn5K/BtOiH
YF8CdLmIWl6IL5IQ+7LiOtvvA0ASICxu1H9VIabD7RMDdwmrxMbyg62J9Zozk7l47DTJWzrYD/Ci
Z0roOFrbyvo/K/KAeKEeqIcKmmE4bCwVk1428je7GKNXPKqZfmUVZTscMTyL2c9dICkfgwpLPgy2
16D1zosQxXvIjYl9vlaKRLs877M9luf906GdgIH9lYg3T/9Fft3nYYA0SZfve5pw6Dss2s1oa4g+
fYMe3VnFs6fWkxeUFpBIULk0OdGz8IWVhYvcwDeUT/hYCFXnuDS5GlTj6BBlgnC7fb9Lyxy/ZH5r
h2nXbinLbjkY4574L42ZyjKyNSRMXYSVRde4M8HnFk2mjsT0rCMNO5VQDGLDibQNg4A6dcFe6j44
yjCHsidMZyZ+mQcZ/7K0DcmV5UoCxWy9i8zOnEzi5Bza7DNZ470q1waLwcHx2Mn7c/+pRwHKKj9T
iIW4wNenrYzQDqoyZKz1d8/LpwHsGdTdJA8MjhFFid90nUqAwN612bchNHqfHRies4V2+q1HszQN
ARN0rStWihQ80ixh4CxZ1m2Xc3AoIrNHFywipCz/eoUd6waLbsFR7OBwgZ44hfzrWxSq3S+hV6FT
LVYv7wp9ADR83V7Lb3X436RHdzSGt2mzpNUKsfGiue/e6HWDqqinh9MUAPkvfTautYy+AOxWYoER
uLAQBG+kZbctTlmpi9waq+TYfWMpT+U7VqHRII3yNC5TWVGGF4q88iwqRIlT3+IyGG3n7MLFtGjV
mkKeY0lLNS2Box04GifCr84rk83eGGKW4iK+JFbL0BGL6q/XolF3yHbYHAuHdx1C0snvJ6kxDTRw
21/QvN9wjm9qpvGJX99Sgi0+0k95yS/Ge69fF2oKTFlPCHfFiDaChwpNVBk4qY5WPYbzGG9lSZfc
K7Jz+AG7mOXfMTf/4cmKEcatZm2/yzO+i7TYP66cU7bTyqQyyItwys7PILow/ZsDqb+fKqjrBSs8
P2uuOXxW5Rb/TXeHNC7SjWFnakjyUb4dq2NGlrPSCwZDQ0Ny7ZA0A2ksAJT17E9g/VCGSpEhI0Bw
h5sXBmZdBX1DbyimFeC+BgCYT/zKefBf4z9NIvllNkvfjVEGGgVZKsBVtUGIFHN2zwmwDGsNEQLf
QQXJqANeJAyETtLWH6Y/Zmj/WGLiFcuZdQF6UxqiikIdfG0XEalqAHTNa6+5IY2LLjxzDMcqYuYh
IDCBVB5gSBm6EeeFjRqULpfgptpZAKEVqdZO3EQXuJjsaTBcz+8/T1Eo3CQJc/u7elavvQsIkZiO
IYx51JCmES5A3qx8oXDVTbwK5yHceme2n0g4c39LB9SvwDctKVVDoX4rwuMw7F4ePq1gIezLFUUF
mxEiaFVL8oDpQDDyuNHeIa3GaStzAlMurGceINSJ2kjhfT9HGitsreSYFC+zwpxHbPyCnuahGMX/
C2W6ZZN2KAxoG/wWboiwhOG1PyiptQKWuu5DMpesBUtSt3nxamNqv3m7YWPPf1bEGQeww+6z+Abv
09RVE+WAxEWYiJlAF0QPsqy8y0TDJXqeAc1E7tLIATY3gwx1t7/yGQuHvZyhTbWhSqnXJVWO4bDL
6cpT6ubSkxZX5Qb+y0a9CfiOujykX+BJoM3HWwMWwXtJaaUnLDBerFcczp1TgAqDripiusaw/mj3
s7wVvoMmzWuQ1VbJuL7Nu6VRXZif6/SV4HSJ7RNl2IM5y76sAeGI8BAl/62YJuVLdaI9HDGcGJra
T8/saeLD06g9kfu+W+S9H4zwvn2Oj+3yrgwAWPOhWvWvbOT8NsbW8uX8PZUS2T0hkLnN2Gjtld6M
Z6qvAA3VYT2geY1faK3/74jqKyI4P5cCpCYJsVeAmj7T6WnkInckQgQ44s0BWYQT9Hd+f3hbtdRY
it2JBBBVg7kkpO4SC8UOEvX5lJDcz0p0OTaIbD6Sf9CesfOH50/Il1A2b5ZWRte7JtLcdrq02hK6
CBwE0aa6XQ28J+flrJPT1vsQ80/2Oyzc9ioO51liW/ASe3dC12G+ZUUuoPvof/Gwh4SeGCMlVovb
BeQGD0nh0eslpl4fxe7gS4bh7wxWa16rd2q1TqzTnIb6FHIKeb/sXLc4QKLfpQs9uqo1N/JORQS7
YXcZrTAWl0bhsstqvY9woOFPe4PHU8v06JCnLC0Az4W3/irSONaZmAUHO0S2SsTkuJ3lOlA0adKc
CRCI2rdMRDM54yYVqVx89AKD6HOLiUM963VH3afLQrfCiTr2h3tt7KqRbdc7nb+mtGubB/fAK+Zb
I+/BisrfzZ5+Ibp9xfAYiLY0Y9WcyWGOMB/zGuzQPJGYwBBcPl16H/gxuKdMvinf3s7MIK9WB3ZU
VFHiE2OEwu3KZ5IlYnpPO77EuPF37J3ufXcSXiMn2DmALeuqkbqdZC/cAI+Fuou7AnLrB3BS6yyh
JJAZYTn2oDfi1gXKKHkZGph1v+gsd1RV3SBAx+ig3bXP9etVbEYW3cg+FoRb6i7F+w0cOmyjQPjM
+6Y704Rv9brV9MLzE/DPzBxIttddzOvhbBdsiVPbHMeBkoJp9/iUh6hWWc/J7aWcZQFnAcCmPdG/
4EJOTW69N+R+b8qrnJzme0sqp9XOaWMnWxhezrcKilDwjHY8qeBR/sFutGecZN6EQZbB+YdgEvZf
G67UKVT3jHBXr1QRib5P2+1uMqmlafrrGdeSr9Ws3/Dw5vr/ffT9RoH0D+o2XwpBDie7lbs6dZ0v
V/w8+Fqo5HctcSXQWTo18eZnRaFF7lt3Nc9qD2UatdHxQRdhgk4pGhBGZffRuMPXdCYVzi7dShJL
xDWCU8UFTA99LroHeXgNyM+rf6wgHHrROp8f3oohWV01S1gEnpanpFUJXh/ox8mlqD6xBpryD+Jn
5Zj+f1kzPy+GIkHl1H+uy0eajjU21+2CC35RBXRTDW3Y0k0xHKgxBhdcn5hydD3fKBWWUg2sLu+l
vcCdR1ooJQ8sTC/wsyoyUPWj5A0vsgfcttOquky4zW3yFssseflf7GHYhIPLMXFvFluLk03aAEl7
Bcvs7vnQrsYrC21inuK2cD9+/4xd4kLLjsZiXU9HJ0gBHYVU1o+MJn85AgBi4fprQgrmB3628x1t
ULfpWDghycaFOx9ldfz40qtgz9vGPJGGv2hNC/CRsXTK7WNrUPhMoQpdqJ2WR1jvraAG+NeLe+Um
T+5G870EIFqamk4u/YGVrZ3gqGGZVU3z9/8PKemy/2C7rTetRf+SFW9O3WWuNmIhnNIQlP7mhkW2
cveUallHUyyFRnQvMDmhtFkBpG9p1FHKETa7fn14BnEsJ1BQCFQsqKupY/nuq8pyF1dxFtxYD44k
5NfA3QLxg4e5St10rTBt4USlPptfdRF7T7rGLaopzF+EOOymn6hRAfiweG7gmqNp4vrpGO3K0qBH
M+ZHaRmc+xspHZdOf2j0NfspoMaJG9H6arcFELmcV+87bsLZxugCFwjtF6ddI53TX2qrnEJfSYiV
OIotA5Dn2JT5Hyb2NGQkYE5IYoSYqVavOyjMigjiLvZCOgpgnGYeO0ORDAR+3eiCjIq9+YI6mUeZ
WGS5G3Cd4niedcP8OAerNdKIHaoDybeg6g3ypklA/512qK5dJCZLoVdc7oUAk0QASjqarc8j71Id
9bE8woYrGCu+76ghb4AjXkW318YZb4K65QMdvnLj9qgvI3dbGIYgNtJsmL/Fcd5RhUFgWVb2jlqc
BJfK+JSjgTG/k+8+8QIGYx7ijUBWchl+HjVCGGBwB24vOsOZVXhB2fsDVK/Tcag/xuI8OiCTTaWb
dymqrF7o11g5MCiEdEVx3sIT/mp4KdIcdwh6lNtD4YdnK+NQrWqXBAOs+6h3UJWTriVSG/p5w5cL
ZfypiOzNUP+aYO1MHPA/sMi2OrYKGv/2bFT2vXAVCisXUChs11lfJOq9yC3eaNNTcCAgq7YztXrc
G6NRBFNoh2e/aweTue2uGi51dn3DpayGxasYOQ7dkdELtkI/zRQ4DVo1LFYIGeB8ovMZKok3+voz
j2zLgHejD8Cbcr2YdQw2/Kk+ISNnr5Tl7tlmKSQy2lqOAtMjnedCcG+qICIQRP72hSzn/TrHy5g+
IHOMhIG+2Bvbh2srRlNuWS5UWWswnwbthLDOGu6ChCjgbewJsnLJ83fDmqnQMs0Jdw5Y6bo2iToH
3CkTDcu33TYqMuYQ2l4Rg85iKUAJHvdxgeQbFRpHc2AhGV+b1GNNsD+HqdSj7gfZmKkq8C3ojcSO
a56UMHBlEUcx5VuDmM9aObVNcE7vw0Pzt/RmLOfM6EPBN2DDD1kleAiJcq0lhKDo2qL/aOWo1oVo
KO6FZ00NuqXuhA8sJJUdK4QfiNZlvh3yseUqRRUggOcMjtkDa7fGCsWvO17hP/OwtVpZeVKbJuNE
eT5FeSJ/SEZ2MUV6pbVW0jrfvKwpreFoc2yUS0Aihn9RGdJs/ZBHYbvmQ9TuMTOIf8ejxlJVnfZ1
d9Ny0blQ2sgwxwny68uOjIv/lMDLf/A2vFLmq/GkrBoBNt7FS/yBlOcqKDM4XRLxSV5YNU4p+qzl
QGUCwzs/Ik+4ZtXaRIZrydU2YrpYW1o8oIpdKBAnZYIdIQoQF36eD4P3agAPpleWO1zFBmPjYLMu
XTle73kGXsBR2aL7dCj9++waw3u9n+UcgTEKGEwT6ues+vhSmQmCQ6aL3YKH4NEGf82zsgWTZh4A
pfkPy3CYqOrgAYXC0i2rC5X3BzNfgq49eArnpCV7uRV7VOYzI69uzpIUKqCLJr3egfwBeQpVgsNY
atfr8/BgpixywQ6Bu1hpbrtY0FSHF1uahLqU67tHy0r01/+Pnk+1zg81IYlYOvc/IgQVKLtGtlaG
YiRHrbd24C4Y6xgjlxuuDuGH2aKEhLUmyMEJL9mgnsfjZk8P5/rct3cxdJxDUoLKTqHrqdGXcPBg
tiLT0JVaJZXGWzmstyLjPq8cWwsb4nH9T/Az9/j00KTkR4LxfFXSBRnjf6y6xIAAPFM5L3gy7czB
fVDAlh1Rqh+dzlkZQerPdLgfnsadhImB6EA/2cwXdemfQVrZmS61tmGq+5nPpgMPGNYr4mrZ6AjI
BgcRqhy5Rhk0S5ncVkxZQapeTjDz7tASURM6q54FotZNuYoP6Q+llTgJTaJ9KUQf4xxuewy/TVLW
zlRLdPxytMRdIQRab88yvcHp85O2r/YY82bTEX1RurOjO9kqei7HYnOoYj/z/9NxID4FIzrYI+zs
FdmUcsVpVj8ud1DOd1w4GMtYa1yO9/xwvjDpWXPRKUskPgTFgFrrOI8tXjEfksPNQl6/oZBcLuar
kGAhvVF0+gk8alkCwJl9B7/L+TJawNtIB8A6Q7QUcy8WEw3/fooJ4Tkqz2VwrUpF6Ux9D05NBzRW
oYpoPfGo+jo3yOns2ECwstm3hMNG6UP/3ss6NNamIKbRwIl1DiLsb7uEuxC+l83taMzlaAabpF9P
/h4WLoPJ5uxHGauygZj+VmF9+Ug2165GDcpjGjS2Y5XUWX+XLfN0k/kNZ1H29RKDG5TD9EBIm29+
AfNWaICY805nGOvIotogonRxc3gTfafhZWEeEwxjaw2WtnHtcYdsEhp2NErWxFzeb+UzS6CCjX6a
t9s29e0thhJHTkY86V88DnhRHK1OSSfHdrcelZhXzGzOQq3Lnfl13wEjipexFpmJXmCnYHHq5aGw
iUnYEmjpVhZbNa/fyS7nZoodf36siQe7ZzjOW15OD06u/8HVuzwpI1YzquZ04o7gnvutR2j1KcMW
wJrR65SctZl5yFCrllTdoRXzShtIn7ctRHODkaoqxU16Uh0XMgrz5Vc4jSh3VSYjzDP/N2vMJXzR
MV+hEc7lFkH6BSOsRsQk/7DFM9miNoD+NP6/g8zgZF4OxgsLLZbBkYxZlBYS87m9V2yawOrw1pSY
4r3kxvYmqoVHgKU1t7EYz3cYD4miKC2g23vZhsxZc/JbRd6uxu9o5or8eeu+PfwwUT230Wt/PlA6
CS5HCW83wfyNHd5WrE0P+mMnXYPQnaQn/tsn/RZS5YwHEyRa3WZkOpwRWM6iyV4AclCBSO3wGG9d
aav4POeV87YuU8liAmRyuV5OTez/dL2JQJpJH6AJbDtPChjbsVUjOJnNYGVnR+LWBHFBDrgPJz4/
ehdQAWTclstquCbCeW6qSMO5qyRCeCzz93eX9pg/OluUAO5ejcka+UBscyryVT9rnNOhZeA96S+v
zJHEKXkXaIUkCXWnROlVHGa6eNtMdYli3i1vVRqo1ycmehy3JR0B9ol6jKLBn8sjKe39FM/2sZgc
jjKF8UvrOSRSBJM1DmQbkb6OIp0iSwSwaOFSNGMVGSltzd5KzaJgKZtYmhtBlSHqenxiR6l3gtrK
pu0eWJ+xwZNsJu4KQMO58YEmqJsRx9eHYQPsApj0wGhLXk0CU7STpXjenNwThBUBeusS3iK+Qqml
OR/nJptfADq/Ooyr9mk6eW/M/RfAcxemdSohwWTdnFwNHgrkEFUnSVSh7oDcR1p528kCYGnypn5p
6UZepfoEPMKTlUIvn+EkZ0KYEZTTVO+pOg3WhJbDUBQ8LkkniFaiA1S8z0h5BlP4cJW9ez/hIPUi
MGIlZZ5fd1zjAJHFMBt0L6iuOxTqYxC2N1mprwtBdT7uE97qDeppRoM4vT+vFGk3owlwdz5OChDb
Y0ZwcMtVDyjX9R2w2zqplxfUN7T4EDEVCv6Q2YN2FMzpiHeOBvOL+6Zrdt7sgu0zFc1+tMcQVnR+
DC+3ir2wss2qOjTKiX9Lmf+OMotOExX4AwK0GDbTWdIveDRfB5s0yLXRgTdAfAN71gjJWJziemZ+
kJDv9LEAdGojXWaCuSLxhcP+IcPGkdz2JAQjycHf5xWPFw/y6d8AKYqZ/yTzVY7WwonIjqtM7rdB
BWduU96Mo7U3oe7qcp9/rZ3lU9tnvUc/vXwhZFSr2iISD/Wp3GBI0QLt3OHmsL2l+ryp56juHwki
2nTPuhwlsAmgLN32AyRmRUUQ3UXWIK/fTjrt9AVDvb18uZGmadio+bbKMGMQYVJEMLW1YZnvr5Jr
xXs7WXPxkpg73tOFji5Yww/cLaZD6qHCARspb5J4ugINhDXEUjrL8EvBRIO8aRlfWOjh412xuIJj
mUGpQTPa5mHcMEie85Hm0Z/YJUB5Ez4ZSuwxziZmrAgbi9bfRPb0kQm2X5HgQ79+lqmTQc8be6HF
32A4NMQITGMl5tf6rEGfJ9toD1OplVERmawZLvi5pLDAZvi725MdLBizqt/1RPm7F9TkncMohKNt
L2Ik3Ji6AJKgYuD5mVtvFe51rooKy5mHI1z/lwQLUMuY4BE4hGSa9sqpdAfXAJlHg4NYxWw9SKGX
YCc+0HzGFTg5g9x80IN5u7kFEdpp6qb2zZ1nPxK24pLEINfDB4guxKIuv+U+io6eQNYVJRG+uqXT
8OeiqtnD1Q4JgqzmkXT60jQbu55/LWtb4yeXeVruJKo2sKif7lwSUbBAQ90bfWCVkQIKIVb673Lu
KJb+I8kdLy0OJMGFkFr8TwTKMlsYOOGlAiuCsXzeadVb1GinLyPxYVL1aI0PjJzPjbsSxdyCSCwj
ybTRpyn9iHQ1Wjkd6pLeQfQ2seKhxkG7s5IKcfgLSPsGhsWyqBzTPfKUYE3KaJblzUOslWVB0kVt
Pvddt8Ly4DQsMaMj9R8QeSrrDgAyOkkIuU/FegTVXewvAFSPUMnval175S1qgkWOCNlAu2zjzvqj
UDtxP5tOkI1/P1brsP2fBZgoCmLLZB4p+wGykbwHfgmJM7i+5JPpL+ZI4eU5/Xow151caJemVA6e
anmltrRTZphzk/dIIo+wdIj/neiC/9GBwXowSzBN3HpixYTrrPn/FjOmiKQT2xZwaLE6i80jo1t6
/0ziJ0zVh6PK/Wai7iLSML3oMPC0Qg9Tyjf4o1eYNwXneUTxlxnXR9Za2dFt5GzzDwmOSieDta8R
X7uMdlLPJ/dMlj14Y7cXHGP0/cpAGrk2X1Q8FApWsuhQVz3N9yqxWd9SOEjvBnJvPA3hYlreCIZo
XELRdg3Qdjz37IBO/6AwbOO3YhluSblilEebDZGGF1lTZ9mgnoYDi2aSNUz6HxIdgcetfp1ggWvE
zq+04FAUOEi7GkjyKMR0+SjnYojd++dRtNzTErFY3tRP3gbEsTJs+XACuZUmEg4yjTxbZbMJJBm3
khphoV1xzsxFZwKLNNQbMk+QYdSVIW7g26ObU2ERHiWlKZ8hMtaSTXmx9CDqNASzKUG3LiRjZWNS
sB2BMTtQk+wen5B30tlhJv8zczMyx76dNL698TsUK/Ixfio7BiYchP+YGQb6fLprfOM6CQM0Amzv
CVP9OAntwfyETv+1QKY/kFCxkXQ1PRqEplkqnyHGg1lOFnXw5mv2ppMhRBphSpRR0M7fM2AvJZPD
rfZ0rrri9cdKSmeuzByNLuUczYVNPKwmtrnQsjCFB69fBXir4dQyYrrW9qkAOaSwqlF15X9U3JWL
8F/0M6FFHvnLg5QM0kkhluXBCsKoehpk1CYeuENOcFVOIHRKe3xr2BZgjzk+kkW3nJcZmh2zAdb+
iG2U0p/hriyK73w/PKHDSuMRyW2WOZymkJ1NJ+DNysPaO4qctuVEDNlTI7j5EXDgqWlkCoNqT2A4
CJYKZ7tJjIPpllvco72H1cSKnS7KHfRo2ntWTz2WlUnbKmcNox3TDaUX4PumiVETxn760ET8oaGF
1ZQ/k5jS2C/gHpBb7S4eRY6qP/NpMoQfpK/fQsm4V/NqeojXW25V1Dd9AbKYUiKg2VrcStthDCrN
pA0QcND+pjVzLD5E4NLhtRu6Y7tdO1M2QRutc0QJ57QQ5gFHaaWx99Py2eQcEIAICnuyQPMAZ0aK
ym9KC7jmU1ETcfgNy/Ppjd1eY3qTljJ9mkRRTyM/6jzPz/8CSKGwouLuVmjQq0g1Z4J0+bV6e4l2
c1To4WaOFKT2o+STnJl+WQqrX/XRNnUW6qAsyyMlU3zoOsIGTXyY7LhuHgyCYAkT1V8NPGvVkaIZ
ErHeKj+tH0xpFTAoF9cR/2jQ6YHBirQO0q7kc2Ght8SZSbvhYMNV1OBwUeNxEwtsuWLEFUXIQz/v
1LND7HXY3AN92YdqftlggQRt9D21i7b7+5AcQVjA9RU7Sdn8NjNOBmpM03AJW4lLsOSFOIStEfTn
Ln+pol7xJvnLWoO7kl/ib5o88m3BLiRP1Z4Hiq8t/bUWRjV6H2xqBjCouleNbFYnjcSyhQd+T6Wi
ukRi8zZdQsh7dqTFL7W4geRgNiVqysGTE3JJYG1X7024Ycclfvxrz2rDwkgEdqh/C8gdMbRXk7T5
v+duETf9iic14rpi3H4Dt4Oj5o1Qw19TzlvtQN5mbQQvVwT6wwTdQvjVusFTJ5ug8fMNf8TYSWed
+ymf26HgATiCeOn2SRExbHwvKjrJEFI1xa5aQonXHH9NlP4T44aBNJ4a2F8Jkw//Oc2ikUgnp7qb
9PUfCFyLbaUxeNlnQvNz6/qvFGV2sS01a1b6oixz5TU9Hzn3cWoBdKG4jgwMx+ny9fTEegq7VlUv
vCipO2ByR1xHF4ZCvw5K3JKwUt+HbDDOZu1bBSTYdAd3Iy53mEO9505QJsfvDwqZSYTg1G3DZWK9
Fk3pUF7tlpK8GE1rNoT4UnwKPfbk5us0O3XG5KZGxs6P+0CHKsbHktkE0sF3d8oLpEKSLoPZI4PQ
QF6psqrG8u2FpGXwT+lAM+JwftYIk6i2Uuik+e9XXYfWYj9BVxQ2uuEZpEHQiBe67FkSS4M6rRQ3
o1bldwh3r0DD8Slk5Ut4YPF7RNnm9xvTitDy8kD+bVlYsoJJle9bZu8S+TJQx5Xs/3IGhoBB1aU9
zvVi/5w1vKskoq08Y7N10JSeZyXjZNAXeSlUSw95/1CcAjsFhzJVCJxfuj1kPjmOVkmp7BSS3MtG
+XHwIMGSdTHzCXFr1diRxeiDpI+u6JEqWwbRMRUkcTpsyHKn9PGy7bSwmJ8xv6PYYXGJ3O+QzIpY
xWUotsLB2JnkO/GbplTLgnaLS8JhJhGSyCOvk++aqsWIbFTXBCcF7ZRE3LGnfkb4OYNQvKzFuB5D
C4EC8lFZ8WPzaWnWVoBtxWGlaxWWWAlOeqbeN1s6mQh4QRXDHOnX3acFOCtn6PzNaLDLwFG5D3+/
rHRnDPaTgbbCZjBLKrtYXVJmzoTDsk/mR72Jtf4z+XIDxXb1bYD6Awtaq296mfFwCbflLQ5oKFfU
YjUtQKpODVyOoGv3hwwt9tFrPvN2uZqOcF1Jlvfp1ZLzc6bLT3FHET/QOIWYaaPIy4oz6mRB9ffE
Qwd5MnO2hD9RZRissueKVwS2gCt8fRBe8fMiDxrugMms1cfu08bkf6S+lzN2rJyaWNoNoBn1KYb9
8Tk6dTJDoSK3wl0MarowrKu0uLNvOWpWVeE/zyp6RWjhMqGFsfV/XAZireW6Uk0jjro/jXws8shk
LnRGzXrRwxBygQY3DFb3lf6gDTzKaxfG6jyB65j96XzZUkNUdYmr5DPfCpOWgrYh8bPPzRe1azWT
rX+/PyPVfMq3VTjwvZRoBUxMmLRaiWdPv0ZLdS/H1/U3wVkmZ7RXuWYQIi4tLI9iQLntlGQYCjWS
IxpvUkFqsrFkl4852vFwz+nRLBMnredKxgt5ie1RdpwKmcYQSg3H/eAgrvDHZd1s3ZGobGloxYGJ
3pgw78cN3oSRFZ7zD3Dirsp8kEWxjx2qXWDthPN8TDsOLGkAexHAqCGq8cLkfuAZQF1lNt1/iI3B
Qbvyo3uzuKEOWJoEZW5pvjcL7ZfiEZlYdmwf3v0nmqXMXVFsl0cSUcdU7PX+REB7gII04y3SqgPI
IgcRtu6XdQAFvagGlhaM6ujUvzyPejc18JI98OEN4cXkCv+4Knz9SRCxDlMbyoqWtMQenjBxH1uC
Rv/LxgER7mRQivBreSQ4EIV0YFWzQ8yhewzFvKEqsu9HTLdb0alx8P7IJ9W9aLLw/dSezcdhDtUs
p0hcVQpfRsoCu+PbG8EINgp/b4WRhlKBAX1ZMIgbI6P1Qmo0DdtbrJL9CJoN5dJWjOtL9hq4XKst
guKxao5AjmWKUrqMYQ8OobUdaszJ6X+8PdxOvEZAwC0QckTFXNi8GwOLKbRx8JhF5keNt1OhxdZ0
3a5Trsh3FliMA34Vkh209G6JU/u6uxeMIm7QJORr4Jvw+A+vPtNxtTbKba4HYRz2+FuFpfp/uMXZ
WtuGg17NXJ3JbWGEq9lGNUyqcUIfbqOG7+nk+4C8lFkynuWL+K1q+lI8hXVcJT59Tf7LBVCzqocc
8t8FfDo/s7oaBUlA+5ca3D6542V4+C+s8yHJrTFEj0zN4uPH4SIRnCJaQFYgOAMzEWML067i03vp
PDU5w5hnvQ7SLZJ7m8GSIVa00n9KHFfLCPL1AZaZyWONJ3ujUJIwSMVyH5K7cvKTSuFL4AqDeReL
s6G46B+5uevgAtxhnGBn7OeJ6qqkFGH3N/ZainjHju/eSUcCC/IcnI3FiSx13aFXxeu5Dicq251j
3sIOFvnWy1MsXOlHBzxdsRB96399Osd+afpLENQJdoWrTeWrd80ezCzQ/G+1MWsX6hHUJjcNRD4O
hk6wmZYkISsuU1a7RTZ1kFJ/+eLpNBv3mFkF14kp+vtiBW/xFGabwRxAQFLCoktjZcI5iT7CeQOU
A5uU3CfbWCGuD3tP7iyJc4xVXwlCG/HWO7iDJVsX0i3XhXcAflN3MwuDEq7OQm0E3fsS1AQKj41A
GC0I4yXv7JHMTe+qbSlurK1twg9esIrblchrBgZRKLQjjpPrMRN2N2Xh5rMez+3PnumODLYBXEo5
MohmcX0l6VR0yxRMW71z6MH95ww2Ivt96Srbtca7njWKaZRmA+KTBkp97AsrnesWWvUkM2e/rPJV
6vtUIwd0YZVx6cVdBVYZ5dUjMvECmq8aoOICYJMnhI9Fc1VrCvBSen0aCskTKFIywQGh0ncDZcFY
J3L0/AWsBV69o+exb1kpsM7wz3KLsEB2XEWiUOcmMj2oRF6Xd2H/A/0h8L/tn6MW7XX7xEPmo0SP
h37MoZ4E+ZIB9SYfiClqKjYzHDOd2N4y3HXQItfCXEJvAbfxCS8Pm1I3IOiK7TZ3vP+E9e/X5ElE
fyhDKU8GeRqB0oPNlNCU6TLmInX+HnoWrnaxbJE5ehK3Vzqhp/KL/rsOrxtFEhM7+OOPLnHiXc7X
jaBvrbbBuPqNqUadJ9FufKP1gRRCaAD4H/vMaIWTSBMdN8IYpTZbSGtkpD4lWkS2ErvqugE5WD3q
gBBtNiRYkCUMHnBrkr+GFy9tsZyFNXx5VC9WZZ67pVhAM0vkmMF6LMblYeSkrDvhNqSBROToCloP
MwXE5HAW5cvzzC7qgS5jIRgnvzK/y+moP8BRUpqA9XeV9L2OCZxQJzqQNn182g1ovT2rUHKNho3A
4cqgosDBK3fiA1O+sfgHfrnohOeS9dOGcqHZ+PfO7LROLUXhrZbazktGfGpf6kcL4WWR5e9A8Ev/
vP/ba16vPmXauzpaKi+2+GKp/02V9LmaHtfbjvhDXJhWyM3inDX0GmUNhz+vsAzynSMs6/ksWPzw
7XWdcmXcQAwt329G01dWXl4PUQxk7vsVaQ2fuR2LiOlR5u8lxpeZI/bdSUKMpMMwPfmVJFjPt6hc
3yDj8+UlK5KPEW2Sk5neObWPjuk68Q7ArjKiAkBvPH8krP9kzCPyTDGBhw1wKP39n1ccWi0lJuca
W9+aqqKYJoN7GGvwzSLKDEBbpStPyFFhLKM/kiEN+MoaOQ6dyoASdsKBcf+IzyqWQGtlHipTD71m
xDLEcPPzatM9I5AqJg1WMV4o9eJDGUiayiY1+rv25NMpeDYqqukAf10LpcZ2S9wco7SakTZmbRia
Y3wxho9zDfAlpMCM6HNTDi0xEfzydxGUqumyE+CXqpgh/nCEvsxGgm/BOFIHDMxBmyxYKF+w18xz
Gx7LRAXEej86jDU2qNrlxdL+ke2RHR2X/3dAZ/OBfEvfc2xrIuI+ketBNuNrsGxpOli/XcGeKhJE
WB3lem+5ISM7QCkjiPMVJKdFq9zkIvbMNOJbG1W0qWESZhIwOPGhwsV4oZhGWO0Xv3CODP2quyWU
a+FNrMlr1qeHmIGYH7ljHUkT6chnwz2OfI+mVd+0wayZJfHkOD5bfvrZWuFCU8UMEWvcO9NW8CuI
bmu27UWPCDqh8ds/1aod9UQbi6Dh8NCDWk4nGBDCn43zGagiQvol0NQGfbK8QsaSJGYxaYjFPUa0
j9aUFr/JLz/ogwScN3PTxafTIhlC0B5f6N/k6fR7PEWnulQJ0+2183piEOeokypkd8+2jSHuGBAg
+VdszXVoTzi49qnb0ZqIBW+uKbKJUqiTd9yXYGLcWCDIsRGBLgEfN+GanQdAYxnH+BPKJhBNFS+2
mkWe0idFGM6RMWKsOiFRi97p9imAEiW7Dc3RoeDxPKiwQP1DGOuaPS6+s3fs5S9h/52wJ3M3GimT
CQprONFIAssqBvLN+CovCuH6SQo7E/kFiisMDWb29cfcTs1QBgko09ru/RC2N/lhOgpINwo+s07F
LEhO3PhWhb+Q1KIsh4os91NQ7GOE0gpQrpiS5mdo5LLwQnANuqJFkRZIGlQhmgwh6IAY8BnvGCmF
0HDhwhRnm83ze4ACk9WbLQDIbegie9IDdejOivqzdbRG8XO/jXzbY1v3ZHDilJ6WFGyFrpDLQH9I
CPBh8R4grwH3cHvPQXaxM5K1gwFJ13UqWY9vBgV5ZC560LHlW25TN+JE2LRrY+5jQLmMc31P35jW
gUhoYaAUEvFSN6gKOIkIASL1bxoOoCLszMHInpwz4veJMXieAF0YSzTrHcy3FgwsUN1KAuE/2eLo
zF8bifaTd8zSoP/qEt3gcqrTBVWDd9FqNEgKOO1PmQ9akFItz8tWS+f1SA6Cz76ec5A9EMGHQI00
B8hzzRc7/Lq6BLkEnl4vNQSigs6jJ6fOi0vIRn2Y23bfm/SWfj1d2txHnBuDhrgf0VxANv8Z6veH
LpTyY52uHroYryKl4AjHNqDe1UQPpdpuyIOiz5S+sR+m+4zdg+PDxUzV4ByDyRqFKAecO/c/lf/y
vrdt0uY7bQA7FnkL6AdjO1JemT+0MMB5HgQC2eZ+4Aa+TeRVTJIwpYM4W447cnx9pOMCpqH+A3HS
g9JCYrHWUhGq5MU+aBucRDMOlKJu7oVPGg0fLc9el4n9Zr6c4h/jq099qyCrq1h4FmyUKyX4tdYH
8uhUpI1wBxw+p1PZqkEp0PqtNqc1137ovZWhqoZVqoD/+bWzCdC/Ggov6/zeFSBWKpBphKSrM7n7
jmrDyeCF39vt6FxOZasUgWvVqHP1Nys9mPo0uSHrCZ3lb5Gz719VV1lye8DCXX7xwr2XYkReovhE
zxSyWsK2jzYJ7P9GgYPj2sONr8C1BHbe9CM4BfB2snkWLzU5TQTPZph3mXM3gdJIqgepgMlzfJRD
uORYfR/SjZmkew9wQcYp+HFGgS2BLQnAXhbOfi65YzCJwidI1W4k5WvDsPI/Fe/8o8zzqp6JyO2R
XX3xFzDgFRjANrTiBWst4vE5fAPj9TdcLgobex10ZU+stMPbG5X1tn7+bO5OaW/huUJX0uWMJ2l+
1xrk6L+gp0YYT4beX5rjoOcKhFycgeD3ylCUjjjUnE9Sh2U7Pv/u/6ypAyYkDgeSOKV47QocTZxS
F3zkzil23wGR4qWwltWbHxUs65ygE3kVZCdKBinQflf4AjDwd+eQBcIN8H3EMBJsVqO+dm6n3sWN
Q9+aBOEwrfTok5IXWkKkUyKKaGzfGCeimpJnYklROrI9plDeEux2JR7/3WU8jG1qrEiC03b2TcxN
QOPzNitsiHpg8C1lFABRGt9gavaP3f2xaS8t7c/FXBZR1FoualR89eZCuqRG7Mt88MwJD2LdB5hk
GEDSpUtpZfcEQGKW/vpB8blem3Z7CMsGbN56PdPSMLAXFwTQY+JBG9gzFW6XXtUe5uz8SXeAsty0
resLN//+7j3o4O1mdWE0JNcIkQEm5pI1AmVAS+x2g9LddHx8HVtX3m4HK28q6jcN65db8cSEK4+m
24fxlKb8aGdUd/++cSjblHxF0nuwzmDLnmsy1q+sLMk4ONBRMSfOPMwQi8xDpjSVIHkMoQDxmbrH
lPoxYkyYPZ9y275NQNKnWYGnsPUq5LMILZalQeFY1JBYijn7a39STo/6vy1FvAG8CpKkChJGbJsG
YLS8PEBm/LfODMwpMH99gZ4IRIeSR3UznSXPraQgGeWtSPwoCRPXwGlMcBT+zkw/U33yF/QWf2/h
dA0lR1sTtpkKkCjgD7xYwSQXkxbS7dOeaylW27542TZv/zzWofr89q0BAeA3EYfgimfHuxXmwlbL
16/Cu/LA9UKgEVvVfRlaCbnIDGG14LU4FNqC15FOkIYj0fXK/8v5cPQdNJLH5I9/20PTswFr+ZJe
VG7azJOHzusftjgGgd+p3B9NFLdQ457DaTJLEU+M1okeTntmy+fA9w99NTWEWgnHXovchbE96CC+
anPfLdZ9MMZ5GF+G0OTOsl1hWV7e8+/I28YoPY/jwYeaGjPdsZm+Uy0Azb3SGtr3vrSQKhxiunOD
EMNHyygtYlJq7BQYuKiugGnbN7gNKfnVp9uwgyidTFUYHxDnykc4Lyriy2mglT6GKtci1qq+YiIH
hMAePVSdaYeSIh8lILqeKCDfYL2gC2QkyyyHs3wkDz7RirEp/07f98Go9d3D1xD7M3eulmtmuWY+
ppa1SFcYfmVHdpuliZDINlGz2Z0H7qd5i0xHIRYGLQcMJTpIX3dPhuqRAAuu/SdBOFKP6Zh88GNr
l+hQ2+txLsqehPzig5C/O1rLsclLHEoFKBOsK4ZhrqDdXJXOPoB2pnQvDpEb7p2TZighLqVvuXDL
Vo25drAUv0YXKPvRR99tA8/MLBKZIg/xDszYfr1xhx1Fg+AL+VJGwn/UOAXewbYhudYtT2Q6u7sN
gGRvkie9IE8Tzcp6rxmbGh33zwKIIXSWZp0V0fNwL0wrzYtA6le5A7KrUlzLTKl3T0/0Mp1iDgcc
2U+nxvCLroz9LZe4hNTk9WDe7+ixUbq+VInvE5xgGr8rs+Yz2VqjXlIRsmA/KSUsF2lYscoM7B3/
yWzuHZ8CeH7vBrFTbLNHQieOmw2JeYRXThBF+Gmks/2xuzxi+fiKrGbNIVd3YsvbTojw+LVRVv1e
WwDmMo53mYssoNHg0PaAgAYtt1TGjSnqMe9FNsUUXYMrRoWZGoKTz/7+omeKzsPVbTU/SUKd5+EP
3TOPNaBKrwQgU1Xr5oUiwbf/69PbYOR0dcqPLFViRicplgxYxm0m+GvKzbzblUFBs2xeSkKp44Y0
EnmHxAxtUG5zoOCOZTypt7CNmM7TbzlsmiK8nfdmM9RD2VhwsePE6hh/OrB3O2gmRoMnjCntggiT
KrdS0kfoK/g5US9cxgOPom6lgcl4oXrMmaJp73Pq5rd6UODEZt1obL20fdzVG703xZR9l/gglgzO
4Pas91AXF00bsWK+tHzNJOTpmHJktW5I9r7UkdOY5JRxT9nEEA8LhgA3H5g+PARRKD+mjXrebqPh
bp1KDyREO56LEJU6Y5LZZ+rc5iW3T5QHfAzYZ6BgGejTmExo+PCwJRNsghFz7hQoU7tVj3d7Sbth
HuqVD7Zmg3AuqwJAtshpnVYhryNNv45Wfbef4eXsntSD1ZvNGatvnXjYzbOVFJj11Ysz2huER5Hb
ABXKGhDm5it1plbRYB0AgrSFcjCyU07J5Opg2d+J4EpydORDMeBT84ZKP+9Ogic79rCZMUBSbj5I
2xQc032N/u8mac1b9RqiHiNBwgbNdc5HB9LVVyOA4jw6rt9pSSdxgHWEHMBFFAnT/zP2AzgDQIIv
MoU8orf3vv4kiVgIiRVW/0r/61uxZvoc1SFFPSwWzyLvQJdu5pN1pGgMIkg4RE4tnnAqxHP+7c0k
E9wDGJNWjHlgE8WdJjsWYl2krXoD7bZ5WuAofu+A3UotQUeTbbfJ8PSJnC+W+fENiKyDJCcYUyol
HWCRtShWLA69ww1H94OKlhScKu4W47xPUmQn/4O3SYEQNuvkc3lAjLxYb1JJR5Q8lQWmI538wgyR
WvZtvXN57CiKOw1pclgXM2glikRh8OHu/ZdoltWDGYNwQM474ulGnMajJil4BFT2O/mLa/u9k5lT
7lyUv9b+97Uz+wb5MeAzGjc3VIcgGUOuE0MMcfPjLTo3iH9y6qNuQgWRJuyqZf0tPFhKSt4OGsBl
Z+ND29bLEKsbtXLKTvljjaTb/jJcdBxHHcFbctWfkPUJa5jIwvYsMa7rRGRQ/1CbrPXeHNxnb34F
4aKkxw61kMAXoBEB0MxZ85UX+a73BA1c4xI1IM4OjoJ1Ml3tbZ5qMFBEQKp9tJBDKIII8NL6juYn
jSeO/mq0af2gZGhUNNHlEkGlJboY6/2fii357rE5JMPW3b1/kPNIz+G+xb1u2zPHPKTRH6Y4p2d+
b2eFS9QwSlOXPLpvb+prQFWOdgLlTE352wxVvmiN0hPvmnzud8on3Rm5TTpI/9/tSiz/zrK3iMZ3
LkPz1HWaMOl8g+dYB5zrXHk6TgufEgxADHfNA9Y5NwN1PWFO/15SwUpHTS+OvIN6esHQ0X3ovez+
YJCp7pJCospCJ7mbVJ0dDniD4bY5dtMuqGoNZZL3Tw6FzzIz2R0n0WdeS4ZSqcecC4/BU60aeOVi
CzaPkrPzgXDlzfqLBchAvIXMO/bKHQCfh5RKz+K3l4kastkjGDfxpwuXKJ+Ikn9X+9d4dszHQsdE
xPGjqWud41NlImAPMP8PqGY+qkFxicMrR81sBv/WAo9MxHVLB1rSZk/KA7HFnkO4bqqBV+MKW9lW
4om+XTf6lptzR1kBCQ4P+fpiaEDT6RQThInDYg3M5YQnZSU9mJo4BaBfAtX5q+52RyBR9cYT87Nm
3tkMY57ZNKSdKS9U3ZHgllJq8uMTDS4OzBAinYZPfnvjj8WMLurQ+qfO0Pqlx9ovNZPxH98LRTb8
9oaIUZZbYHWVShf4OzLwcO+YShaG+ft/bDENJHaga/HUdH7kP8rBY6RcIA7Q0aijCEnqWJruoX/I
kmRyyevgjfN2Dk7GONN6D3x8ZoETfapH0HuIAs/KUbJRKKABl0ysIqUN2d5/KnVD7QkQQJhN2UQd
/JHQFvuEtg7LkoIQaT4Xe4e5FYjzKvxafYoUObt/sclEry8JQOMfgOOSz+FGykhMf+212TdW2h2p
49AI/0L3/DJH/jzOZ0vv5VjMkMfzPopX0GpZdkkMNTlc+DRtg1+TyYp9NmBzn6LY6tebwjvcMxTq
u9EC/zHAel7SmKqEBOVuBAANleu1dPhlgvjYXMinBWiaUMGKas0x4aoiabzJks/uA60zMsS9M7Hm
JIP7rBzUXMUHuTtyR2gA2GnOusUyZNoU/jZ6IyeiiHbTNl7xCrFMDynVy9eTlg8voYCRtR4tpfsU
iSfgn2oh5DJfazeke2zaJf4WipM58zelvGoM7vZNPaSxhTI2xwG/z9FUoRDEICfESCAuVBy7zEyt
W1jQvc792bE+tRIr/s2QaNHHHBS4Tc0ayyAmKgrsSM1TD6c5dslBtjyP2+y5VjPZptgGsCKsvPWl
vqMhOVZ7kaB00KTGCbWEV5qWHg3ucV4zfIzUlS+H1DalNx2f/8T2luKB/wJViuQgx8aZE2UG3CCk
+yAh+iFEjLYN6P1/78PtpA9RZM8p5a6XrcW+d1ueUXCjgMkkfamVZS5j00UijAZKTSWllPgZUzMP
eBbBDcUYUn7N9G6zTkOsuXIh9oo8uQr6RT/og+bYQXob47S42AIqVodA7G+Ty01jqPknrr5PO67w
pLNW75Ams/gxnlvAfi6oyy19mGW9j/NElMtMT/SngVpPFX/knlu7joYd4A4zqLSTaClyS40xSF6I
shOHXr9YYolaM593MKnkOEv+5ybUcaMNgDAgBeCBaXnKfxOd7Oh41B7/dzArWA+B8iQ6ESvfn+FC
jTxkTp14b/mx7RusQxd+/kPSN9B2OMnOV78KAazJiqI0pMBT8RoBAzoXAvuCvzN5KolcJya5kcv0
R+aHRU4DXgoL5aD5Iuq+zUaqn9SmgXT5BcjrwwUda5KoH382BzZZVJk11DJqNNXPWyzgYe825+WG
mr+3dBZqpe+NQB26qAgd1IiF04B6prgESlOukBOWMO6B1Ysly8rVeToAFKqiPpzkWMTu2PBvPkDX
ySY6URV78rHR7wBEICUGqkEXzoGiTTS5EFOfBrteXx0aLrJrVcUefEIZO0INrJcAtKopLUItQJ7L
JYEC31fXqnir4UuS3sYUbisfcfm4JP2bxJ/raFMErvqDgZPMBRrk8TjKPdqp2w75k3o4QfEns06t
KOH+FNO0wcaO93E8C9goUneQQKoOEjY2SQmc8iSDa/6GbHYrbHzquXQ8SyZhd5ttyzZowpXoMlSb
gsH2q1FgtKadrwmP0KTvm9cfDsAG9J6iBjCXoXaKksR0/CLhf4taAqWb3u6galNnzX0oxcCGEPi3
DkRtg9PH56vi6r5AQqOPkUJijKnoOeUuWzc1zrqz5+GP30cTPGFCrLFwiQKFbru9+eRXiDC1I6R/
8VVIMJ2KDGzBWZtjjFPrXfTZCbeZN6IWJq3gW6Z7ZrgKlui4cw77mH1/0IbwM3xJt5Ekf1eU45P8
5jpl9QAVejhRiHRb2Guwt55kvCOLXHzFrBPXC666mzYiofFuZ48bzQCkYjtcyoX7lymsQWxesC77
MEkV/lYKonTQvc8TggihLnGjH13Vy1HV1FF/UZcmn5I0YLDq1ieTxcSCn3p/mz3d5H5ZHbhY8C19
87tZTivMGdM+rKcgS37Kx0sjeh738rDc/bbFfkozcoJ8B4VPFSlpVOJAH2kYmtStrGZ91+ZR+AfQ
APfPkdmwR7lFJPFMWoXwOpzyGz1YrApvaqgOjfsqCA8nzEm2QVn+4Mjf3h5jv0pkfY+TbP630mqn
U7Y7QTosUsQYXpYm8fRVEVpTMKxAPF+pkSRpWt+AZqzA5zRnMJy7L1HIcJRKfgGaA8vf1dH2aEg5
Bn70njB79xv9H5I3oBiJyqNbN5cliIvsounIJaRF795OYDpljtdDROfh82mNaHnyq1RNFtZsN3qi
/tzD+XEzn8Ktap/LB1fD+N+4xZXki5U2dBhjtk7PTI1ra3uoY5j98YCrVzpQ/DuMKPVqqca3GB/V
EN8iH2EQ/x1/NSunQUHOBZECCR30UhQ2u4gj4jNqXasxAMKEPkTZ2CrsKK0W2yGTp0PbDwHzc53s
TFygeZuy83Is6ZQkiQYa0M7samcuNQS7pOkyOmWB4RoLocup5/J4wQYRVxg1VBsfklPi+Rt+3mJk
NmgHF1TC7vhkI07AN67kOsEPpiK1e9a+mrmuemTOi8iB835Dc0ZIjpbXIAHynsv7Q3uaPcNHm3v1
/9+4PNPWRyVHmkusWf6xSKrBecydBlwPNveiZn6dQ5WVyknGtGdeKNOYyjias1dbdAo8IlLGZnWX
gJKONcDxTuRU7mH2a3pPiP3o+NvmVaDvbEPqjP2os1BENVYHmYwyzIM+S/JDFpMOXzMoORWaffXA
wtYfuKJ3zH1jTkMuJGe0xV2S84gR/gD8IJU6zIDabWQEBdbvKEvtXs9rM8tL84LvIaxZod+mDzYY
cSXkIwJFV0U61TEKGecxoWWvciE0uLLJ0YSqMcQu8x80G8tgTIShecpupcJ1OCafFqAK6GhriWF+
gLFa6z0L4vjLwJ7dbbnhJnSkNVLZODhdXvvt2lWpz1T2LFVY9CitQL47TkiJOCm3SjtpGQZ0K1vQ
rv6SRMSHvvy3g2qPVBRX6itDBltnbUzq+z5gAruDRLA+HDmH4KBJ4ojXJImmN8f7COUBF7UFw8j9
mRX+KEXhvDOADCShC8wq/P5w3T1PR60MOiTXLPzsajcxSK9xxgkVcZ5wMdmaChEHLEvy6sr/t1mw
hTZbIphz8TduPTLu4YRQYA6w3XPGs5fWZ/kgwrMT/vYmp0+cgoDIj/eDQYG+OCm1pMNRcuqGlqjC
q+xFrDKbA3f6jF7TrdZDh8mw/YMPdGbYM8p1Oe5G+t493ap25WdWYrJRSpyhCeHztmfR+iSxHiWH
pGXF1+M4VeqkthorgnvZM0K9n+S9tT12U0AbYs7TpL+ORZpo6b6Ng5OguMy+ryt2j0QhCB6nOIb+
ouA+x1MHjLT+vkTWb6TiwULQHtRdmIJxnp/qA+W7TMNxXqjBk9jRDhhjEdlXR6NpNdtU3ybJppZo
vvJJzSWWiZPGbb48fxRDhDs8A0wxKlIru4PqAJs5enhl+qOJCLyf9aD3TJq4mxcD7hfbVgq4/qa2
qISFK7BOER40rtTYKt4stUh7dPUCdUnzErT7Bi7StrsqUAdRvX5UahBBnVBSi/mqfJlWoaC5Md66
sqLXcfDlpeaLHuJMP9wIMyDyHPxC+Zp/ptGIoyE+MiTmdvozYu0jva2rf878jdZ4jw6finR5w/vd
84qj7kJcAc7YeUxqLcT0iO2xKcVwhG7Z8NZL1/1wd3b+tBaXm+eXnEYjaoeoETHf/h4iPnhbcGtH
Wb+SuweYgfSnM1tzN3iv6b9VdPI3JI9lNrA8y0eWsxcAWkF0b4jkOp9u0zdBkW3nMtdT9N9BrUdX
Y9vz9vM5ouwssSFi4SYh7butQznvhXOiQeaXyAQAF7EMX0uThr4AnTL98YuQR8q2mkEh1JKrlLSM
vaaUhjOBugUGK4gEKtXTZIV/gihXuKSU6B90IJsGZU7a6ZbFFspeOmDlSVvJni8arD4M2rYoqOan
+6otV1WczefqbCy1KDDftG1xdb1joN/LLH1Z5SljfRIRh0hnv4L+eHyrfP4OVFswYoVl59CUGZ6E
V+fAVko051JAiBEqjcu7+fE5m3ZuH55L8Z3N3h+OW/cLWtCAc6e34SousNoXu73prYq7FCosBafD
wnm/cPL7NoOYliwdBVHAN+cf5HPr4ccgpu5O1o0fAh+JLICozL2Cz/rXFMNts34AhRcKffg7xeyx
iAtFqPPaWpXjpOWhc/MkKhK/tCajyugQNkiVcRNBcZ+BM3cIuC0xfdE6NkSo4I9Jz6azCCsVL7ev
rSRxsUJ/G+Nqb36ZN58KBZj5rtXb0WwcbADS3VzylKcH1qqxsoVUno0LUPL/aXAp/EUW3VNOyEud
0Uuvehmm6dmws0zlpjOGBCpWP7Jplfl4AEvakvDrDB2HaiSm4Hx+p9sFKYQKKT04GjDW5QmIV60i
fGfDn5PJWVgZ60WGO0KVguU8B457LljJwy3IxFfW+sPST555w4pb69nED0M0FBVprZCDcVvK4MwI
+dAQIdWUjXTdzOY6Yzp7kqac6z8jtDrk8Z2A7a1OfQ8Qf/ytaUqYGeqQqNxa9t9BMSBYRzwwszqK
0bUpby6UINKZe/NCPvTCBarUdl6ckcLMgoFHtJxy0pTbSMYwKGkTwCgVLHhtVlObKcheB8NgZj9U
AKsoRhCZqYn5Wk/YVQnu0CiArlUCy8a/k/qOZGNwNsIWycXdP22ehkTcFJHQFaeM1ga2aC1Vkgpg
ikihYHI9DicLT83kI26OJ/wfKWoLru5t5qXga8HiedOqPu4ZJ/H32HtMAkjZ31aGF6AeS2MkYqN8
2amD7zUBF4diwP2OKnEaNUsRTqlS9QYs/k7x4PCKYOo29QHxDfVp+fCrsAMrl990Mg6XMxJu9zJq
gCivt43xHOiXRWslNY6lD0PppiNnAQJWfO9oxDiu9WAbI/wczhBLkjnF4F62CMhhGw8fBD++Cd9A
RG26uBoAFeTC0rNF/gI04tePCViieOVKrZl4OmzrfBxsXd2GKQ+r94qoZoKZ1AIkwpwiPaFLLWEk
+u1M0M83z0ijx93qpAdGGP3v+/k+wOZi/1xNOUm3d34f8DsdRBKciIVDNM2MklSLMVCeKM9ori5t
dH8oLYJzifa280sjga4rqkuVJepJgnXRijEQqE12KSg4sH6JvvtSKVoYRpvKGXrO9jzC24tOqY3y
fFLcb9bF2+yu//OtcoGCGt9TNFP10SWj9ODqN163dE16c+mu+E3juARhqN+1fph1idVbnK/doSmN
IYns4fAICUJJQ/ZCadY24ZJP+khRGhVUORdi2XKVn5ZNHB0Y8GFeYxdhjQhvLqrAcJ7ckqtQVwD3
/u1jowilAqW2HccoXyOec1AP+aaeoYVupsX+yw2WalBuLQgSBAuaWxTKQSfSM7Hljf/nj3mR9CkT
8ZgkmevLbYFWebgAnLY8/qluxHT87uV+FX1e1Lz1fkO+6aG+OpjLATXqeMjT7avB1Q+mHVXIqfKt
sskyNJVSk8ZJY4Duio37pN0frHfiwZA9ijO8OrtaKIr2mLMZsawJ41Guw0sNg1WGhneLEnuuGdQq
87XadbdfIlc0xLovfaKRSmEe3b5B2/PDOQY2LxwPa+luPXsLAC1/V9hiKNjsqleNzndh7H0Adix4
SokVCFWkF7Elr22/D/112eBV0r1VCzkeB3QriLDuXNpcmYluviWzY871FDJ32pATjIIHHRp+zrVS
rE30YaQW0ec0Uuco2TxB3x6sGL9NBe3YZ1VqHuBDlJKNVfvjVJ5SdWtcsXdjU6WXwPcbCMpYpBOh
U+Zq73LYgYZmIkmNf4b6unLuwRr6yqnt6+ujY5l21/23zfeB7NrttSomRy0GWxcvgKIt1FBhbu+2
TJ8e3+BnI8EoUWDgCKI0xpJr2tK9gElv9ghJs+i3t0i9CSo9mq/7CZ7CsIyqCqp29NkbpmxC17Qd
cn6/5rKhWVx8pV+R8Od2sx5FxFVTyXUKcqv8n93aXd6HsnyaWXRw1SkcTaIIKQIsgItRQfPzpFbp
EY9AfO2cPEZxJPr/p14zRt0Yj2B9r375irZgtU4OGk+zh5v4pfuUPFQgrv9F2E0BGT/6d9vTXx3T
oLRBpw1ECBR5HVz1MVSDasNUwOXs7g+FGcbw05Es3HzkRl/+OUaERhaXJ/IDktUx2d1sHhI7TASZ
IHW7YLSw2Wo0i5PW3RjuqO1xL7x/eAaY9IZb0YezQr4B+hctXVdCgd21QsqKxkSCImc9ICMstypd
PShioz026+yioIFAKkC0x+4qWHqoAYcflx5B1aII7Hz1X4giEOY+3Pni3FmJ/4FtFz4HHQFW3yFQ
xsj/mRx7xshFjjLlyWlGZs0vMN2oj/YTnd1RMWZl76+HvWqUsC1RRXtqGboaWxGc9wqvIubwSZCz
kPpAjDrKs865Bnhh9/d5y1BnvP1rAbjVyKWqhQEE6+E+PbwBQy2HxI+0cdur76oHueYG3nn3Ai78
/ZeNU2nyKaNJx0DoAd7r6tRtWHnl//EyVJ3upGFZbIeuWkCOUyEa8oY19V10KkGsiycozio4plr0
znigZnUO1nqwkvMyySpz+yeM7PPY20ISpTYN0M2yCaqaGDmNVO2W+y+3f9UKFWFXIYD/KEOj5q2c
xTw4qHwM0WuswTFDyt9SqOdm5XU9nacT7CKuAsgGMNpYC0UsHgNgiKNaXvCVyTMq9v2okul5FkGU
WusTcMrhJgqq5obLhs1nmFtDaSv1AtuC5PmNMl26fl10YLAO25B5v9NBkMHYpEnUMI/4p9aArs3q
sTwgsZDu23o1B7eI+AidCkgbS4tCGGFOnyY7nwSSJPYINmTZmNOqU5dXpzfBqUYBEFm4NupecqGo
VoKZeIu4tSzXEHUmNik8kgoNsfb4l0U0zkWaKCqIO58kRjgyPs82m/rAsOb8JB9ZVTRWLTOgJdsk
CIKDFSZudP8aZ+VigJGXFUsviTGZ7yX2MQpacdub6S5ekpeiQ0+M9/SXHFkRSresVK9RfUgEsyU7
6LcCrzuWSb0vl3p2iqokwzlV5ny+wCYwuKTsjb662XvGWR+6ZHRZJqVWt/yfXT2OiM5BT7S1G2q8
O56Xh60lMY2fiOX1ZL5yZbo/hUn9ynedp+xh/Z8UyDKZhxTD+zGdmBNaxar7QgR97u5DoyjuqfR7
U0ptZSHaK2ZVAeWio92p0RiJT4MLnhHDFSu9Ly3tblXqLTi29wyW6ZbAwhNbZYXZdwTLZyaU1wni
GLQQypJTFm2neR46V0lWFnU2HpPBkrjOsTIvdQHEkTrRzCzzII8uqsHZk6HDJTlpy9NXFtG0Lq92
dF5dzbZpMApmZKwG3oatYcxsahZgrVaaFup91OdQY39T0xNIwLR8tbfxbzigB9xuyXHHmaBsO0dx
yQ6GE/8OnNWUb9JzANehCh7IOo8QmIqHpzsuPgdvBb9000UZIrU+wvTYtYTxhkLF+jddXwFA8sV/
xTAzhxDivTilEfh9/kZACyOQBNJnYr9szg0AG1rPX5eDdZPXcdVP8HN2tHINKhCRMh6dPzgipaYo
x2wTNIcY2RconDuq+Qap4k0XvxaCt4zlNW9rVTxH8I6OXkXTUWX1syoPR/wye2IVfWFhv51ZauF/
wyFH6pFqkGV8a8AoKWXse40qS3gsr5c/GKMnoE+cOWIdgCH5KthMU+BXK3KdrW1YSZn2J8npHsT1
0Qrw09J55ci2utIWBREInu7FssNyXn2MP/1g/7VoDx++FH3XIdGeWngVWaJoQRJLeq6CKh5fm2TK
sykRcbJXK1WEztubIoatPbfxflB9itTiVSFW1WI8jbEPgk9zv4d4U9PQOE8J7f5G/LxRsWRmhzzR
xKH4xZslzkStD4KL4BYH7L9QUEktwbUnGCgy74WkrBT36avZvHTVG4+K1gO7baKdG0bcSU5VbaMD
Fcu1cZQFyjpUOxPD77olc33bwMRuxqwdbmIPwflYK1ebUY/RUJyhueNjsxOcRuxbnErWseAKNBEy
jb1y3UozKuemcrcb8Uc56J27j2lMEKtQoMkQXSR+cKJk4uvLVmwxeDcFL5HGkU6xmzEtIA2/QdFS
vtj6Jp0Ganl0ne1vpSfZO8e0OXFWI82yVEQYvS57to9vA3i1wUGvCVi2BJWmJ+nektjlqY9+9Dg5
F9hLht6AL850Ob3/IeBR1AFyBJeNhkYmtiUyqXlYW4h8W4zKXyCp+Sk/rnnCDevdL8+CmpcjdgH1
Qi98FoQH1a0QXdKCxzQfnZD78nr+iU2hhe+glWpwS6yvBfi8fvm7RpFBFfW/lAn96YNxxpd1FcPs
rpyC5dAWyLYzTNMaiaYnyqk0LmV76UsaNvYfwqicbCV7ifa35vvY43qekG3WRA0v8dmpgCXT/Q91
rz82l0S2Y+Iq/zKIrC9TKhZ/Ma+D/e3FVyIJeq/HEouJStonRm1ycdwo6T9k0EI4gav1IqCttCsd
/eDX5w0MlryGb/lvVwu/EWpQlr15M0LKOqkrkP92+BPdIuQxO/n//uvI1BX2k37+kZC28DDZfzub
Gma9pGdHLeGNXkVkl+cLrx/gjMLVIquc5RusDuFRIz0sm3jpU1ln21pALC0Oant8kh3DVtI76MqT
2C4C1qg7nW0VSXlx4ggX//z/UDYNQzy8oi8QkNA3G7NDJeL2aUg05Jd8mt1ocR7CEtmQp+PXs0pW
Kx6r1GkksMqHlmIofOGnNt6Na3rZzqwTeowGrWrYOm0f6dP+iMvjAPgEjuVwwAVCdiqatsz8kGCB
Yj5K9WbnLzyNjhp/dt9yvxIAwJxaNGUpRjUT5XiBjt5ux8WA7P7xe4MvpYBBiWfhHfWHf7j4XUP7
nSwKpbfq5ODD1tKPMyFbqFsB58gg9uEzAp4h7JKh9FYGLaHoYWGJNbqSHbHhYpiB+bR5xxOphkQh
pPsBmpXOrWQXusNKC+T7A66QX+WtcP1fkQWSJtMWdjIlr5EJBip4IzW+AsGhK8XbOcclUltcpurH
nucKrE2vf7698yr/46tEMl6mkFEUE7/WtZIJWLWToO4Xf/vvT5xHJkCOfW8NvEPQPMLvQ4kdKcDt
elI/47k5xYR6Dq96IeGZXfT28Lc/WDCCzn9LLx8AEErnAn7dkzmGwaBXvxkaZocDxsaOMMsSgqWP
CCidszrOXijaRyhYjerp+vnNth+8zzMAFgizxhDwuQwKoWxOn8WOS9f2rM3U1ez/aMpAwkTrJq3i
A20ymhR0Y5K+KB9YP9JugCbWwbQfpg+z6ov5HQoXetS4sHD55IQw8jZSxNDCFPJjBGhm4aDjDerr
RwsEIQ7UwvI2hNWA3cYLPGekjto+6YL84G2SKEUnwRAnCm+rmARkPCQx2z4t41AvjVxzfHeViVGL
St5oARH8c7jtCjV1VOzsiybj4dae4cTbQMIRBQmJ9mpo5g4jGYke/HIqVn99LOWQ2K0Ohk8yicAW
NL7wErSYiPGSBYclujZDlGKCZqxCMp4nU6JzR/6zkvS8Cd+TiIUWSt2q0IF+NKb+Gtek8INywPzP
V7vjbDkb72LCIMnLqc4tI2tPVjmCjaCtBue7sV3Ndg0mNJhthF5iEiFU+snAEHeJtAfWWIFKHzUl
FgAnbG0SextOfCdhL/9a45eMaoq5bhQfvUsPhrJdqOvCEQqJfH1iO7DH1cj4UTkhfqKgKx+Ey6QT
aO/tsASprtqhoYZkW99qABJ56QZYR5Wj5BF2HkK5fEkW0D33aR4zJmJD+1sFDZKyGUmxk/tQMJ2w
lCb0bmLVYvpYTDfjkcKYLAxkP92Ee9ZdhMK8X+X6fPDSF017qqge6yjhJiB2RBRQBiSFrTZlH7ih
MG9RcRP/VNs/y4R1hI8+QlpHI6jSOKPgn8cDL0KL3Cy9LZs5ULl3zchBmpwwNzeqXIi72m1HOFrQ
QJaZDZkVeiQ2UyG7QsXmS1hPbGbCzGwwIh0SaaJ7FjLQ2P4QoNCTjxQceErOqv01ZDlQSE2Hgbs3
Fq9dWA0blLEMs7hIIaSe3ttEio2PHYG5uvcEeR7NAT0kJ0HZeINdGCFa1fPpozapRCXxh/feD3qc
5TDweEad8B5wB7QbhFOlibhkvGwaZFGAlqKibypgXOr8IJh/G3ai486gcgw8DHYHObUp2Uzd+ljo
d34DumHw6B0ZtQ0XWQSysG/tQFeXwnfD2eN1AMkVWOalZA50lWeNiHiKkDBIpPQLuivzaNmsCILE
egCOjef9MJ3AZwyr6vAmBrzKJ/hTeoVSb/SmXYtwRmAOA37KNJp9seiuvIcP39LBf1/rqNIzrEXg
1BHwZ6dM0ctue5+9zNBUbVn6jXvuwysco/NhtVAzynPoVVHuhq/wGnQPN1ebbc+LC0+uxfkTUxYN
zMFx10PnUrn68A6fWhr8hBbRMxCqZQCgwSIc3D+myP8wRWLz+sHNubZrBeaVnMjUHU/WmhSocxu7
+7jqffx6FpMjdjq8f4rn75pHUE4RYlQDPWY6iLXWoXhGYvuJbwjnFsy963BSErEzKSoTFMaW46iI
hdgzDwKk6oLBZzU3klj5HgXS6gZVz5mG7eMrdhuL9LrqNHysCvsMb/pMch6PrdujjQjYcuNbIM8m
paiQF1at+TI2wtZYasDugcIvGWMuvzAZ2puC5gmUnesLRA0se8jOqDH4kxYs/IvaC3OuPo5l/S03
JLdGTVtUeHwt+Wk/sDDwcqtl8tP1kIsfLvnZrpIE81Vf431rvcshPKN4zX1jqsCDkl85NtHtYJ0H
p9pzetd+azXQe+ygWeiQVvFf6dw0WOQOPumDPgFU2v2PKLqCcEevoAvO03iqg2pxwtv9GBVZVdsA
eqCLZmKGMUt2H3ezz9dDCIyNDxDYn71m/bIZ296u72QKDrs92MhvPYn8FixcffSrW1LWbOufHR6Y
1oOKaQqi9b9Ejb0ZJo90Kdw+H9jVs4SBAEf7ALsv/f4fQQ90aVAQfY6Xd1q2vJUnqDCMuZLjWIIX
iSUiOcEBOwZ2qIHpB0myKG9KboaKei8GahQjEUDERxnT9F9uOCX0hvai0aaksKJv8brycqsUg/Ny
Y677ZO5XcB8LhftrqR3/S4lxAjlqlaLVxVUEjoH5qHBw1acEFdN7dsJKFMrONn8/eGxiqRs6CMz2
kLxto1awXK+r184GUXRBFNWhzvJGS7ITMOJwlD+xsKHj1ss1JuzRnqaftqTiVA0ibVQQD2jNwBPj
fOrUXEfPTdBtcIzZbfv2MgpMB7rx0JGWm2rh7o8KTG5gR2p0WPjQIN2/phnKcyWSW3k/+yao225I
rpnLKvFm8eg/rVqww/xGzMY0sadV3Ms4Jy4Gb0YRD7lkzRHvLiDtXZD351V+OpeYOev6uohm4cXP
kciJL+0Q8GLeC5AFl/AjeHzgv7KovS85cVPP8PrSazVXDr2Ks+I/U8XjCAop4VldM1l8XvCR9oqT
5R9zzoq4ZI6IR58AWiLi7uZe22lGA8FJ2Gu2XbfwJkiPakrJc1vO5ArND2qrY48sSqAkQvD1Z4J8
TKKjcWr3Isl8sJE8C3/dnCaKpum4rDOjW4OceBTD3pK/RBpTdE51FhbllQ8RA7+bgO93RentSdYO
jWB+Jb0PvlL6QPCwDMx7UUftXvn2X4NHFgcr0knuQkcmQ3yBJ7WrUeNj5jhsnHmSeOwhBdtMjF3A
kN0tNst+JrX+mInMy/YfK2rrAh0T5vo77m0XPLezcdqcqxNNtEhi3QMUtfO7+gJSzaTBnk/krs30
me+8a5auHzTXnJQqLIf5ZS3qezROh4tWb0+frf7UEr0tDuC0P7I8EVdzHLUBeceg5epTAI6rlxMP
Y0KOPlG7s6+dOLFdTs7SDmsIiC/089x/+cLVF3pYpumUTSKR0TDFL4YQlF40tvTdssJmnywUwmPQ
gjPdl7comfhauFasCKegHkCTqBTqY51iu8B4LwN8US894+ftsRTFTLzGZ/oNcSODc5VM8/hccfPv
P4wbTBv3wVcl5U6AyWmXjpsMrFWxukbGGVyUWs3LpJhMLFmK904zyxnLne6RtF3HYcWBBPa0vaAg
o/aAMeLqJGon0vf6iLkuQw/5cyAWV8WAlOHVPY7mOWWGc9GHQLk/fxIW+nUY8KlqSS8tJoXVxrHD
DTO39F/q2X3dsy2jwHYPMWdQTZCRvJazBJD/5vpaW3TX9UyCGWs2uWNruyi/CkwaFIbbtb/YHmPv
P/Hj6u8dZzwr73tIXD9wjnbLc+4FWgB35etBnmiGcc6DmtHZA0fPl9fFVNXnLyZDJkiKtVlr5Id1
i73EfIpTVtzvDqJvOalBWX3hlw0+KVPwWBeuQ4PLltV9QDOixJvV7CBefWdsCYrlMIRVR9K/Hi1r
vQ1Ct1JPdEgF3lVZfmmlN6uu6AofauEFouJyG6jsH7tPnLHulLcp35YJ+F518GpqVTAdrFPcRVF3
/UEGrOMXNXwuPfvZkBVvamQPP7g1pr24MvIBRlzwIj7IenMzIa6G4butx4sh9DKX52UWdQybCv44
80PQfTB5z27VvZEbfe9MgRNDQf5T4tl6BOtd/QhafQJWwnG96TUSN+5cVfyRMITdLElYupuO4Z2q
+rd4DLHgdzlaqSUBhOds2vd4+GRQ7lifemp0oLAz/MEwVqXOEloOIsakuqVvQQem20D/uwMhNShK
HWfw2HR8bVxQTa5AMAYWKauI90Nqq9xWPXhQgHhIw37C8di3QQeHiO4IRauPTZxOhM4WpvN0w35T
bI113+vX41dKM4pz6E0o1FG3qtoUwHTaF9o/7TshyK5n2Bl2ixxpVD/WxxvCD4t0zAKLuWIINkzP
2MCeNihBA1qHlBthtEAB78OxcZbcG7jlkuyhpKXKcfk2MGeOWUWlm+5HY5wQU+yW22KADijW/+Vv
4E1Bpht5OS57yywh9WmVq7rQT6mcINDapcrFh607oyFRALap9KJeIenuaBMn/iGwPcWPy7H80grD
T3L2BkjebKMkhLfTDa1BtzG4xWqD6Zyh+or25TohopJ6Z/GeGDYrFgqDYtANYfCHMma+9ePd2mFV
XKoxOU5dpMxEMEouUWGI7rcs5W5WVl4w8FLxOzPWKmzvpNQatehc9RjGZw/DuoaucAxWYJba6NZw
KQqFe0RwlDlirzEv39v00hDp0/0cF5VjBD8Ox9tTJQnhcLD4SQ69XdqkSNdCFsBiAvPHmG84zG/m
iLFO9+k0+o7PjjBX4xv9FtiKwVfDQ9S4xAnVNJvbN39m6dmUsV3ERUQz3bNSNYhYsl26TDsnK5xk
kD3B2Fb3wYdxY3aejjxQhVf78Zw7s7RMFwg2qLs9P4dIJRtJUAzMQZKU6MgmNFNanLtHB6CAhCj8
HaSGJZ1L+MyFDWKLDfAQB6/y7eSjqRgk2twvHGvUN2e3Y6UQo41JoLlAZtoF5KxOUTPDJvUg3IF2
cubpCzhO8xQxdVg00WCeilgd0WfdMOKRG/B5x+ig5ekQcxBlop25TPlJVJtD3GMIzn2EDM0JG3sQ
IEgGfzkHSXO98+HwH8PxVd1q1lxcgiGcovsm8pGeJaOfufqWc94CuxX6YLmflPA50x3sTgOj1oYF
gkaV+xKW3rWMy5zjjGQjnpQiEWcm0STBnR8LNIwMyCe4LXMJh+nqv6QsdfXfdDwB0nsxl8C1F1nd
OorU4P/qDF/dj3cJ90LWE4k36ylDTott/y0b+o/URfbxRzPy3qSvfjRUnvQaGBXEuFWTFR0asWpm
J84l9139lDdcq3MSsUk/+M9I7T28Kxx6Xg+K2tpVJ42Y5TGwV/iqsGnjTQakEHrKbWSFxMhmmxYp
WMmunrqPyr+Rv88wVwYAE4Lfh1X4JPeugwneiiEXHDAKJJu8DEBvfjEjWdIbuOcOd0XUsBJuvxrh
Z35aWja81DzdfOLYhlnOEj8I6IpLJf+Nx0/PUBgl3XWQSPha0+x/dMUEkP5AsVV/8wpWyH78/jR/
c+PG9xfQTrdRYJ5jzJQgYlZo1UABBos9IUKSQoyjgxeWP9S3f50aHvRo2hnW0uplDhC2rZIFdNnn
nz7mZ5y1YlW05hcQR1KWLe87qEQtv+UKKethNxxt/joFSY0pS/Yfw2SdNjaIBsiDD6MlCYnUuMu5
I7iMt6BTBdvnsTruBTuq340c7h4hOwrNLr/C122ja7qweEgkHRiFqUgvSYGwGz4we94DJACSkYXC
QNzl56/ojk+zynDPgi7O6A1cM8wRv4Xo/bU3gpHQZtPqG/ptJPjksncqBdrD80eDGFoEKMYsdgDF
XzwjAQYJfE8vnzmCYn6BTf61DzWvIDiUZmmntg7TL3s35UnDUYzmlj8yEBNbRLamCZVymut9hqwY
qQk80MnDMJg1+qVqRWPlLulfRrlAk2Dy8Mx4Q6LJkPlf5roZMWYOfA7UilWbU3eRdRbMhJe5MAUx
6impHMOB08z4QsDD3RrCrMEdc5YJqbLFREYVKYoD4BeXpz/TCMOoxqHe9LqFRN9wd2nTs9okuJ0w
oFvSr9bp5QXCyn4g8Jq03Cr3TyXMtoilHk0YUG3w9padbvcebkKKYS0pUvkLJ0LyCg7IKTZVGfuA
uS0vQV99AHoipYlPExaJvmPUVMTGOc4MWn0LQqxWJ4uUIeQjKBOp8drb8jgIhAwVP7QrXormQ9Mz
mbCksThNlxA86QLmhxmiDQK3nOeUHFWVOM/rrPE+twe4ZW5zIvKMlfU8Q4+rWjOrlbW0d73Ly7z9
EmNynjMpQXzhMzmBLzhMjjjuwUCzaXWBkcfQbMUSu9WhExTwmP/yJWe+4iGhivflApmR3rkCY2NU
tE3NoNJpyThWbeBu/J7AtD2MVjwv7gmeR41yjHi20pgoL0/PV/1mocT+UlGnDi0n1mh4Pxoo3D4o
evD8LIidg3z+gwhHs9seFRyJP3sB7VT2Ftv9JSlcF9Y+G8ydMTVhb2VO3UP/9+wburgNcYm7aetM
pwPayDisunYbPtKDWbui775SnGBQ+fIAGgfPVesFRx8CSKSw++uGF3noYY+EaZv/WHAqnGgO/wM+
vrzujf0VAyeygekn2+/gjXhkVy4J8bLtoUn5fHBDyZKbypDsRhln8mYM3lD5wUi6pD3thnDvK0Hm
Oc1e5IyPlqYFYVEiJEahzICiFRCC2fNZVWPpHHsQiwJd1uq8YJ0dp667bvC5acC2GNgLfptbQO7I
iFHK6wxwaS/hakh3bIssNCGrRVs9li5mvevy/mZ+lp9sAO0/PO3+/8oWlaXGBYV2yejAMvozz5R3
7ni57b0luEHrQv4Ap9Skd0HynnlN4CmtDuv7SWNX2+qcJyBSzrYLzWd6TLAR6dHVbOoksQS6A54W
qFhIy9SRQbr1qcFPSqO8Rs2HWDfal60rZVIUQK6NA3AhM9sKkaiyIGDHGPB8Hg/Lrcm2SiM9FyNe
EgD+G20eVzQAFy/dgyTzeK9aXeaksBY4cqwgnuzvVEKxSPS2uzGvtj9IETyBnerzzJO7LYJvSZS0
S6CNlIiqidwl5y8XgbkqEri38lL6lJt/3DrIDPWjOvFxbmGjKS2Hec+iZ08STtJKH1F8Dyv/DzX0
Uu8hAXjSnbL+8WmccvUsj4CRtqR0SqrNffTXxnmurhMoF7bjz4LhSQpLw6757ibUC2A4q2mzn0dx
XpNopHpwyV8xYnuCjvKavryo7ISAuSFaCzxZCYEEdEGZA90DsqU8fmVu/jCrtgluMJo+l0ut7Lgu
a2O0HFBWta3XLjAMCp2SqqsIrh1npd+AOXStSrxn92XVq4N0xARqq3/wjWvi36OUzxM4SbKkxdfW
FzUQ2ImEhN3x4M7xOV3AcjKrvAx91pw8TNGbLKON2Zu23spBwpxEcQnVZoKVlls5hwgEsJTURemo
Mtv7e7tSXbDt9AwS4AFR3guvTOurqxFxakG+FDSzPbJd0FbIYlgX5U21KAcFQxTDAYWP4yfKsSeV
Hy5Td0rjsco764IU6chXTZ6GKVBN4IjhhXMrstuUUaQ86bXQN1k4dwNRW/IXygMi/pa+2iXye1UD
AQRfjyJ4gcEQwYA3m8bTIVvPcqYjQipJJX0YoOBUWLhkvLffzz/AH9HXIywOMA2PZG0dOogq6zPt
QWbqD/SntmFXGVPgYQG1P/hqJrpVZT5gzQbC8trjtsDomzibicBxjfjclWkd/nkoF+VgjVbBfdgY
k9nW6H/KNYa5C/rhoHXeKtREvlK6ZC9sKdOhMA/R0Arj11IFxl4KSjOKhy5fzirw+npBP6xvUvyk
ZTdWtl1Dg+lZ9tEE3Fg57zz54LvVprqg3gGKffi2eptgvzcb1OaAQLLWJ6jgiLP0g9CfZS4CjHwk
DYEQGOkRfnZ4J0Tg3Eeun58J7+8gn9kAxBgrkPClqq/+VfYzSExyahupDRkbO7CWtwr5Vv2QkLka
vzIKKzVfIAdry2PaCm0ppQU/RiN7jwaOIXYKGKf9JLb8+UYJOic5T8sFQ5IqN5OJpfW7FfFmTk4S
tM7ECJgsSqe7K/DpFNTqaNJh3RWbgcSx/wzKKrWNVSr7ZPUVQVXtcAKaVrQmMl3tq6w3seM9Lfd3
UYWelu4vOtLZSSU7WbIefYhG53Mb05SPJdyM7WmDchMbsUrnJr+W6R/8Fphnr3A7eoJThWDGlodI
/VBI4loNIW2chKOEjjbJeE1cW3LNLAiwf5Ofm5IiK+MwQ8VyT0/bOGTdW12+/sql4lumyjykN8tM
Dc9VwVfV4OtjmXIAR63Cbgv+716WcC3APyfrBcII6InsqlVgLfV/wXTNKSK816DrU16jaTNeS6YX
faehH4a6jRonXR6HViU1R9O2YPxU3yNmZ78TN5KuTD6Il+kjz8NRvuilNgbqO7P6+/Fg3nATO8s4
BIpUwZEnQjYbQhbxUFacwoR3t1HdqHixStqNs47jEaCz0+bvhJSatyR7xL8LxH9i+FdRFHotYope
C8KCx3XtCspsnbz7oBq8zoqzMipydjgASvdGnaqZC5VJkWHxJLJsUqj8AucWnE7tXdw4Ji2OMr0p
zpm+AdiPDXeJUy9fljF5Ploj1eDXKcPiolSXan23ExTGqGBemRSTS3PI2YU3qN27bAEkPIeRMAAY
YN0nkJM7ttrrp/95VAI9m3T15rdbHT3YBeiZBdI0WRBTFWhnBg7+Gg8GodzJH/wWYPJcfCBDJfc6
VfKmwFq2li5bcz9BDTtsr9gJyFxBH47kt248FT7FDVOBKbqDOpqvufDayf6GcVvo92unCCchAzk4
/efqjtyO/TaEqX9gV6XOwPelu5ddUTnp24ribQYPfzyUV88fVd7NA4V4Y8XP2mCTjiUjgSjKLwCD
MZBBHVD22XXO7H2TYRNU7VN1ttkX0GkfOWdhLXFaQYmedJKWT5aj60CxI2UDsGdEuvG9BA1IHnsD
xc6evzqpvFQQxLTOOlQF5yV+PnYoP4HBvKKJV7Kvmq0mvMmDVOfehBsyHtdKXksJY9IyIvB69cpf
9v+fXnexndOphwo08jD/Kh4Kxd/gpIYUfk/a6BlUTaBgOQFNLtYo130bztkAgkZCXpT6IzxsdqzR
3vBSa/FFEMftJU55fNmHBs5oR+RM4yKAaiI3p54SBdgMFjE0zpMQLXy9J/nbF2W/CNqai/mHx8Pj
8vgkinhxyZZPZh6MhHWAGegByIA8nj261fastcqYao0Ck/MfXqyZ7WziVtNyGfyv8qPxMUEk4/Cq
xgNJkNdFhVqEhNTT+Mm7qTyRue8GF0TRJJ+BMZD8/cgF6TP/PqZ1le0YiHMMZHOhcyMQ3ef3YZqj
x7WIYxHd2Zxj+NZU7PD58FAQ5F4Egh/NJDyfdPXS+PvIe8vNS6sM620myZSP3Tt3Eed0xLUpbmrw
eLOAsPff6lcP+qjj5nSbJhQxe4atElxw4TDKj01AkbXfCanDyMBBghUp/rgE5G9sG4AbGcVe/L9D
zXQXcjtOWD990AyeyuUhU9NxB8k87jHB+ZHzhJVrLfmf9V+wACWspyzQsopAjHmUK3XkEKYMQYu2
g1hvXW3kpYBCQdOOM06kZmxp1C4f1OW91kW19P5B5pdOM1tz649Y9Pl+wh2DvEuYnVUQ8ryB74yo
UHQsNHj8J1+cUGQGRu4xCNlcAbHiaVT8a5ztLtGcTvesEyuI1biEiLUZH6Ul8aH+TzIP8P0xNNTR
yFZkaGtCC4kQF8io/7LmoR82SDMnTQggQhPmNYhgaPOqkL7V9KuzCClTm2Tuef3DLOnZQUJ3IEqs
c04nosjpWVlYBhS/XrRHnowXD5yYXfdmW6wm1BYCvQNFKO2ex1mauF+wyKD8dL2FunfT7+lD8b2o
0Lwntohj0Up+MjcK+CE1dSPFMM4dIjb27H7aQpYLxuORW102mmXB3JGkgt6pwbGRBNKMeDU2P2WI
3ZuBM6HLNRh5YXNzRi+VyFmOR4iBzIITsU0j+7hgZlJJG97rt7+Z5+fxXWp1O37u5neJjbWNz7WE
0H7msqVSFqA4oZX7QmsRk20ABr5BVJLP7zLjRZvZpjq6MouzPseujokKooMzl3EdtgPurg8nBPB2
pIGlXYSEatcNnkGmCldDFwrb3d039aZzl43GqN2CYdTuITXhFvJqY1HTKDcU1ATkGNLBG6NOpmRn
teqIn7r1lLWgT94aqV9jAyNh1wuITHszprxtnXCNgomfyGqYObAf1new98JoZczu4pLDvplHBb+W
VdL+M320FIoSIyyfKgEq1g4O/tyA4y7VlG2r/MeQ0vTSfnN2lg1ToNspTWN4T9qiSZ/NqqOIUHhC
h+NG5K5eOEl8HtPwQMNQkEJCfbPTsYy9k/ClRqgPYzx/kdQQr4Yjm79L3yx2ewj0+h3yVTXV5ndT
bgmVxWUC8JzvdIK6/DDO/YXBm/vTGl/Mgrmp5bTS66NTZzW38Z92T7P7AAcyIa7qvqV3YUJmc6jG
ssNpPoXkUlMazfzZM8PHbyip6Zfz4iXRtfPTcedIg9dpETvlWpS1DN2bz+SE7GNlpLl0PIT6JT48
p7CpiuaLXeg9LSFFFxs6IsJPelCNSxTtivVoXmvRtHmX7Kp3QYKg41671chOBQu+K7uif3d2UURT
m6WHD4aMJF0bZqs8Alzckh503rClSyqQESCT8g8Yd78U1ZP+e+bxG5ExP9HGWLeDLvcroS6XdAtm
5cD9RZ4AoeHflT2XvDpJ0RmLAtjV3Fj+0hYtViGhIYJ/srjYvAjG41Qjmbg6dFFVmp0H+K3xZNBQ
APh2C7xJjqipmJbsyWoHhwc1u/c7yUFI9+TxO8qZ82jRd1hJiEqBo6BnZunt6jZRuFnG5qJzSeX8
t7jS+fOgMESdsGeSyUAba0hrL8Ymo6M6SiZ5XcwKfNWG9S4S8IoBMzonB+SNjz+8vbFOwFK0/B3C
FpIu/RsOIskfNmlHGz+oFxxYGNIQHtK1VCUV6+2xeldjmePfyr/6+/XTQrNHpkw1WGkR5kD2BO64
UDVr21tZ7YxDvje2nZMGGoCWHcw7oYv9oi8asYz3PL+gN77AEcODh+cU0lIEGtuyl+8rsnNuDU9U
xn47o4JsuWGfS3FCx3u5E84izpP/MHKmiMT/Wl2TwMTnNgeYCVedOSssNHgAwluGM475RHVqENZs
qSvLDCwjO0Wu+rlZP7RkLAALBqjeJDv8h2Q0avCe3J2Y6RJP2sNNsRYSkTMVtMBeJDcnfGdXqXGa
AAsCphwR5KS0uPbp7OAy8mFftWW+1RBzWZM5zh3p7RcgRT1V9JyEt64hg5Hu1MI5r2pNd1rZqiFZ
x/rJVYju2ceIqt6CrG9g3Loomjii96GF/es2PnlwyHgsEX/TtkXWBfCd/fQCyI6y0/YKDA3z1L1Y
Tz6mpDbKvzvfbTqfOxYvzNbHZB9PWMtw304cFgOqbr7oYNExAwLUrJ9GOsRpxsWvxJgMBuzCPdWZ
4wX0cRtMIi0Io2k4REfDMIQHw1rNFNHPqskaf0qD7ls2sG5zHTsuXNSuXUPsxLqNsnRSrXbOFqAg
9dBvxj/Udm2GEYhN5ibASx2CYCMsd+QMpY1LGzNXOnFHaQwWvENNIQvv+FaXI25c40WZG2yljJ/z
cOMlPbb9kp8GD4b1E4EE29I2iyyWTiPtktRhb7XiVLriJ2Hfje4SUNp9v84zKTwD6naSGbg03ss0
e/jwUSLyEJhL5AZKYxB9AjsagdH5qGlKt8iRMW14AVFRXnWG6YKPUPNG7wB6ZJt/i+FuULMoVIoT
OFZSU9fJqjQOS8jWX++5Gy8bR8ATXCgcQ/rr1jMGthEK39muFseoBUqlkHCJunzFk9WzQu6LlM/b
mCM1dviJGlDWDjdJbvnotZN6oVFXRlxvK/K+ZLfewznUN9uOiBFzKYDk3QoNKtR5thva06C0JyWN
GmnkAoQX1lAaiURokzxX4DTbPlwosnbBGghW/3gXSJQW0dQRySKgNwcHMyeP177ANgm4qlMAfes0
4hIjX+AOrzUWGMsRqhqIJXrJTlkMqXH2VoaIn+mi/2lDTAN1fbwcc14fz2hcLt7Kd+dOFWfkUnhI
EnlVXDuo9ulKWOpWdI3PL6HUClleWptKiRs8MQr0+ugskVDPQrkGHEB5J9v+f6MdGwt738PfyJGX
tDK3/J+bxrfKhLHbZu8GoqQyKoPaMnXNN5q7jnXgC6VFtfmOzIVpeZty+insfBQkpZR7758u5V1G
i8UIQ2U+2WzUPCKGc5yU6L8lytc8RatnGEpXpBdEdXGTrZSKf77bq2j9B86x1SvlJj+tdhOrTb2d
fUdleQFy82CoWHuAK02N2+u8bfE7Tnc9ZObIVbYBP9artCB0Dtha9AfDOlU9ELiMaoX2RwtDe56a
S/bpmHAzz5AcFB6fYvppx2oS2zwDtR3dgeRVYAitCf8X5YXZFQtXnxaqTuP3ems/hc1g2sZ0QhD0
/kdvmpLtMLFZNbxGUYGtzyK+Z/l3XZ/b+VILLGoHpY954NIMKcPlU/SvS27+VFvYqiVqjPedfarm
26hD3TZ1HRAepFJbvTp+IFhmgGJcHpDUAXGWK3RBJVAQrtFF1qe4QcC4Z1c0wiaVoyFL+DnhOSt1
DTiyQgTmvp3TppN/KD1D3ZqH04srN07twy6fdPdzzexkm/PNnkQFIzgJ2Pznw2LPnaURI7513bq3
RS8Gnf7CT8CZIN9N3FIZUoN+SsbVuCnPTfrSBHmrV6LXNQc8RXPPzvhvr9s8gFtOPBQOgUOEj4S6
OrClvmm/n811OXuTJO1IIfnQiPO6KsQG5caE3zFSdDZ6ww9bc+KldeSvTJ+aujtmuvlSQDpykWet
Fqp/7DD/ZDx0x4hyD1s69/uLB6tgkccdr/vh41CocJKqhjGOY39+uGpHLoo2taRXx2nDeDY5O3+u
OFcdvNTFXhUoevuoHtQ6iVphyXR2qHakmlpo3k4Zc1Z6m9AkJA7iMmDb20O4WxaW51u3KUjHwqTZ
yx7Ecez1J2hjMuJq/NDZA7MQP+inHCiia8ZBVr7YSfiTpEacW4Ta8kmt/SZfwVBDRbjV3+1nUINU
lZMMTK7EMuV8QlMyVwJGmdinNuN3VMc4ej1/dF+MHyfqqDepAM6ga+m4ZfC7VHonRaefs6mL7d3I
XYzW8P7zknzij6mnhnhadr4+r0B/ydlPLALiGpln/bKCq0VqJMFrVqf6C0Sh29N+ymgKOHH6lM6X
OcMQNgMZE6eLX3R/0f8k9LWpurGbott3xbVbIylwiXATA10NtaBC0e8jIT5eFz88aECHZ01dwvKB
mzOAHyC/QgCDQYTZdkjsj0kBmG35JwcB4QQWpn6B4ZwF8YNa127kVqhRah8WvXm9msHlv8wFvssu
4IMJyXZTmeQYblNIZwijK+FYCg68dgtQdaSgX0uS8wnNoXUiMHbaMfGP+jW/5u7ciZaR55JI6Lyw
/er8DkZv/znBDDaktwNgEMpMI+VqSl+3ZJXBDR8SSx1c89dOTwY006FEDAsE0eK3ADFHHGJ+53t1
epum1IBm5esRT2uoNalK5Y0VWJgJDB1o0zFG/BVnNsg30aBqJf7oQuoK7+KacYHRngB21ppTafGT
PGaP1nzMH5qcfuGCEU19kJNmySaihK7eDPm1ZpLruE7WpjcMYd1HVXb+NMgxPYfUtRnmO1PxIBkH
LTGf5h253+mM/oCZwHuPZbTb0zzWf2Oblxb+w3qwpQWjHd7m61HD4DZG+dmXH+gFwLGsX8WVKHBx
OoQsSm54pYVCqOWdGnxJQgH0HSAxOsccDpYafgpVPe01wIyY5XCDmv8bdxxHeRI3c/m5GNiXfEix
udG8WMkVUZwGo7hAg/OFlGfr3v62hC2LNmo6vO8sbPkEwtaI8rlHZzW3sMd7F69dska71QSI255Q
kBOPDMsCBJswjkfnRolw7h8U5ulQ2Jx12s/dqxMwQgrQoQST14Unw/jwlXwWWS8SsgD1NiWCVWkg
1QZKtjnzbqEUjCF9U/IM4Q+HsItt5UOuyK4LDAL5fBqSy7PpzpBgcjnQcVNNZUFVpMVx26wC/cC6
mU1kGzYyYXYdtlD8lUMaHVfqorupLJy0pnwGc2ratabuHzVkbT3wFrUdtM19UahyddiahynZ7Bw5
xXFMAFAX2O/IAhRx8Yt2GgnVExiuyEsBdPlgY1hJtghJldr5QdN7sLAK3+/y4eEjHprQsd79DBoc
R7Wjt36Xq6XikJ7K42I1AmKUfUUY2m/B2fqZ6V1F+vBQ5RqLQliKbG3HZzXXFZD+Q41KqaBVL7+p
JFsYs5oMJCySoQtEMvHGnlIlW/dNBX1LP+4gAi88FAp94yqY7nXevV56MSX5nW5dy264EKAqufou
JkxLBg8cGL0ASYCY/BPxlNPWCBqN0fGdKWN2AfUtVFtEwVsHyrpPndsOcP+jBt1ffGLAttKGhyNF
mJYLe+YvfT8Fu1jXgZ/6K+ixUKzmI1xLb53aZdWBB5cMzGFWo8/IxrJYYSQEBg5WcIfazRoYaw9I
9rAB+XnViwgDBf6lEtB52sBYsn5F+5Mhw5tsp6AyPtssqIvS3W+ZOb/w1DxfwWg/YFLBUA9DSGfK
0+KmLz315ynvLtPbHty/L/S8l5cTN71hJin2nF0WT9HXTzO57x7cW9g6qWLiim88cZHNIVTpgpAS
CalJMaTeiuxvBEFIGGlO4IgMptiAvWXFupdL2rh3FIB9D753eSlnc/FmgGtpU5RpduHVNhxPrNDq
kJLQ7egRzCdarrqqHxt/x2737T+U68qMsMJilsP+BO555hsSNOFrQb7EIeEXKLoSQIBEZvcv0s9o
xerGfs5X9Du5yZdRNl2HDfPHpX52WT0laGBJ6HL/FCOjHTrtfIwKesL5lUDftxpSCXFky31mLIuH
pen1B94pE8Sc4SioP4xwBLMtUpLjDfRsAgnhS8Mhm7qFS8xDTW21azvxzBTPhhX75cwcagYuh3UX
leSwkFGw+bZxCl21JASgYxRJwfd/8gtFKZoz9uqUmerZEu0YcR4tKT0G5vjQL4N8ubq4QyH4bFze
1qotZVc5fbVQw4hzILgnQ0q77wINs+TXd43SBaMhdvWgrm9OpFtelkw2PShaV0LpGUJZ3lyoBpvK
yItOAXgnI6+p1SnDEPJcsW0kZWyzPW378+27msQdMTMs44dB+P1Z+TKaeknW848O0GzURpKnbl5t
x/exw62R4X11F3nA3lnA6J+WIkrEO8d8aEQ84BImAc1dlDqDA+OwiEr/DXcnSyku3MMJHkEwAApf
XCyOiVUSYB/KnT9xoaCJC4YaTS8cZJEjLzSQhKvAWqKbwGV7HrVecgGhD9L+tcvZ7BwwWq23nqNQ
yV5dfc/duTEaNDjBzRzw/2wVehFgTa7xSNHfxV6nUij77cOjLmlDtVGToE+J/lN7LKY4krHXMMH4
oEJOWvyIkjrMbX1yuJQ56J7sKV5rhxQfupAVq5UWBwAaUBa7jZbdfEXbhvWilbWcLnMhRDMhCgCF
MFHN95R/oSv3TIaqdMxg/Q2cOHh4oT62Wv8xHmtfkRp+3tXczxb3u1jiSAy1nmJEhrLo1+PF2tdu
P0esWld0kHfV215BRMyRD/MHtpPJU86+kLkw6xsH2GrYhKu2l/zEbntTLdrd/go8sJFjs7xf3Z2d
tWRniva57qRIXE51BO/jVHVE8mgAul599jxveSp2ENOEKbfUsyKonmJ2IF90x2Ns0svNz2aodS25
VrCQ9N7W/AUrxj70AcEA86AvqYbc8PONfALGjmQwaZDRUVjjpwvMKkXAA76Qt8NkZ1I69VgaqHTK
dv5X/obRal1jkvDrBoj3aTeRvdoLULXaGKUBrKOIBVa2AJ6Pnnx63qkiyiNgccA6QvPTUHUDLf7u
ooMQW4mVj54YFySfdDvXtCehHGmp8JY6EKF083oiojB5JmE3y5JAD6vmimHQVoWOVQ9iMISM5uV4
WfOeVXwAPsPshVASsLfj7uqHNpdtuJPhrbYG8jZCVzS6tAGTQDDNV4OQ0p6+jfOUoG4LkMIpRauL
DsnFifuYv1G0k02NYhur4kClr9agllCnK9hTLMbnI6LjCW62lkXPKxIaVbpMRxwdYIyrGuFWkRcn
TeOW88CHt0kfFXwfNVVqDb2ydPJk2q5LSMPku1LsdXH3GRNmUH90eiTCZPlLSSqUxi7LCydS5V4p
+MAOB9ujz0JMgz/6Cy8KmPaOeKNfx0K3tpqn2r8vCEvb0vBVogBwoMxGQit/Sm9RLb93pBqlhycp
LL2tF9ix7qcJTbO/ScC16PixntmsFRNwVScRbF0POOUvupDlPk2I6szOJ3PTz91a08XfarRNMykw
0RdPceMG7Kes8xUBqk/2+KYzduy+jtx4agPB9f8FcfPcwqAE3pYuMUbi1fu9Suww7HvgsHJLgVN+
hwfGG7wkCzGZfZU+bMQK0pTzW3lh9/UQpIuxuAK9AfRASKXTivBgRuFn5RzF/bEcPfAd7ViD+IfH
baBa94JFn6Pb7QOuydmtUCRcDJFye384Ye7rpYAdJP8pqHGpWwbQLgj1RH+08uV9U0gTwbMlCsGi
m/+bqj+bBU/Lfz28w7Ih4Qu8s3gYyn4NulYbQhRzKe0lYBaYRznTk7fQJkjhjDYYTk0TtaxgzDxW
Njgjk1XhnjBPCFaQieY0VDEA9tKgiYX/SqwvRpcDh230TYKSTKd4CFLQmhpsrYA5ZrOvREEZLTLI
/jxqbhNCNwF1hoLV2L8CuF6OIpI3SfWAoTQ2BitfqYjxMUNbf1UXN0b0XlCiknGH5V2ehGrwz349
ewdyOT6SHDvXWyIZ/TUqS1Decrx2pBchk/xOiRWGm0135RTITNSE6uRiJ9O0c0HCtwWAd7VzFtUy
v0hofpt2q6ttUqTd3hD9fsuBb+SDnbnMxLusbHgf2a2pbSmKVqpzjHRa2akkIRsLCSkg5aArBJKe
L5kHl87tF7fJGZVI5CUitvXMmr9bKHSWKMUDBwoo6MgF8eD5JMLqEHTzjrLd/YLKkrY2v5Y6spAo
GoyFpZhRIEdO6+4QfsgjHcYCD/bc7Wi+oIpHQNXioQEUBtSExDrF2aOSL67AEbTnGdmGDeF45oPu
2q6jwdCyDVM5foVMzIZ3t62Lqw0ryMzGvcqrVBPoVTuEWtXjfjEdB/7h0Dwlp+BXU7/sRFO1tP+v
Mcca6wTZlgjThMJ4gh+kkpOTQhehRH9+CswhnrA3tOSkG+ij1uwCp4qWO+Fuyhq09TBU+9Y72QxW
WnGaLWsc13alResd2+tSZUK4pSJPRZKjkDLmZ/7MIJjSjQ6/tZoBlStyVKxl7lmhx2vJOFkbxMVO
g+NP5HN/hTag2O/pV3J3+oTNnaev2I3wbXffdlTF4bc40k9CROsy6jt4LFJPTJjVkfWYfdhPyf1q
YucPZg/Iz3Vn3JbnYH+xIWyHvvJ1G6W0Y028TIFVxwZG7Ws4mUbkGyPjx1PUpeyZwulm+PAy/Nd1
X/pe1skRr2nsXvRfcOUNlozDKtSeVDPhMmvIeuGhbNSeuZa+E2PSvAt29RzyvvRdCqMEBVB3tFKc
xtmixfb3ScptHag45ul9x/EKutIBZI9wBpbnMUzBFVQkKLn0uz8xai1Qp5fSfhYRqtueUlerBIur
Pdbpx3XOO3ruhHZEP+5CBtsfNB4b353pTNP1u2tSQsEj9XJBfhOrpTX1uSyoCNUtkxUGW+2bLYPa
sOfTvBeuknW4rBm85lQ+IGdX/C7V/KH6B8TfjGI87OnHFQBsQ4y/s1f4BzH478Ckr3TxEKyH4itI
hHaz0o6+RVf6kC5D6EkxDzDyOaCc0v/C4U2Nofy1dRP+Ga807Imq92LAd5GrmW0BrUcuODsZH8z4
koaa+tSkcFpN3SW7nLwLl5vYPcW0WWOT7FEj3JQBCd0squq5ckoRugyxFcxjpf2lEbCx44MQEAae
YkB5yYlwD1H2UVvgZmroWAiQbp33vk7uYY8L4OqfHmtuHgpWAbNoiwJ4M+qKNXwid8fV7H8mJ64p
kP1XBvoruC84xeF9yjXNLpSzREJ1HruB/aYI36jQix0fE/l4c92JcA6R77FsNwuksWKbcBdFnKUR
hZxE6CYlzGYd7/mf8t6Fmyy2eQfIJERbzcr/mdqfFzqmsvSJH47y0vZ/a4xxaUs4XnkD65rduOZS
vGPbip3SkwKbaCEsUpnHnP3q22nq7u9nm4mjCRs8wiWUEYmHtyX5NKrtiP5u6/ALD53wklb4fV6c
0vJKgSCNSVljJjcIzdDxqzuP8ds5YaaIz0wehu0GSa2SLwbCVTng+HJ5xESaROF3YFiyZRE+eBzz
eRpg8U4CkvGF3sdOFaNL9/eUVERb/RsBeGX20B0hRRk/9U73SZD4NtqF/ugmKBZU+00B3jcmFn14
2H+UMg4pGku+twri0Kv9DPyyaoBL2+C/tdcf5udtL6jlPbE+4u5SlLgyC/jdBN1eaWt07j9sPumH
vJvzxAsRMgceOcnV7zZNFvo4L+1Zi2DtF2PHuaW3TBWOuG5hzeqj/hEENEurl/0k1li9TSjcI17/
a6gtS2xwXtGWQgr2oPojNhn2Rp+wEA2txHeB3drvsFCXu67C3WsAnVQyv5pN/KC3Zcuqf4oYWpTd
OedcBj60/JuVLA0VKLLsE7xBf4z3Kec1jpE/paLer7i60W1H1UkKjW8HhdFPNumh0fUSKjJsuAWi
7Id/L1ld31iXHhak6D/hisNlB7O2dyQMGqRlOvEt6yUTz0XLRnLKM5lli9fC3jNZnQz95jLv4X8P
tfowc6MDAeBO73AwaCw0kyVJnSjkAAG1g9IpQ3VP1fYt2bGMRDAwVIYrW+7XPaYB0MjslfOnHkou
dpPeeqqaASwKfMQfKPCw5qY3oFN6fBjJZrg7ldnClSipiyryTey+6BLbBynDb4/4U0ijXcNcWAdS
WW+Vsi392SlbrDQzmW3p6LdFMENSgXRUfn48U8hTI/LZvFFeekjI1se7UfkWJvkojvjh4nk35awb
gmBj13hJEqnVpjg7eLQ+Dc2kCP/HYTjbp3iND2Lh8FHwxwc5bBnqKUJZHGL4XwT/XL4+Ypg5qZCW
xlUCPl5+lfI6+rWvGcTqaZMPbsRgBOXmYGqx+wQvstrAFVhLNNlyUpBHMYwT/J3bQNzFgsGqwoKA
Vdq8so1ClP2BNWKp/x28RWlupJJVl4bsT3OSgWo5YUgxIc5kHboauxqRbo0gUg7fmiRi8uG7LVXK
Ja5FWzX2wmbPCX8FeAl0WifDv9mHDuHojwUlkkU6RrTyxHnXdJEJAlpmRdGXKHYA96MoWUFskbr9
yWHbbbUXRBbADsPMMZpByVLKI/wY12QcGAttDQPm/T+zAXDqJlM4GXQ54VeWsuuuHenSaPvujozc
eITtuLuZmdXh4sO7qieNCz2GJV/vz/lezTENqM1vliKt3NCGRIE76p52rpQrZPKXnOFsP4Lv444U
ILB3PNVyi0BBw3tMUZP7iiHwt/UV/hU0JMACeYA3hgOZWamxo5DCXgK6Yw5/ZxtiLGr9lnOaYJZi
S0DNgxTf/LwXoj1MgJyTV+SwPF/1XfSito4SVJGZ3+bbrrqJRlODayI7anHN+kXAMugAqJrDiEQP
DQld2VK6Jr0dyqdVYEYJQHpewpTqhpOf1WZ7G3e2Q/DBJJWf5CjEFQcw5XVPcucXG6KKwX3mYapm
ooBCwjdxnaEX9GOc2LgDRQ15WnVDfzfqt7+KJzhFBcYMAuZbwl2CTxmgdbXE1rzRXlqFhxjFMqbC
44rKSKmwKvFf5xF5zX4Iyo8hYTxEnyvjLj4zDZUjzw++//LF4hNZMdU/dkweSae00M3oZUD3NN5+
ov3TqfyvnvbNu9LibGYxtzbom2rd80g4ErCIbA9zUiOiNA9JCC4BQZ2KIA8kATbpmqEQmaBCzc89
fvpgOtNSieS+hozq9vnFLABalcFugWtaHSMV0UO+PGAfdaUeJ+QS/MrwcV2Lr+okg0OiTfXSFDbD
uCxhST1NmfBZ0+BDm5vR2uSjmdgyPnESPSFds5u5N5ZupJCd/nXLjfofpkQG+MFJQkX70fNlhFWi
Tx2i2HuklBoDCO3QwPkWeGBQbybHWnp9bpbm0MR2Ros9yNURynHgqNPHW/kkzW+Zt3izDvREFP+w
A/dvktAgdhjIwMheq7zjhTxe6HLVLpxgV6XZbKbl4+5W33EcAE2WpHr5wJ5cV/79o+SCO8o1HkZ/
rg5IcK4NQzCFGyzbTOzn74qQyzeBbmY4yyzSxldk+tX8FgOzv33v6wnHU/bZZYYm8U4mI36r5rQc
bNODtExuKpD1VlWbyX9u79kJDaby1eorPeoOHSukqqqXN5KKbnJpIGgQBtml86248xWOiHcVDGI8
nVjS6WhDlLdD4cXdUdzKYEo8TYE5g4TOuBwtP/l4pMiLoauUZvZATY8Vm/1iLcMteL0YYsPtnrzk
+TeRogoIJG30xkx6zccBO6cJ1CthpUmM+9skAoQfI8kfkqm3Drs0ZFPTib20HE+cGHEB9LNcdKp6
uRgWlEqDYyS4fvCONhZJqSUgDaMxn217xHxxXFla4zyCJ23362OX7plVTOOqSDZmOY+yb4ukFcx9
ymvQE0D7W1EXycZJzgeNsblCW9AZFDYgrNy3t3dTumPOrWrT7zXcH20SAVRjqf78XWfve0DYagX1
3Z0vyEoiVV+GnWRF/ZZir5GPrEwHnQhP8/lpnAfk8Mh1jCN4EG3tj+pg53BKQ2MrYpis9NruaHBp
hQr9ZBr5lqcjICeXxUo5l2a8Jyumm1hGE/w7xKE2NnFYOw8s4FU3X12M1WS9qc94oMqMQECF6ORC
73WoTCqODUVFxiuvFASTRZniNiGGCs4DzQ6m4AJD59/cT2KY8rFq3/DhFTOKh5uWBm58sWPkOfXI
J9FZ/6i6AyNhhRbHlr54d7GQjzI3+Pi+Bji5kxatyFC2CwsQAzvGqSEAHRs4MSuTRCpa0kVRm6jv
jlzDZyz/41Uhs9Wzn3TR66KAlWWejtPl+rKqs6wEk36SPnIwpRUMauSdAS/cI5mIa9oW5zrFSU2i
+/s3RLMsuuDbIY0Kf4gy57Lv+WO6VUUyXDC7iJIE0iMbrDjAM56soGEt1+q/s6Se+FXpqrt2xPEB
J1YfG5mGvDXZ46btVrzkw/VLbttJ7wf519TF/TBro/iM6PvWn/LBpyMu+YOCJez+BcwwWQYtf+Gt
Q2nGH/qqIHlu5iyeFDmeT7Yvukhk+Dq5ms6MZHvwWL+j2+iGJP7K8nL4c/oPz6k54LC75dclXIrD
NPzi8rapobg7S1dP/oD29NEQgS9VPZBzV+IxcOzdfkVFQoum2k4pKr6H616DhAS/kvA7+C+4/A/a
+50/zfe9cyT/CbSUBQDW4c5Rc8wNxnYdg5gsGzYRoFYNTpS0b6FGU4560LKv+BB1K4Wa7nfmOUeP
O5y/39R5QxGh9OT2gOj74GJjytnAgmiyRhQEfLgYxnEY/zqNuKqJifaeQ7HEVfNo8LxuNgn3RLFc
2NsLSawiv4lGjE5Lc1qE0aMJvXU5/DnqYgHc4/z8RQ2puUWbLkmSmoz0IXFY46tHIh15yrTot8E5
eIHZ8mK0salX3+dGHLWXv2Uo+uqPcmP3bAFABGW3hD1lQmNzAovaRFt1EAejnIaizAPInlmFsVza
5lEAxoumsepR6c5QZQJmRIWk/F5rgW5GbyXUraDc5H6RFuIEDrgcZPiuCzkyXss+RlVIfuYnccb+
5ien4hqi8JbbOP/QM0iTmKckihy0fa7/joyc+FG6xTTMI0gZUQGtgA8kf2sJm0cLI3obq0IvP1SX
kyBDSNI06GZgZbSq49VMiMdI6yVN/417ytB1zZpAc1yC/ldWxgQa+KHbbFaTUJY1jKZBm1MD4ct9
KZxR7THtBiHPK48wRHgBTz5tNNq7YhiZJ4wgNbaj6fBdDACi7RiRd2vGUcHX+F/AnH/M00qlavS4
LtALW7dra5VKqq6HoMeudXyZ8kRr+LeNV3jlvxuTrEWQUQOk8qUciDPZPZ/sd7E1uF03f7VwqwRY
Ky9UutYCSgznqXCg9Mk1x/kNxb0wWx+9oJLsJVvoKBWSBAa63+syYdPorSY0JCwxrQmXwcfuuiUv
xLh6cQujxTdX9w4vtymV5vj4a/e5Tda9k670zdOEuTGJvr1d6B2pYprOMBRBWLQV61PMMfRlfRiU
dGfHwtZLUAsBPNJJyTANZVdZz3kdKbBT1uBMHh5x4Ujp817jMBD9kkY+awUkE5bZzv8YK4Zj+DxC
hk5Lrvu8ou9hPEGYO6kLm5EKM1BUDpIOQUfvuRnyEoNCpDfJ+RG/d1xWL3GQSI9oHIZ0tJ2O1AUx
soZ3C8F9FbjjGwsfsTc+RWIs69lBWRuw/qE7C+ABZEwVSJlFtRJi3CW6KYwDVoTWu23dfnhMkwu2
UdSubHgU6IH5mHhROsOA5u8OYYHtZ/YLurYPDoSOuUTf/fQdJFVTbslzzyyLBGPQoQxOknUEyWaB
3H6jzq7ak2klpFbffQzdwE9jCi7HaJT0h0ABPq6BepCwz1/oxUBr95ughZLKYfAxOpUq9CO9Bx+o
L0tVkmCwPN3a0WCtM6x+FCXkpPoKAt7cLoYyqdu3sI26GPO0UHTfytJdj1qd21aa7H9JhWTLANTa
nQonneVgoqFcnTuMVmYYzSMdciLZP3XbllCE0GkpDb+qo2Z1g7kmQZpGTcotarE+d+Cecp7VMA3U
uahhQ1AroS1bjY3vUjx11iLW0po0I0h2/ed/H4W30LXhF9a/uOqfooynJJPoxYWnOgDoHjROtlZ7
KgAun2amQtlseGYXhbbvHuK4tpwS8L8ewf/J38ssAMpZA7NYExitX1NegfaqOJJYqMvTXXmabwY2
mP4255xpuDkSxkodahrSm6rJaCOA0tb6AYh3IbO/GyDoAoDSRuf5D77mk78S+teF1/RofA4JGzw0
gmBOVVwIteRqpDKA6VM6h9igIST9mDgTIi2yMuaeyJw9r+ZHvTJx4U8s8Ryf6TZRx4gS4S3bDvoG
8IjAdW+fYmm/9dQj3kQ0Q4ojy90xGE25D3Ect0LXpFRhMEck61Mx5HZpqjMH6+RkDyimC1rX21cA
lXMMeMt0qhsu6lG097BUvoALoVm/HiDGsZmf/KQ3EzNDL+gCV205B89glPcumRnMaYTRCiVp/qI2
7AX6ftIF7sm7TUYiDVsHusq+FWRTMPxn+DLUqZGB1WzuoXi2BNpxjL8g4JjH7vDl5ADzjr2qxy23
/PJLkIEk51snQ//aA00GvYc4eRZg8Uz+Z9m+hXhvo71SzDUvoCGbm3UIZjNRox4r/aQFuVuX3rNb
JjM0CKNz8Guf5WNYDcERTZEx0RefggJF0kSY+0pHCmNSqt0Bn5/gQcekcsoQ9CWGx+/NF7BmAfFb
CHk/7EoE4m5NjxWD4OkjpLMZdhNcr8035BKhOA7esiIJL2BUAa2cCW+bKKrnX4Vovcqmji/TPIgJ
j6g0Bi/bJMJ3zo+CjR8Q/Koes2SG5VF0qvEjUigA/ITqlZZCNzb22BYeo15EI2psm5GAGUoK0tT7
tM8vRurMi/nOxvjWVBL7QEElcpdz3xv/Maf5Gnbh+rwiAtHY3yKDL/aiSOzSEJ3gZvuoH1bvt5ny
VjGBqFi9aiJfaSHVZvVUR9tQVAY9WV5Q+SldyNum+ti1Fg9Lbll17sF/UGeswacETXRXGZIWv1u0
9dqzXuFpMu3Iq2k6DXcuSdQlZ+OX0O85bRJRwM7ubcRCWLLw7uaodrLegvMdnCQu4c6K3BwsH6zy
g0ijFVwyUlAhocHte08cgdnrvBjCkZLlkE7oC/hXhn3nUu34FjB0mL1KCRaoaBwfqT2IhjO9Sace
k1mHytUm2LPJ9LQ7gFOcFEMHsrW43VoFtqf5AZ+46nxuMk+i4V1AlMZ30GRkUTbpmZsXlpSDTutt
rVAWuukDzxSJS0fWtExse3z+nRXvz18WgPA8xDaodEWyLsWKodb1hbgEXylmBad1Ij+Uk2qRQosi
0qr+zWgc5Svb0Rv4oeLhMqVfdQLJUgMW/1k0QfMyigR9vERCfDbMjp2P26+ZP3Y46vPnJVV3igJI
hWFy4jhQSCjRDOGYGxejeCCGPcDJNDhkenPIlsQU5OfXizxA5OL0v/kZWyRfNpwzLaWAaPtY8h6w
Nm2AygtahNuLJ30t64ffYm/sSqDGnc+Mg2P+WuvoyyTNGtC2te1/zj+kwxl+Mqex/0hY9JdbYAWS
1vuJsoGxsZ2v4z/b17i9/XK1sxKLn+lh7mdpHU4z7a27DjnReV10IpxcLDoArcShvMkHovEhnTi3
EfMhL7yKYC5tzevVYoMtKqkCtK/vkklJFzebS0OM4/OyAzM8aqjG3R+tuiNFrwjmNVKDqtbMM/gk
PULvdM5bbQ4kpsLuraMWIQ4jgJgqMXPPMz73AEDB8lHM/9fd8hCfHmoOb6Mzy4cl4NKZd1TAaQd6
z3ARBR0Dsp6gknO/cdIEi2z7SXatvi6BUf50oD0QVsjNPMdt9esJUI+JCLdzqZvLMWT1lgQWA1md
f+GGlKxvSWeK3qXDhqlXiaDw1NfHitPDFPD9j18Ujr9zufICIvsbhYefZ2+mxZKT0ZK34+SQzQk5
7cr5Vs439e4jqvPcR/7yEIUfgjr2JLwsr2zaajuhsCY3N1hAKao+H3ZIOgkmhZFbvEbqQGpBlPbo
8hLC2pV8bERviWsDpz5fUF40HMU8AB6hOk0ESg5VgdpUrswON+pKgQPDjk6pO1g+IPz7Ulb8Idqm
OzDAiEAFI4GpSRgBCKsb99wrPGZhJt+2dZCGIvxhGNO5cSjJJUeZRRQaLOvrtnVINAtGhZXgmsnn
K0DyUjPBrlWVUd0sowiWS6qybKrdBRhYcnQx1ZGiDZnT4s51xyyrjWCw5GS/Ss7en4Wp+ZbSCsSc
w5nUasscAswOsM44SJcaVj9qOcKs4faQla+Vrc08pyUg/jEmRz3gX6qwmP2xcQZLUr6zXbREGS9T
9+D+3gqwTWb0kgl5AueMnWSvF0E3QCu1oSoHBYW1zizSOs9GnPGR/qSAuQLdFTlng3MgEgOzhgpL
1BkPymyfgdOmU5y0xndYfr+tjrEAQ6WUB9xyaBwsfr7p749/8oHM2vPv5+u2J1rU+KHdXNzSKoFy
ZBDGJQUrJ+ssN6chhbPcy2ZYxh0IDXDyJBRKiWVbVX7iIJfoesYIuTbIAzmAgsFZ56M1d7lUGP+k
GOmZYryHUoDxxmcfqqEnPwZEXLUjDf/rIv3+VhvD5Tke3GUggm3Rn2ZiYITCMudrHgDTTKzW1VE5
+0x+JbgZluwCKm18Dxc4eQQYcW1PE5+FqGn1jTFxgoSbeYEJCU6j6UTXKLrv+pbA7g9EulDsmiIV
DhZgF7iycAolEs/ZZu6fZrt2ZYp8ukcWYhvEGiX2rBP3fi4FvbJBY2WqfVL4EtZi3iMRs1ZApr0A
IgiWVV0NIWpfLV2jO9xR6hcePXJfjiwhOQEg3o4JcB7+ed54T/0OED1Ga7/iFAuAh3gOtSa52He8
OTVz+TJPL3rCptP6k5Nd4eIOaZYzJbR6hwyVZuM3QPB1jb2Dm82KYscQbnxYVMpItjOUq/EdnQwi
tiyKGR8ysIln38MQE8iFews0nmj8HYMfWoF0nMym570LLYoIGtkc/fMd7e+buiA5znWcmZkaaL10
F4PKAwU3ecX0fBTUjuC62Ehs8Xc3qdtZYT5DA6x7IcWMXpxgdsRqh8f8roZ9bLDW78LYk7L6d05e
4lBhScG8hIoPrZIJXliA9CchiG2shhg8CZPV0Az4f9fVwIcaYAvucKPlZECJGSC13vFmlhUzeeQE
pwxICI0YTwS7I12Xth1Zi/ZeLz9FQBXJ6hILDpQwdp3jfFejZRx3dQ5w312s0UCFlrpkj2/7FNSm
cxNuJc/6frHxUqxJsuA9fmefCzYejBOeqt5aufdAFsm3PBqn7BMtkfD/BGLgtIvQpQZPbdgA5W7W
nvaujEkj83HAMHJmka7XcncF+qFYmcsKVVPHS1VuwDq+2PSWzJp0nOfXFJRJfQBVKME9XBCErITd
CDoiygpEt6m48+3wPhwPaPtrf6DGpoz5Bm75pv2t5j5R9en5/bhekFQjkhTbs86dPvhlsMFQxMY1
d118MU4kjvh/9d+SiVttoyBzLyJ/SnCmOqE4jy1kch//5XOIJiZ/Do3MP6PJdsYndLOpi4aBpCMn
fHzvB6jh0W9G3pcEC0SkBygjA+68u838wh/ggKFhBhk9hAeNlRncfY1N37HQdTiYCPIJW+WTb4ht
KtanjiY9G77uD5mdFDLZlnTx+262Dg3iNE6r/0Eq/laWl+5DPj2OJoqdb0x7nhgmwq8iu6RYLUyv
9xKvvxBGhTAVar/9EA64kr597kwD8mbPDZ2Aa2hsNgumY8qZfw1Bc+J254VqC0tP3UeokjA0sg6c
p9JbvwkpnlfXuUJ3SKdol0jzCvedZemV9SopNZmkFDuPE7UeTq3wfADjri9w9mSBy/dMfIVQppDt
t/tnsdYpEXACqN3/DQw8Oo/uMNCfDTT7oh2Yqi/HqRbJtGJRiTH413TzJAS69jVcmhzF5pcse6bh
qPeIACHHOys4DdEXSQhirqNqW/L4R7Bp1OhsMUZCqDi2hVEww3bfFaFFOfzPBoMAJp07f/gLdyZP
3mpriqX+PLTf2i2O+BkyFXkPSDj5w6YOyFpn/m5y9NJjhSl5A0VCpWpsKPBcbYPgeaJRcY1BFKY4
4kz6L55i2LmQFmIy4MOnp5XgKSQROfg7KRc0eAMYN5hgHZuw67Ynjm00uv3iysuunN/Cth9q7hjQ
E+me+gZCJ6gHQrNuRNA2My3DErr8UqQ+f5MVFinSO8M//YTVW8WwgNQje7bMkjl09jbGeRmGgVwd
Cyx6vRLPDHB50Y+gLGUQGV4SZj5F+BiTWxDAp+R8peJbZ0IsLWbQ2Ww/sbgI1JCiJcGcWpgmY7Yt
qU10U7+cdoTIk+e3g4dM9sH/aA3DNYiKywTmeyz05kx9EM37sa/csCmkLyGknyddApTodkpTOTmJ
YpvkN2Ie+jmTYyUrlwAqGIVTpP3Pnzz0FvpU4r4+dUS7jYm2233qZ2wy8CjdIqH0mfNaG/oM3oqt
SIGpzYnANCr3QRCV0/oQV9kXgStuQZJedG50HNImD1SCmQrbjMfZrpQBrmcRh7SA98euXM/42z4b
x0MSBOjMLoJzEGTT0c93GbNvDjp38Mw3NtU/pQdZMZQXIsUr0d3eqLkieLsatJ6R4IWV33dT5K5U
SwQ+f3QzU302dCf/W7TOJqHJk0YlfErN0peARPWaTPFd0csDCiAyGhm3kZljjsFwY1ijQlBqslEs
7URjBx02iBlv7TXg2qfoCGaz33EFYuntOo1V0U06AC3pJzALXybGhYkTxmBE3XDtCaIz9mlKhnEI
DJc4cZDJfmh+Q4AD9GYkoLtKgYYr0oZr6v9Dcfl6OPUkTvofbGXvifDWBjEF47eLGx0hEtbkjm8D
nY/D5fGHFDlR90AqwM/MSKj8ZAi8Pulm0nzKaGZwaBaMiR4reZyER/6jlW/6UDJdDxU06kVfY8rI
AFGGoqjYmtC9slqxDc1XhI1+Oajz7Yv9Ljptb6wHLvpp1WBjZ+LZf3X7pTVAs1EiJhoQyEUKF9yR
X5zxrV/nWEHbFdkfA6CjUgCmIOPtksdMIEH4x557N5e+dykMrtR7l9jkEds1ngbFuu/pNfK5X9fW
yIXgs/PskpimVV8n75Mvqc+IIWhKxhFUgTp/SA+A7NThuO4RQe1O2u3KZrH/twBQZjRi0n3sxowe
qWK71cgkttCoxDQtk23FPBZOxNZOXQMv0De778sSCebc9c+6q2F6jV/t5879KAaHIIT0Y4jIBjTt
NxFqCBsUJ5YE4rLJ7OKuiOvtBHCKmayKoXSlUE9qJtQNJ3c22YsE7z5Fg5UHIsmLWJ34ncDmmdNd
rCpnc879GJYRFk8MpeBc1J421NMzRJmKhgxDd5vP1XVQeVIGfHIuorF90AuTuiqlN6IluQaGwzry
MxTvRdi6NhUZifd556Iw4h1r2d/R4XUPbMb9QXdP0bNzuV/r21LTYdHMN9QJThsOO4VxV0ct50/Q
tSeEcKbWG6pzDXM0aMjNShOz75nvcy8mLPQ3BvHxxVKGz+/zfLXrPIz7DBPUtD5IAwmvLlbSvueW
Bdk8F8+gt8POp6ADDmuRXLJFhEAI6uiYTJYdMG2MzxwMzjovdc4zVsn9WJlyii2RakJ/ESHMNMa3
bN4CzdRQshm3Wz5AvtUrn5VVMnh6e9GQE3nnkx4onp48TkfLUm+v9Rwh4SVvP23pV/JyhrrehQET
8FVuaJcVCI0SESK4BActQwuulYyUx+znG3qQtRqH8KUOpCzxr7p4QGclF/oXudKNBR7CQXmwSD3O
YysuTDPyeM42+jU62xGomDHxXkqsRFUbIaysJ1y1xuFNod5OSAlK5R/M8WHHaxBiKT8RUhb7kuCP
oSwZZNuF//j2+usMLkUQIjah25eINwuTT/mH625povRQ3CiPU/WFHF0gL0u8yVpx0ptykVAJ3mvH
jqb9K7X1yK2Ox62bQ+WNdErhXwwkZyVmB1gdEcg9UK17x3zh8/+t8qmsT/e1zGXVnmeLBqt8eB1L
6IGeiNO1H8simwJ/csXsYxkJtMluhP2viN/aANm4ewJxucdeR8wnoGX7nv8y6ssB6caCd6/JsYoD
yxjWkqN/2xg/e1nZdQzyv1MFGrLI7yWc3n8PjNCJcF9ezlU9A2Ts+iJipk5oPJVs0neDW7rosU7D
zAdMI0QmycqPtz9R4yQHscXWCD3h0Xg+/kSOrqmMlsDXsImREzBzWQrHPeUhBFCn3MY1NiJpe/dA
lVh3NYOO83dsciyAoUzU/K85QPbPDEscYXUPPs8d2s12uj0u1byQbDdDVt8B9pxPCuBfZrUs6GHi
AulGaUFiWp6y8Vkg73SrkfXPSSlH9OgtCWP66cFCx6jkDtDlRfz9RmJylhfHGjYljGfF3j4FvKJn
YGsjxc7aZt93VnRu6zf1PggV4eCSYVoD6GJ16kB9IYxgcUaz2VBaS6NOr5d7pb3ZPWesL6SNzkiX
q0q8RW3t+tOwkJ/P4URv2bsQL0SoE7IL+LMCWlOKnNuLT9r7o6qWg6eKmbbZBpGeGl4vvoUpU1JM
V5IOSrPkYDLCnGtfr5AZaMUxeckv/vDJYt+s6NflhgYf/UmC+BKG7FYQ1Ge/MpLnXb+Iva3FMYeV
xuw3S1rQLhpuNTi2ZN1wzCWzMpy1uycReML96dVix3oevPLdUE8CKMmcn9TdEEikUwXIqoUtxyol
lodqXYNMnU4z620nKo5a9gLKyYBhbeNiEtAPxhuliV5tdAQXQ90pEt6wWoZq23ss8Dc1FhuFopQD
nr1/cm5bH1CHK4rTh92KVWw6r2je9xyBvIYnqgN3akC1h9mxIz0tIRv+65Eba6zaMeY+KYDFVxSM
BibCiZAczvcigYpNvqhKrUaYpCOA7j4KRKBDrqxnbLGbvgMFA0yEN8an6i0dphRr9D5rHA47CMLr
k2KCDoWZpYYQkeDgud10WGg1M2JJ30iHedsGSx9mrvmfH0NFUbjVDhQVBPU6ZFNZa/uKs9/ACmSt
bmHCeJRg4gu5S4TbH/9NGgL78+MgEQNpqY71zj7e12qnQ4uzW5LJDwgh38WWIA2buThDVs6cUtbJ
GlfObstF/TBdoCY5Wd3ZIQcqByVfaZIv01BCz7snnfKJiOJrHTdIdvfbRMHrD7Gz9r9Mp3oV29XN
3wUkOjQjLx0FTj3QvL5TIsk3N/4SFUGW+BQaqh+0GBkRYwoPHegEfEYTQVhxNjVuM/Gi2j/0+cqR
yUifdifIz8Asik3w9ZOKscLeGyLm3EIw/rNmRZjTi9S5WjJRjec+kEBOxlpTGIT/F+dA36jAmMzw
kU/1pP/ccaW6N2YZAgUHP990IWASrurYacyjWkh9XPIWssCHADRN1i0RDSAZojk86u4oNnnSWzA7
/9a47As5lQKFyR9gi5tTHDy1zSZDB+18yKauitjM8xZDeWS9ZaekO+NdZ4s8GqffGXXjkrWF3E5y
plbfuBSa/0Ej0ch3o3G7as+U/Ej/fafTYS2fjcazEx2t9BAJrhucYscDvbtfS2pWpm7/EsvzIOLn
PECH08dXc/IXWRxJwA7B0q+eL+fqcxpPPqOSR3cWVLEDoltnjfUnp5AzKXH4Qh7XBvG/NEp6aEUk
LWpryd3/qvnBi721SStvvtOkAVpfiq/DxIZMmJXlqnaGPhpYuTyk1OKaaoaiJC7z+XQPP5LeuSet
f+ijkm5vo+qmYltYx7PZdWshSbs0TWScUVb2Iz1wz+0pEW7RzysgS3jDJnVCxILXVaCGi8SWkWfZ
ytt6ll1zZ6GdhfulNi5JF1LNcIq6fMHSfWkvWhWzCfdr5+sakKps44Q6gA0bMJO+5m3geuVGkops
c1sCTv/W9jv2tG9DSekC1T8PeIFphzZ8RX5X/jsn+qmw8xm5UbxfqzWQawdAtsws6gjnsMnV4G1R
Dwfq4eis4uEWCiOCY6GCg4cHnI+/h4jVmnBL1ZjjUaByhdSShmrMXrc9WzNCKO52/D+UWn+kPzIU
/SaaWuTqGB9+PAIToonBu9+t+jr//iovySh3Ah557h1Fa1207Z0dSFaCzCrmA+AqHWT98GdeqG8r
jhw9oA==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
