#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a606c1bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001a606cadf90_0 .net "PC", 31 0, L_000001a606d3af10;  1 drivers
v000001a606cad770_0 .net "cycles_consumed", 31 0, v000001a606cacff0_0;  1 drivers
v000001a606cac910_0 .var "input_clk", 0 0;
v000001a606cae170_0 .var "rst", 0 0;
S_000001a606a49f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001a606c1bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001a606bef9e0 .functor NOR 1, v000001a606cac910_0, v000001a606c9d560_0, C4<0>, C4<0>;
L_000001a606bf1180 .functor AND 1, v000001a606c83720_0, v000001a606c832c0_0, C4<1>, C4<1>;
L_000001a606befa50 .functor AND 1, L_000001a606bf1180, L_000001a606cae210, C4<1>, C4<1>;
L_000001a606bf0070 .functor AND 1, v000001a606c74e60_0, v000001a606c748c0_0, C4<1>, C4<1>;
L_000001a606bf08c0 .functor AND 1, L_000001a606bf0070, L_000001a606cae350, C4<1>, C4<1>;
L_000001a606bf0620 .functor AND 1, v000001a606c9d420_0, v000001a606c9d2e0_0, C4<1>, C4<1>;
L_000001a606befb30 .functor AND 1, L_000001a606bf0620, L_000001a606cad810, C4<1>, C4<1>;
L_000001a606befc10 .functor AND 1, v000001a606c83720_0, v000001a606c832c0_0, C4<1>, C4<1>;
L_000001a606bf00e0 .functor AND 1, L_000001a606befc10, L_000001a606cad9f0, C4<1>, C4<1>;
L_000001a606bf0150 .functor AND 1, v000001a606c74e60_0, v000001a606c748c0_0, C4<1>, C4<1>;
L_000001a606befc80 .functor AND 1, L_000001a606bf0150, L_000001a606cae490, C4<1>, C4<1>;
L_000001a606bf0e00 .functor AND 1, v000001a606c9d420_0, v000001a606c9d2e0_0, C4<1>, C4<1>;
L_000001a606bf11f0 .functor AND 1, L_000001a606bf0e00, L_000001a606cada90, C4<1>, C4<1>;
L_000001a606cb44b0 .functor NOT 1, L_000001a606bef9e0, C4<0>, C4<0>, C4<0>;
L_000001a606cb5a20 .functor NOT 1, L_000001a606bef9e0, C4<0>, C4<0>, C4<0>;
L_000001a606d1af20 .functor NOT 1, L_000001a606bef9e0, C4<0>, C4<0>, C4<0>;
L_000001a606d1bc40 .functor NOT 1, L_000001a606bef9e0, C4<0>, C4<0>, C4<0>;
L_000001a606d1bd90 .functor NOT 1, L_000001a606bef9e0, C4<0>, C4<0>, C4<0>;
L_000001a606d3af10 .functor BUFZ 32, v000001a606c9c020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c9fea0_0 .net "EX1_ALU_OPER1", 31 0, L_000001a606cb5da0;  1 drivers
v000001a606ca1200_0 .net "EX1_ALU_OPER2", 31 0, L_000001a606d1aeb0;  1 drivers
v000001a606c9fc20_0 .net "EX1_PC", 31 0, v000001a606c80b60_0;  1 drivers
v000001a606ca0e40_0 .net "EX1_PFC", 31 0, v000001a606c826e0_0;  1 drivers
v000001a606c9fa40_0 .net "EX1_PFC_to_IF", 31 0, L_000001a606cb2d10;  1 drivers
v000001a606c9ef00_0 .net "EX1_forward_to_B", 31 0, v000001a606c81f60_0;  1 drivers
v000001a606ca0ee0_0 .net "EX1_is_beq", 0 0, v000001a606c80c00_0;  1 drivers
v000001a606c9fb80_0 .net "EX1_is_bne", 0 0, v000001a606c82500_0;  1 drivers
v000001a606c9fcc0_0 .net "EX1_is_jal", 0 0, v000001a606c80e80_0;  1 drivers
v000001a606c9f9a0_0 .net "EX1_is_jr", 0 0, v000001a606c80f20_0;  1 drivers
v000001a606c9eaa0_0 .net "EX1_is_oper2_immed", 0 0, v000001a606c82960_0;  1 drivers
v000001a606ca0f80_0 .net "EX1_memread", 0 0, v000001a606c80ca0_0;  1 drivers
v000001a606ca0580_0 .net "EX1_memwrite", 0 0, v000001a606c81920_0;  1 drivers
v000001a606c9f5e0_0 .net "EX1_opcode", 11 0, v000001a606c81240_0;  1 drivers
v000001a606ca03a0_0 .net "EX1_predicted", 0 0, v000001a606c82dc0_0;  1 drivers
v000001a606c9f7c0_0 .net "EX1_rd_ind", 4 0, v000001a606c82e60_0;  1 drivers
v000001a606ca0620_0 .net "EX1_rd_indzero", 0 0, v000001a606c80fc0_0;  1 drivers
v000001a606ca0d00_0 .net "EX1_regwrite", 0 0, v000001a606c81b00_0;  1 drivers
v000001a606ca0940_0 .net "EX1_rs1", 31 0, v000001a606c816a0_0;  1 drivers
v000001a606c9efa0_0 .net "EX1_rs1_ind", 4 0, v000001a606c82460_0;  1 drivers
v000001a606ca0da0_0 .net "EX1_rs2", 31 0, v000001a606c81060_0;  1 drivers
v000001a606c9ebe0_0 .net "EX1_rs2_ind", 4 0, v000001a606c81d80_0;  1 drivers
v000001a606ca06c0_0 .net "EX1_rs2_out", 31 0, L_000001a606d1b230;  1 drivers
v000001a606c9fd60_0 .net "EX2_ALU_OPER1", 31 0, v000001a606c83ea0_0;  1 drivers
v000001a606ca0800_0 .net "EX2_ALU_OPER2", 31 0, v000001a606c841c0_0;  1 drivers
v000001a606ca0760_0 .net "EX2_ALU_OUT", 31 0, L_000001a606cb3170;  1 drivers
v000001a606c9fe00_0 .net "EX2_PC", 31 0, v000001a606c83f40_0;  1 drivers
v000001a606c9eb40_0 .net "EX2_PFC_to_IF", 31 0, v000001a606c83fe0_0;  1 drivers
v000001a606c9ee60_0 .net "EX2_forward_to_B", 31 0, v000001a606c846c0_0;  1 drivers
v000001a606c9ff40_0 .net "EX2_is_beq", 0 0, v000001a606c84120_0;  1 drivers
v000001a606ca0440_0 .net "EX2_is_bne", 0 0, v000001a606c84760_0;  1 drivers
v000001a606c9f860_0 .net "EX2_is_jal", 0 0, v000001a606c84440_0;  1 drivers
v000001a606ca0080_0 .net "EX2_is_jr", 0 0, v000001a606c839a0_0;  1 drivers
v000001a606c9ffe0_0 .net "EX2_is_oper2_immed", 0 0, v000001a606c83d60_0;  1 drivers
v000001a606ca1020_0 .net "EX2_memread", 0 0, v000001a606c83860_0;  1 drivers
v000001a606ca10c0_0 .net "EX2_memwrite", 0 0, v000001a606c84620_0;  1 drivers
v000001a606c9f680_0 .net "EX2_opcode", 11 0, v000001a606c83b80_0;  1 drivers
v000001a606c9f720_0 .net "EX2_predicted", 0 0, v000001a606c83a40_0;  1 drivers
v000001a606c9f4a0_0 .net "EX2_rd_ind", 4 0, v000001a606c83180_0;  1 drivers
v000001a606ca0120_0 .net "EX2_rd_indzero", 0 0, v000001a606c832c0_0;  1 drivers
v000001a606c9f2c0_0 .net "EX2_regwrite", 0 0, v000001a606c83720_0;  1 drivers
v000001a606ca01c0_0 .net "EX2_rs1", 31 0, v000001a606c83cc0_0;  1 drivers
v000001a606ca08a0_0 .net "EX2_rs1_ind", 4 0, v000001a606c83360_0;  1 drivers
v000001a606c9ed20_0 .net "EX2_rs2_ind", 4 0, v000001a606c835e0_0;  1 drivers
v000001a606ca0260_0 .net "EX2_rs2_out", 31 0, v000001a606c83680_0;  1 drivers
v000001a606c9edc0_0 .net "ID_INST", 31 0, v000001a606c8d0f0_0;  1 drivers
v000001a606c9f040_0 .net "ID_PC", 31 0, v000001a606c8d190_0;  1 drivers
v000001a606c9f0e0_0 .net "ID_PFC_to_EX", 31 0, L_000001a606cb0150;  1 drivers
v000001a606ca0300_0 .net "ID_PFC_to_IF", 31 0, L_000001a606caf890;  1 drivers
v000001a606c9f180_0 .net "ID_forward_to_B", 31 0, L_000001a606cb0470;  1 drivers
v000001a606c9f220_0 .net "ID_is_beq", 0 0, L_000001a606cb0830;  1 drivers
v000001a606c9f540_0 .net "ID_is_bne", 0 0, L_000001a606cae8f0;  1 drivers
v000001a606c9f360_0 .net "ID_is_j", 0 0, L_000001a606cb2090;  1 drivers
v000001a606ca04e0_0 .net "ID_is_jal", 0 0, L_000001a606cb17d0;  1 drivers
v000001a606c9f400_0 .net "ID_is_jr", 0 0, L_000001a606caea30;  1 drivers
v000001a606ca09e0_0 .net "ID_is_oper2_immed", 0 0, L_000001a606cb4360;  1 drivers
v000001a606ca0b20_0 .net "ID_memread", 0 0, L_000001a606cb1eb0;  1 drivers
v000001a606ca0a80_0 .net "ID_memwrite", 0 0, L_000001a606cb12d0;  1 drivers
v000001a606ca0bc0_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  1 drivers
v000001a606ca0c60_0 .net "ID_predicted", 0 0, v000001a606c87970_0;  1 drivers
v000001a606ca1660_0 .net "ID_rd_ind", 4 0, v000001a606c9bb20_0;  1 drivers
v000001a606ca18e0_0 .net "ID_regwrite", 0 0, L_000001a606cb26d0;  1 drivers
v000001a606ca1980_0 .net "ID_rs1", 31 0, v000001a606c8b250_0;  1 drivers
v000001a606ca1700_0 .net "ID_rs1_ind", 4 0, v000001a606c99d20_0;  1 drivers
v000001a606ca12a0_0 .net "ID_rs2", 31 0, v000001a606c8a710_0;  1 drivers
v000001a606ca17a0_0 .net "ID_rs2_ind", 4 0, v000001a606c9bd00_0;  1 drivers
v000001a606ca1840_0 .net "IF_INST", 31 0, L_000001a606cb4590;  1 drivers
v000001a606ca15c0_0 .net "IF_pc", 31 0, v000001a606c9c020_0;  1 drivers
v000001a606ca1340_0 .net "MEM_ALU_OUT", 31 0, v000001a606c74780_0;  1 drivers
v000001a606ca13e0_0 .net "MEM_Data_mem_out", 31 0, v000001a606c9e460_0;  1 drivers
v000001a606ca1480_0 .net "MEM_memread", 0 0, v000001a606c739c0_0;  1 drivers
v000001a606ca1520_0 .net "MEM_memwrite", 0 0, v000001a606c74000_0;  1 drivers
v000001a606cac190_0 .net "MEM_opcode", 11 0, v000001a606c74dc0_0;  1 drivers
v000001a606cac050_0 .net "MEM_rd_ind", 4 0, v000001a606c74b40_0;  1 drivers
v000001a606cae030_0 .net "MEM_rd_indzero", 0 0, v000001a606c748c0_0;  1 drivers
v000001a606cac230_0 .net "MEM_regwrite", 0 0, v000001a606c74e60_0;  1 drivers
v000001a606cacaf0_0 .net "MEM_rs2", 31 0, v000001a606c74500_0;  1 drivers
v000001a606caccd0_0 .net "PC", 31 0, L_000001a606d3af10;  alias, 1 drivers
v000001a606cae710_0 .net "STALL_ID1_FLUSH", 0 0, v000001a606c86110_0;  1 drivers
v000001a606cae530_0 .net "STALL_ID2_FLUSH", 0 0, v000001a606c861b0_0;  1 drivers
v000001a606cad4f0_0 .net "STALL_IF_FLUSH", 0 0, v000001a606c891d0_0;  1 drivers
v000001a606cadb30_0 .net "WB_ALU_OUT", 31 0, v000001a606c9da60_0;  1 drivers
v000001a606cae7b0_0 .net "WB_Data_mem_out", 31 0, v000001a606c9c3e0_0;  1 drivers
v000001a606cae0d0_0 .net "WB_memread", 0 0, v000001a606c9cde0_0;  1 drivers
v000001a606cadd10_0 .net "WB_rd_ind", 4 0, v000001a606c9d100_0;  1 drivers
v000001a606cadbd0_0 .net "WB_rd_indzero", 0 0, v000001a606c9d2e0_0;  1 drivers
v000001a606cae5d0_0 .net "WB_regwrite", 0 0, v000001a606c9d420_0;  1 drivers
v000001a606cae2b0_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  1 drivers
v000001a606cac0f0_0 .net *"_ivl_1", 0 0, L_000001a606bf1180;  1 drivers
v000001a606caceb0_0 .net *"_ivl_13", 0 0, L_000001a606bf0620;  1 drivers
v000001a606cac550_0 .net *"_ivl_14", 0 0, L_000001a606cad810;  1 drivers
v000001a606cac370_0 .net *"_ivl_19", 0 0, L_000001a606befc10;  1 drivers
v000001a606cad6d0_0 .net *"_ivl_2", 0 0, L_000001a606cae210;  1 drivers
v000001a606cac730_0 .net *"_ivl_20", 0 0, L_000001a606cad9f0;  1 drivers
v000001a606cadc70_0 .net *"_ivl_25", 0 0, L_000001a606bf0150;  1 drivers
v000001a606cad1d0_0 .net *"_ivl_26", 0 0, L_000001a606cae490;  1 drivers
v000001a606caddb0_0 .net *"_ivl_31", 0 0, L_000001a606bf0e00;  1 drivers
v000001a606cade50_0 .net *"_ivl_32", 0 0, L_000001a606cada90;  1 drivers
v000001a606cacf50_0 .net *"_ivl_40", 31 0, L_000001a606cb1370;  1 drivers
L_000001a606cd0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606cac2d0_0 .net *"_ivl_43", 26 0, L_000001a606cd0c58;  1 drivers
L_000001a606cd0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606caca50_0 .net/2u *"_ivl_44", 31 0, L_000001a606cd0ca0;  1 drivers
v000001a606cad950_0 .net *"_ivl_52", 31 0, L_000001a606d24520;  1 drivers
L_000001a606cd0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606cad630_0 .net *"_ivl_55", 26 0, L_000001a606cd0d30;  1 drivers
L_000001a606cd0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606cacb90_0 .net/2u *"_ivl_56", 31 0, L_000001a606cd0d78;  1 drivers
v000001a606cae670_0 .net *"_ivl_7", 0 0, L_000001a606bf0070;  1 drivers
v000001a606cacc30_0 .net *"_ivl_8", 0 0, L_000001a606cae350;  1 drivers
v000001a606cacd70_0 .net "alu_selA", 1 0, L_000001a606cad8b0;  1 drivers
v000001a606cace10_0 .net "alu_selB", 1 0, L_000001a606caefd0;  1 drivers
v000001a606cad270_0 .net "clk", 0 0, L_000001a606bef9e0;  1 drivers
v000001a606cacff0_0 .var "cycles_consumed", 31 0;
v000001a606cad090_0 .net "exhaz", 0 0, L_000001a606bf08c0;  1 drivers
v000001a606cac410_0 .net "exhaz2", 0 0, L_000001a606befc80;  1 drivers
v000001a606cae3f0_0 .net "hlt", 0 0, v000001a606c9d560_0;  1 drivers
v000001a606cac4b0_0 .net "idhaz", 0 0, L_000001a606befa50;  1 drivers
v000001a606cad3b0_0 .net "idhaz2", 0 0, L_000001a606bf00e0;  1 drivers
v000001a606cac5f0_0 .net "if_id_write", 0 0, v000001a606c88910_0;  1 drivers
v000001a606cac690_0 .net "input_clk", 0 0, v000001a606cac910_0;  1 drivers
v000001a606cad590_0 .net "is_branch_and_taken", 0 0, L_000001a606cb4de0;  1 drivers
v000001a606cad130_0 .net "memhaz", 0 0, L_000001a606befb30;  1 drivers
v000001a606cadef0_0 .net "memhaz2", 0 0, L_000001a606bf11f0;  1 drivers
v000001a606cad450_0 .net "pc_src", 2 0, L_000001a606caf2f0;  1 drivers
v000001a606cac9b0_0 .net "pc_write", 0 0, v000001a606c88d70_0;  1 drivers
v000001a606cac7d0_0 .net "rst", 0 0, v000001a606cae170_0;  1 drivers
v000001a606cad310_0 .net "store_rs2_forward", 1 0, L_000001a606cb0f10;  1 drivers
v000001a606cac870_0 .net "wdata_to_reg_file", 31 0, L_000001a606d1be70;  1 drivers
E_000001a606bf8b10/0 .event negedge, v000001a606c85ad0_0;
E_000001a606bf8b10/1 .event posedge, v000001a606c73d80_0;
E_000001a606bf8b10 .event/or E_000001a606bf8b10/0, E_000001a606bf8b10/1;
L_000001a606cae210 .cmp/eq 5, v000001a606c83180_0, v000001a606c82460_0;
L_000001a606cae350 .cmp/eq 5, v000001a606c74b40_0, v000001a606c82460_0;
L_000001a606cad810 .cmp/eq 5, v000001a606c9d100_0, v000001a606c82460_0;
L_000001a606cad9f0 .cmp/eq 5, v000001a606c83180_0, v000001a606c81d80_0;
L_000001a606cae490 .cmp/eq 5, v000001a606c74b40_0, v000001a606c81d80_0;
L_000001a606cada90 .cmp/eq 5, v000001a606c9d100_0, v000001a606c81d80_0;
L_000001a606cb1370 .concat [ 5 27 0 0], v000001a606c9bb20_0, L_000001a606cd0c58;
L_000001a606cb1af0 .cmp/ne 32, L_000001a606cb1370, L_000001a606cd0ca0;
L_000001a606d24520 .concat [ 5 27 0 0], v000001a606c83180_0, L_000001a606cd0d30;
L_000001a606d22a40 .cmp/ne 32, L_000001a606d24520, L_000001a606cd0d78;
S_000001a606a596a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001a606bf0f50 .functor NOT 1, L_000001a606bf08c0, C4<0>, C4<0>, C4<0>;
L_000001a606befba0 .functor AND 1, L_000001a606befb30, L_000001a606bf0f50, C4<1>, C4<1>;
L_000001a606bf0770 .functor OR 1, L_000001a606befa50, L_000001a606befba0, C4<0>, C4<0>;
L_000001a606bf0d90 .functor OR 1, L_000001a606befa50, L_000001a606bf08c0, C4<0>, C4<0>;
v000001a606c1ad20_0 .net *"_ivl_12", 0 0, L_000001a606bf0d90;  1 drivers
v000001a606c1a320_0 .net *"_ivl_2", 0 0, L_000001a606bf0f50;  1 drivers
v000001a606c1a000_0 .net *"_ivl_5", 0 0, L_000001a606befba0;  1 drivers
v000001a606c19b00_0 .net *"_ivl_7", 0 0, L_000001a606bf0770;  1 drivers
v000001a606c1a280_0 .net "alu_selA", 1 0, L_000001a606cad8b0;  alias, 1 drivers
v000001a606c1ae60_0 .net "exhaz", 0 0, L_000001a606bf08c0;  alias, 1 drivers
v000001a606c1afa0_0 .net "idhaz", 0 0, L_000001a606befa50;  alias, 1 drivers
v000001a606c19ba0_0 .net "memhaz", 0 0, L_000001a606befb30;  alias, 1 drivers
L_000001a606cad8b0 .concat8 [ 1 1 0 0], L_000001a606bf0770, L_000001a606bf0d90;
S_000001a606a16000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001a606bf05b0 .functor NOT 1, L_000001a606befc80, C4<0>, C4<0>, C4<0>;
L_000001a606bf0690 .functor AND 1, L_000001a606bf11f0, L_000001a606bf05b0, C4<1>, C4<1>;
L_000001a606befd60 .functor OR 1, L_000001a606bf00e0, L_000001a606bf0690, C4<0>, C4<0>;
L_000001a606befe40 .functor NOT 1, v000001a606c82960_0, C4<0>, C4<0>, C4<0>;
L_000001a606bf0850 .functor AND 1, L_000001a606befd60, L_000001a606befe40, C4<1>, C4<1>;
L_000001a606bf01c0 .functor OR 1, L_000001a606bf00e0, L_000001a606befc80, C4<0>, C4<0>;
L_000001a606bf09a0 .functor NOT 1, v000001a606c82960_0, C4<0>, C4<0>, C4<0>;
L_000001a606befeb0 .functor AND 1, L_000001a606bf01c0, L_000001a606bf09a0, C4<1>, C4<1>;
v000001a606c1a780_0 .net "EX1_is_oper2_immed", 0 0, v000001a606c82960_0;  alias, 1 drivers
v000001a606c1b040_0 .net *"_ivl_11", 0 0, L_000001a606bf0850;  1 drivers
v000001a606c19a60_0 .net *"_ivl_16", 0 0, L_000001a606bf01c0;  1 drivers
v000001a606c1a3c0_0 .net *"_ivl_17", 0 0, L_000001a606bf09a0;  1 drivers
v000001a606c19c40_0 .net *"_ivl_2", 0 0, L_000001a606bf05b0;  1 drivers
v000001a606c1a5a0_0 .net *"_ivl_20", 0 0, L_000001a606befeb0;  1 drivers
v000001a606c1a460_0 .net *"_ivl_5", 0 0, L_000001a606bf0690;  1 drivers
v000001a606c1b680_0 .net *"_ivl_7", 0 0, L_000001a606befd60;  1 drivers
v000001a606c1b5e0_0 .net *"_ivl_8", 0 0, L_000001a606befe40;  1 drivers
v000001a606c1a500_0 .net "alu_selB", 1 0, L_000001a606caefd0;  alias, 1 drivers
v000001a606c1a6e0_0 .net "exhaz", 0 0, L_000001a606befc80;  alias, 1 drivers
v000001a606c1b400_0 .net "idhaz", 0 0, L_000001a606bf00e0;  alias, 1 drivers
v000001a606c1a820_0 .net "memhaz", 0 0, L_000001a606bf11f0;  alias, 1 drivers
L_000001a606caefd0 .concat8 [ 1 1 0 0], L_000001a606bf0850, L_000001a606befeb0;
S_000001a606a16190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001a606bf1730 .functor NOT 1, L_000001a606befc80, C4<0>, C4<0>, C4<0>;
L_000001a606bf1570 .functor AND 1, L_000001a606bf11f0, L_000001a606bf1730, C4<1>, C4<1>;
L_000001a606bf1420 .functor OR 1, L_000001a606bf00e0, L_000001a606bf1570, C4<0>, C4<0>;
L_000001a606bf1490 .functor OR 1, L_000001a606bf00e0, L_000001a606befc80, C4<0>, C4<0>;
v000001a606c1a8c0_0 .net *"_ivl_12", 0 0, L_000001a606bf1490;  1 drivers
v000001a606c1aaa0_0 .net *"_ivl_2", 0 0, L_000001a606bf1730;  1 drivers
v000001a606c1ab40_0 .net *"_ivl_5", 0 0, L_000001a606bf1570;  1 drivers
v000001a606c1b0e0_0 .net *"_ivl_7", 0 0, L_000001a606bf1420;  1 drivers
v000001a606c1b220_0 .net "exhaz", 0 0, L_000001a606befc80;  alias, 1 drivers
v000001a606c1b4a0_0 .net "idhaz", 0 0, L_000001a606bf00e0;  alias, 1 drivers
v000001a606b92f00_0 .net "memhaz", 0 0, L_000001a606bf11f0;  alias, 1 drivers
v000001a606b94260_0 .net "store_rs2_forward", 1 0, L_000001a606cb0f10;  alias, 1 drivers
L_000001a606cb0f10 .concat8 [ 1 1 0 0], L_000001a606bf1420, L_000001a606bf1490;
S_000001a6069c69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001a606b94940_0 .net "EX_ALU_OUT", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606b92fa0_0 .net "EX_memread", 0 0, v000001a606c83860_0;  alias, 1 drivers
v000001a606b7ff70_0 .net "EX_memwrite", 0 0, v000001a606c84620_0;  alias, 1 drivers
v000001a606b7f9d0_0 .net "EX_opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
v000001a606c73f60_0 .net "EX_rd_ind", 4 0, v000001a606c83180_0;  alias, 1 drivers
v000001a606c74460_0 .net "EX_rd_indzero", 0 0, L_000001a606d22a40;  1 drivers
v000001a606c74280_0 .net "EX_regwrite", 0 0, v000001a606c83720_0;  alias, 1 drivers
v000001a606c74960_0 .net "EX_rs2_out", 31 0, v000001a606c83680_0;  alias, 1 drivers
v000001a606c74780_0 .var "MEM_ALU_OUT", 31 0;
v000001a606c739c0_0 .var "MEM_memread", 0 0;
v000001a606c74000_0 .var "MEM_memwrite", 0 0;
v000001a606c74dc0_0 .var "MEM_opcode", 11 0;
v000001a606c74b40_0 .var "MEM_rd_ind", 4 0;
v000001a606c748c0_0 .var "MEM_rd_indzero", 0 0;
v000001a606c74e60_0 .var "MEM_regwrite", 0 0;
v000001a606c74500_0 .var "MEM_rs2", 31 0;
v000001a606c73a60_0 .net "clk", 0 0, L_000001a606d1bc40;  1 drivers
v000001a606c73d80_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bf8e90 .event posedge, v000001a606c73d80_0, v000001a606c73a60_0;
S_000001a6069c6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001a606a21470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606a214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606a214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606a21518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606a21550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606a21588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606a215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606a215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606a21630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606a21668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606a216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606a216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606a21710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606a21748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606a21780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606a217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606a217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606a21828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606a21860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606a21898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606a218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606a21908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606a21940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606a21978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606a219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a606d1b540 .functor XOR 1, L_000001a606d1b930, v000001a606c83a40_0, C4<0>, C4<0>;
L_000001a606d1b620 .functor NOT 1, L_000001a606d1b540, C4<0>, C4<0>, C4<0>;
L_000001a606d1bd20 .functor OR 1, v000001a606cae170_0, L_000001a606d1b620, C4<0>, C4<0>;
L_000001a606d1bb60 .functor NOT 1, L_000001a606d1bd20, C4<0>, C4<0>, C4<0>;
v000001a606c75e50_0 .net "ALU_OP", 3 0, v000001a606c76df0_0;  1 drivers
v000001a606c759f0_0 .net "BranchDecision", 0 0, L_000001a606d1b930;  1 drivers
v000001a606c76e90_0 .net "CF", 0 0, v000001a606c75ef0_0;  1 drivers
v000001a606c77750_0 .net "EX_opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
v000001a606c77110_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  alias, 1 drivers
v000001a606c76cb0_0 .net "ZF", 0 0, L_000001a606d1a040;  1 drivers
L_000001a606cd0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a606c75090_0 .net/2u *"_ivl_0", 31 0, L_000001a606cd0ce8;  1 drivers
v000001a606c76c10_0 .net *"_ivl_11", 0 0, L_000001a606d1bd20;  1 drivers
v000001a606c75310_0 .net *"_ivl_2", 31 0, L_000001a606cb2ef0;  1 drivers
v000001a606c75590_0 .net *"_ivl_6", 0 0, L_000001a606d1b540;  1 drivers
v000001a606c76670_0 .net *"_ivl_8", 0 0, L_000001a606d1b620;  1 drivers
v000001a606c772f0_0 .net "alu_out", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606c75630_0 .net "alu_outw", 31 0, v000001a606c77430_0;  1 drivers
v000001a606c765d0_0 .net "is_beq", 0 0, v000001a606c84120_0;  alias, 1 drivers
v000001a606c76990_0 .net "is_bne", 0 0, v000001a606c84760_0;  alias, 1 drivers
v000001a606c76fd0_0 .net "is_jal", 0 0, v000001a606c84440_0;  alias, 1 drivers
v000001a606c75a90_0 .net "oper1", 31 0, v000001a606c83ea0_0;  alias, 1 drivers
v000001a606c76170_0 .net "oper2", 31 0, v000001a606c841c0_0;  alias, 1 drivers
v000001a606c75f90_0 .net "pc", 31 0, v000001a606c83f40_0;  alias, 1 drivers
v000001a606c76030_0 .net "predicted", 0 0, v000001a606c83a40_0;  alias, 1 drivers
v000001a606c758b0_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
L_000001a606cb2ef0 .arith/sum 32, v000001a606c83f40_0, L_000001a606cd0ce8;
L_000001a606cb3170 .functor MUXZ 32, v000001a606c77430_0, L_000001a606cb2ef0, v000001a606c84440_0, C4<>;
S_000001a606a39ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001a6069c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001a606d1b3f0 .functor AND 1, v000001a606c84120_0, L_000001a606d1a580, C4<1>, C4<1>;
L_000001a606d1b460 .functor NOT 1, L_000001a606d1a580, C4<0>, C4<0>, C4<0>;
L_000001a606d1a5f0 .functor AND 1, v000001a606c84760_0, L_000001a606d1b460, C4<1>, C4<1>;
L_000001a606d1b930 .functor OR 1, L_000001a606d1b3f0, L_000001a606d1a5f0, C4<0>, C4<0>;
v000001a606c756d0_0 .net "BranchDecision", 0 0, L_000001a606d1b930;  alias, 1 drivers
v000001a606c75270_0 .net *"_ivl_2", 0 0, L_000001a606d1b460;  1 drivers
v000001a606c77610_0 .net "is_beq", 0 0, v000001a606c84120_0;  alias, 1 drivers
v000001a606c76710_0 .net "is_beq_taken", 0 0, L_000001a606d1b3f0;  1 drivers
v000001a606c776b0_0 .net "is_bne", 0 0, v000001a606c84760_0;  alias, 1 drivers
v000001a606c767b0_0 .net "is_bne_taken", 0 0, L_000001a606d1a5f0;  1 drivers
v000001a606c76530_0 .net "is_eq", 0 0, L_000001a606d1a580;  1 drivers
v000001a606c75130_0 .net "oper1", 31 0, v000001a606c83ea0_0;  alias, 1 drivers
v000001a606c76850_0 .net "oper2", 31 0, v000001a606c841c0_0;  alias, 1 drivers
S_000001a606a39c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001a606a39ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001a606d1a120 .functor XOR 1, L_000001a606cb3ad0, L_000001a606cb3850, C4<0>, C4<0>;
L_000001a606d1a660 .functor XOR 1, L_000001a606cb3cb0, L_000001a606cb3b70, C4<0>, C4<0>;
L_000001a606d1ba80 .functor XOR 1, L_000001a606cb3c10, L_000001a606cb3a30, C4<0>, C4<0>;
L_000001a606d19fd0 .functor XOR 1, L_000001a606cb38f0, L_000001a606cb3990, C4<0>, C4<0>;
L_000001a606d1b2a0 .functor XOR 1, L_000001a606cb3e90, L_000001a606cb3d50, C4<0>, C4<0>;
L_000001a606d1b150 .functor XOR 1, L_000001a606cb3f30, L_000001a606cb3df0, C4<0>, C4<0>;
L_000001a606d1af90 .functor XOR 1, L_000001a606d28580, L_000001a606d27c20, C4<0>, C4<0>;
L_000001a606d1a270 .functor XOR 1, L_000001a606d27720, L_000001a606d28800, C4<0>, C4<0>;
L_000001a606d1a970 .functor XOR 1, L_000001a606d28bc0, L_000001a606d29160, C4<0>, C4<0>;
L_000001a606d1a4a0 .functor XOR 1, L_000001a606d272c0, L_000001a606d28760, C4<0>, C4<0>;
L_000001a606d1b1c0 .functor XOR 1, L_000001a606d28300, L_000001a606d28c60, C4<0>, C4<0>;
L_000001a606d1a190 .functor XOR 1, L_000001a606d283a0, L_000001a606d290c0, C4<0>, C4<0>;
L_000001a606d1a2e0 .functor XOR 1, L_000001a606d27d60, L_000001a606d293e0, C4<0>, C4<0>;
L_000001a606d1a9e0 .functor XOR 1, L_000001a606d28080, L_000001a606d27b80, C4<0>, C4<0>;
L_000001a606d1a200 .functor XOR 1, L_000001a606d29340, L_000001a606d27fe0, C4<0>, C4<0>;
L_000001a606d1ab30 .functor XOR 1, L_000001a606d277c0, L_000001a606d29200, C4<0>, C4<0>;
L_000001a606d1aa50 .functor XOR 1, L_000001a606d27180, L_000001a606d28a80, C4<0>, C4<0>;
L_000001a606d1a6d0 .functor XOR 1, L_000001a606d27e00, L_000001a606d28620, C4<0>, C4<0>;
L_000001a606d1aba0 .functor XOR 1, L_000001a606d270e0, L_000001a606d286c0, C4<0>, C4<0>;
L_000001a606d1b310 .functor XOR 1, L_000001a606d27a40, L_000001a606d27cc0, C4<0>, C4<0>;
L_000001a606d1ac10 .functor XOR 1, L_000001a606d288a0, L_000001a606d27360, C4<0>, C4<0>;
L_000001a606d1a350 .functor XOR 1, L_000001a606d28440, L_000001a606d292a0, C4<0>, C4<0>;
L_000001a606d1b4d0 .functor XOR 1, L_000001a606d27ea0, L_000001a606d28e40, C4<0>, C4<0>;
L_000001a606d1b8c0 .functor XOR 1, L_000001a606d29480, L_000001a606d28b20, C4<0>, C4<0>;
L_000001a606d1a510 .functor XOR 1, L_000001a606d28940, L_000001a606d27f40, C4<0>, C4<0>;
L_000001a606d1a900 .functor XOR 1, L_000001a606d28120, L_000001a606d28d00, C4<0>, C4<0>;
L_000001a606d1acf0 .functor XOR 1, L_000001a606d27ae0, L_000001a606d27900, C4<0>, C4<0>;
L_000001a606d1ad60 .functor XOR 1, L_000001a606d27400, L_000001a606d27220, C4<0>, C4<0>;
L_000001a606d1b380 .functor XOR 1, L_000001a606d29520, L_000001a606d28ee0, C4<0>, C4<0>;
L_000001a606d1b0e0 .functor XOR 1, L_000001a606d289e0, L_000001a606d28f80, C4<0>, C4<0>;
L_000001a606d1baf0 .functor XOR 1, L_000001a606d29020, L_000001a606d27680, C4<0>, C4<0>;
L_000001a606d1a3c0 .functor XOR 1, L_000001a606d295c0, L_000001a606d28da0, C4<0>, C4<0>;
L_000001a606d1a580/0/0 .functor OR 1, L_000001a606d281c0, L_000001a606d29660, L_000001a606d28260, L_000001a606d284e0;
L_000001a606d1a580/0/4 .functor OR 1, L_000001a606d29700, L_000001a606d26fa0, L_000001a606d274a0, L_000001a606d27540;
L_000001a606d1a580/0/8 .functor OR 1, L_000001a606d27040, L_000001a606d275e0, L_000001a606d279a0, L_000001a606d298e0;
L_000001a606d1a580/0/12 .functor OR 1, L_000001a606d29e80, L_000001a606d29b60, L_000001a606d297a0, L_000001a606d29d40;
L_000001a606d1a580/0/16 .functor OR 1, L_000001a606d29ca0, L_000001a606d29de0, L_000001a606d29840, L_000001a606d29980;
L_000001a606d1a580/0/20 .functor OR 1, L_000001a606d29a20, L_000001a606d29ac0, L_000001a606d29c00, L_000001a606d22400;
L_000001a606d1a580/0/24 .functor OR 1, L_000001a606d23da0, L_000001a606d22d60, L_000001a606d220e0, L_000001a606d227c0;
L_000001a606d1a580/0/28 .functor OR 1, L_000001a606d23d00, L_000001a606d23120, L_000001a606d24160, L_000001a606d243e0;
L_000001a606d1a580/1/0 .functor OR 1, L_000001a606d1a580/0/0, L_000001a606d1a580/0/4, L_000001a606d1a580/0/8, L_000001a606d1a580/0/12;
L_000001a606d1a580/1/4 .functor OR 1, L_000001a606d1a580/0/16, L_000001a606d1a580/0/20, L_000001a606d1a580/0/24, L_000001a606d1a580/0/28;
L_000001a606d1a580 .functor NOR 1, L_000001a606d1a580/1/0, L_000001a606d1a580/1/4, C4<0>, C4<0>;
v000001a606c74aa0_0 .net *"_ivl_0", 0 0, L_000001a606d1a120;  1 drivers
v000001a606c745a0_0 .net *"_ivl_101", 0 0, L_000001a606d28a80;  1 drivers
v000001a606c74820_0 .net *"_ivl_102", 0 0, L_000001a606d1a6d0;  1 drivers
v000001a606c73c40_0 .net *"_ivl_105", 0 0, L_000001a606d27e00;  1 drivers
v000001a606c74640_0 .net *"_ivl_107", 0 0, L_000001a606d28620;  1 drivers
v000001a606c746e0_0 .net *"_ivl_108", 0 0, L_000001a606d1aba0;  1 drivers
v000001a606c73ba0_0 .net *"_ivl_11", 0 0, L_000001a606cb3b70;  1 drivers
v000001a606c74140_0 .net *"_ivl_111", 0 0, L_000001a606d270e0;  1 drivers
v000001a606c74f00_0 .net *"_ivl_113", 0 0, L_000001a606d286c0;  1 drivers
v000001a606c741e0_0 .net *"_ivl_114", 0 0, L_000001a606d1b310;  1 drivers
v000001a606c740a0_0 .net *"_ivl_117", 0 0, L_000001a606d27a40;  1 drivers
v000001a606c73880_0 .net *"_ivl_119", 0 0, L_000001a606d27cc0;  1 drivers
v000001a606c73920_0 .net *"_ivl_12", 0 0, L_000001a606d1ba80;  1 drivers
v000001a606c73b00_0 .net *"_ivl_120", 0 0, L_000001a606d1ac10;  1 drivers
v000001a606c73ce0_0 .net *"_ivl_123", 0 0, L_000001a606d288a0;  1 drivers
v000001a606c74320_0 .net *"_ivl_125", 0 0, L_000001a606d27360;  1 drivers
v000001a606c73e20_0 .net *"_ivl_126", 0 0, L_000001a606d1a350;  1 drivers
v000001a606c74be0_0 .net *"_ivl_129", 0 0, L_000001a606d28440;  1 drivers
v000001a606c73ec0_0 .net *"_ivl_131", 0 0, L_000001a606d292a0;  1 drivers
v000001a606c743c0_0 .net *"_ivl_132", 0 0, L_000001a606d1b4d0;  1 drivers
v000001a606c74c80_0 .net *"_ivl_135", 0 0, L_000001a606d27ea0;  1 drivers
v000001a606c74d20_0 .net *"_ivl_137", 0 0, L_000001a606d28e40;  1 drivers
v000001a606c73060_0 .net *"_ivl_138", 0 0, L_000001a606d1b8c0;  1 drivers
v000001a606c71f80_0 .net *"_ivl_141", 0 0, L_000001a606d29480;  1 drivers
v000001a606c71080_0 .net *"_ivl_143", 0 0, L_000001a606d28b20;  1 drivers
v000001a606c71a80_0 .net *"_ivl_144", 0 0, L_000001a606d1a510;  1 drivers
v000001a606c72980_0 .net *"_ivl_147", 0 0, L_000001a606d28940;  1 drivers
v000001a606c72660_0 .net *"_ivl_149", 0 0, L_000001a606d27f40;  1 drivers
v000001a606c71bc0_0 .net *"_ivl_15", 0 0, L_000001a606cb3c10;  1 drivers
v000001a606c71b20_0 .net *"_ivl_150", 0 0, L_000001a606d1a900;  1 drivers
v000001a606c72a20_0 .net *"_ivl_153", 0 0, L_000001a606d28120;  1 drivers
v000001a606c72700_0 .net *"_ivl_155", 0 0, L_000001a606d28d00;  1 drivers
v000001a606c71c60_0 .net *"_ivl_156", 0 0, L_000001a606d1acf0;  1 drivers
v000001a606c73600_0 .net *"_ivl_159", 0 0, L_000001a606d27ae0;  1 drivers
v000001a606c716c0_0 .net *"_ivl_161", 0 0, L_000001a606d27900;  1 drivers
v000001a606c71d00_0 .net *"_ivl_162", 0 0, L_000001a606d1ad60;  1 drivers
v000001a606c71da0_0 .net *"_ivl_165", 0 0, L_000001a606d27400;  1 drivers
v000001a606c71e40_0 .net *"_ivl_167", 0 0, L_000001a606d27220;  1 drivers
v000001a606c72ca0_0 .net *"_ivl_168", 0 0, L_000001a606d1b380;  1 drivers
v000001a606c711c0_0 .net *"_ivl_17", 0 0, L_000001a606cb3a30;  1 drivers
v000001a606c71ee0_0 .net *"_ivl_171", 0 0, L_000001a606d29520;  1 drivers
v000001a606c736a0_0 .net *"_ivl_173", 0 0, L_000001a606d28ee0;  1 drivers
v000001a606c72160_0 .net *"_ivl_174", 0 0, L_000001a606d1b0e0;  1 drivers
v000001a606c72020_0 .net *"_ivl_177", 0 0, L_000001a606d289e0;  1 drivers
v000001a606c71760_0 .net *"_ivl_179", 0 0, L_000001a606d28f80;  1 drivers
v000001a606c713a0_0 .net *"_ivl_18", 0 0, L_000001a606d19fd0;  1 drivers
v000001a606c725c0_0 .net *"_ivl_180", 0 0, L_000001a606d1baf0;  1 drivers
v000001a606c72200_0 .net *"_ivl_183", 0 0, L_000001a606d29020;  1 drivers
v000001a606c727a0_0 .net *"_ivl_185", 0 0, L_000001a606d27680;  1 drivers
v000001a606c73740_0 .net *"_ivl_186", 0 0, L_000001a606d1a3c0;  1 drivers
v000001a606c72c00_0 .net *"_ivl_190", 0 0, L_000001a606d295c0;  1 drivers
v000001a606c72fc0_0 .net *"_ivl_192", 0 0, L_000001a606d28da0;  1 drivers
v000001a606c71440_0 .net *"_ivl_194", 0 0, L_000001a606d281c0;  1 drivers
v000001a606c72840_0 .net *"_ivl_196", 0 0, L_000001a606d29660;  1 drivers
v000001a606c732e0_0 .net *"_ivl_198", 0 0, L_000001a606d28260;  1 drivers
v000001a606c73560_0 .net *"_ivl_200", 0 0, L_000001a606d284e0;  1 drivers
v000001a606c71800_0 .net *"_ivl_202", 0 0, L_000001a606d29700;  1 drivers
v000001a606c728e0_0 .net *"_ivl_204", 0 0, L_000001a606d26fa0;  1 drivers
v000001a606c737e0_0 .net *"_ivl_206", 0 0, L_000001a606d274a0;  1 drivers
v000001a606c72ac0_0 .net *"_ivl_208", 0 0, L_000001a606d27540;  1 drivers
v000001a606c72d40_0 .net *"_ivl_21", 0 0, L_000001a606cb38f0;  1 drivers
v000001a606c73240_0 .net *"_ivl_210", 0 0, L_000001a606d27040;  1 drivers
v000001a606c718a0_0 .net *"_ivl_212", 0 0, L_000001a606d275e0;  1 drivers
v000001a606c720c0_0 .net *"_ivl_214", 0 0, L_000001a606d279a0;  1 drivers
v000001a606c72480_0 .net *"_ivl_216", 0 0, L_000001a606d298e0;  1 drivers
v000001a606c72b60_0 .net *"_ivl_218", 0 0, L_000001a606d29e80;  1 drivers
v000001a606c71940_0 .net *"_ivl_220", 0 0, L_000001a606d29b60;  1 drivers
v000001a606c72de0_0 .net *"_ivl_222", 0 0, L_000001a606d297a0;  1 drivers
v000001a606c72e80_0 .net *"_ivl_224", 0 0, L_000001a606d29d40;  1 drivers
v000001a606c72f20_0 .net *"_ivl_226", 0 0, L_000001a606d29ca0;  1 drivers
v000001a606c714e0_0 .net *"_ivl_228", 0 0, L_000001a606d29de0;  1 drivers
v000001a606c73100_0 .net *"_ivl_23", 0 0, L_000001a606cb3990;  1 drivers
v000001a606c722a0_0 .net *"_ivl_230", 0 0, L_000001a606d29840;  1 drivers
v000001a606c723e0_0 .net *"_ivl_232", 0 0, L_000001a606d29980;  1 drivers
v000001a606c71120_0 .net *"_ivl_234", 0 0, L_000001a606d29a20;  1 drivers
v000001a606c719e0_0 .net *"_ivl_236", 0 0, L_000001a606d29ac0;  1 drivers
v000001a606c72340_0 .net *"_ivl_238", 0 0, L_000001a606d29c00;  1 drivers
v000001a606c731a0_0 .net *"_ivl_24", 0 0, L_000001a606d1b2a0;  1 drivers
v000001a606c73380_0 .net *"_ivl_240", 0 0, L_000001a606d22400;  1 drivers
v000001a606c72520_0 .net *"_ivl_242", 0 0, L_000001a606d23da0;  1 drivers
v000001a606c73420_0 .net *"_ivl_244", 0 0, L_000001a606d22d60;  1 drivers
v000001a606c734c0_0 .net *"_ivl_246", 0 0, L_000001a606d220e0;  1 drivers
v000001a606c71260_0 .net *"_ivl_248", 0 0, L_000001a606d227c0;  1 drivers
v000001a606c71300_0 .net *"_ivl_250", 0 0, L_000001a606d23d00;  1 drivers
v000001a606c71580_0 .net *"_ivl_252", 0 0, L_000001a606d23120;  1 drivers
v000001a606c71620_0 .net *"_ivl_254", 0 0, L_000001a606d24160;  1 drivers
v000001a606b94800_0 .net *"_ivl_256", 0 0, L_000001a606d243e0;  1 drivers
v000001a606c77890_0 .net *"_ivl_27", 0 0, L_000001a606cb3e90;  1 drivers
v000001a606c78d30_0 .net *"_ivl_29", 0 0, L_000001a606cb3d50;  1 drivers
v000001a606c78470_0 .net *"_ivl_3", 0 0, L_000001a606cb3ad0;  1 drivers
v000001a606c77b10_0 .net *"_ivl_30", 0 0, L_000001a606d1b150;  1 drivers
v000001a606c77cf0_0 .net *"_ivl_33", 0 0, L_000001a606cb3f30;  1 drivers
v000001a606c78650_0 .net *"_ivl_35", 0 0, L_000001a606cb3df0;  1 drivers
v000001a606c78dd0_0 .net *"_ivl_36", 0 0, L_000001a606d1af90;  1 drivers
v000001a606c78e70_0 .net *"_ivl_39", 0 0, L_000001a606d28580;  1 drivers
v000001a606c78f10_0 .net *"_ivl_41", 0 0, L_000001a606d27c20;  1 drivers
v000001a606c77930_0 .net *"_ivl_42", 0 0, L_000001a606d1a270;  1 drivers
v000001a606c779d0_0 .net *"_ivl_45", 0 0, L_000001a606d27720;  1 drivers
v000001a606c78010_0 .net *"_ivl_47", 0 0, L_000001a606d28800;  1 drivers
v000001a606c77f70_0 .net *"_ivl_48", 0 0, L_000001a606d1a970;  1 drivers
v000001a606c77a70_0 .net *"_ivl_5", 0 0, L_000001a606cb3850;  1 drivers
v000001a606c77bb0_0 .net *"_ivl_51", 0 0, L_000001a606d28bc0;  1 drivers
v000001a606c788d0_0 .net *"_ivl_53", 0 0, L_000001a606d29160;  1 drivers
v000001a606c783d0_0 .net *"_ivl_54", 0 0, L_000001a606d1a4a0;  1 drivers
v000001a606c78bf0_0 .net *"_ivl_57", 0 0, L_000001a606d272c0;  1 drivers
v000001a606c77c50_0 .net *"_ivl_59", 0 0, L_000001a606d28760;  1 drivers
v000001a606c785b0_0 .net *"_ivl_6", 0 0, L_000001a606d1a660;  1 drivers
v000001a606c77d90_0 .net *"_ivl_60", 0 0, L_000001a606d1b1c0;  1 drivers
v000001a606c78ab0_0 .net *"_ivl_63", 0 0, L_000001a606d28300;  1 drivers
v000001a606c77e30_0 .net *"_ivl_65", 0 0, L_000001a606d28c60;  1 drivers
v000001a606c78970_0 .net *"_ivl_66", 0 0, L_000001a606d1a190;  1 drivers
v000001a606c77ed0_0 .net *"_ivl_69", 0 0, L_000001a606d283a0;  1 drivers
v000001a606c78a10_0 .net *"_ivl_71", 0 0, L_000001a606d290c0;  1 drivers
v000001a606c780b0_0 .net *"_ivl_72", 0 0, L_000001a606d1a2e0;  1 drivers
v000001a606c78b50_0 .net *"_ivl_75", 0 0, L_000001a606d27d60;  1 drivers
v000001a606c78790_0 .net *"_ivl_77", 0 0, L_000001a606d293e0;  1 drivers
v000001a606c78c90_0 .net *"_ivl_78", 0 0, L_000001a606d1a9e0;  1 drivers
v000001a606c78150_0 .net *"_ivl_81", 0 0, L_000001a606d28080;  1 drivers
v000001a606c78510_0 .net *"_ivl_83", 0 0, L_000001a606d27b80;  1 drivers
v000001a606c781f0_0 .net *"_ivl_84", 0 0, L_000001a606d1a200;  1 drivers
v000001a606c78290_0 .net *"_ivl_87", 0 0, L_000001a606d29340;  1 drivers
v000001a606c78330_0 .net *"_ivl_89", 0 0, L_000001a606d27fe0;  1 drivers
v000001a606c786f0_0 .net *"_ivl_9", 0 0, L_000001a606cb3cb0;  1 drivers
v000001a606c78830_0 .net *"_ivl_90", 0 0, L_000001a606d1ab30;  1 drivers
v000001a606c751d0_0 .net *"_ivl_93", 0 0, L_000001a606d277c0;  1 drivers
v000001a606c75770_0 .net *"_ivl_95", 0 0, L_000001a606d29200;  1 drivers
v000001a606c771b0_0 .net *"_ivl_96", 0 0, L_000001a606d1aa50;  1 drivers
v000001a606c760d0_0 .net *"_ivl_99", 0 0, L_000001a606d27180;  1 drivers
v000001a606c777f0_0 .net "a", 31 0, v000001a606c83ea0_0;  alias, 1 drivers
v000001a606c76d50_0 .net "b", 31 0, v000001a606c841c0_0;  alias, 1 drivers
v000001a606c754f0_0 .net "out", 0 0, L_000001a606d1a580;  alias, 1 drivers
v000001a606c76ad0_0 .net "temp", 31 0, L_000001a606d27860;  1 drivers
L_000001a606cb3ad0 .part v000001a606c83ea0_0, 0, 1;
L_000001a606cb3850 .part v000001a606c841c0_0, 0, 1;
L_000001a606cb3cb0 .part v000001a606c83ea0_0, 1, 1;
L_000001a606cb3b70 .part v000001a606c841c0_0, 1, 1;
L_000001a606cb3c10 .part v000001a606c83ea0_0, 2, 1;
L_000001a606cb3a30 .part v000001a606c841c0_0, 2, 1;
L_000001a606cb38f0 .part v000001a606c83ea0_0, 3, 1;
L_000001a606cb3990 .part v000001a606c841c0_0, 3, 1;
L_000001a606cb3e90 .part v000001a606c83ea0_0, 4, 1;
L_000001a606cb3d50 .part v000001a606c841c0_0, 4, 1;
L_000001a606cb3f30 .part v000001a606c83ea0_0, 5, 1;
L_000001a606cb3df0 .part v000001a606c841c0_0, 5, 1;
L_000001a606d28580 .part v000001a606c83ea0_0, 6, 1;
L_000001a606d27c20 .part v000001a606c841c0_0, 6, 1;
L_000001a606d27720 .part v000001a606c83ea0_0, 7, 1;
L_000001a606d28800 .part v000001a606c841c0_0, 7, 1;
L_000001a606d28bc0 .part v000001a606c83ea0_0, 8, 1;
L_000001a606d29160 .part v000001a606c841c0_0, 8, 1;
L_000001a606d272c0 .part v000001a606c83ea0_0, 9, 1;
L_000001a606d28760 .part v000001a606c841c0_0, 9, 1;
L_000001a606d28300 .part v000001a606c83ea0_0, 10, 1;
L_000001a606d28c60 .part v000001a606c841c0_0, 10, 1;
L_000001a606d283a0 .part v000001a606c83ea0_0, 11, 1;
L_000001a606d290c0 .part v000001a606c841c0_0, 11, 1;
L_000001a606d27d60 .part v000001a606c83ea0_0, 12, 1;
L_000001a606d293e0 .part v000001a606c841c0_0, 12, 1;
L_000001a606d28080 .part v000001a606c83ea0_0, 13, 1;
L_000001a606d27b80 .part v000001a606c841c0_0, 13, 1;
L_000001a606d29340 .part v000001a606c83ea0_0, 14, 1;
L_000001a606d27fe0 .part v000001a606c841c0_0, 14, 1;
L_000001a606d277c0 .part v000001a606c83ea0_0, 15, 1;
L_000001a606d29200 .part v000001a606c841c0_0, 15, 1;
L_000001a606d27180 .part v000001a606c83ea0_0, 16, 1;
L_000001a606d28a80 .part v000001a606c841c0_0, 16, 1;
L_000001a606d27e00 .part v000001a606c83ea0_0, 17, 1;
L_000001a606d28620 .part v000001a606c841c0_0, 17, 1;
L_000001a606d270e0 .part v000001a606c83ea0_0, 18, 1;
L_000001a606d286c0 .part v000001a606c841c0_0, 18, 1;
L_000001a606d27a40 .part v000001a606c83ea0_0, 19, 1;
L_000001a606d27cc0 .part v000001a606c841c0_0, 19, 1;
L_000001a606d288a0 .part v000001a606c83ea0_0, 20, 1;
L_000001a606d27360 .part v000001a606c841c0_0, 20, 1;
L_000001a606d28440 .part v000001a606c83ea0_0, 21, 1;
L_000001a606d292a0 .part v000001a606c841c0_0, 21, 1;
L_000001a606d27ea0 .part v000001a606c83ea0_0, 22, 1;
L_000001a606d28e40 .part v000001a606c841c0_0, 22, 1;
L_000001a606d29480 .part v000001a606c83ea0_0, 23, 1;
L_000001a606d28b20 .part v000001a606c841c0_0, 23, 1;
L_000001a606d28940 .part v000001a606c83ea0_0, 24, 1;
L_000001a606d27f40 .part v000001a606c841c0_0, 24, 1;
L_000001a606d28120 .part v000001a606c83ea0_0, 25, 1;
L_000001a606d28d00 .part v000001a606c841c0_0, 25, 1;
L_000001a606d27ae0 .part v000001a606c83ea0_0, 26, 1;
L_000001a606d27900 .part v000001a606c841c0_0, 26, 1;
L_000001a606d27400 .part v000001a606c83ea0_0, 27, 1;
L_000001a606d27220 .part v000001a606c841c0_0, 27, 1;
L_000001a606d29520 .part v000001a606c83ea0_0, 28, 1;
L_000001a606d28ee0 .part v000001a606c841c0_0, 28, 1;
L_000001a606d289e0 .part v000001a606c83ea0_0, 29, 1;
L_000001a606d28f80 .part v000001a606c841c0_0, 29, 1;
L_000001a606d29020 .part v000001a606c83ea0_0, 30, 1;
L_000001a606d27680 .part v000001a606c841c0_0, 30, 1;
LS_000001a606d27860_0_0 .concat8 [ 1 1 1 1], L_000001a606d1a120, L_000001a606d1a660, L_000001a606d1ba80, L_000001a606d19fd0;
LS_000001a606d27860_0_4 .concat8 [ 1 1 1 1], L_000001a606d1b2a0, L_000001a606d1b150, L_000001a606d1af90, L_000001a606d1a270;
LS_000001a606d27860_0_8 .concat8 [ 1 1 1 1], L_000001a606d1a970, L_000001a606d1a4a0, L_000001a606d1b1c0, L_000001a606d1a190;
LS_000001a606d27860_0_12 .concat8 [ 1 1 1 1], L_000001a606d1a2e0, L_000001a606d1a9e0, L_000001a606d1a200, L_000001a606d1ab30;
LS_000001a606d27860_0_16 .concat8 [ 1 1 1 1], L_000001a606d1aa50, L_000001a606d1a6d0, L_000001a606d1aba0, L_000001a606d1b310;
LS_000001a606d27860_0_20 .concat8 [ 1 1 1 1], L_000001a606d1ac10, L_000001a606d1a350, L_000001a606d1b4d0, L_000001a606d1b8c0;
LS_000001a606d27860_0_24 .concat8 [ 1 1 1 1], L_000001a606d1a510, L_000001a606d1a900, L_000001a606d1acf0, L_000001a606d1ad60;
LS_000001a606d27860_0_28 .concat8 [ 1 1 1 1], L_000001a606d1b380, L_000001a606d1b0e0, L_000001a606d1baf0, L_000001a606d1a3c0;
LS_000001a606d27860_1_0 .concat8 [ 4 4 4 4], LS_000001a606d27860_0_0, LS_000001a606d27860_0_4, LS_000001a606d27860_0_8, LS_000001a606d27860_0_12;
LS_000001a606d27860_1_4 .concat8 [ 4 4 4 4], LS_000001a606d27860_0_16, LS_000001a606d27860_0_20, LS_000001a606d27860_0_24, LS_000001a606d27860_0_28;
L_000001a606d27860 .concat8 [ 16 16 0 0], LS_000001a606d27860_1_0, LS_000001a606d27860_1_4;
L_000001a606d295c0 .part v000001a606c83ea0_0, 31, 1;
L_000001a606d28da0 .part v000001a606c841c0_0, 31, 1;
L_000001a606d281c0 .part L_000001a606d27860, 0, 1;
L_000001a606d29660 .part L_000001a606d27860, 1, 1;
L_000001a606d28260 .part L_000001a606d27860, 2, 1;
L_000001a606d284e0 .part L_000001a606d27860, 3, 1;
L_000001a606d29700 .part L_000001a606d27860, 4, 1;
L_000001a606d26fa0 .part L_000001a606d27860, 5, 1;
L_000001a606d274a0 .part L_000001a606d27860, 6, 1;
L_000001a606d27540 .part L_000001a606d27860, 7, 1;
L_000001a606d27040 .part L_000001a606d27860, 8, 1;
L_000001a606d275e0 .part L_000001a606d27860, 9, 1;
L_000001a606d279a0 .part L_000001a606d27860, 10, 1;
L_000001a606d298e0 .part L_000001a606d27860, 11, 1;
L_000001a606d29e80 .part L_000001a606d27860, 12, 1;
L_000001a606d29b60 .part L_000001a606d27860, 13, 1;
L_000001a606d297a0 .part L_000001a606d27860, 14, 1;
L_000001a606d29d40 .part L_000001a606d27860, 15, 1;
L_000001a606d29ca0 .part L_000001a606d27860, 16, 1;
L_000001a606d29de0 .part L_000001a606d27860, 17, 1;
L_000001a606d29840 .part L_000001a606d27860, 18, 1;
L_000001a606d29980 .part L_000001a606d27860, 19, 1;
L_000001a606d29a20 .part L_000001a606d27860, 20, 1;
L_000001a606d29ac0 .part L_000001a606d27860, 21, 1;
L_000001a606d29c00 .part L_000001a606d27860, 22, 1;
L_000001a606d22400 .part L_000001a606d27860, 23, 1;
L_000001a606d23da0 .part L_000001a606d27860, 24, 1;
L_000001a606d22d60 .part L_000001a606d27860, 25, 1;
L_000001a606d220e0 .part L_000001a606d27860, 26, 1;
L_000001a606d227c0 .part L_000001a606d27860, 27, 1;
L_000001a606d23d00 .part L_000001a606d27860, 28, 1;
L_000001a606d23120 .part L_000001a606d27860, 29, 1;
L_000001a606d24160 .part L_000001a606d27860, 30, 1;
L_000001a606d243e0 .part L_000001a606d27860, 31, 1;
S_000001a606a7c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001a6069c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001a606bf93d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001a606d1a040 .functor NOT 1, L_000001a606cb2db0, C4<0>, C4<0>, C4<0>;
v000001a606c753b0_0 .net "A", 31 0, v000001a606c83ea0_0;  alias, 1 drivers
v000001a606c75810_0 .net "ALUOP", 3 0, v000001a606c76df0_0;  alias, 1 drivers
v000001a606c75450_0 .net "B", 31 0, v000001a606c841c0_0;  alias, 1 drivers
v000001a606c75ef0_0 .var "CF", 0 0;
v000001a606c768f0_0 .net "ZF", 0 0, L_000001a606d1a040;  alias, 1 drivers
v000001a606c77390_0 .net *"_ivl_1", 0 0, L_000001a606cb2db0;  1 drivers
v000001a606c77430_0 .var "res", 31 0;
E_000001a606bf8a10 .event anyedge, v000001a606c75810_0, v000001a606c777f0_0, v000001a606c76d50_0, v000001a606c75ef0_0;
L_000001a606cb2db0 .reduce/or v000001a606c77430_0;
S_000001a606a7ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001a6069c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001a606c2be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c2be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c2beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c2bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c2bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c2bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c2bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c2bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c2c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c2c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c2c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c2c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c2c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c2c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c2c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c2c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c2c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c2c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c2c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c2c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c2c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c2c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c2c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c2c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c2c380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c76df0_0 .var "ALU_OP", 3 0;
v000001a606c77570_0 .net "opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
E_000001a606bf8b90 .event anyedge, v000001a606b7f9d0_0;
S_000001a606a83170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001a606c80980_0 .net "EX1_forward_to_B", 31 0, v000001a606c81f60_0;  alias, 1 drivers
v000001a606c83040_0 .net "EX_PFC", 31 0, v000001a606c826e0_0;  alias, 1 drivers
v000001a606c81600_0 .net "EX_PFC_to_IF", 31 0, L_000001a606cb2d10;  alias, 1 drivers
v000001a606c81c40_0 .net "alu_selA", 1 0, L_000001a606cad8b0;  alias, 1 drivers
v000001a606c808e0_0 .net "alu_selB", 1 0, L_000001a606caefd0;  alias, 1 drivers
v000001a606c80de0_0 .net "ex_haz", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c82b40_0 .net "id_haz", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606c80a20_0 .net "is_jr", 0 0, v000001a606c80f20_0;  alias, 1 drivers
v000001a606c82280_0 .net "mem_haz", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c81a60_0 .net "oper1", 31 0, L_000001a606cb5da0;  alias, 1 drivers
v000001a606c828c0_0 .net "oper2", 31 0, L_000001a606d1aeb0;  alias, 1 drivers
v000001a606c817e0_0 .net "pc", 31 0, v000001a606c80b60_0;  alias, 1 drivers
v000001a606c80ac0_0 .net "rs1", 31 0, v000001a606c816a0_0;  alias, 1 drivers
v000001a606c812e0_0 .net "rs2_in", 31 0, v000001a606c81060_0;  alias, 1 drivers
v000001a606c821e0_0 .net "rs2_out", 31 0, L_000001a606d1b230;  alias, 1 drivers
v000001a606c81ec0_0 .net "store_rs2_forward", 1 0, L_000001a606cb0f10;  alias, 1 drivers
L_000001a606cb2d10 .functor MUXZ 32, v000001a606c826e0_0, L_000001a606cb5da0, v000001a606c80f20_0, C4<>;
S_000001a606a83300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001a606a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a606bf9410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a606cb4050 .functor NOT 1, L_000001a606cb1550, C4<0>, C4<0>, C4<0>;
L_000001a606cb4830 .functor NOT 1, L_000001a606cb1b90, C4<0>, C4<0>, C4<0>;
L_000001a606cb50f0 .functor NOT 1, L_000001a606cb37b0, C4<0>, C4<0>, C4<0>;
L_000001a606cb4d00 .functor NOT 1, L_000001a606cb3530, C4<0>, C4<0>, C4<0>;
L_000001a606cb4440 .functor AND 32, L_000001a606cb4750, v000001a606c816a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb4980 .functor AND 32, L_000001a606cb4130, L_000001a606d1be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb49f0 .functor OR 32, L_000001a606cb4440, L_000001a606cb4980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606cb4d70 .functor AND 32, L_000001a606cb4210, v000001a606c74780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb4b40 .functor OR 32, L_000001a606cb49f0, L_000001a606cb4d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606cb5c50 .functor AND 32, L_000001a606cb4e50, L_000001a606cb3170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb5da0 .functor OR 32, L_000001a606cb4b40, L_000001a606cb5c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c76350_0 .net *"_ivl_1", 0 0, L_000001a606cb1550;  1 drivers
v000001a606c763f0_0 .net *"_ivl_13", 0 0, L_000001a606cb37b0;  1 drivers
v000001a606c76490_0 .net *"_ivl_14", 0 0, L_000001a606cb50f0;  1 drivers
v000001a606c77250_0 .net *"_ivl_19", 0 0, L_000001a606cb28b0;  1 drivers
v000001a606c774d0_0 .net *"_ivl_2", 0 0, L_000001a606cb4050;  1 drivers
v000001a606c7b2c0_0 .net *"_ivl_23", 0 0, L_000001a606cb2f90;  1 drivers
v000001a606c7b9a0_0 .net *"_ivl_27", 0 0, L_000001a606cb3530;  1 drivers
v000001a606c7b540_0 .net *"_ivl_28", 0 0, L_000001a606cb4d00;  1 drivers
v000001a606c7cf80_0 .net *"_ivl_33", 0 0, L_000001a606cb1410;  1 drivers
v000001a606c7cd00_0 .net *"_ivl_37", 0 0, L_000001a606cb3710;  1 drivers
v000001a606c7be00_0 .net *"_ivl_40", 31 0, L_000001a606cb4440;  1 drivers
v000001a606c7b5e0_0 .net *"_ivl_42", 31 0, L_000001a606cb4980;  1 drivers
v000001a606c7c440_0 .net *"_ivl_44", 31 0, L_000001a606cb49f0;  1 drivers
v000001a606c7cb20_0 .net *"_ivl_46", 31 0, L_000001a606cb4d70;  1 drivers
v000001a606c7b720_0 .net *"_ivl_48", 31 0, L_000001a606cb4b40;  1 drivers
v000001a606c7d020_0 .net *"_ivl_50", 31 0, L_000001a606cb5c50;  1 drivers
v000001a606c7bf40_0 .net *"_ivl_7", 0 0, L_000001a606cb1b90;  1 drivers
v000001a606c7c3a0_0 .net *"_ivl_8", 0 0, L_000001a606cb4830;  1 drivers
v000001a606c7cc60_0 .net "ina", 31 0, v000001a606c816a0_0;  alias, 1 drivers
v000001a606c7c4e0_0 .net "inb", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c7afa0_0 .net "inc", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c7b220_0 .net "ind", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606c7c9e0_0 .net "out", 31 0, L_000001a606cb5da0;  alias, 1 drivers
v000001a606c7b680_0 .net "s0", 31 0, L_000001a606cb4750;  1 drivers
v000001a606c7c800_0 .net "s1", 31 0, L_000001a606cb4130;  1 drivers
v000001a606c7cbc0_0 .net "s2", 31 0, L_000001a606cb4210;  1 drivers
v000001a606c7c580_0 .net "s3", 31 0, L_000001a606cb4e50;  1 drivers
v000001a606c7b4a0_0 .net "sel", 1 0, L_000001a606cad8b0;  alias, 1 drivers
L_000001a606cb1550 .part L_000001a606cad8b0, 1, 1;
LS_000001a606cb1c30_0_0 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_4 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_8 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_12 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_16 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_20 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_24 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_0_28 .concat [ 1 1 1 1], L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050, L_000001a606cb4050;
LS_000001a606cb1c30_1_0 .concat [ 4 4 4 4], LS_000001a606cb1c30_0_0, LS_000001a606cb1c30_0_4, LS_000001a606cb1c30_0_8, LS_000001a606cb1c30_0_12;
LS_000001a606cb1c30_1_4 .concat [ 4 4 4 4], LS_000001a606cb1c30_0_16, LS_000001a606cb1c30_0_20, LS_000001a606cb1c30_0_24, LS_000001a606cb1c30_0_28;
L_000001a606cb1c30 .concat [ 16 16 0 0], LS_000001a606cb1c30_1_0, LS_000001a606cb1c30_1_4;
L_000001a606cb1b90 .part L_000001a606cad8b0, 0, 1;
LS_000001a606cb2b30_0_0 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_4 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_8 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_12 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_16 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_20 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_24 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_0_28 .concat [ 1 1 1 1], L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830, L_000001a606cb4830;
LS_000001a606cb2b30_1_0 .concat [ 4 4 4 4], LS_000001a606cb2b30_0_0, LS_000001a606cb2b30_0_4, LS_000001a606cb2b30_0_8, LS_000001a606cb2b30_0_12;
LS_000001a606cb2b30_1_4 .concat [ 4 4 4 4], LS_000001a606cb2b30_0_16, LS_000001a606cb2b30_0_20, LS_000001a606cb2b30_0_24, LS_000001a606cb2b30_0_28;
L_000001a606cb2b30 .concat [ 16 16 0 0], LS_000001a606cb2b30_1_0, LS_000001a606cb2b30_1_4;
L_000001a606cb37b0 .part L_000001a606cad8b0, 1, 1;
LS_000001a606cb2770_0_0 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_4 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_8 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_12 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_16 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_20 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_24 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_0_28 .concat [ 1 1 1 1], L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0, L_000001a606cb50f0;
LS_000001a606cb2770_1_0 .concat [ 4 4 4 4], LS_000001a606cb2770_0_0, LS_000001a606cb2770_0_4, LS_000001a606cb2770_0_8, LS_000001a606cb2770_0_12;
LS_000001a606cb2770_1_4 .concat [ 4 4 4 4], LS_000001a606cb2770_0_16, LS_000001a606cb2770_0_20, LS_000001a606cb2770_0_24, LS_000001a606cb2770_0_28;
L_000001a606cb2770 .concat [ 16 16 0 0], LS_000001a606cb2770_1_0, LS_000001a606cb2770_1_4;
L_000001a606cb28b0 .part L_000001a606cad8b0, 0, 1;
LS_000001a606cb1f50_0_0 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_4 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_8 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_12 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_16 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_20 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_24 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_0_28 .concat [ 1 1 1 1], L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0, L_000001a606cb28b0;
LS_000001a606cb1f50_1_0 .concat [ 4 4 4 4], LS_000001a606cb1f50_0_0, LS_000001a606cb1f50_0_4, LS_000001a606cb1f50_0_8, LS_000001a606cb1f50_0_12;
LS_000001a606cb1f50_1_4 .concat [ 4 4 4 4], LS_000001a606cb1f50_0_16, LS_000001a606cb1f50_0_20, LS_000001a606cb1f50_0_24, LS_000001a606cb1f50_0_28;
L_000001a606cb1f50 .concat [ 16 16 0 0], LS_000001a606cb1f50_1_0, LS_000001a606cb1f50_1_4;
L_000001a606cb2f90 .part L_000001a606cad8b0, 1, 1;
LS_000001a606cb32b0_0_0 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_4 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_8 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_12 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_16 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_20 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_24 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_0_28 .concat [ 1 1 1 1], L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90, L_000001a606cb2f90;
LS_000001a606cb32b0_1_0 .concat [ 4 4 4 4], LS_000001a606cb32b0_0_0, LS_000001a606cb32b0_0_4, LS_000001a606cb32b0_0_8, LS_000001a606cb32b0_0_12;
LS_000001a606cb32b0_1_4 .concat [ 4 4 4 4], LS_000001a606cb32b0_0_16, LS_000001a606cb32b0_0_20, LS_000001a606cb32b0_0_24, LS_000001a606cb32b0_0_28;
L_000001a606cb32b0 .concat [ 16 16 0 0], LS_000001a606cb32b0_1_0, LS_000001a606cb32b0_1_4;
L_000001a606cb3530 .part L_000001a606cad8b0, 0, 1;
LS_000001a606cb1690_0_0 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_4 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_8 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_12 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_16 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_20 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_24 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_0_28 .concat [ 1 1 1 1], L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00, L_000001a606cb4d00;
LS_000001a606cb1690_1_0 .concat [ 4 4 4 4], LS_000001a606cb1690_0_0, LS_000001a606cb1690_0_4, LS_000001a606cb1690_0_8, LS_000001a606cb1690_0_12;
LS_000001a606cb1690_1_4 .concat [ 4 4 4 4], LS_000001a606cb1690_0_16, LS_000001a606cb1690_0_20, LS_000001a606cb1690_0_24, LS_000001a606cb1690_0_28;
L_000001a606cb1690 .concat [ 16 16 0 0], LS_000001a606cb1690_1_0, LS_000001a606cb1690_1_4;
L_000001a606cb1410 .part L_000001a606cad8b0, 1, 1;
LS_000001a606cb1cd0_0_0 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_4 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_8 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_12 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_16 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_20 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_24 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_0_28 .concat [ 1 1 1 1], L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410, L_000001a606cb1410;
LS_000001a606cb1cd0_1_0 .concat [ 4 4 4 4], LS_000001a606cb1cd0_0_0, LS_000001a606cb1cd0_0_4, LS_000001a606cb1cd0_0_8, LS_000001a606cb1cd0_0_12;
LS_000001a606cb1cd0_1_4 .concat [ 4 4 4 4], LS_000001a606cb1cd0_0_16, LS_000001a606cb1cd0_0_20, LS_000001a606cb1cd0_0_24, LS_000001a606cb1cd0_0_28;
L_000001a606cb1cd0 .concat [ 16 16 0 0], LS_000001a606cb1cd0_1_0, LS_000001a606cb1cd0_1_4;
L_000001a606cb3710 .part L_000001a606cad8b0, 0, 1;
LS_000001a606cb1730_0_0 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_4 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_8 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_12 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_16 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_20 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_24 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_0_28 .concat [ 1 1 1 1], L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710, L_000001a606cb3710;
LS_000001a606cb1730_1_0 .concat [ 4 4 4 4], LS_000001a606cb1730_0_0, LS_000001a606cb1730_0_4, LS_000001a606cb1730_0_8, LS_000001a606cb1730_0_12;
LS_000001a606cb1730_1_4 .concat [ 4 4 4 4], LS_000001a606cb1730_0_16, LS_000001a606cb1730_0_20, LS_000001a606cb1730_0_24, LS_000001a606cb1730_0_28;
L_000001a606cb1730 .concat [ 16 16 0 0], LS_000001a606cb1730_1_0, LS_000001a606cb1730_1_4;
S_000001a606a38230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a606a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb4750 .functor AND 32, L_000001a606cb1c30, L_000001a606cb2b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c75950_0 .net "in1", 31 0, L_000001a606cb1c30;  1 drivers
v000001a606c75b30_0 .net "in2", 31 0, L_000001a606cb2b30;  1 drivers
v000001a606c76210_0 .net "out", 31 0, L_000001a606cb4750;  alias, 1 drivers
S_000001a606a383c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a606a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb4130 .functor AND 32, L_000001a606cb2770, L_000001a606cb1f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c75bd0_0 .net "in1", 31 0, L_000001a606cb2770;  1 drivers
v000001a606c76f30_0 .net "in2", 31 0, L_000001a606cb1f50;  1 drivers
v000001a606c75c70_0 .net "out", 31 0, L_000001a606cb4130;  alias, 1 drivers
S_000001a606a71570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a606a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb4210 .functor AND 32, L_000001a606cb32b0, L_000001a606cb1690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c76b70_0 .net "in1", 31 0, L_000001a606cb32b0;  1 drivers
v000001a606c76a30_0 .net "in2", 31 0, L_000001a606cb1690;  1 drivers
v000001a606c77070_0 .net "out", 31 0, L_000001a606cb4210;  alias, 1 drivers
S_000001a606c7a520 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a606a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb4e50 .functor AND 32, L_000001a606cb1cd0, L_000001a606cb1730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c75d10_0 .net "in1", 31 0, L_000001a606cb1cd0;  1 drivers
v000001a606c762b0_0 .net "in2", 31 0, L_000001a606cb1730;  1 drivers
v000001a606c75db0_0 .net "out", 31 0, L_000001a606cb4e50;  alias, 1 drivers
S_000001a606c798a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001a606a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a606bf96d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a606cb5e10 .functor NOT 1, L_000001a606cb1870, C4<0>, C4<0>, C4<0>;
L_000001a606cb5e80 .functor NOT 1, L_000001a606cb3350, C4<0>, C4<0>, C4<0>;
L_000001a606cb5cc0 .functor NOT 1, L_000001a606cb3210, C4<0>, C4<0>, C4<0>;
L_000001a606befdd0 .functor NOT 1, L_000001a606cb19b0, C4<0>, C4<0>, C4<0>;
L_000001a606d1add0 .functor AND 32, L_000001a606cb5ef0, v000001a606c81f60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1b770 .functor AND 32, L_000001a606cb5d30, L_000001a606d1be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1a740 .functor OR 32, L_000001a606d1add0, L_000001a606d1b770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606d1b5b0 .functor AND 32, L_000001a606cb5f60, v000001a606c74780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1a430 .functor OR 32, L_000001a606d1a740, L_000001a606d1b5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606d1b690 .functor AND 32, L_000001a606d1b070, L_000001a606cb3170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1aeb0 .functor OR 32, L_000001a606d1a430, L_000001a606d1b690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c7c260_0 .net *"_ivl_1", 0 0, L_000001a606cb1870;  1 drivers
v000001a606c7b900_0 .net *"_ivl_13", 0 0, L_000001a606cb3210;  1 drivers
v000001a606c7ce40_0 .net *"_ivl_14", 0 0, L_000001a606cb5cc0;  1 drivers
v000001a606c7b7c0_0 .net *"_ivl_19", 0 0, L_000001a606cb2c70;  1 drivers
v000001a606c7a960_0 .net *"_ivl_2", 0 0, L_000001a606cb5e10;  1 drivers
v000001a606c7bc20_0 .net *"_ivl_23", 0 0, L_000001a606cb1230;  1 drivers
v000001a606c7b860_0 .net *"_ivl_27", 0 0, L_000001a606cb19b0;  1 drivers
v000001a606c7c760_0 .net *"_ivl_28", 0 0, L_000001a606befdd0;  1 drivers
v000001a606c7c8a0_0 .net *"_ivl_33", 0 0, L_000001a606cb1a50;  1 drivers
v000001a606c7a8c0_0 .net *"_ivl_37", 0 0, L_000001a606cb1d70;  1 drivers
v000001a606c7ba40_0 .net *"_ivl_40", 31 0, L_000001a606d1add0;  1 drivers
v000001a606c7aa00_0 .net *"_ivl_42", 31 0, L_000001a606d1b770;  1 drivers
v000001a606c7cee0_0 .net *"_ivl_44", 31 0, L_000001a606d1a740;  1 drivers
v000001a606c7bd60_0 .net *"_ivl_46", 31 0, L_000001a606d1b5b0;  1 drivers
v000001a606c7ad20_0 .net *"_ivl_48", 31 0, L_000001a606d1a430;  1 drivers
v000001a606c7b0e0_0 .net *"_ivl_50", 31 0, L_000001a606d1b690;  1 drivers
v000001a606c7bfe0_0 .net *"_ivl_7", 0 0, L_000001a606cb3350;  1 drivers
v000001a606c7c1c0_0 .net *"_ivl_8", 0 0, L_000001a606cb5e80;  1 drivers
v000001a606c7af00_0 .net "ina", 31 0, v000001a606c81f60_0;  alias, 1 drivers
v000001a606c7bae0_0 .net "inb", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c7b180_0 .net "inc", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c7aaa0_0 .net "ind", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606c7b360_0 .net "out", 31 0, L_000001a606d1aeb0;  alias, 1 drivers
v000001a606c7bb80_0 .net "s0", 31 0, L_000001a606cb5ef0;  1 drivers
v000001a606c7ab40_0 .net "s1", 31 0, L_000001a606cb5d30;  1 drivers
v000001a606c7adc0_0 .net "s2", 31 0, L_000001a606cb5f60;  1 drivers
v000001a606c7bea0_0 .net "s3", 31 0, L_000001a606d1b070;  1 drivers
v000001a606c7c080_0 .net "sel", 1 0, L_000001a606caefd0;  alias, 1 drivers
L_000001a606cb1870 .part L_000001a606caefd0, 1, 1;
LS_000001a606cb2bd0_0_0 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_4 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_8 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_12 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_16 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_20 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_24 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_0_28 .concat [ 1 1 1 1], L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10, L_000001a606cb5e10;
LS_000001a606cb2bd0_1_0 .concat [ 4 4 4 4], LS_000001a606cb2bd0_0_0, LS_000001a606cb2bd0_0_4, LS_000001a606cb2bd0_0_8, LS_000001a606cb2bd0_0_12;
LS_000001a606cb2bd0_1_4 .concat [ 4 4 4 4], LS_000001a606cb2bd0_0_16, LS_000001a606cb2bd0_0_20, LS_000001a606cb2bd0_0_24, LS_000001a606cb2bd0_0_28;
L_000001a606cb2bd0 .concat [ 16 16 0 0], LS_000001a606cb2bd0_1_0, LS_000001a606cb2bd0_1_4;
L_000001a606cb3350 .part L_000001a606caefd0, 0, 1;
LS_000001a606cb15f0_0_0 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_4 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_8 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_12 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_16 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_20 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_24 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_0_28 .concat [ 1 1 1 1], L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80, L_000001a606cb5e80;
LS_000001a606cb15f0_1_0 .concat [ 4 4 4 4], LS_000001a606cb15f0_0_0, LS_000001a606cb15f0_0_4, LS_000001a606cb15f0_0_8, LS_000001a606cb15f0_0_12;
LS_000001a606cb15f0_1_4 .concat [ 4 4 4 4], LS_000001a606cb15f0_0_16, LS_000001a606cb15f0_0_20, LS_000001a606cb15f0_0_24, LS_000001a606cb15f0_0_28;
L_000001a606cb15f0 .concat [ 16 16 0 0], LS_000001a606cb15f0_1_0, LS_000001a606cb15f0_1_4;
L_000001a606cb3210 .part L_000001a606caefd0, 1, 1;
LS_000001a606cb35d0_0_0 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_4 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_8 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_12 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_16 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_20 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_24 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_0_28 .concat [ 1 1 1 1], L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0, L_000001a606cb5cc0;
LS_000001a606cb35d0_1_0 .concat [ 4 4 4 4], LS_000001a606cb35d0_0_0, LS_000001a606cb35d0_0_4, LS_000001a606cb35d0_0_8, LS_000001a606cb35d0_0_12;
LS_000001a606cb35d0_1_4 .concat [ 4 4 4 4], LS_000001a606cb35d0_0_16, LS_000001a606cb35d0_0_20, LS_000001a606cb35d0_0_24, LS_000001a606cb35d0_0_28;
L_000001a606cb35d0 .concat [ 16 16 0 0], LS_000001a606cb35d0_1_0, LS_000001a606cb35d0_1_4;
L_000001a606cb2c70 .part L_000001a606caefd0, 0, 1;
LS_000001a606cb1910_0_0 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_4 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_8 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_12 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_16 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_20 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_24 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_0_28 .concat [ 1 1 1 1], L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70, L_000001a606cb2c70;
LS_000001a606cb1910_1_0 .concat [ 4 4 4 4], LS_000001a606cb1910_0_0, LS_000001a606cb1910_0_4, LS_000001a606cb1910_0_8, LS_000001a606cb1910_0_12;
LS_000001a606cb1910_1_4 .concat [ 4 4 4 4], LS_000001a606cb1910_0_16, LS_000001a606cb1910_0_20, LS_000001a606cb1910_0_24, LS_000001a606cb1910_0_28;
L_000001a606cb1910 .concat [ 16 16 0 0], LS_000001a606cb1910_1_0, LS_000001a606cb1910_1_4;
L_000001a606cb1230 .part L_000001a606caefd0, 1, 1;
LS_000001a606cb33f0_0_0 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_4 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_8 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_12 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_16 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_20 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_24 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_0_28 .concat [ 1 1 1 1], L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230, L_000001a606cb1230;
LS_000001a606cb33f0_1_0 .concat [ 4 4 4 4], LS_000001a606cb33f0_0_0, LS_000001a606cb33f0_0_4, LS_000001a606cb33f0_0_8, LS_000001a606cb33f0_0_12;
LS_000001a606cb33f0_1_4 .concat [ 4 4 4 4], LS_000001a606cb33f0_0_16, LS_000001a606cb33f0_0_20, LS_000001a606cb33f0_0_24, LS_000001a606cb33f0_0_28;
L_000001a606cb33f0 .concat [ 16 16 0 0], LS_000001a606cb33f0_1_0, LS_000001a606cb33f0_1_4;
L_000001a606cb19b0 .part L_000001a606caefd0, 0, 1;
LS_000001a606cb1ff0_0_0 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_4 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_8 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_12 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_16 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_20 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_24 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_0_28 .concat [ 1 1 1 1], L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0, L_000001a606befdd0;
LS_000001a606cb1ff0_1_0 .concat [ 4 4 4 4], LS_000001a606cb1ff0_0_0, LS_000001a606cb1ff0_0_4, LS_000001a606cb1ff0_0_8, LS_000001a606cb1ff0_0_12;
LS_000001a606cb1ff0_1_4 .concat [ 4 4 4 4], LS_000001a606cb1ff0_0_16, LS_000001a606cb1ff0_0_20, LS_000001a606cb1ff0_0_24, LS_000001a606cb1ff0_0_28;
L_000001a606cb1ff0 .concat [ 16 16 0 0], LS_000001a606cb1ff0_1_0, LS_000001a606cb1ff0_1_4;
L_000001a606cb1a50 .part L_000001a606caefd0, 1, 1;
LS_000001a606cb3670_0_0 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_4 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_8 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_12 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_16 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_20 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_24 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_0_28 .concat [ 1 1 1 1], L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50, L_000001a606cb1a50;
LS_000001a606cb3670_1_0 .concat [ 4 4 4 4], LS_000001a606cb3670_0_0, LS_000001a606cb3670_0_4, LS_000001a606cb3670_0_8, LS_000001a606cb3670_0_12;
LS_000001a606cb3670_1_4 .concat [ 4 4 4 4], LS_000001a606cb3670_0_16, LS_000001a606cb3670_0_20, LS_000001a606cb3670_0_24, LS_000001a606cb3670_0_28;
L_000001a606cb3670 .concat [ 16 16 0 0], LS_000001a606cb3670_1_0, LS_000001a606cb3670_1_4;
L_000001a606cb1d70 .part L_000001a606caefd0, 0, 1;
LS_000001a606cb1e10_0_0 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_4 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_8 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_12 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_16 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_20 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_24 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_0_28 .concat [ 1 1 1 1], L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70, L_000001a606cb1d70;
LS_000001a606cb1e10_1_0 .concat [ 4 4 4 4], LS_000001a606cb1e10_0_0, LS_000001a606cb1e10_0_4, LS_000001a606cb1e10_0_8, LS_000001a606cb1e10_0_12;
LS_000001a606cb1e10_1_4 .concat [ 4 4 4 4], LS_000001a606cb1e10_0_16, LS_000001a606cb1e10_0_20, LS_000001a606cb1e10_0_24, LS_000001a606cb1e10_0_28;
L_000001a606cb1e10 .concat [ 16 16 0 0], LS_000001a606cb1e10_1_0, LS_000001a606cb1e10_1_4;
S_000001a606c79a30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a606c798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb5ef0 .functor AND 32, L_000001a606cb2bd0, L_000001a606cb15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7ac80_0 .net "in1", 31 0, L_000001a606cb2bd0;  1 drivers
v000001a606c7c300_0 .net "in2", 31 0, L_000001a606cb15f0;  1 drivers
v000001a606c7abe0_0 .net "out", 31 0, L_000001a606cb5ef0;  alias, 1 drivers
S_000001a606c79d50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a606c798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb5d30 .functor AND 32, L_000001a606cb35d0, L_000001a606cb1910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7ca80_0 .net "in1", 31 0, L_000001a606cb35d0;  1 drivers
v000001a606c7c120_0 .net "in2", 31 0, L_000001a606cb1910;  1 drivers
v000001a606c7ae60_0 .net "out", 31 0, L_000001a606cb5d30;  alias, 1 drivers
S_000001a606c79bc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a606c798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606cb5f60 .functor AND 32, L_000001a606cb33f0, L_000001a606cb1ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7cda0_0 .net "in1", 31 0, L_000001a606cb33f0;  1 drivers
v000001a606c7bcc0_0 .net "in2", 31 0, L_000001a606cb1ff0;  1 drivers
v000001a606c7b040_0 .net "out", 31 0, L_000001a606cb5f60;  alias, 1 drivers
S_000001a606c79ee0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a606c798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606d1b070 .functor AND 32, L_000001a606cb3670, L_000001a606cb1e10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7c620_0 .net "in1", 31 0, L_000001a606cb3670;  1 drivers
v000001a606c7c6c0_0 .net "in2", 31 0, L_000001a606cb1e10;  1 drivers
v000001a606c7b400_0 .net "out", 31 0, L_000001a606d1b070;  alias, 1 drivers
S_000001a606c7a070 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001a606a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a606bf9590 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a606d1a820 .functor NOT 1, L_000001a606cb2270, C4<0>, C4<0>, C4<0>;
L_000001a606d1ac80 .functor NOT 1, L_000001a606cb2310, C4<0>, C4<0>, C4<0>;
L_000001a606d1b700 .functor NOT 1, L_000001a606cb1050, C4<0>, C4<0>, C4<0>;
L_000001a606d1b000 .functor NOT 1, L_000001a606cb2e50, C4<0>, C4<0>, C4<0>;
L_000001a606d1a890 .functor AND 32, L_000001a606d1b9a0, v000001a606c81060_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1a0b0 .functor AND 32, L_000001a606d1ba10, L_000001a606d1be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1aac0 .functor OR 32, L_000001a606d1a890, L_000001a606d1a0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606d1ae40 .functor AND 32, L_000001a606d1a7b0, v000001a606c74780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1b7e0 .functor OR 32, L_000001a606d1aac0, L_000001a606d1ae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606d1b850 .functor AND 32, L_000001a606d19f60, L_000001a606cb3170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1b230 .functor OR 32, L_000001a606d1b7e0, L_000001a606d1b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c7e240_0 .net *"_ivl_1", 0 0, L_000001a606cb2270;  1 drivers
v000001a606c7dde0_0 .net *"_ivl_13", 0 0, L_000001a606cb1050;  1 drivers
v000001a606c7dfc0_0 .net *"_ivl_14", 0 0, L_000001a606d1b700;  1 drivers
v000001a606c7db60_0 .net *"_ivl_19", 0 0, L_000001a606cb3490;  1 drivers
v000001a606c7d3e0_0 .net *"_ivl_2", 0 0, L_000001a606d1a820;  1 drivers
v000001a606c7df20_0 .net *"_ivl_23", 0 0, L_000001a606cb2590;  1 drivers
v000001a606c7e6a0_0 .net *"_ivl_27", 0 0, L_000001a606cb2e50;  1 drivers
v000001a606c7de80_0 .net *"_ivl_28", 0 0, L_000001a606d1b000;  1 drivers
v000001a606c7d160_0 .net *"_ivl_33", 0 0, L_000001a606cb2630;  1 drivers
v000001a606c7e060_0 .net *"_ivl_37", 0 0, L_000001a606cb29f0;  1 drivers
v000001a606c7d8e0_0 .net *"_ivl_40", 31 0, L_000001a606d1a890;  1 drivers
v000001a606c7dc00_0 .net *"_ivl_42", 31 0, L_000001a606d1a0b0;  1 drivers
v000001a606c7d980_0 .net *"_ivl_44", 31 0, L_000001a606d1aac0;  1 drivers
v000001a606c7e2e0_0 .net *"_ivl_46", 31 0, L_000001a606d1ae40;  1 drivers
v000001a606c7e380_0 .net *"_ivl_48", 31 0, L_000001a606d1b7e0;  1 drivers
v000001a606c7d520_0 .net *"_ivl_50", 31 0, L_000001a606d1b850;  1 drivers
v000001a606c7e420_0 .net *"_ivl_7", 0 0, L_000001a606cb2310;  1 drivers
v000001a606c7d0c0_0 .net *"_ivl_8", 0 0, L_000001a606d1ac80;  1 drivers
v000001a606c7e740_0 .net "ina", 31 0, v000001a606c81060_0;  alias, 1 drivers
v000001a606c7e4c0_0 .net "inb", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c7d5c0_0 .net "inc", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c7e560_0 .net "ind", 31 0, L_000001a606cb3170;  alias, 1 drivers
v000001a606c7d200_0 .net "out", 31 0, L_000001a606d1b230;  alias, 1 drivers
v000001a606c7d340_0 .net "s0", 31 0, L_000001a606d1b9a0;  1 drivers
v000001a606c7d660_0 .net "s1", 31 0, L_000001a606d1ba10;  1 drivers
v000001a606c7da20_0 .net "s2", 31 0, L_000001a606d1a7b0;  1 drivers
v000001a606c80d40_0 .net "s3", 31 0, L_000001a606d19f60;  1 drivers
v000001a606c82d20_0 .net "sel", 1 0, L_000001a606cb0f10;  alias, 1 drivers
L_000001a606cb2270 .part L_000001a606cb0f10, 1, 1;
LS_000001a606cb10f0_0_0 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_4 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_8 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_12 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_16 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_20 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_24 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_0_28 .concat [ 1 1 1 1], L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820, L_000001a606d1a820;
LS_000001a606cb10f0_1_0 .concat [ 4 4 4 4], LS_000001a606cb10f0_0_0, LS_000001a606cb10f0_0_4, LS_000001a606cb10f0_0_8, LS_000001a606cb10f0_0_12;
LS_000001a606cb10f0_1_4 .concat [ 4 4 4 4], LS_000001a606cb10f0_0_16, LS_000001a606cb10f0_0_20, LS_000001a606cb10f0_0_24, LS_000001a606cb10f0_0_28;
L_000001a606cb10f0 .concat [ 16 16 0 0], LS_000001a606cb10f0_1_0, LS_000001a606cb10f0_1_4;
L_000001a606cb2310 .part L_000001a606cb0f10, 0, 1;
LS_000001a606cb30d0_0_0 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_4 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_8 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_12 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_16 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_20 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_24 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_0_28 .concat [ 1 1 1 1], L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80, L_000001a606d1ac80;
LS_000001a606cb30d0_1_0 .concat [ 4 4 4 4], LS_000001a606cb30d0_0_0, LS_000001a606cb30d0_0_4, LS_000001a606cb30d0_0_8, LS_000001a606cb30d0_0_12;
LS_000001a606cb30d0_1_4 .concat [ 4 4 4 4], LS_000001a606cb30d0_0_16, LS_000001a606cb30d0_0_20, LS_000001a606cb30d0_0_24, LS_000001a606cb30d0_0_28;
L_000001a606cb30d0 .concat [ 16 16 0 0], LS_000001a606cb30d0_1_0, LS_000001a606cb30d0_1_4;
L_000001a606cb1050 .part L_000001a606cb0f10, 1, 1;
LS_000001a606cb2950_0_0 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_4 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_8 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_12 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_16 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_20 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_24 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_0_28 .concat [ 1 1 1 1], L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700, L_000001a606d1b700;
LS_000001a606cb2950_1_0 .concat [ 4 4 4 4], LS_000001a606cb2950_0_0, LS_000001a606cb2950_0_4, LS_000001a606cb2950_0_8, LS_000001a606cb2950_0_12;
LS_000001a606cb2950_1_4 .concat [ 4 4 4 4], LS_000001a606cb2950_0_16, LS_000001a606cb2950_0_20, LS_000001a606cb2950_0_24, LS_000001a606cb2950_0_28;
L_000001a606cb2950 .concat [ 16 16 0 0], LS_000001a606cb2950_1_0, LS_000001a606cb2950_1_4;
L_000001a606cb3490 .part L_000001a606cb0f10, 0, 1;
LS_000001a606cb23b0_0_0 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_4 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_8 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_12 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_16 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_20 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_24 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_0_28 .concat [ 1 1 1 1], L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490, L_000001a606cb3490;
LS_000001a606cb23b0_1_0 .concat [ 4 4 4 4], LS_000001a606cb23b0_0_0, LS_000001a606cb23b0_0_4, LS_000001a606cb23b0_0_8, LS_000001a606cb23b0_0_12;
LS_000001a606cb23b0_1_4 .concat [ 4 4 4 4], LS_000001a606cb23b0_0_16, LS_000001a606cb23b0_0_20, LS_000001a606cb23b0_0_24, LS_000001a606cb23b0_0_28;
L_000001a606cb23b0 .concat [ 16 16 0 0], LS_000001a606cb23b0_1_0, LS_000001a606cb23b0_1_4;
L_000001a606cb2590 .part L_000001a606cb0f10, 1, 1;
LS_000001a606cb2450_0_0 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_4 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_8 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_12 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_16 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_20 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_24 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_0_28 .concat [ 1 1 1 1], L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590, L_000001a606cb2590;
LS_000001a606cb2450_1_0 .concat [ 4 4 4 4], LS_000001a606cb2450_0_0, LS_000001a606cb2450_0_4, LS_000001a606cb2450_0_8, LS_000001a606cb2450_0_12;
LS_000001a606cb2450_1_4 .concat [ 4 4 4 4], LS_000001a606cb2450_0_16, LS_000001a606cb2450_0_20, LS_000001a606cb2450_0_24, LS_000001a606cb2450_0_28;
L_000001a606cb2450 .concat [ 16 16 0 0], LS_000001a606cb2450_1_0, LS_000001a606cb2450_1_4;
L_000001a606cb2e50 .part L_000001a606cb0f10, 0, 1;
LS_000001a606cb24f0_0_0 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_4 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_8 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_12 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_16 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_20 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_24 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_0_28 .concat [ 1 1 1 1], L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000, L_000001a606d1b000;
LS_000001a606cb24f0_1_0 .concat [ 4 4 4 4], LS_000001a606cb24f0_0_0, LS_000001a606cb24f0_0_4, LS_000001a606cb24f0_0_8, LS_000001a606cb24f0_0_12;
LS_000001a606cb24f0_1_4 .concat [ 4 4 4 4], LS_000001a606cb24f0_0_16, LS_000001a606cb24f0_0_20, LS_000001a606cb24f0_0_24, LS_000001a606cb24f0_0_28;
L_000001a606cb24f0 .concat [ 16 16 0 0], LS_000001a606cb24f0_1_0, LS_000001a606cb24f0_1_4;
L_000001a606cb2630 .part L_000001a606cb0f10, 1, 1;
LS_000001a606cb2810_0_0 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_4 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_8 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_12 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_16 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_20 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_24 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_0_28 .concat [ 1 1 1 1], L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630, L_000001a606cb2630;
LS_000001a606cb2810_1_0 .concat [ 4 4 4 4], LS_000001a606cb2810_0_0, LS_000001a606cb2810_0_4, LS_000001a606cb2810_0_8, LS_000001a606cb2810_0_12;
LS_000001a606cb2810_1_4 .concat [ 4 4 4 4], LS_000001a606cb2810_0_16, LS_000001a606cb2810_0_20, LS_000001a606cb2810_0_24, LS_000001a606cb2810_0_28;
L_000001a606cb2810 .concat [ 16 16 0 0], LS_000001a606cb2810_1_0, LS_000001a606cb2810_1_4;
L_000001a606cb29f0 .part L_000001a606cb0f10, 0, 1;
LS_000001a606cb2a90_0_0 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_4 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_8 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_12 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_16 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_20 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_24 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_0_28 .concat [ 1 1 1 1], L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0, L_000001a606cb29f0;
LS_000001a606cb2a90_1_0 .concat [ 4 4 4 4], LS_000001a606cb2a90_0_0, LS_000001a606cb2a90_0_4, LS_000001a606cb2a90_0_8, LS_000001a606cb2a90_0_12;
LS_000001a606cb2a90_1_4 .concat [ 4 4 4 4], LS_000001a606cb2a90_0_16, LS_000001a606cb2a90_0_20, LS_000001a606cb2a90_0_24, LS_000001a606cb2a90_0_28;
L_000001a606cb2a90 .concat [ 16 16 0 0], LS_000001a606cb2a90_1_0, LS_000001a606cb2a90_1_4;
S_000001a606c7a200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a606c7a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606d1b9a0 .functor AND 32, L_000001a606cb10f0, L_000001a606cb30d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7c940_0 .net "in1", 31 0, L_000001a606cb10f0;  1 drivers
v000001a606c7d480_0 .net "in2", 31 0, L_000001a606cb30d0;  1 drivers
v000001a606c7d2a0_0 .net "out", 31 0, L_000001a606d1b9a0;  alias, 1 drivers
S_000001a606c7a390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a606c7a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606d1ba10 .functor AND 32, L_000001a606cb2950, L_000001a606cb23b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7e600_0 .net "in1", 31 0, L_000001a606cb2950;  1 drivers
v000001a606c7d7a0_0 .net "in2", 31 0, L_000001a606cb23b0;  1 drivers
v000001a606c7dac0_0 .net "out", 31 0, L_000001a606d1ba10;  alias, 1 drivers
S_000001a606c7a6b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a606c7a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606d1a7b0 .functor AND 32, L_000001a606cb2450, L_000001a606cb24f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7d840_0 .net "in1", 31 0, L_000001a606cb2450;  1 drivers
v000001a606c7dca0_0 .net "in2", 31 0, L_000001a606cb24f0;  1 drivers
v000001a606c7e1a0_0 .net "out", 31 0, L_000001a606d1a7b0;  alias, 1 drivers
S_000001a606c80350 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a606c7a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a606d19f60 .functor AND 32, L_000001a606cb2810, L_000001a606cb2a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a606c7d700_0 .net "in1", 31 0, L_000001a606cb2810;  1 drivers
v000001a606c7e100_0 .net "in2", 31 0, L_000001a606cb2a90;  1 drivers
v000001a606c7dd40_0 .net "out", 31 0, L_000001a606d19f60;  alias, 1 drivers
S_000001a606c7e8c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001a606c84890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c848c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c84900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c84938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c84970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c849a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c849e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c84a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c84a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c84a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c84ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c84af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c84b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c84b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c84ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c84bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c84c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c84c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c84c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c84cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c84cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c84d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c84d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c84d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c84dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c80b60_0 .var "EX1_PC", 31 0;
v000001a606c826e0_0 .var "EX1_PFC", 31 0;
v000001a606c81f60_0 .var "EX1_forward_to_B", 31 0;
v000001a606c80c00_0 .var "EX1_is_beq", 0 0;
v000001a606c82500_0 .var "EX1_is_bne", 0 0;
v000001a606c80e80_0 .var "EX1_is_jal", 0 0;
v000001a606c80f20_0 .var "EX1_is_jr", 0 0;
v000001a606c82960_0 .var "EX1_is_oper2_immed", 0 0;
v000001a606c80ca0_0 .var "EX1_memread", 0 0;
v000001a606c81920_0 .var "EX1_memwrite", 0 0;
v000001a606c81240_0 .var "EX1_opcode", 11 0;
v000001a606c82dc0_0 .var "EX1_predicted", 0 0;
v000001a606c82e60_0 .var "EX1_rd_ind", 4 0;
v000001a606c80fc0_0 .var "EX1_rd_indzero", 0 0;
v000001a606c81b00_0 .var "EX1_regwrite", 0 0;
v000001a606c816a0_0 .var "EX1_rs1", 31 0;
v000001a606c82460_0 .var "EX1_rs1_ind", 4 0;
v000001a606c81060_0 .var "EX1_rs2", 31 0;
v000001a606c81d80_0 .var "EX1_rs2_ind", 4 0;
v000001a606c81100_0 .net "FLUSH", 0 0, v000001a606c86110_0;  alias, 1 drivers
v000001a606c82000_0 .net "ID_PC", 31 0, v000001a606c8d190_0;  alias, 1 drivers
v000001a606c82320_0 .net "ID_PFC_to_EX", 31 0, L_000001a606cb0150;  alias, 1 drivers
v000001a606c81ba0_0 .net "ID_forward_to_B", 31 0, L_000001a606cb0470;  alias, 1 drivers
v000001a606c82a00_0 .net "ID_is_beq", 0 0, L_000001a606cb0830;  alias, 1 drivers
v000001a606c811a0_0 .net "ID_is_bne", 0 0, L_000001a606cae8f0;  alias, 1 drivers
v000001a606c81380_0 .net "ID_is_jal", 0 0, L_000001a606cb17d0;  alias, 1 drivers
v000001a606c81420_0 .net "ID_is_jr", 0 0, L_000001a606caea30;  alias, 1 drivers
v000001a606c814c0_0 .net "ID_is_oper2_immed", 0 0, L_000001a606cb4360;  alias, 1 drivers
v000001a606c82aa0_0 .net "ID_memread", 0 0, L_000001a606cb1eb0;  alias, 1 drivers
v000001a606c823c0_0 .net "ID_memwrite", 0 0, L_000001a606cb12d0;  alias, 1 drivers
v000001a606c819c0_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
v000001a606c81ce0_0 .net "ID_predicted", 0 0, v000001a606c87970_0;  alias, 1 drivers
v000001a606c82be0_0 .net "ID_rd_ind", 4 0, v000001a606c9bb20_0;  alias, 1 drivers
v000001a606c825a0_0 .net "ID_rd_indzero", 0 0, L_000001a606cb1af0;  1 drivers
v000001a606c81560_0 .net "ID_regwrite", 0 0, L_000001a606cb26d0;  alias, 1 drivers
v000001a606c82f00_0 .net "ID_rs1", 31 0, v000001a606c8b250_0;  alias, 1 drivers
v000001a606c81e20_0 .net "ID_rs1_ind", 4 0, v000001a606c99d20_0;  alias, 1 drivers
v000001a606c82fa0_0 .net "ID_rs2", 31 0, v000001a606c8a710_0;  alias, 1 drivers
v000001a606c81740_0 .net "ID_rs2_ind", 4 0, v000001a606c9bd00_0;  alias, 1 drivers
v000001a606c82c80_0 .net "clk", 0 0, L_000001a606cb5a20;  1 drivers
v000001a606c82640_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bf9c90 .event posedge, v000001a606c73d80_0, v000001a606c82c80_0;
S_000001a606c7fb80 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001a606c84e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c84e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c84e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c84eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c84ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c84f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c84f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c84f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c84fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c85008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c85040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c85078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c850b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c850e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c85120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c85158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c85190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c851c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c85200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c85238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c85270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c852a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c852e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c85318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c85350 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c81880_0 .net "EX1_ALU_OPER1", 31 0, L_000001a606cb5da0;  alias, 1 drivers
v000001a606c820a0_0 .net "EX1_ALU_OPER2", 31 0, L_000001a606d1aeb0;  alias, 1 drivers
v000001a606c82780_0 .net "EX1_PC", 31 0, v000001a606c80b60_0;  alias, 1 drivers
v000001a606c82140_0 .net "EX1_PFC_to_IF", 31 0, L_000001a606cb2d10;  alias, 1 drivers
v000001a606c82820_0 .net "EX1_forward_to_B", 31 0, v000001a606c81f60_0;  alias, 1 drivers
v000001a606c83900_0 .net "EX1_is_beq", 0 0, v000001a606c80c00_0;  alias, 1 drivers
v000001a606c84260_0 .net "EX1_is_bne", 0 0, v000001a606c82500_0;  alias, 1 drivers
v000001a606c83220_0 .net "EX1_is_jal", 0 0, v000001a606c80e80_0;  alias, 1 drivers
v000001a606c844e0_0 .net "EX1_is_jr", 0 0, v000001a606c80f20_0;  alias, 1 drivers
v000001a606c83c20_0 .net "EX1_is_oper2_immed", 0 0, v000001a606c82960_0;  alias, 1 drivers
v000001a606c84080_0 .net "EX1_memread", 0 0, v000001a606c80ca0_0;  alias, 1 drivers
v000001a606c83540_0 .net "EX1_memwrite", 0 0, v000001a606c81920_0;  alias, 1 drivers
v000001a606c834a0_0 .net "EX1_opcode", 11 0, v000001a606c81240_0;  alias, 1 drivers
v000001a606c83e00_0 .net "EX1_predicted", 0 0, v000001a606c82dc0_0;  alias, 1 drivers
v000001a606c83ae0_0 .net "EX1_rd_ind", 4 0, v000001a606c82e60_0;  alias, 1 drivers
v000001a606c84580_0 .net "EX1_rd_indzero", 0 0, v000001a606c80fc0_0;  alias, 1 drivers
v000001a606c83400_0 .net "EX1_regwrite", 0 0, v000001a606c81b00_0;  alias, 1 drivers
v000001a606c837c0_0 .net "EX1_rs1", 31 0, v000001a606c816a0_0;  alias, 1 drivers
v000001a606c84300_0 .net "EX1_rs1_ind", 4 0, v000001a606c82460_0;  alias, 1 drivers
v000001a606c830e0_0 .net "EX1_rs2_ind", 4 0, v000001a606c81d80_0;  alias, 1 drivers
v000001a606c843a0_0 .net "EX1_rs2_out", 31 0, L_000001a606d1b230;  alias, 1 drivers
v000001a606c83ea0_0 .var "EX2_ALU_OPER1", 31 0;
v000001a606c841c0_0 .var "EX2_ALU_OPER2", 31 0;
v000001a606c83f40_0 .var "EX2_PC", 31 0;
v000001a606c83fe0_0 .var "EX2_PFC_to_IF", 31 0;
v000001a606c846c0_0 .var "EX2_forward_to_B", 31 0;
v000001a606c84120_0 .var "EX2_is_beq", 0 0;
v000001a606c84760_0 .var "EX2_is_bne", 0 0;
v000001a606c84440_0 .var "EX2_is_jal", 0 0;
v000001a606c839a0_0 .var "EX2_is_jr", 0 0;
v000001a606c83d60_0 .var "EX2_is_oper2_immed", 0 0;
v000001a606c83860_0 .var "EX2_memread", 0 0;
v000001a606c84620_0 .var "EX2_memwrite", 0 0;
v000001a606c83b80_0 .var "EX2_opcode", 11 0;
v000001a606c83a40_0 .var "EX2_predicted", 0 0;
v000001a606c83180_0 .var "EX2_rd_ind", 4 0;
v000001a606c832c0_0 .var "EX2_rd_indzero", 0 0;
v000001a606c83720_0 .var "EX2_regwrite", 0 0;
v000001a606c83cc0_0 .var "EX2_rs1", 31 0;
v000001a606c83360_0 .var "EX2_rs1_ind", 4 0;
v000001a606c835e0_0 .var "EX2_rs2_ind", 4 0;
v000001a606c83680_0 .var "EX2_rs2_out", 31 0;
v000001a606c876f0_0 .net "FLUSH", 0 0, v000001a606c861b0_0;  alias, 1 drivers
v000001a606c86f70_0 .net "clk", 0 0, L_000001a606d1af20;  1 drivers
v000001a606c85b70_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bfa150 .event posedge, v000001a606c73d80_0, v000001a606c86f70_0;
S_000001a606c801c0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001a606c8d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c8d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c8d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c8d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c8d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c8d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c8d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c8d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c8d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c8d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c8d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c8d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c8d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c8d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c8d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c8d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c8d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c8d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c8d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c8d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c8d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c8d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c8d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c8d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c8d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a606cb5320 .functor OR 1, L_000001a606cb0830, L_000001a606cae8f0, C4<0>, C4<0>;
L_000001a606cb4de0 .functor AND 1, L_000001a606cb5320, L_000001a606cb4670, C4<1>, C4<1>;
L_000001a606cb57f0 .functor OR 1, L_000001a606cb0830, L_000001a606cae8f0, C4<0>, C4<0>;
L_000001a606cb5160 .functor AND 1, L_000001a606cb57f0, L_000001a606cb4670, C4<1>, C4<1>;
L_000001a606cb5470 .functor OR 1, L_000001a606cb0830, L_000001a606cae8f0, C4<0>, C4<0>;
L_000001a606cb4c20 .functor AND 1, L_000001a606cb5470, v000001a606c87970_0, C4<1>, C4<1>;
v000001a606c8ca10_0 .net "EX1_memread", 0 0, v000001a606c80ca0_0;  alias, 1 drivers
v000001a606c8bed0_0 .net "EX1_opcode", 11 0, v000001a606c81240_0;  alias, 1 drivers
v000001a606c8b890_0 .net "EX1_rd_ind", 4 0, v000001a606c82e60_0;  alias, 1 drivers
v000001a606c8b070_0 .net "EX1_rd_indzero", 0 0, v000001a606c80fc0_0;  alias, 1 drivers
v000001a606c8a530_0 .net "EX2_memread", 0 0, v000001a606c83860_0;  alias, 1 drivers
v000001a606c8b750_0 .net "EX2_opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
v000001a606c8af30_0 .net "EX2_rd_ind", 4 0, v000001a606c83180_0;  alias, 1 drivers
v000001a606c8b430_0 .net "EX2_rd_indzero", 0 0, v000001a606c832c0_0;  alias, 1 drivers
v000001a606c8b4d0_0 .net "ID_EX1_flush", 0 0, v000001a606c86110_0;  alias, 1 drivers
v000001a606c8ba70_0 .net "ID_EX2_flush", 0 0, v000001a606c861b0_0;  alias, 1 drivers
v000001a606c8bb10_0 .net "ID_is_beq", 0 0, L_000001a606cb0830;  alias, 1 drivers
v000001a606c8cab0_0 .net "ID_is_bne", 0 0, L_000001a606cae8f0;  alias, 1 drivers
v000001a606c8c010_0 .net "ID_is_j", 0 0, L_000001a606cb2090;  alias, 1 drivers
v000001a606c8a5d0_0 .net "ID_is_jal", 0 0, L_000001a606cb17d0;  alias, 1 drivers
v000001a606c8b7f0_0 .net "ID_is_jr", 0 0, L_000001a606caea30;  alias, 1 drivers
v000001a606c8a670_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
v000001a606c8b930_0 .net "ID_rs1_ind", 4 0, v000001a606c99d20_0;  alias, 1 drivers
v000001a606c8ae90_0 .net "ID_rs2_ind", 4 0, v000001a606c9bd00_0;  alias, 1 drivers
v000001a606c8a7b0_0 .net "IF_ID_flush", 0 0, v000001a606c891d0_0;  alias, 1 drivers
v000001a606c8bbb0_0 .net "IF_ID_write", 0 0, v000001a606c88910_0;  alias, 1 drivers
v000001a606c8b2f0_0 .net "PC_src", 2 0, L_000001a606caf2f0;  alias, 1 drivers
v000001a606c8ac10_0 .net "PFC_to_EX", 31 0, L_000001a606cb0150;  alias, 1 drivers
v000001a606c8bcf0_0 .net "PFC_to_IF", 31 0, L_000001a606caf890;  alias, 1 drivers
v000001a606c8aa30_0 .net "WB_rd_ind", 4 0, v000001a606c9d100_0;  alias, 1 drivers
v000001a606c8afd0_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  alias, 1 drivers
v000001a606c8a850_0 .net *"_ivl_11", 0 0, L_000001a606cb5160;  1 drivers
v000001a606c8c470_0 .net *"_ivl_13", 9 0, L_000001a606cb0330;  1 drivers
v000001a606c8bc50_0 .net *"_ivl_15", 9 0, L_000001a606cafed0;  1 drivers
v000001a606c8b110_0 .net *"_ivl_16", 9 0, L_000001a606caff70;  1 drivers
v000001a606c8cb50_0 .net *"_ivl_19", 9 0, L_000001a606cb0bf0;  1 drivers
v000001a606c8c8d0_0 .net *"_ivl_20", 9 0, L_000001a606cb0970;  1 drivers
v000001a606c8a490_0 .net *"_ivl_25", 0 0, L_000001a606cb5470;  1 drivers
v000001a606c8bd90_0 .net *"_ivl_27", 0 0, L_000001a606cb4c20;  1 drivers
v000001a606c8b1b0_0 .net *"_ivl_29", 9 0, L_000001a606cb03d0;  1 drivers
v000001a606c8bf70_0 .net *"_ivl_3", 0 0, L_000001a606cb5320;  1 drivers
L_000001a606cd01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001a606c8a8f0_0 .net/2u *"_ivl_30", 9 0, L_000001a606cd01f0;  1 drivers
v000001a606c8c290_0 .net *"_ivl_32", 9 0, L_000001a606caedf0;  1 drivers
v000001a606c8a990_0 .net *"_ivl_35", 9 0, L_000001a606cb0010;  1 drivers
v000001a606c8c650_0 .net *"_ivl_37", 9 0, L_000001a606caf4d0;  1 drivers
v000001a606c8acb0_0 .net *"_ivl_38", 9 0, L_000001a606caf1b0;  1 drivers
v000001a606c8ad50_0 .net *"_ivl_40", 9 0, L_000001a606caee90;  1 drivers
L_000001a606cd0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c8c150_0 .net/2s *"_ivl_45", 21 0, L_000001a606cd0238;  1 drivers
L_000001a606cd0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c8b390_0 .net/2s *"_ivl_50", 21 0, L_000001a606cd0280;  1 drivers
v000001a606c8be30_0 .net *"_ivl_9", 0 0, L_000001a606cb57f0;  1 drivers
v000001a606c8c0b0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c8c1f0_0 .net "forward_to_B", 31 0, L_000001a606cb0470;  alias, 1 drivers
v000001a606c8c330_0 .net "imm", 31 0, v000001a606c89b30_0;  1 drivers
v000001a606c8c510_0 .net "inst", 31 0, v000001a606c8d0f0_0;  alias, 1 drivers
v000001a606c8c5b0_0 .net "is_branch_and_taken", 0 0, L_000001a606cb4de0;  alias, 1 drivers
v000001a606c8c6f0_0 .net "is_oper2_immed", 0 0, L_000001a606cb4360;  alias, 1 drivers
v000001a606c8c790_0 .net "mem_read", 0 0, L_000001a606cb1eb0;  alias, 1 drivers
v000001a606c8c830_0 .net "mem_write", 0 0, L_000001a606cb12d0;  alias, 1 drivers
v000001a606c8cdd0_0 .net "pc", 31 0, v000001a606c8d190_0;  alias, 1 drivers
v000001a606c8ce70_0 .net "pc_write", 0 0, v000001a606c88d70_0;  alias, 1 drivers
v000001a606c8cf10_0 .net "predicted", 0 0, L_000001a606cb4670;  1 drivers
v000001a606c8d2d0_0 .net "predicted_to_EX", 0 0, v000001a606c87970_0;  alias, 1 drivers
v000001a606c8cfb0_0 .net "reg_write", 0 0, L_000001a606cb26d0;  alias, 1 drivers
v000001a606c8cbf0_0 .net "reg_write_from_wb", 0 0, v000001a606c9d420_0;  alias, 1 drivers
v000001a606c8cc90_0 .net "rs1", 31 0, v000001a606c8b250_0;  alias, 1 drivers
v000001a606c8d230_0 .net "rs2", 31 0, v000001a606c8a710_0;  alias, 1 drivers
v000001a606c8cd30_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
v000001a606c8d050_0 .net "wr_reg_data", 31 0, L_000001a606d1be70;  alias, 1 drivers
L_000001a606cb0470 .functor MUXZ 32, v000001a606c8a710_0, v000001a606c89b30_0, L_000001a606cb4360, C4<>;
L_000001a606cb0330 .part v000001a606c8d190_0, 0, 10;
L_000001a606cafed0 .part v000001a606c8d0f0_0, 0, 10;
L_000001a606caff70 .arith/sum 10, L_000001a606cb0330, L_000001a606cafed0;
L_000001a606cb0bf0 .part v000001a606c8d0f0_0, 0, 10;
L_000001a606cb0970 .functor MUXZ 10, L_000001a606cb0bf0, L_000001a606caff70, L_000001a606cb5160, C4<>;
L_000001a606cb03d0 .part v000001a606c8d190_0, 0, 10;
L_000001a606caedf0 .arith/sum 10, L_000001a606cb03d0, L_000001a606cd01f0;
L_000001a606cb0010 .part v000001a606c8d190_0, 0, 10;
L_000001a606caf4d0 .part v000001a606c8d0f0_0, 0, 10;
L_000001a606caf1b0 .arith/sum 10, L_000001a606cb0010, L_000001a606caf4d0;
L_000001a606caee90 .functor MUXZ 10, L_000001a606caf1b0, L_000001a606caedf0, L_000001a606cb4c20, C4<>;
L_000001a606caf890 .concat8 [ 10 22 0 0], L_000001a606cb0970, L_000001a606cd0238;
L_000001a606cb0150 .concat8 [ 10 22 0 0], L_000001a606caee90, L_000001a606cd0280;
S_000001a606c7ed70 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001a606c801c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001a606c8d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c8d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c8d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c8d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c8da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c8da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c8da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c8daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c8dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c8db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c8db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c8db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c8dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c8dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c8dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c8dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c8dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c8dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c8dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c8dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c8dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c8ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c8ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c8de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c8de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a606cb54e0 .functor OR 1, L_000001a606cb4670, L_000001a606caf750, C4<0>, C4<0>;
L_000001a606cb5550 .functor OR 1, L_000001a606cb54e0, L_000001a606cb0a10, C4<0>, C4<0>;
v000001a606c87150_0 .net "EX1_opcode", 11 0, v000001a606c81240_0;  alias, 1 drivers
v000001a606c85850_0 .net "EX2_opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
v000001a606c85e90_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
v000001a606c871f0_0 .net "PC_src", 2 0, L_000001a606caf2f0;  alias, 1 drivers
v000001a606c86a70_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  alias, 1 drivers
L_000001a606cd03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a606c86d90_0 .net/2u *"_ivl_0", 2 0, L_000001a606cd03e8;  1 drivers
v000001a606c87a10_0 .net *"_ivl_10", 0 0, L_000001a606cb0650;  1 drivers
L_000001a606cd0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a606c86b10_0 .net/2u *"_ivl_12", 2 0, L_000001a606cd0508;  1 drivers
L_000001a606cd0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a606c87ab0_0 .net/2u *"_ivl_14", 11 0, L_000001a606cd0550;  1 drivers
v000001a606c86250_0 .net *"_ivl_16", 0 0, L_000001a606caf750;  1 drivers
v000001a606c86cf0_0 .net *"_ivl_19", 0 0, L_000001a606cb54e0;  1 drivers
L_000001a606cd0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001a606c86070_0 .net/2u *"_ivl_2", 11 0, L_000001a606cd0430;  1 drivers
L_000001a606cd0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c86750_0 .net/2u *"_ivl_20", 11 0, L_000001a606cd0598;  1 drivers
v000001a606c86430_0 .net *"_ivl_22", 0 0, L_000001a606cb0a10;  1 drivers
v000001a606c864d0_0 .net *"_ivl_25", 0 0, L_000001a606cb5550;  1 drivers
L_000001a606cd05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a606c87510_0 .net/2u *"_ivl_26", 2 0, L_000001a606cd05e0;  1 drivers
L_000001a606cd0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a606c873d0_0 .net/2u *"_ivl_28", 2 0, L_000001a606cd0628;  1 drivers
v000001a606c87470_0 .net *"_ivl_30", 2 0, L_000001a606caf250;  1 drivers
v000001a606c87790_0 .net *"_ivl_32", 2 0, L_000001a606cb01f0;  1 drivers
v000001a606c85710_0 .net *"_ivl_34", 2 0, L_000001a606cb0790;  1 drivers
v000001a606c87830_0 .net *"_ivl_4", 0 0, L_000001a606caf610;  1 drivers
L_000001a606cd0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a606c85fd0_0 .net/2u *"_ivl_6", 2 0, L_000001a606cd0478;  1 drivers
L_000001a606cd04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a606c85c10_0 .net/2u *"_ivl_8", 11 0, L_000001a606cd04c0;  1 drivers
v000001a606c86390_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c853f0_0 .net "predicted", 0 0, L_000001a606cb4670;  alias, 1 drivers
v000001a606c86570_0 .net "predicted_to_EX", 0 0, v000001a606c87970_0;  alias, 1 drivers
v000001a606c855d0_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
v000001a606c857b0_0 .net "state", 1 0, v000001a606c86e30_0;  1 drivers
L_000001a606caf610 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0430;
L_000001a606cb0650 .cmp/eq 12, v000001a606c81240_0, L_000001a606cd04c0;
L_000001a606caf750 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0550;
L_000001a606cb0a10 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0598;
L_000001a606caf250 .functor MUXZ 3, L_000001a606cd0628, L_000001a606cd05e0, L_000001a606cb5550, C4<>;
L_000001a606cb01f0 .functor MUXZ 3, L_000001a606caf250, L_000001a606cd0508, L_000001a606cb0650, C4<>;
L_000001a606cb0790 .functor MUXZ 3, L_000001a606cb01f0, L_000001a606cd0478, L_000001a606caf610, C4<>;
L_000001a606caf2f0 .functor MUXZ 3, L_000001a606cb0790, L_000001a606cd03e8, L_000001a606d1bb60, C4<>;
S_000001a606c7f860 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001a606c7ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001a606c8dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c8ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c8df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c8df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c8df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c8dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c8dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c8e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c8e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c8e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c8e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c8e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c8e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c8e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c8e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c8e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c8e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c8e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c8e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c8e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c8e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c8e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c8e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c8e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c8e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a606cb4a60 .functor OR 1, L_000001a606caf570, L_000001a606cb0dd0, C4<0>, C4<0>;
L_000001a606cb4600 .functor OR 1, L_000001a606cae990, L_000001a606cb0d30, C4<0>, C4<0>;
L_000001a606cb42f0 .functor AND 1, L_000001a606cb4a60, L_000001a606cb4600, C4<1>, C4<1>;
L_000001a606cb4c90 .functor NOT 1, L_000001a606cb42f0, C4<0>, C4<0>, C4<0>;
L_000001a606cb5860 .functor OR 1, v000001a606cae170_0, L_000001a606cb4c90, C4<0>, C4<0>;
L_000001a606cb4670 .functor NOT 1, L_000001a606cb5860, C4<0>, C4<0>, C4<0>;
v000001a606c85f30_0 .net "EX_opcode", 11 0, v000001a606c83b80_0;  alias, 1 drivers
v000001a606c870b0_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
v000001a606c86930_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  alias, 1 drivers
L_000001a606cd02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a606c85670_0 .net/2u *"_ivl_0", 11 0, L_000001a606cd02c8;  1 drivers
L_000001a606cd0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a606c87290_0 .net/2u *"_ivl_10", 1 0, L_000001a606cd0358;  1 drivers
v000001a606c862f0_0 .net *"_ivl_12", 0 0, L_000001a606cae990;  1 drivers
L_000001a606cd03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a606c87650_0 .net/2u *"_ivl_14", 1 0, L_000001a606cd03a0;  1 drivers
v000001a606c878d0_0 .net *"_ivl_16", 0 0, L_000001a606cb0d30;  1 drivers
v000001a606c875b0_0 .net *"_ivl_19", 0 0, L_000001a606cb4600;  1 drivers
v000001a606c85490_0 .net *"_ivl_2", 0 0, L_000001a606caf570;  1 drivers
v000001a606c87330_0 .net *"_ivl_21", 0 0, L_000001a606cb42f0;  1 drivers
v000001a606c87b50_0 .net *"_ivl_22", 0 0, L_000001a606cb4c90;  1 drivers
v000001a606c86bb0_0 .net *"_ivl_25", 0 0, L_000001a606cb5860;  1 drivers
L_000001a606cd0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a606c86ed0_0 .net/2u *"_ivl_4", 11 0, L_000001a606cd0310;  1 drivers
v000001a606c869d0_0 .net *"_ivl_6", 0 0, L_000001a606cb0dd0;  1 drivers
v000001a606c86c50_0 .net *"_ivl_9", 0 0, L_000001a606cb4a60;  1 drivers
v000001a606c85ad0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c85df0_0 .net "predicted", 0 0, L_000001a606cb4670;  alias, 1 drivers
v000001a606c87970_0 .var "predicted_to_EX", 0 0;
v000001a606c85530_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
v000001a606c86e30_0 .var "state", 1 0;
E_000001a606bf9b50 .event posedge, v000001a606c85ad0_0, v000001a606c73d80_0;
L_000001a606caf570 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd02c8;
L_000001a606cb0dd0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0310;
L_000001a606cae990 .cmp/eq 2, v000001a606c86e30_0, L_000001a606cd0358;
L_000001a606cb0d30 .cmp/eq 2, v000001a606c86e30_0, L_000001a606cd03a0;
S_000001a606c7f220 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001a606c801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001a606c98440 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c98478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c984b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c984e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c98520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c98558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c98590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c985c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c98600 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c98638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c98670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c986a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c986e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c98718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c98750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c98788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c987c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c987f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c98830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c98868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c988a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c988d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c98910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c98948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c98980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c858f0_0 .net "EX1_memread", 0 0, v000001a606c80ca0_0;  alias, 1 drivers
v000001a606c86610_0 .net "EX1_rd_ind", 4 0, v000001a606c82e60_0;  alias, 1 drivers
v000001a606c85990_0 .net "EX1_rd_indzero", 0 0, v000001a606c80fc0_0;  alias, 1 drivers
v000001a606c85a30_0 .net "EX2_memread", 0 0, v000001a606c83860_0;  alias, 1 drivers
v000001a606c85cb0_0 .net "EX2_rd_ind", 4 0, v000001a606c83180_0;  alias, 1 drivers
v000001a606c85d50_0 .net "EX2_rd_indzero", 0 0, v000001a606c832c0_0;  alias, 1 drivers
v000001a606c86110_0 .var "ID_EX1_flush", 0 0;
v000001a606c861b0_0 .var "ID_EX2_flush", 0 0;
v000001a606c866b0_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
v000001a606c867f0_0 .net "ID_rs1_ind", 4 0, v000001a606c99d20_0;  alias, 1 drivers
v000001a606c86890_0 .net "ID_rs2_ind", 4 0, v000001a606c9bd00_0;  alias, 1 drivers
v000001a606c88910_0 .var "IF_ID_Write", 0 0;
v000001a606c891d0_0 .var "IF_ID_flush", 0 0;
v000001a606c88d70_0 .var "PC_Write", 0 0;
v000001a606c89e50_0 .net "Wrong_prediction", 0 0, L_000001a606d1bb60;  alias, 1 drivers
E_000001a606bfa450/0 .event anyedge, v000001a606c77110_0, v000001a606c80ca0_0, v000001a606c80fc0_0, v000001a606c81e20_0;
E_000001a606bfa450/1 .event anyedge, v000001a606c82e60_0, v000001a606c81740_0, v000001a606b92fa0_0, v000001a606c832c0_0;
E_000001a606bfa450/2 .event anyedge, v000001a606c73f60_0, v000001a606c819c0_0;
E_000001a606bfa450 .event/or E_000001a606bfa450/0, E_000001a606bfa450/1, E_000001a606bfa450/2;
S_000001a606c80030 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001a606c801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001a606c989c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c989f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c98a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c98a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c98aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c98ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c98b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c98b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c98b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c98bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c98bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c98c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c98c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c98c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c98cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c98d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c98d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c98d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c98db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c98de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c98e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c98e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c98e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c98ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c98f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a606cb48a0 .functor OR 1, L_000001a606caf930, L_000001a606cb0e70, C4<0>, C4<0>;
L_000001a606cb46e0 .functor OR 1, L_000001a606cb48a0, L_000001a606caf7f0, C4<0>, C4<0>;
L_000001a606cb5b00 .functor OR 1, L_000001a606cb46e0, L_000001a606cafbb0, C4<0>, C4<0>;
L_000001a606cb40c0 .functor OR 1, L_000001a606cb5b00, L_000001a606cb0290, C4<0>, C4<0>;
L_000001a606cb5630 .functor OR 1, L_000001a606cb40c0, L_000001a606caf9d0, C4<0>, C4<0>;
L_000001a606cb56a0 .functor OR 1, L_000001a606cb5630, L_000001a606cae850, C4<0>, C4<0>;
L_000001a606cb5940 .functor OR 1, L_000001a606cb56a0, L_000001a606cafa70, C4<0>, C4<0>;
L_000001a606cb4360 .functor OR 1, L_000001a606cb5940, L_000001a606cafb10, C4<0>, C4<0>;
L_000001a606cb4fa0 .functor OR 1, L_000001a606cb3030, L_000001a606cb14b0, C4<0>, C4<0>;
L_000001a606cb4ad0 .functor OR 1, L_000001a606cb4fa0, L_000001a606cb21d0, C4<0>, C4<0>;
L_000001a606cb4ec0 .functor OR 1, L_000001a606cb4ad0, L_000001a606cb1190, C4<0>, C4<0>;
L_000001a606cb59b0 .functor OR 1, L_000001a606cb4ec0, L_000001a606cb2130, C4<0>, C4<0>;
v000001a606c87fb0_0 .net "ID_opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
L_000001a606cd0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c882d0_0 .net/2u *"_ivl_0", 11 0, L_000001a606cd0670;  1 drivers
L_000001a606cd0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001a606c88c30_0 .net/2u *"_ivl_10", 11 0, L_000001a606cd0700;  1 drivers
L_000001a606cd0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c89bd0_0 .net/2u *"_ivl_102", 11 0, L_000001a606cd0bc8;  1 drivers
L_000001a606cd0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c87bf0_0 .net/2u *"_ivl_106", 11 0, L_000001a606cd0c10;  1 drivers
v000001a606c89630_0 .net *"_ivl_12", 0 0, L_000001a606caf7f0;  1 drivers
v000001a606c89270_0 .net *"_ivl_15", 0 0, L_000001a606cb46e0;  1 drivers
L_000001a606cd0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001a606c88eb0_0 .net/2u *"_ivl_16", 11 0, L_000001a606cd0748;  1 drivers
v000001a606c88230_0 .net *"_ivl_18", 0 0, L_000001a606cafbb0;  1 drivers
v000001a606c87d30_0 .net *"_ivl_2", 0 0, L_000001a606caf930;  1 drivers
v000001a606c88370_0 .net *"_ivl_21", 0 0, L_000001a606cb5b00;  1 drivers
L_000001a606cd0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c8a170_0 .net/2u *"_ivl_22", 11 0, L_000001a606cd0790;  1 drivers
v000001a606c89310_0 .net *"_ivl_24", 0 0, L_000001a606cb0290;  1 drivers
v000001a606c8a210_0 .net *"_ivl_27", 0 0, L_000001a606cb40c0;  1 drivers
L_000001a606cd07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c896d0_0 .net/2u *"_ivl_28", 11 0, L_000001a606cd07d8;  1 drivers
v000001a606c89090_0 .net *"_ivl_30", 0 0, L_000001a606caf9d0;  1 drivers
v000001a606c887d0_0 .net *"_ivl_33", 0 0, L_000001a606cb5630;  1 drivers
L_000001a606cd0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c8a0d0_0 .net/2u *"_ivl_34", 11 0, L_000001a606cd0820;  1 drivers
v000001a606c88e10_0 .net *"_ivl_36", 0 0, L_000001a606cae850;  1 drivers
v000001a606c88410_0 .net *"_ivl_39", 0 0, L_000001a606cb56a0;  1 drivers
L_000001a606cd06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001a606c88870_0 .net/2u *"_ivl_4", 11 0, L_000001a606cd06b8;  1 drivers
L_000001a606cd0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001a606c89810_0 .net/2u *"_ivl_40", 11 0, L_000001a606cd0868;  1 drivers
v000001a606c87dd0_0 .net *"_ivl_42", 0 0, L_000001a606cafa70;  1 drivers
v000001a606c88f50_0 .net *"_ivl_45", 0 0, L_000001a606cb5940;  1 drivers
L_000001a606cd08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001a606c87e70_0 .net/2u *"_ivl_46", 11 0, L_000001a606cd08b0;  1 drivers
v000001a606c89130_0 .net *"_ivl_48", 0 0, L_000001a606cafb10;  1 drivers
L_000001a606cd08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a606c88cd0_0 .net/2u *"_ivl_52", 11 0, L_000001a606cd08f8;  1 drivers
L_000001a606cd0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a606c889b0_0 .net/2u *"_ivl_56", 11 0, L_000001a606cd0940;  1 drivers
v000001a606c884b0_0 .net *"_ivl_6", 0 0, L_000001a606cb0e70;  1 drivers
L_000001a606cd0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a606c87c90_0 .net/2u *"_ivl_60", 11 0, L_000001a606cd0988;  1 drivers
L_000001a606cd09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c89ef0_0 .net/2u *"_ivl_64", 11 0, L_000001a606cd09d0;  1 drivers
L_000001a606cd0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a606c880f0_0 .net/2u *"_ivl_68", 11 0, L_000001a606cd0a18;  1 drivers
L_000001a606cd0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a606c88190_0 .net/2u *"_ivl_72", 11 0, L_000001a606cd0a60;  1 drivers
v000001a606c8a2b0_0 .net *"_ivl_74", 0 0, L_000001a606cb3030;  1 drivers
L_000001a606cd0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a606c88ff0_0 .net/2u *"_ivl_76", 11 0, L_000001a606cd0aa8;  1 drivers
v000001a606c88730_0 .net *"_ivl_78", 0 0, L_000001a606cb14b0;  1 drivers
v000001a606c8a350_0 .net *"_ivl_81", 0 0, L_000001a606cb4fa0;  1 drivers
L_000001a606cd0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a606c894f0_0 .net/2u *"_ivl_82", 11 0, L_000001a606cd0af0;  1 drivers
v000001a606c893b0_0 .net *"_ivl_84", 0 0, L_000001a606cb21d0;  1 drivers
v000001a606c88af0_0 .net *"_ivl_87", 0 0, L_000001a606cb4ad0;  1 drivers
L_000001a606cd0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a606c89f90_0 .net/2u *"_ivl_88", 11 0, L_000001a606cd0b38;  1 drivers
v000001a606c87f10_0 .net *"_ivl_9", 0 0, L_000001a606cb48a0;  1 drivers
v000001a606c89db0_0 .net *"_ivl_90", 0 0, L_000001a606cb1190;  1 drivers
v000001a606c88a50_0 .net *"_ivl_93", 0 0, L_000001a606cb4ec0;  1 drivers
L_000001a606cd0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a606c89450_0 .net/2u *"_ivl_94", 11 0, L_000001a606cd0b80;  1 drivers
v000001a606c88050_0 .net *"_ivl_96", 0 0, L_000001a606cb2130;  1 drivers
v000001a606c89590_0 .net *"_ivl_99", 0 0, L_000001a606cb59b0;  1 drivers
v000001a606c88550_0 .net "is_beq", 0 0, L_000001a606cb0830;  alias, 1 drivers
v000001a606c898b0_0 .net "is_bne", 0 0, L_000001a606cae8f0;  alias, 1 drivers
v000001a606c89770_0 .net "is_j", 0 0, L_000001a606cb2090;  alias, 1 drivers
v000001a606c89950_0 .net "is_jal", 0 0, L_000001a606cb17d0;  alias, 1 drivers
v000001a606c885f0_0 .net "is_jr", 0 0, L_000001a606caea30;  alias, 1 drivers
v000001a606c88690_0 .net "is_oper2_immed", 0 0, L_000001a606cb4360;  alias, 1 drivers
v000001a606c88b90_0 .net "memread", 0 0, L_000001a606cb1eb0;  alias, 1 drivers
v000001a606c899f0_0 .net "memwrite", 0 0, L_000001a606cb12d0;  alias, 1 drivers
v000001a606c89a90_0 .net "regwrite", 0 0, L_000001a606cb26d0;  alias, 1 drivers
L_000001a606caf930 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0670;
L_000001a606cb0e70 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd06b8;
L_000001a606caf7f0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0700;
L_000001a606cafbb0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0748;
L_000001a606cb0290 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0790;
L_000001a606caf9d0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd07d8;
L_000001a606cae850 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0820;
L_000001a606cafa70 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0868;
L_000001a606cafb10 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd08b0;
L_000001a606cb0830 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd08f8;
L_000001a606cae8f0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0940;
L_000001a606caea30 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0988;
L_000001a606cb17d0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd09d0;
L_000001a606cb2090 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0a18;
L_000001a606cb3030 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0a60;
L_000001a606cb14b0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0aa8;
L_000001a606cb21d0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0af0;
L_000001a606cb1190 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0b38;
L_000001a606cb2130 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0b80;
L_000001a606cb26d0 .reduce/nor L_000001a606cb59b0;
L_000001a606cb1eb0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0bc8;
L_000001a606cb12d0 .cmp/eq 12, v000001a606c9c160_0, L_000001a606cd0c10;
S_000001a606c804e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001a606c801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001a606c98f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c98f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c98fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c98fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c99020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c99058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c99090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c990c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c99100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c99138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c99170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c991a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c991e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c99218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c99250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c99288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c992c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c992f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c99330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c99368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c993a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c993d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c99410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c99448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c99480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c89b30_0 .var "Immed", 31 0;
v000001a606c89c70_0 .net "Inst", 31 0, v000001a606c8d0f0_0;  alias, 1 drivers
v000001a606c89d10_0 .net "opcode", 11 0, v000001a606c9c160_0;  alias, 1 drivers
E_000001a606bfa7d0 .event anyedge, v000001a606c819c0_0, v000001a606c89c70_0;
S_000001a606c80670 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001a606c801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001a606c8b250_0 .var "Read_data1", 31 0;
v000001a606c8a710_0 .var "Read_data2", 31 0;
v000001a606c8aad0_0 .net "Read_reg1", 4 0, v000001a606c99d20_0;  alias, 1 drivers
v000001a606c8b570_0 .net "Read_reg2", 4 0, v000001a606c9bd00_0;  alias, 1 drivers
v000001a606c8c3d0_0 .net "Write_data", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c8ab70_0 .net "Write_en", 0 0, v000001a606c9d420_0;  alias, 1 drivers
v000001a606c8a3f0_0 .net "Write_reg", 4 0, v000001a606c9d100_0;  alias, 1 drivers
v000001a606c8adf0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c8b6b0_0 .var/i "i", 31 0;
v000001a606c8b9d0 .array "reg_file", 0 31, 31 0;
v000001a606c8b610_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bfa610 .event posedge, v000001a606c85ad0_0;
S_000001a606c7ebe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001a606c80670;
 .timescale 0 0;
v000001a606c8c970_0 .var/i "i", 31 0;
S_000001a606c7ea50 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001a606c994c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606c994f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606c99530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606c99568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606c995a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606c995d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606c99610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606c99648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606c99680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606c996b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606c996f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606c99728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606c99760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606c99798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606c997d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606c99808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606c99840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606c99878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606c998b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606c998e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606c99920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606c99958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606c99990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606c999c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606c99a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c8d0f0_0 .var "ID_INST", 31 0;
v000001a606c8d190_0 .var "ID_PC", 31 0;
v000001a606c9c160_0 .var "ID_opcode", 11 0;
v000001a606c9bb20_0 .var "ID_rd_ind", 4 0;
v000001a606c99d20_0 .var "ID_rs1_ind", 4 0;
v000001a606c9bd00_0 .var "ID_rs2_ind", 4 0;
v000001a606c9a900_0 .net "IF_FLUSH", 0 0, v000001a606c891d0_0;  alias, 1 drivers
v000001a606c99fa0_0 .net "IF_INST", 31 0, L_000001a606cb4590;  alias, 1 drivers
v000001a606c9bda0_0 .net "IF_PC", 31 0, v000001a606c9c020_0;  alias, 1 drivers
v000001a606c9b440_0 .net "clk", 0 0, L_000001a606cb44b0;  1 drivers
v000001a606c99c80_0 .net "if_id_Write", 0 0, v000001a606c88910_0;  alias, 1 drivers
v000001a606c9be40_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bf9f90 .event posedge, v000001a606c73d80_0, v000001a606c9b440_0;
S_000001a606c7f9f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001a606c9ce80_0 .net "EX1_PFC", 31 0, L_000001a606cb2d10;  alias, 1 drivers
v000001a606c9dec0_0 .net "EX2_PFC", 31 0, v000001a606c83fe0_0;  alias, 1 drivers
v000001a606c9df60_0 .net "ID_PFC", 31 0, L_000001a606caf890;  alias, 1 drivers
v000001a606c9e780_0 .net "PC_src", 2 0, L_000001a606caf2f0;  alias, 1 drivers
v000001a606c9d7e0_0 .net "PC_write", 0 0, v000001a606c88d70_0;  alias, 1 drivers
L_000001a606cd0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a606c9d380_0 .net/2u *"_ivl_0", 31 0, L_000001a606cd0088;  1 drivers
v000001a606c9d060_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c9d600_0 .net "inst", 31 0, L_000001a606cb4590;  alias, 1 drivers
v000001a606c9cca0_0 .net "inst_mem_in", 31 0, v000001a606c9c020_0;  alias, 1 drivers
v000001a606c9e640_0 .net "pc_reg_in", 31 0, L_000001a606cb5240;  1 drivers
v000001a606c9c840_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
L_000001a606cb06f0 .arith/sum 32, v000001a606c9c020_0, L_000001a606cd0088;
S_000001a606c7fd10 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001a606c7f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001a606cb4590 .functor BUFZ 32, L_000001a606cafd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c9b6c0_0 .net "Data_Out", 31 0, L_000001a606cb4590;  alias, 1 drivers
v000001a606c9bf80 .array "InstMem", 0 1023, 31 0;
v000001a606c9ac20_0 .net *"_ivl_0", 31 0, L_000001a606cafd90;  1 drivers
v000001a606c9a680_0 .net *"_ivl_3", 9 0, L_000001a606caf110;  1 drivers
v000001a606c9b760_0 .net *"_ivl_4", 11 0, L_000001a606cafc50;  1 drivers
L_000001a606cd01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a606c9b800_0 .net *"_ivl_7", 1 0, L_000001a606cd01a8;  1 drivers
v000001a606c99be0_0 .net "addr", 31 0, v000001a606c9c020_0;  alias, 1 drivers
v000001a606c9afe0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c9ab80_0 .var/i "i", 31 0;
L_000001a606cafd90 .array/port v000001a606c9bf80, L_000001a606cafc50;
L_000001a606caf110 .part v000001a606c9c020_0, 0, 10;
L_000001a606cafc50 .concat [ 10 2 0 0], L_000001a606caf110, L_000001a606cd01a8;
S_000001a606c7ef00 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001a606c7f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001a606bfa690 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001a606c9a040_0 .net "DataIn", 31 0, L_000001a606cb5240;  alias, 1 drivers
v000001a606c9c020_0 .var "DataOut", 31 0;
v000001a606c9a5e0_0 .net "PC_Write", 0 0, v000001a606c88d70_0;  alias, 1 drivers
v000001a606c9bee0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c9b3a0_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
S_000001a606c7fea0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001a606c7f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001a606bf9d50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001a606bf15e0 .functor NOT 1, L_000001a606cb0ab0, C4<0>, C4<0>, C4<0>;
L_000001a606bf1650 .functor NOT 1, L_000001a606cb0b50, C4<0>, C4<0>, C4<0>;
L_000001a606bf1500 .functor AND 1, L_000001a606bf15e0, L_000001a606bf1650, C4<1>, C4<1>;
L_000001a606bf16c0 .functor NOT 1, L_000001a606caef30, C4<0>, C4<0>, C4<0>;
L_000001a606b8e060 .functor AND 1, L_000001a606bf1500, L_000001a606bf16c0, C4<1>, C4<1>;
L_000001a606b8dd50 .functor AND 32, L_000001a606caf390, L_000001a606cb06f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606b8d5e0 .functor NOT 1, L_000001a606caf070, C4<0>, C4<0>, C4<0>;
L_000001a606b8df10 .functor NOT 1, L_000001a606cb0510, C4<0>, C4<0>, C4<0>;
L_000001a606cb4280 .functor AND 1, L_000001a606b8d5e0, L_000001a606b8df10, C4<1>, C4<1>;
L_000001a606cb47c0 .functor AND 1, L_000001a606cb4280, L_000001a606cb0fb0, C4<1>, C4<1>;
L_000001a606cb4f30 .functor AND 32, L_000001a606cb08d0, L_000001a606caf890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb51d0 .functor OR 32, L_000001a606b8dd50, L_000001a606cb4f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606cb5be0 .functor NOT 1, L_000001a606cafe30, C4<0>, C4<0>, C4<0>;
L_000001a606cb55c0 .functor AND 1, L_000001a606cb5be0, L_000001a606caf6b0, C4<1>, C4<1>;
L_000001a606cb41a0 .functor NOT 1, L_000001a606caeb70, C4<0>, C4<0>, C4<0>;
L_000001a606cb4520 .functor AND 1, L_000001a606cb55c0, L_000001a606cb41a0, C4<1>, C4<1>;
L_000001a606cb5780 .functor AND 32, L_000001a606caec10, v000001a606c9c020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb5400 .functor OR 32, L_000001a606cb51d0, L_000001a606cb5780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606cb52b0 .functor NOT 1, L_000001a606caecb0, C4<0>, C4<0>, C4<0>;
L_000001a606cb5010 .functor AND 1, L_000001a606cb52b0, L_000001a606cb05b0, C4<1>, C4<1>;
L_000001a606cb5390 .functor AND 1, L_000001a606cb5010, L_000001a606cb00b0, C4<1>, C4<1>;
L_000001a606cb58d0 .functor AND 32, L_000001a606cafcf0, L_000001a606cb2d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb4910 .functor OR 32, L_000001a606cb5400, L_000001a606cb58d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a606cb5710 .functor NOT 1, L_000001a606caf430, C4<0>, C4<0>, C4<0>;
L_000001a606cb5b70 .functor AND 1, L_000001a606caead0, L_000001a606cb5710, C4<1>, C4<1>;
L_000001a606cb43d0 .functor NOT 1, L_000001a606caed50, C4<0>, C4<0>, C4<0>;
L_000001a606cb5a90 .functor AND 1, L_000001a606cb5b70, L_000001a606cb43d0, C4<1>, C4<1>;
L_000001a606cb4bb0 .functor AND 32, L_000001a606cb0c90, v000001a606c83fe0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606cb5240 .functor OR 32, L_000001a606cb4910, L_000001a606cb4bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c9b940_0 .net *"_ivl_1", 0 0, L_000001a606cb0ab0;  1 drivers
v000001a606c9aae0_0 .net *"_ivl_11", 0 0, L_000001a606caef30;  1 drivers
v000001a606c9b8a0_0 .net *"_ivl_12", 0 0, L_000001a606bf16c0;  1 drivers
v000001a606c9b260_0 .net *"_ivl_14", 0 0, L_000001a606b8e060;  1 drivers
v000001a606c9ba80_0 .net *"_ivl_16", 31 0, L_000001a606caf390;  1 drivers
v000001a606c9c0c0_0 .net *"_ivl_18", 31 0, L_000001a606b8dd50;  1 drivers
v000001a606c99e60_0 .net *"_ivl_2", 0 0, L_000001a606bf15e0;  1 drivers
v000001a606c9bbc0_0 .net *"_ivl_21", 0 0, L_000001a606caf070;  1 drivers
v000001a606c9c200_0 .net *"_ivl_22", 0 0, L_000001a606b8d5e0;  1 drivers
v000001a606c9bc60_0 .net *"_ivl_25", 0 0, L_000001a606cb0510;  1 drivers
v000001a606c99aa0_0 .net *"_ivl_26", 0 0, L_000001a606b8df10;  1 drivers
v000001a606c99f00_0 .net *"_ivl_28", 0 0, L_000001a606cb4280;  1 drivers
v000001a606c9b4e0_0 .net *"_ivl_31", 0 0, L_000001a606cb0fb0;  1 drivers
v000001a606c9a720_0 .net *"_ivl_32", 0 0, L_000001a606cb47c0;  1 drivers
v000001a606c9ae00_0 .net *"_ivl_34", 31 0, L_000001a606cb08d0;  1 drivers
v000001a606c99b40_0 .net *"_ivl_36", 31 0, L_000001a606cb4f30;  1 drivers
v000001a606c9a0e0_0 .net *"_ivl_38", 31 0, L_000001a606cb51d0;  1 drivers
v000001a606c9b120_0 .net *"_ivl_41", 0 0, L_000001a606cafe30;  1 drivers
v000001a606c99dc0_0 .net *"_ivl_42", 0 0, L_000001a606cb5be0;  1 drivers
v000001a606c9a9a0_0 .net *"_ivl_45", 0 0, L_000001a606caf6b0;  1 drivers
v000001a606c9a180_0 .net *"_ivl_46", 0 0, L_000001a606cb55c0;  1 drivers
v000001a606c9b1c0_0 .net *"_ivl_49", 0 0, L_000001a606caeb70;  1 drivers
v000001a606c9a7c0_0 .net *"_ivl_5", 0 0, L_000001a606cb0b50;  1 drivers
v000001a606c9a220_0 .net *"_ivl_50", 0 0, L_000001a606cb41a0;  1 drivers
v000001a606c9a2c0_0 .net *"_ivl_52", 0 0, L_000001a606cb4520;  1 drivers
v000001a606c9b300_0 .net *"_ivl_54", 31 0, L_000001a606caec10;  1 drivers
v000001a606c9a360_0 .net *"_ivl_56", 31 0, L_000001a606cb5780;  1 drivers
v000001a606c9a400_0 .net *"_ivl_58", 31 0, L_000001a606cb5400;  1 drivers
v000001a606c9a4a0_0 .net *"_ivl_6", 0 0, L_000001a606bf1650;  1 drivers
v000001a606c9acc0_0 .net *"_ivl_61", 0 0, L_000001a606caecb0;  1 drivers
v000001a606c9a540_0 .net *"_ivl_62", 0 0, L_000001a606cb52b0;  1 drivers
v000001a606c9a860_0 .net *"_ivl_65", 0 0, L_000001a606cb05b0;  1 drivers
v000001a606c9aa40_0 .net *"_ivl_66", 0 0, L_000001a606cb5010;  1 drivers
v000001a606c9ad60_0 .net *"_ivl_69", 0 0, L_000001a606cb00b0;  1 drivers
v000001a606c9aea0_0 .net *"_ivl_70", 0 0, L_000001a606cb5390;  1 drivers
v000001a606c9af40_0 .net *"_ivl_72", 31 0, L_000001a606cafcf0;  1 drivers
v000001a606c9b080_0 .net *"_ivl_74", 31 0, L_000001a606cb58d0;  1 drivers
v000001a606c9b580_0 .net *"_ivl_76", 31 0, L_000001a606cb4910;  1 drivers
v000001a606c9b620_0 .net *"_ivl_79", 0 0, L_000001a606caead0;  1 drivers
v000001a606c9e960_0 .net *"_ivl_8", 0 0, L_000001a606bf1500;  1 drivers
v000001a606c9dd80_0 .net *"_ivl_81", 0 0, L_000001a606caf430;  1 drivers
v000001a606c9ea00_0 .net *"_ivl_82", 0 0, L_000001a606cb5710;  1 drivers
v000001a606c9e320_0 .net *"_ivl_84", 0 0, L_000001a606cb5b70;  1 drivers
v000001a606c9c520_0 .net *"_ivl_87", 0 0, L_000001a606caed50;  1 drivers
v000001a606c9e820_0 .net *"_ivl_88", 0 0, L_000001a606cb43d0;  1 drivers
v000001a606c9e140_0 .net *"_ivl_90", 0 0, L_000001a606cb5a90;  1 drivers
v000001a606c9c7a0_0 .net *"_ivl_92", 31 0, L_000001a606cb0c90;  1 drivers
v000001a606c9e500_0 .net *"_ivl_94", 31 0, L_000001a606cb4bb0;  1 drivers
v000001a606c9c980_0 .net "ina", 31 0, L_000001a606cb06f0;  1 drivers
v000001a606c9c480_0 .net "inb", 31 0, L_000001a606caf890;  alias, 1 drivers
v000001a606c9e000_0 .net "inc", 31 0, v000001a606c9c020_0;  alias, 1 drivers
v000001a606c9de20_0 .net "ind", 31 0, L_000001a606cb2d10;  alias, 1 drivers
v000001a606c9ca20_0 .net "ine", 31 0, v000001a606c83fe0_0;  alias, 1 drivers
L_000001a606cd00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c9cc00_0 .net "inf", 31 0, L_000001a606cd00d0;  1 drivers
L_000001a606cd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c9e3c0_0 .net "ing", 31 0, L_000001a606cd0118;  1 drivers
L_000001a606cd0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a606c9cfc0_0 .net "inh", 31 0, L_000001a606cd0160;  1 drivers
v000001a606c9e1e0_0 .net "out", 31 0, L_000001a606cb5240;  alias, 1 drivers
v000001a606c9e5a0_0 .net "sel", 2 0, L_000001a606caf2f0;  alias, 1 drivers
L_000001a606cb0ab0 .part L_000001a606caf2f0, 2, 1;
L_000001a606cb0b50 .part L_000001a606caf2f0, 1, 1;
L_000001a606caef30 .part L_000001a606caf2f0, 0, 1;
LS_000001a606caf390_0_0 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_4 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_8 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_12 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_16 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_20 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_24 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_0_28 .concat [ 1 1 1 1], L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060, L_000001a606b8e060;
LS_000001a606caf390_1_0 .concat [ 4 4 4 4], LS_000001a606caf390_0_0, LS_000001a606caf390_0_4, LS_000001a606caf390_0_8, LS_000001a606caf390_0_12;
LS_000001a606caf390_1_4 .concat [ 4 4 4 4], LS_000001a606caf390_0_16, LS_000001a606caf390_0_20, LS_000001a606caf390_0_24, LS_000001a606caf390_0_28;
L_000001a606caf390 .concat [ 16 16 0 0], LS_000001a606caf390_1_0, LS_000001a606caf390_1_4;
L_000001a606caf070 .part L_000001a606caf2f0, 2, 1;
L_000001a606cb0510 .part L_000001a606caf2f0, 1, 1;
L_000001a606cb0fb0 .part L_000001a606caf2f0, 0, 1;
LS_000001a606cb08d0_0_0 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_4 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_8 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_12 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_16 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_20 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_24 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_0_28 .concat [ 1 1 1 1], L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0, L_000001a606cb47c0;
LS_000001a606cb08d0_1_0 .concat [ 4 4 4 4], LS_000001a606cb08d0_0_0, LS_000001a606cb08d0_0_4, LS_000001a606cb08d0_0_8, LS_000001a606cb08d0_0_12;
LS_000001a606cb08d0_1_4 .concat [ 4 4 4 4], LS_000001a606cb08d0_0_16, LS_000001a606cb08d0_0_20, LS_000001a606cb08d0_0_24, LS_000001a606cb08d0_0_28;
L_000001a606cb08d0 .concat [ 16 16 0 0], LS_000001a606cb08d0_1_0, LS_000001a606cb08d0_1_4;
L_000001a606cafe30 .part L_000001a606caf2f0, 2, 1;
L_000001a606caf6b0 .part L_000001a606caf2f0, 1, 1;
L_000001a606caeb70 .part L_000001a606caf2f0, 0, 1;
LS_000001a606caec10_0_0 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_4 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_8 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_12 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_16 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_20 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_24 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_0_28 .concat [ 1 1 1 1], L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520, L_000001a606cb4520;
LS_000001a606caec10_1_0 .concat [ 4 4 4 4], LS_000001a606caec10_0_0, LS_000001a606caec10_0_4, LS_000001a606caec10_0_8, LS_000001a606caec10_0_12;
LS_000001a606caec10_1_4 .concat [ 4 4 4 4], LS_000001a606caec10_0_16, LS_000001a606caec10_0_20, LS_000001a606caec10_0_24, LS_000001a606caec10_0_28;
L_000001a606caec10 .concat [ 16 16 0 0], LS_000001a606caec10_1_0, LS_000001a606caec10_1_4;
L_000001a606caecb0 .part L_000001a606caf2f0, 2, 1;
L_000001a606cb05b0 .part L_000001a606caf2f0, 1, 1;
L_000001a606cb00b0 .part L_000001a606caf2f0, 0, 1;
LS_000001a606cafcf0_0_0 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_4 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_8 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_12 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_16 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_20 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_24 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_0_28 .concat [ 1 1 1 1], L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390, L_000001a606cb5390;
LS_000001a606cafcf0_1_0 .concat [ 4 4 4 4], LS_000001a606cafcf0_0_0, LS_000001a606cafcf0_0_4, LS_000001a606cafcf0_0_8, LS_000001a606cafcf0_0_12;
LS_000001a606cafcf0_1_4 .concat [ 4 4 4 4], LS_000001a606cafcf0_0_16, LS_000001a606cafcf0_0_20, LS_000001a606cafcf0_0_24, LS_000001a606cafcf0_0_28;
L_000001a606cafcf0 .concat [ 16 16 0 0], LS_000001a606cafcf0_1_0, LS_000001a606cafcf0_1_4;
L_000001a606caead0 .part L_000001a606caf2f0, 2, 1;
L_000001a606caf430 .part L_000001a606caf2f0, 1, 1;
L_000001a606caed50 .part L_000001a606caf2f0, 0, 1;
LS_000001a606cb0c90_0_0 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_4 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_8 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_12 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_16 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_20 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_24 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_0_28 .concat [ 1 1 1 1], L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90, L_000001a606cb5a90;
LS_000001a606cb0c90_1_0 .concat [ 4 4 4 4], LS_000001a606cb0c90_0_0, LS_000001a606cb0c90_0_4, LS_000001a606cb0c90_0_8, LS_000001a606cb0c90_0_12;
LS_000001a606cb0c90_1_4 .concat [ 4 4 4 4], LS_000001a606cb0c90_0_16, LS_000001a606cb0c90_0_20, LS_000001a606cb0c90_0_24, LS_000001a606cb0c90_0_28;
L_000001a606cb0c90 .concat [ 16 16 0 0], LS_000001a606cb0c90_1_0, LS_000001a606cb0c90_1_4;
S_000001a606c7f090 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001a606c9e0a0_0 .net "Write_Data", 31 0, v000001a606c74500_0;  alias, 1 drivers
v000001a606c9e8c0_0 .net "addr", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c9c660_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c9cac0_0 .net "mem_out", 31 0, v000001a606c9e460_0;  alias, 1 drivers
v000001a606c9d880_0 .net "mem_read", 0 0, v000001a606c739c0_0;  alias, 1 drivers
v000001a606c9e280_0 .net "mem_write", 0 0, v000001a606c74000_0;  alias, 1 drivers
S_000001a606c7f3b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001a606c7f090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001a606c9d1a0 .array "DataMem", 1023 0, 31 0;
v000001a606c9d240_0 .net "Data_In", 31 0, v000001a606c74500_0;  alias, 1 drivers
v000001a606c9e460_0 .var "Data_Out", 31 0;
v000001a606c9db00_0 .net "Write_en", 0 0, v000001a606c74000_0;  alias, 1 drivers
v000001a606c9cf20_0 .net "addr", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c9e6e0_0 .net "clk", 0 0, L_000001a606bef9e0;  alias, 1 drivers
v000001a606c9c5c0_0 .var/i "i", 31 0;
S_000001a606c7f540 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001a606caba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a606cabaa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a606cabae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a606cabb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a606cabb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a606cabb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a606cabbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a606cabbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a606cabc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a606cabc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a606cabca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a606cabcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a606cabd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a606cabd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a606cabd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a606cabdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a606cabdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a606cabe28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a606cabe60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a606cabe98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a606cabed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a606cabf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a606cabf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a606cabf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a606cabfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a606c9c700_0 .net "MEM_ALU_OUT", 31 0, v000001a606c74780_0;  alias, 1 drivers
v000001a606c9c8e0_0 .net "MEM_Data_mem_out", 31 0, v000001a606c9e460_0;  alias, 1 drivers
v000001a606c9d920_0 .net "MEM_memread", 0 0, v000001a606c739c0_0;  alias, 1 drivers
v000001a606c9cd40_0 .net "MEM_opcode", 11 0, v000001a606c74dc0_0;  alias, 1 drivers
v000001a606c9c2a0_0 .net "MEM_rd_ind", 4 0, v000001a606c74b40_0;  alias, 1 drivers
v000001a606c9cb60_0 .net "MEM_rd_indzero", 0 0, v000001a606c748c0_0;  alias, 1 drivers
v000001a606c9c340_0 .net "MEM_regwrite", 0 0, v000001a606c74e60_0;  alias, 1 drivers
v000001a606c9da60_0 .var "WB_ALU_OUT", 31 0;
v000001a606c9c3e0_0 .var "WB_Data_mem_out", 31 0;
v000001a606c9cde0_0 .var "WB_memread", 0 0;
v000001a606c9d100_0 .var "WB_rd_ind", 4 0;
v000001a606c9d2e0_0 .var "WB_rd_indzero", 0 0;
v000001a606c9d420_0 .var "WB_regwrite", 0 0;
v000001a606c9d4c0_0 .net "clk", 0 0, L_000001a606d1bd90;  1 drivers
v000001a606c9d560_0 .var "hlt", 0 0;
v000001a606c9d6a0_0 .net "rst", 0 0, v000001a606cae170_0;  alias, 1 drivers
E_000001a606bfa510 .event posedge, v000001a606c73d80_0, v000001a606c9d4c0_0;
S_000001a606c7f6d0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001a606a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001a606d1be00 .functor AND 32, v000001a606c9c3e0_0, L_000001a606d24480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1bcb0 .functor NOT 1, v000001a606c9cde0_0, C4<0>, C4<0>, C4<0>;
L_000001a606d1bbd0 .functor AND 32, v000001a606c9da60_0, L_000001a606d23bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a606d1be70 .functor OR 32, L_000001a606d1be00, L_000001a606d1bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a606c9d9c0_0 .net "Write_Data_RegFile", 31 0, L_000001a606d1be70;  alias, 1 drivers
v000001a606c9d740_0 .net *"_ivl_0", 31 0, L_000001a606d24480;  1 drivers
v000001a606c9dba0_0 .net *"_ivl_2", 31 0, L_000001a606d1be00;  1 drivers
v000001a606c9dc40_0 .net *"_ivl_4", 0 0, L_000001a606d1bcb0;  1 drivers
v000001a606c9dce0_0 .net *"_ivl_6", 31 0, L_000001a606d23bc0;  1 drivers
v000001a606ca1160_0 .net *"_ivl_8", 31 0, L_000001a606d1bbd0;  1 drivers
v000001a606c9f900_0 .net "alu_out", 31 0, v000001a606c9da60_0;  alias, 1 drivers
v000001a606c9fae0_0 .net "mem_out", 31 0, v000001a606c9c3e0_0;  alias, 1 drivers
v000001a606c9ec80_0 .net "mem_read", 0 0, v000001a606c9cde0_0;  alias, 1 drivers
LS_000001a606d24480_0_0 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_4 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_8 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_12 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_16 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_20 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_24 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_0_28 .concat [ 1 1 1 1], v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0, v000001a606c9cde0_0;
LS_000001a606d24480_1_0 .concat [ 4 4 4 4], LS_000001a606d24480_0_0, LS_000001a606d24480_0_4, LS_000001a606d24480_0_8, LS_000001a606d24480_0_12;
LS_000001a606d24480_1_4 .concat [ 4 4 4 4], LS_000001a606d24480_0_16, LS_000001a606d24480_0_20, LS_000001a606d24480_0_24, LS_000001a606d24480_0_28;
L_000001a606d24480 .concat [ 16 16 0 0], LS_000001a606d24480_1_0, LS_000001a606d24480_1_4;
LS_000001a606d23bc0_0_0 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_4 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_8 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_12 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_16 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_20 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_24 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_0_28 .concat [ 1 1 1 1], L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0, L_000001a606d1bcb0;
LS_000001a606d23bc0_1_0 .concat [ 4 4 4 4], LS_000001a606d23bc0_0_0, LS_000001a606d23bc0_0_4, LS_000001a606d23bc0_0_8, LS_000001a606d23bc0_0_12;
LS_000001a606d23bc0_1_4 .concat [ 4 4 4 4], LS_000001a606d23bc0_0_16, LS_000001a606d23bc0_0_20, LS_000001a606d23bc0_0_24, LS_000001a606d23bc0_0_28;
L_000001a606d23bc0 .concat [ 16 16 0 0], LS_000001a606d23bc0_1_0, LS_000001a606d23bc0_1_4;
    .scope S_000001a606c7ef00;
T_0 ;
    %wait E_000001a606bf9b50;
    %load/vec4 v000001a606c9b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a606c9c020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a606c9a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a606c9a040_0;
    %assign/vec4 v000001a606c9c020_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a606c7fd10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c9ab80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a606c9ab80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a606c9ab80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %load/vec4 v000001a606c9ab80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a606c9ab80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9bf80, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001a606c7ea50;
T_2 ;
    %wait E_000001a606bf9f90;
    %load/vec4 v000001a606c9be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a606c8d190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c8d0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c9bb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c9bd00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c99d20_0, 0;
    %assign/vec4 v000001a606c9c160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a606c99c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a606c9a900_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a606c8d190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c8d0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c9bb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c9bd00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c99d20_0, 0;
    %assign/vec4 v000001a606c9c160_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a606c99c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a606c99fa0_0;
    %assign/vec4 v000001a606c8d0f0_0, 0;
    %load/vec4 v000001a606c9bda0_0;
    %assign/vec4 v000001a606c8d190_0, 0;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a606c9bd00_0, 0;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a606c9c160_0, 4, 5;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a606c9c160_0, 4, 5;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001a606c99d20_0, 0;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001a606c9bb20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001a606c9bb20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001a606c99fa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a606c9bb20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a606c80670;
T_3 ;
    %wait E_000001a606bf9b50;
    %load/vec4 v000001a606c8b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c8b6b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a606c8b6b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a606c8b6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c8b9d0, 0, 4;
    %load/vec4 v000001a606c8b6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a606c8b6b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a606c8a3f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a606c8ab70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a606c8c3d0_0;
    %load/vec4 v000001a606c8a3f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c8b9d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c8b9d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a606c80670;
T_4 ;
    %wait E_000001a606bfa610;
    %load/vec4 v000001a606c8a3f0_0;
    %load/vec4 v000001a606c8aad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001a606c8a3f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a606c8ab70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a606c8c3d0_0;
    %assign/vec4 v000001a606c8b250_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a606c8aad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a606c8b9d0, 4;
    %assign/vec4 v000001a606c8b250_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a606c80670;
T_5 ;
    %wait E_000001a606bfa610;
    %load/vec4 v000001a606c8a3f0_0;
    %load/vec4 v000001a606c8b570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001a606c8a3f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a606c8ab70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a606c8c3d0_0;
    %assign/vec4 v000001a606c8a710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a606c8b570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a606c8b9d0, 4;
    %assign/vec4 v000001a606c8a710_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a606c80670;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001a606c7ebe0;
    %jmp t_0;
    .scope S_000001a606c7ebe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c8c970_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a606c8c970_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a606c8c970_0;
    %ix/getv/s 4, v000001a606c8c970_0;
    %load/vec4a v000001a606c8b9d0, 4;
    %ix/getv/s 4, v000001a606c8c970_0;
    %load/vec4a v000001a606c8b9d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a606c8c970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a606c8c970_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a606c80670;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a606c804e0;
T_7 ;
    %wait E_000001a606bfa7d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c89b30_0, 0, 32;
    %load/vec4 v000001a606c89d10_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a606c89d10_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a606c89c70_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a606c89b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a606c89d10_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a606c89d10_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a606c89d10_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a606c89c70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a606c89b30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001a606c89c70_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001a606c89c70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a606c89b30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a606c7f860;
T_8 ;
    %wait E_000001a606bf9b50;
    %load/vec4 v000001a606c85530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a606c85f30_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a606c85f30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001a606c86e30_0;
    %load/vec4 v000001a606c86930_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a606c86e30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a606c7f860;
T_9 ;
    %wait E_000001a606bf9b50;
    %load/vec4 v000001a606c85530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c87970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a606c85df0_0;
    %assign/vec4 v000001a606c87970_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a606c7f220;
T_10 ;
    %wait E_000001a606bfa450;
    %load/vec4 v000001a606c89e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c88d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c88910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c891d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c86110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c861b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a606c858f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001a606c85990_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001a606c867f0_0;
    %load/vec4 v000001a606c86610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001a606c86890_0;
    %load/vec4 v000001a606c86610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001a606c85a30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001a606c85d50_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001a606c867f0_0;
    %load/vec4 v000001a606c85cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001a606c86890_0;
    %load/vec4 v000001a606c85cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c88d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c88910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c891d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c86110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c861b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a606c866b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c88d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c88910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c891d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c86110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c861b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c88d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a606c88910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c891d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c86110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c861b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a606c7e8c0;
T_11 ;
    %wait E_000001a606bf9c90;
    %load/vec4 v000001a606c82640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a606c80fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c81f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c826e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c81b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c81060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c816a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c80b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c82e60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c81d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c82460_0, 0;
    %assign/vec4 v000001a606c81240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a606c81100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a606c819c0_0;
    %assign/vec4 v000001a606c81240_0, 0;
    %load/vec4 v000001a606c81e20_0;
    %assign/vec4 v000001a606c82460_0, 0;
    %load/vec4 v000001a606c81740_0;
    %assign/vec4 v000001a606c81d80_0, 0;
    %load/vec4 v000001a606c82be0_0;
    %assign/vec4 v000001a606c82e60_0, 0;
    %load/vec4 v000001a606c82000_0;
    %assign/vec4 v000001a606c80b60_0, 0;
    %load/vec4 v000001a606c82f00_0;
    %assign/vec4 v000001a606c816a0_0, 0;
    %load/vec4 v000001a606c82fa0_0;
    %assign/vec4 v000001a606c81060_0, 0;
    %load/vec4 v000001a606c81560_0;
    %assign/vec4 v000001a606c81b00_0, 0;
    %load/vec4 v000001a606c82aa0_0;
    %assign/vec4 v000001a606c80ca0_0, 0;
    %load/vec4 v000001a606c823c0_0;
    %assign/vec4 v000001a606c81920_0, 0;
    %load/vec4 v000001a606c82320_0;
    %assign/vec4 v000001a606c826e0_0, 0;
    %load/vec4 v000001a606c81ce0_0;
    %assign/vec4 v000001a606c82dc0_0, 0;
    %load/vec4 v000001a606c814c0_0;
    %assign/vec4 v000001a606c82960_0, 0;
    %load/vec4 v000001a606c82a00_0;
    %assign/vec4 v000001a606c80c00_0, 0;
    %load/vec4 v000001a606c811a0_0;
    %assign/vec4 v000001a606c82500_0, 0;
    %load/vec4 v000001a606c81420_0;
    %assign/vec4 v000001a606c80f20_0, 0;
    %load/vec4 v000001a606c81380_0;
    %assign/vec4 v000001a606c80e80_0, 0;
    %load/vec4 v000001a606c81ba0_0;
    %assign/vec4 v000001a606c81f60_0, 0;
    %load/vec4 v000001a606c825a0_0;
    %assign/vec4 v000001a606c80fc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a606c80fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c81f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c82dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c826e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c80ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c81b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c81060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c816a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c80b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c82e60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c81d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c82460_0, 0;
    %assign/vec4 v000001a606c81240_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a606c7fb80;
T_12 ;
    %wait E_000001a606bfa150;
    %load/vec4 v000001a606c85b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a606c832c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c846c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c839a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c83180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c835e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c83360_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a606c83b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c841c0_0, 0;
    %assign/vec4 v000001a606c83ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a606c876f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a606c81880_0;
    %assign/vec4 v000001a606c83ea0_0, 0;
    %load/vec4 v000001a606c820a0_0;
    %assign/vec4 v000001a606c841c0_0, 0;
    %load/vec4 v000001a606c834a0_0;
    %assign/vec4 v000001a606c83b80_0, 0;
    %load/vec4 v000001a606c84300_0;
    %assign/vec4 v000001a606c83360_0, 0;
    %load/vec4 v000001a606c830e0_0;
    %assign/vec4 v000001a606c835e0_0, 0;
    %load/vec4 v000001a606c83ae0_0;
    %assign/vec4 v000001a606c83180_0, 0;
    %load/vec4 v000001a606c82780_0;
    %assign/vec4 v000001a606c83f40_0, 0;
    %load/vec4 v000001a606c837c0_0;
    %assign/vec4 v000001a606c83cc0_0, 0;
    %load/vec4 v000001a606c843a0_0;
    %assign/vec4 v000001a606c83680_0, 0;
    %load/vec4 v000001a606c83400_0;
    %assign/vec4 v000001a606c83720_0, 0;
    %load/vec4 v000001a606c84080_0;
    %assign/vec4 v000001a606c83860_0, 0;
    %load/vec4 v000001a606c83540_0;
    %assign/vec4 v000001a606c84620_0, 0;
    %load/vec4 v000001a606c83e00_0;
    %assign/vec4 v000001a606c83a40_0, 0;
    %load/vec4 v000001a606c83c20_0;
    %assign/vec4 v000001a606c83d60_0, 0;
    %load/vec4 v000001a606c83900_0;
    %assign/vec4 v000001a606c84120_0, 0;
    %load/vec4 v000001a606c84260_0;
    %assign/vec4 v000001a606c84760_0, 0;
    %load/vec4 v000001a606c844e0_0;
    %assign/vec4 v000001a606c839a0_0, 0;
    %load/vec4 v000001a606c83220_0;
    %assign/vec4 v000001a606c84440_0, 0;
    %load/vec4 v000001a606c82820_0;
    %assign/vec4 v000001a606c846c0_0, 0;
    %load/vec4 v000001a606c82140_0;
    %assign/vec4 v000001a606c83fe0_0, 0;
    %load/vec4 v000001a606c84580_0;
    %assign/vec4 v000001a606c832c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a606c832c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c846c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c839a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c84620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c83720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c83f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c83180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c835e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c83360_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a606c83b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c841c0_0, 0;
    %assign/vec4 v000001a606c83ea0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a606a7ca50;
T_13 ;
    %wait E_000001a606bf8b90;
    %load/vec4 v000001a606c77570_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a606c76df0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a606a7c8c0;
T_14 ;
    %wait E_000001a606bf8a10;
    %load/vec4 v000001a606c75810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001a606c753b0_0;
    %pad/u 33;
    %load/vec4 v000001a606c75450_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001a606c77430_0, 0;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001a606c75450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001a606c75ef0_0;
    %load/vec4 v000001a606c75450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a606c753b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a606c75450_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001a606c75450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %load/vec4 v000001a606c753b0_0;
    %ix/getv 4, v000001a606c75450_0;
    %shiftl 4;
    %assign/vec4 v000001a606c77430_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001a606c75450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001a606c75ef0_0;
    %load/vec4 v000001a606c75450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a606c753b0_0;
    %load/vec4 v000001a606c75450_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001a606c75450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %load/vec4 v000001a606c753b0_0;
    %ix/getv 4, v000001a606c75450_0;
    %shiftr 4;
    %assign/vec4 v000001a606c77430_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %load/vec4 v000001a606c753b0_0;
    %load/vec4 v000001a606c75450_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001a606c77430_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a606c75ef0_0, 0;
    %load/vec4 v000001a606c75450_0;
    %load/vec4 v000001a606c753b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001a606c77430_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a6069c69c0;
T_15 ;
    %wait E_000001a606bf8e90;
    %load/vec4 v000001a606c73d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001a606c748c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c74e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c74000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c739c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a606c74dc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c74b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c74500_0, 0;
    %assign/vec4 v000001a606c74780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a606b94940_0;
    %assign/vec4 v000001a606c74780_0, 0;
    %load/vec4 v000001a606c74960_0;
    %assign/vec4 v000001a606c74500_0, 0;
    %load/vec4 v000001a606c73f60_0;
    %assign/vec4 v000001a606c74b40_0, 0;
    %load/vec4 v000001a606b7f9d0_0;
    %assign/vec4 v000001a606c74dc0_0, 0;
    %load/vec4 v000001a606b92fa0_0;
    %assign/vec4 v000001a606c739c0_0, 0;
    %load/vec4 v000001a606b7ff70_0;
    %assign/vec4 v000001a606c74000_0, 0;
    %load/vec4 v000001a606c74280_0;
    %assign/vec4 v000001a606c74e60_0, 0;
    %load/vec4 v000001a606c74460_0;
    %assign/vec4 v000001a606c748c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a606c7f3b0;
T_16 ;
    %wait E_000001a606bfa610;
    %load/vec4 v000001a606c9db00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001a606c9d240_0;
    %load/vec4 v000001a606c9cf20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a606c7f3b0;
T_17 ;
    %wait E_000001a606bfa610;
    %load/vec4 v000001a606c9cf20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a606c9d1a0, 4;
    %assign/vec4 v000001a606c9e460_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a606c7f3b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c9c5c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001a606c9c5c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a606c9c5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %load/vec4 v000001a606c9c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a606c9c5c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a606c9d1a0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001a606c7f3b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a606c9c5c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001a606c9c5c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001a606c9c5c0_0;
    %load/vec4a v000001a606c9d1a0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001a606c9c5c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a606c9c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a606c9c5c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001a606c7f540;
T_20 ;
    %wait E_000001a606bfa510;
    %load/vec4 v000001a606c9d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001a606c9d2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c9d560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c9d420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a606c9cde0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a606c9d100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a606c9c3e0_0, 0;
    %assign/vec4 v000001a606c9da60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001a606c9c700_0;
    %assign/vec4 v000001a606c9da60_0, 0;
    %load/vec4 v000001a606c9c8e0_0;
    %assign/vec4 v000001a606c9c3e0_0, 0;
    %load/vec4 v000001a606c9d920_0;
    %assign/vec4 v000001a606c9cde0_0, 0;
    %load/vec4 v000001a606c9c2a0_0;
    %assign/vec4 v000001a606c9d100_0, 0;
    %load/vec4 v000001a606c9c340_0;
    %assign/vec4 v000001a606c9d420_0, 0;
    %load/vec4 v000001a606c9cb60_0;
    %assign/vec4 v000001a606c9d2e0_0, 0;
    %load/vec4 v000001a606c9cd40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001a606c9d560_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a606a49f80;
T_21 ;
    %wait E_000001a606bf8b10;
    %load/vec4 v000001a606cac7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a606cacff0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001a606cacff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a606cacff0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001a606c1bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a606cac910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a606cae170_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001a606c1bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001a606cac910_0;
    %inv;
    %assign/vec4 v000001a606cac910_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a606c1bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a606cae170_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a606cae170_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001a606cad770_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
