<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_Sci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_Sci.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___sci_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    DSP2833x_Sci.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   DSP2833x Device SCI Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_SCI_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_SCI_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// SCI Individual Register Bit Definitions</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//----------------------------------------------------------</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// SCICCR communication control register bit definitions:</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html">   29</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html">SCICCR_BITS</a> {        <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#a5905dc933eca9a6642fec892cd535c13">   30</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#a5905dc933eca9a6642fec892cd535c13">SCICHAR</a>:3;         <span class="comment">// 2:0    Character length control        </span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#a1ee5537d604142dc799fdb16024e4df2">   31</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#a1ee5537d604142dc799fdb16024e4df2">ADDRIDLE_MODE</a>:1;   <span class="comment">// 3      ADDR/IDLE Mode control</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#a5b688e83f694986da71fc070f6368791">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#a5b688e83f694986da71fc070f6368791">LOOPBKENA</a>:1;       <span class="comment">// 4      Loop Back enable</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#ad4fc726d0f0ddc99e917ffe95a14b356">   33</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#ad4fc726d0f0ddc99e917ffe95a14b356">PARITYENA</a>:1;       <span class="comment">// 5      Parity enable   </span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#a502877d03d795735c57f390aa7c94ebe">   34</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#a502877d03d795735c57f390aa7c94ebe">PARITY</a>:1;          <span class="comment">// 6      Even or Odd Parity</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#ac25e8cbd01da3fd64d1c2848c6706020">   35</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#ac25e8cbd01da3fd64d1c2848c6706020">STOPBITS</a>:1;        <span class="comment">// 7      Number of Stop Bits</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_c_r___b_i_t_s.html#a275dcf6ed62e2493422fea302f0346c4">   36</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html#a275dcf6ed62e2493422fea302f0346c4">rsvd1</a>:8;           <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="union_s_c_i_c_c_r___r_e_g.html">   40</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_c_c_r___r_e_g.html">SCICCR_REG</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="union_s_c_i_c_c_r___r_e_g.html#a50cde7056cb5efec178b0ab523194b93">   41</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_c_i_c_c_r___r_e_g.html#a50cde7056cb5efec178b0ab523194b93">all</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="union_s_c_i_c_c_r___r_e_g.html#ace4f4ba6e7a13f1a9db20e6605a786bd">   42</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_c_c_r___b_i_t_s.html">SCICCR_BITS</a>  <a class="code" href="union_s_c_i_c_c_r___r_e_g.html#ace4f4ba6e7a13f1a9db20e6605a786bd">bit</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;};</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//-------------------------------------------</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// SCICTL1 control register 1 bit definitions:</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                       </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html">   49</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html">SCICTL1_BITS</a> {       <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a13bf886b1b621f0e9ae312a24d849c76">   50</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a13bf886b1b621f0e9ae312a24d849c76">RXENA</a>:1;           <span class="comment">// 0      SCI receiver enable</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a033c62efc7475bb7e662bce4be705cd7">   51</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a033c62efc7475bb7e662bce4be705cd7">TXENA</a>:1;           <span class="comment">// 1      SCI transmitter enable</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#ad43cc24495aa5d6a373b78bcb400781a">   52</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#ad43cc24495aa5d6a373b78bcb400781a">SLEEP</a>:1;           <span class="comment">// 2      SCI sleep  </span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#af3b1d1ace1efe6a5f380d3e6635b1148">   53</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#af3b1d1ace1efe6a5f380d3e6635b1148">TXWAKE</a>:1;          <span class="comment">// 3      Transmitter wakeup method</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a77dd158aa2881ac1d462c1c7fd2e74af">   54</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a77dd158aa2881ac1d462c1c7fd2e74af">rsvd</a>:1;            <span class="comment">// 4      reserved</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a8e8db58883800d100a7b2a8377067445">   55</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#a8e8db58883800d100a7b2a8377067445">SWRESET</a>:1;         <span class="comment">// 5      Software reset   </span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#aef11fe82746f6d9e72517a24a5463ec0">   56</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#aef11fe82746f6d9e72517a24a5463ec0">RXERRINTENA</a>:1;     <span class="comment">// 6      Recieve interrupt enable</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l1___b_i_t_s.html#ab1d37fda1bfdb4bacb07228b21f27499">   57</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html#ab1d37fda1bfdb4bacb07228b21f27499">rsvd1</a>:9;           <span class="comment">// 15:7   reserved</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l1___r_e_g.html">   61</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_c_t_l1___r_e_g.html">SCICTL1_REG</a> {</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l1___r_e_g.html#a10d67e17c0e836cd554f6b8b0691717f">   62</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_c_t_l1___r_e_g.html#a10d67e17c0e836cd554f6b8b0691717f">all</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l1___r_e_g.html#a67bbff8cb4b51339444a7e9f04a78ea2">   63</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_c_t_l1___b_i_t_s.html">SCICTL1_BITS</a>  <a class="code" href="union_s_c_i_c_t_l1___r_e_g.html#a67bbff8cb4b51339444a7e9f04a78ea2">bit</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//---------------------------------------------</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// SCICTL2 control register 2 bit definitions:</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html">   70</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html">SCICTL2_BITS</a> {       <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#af8fa2544ee6ef6724d617ff68a5a32fa">   71</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#af8fa2544ee6ef6724d617ff68a5a32fa">TXINTENA</a>:1;        <span class="comment">// 0      Transmit interrupt enable    </span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#afb52fadf6a85fb81ec45feb5462c6f2c">   72</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#afb52fadf6a85fb81ec45feb5462c6f2c">RXBKINTENA</a>:1;      <span class="comment">// 1      Receiver-buffer break enable</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1cf83e4a3f981e2271cba4b3b203f14c">   73</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1cf83e4a3f981e2271cba4b3b203f14c">rsvd</a>:4;            <span class="comment">// 5:2    reserved</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#ac0f9bcf6d34edf35024dd37e9b5a07cc">   74</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#ac0f9bcf6d34edf35024dd37e9b5a07cc">TXEMPTY</a>:1;         <span class="comment">// 6      Transmitter empty flag</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1422489e431e53a8cfbc45e1ef31c882">   75</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1422489e431e53a8cfbc45e1ef31c882">TXRDY</a>:1;           <span class="comment">// 7      Transmitter ready flag  </span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a238c5945b0b08c11431d0e3579df9f29">   76</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html#a238c5945b0b08c11431d0e3579df9f29">rsvd1</a>:8;           <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l2___r_e_g.html">   80</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_c_t_l2___r_e_g.html">SCICTL2_REG</a> {</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l2___r_e_g.html#a3a7b11e1404c3ce015bfbcfe282a8c51">   81</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_c_t_l2___r_e_g.html#a3a7b11e1404c3ce015bfbcfe282a8c51">all</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_s_c_i_c_t_l2___r_e_g.html#afe3da813662a0c730f4be6822dfa09e9">   82</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_c_t_l2___b_i_t_s.html">SCICTL2_BITS</a>  <a class="code" href="union_s_c_i_c_t_l2___r_e_g.html#afe3da813662a0c730f4be6822dfa09e9">bit</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//---------------------------------------------------</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// SCIRXST Receiver status register bit definitions:</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html">   89</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html">SCIRXST_BITS</a> {       <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a94e41dd6ba5e5be3d63c52db6e9a5fa5">   90</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a94e41dd6ba5e5be3d63c52db6e9a5fa5">rsvd</a>:1;            <span class="comment">// 0      reserved</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a924f49b75a354701a7b1aa0914b727dd">   91</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a924f49b75a354701a7b1aa0914b727dd">RXWAKE</a>:1;          <span class="comment">// 1      Receiver wakeup detect flag</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a073eb89f2348c361ea8411127510f6ee">   92</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a073eb89f2348c361ea8411127510f6ee">PE</a>:1;              <span class="comment">// 2      Parity error flag</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aff0f70440e0c71c2de5fc2c937f11b83">   93</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aff0f70440e0c71c2de5fc2c937f11b83">OE</a>:1;              <span class="comment">// 3      Overrun error flag</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aced19690707a651351d981abb21bf510">   94</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aced19690707a651351d981abb21bf510">FE</a>:1;              <span class="comment">// 4      Framing error flag</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#ab3f2cd112a18adfd3242f5cb550fea60">   95</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#ab3f2cd112a18adfd3242f5cb550fea60">BRKDT</a>:1;           <span class="comment">// 5      Break-detect flag   </span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a8a137e6a747464d144dc0a6a39f42143">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a8a137e6a747464d144dc0a6a39f42143">RXRDY</a>:1;           <span class="comment">// 6      Receiver ready flag</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a2bd58567c90a377aa8f7261f7fe35275">   97</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a2bd58567c90a377aa8f7261f7fe35275">RXERROR</a>:1;         <span class="comment">// 7      Receiver error flag</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_s_t___r_e_g.html">  101</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_r_x_s_t___r_e_g.html">SCIRXST_REG</a> {</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_s_t___r_e_g.html#ad062a1410be1a74863f62fbf56416a0a">  102</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_r_x_s_t___r_e_g.html#ad062a1410be1a74863f62fbf56416a0a">all</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_s_t___r_e_g.html#ac508c405e6a03c4408d263ac38dec492">  103</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_r_x_s_t___b_i_t_s.html">SCIRXST_BITS</a>  <a class="code" href="union_s_c_i_r_x_s_t___r_e_g.html#ac508c405e6a03c4408d263ac38dec492">bit</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// SCIRXBUF Receiver Data Buffer with FIFO bit definitions:</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html">  110</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html">SCIRXBUF_BITS</a> {      <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#ad2631cf7cb2d2416642c781944964633">  111</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#ad2631cf7cb2d2416642c781944964633">RXDT</a>:8;            <span class="comment">// 7:0    Receive word</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#a134834a896673cca9281cb0534d024ac">  112</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#a134834a896673cca9281cb0534d024ac">rsvd</a>:6;            <span class="comment">// 13:8   reserved</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#aa759f441f29b63c2f16820c5823a2b41">  113</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#aa759f441f29b63c2f16820c5823a2b41">SCIFFPE</a>:1;         <span class="comment">// 14     SCI PE error in FIFO mode</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#af6a12445c5713a479b1d78e5e7389814">  114</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#af6a12445c5713a479b1d78e5e7389814">SCIFFFE</a>:1;         <span class="comment">// 15     SCI FE error in FIFO mode</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_b_u_f___r_e_g.html">  117</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_r_x_b_u_f___r_e_g.html">SCIRXBUF_REG</a> {</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_b_u_f___r_e_g.html#a826b7f9937aa686977fc1196a6ea12a1">  118</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="union_s_c_i_r_x_b_u_f___r_e_g.html#a826b7f9937aa686977fc1196a6ea12a1">all</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union_s_c_i_r_x_b_u_f___r_e_g.html#ac138f9553b89709d5c3357d91cb76fa7">  119</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html">SCIRXBUF_BITS</a>  <a class="code" href="union_s_c_i_r_x_b_u_f___r_e_g.html#ac138f9553b89709d5c3357d91cb76fa7">bit</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;};</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//--------------------------------------------------</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// SCIPRI Priority control register bit definitions:</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                                   </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_s_c_i_p_r_i___b_i_t_s.html">  127</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html">SCIPRI_BITS</a> {        <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct_s_c_i_p_r_i___b_i_t_s.html#a9f2d1bf2eb826466f5d7cb54363ec80b">  128</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html#a9f2d1bf2eb826466f5d7cb54363ec80b">rsvd</a>:3;            <span class="comment">// 2:0    reserved</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_s_c_i_p_r_i___b_i_t_s.html#ac5e342523375f1fc1086a9bd7f61ad48">  129</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html#ac5e342523375f1fc1086a9bd7f61ad48">FREE</a>:1;            <span class="comment">// 3      Free emulation suspend mode</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct_s_c_i_p_r_i___b_i_t_s.html#a5c1ce51b9351b53aaad1820b05bfac78">  130</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html#a5c1ce51b9351b53aaad1820b05bfac78">SOFT</a>:1;            <span class="comment">// 4      Soft emulation suspend mode</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_s_c_i_p_r_i___b_i_t_s.html#a935e596af893352ddad6dfaa86edc37c">  131</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html#a935e596af893352ddad6dfaa86edc37c">rsvd1</a>:3;           <span class="comment">// 7:5    reserved</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="union_s_c_i_p_r_i___r_e_g.html">  134</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_p_r_i___r_e_g.html">SCIPRI_REG</a> {</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="union_s_c_i_p_r_i___r_e_g.html#ae92693e512779682a5c9ce21ca033d06">  135</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_c_i_p_r_i___r_e_g.html#ae92693e512779682a5c9ce21ca033d06">all</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="union_s_c_i_p_r_i___r_e_g.html#abf08bad99c6da8059f652b7fbe8063e4">  136</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_p_r_i___b_i_t_s.html">SCIPRI_BITS</a>  <a class="code" href="union_s_c_i_p_r_i___r_e_g.html#abf08bad99c6da8059f652b7fbe8063e4">bit</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;};</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//-------------------------------------------------</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// SCI FIFO Transmit register bit definitions:</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                                  </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html">  144</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html">SCIFFTX_BITS</a> {       <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a55f8a91cab6f1afd110415beb355d4ab">  145</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a55f8a91cab6f1afd110415beb355d4ab">TXFFIL</a>:5;          <span class="comment">// 4:0    Interrupt level</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a75d59a05ddc31554684e69ffd7bb1a8a">  146</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a75d59a05ddc31554684e69ffd7bb1a8a">TXFFIENA</a>:1;        <span class="comment">// 5      Interrupt enable</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af2466704b9d20ca19c3c53c8999380fc">  147</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af2466704b9d20ca19c3c53c8999380fc">TXFFINTCLR</a>:1;      <span class="comment">// 6      Clear INT flag</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a3c595743b8d4c7227f780ea61780f75f">  148</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a3c595743b8d4c7227f780ea61780f75f">TXFFINT</a>:1;         <span class="comment">// 7      INT flag</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a87de1dbdea0ea037e52471bc82537a4d">  149</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a87de1dbdea0ea037e52471bc82537a4d">TXFFST</a>:5;          <span class="comment">// 12:8   FIFO status</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af03d54ce2400814bd1d9916f44ad9e6c">  150</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af03d54ce2400814bd1d9916f44ad9e6c">TXFIFOXRESET</a>:1;    <span class="comment">// 13     FIFO reset</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#aa222d51751c0ca83a39fd75de09f45b5">  151</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#aa222d51751c0ca83a39fd75de09f45b5">SCIFFENA</a>:1;        <span class="comment">// 14     Enhancement enable</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a92ed676cd52a93dee1baeca8d12a7282">  152</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a92ed676cd52a93dee1baeca8d12a7282">SCIRST</a>:1;          <span class="comment">// 15     SCI reset rx/tx channels </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_t_x___r_e_g.html">  156</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_t_x___r_e_g.html">SCIFFTX_REG</a> {</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_t_x___r_e_g.html#aa502914ae7b85bb69e48335b06694aae">  157</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_f_f_t_x___r_e_g.html#aa502914ae7b85bb69e48335b06694aae">all</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_t_x___r_e_g.html#aa6e3413a407862cdf89298e9eccb7ed9">  158</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_f_f_t_x___b_i_t_s.html">SCIFFTX_BITS</a>  <a class="code" href="union_s_c_i_f_f_t_x___r_e_g.html#aa6e3413a407862cdf89298e9eccb7ed9">bit</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//------------------------------------------------</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// SCI FIFO recieve register bit definitions:</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                               </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html">  166</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html">SCIFFRX_BITS</a> {       <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa60e481ac2ef54f12fb4f7a9bc593a31">  167</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa60e481ac2ef54f12fb4f7a9bc593a31">RXFFIL</a>:5;          <span class="comment">// 4:0    Interrupt level</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#ae38e80f9a664244eb6ad93296edc8b0f">  168</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#ae38e80f9a664244eb6ad93296edc8b0f">RXFFIENA</a>:1;        <span class="comment">// 5      Interrupt enable</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a8e99a9cfd20fd40b5580bfc22a2b17a4">  169</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a8e99a9cfd20fd40b5580bfc22a2b17a4">RXFFINTCLR</a>:1;      <span class="comment">// 6      Clear INT flag</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa97a9fb1430f936f8653de0f73a31cb5">  170</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa97a9fb1430f936f8653de0f73a31cb5">RXFFINT</a>:1;         <span class="comment">// 7      INT flag</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a93b059775a44a47fffc957d51483504f">  171</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a93b059775a44a47fffc957d51483504f">RXFFST</a>:5;          <span class="comment">// 12:8   FIFO status</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a7d1d1dbf7c40ada7de65f9a06f8f3f51">  172</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a7d1d1dbf7c40ada7de65f9a06f8f3f51">RXFIFORESET</a>:1;     <span class="comment">// 13     FIFO reset</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#affe11c779bce6ee64d76075a8a9f6a79">  173</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#affe11c779bce6ee64d76075a8a9f6a79">RXFFOVRCLR</a>:1;      <span class="comment">// 14     Clear overflow</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aae121f19b02db2864a6d2b56deea5041">  174</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aae121f19b02db2864a6d2b56deea5041">RXFFOVF</a>:1;         <span class="comment">// 15     FIFO overflow</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_r_x___r_e_g.html">  178</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_r_x___r_e_g.html">SCIFFRX_REG</a> {</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_r_x___r_e_g.html#adf2dd00b328fea5e4cf785fc452edcbf">  179</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_f_f_r_x___r_e_g.html#adf2dd00b328fea5e4cf785fc452edcbf">all</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_r_x___r_e_g.html#a1ad0fa52694365601b2334ddad6d1b2e">  180</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_f_f_r_x___b_i_t_s.html">SCIFFRX_BITS</a>  <a class="code" href="union_s_c_i_f_f_r_x___r_e_g.html#a1ad0fa52694365601b2334ddad6d1b2e">bit</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;};</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// SCI FIFO control register bit definitions:</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html">  184</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html">SCIFFCT_BITS</a> {     <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#adcb0aa7cb2ac44f1aaaf9fd93c18523d">  185</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#adcb0aa7cb2ac44f1aaaf9fd93c18523d">FFTXDLY</a>:8;         <span class="comment">// 7:0    FIFO transmit delay</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a91647d829e81f817d8e1b4464772483f">  186</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a91647d829e81f817d8e1b4464772483f">rsvd</a>:5;            <span class="comment">// 12:8   reserved</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#ae1972f624fbddcf5e1fe8be0b4161ef9">  187</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#ae1972f624fbddcf5e1fe8be0b4161ef9">CDC</a>:1;             <span class="comment">// 13     Auto baud mode enable</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a610f4b8b72baf4dc1846fb06dede3b2c">  188</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a610f4b8b72baf4dc1846fb06dede3b2c">ABDCLR</a>:1;          <span class="comment">// 14     Auto baud clear</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a23c1a8b8108f23c2f2a5840cb2d0ea53">  189</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a23c1a8b8108f23c2f2a5840cb2d0ea53">ABD</a>:1;             <span class="comment">// 15     Auto baud detect</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;};</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_c_t___r_e_g.html">  192</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_c_t___r_e_g.html">SCIFFCT_REG</a> {</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_c_t___r_e_g.html#a360f6ab6bc205c99e2d97eefc2c191cc">  193</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_c_i_f_f_c_t___r_e_g.html#a360f6ab6bc205c99e2d97eefc2c191cc">all</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="union_s_c_i_f_f_c_t___r_e_g.html#a5d6019f4fd4b79743fc70bd67f938d58">  194</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_c_i_f_f_c_t___b_i_t_s.html">SCIFFCT_BITS</a>  <a class="code" href="union_s_c_i_f_f_c_t___r_e_g.html#a5d6019f4fd4b79743fc70bd67f938d58">bit</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;};</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// SCI Register File:</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html">  200</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_c_i___r_e_g_s.html">SCI_REGS</a> {</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a04b57420d9dc62d4c35e3e2696ae3e69">  201</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_c_c_r___r_e_g.html">SCICCR_REG</a>     <a class="code" href="struct_s_c_i___r_e_g_s.html#a04b57420d9dc62d4c35e3e2696ae3e69">SCICCR</a>;     <span class="comment">// Communications control register</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a0508ccf2f96b6c037e871c468ce482a6">  202</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_c_t_l1___r_e_g.html">SCICTL1_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#a0508ccf2f96b6c037e871c468ce482a6">SCICTL1</a>;    <span class="comment">// Control register 1</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a52203d53359508a3bd26bdece3281269">  203</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#a52203d53359508a3bd26bdece3281269">SCIHBAUD</a>;   <span class="comment">// Baud rate (high) register</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#ad044f4e55fc52cd387a42ecc9fa6db60">  204</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#ad044f4e55fc52cd387a42ecc9fa6db60">SCILBAUD</a>;   <span class="comment">// Baud rate (low) register</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a6f48ff2c3d3daa6ce0e9bb20f21c3511">  205</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_c_t_l2___r_e_g.html">SCICTL2_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#a6f48ff2c3d3daa6ce0e9bb20f21c3511">SCICTL2</a>;    <span class="comment">// Control register 2</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a1e4af82f9810bbdfa98a24399167499f">  206</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_r_x_s_t___r_e_g.html">SCIRXST_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#a1e4af82f9810bbdfa98a24399167499f">SCIRXST</a>;    <span class="comment">// Recieve status register</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#ad9c5c8dd182d7a3899e4e496c709ebfc">  207</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#ad9c5c8dd182d7a3899e4e496c709ebfc">SCIRXEMU</a>;   <span class="comment">// Recieve emulation buffer register</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a1a5ac923fd73b377afab87292089ed5d">  208</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_r_x_b_u_f___r_e_g.html">SCIRXBUF_REG</a>   <a class="code" href="struct_s_c_i___r_e_g_s.html#a1a5ac923fd73b377afab87292089ed5d">SCIRXBUF</a>;   <span class="comment">// Recieve data buffer  </span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a3bf86ce470473e0229ea0ce6fdb59526">  209</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#a3bf86ce470473e0229ea0ce6fdb59526">rsvd1</a>;      <span class="comment">// reserved</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a1830faf4f46a7ac90a15fdde0b809175">  210</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#a1830faf4f46a7ac90a15fdde0b809175">SCITXBUF</a>;   <span class="comment">// Transmit data buffer </span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a257a51c8ae0fdcb770687842f0092e5e">  211</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_t_x___r_e_g.html">SCIFFTX_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#a257a51c8ae0fdcb770687842f0092e5e">SCIFFTX</a>;    <span class="comment">// FIFO transmit register</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a04926a820c9486f52c09f3d90d9d76f2">  212</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_r_x___r_e_g.html">SCIFFRX_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#a04926a820c9486f52c09f3d90d9d76f2">SCIFFRX</a>;    <span class="comment">// FIFO recieve register</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#ace91fa8ec0feb3956cf2da152a9a9e98">  213</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_f_f_c_t___r_e_g.html">SCIFFCT_REG</a>    <a class="code" href="struct_s_c_i___r_e_g_s.html#ace91fa8ec0feb3956cf2da152a9a9e98">SCIFFCT</a>;    <span class="comment">// FIFO control register</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a60904f5f14eaeec9260b9361452ab37d">  214</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#a60904f5f14eaeec9260b9361452ab37d">rsvd2</a>;      <span class="comment">// reserved</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#abac0120a449878bec0347a7833715e4c">  215</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_c_i___r_e_g_s.html#abac0120a449878bec0347a7833715e4c">rsvd3</a>;      <span class="comment">// reserved</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_s_c_i___r_e_g_s.html#a5691c96c52204e22f1397717184e1762">  216</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_c_i_p_r_i___r_e_g.html">SCIPRI_REG</a>     <a class="code" href="struct_s_c_i___r_e_g_s.html#a5691c96c52204e22f1397717184e1762">SCIPRI</a>;     <span class="comment">// FIFO Priority control   </span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;};</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// SCI External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_i___r_e_g_s.html">SCI_REGS</a> <a class="code" href="_d_s_p2833x___sci_8h.html#a127722a23d7d2002a58f342fd887ced1">SciaRegs</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_i___r_e_g_s.html">SCI_REGS</a> <a class="code" href="_d_s_p2833x___sci_8h.html#a9be4c60673ada32620f395e8612ad7c8">ScibRegs</a>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_i___r_e_g_s.html">SCI_REGS</a> <a class="code" href="_d_s_p2833x___sci_8h.html#a021693d0c349cc5e22d2d9f5a4e93de9">ScicRegs</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_SCI_H definition</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a1830faf4f46a7ac90a15fdde0b809175"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a1830faf4f46a7ac90a15fdde0b809175">SCI_REGS::SCITXBUF</a></div><div class="ttdeci">Uint16 SCITXBUF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:210</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a60904f5f14eaeec9260b9361452ab37d"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a60904f5f14eaeec9260b9361452ab37d">SCI_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:214</div></div>
<div class="ttc" id="struct_s_c_i_r_x_b_u_f___b_i_t_s_html_aa759f441f29b63c2f16820c5823a2b41"><div class="ttname"><a href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#aa759f441f29b63c2f16820c5823a2b41">SCIRXBUF_BITS::SCIFFPE</a></div><div class="ttdeci">Uint16 SCIFFPE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:113</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_ac0f9bcf6d34edf35024dd37e9b5a07cc"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#ac0f9bcf6d34edf35024dd37e9b5a07cc">SCICTL2_BITS::TXEMPTY</a></div><div class="ttdeci">Uint16 TXEMPTY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:74</div></div>
<div class="ttc" id="struct_s_c_i_p_r_i___b_i_t_s_html_a935e596af893352ddad6dfaa86edc37c"><div class="ttname"><a href="struct_s_c_i_p_r_i___b_i_t_s.html#a935e596af893352ddad6dfaa86edc37c">SCIPRI_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:131</div></div>
<div class="ttc" id="struct_s_c_i_p_r_i___b_i_t_s_html_a9f2d1bf2eb826466f5d7cb54363ec80b"><div class="ttname"><a href="struct_s_c_i_p_r_i___b_i_t_s.html#a9f2d1bf2eb826466f5d7cb54363ec80b">SCIPRI_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:128</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_a1cf83e4a3f981e2271cba4b3b203f14c"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1cf83e4a3f981e2271cba4b3b203f14c">SCICTL2_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:73</div></div>
<div class="ttc" id="union_s_c_i_f_f_r_x___r_e_g_html"><div class="ttname"><a href="union_s_c_i_f_f_r_x___r_e_g.html">SCIFFRX_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:178</div></div>
<div class="ttc" id="union_s_c_i_c_t_l1___r_e_g_html_a67bbff8cb4b51339444a7e9f04a78ea2"><div class="ttname"><a href="union_s_c_i_c_t_l1___r_e_g.html#a67bbff8cb4b51339444a7e9f04a78ea2">SCICTL1_REG::bit</a></div><div class="ttdeci">struct SCICTL1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:63</div></div>
<div class="ttc" id="union_s_c_i_c_t_l2___r_e_g_html_a3a7b11e1404c3ce015bfbcfe282a8c51"><div class="ttname"><a href="union_s_c_i_c_t_l2___r_e_g.html#a3a7b11e1404c3ce015bfbcfe282a8c51">SCICTL2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:81</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html_a91647d829e81f817d8e1b4464772483f"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a91647d829e81f817d8e1b4464772483f">SCIFFCT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:186</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html">SCICCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:29</div></div>
<div class="ttc" id="_d_s_p2833x___sci_8h_html_a021693d0c349cc5e22d2d9f5a4e93de9"><div class="ttname"><a href="_d_s_p2833x___sci_8h.html#a021693d0c349cc5e22d2d9f5a4e93de9">ScicRegs</a></div><div class="ttdeci">volatile struct SCI_REGS ScicRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:388</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_ac25e8cbd01da3fd64d1c2848c6706020"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#ac25e8cbd01da3fd64d1c2848c6706020">SCICCR_BITS::STOPBITS</a></div><div class="ttdeci">Uint16 STOPBITS</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:35</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_a8a137e6a747464d144dc0a6a39f42143"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a8a137e6a747464d144dc0a6a39f42143">SCIRXST_BITS::RXRDY</a></div><div class="ttdeci">Uint16 RXRDY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:96</div></div>
<div class="ttc" id="union_s_c_i_c_t_l1___r_e_g_html_a10d67e17c0e836cd554f6b8b0691717f"><div class="ttname"><a href="union_s_c_i_c_t_l1___r_e_g.html#a10d67e17c0e836cd554f6b8b0691717f">SCICTL1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:62</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_a1422489e431e53a8cfbc45e1ef31c882"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#a1422489e431e53a8cfbc45e1ef31c882">SCICTL2_BITS::TXRDY</a></div><div class="ttdeci">Uint16 TXRDY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:75</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html_a610f4b8b72baf4dc1846fb06dede3b2c"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a610f4b8b72baf4dc1846fb06dede3b2c">SCIFFCT_BITS::ABDCLR</a></div><div class="ttdeci">Uint16 ABDCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:188</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_a033c62efc7475bb7e662bce4be705cd7"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#a033c62efc7475bb7e662bce4be705cd7">SCICTL1_BITS::TXENA</a></div><div class="ttdeci">Uint16 TXENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:51</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_af8fa2544ee6ef6724d617ff68a5a32fa"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#af8fa2544ee6ef6724d617ff68a5a32fa">SCICTL2_BITS::TXINTENA</a></div><div class="ttdeci">Uint16 TXINTENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:71</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_ad43cc24495aa5d6a373b78bcb400781a"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#ad43cc24495aa5d6a373b78bcb400781a">SCICTL1_BITS::SLEEP</a></div><div class="ttdeci">Uint16 SLEEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:52</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_a8e8db58883800d100a7b2a8377067445"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#a8e8db58883800d100a7b2a8377067445">SCICTL1_BITS::SWRESET</a></div><div class="ttdeci">Uint16 SWRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:55</div></div>
<div class="ttc" id="_d_s_p2833x___sci_8h_html_a9be4c60673ada32620f395e8612ad7c8"><div class="ttname"><a href="_d_s_p2833x___sci_8h.html#a9be4c60673ada32620f395e8612ad7c8">ScibRegs</a></div><div class="ttdeci">volatile struct SCI_REGS ScibRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:380</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_ad4fc726d0f0ddc99e917ffe95a14b356"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#ad4fc726d0f0ddc99e917ffe95a14b356">SCICCR_BITS::PARITYENA</a></div><div class="ttdeci">Uint16 PARITYENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:33</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_ace91fa8ec0feb3956cf2da152a9a9e98"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#ace91fa8ec0feb3956cf2da152a9a9e98">SCI_REGS::SCIFFCT</a></div><div class="ttdeci">union SCIFFCT_REG SCIFFCT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:213</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_a55f8a91cab6f1afd110415beb355d4ab"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a55f8a91cab6f1afd110415beb355d4ab">SCIFFTX_BITS::TXFFIL</a></div><div class="ttdeci">Uint16 TXFFIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:145</div></div>
<div class="ttc" id="union_s_c_i_f_f_t_x___r_e_g_html_aa502914ae7b85bb69e48335b06694aae"><div class="ttname"><a href="union_s_c_i_f_f_t_x___r_e_g.html#aa502914ae7b85bb69e48335b06694aae">SCIFFTX_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:157</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a6f48ff2c3d3daa6ce0e9bb20f21c3511"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a6f48ff2c3d3daa6ce0e9bb20f21c3511">SCI_REGS::SCICTL2</a></div><div class="ttdeci">union SCICTL2_REG SCICTL2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:205</div></div>
<div class="ttc" id="union_s_c_i_r_x_s_t___r_e_g_html"><div class="ttname"><a href="union_s_c_i_r_x_s_t___r_e_g.html">SCIRXST_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:101</div></div>
<div class="ttc" id="struct_s_c_i_p_r_i___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_p_r_i___b_i_t_s.html">SCIPRI_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:127</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_aa60e481ac2ef54f12fb4f7a9bc593a31"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa60e481ac2ef54f12fb4f7a9bc593a31">SCIFFRX_BITS::RXFFIL</a></div><div class="ttdeci">Uint16 RXFFIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:167</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_af3b1d1ace1efe6a5f380d3e6635b1148"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#af3b1d1ace1efe6a5f380d3e6635b1148">SCICTL1_BITS::TXWAKE</a></div><div class="ttdeci">Uint16 TXWAKE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:53</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html">SCICTL2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:70</div></div>
<div class="ttc" id="union_s_c_i_f_f_t_x___r_e_g_html_aa6e3413a407862cdf89298e9eccb7ed9"><div class="ttname"><a href="union_s_c_i_f_f_t_x___r_e_g.html#aa6e3413a407862cdf89298e9eccb7ed9">SCIFFTX_REG::bit</a></div><div class="ttdeci">struct SCIFFTX_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:158</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html_adcb0aa7cb2ac44f1aaaf9fd93c18523d"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html#adcb0aa7cb2ac44f1aaaf9fd93c18523d">SCIFFCT_BITS::FFTXDLY</a></div><div class="ttdeci">Uint16 FFTXDLY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:185</div></div>
<div class="ttc" id="union_s_c_i_r_x_b_u_f___r_e_g_html_a826b7f9937aa686977fc1196a6ea12a1"><div class="ttname"><a href="union_s_c_i_r_x_b_u_f___r_e_g.html#a826b7f9937aa686977fc1196a6ea12a1">SCIRXBUF_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:118</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_aef11fe82746f6d9e72517a24a5463ec0"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#aef11fe82746f6d9e72517a24a5463ec0">SCICTL1_BITS::RXERRINTENA</a></div><div class="ttdeci">Uint16 RXERRINTENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:56</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_a3c595743b8d4c7227f780ea61780f75f"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a3c595743b8d4c7227f780ea61780f75f">SCIFFTX_BITS::TXFFINT</a></div><div class="ttdeci">Uint16 TXFFINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:148</div></div>
<div class="ttc" id="union_s_c_i_r_x_s_t___r_e_g_html_ac508c405e6a03c4408d263ac38dec492"><div class="ttname"><a href="union_s_c_i_r_x_s_t___r_e_g.html#ac508c405e6a03c4408d263ac38dec492">SCIRXST_REG::bit</a></div><div class="ttdeci">struct SCIRXST_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:103</div></div>
<div class="ttc" id="union_s_c_i_f_f_c_t___r_e_g_html"><div class="ttname"><a href="union_s_c_i_f_f_c_t___r_e_g.html">SCIFFCT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:192</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_ab3f2cd112a18adfd3242f5cb550fea60"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#ab3f2cd112a18adfd3242f5cb550fea60">SCIRXST_BITS::BRKDT</a></div><div class="ttdeci">Uint16 BRKDT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:95</div></div>
<div class="ttc" id="struct_s_c_i_r_x_b_u_f___b_i_t_s_html_a134834a896673cca9281cb0534d024ac"><div class="ttname"><a href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#a134834a896673cca9281cb0534d024ac">SCIRXBUF_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:112</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_aa97a9fb1430f936f8653de0f73a31cb5"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aa97a9fb1430f936f8653de0f73a31cb5">SCIFFRX_BITS::RXFFINT</a></div><div class="ttdeci">Uint16 RXFFINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:170</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_a93b059775a44a47fffc957d51483504f"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a93b059775a44a47fffc957d51483504f">SCIFFRX_BITS::RXFFST</a></div><div class="ttdeci">Uint16 RXFFST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:171</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_a502877d03d795735c57f390aa7c94ebe"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#a502877d03d795735c57f390aa7c94ebe">SCICCR_BITS::PARITY</a></div><div class="ttdeci">Uint16 PARITY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:34</div></div>
<div class="ttc" id="union_s_c_i_f_f_c_t___r_e_g_html_a360f6ab6bc205c99e2d97eefc2c191cc"><div class="ttname"><a href="union_s_c_i_f_f_c_t___r_e_g.html#a360f6ab6bc205c99e2d97eefc2c191cc">SCIFFCT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:193</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_af2466704b9d20ca19c3c53c8999380fc"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af2466704b9d20ca19c3c53c8999380fc">SCIFFTX_BITS::TXFFINTCLR</a></div><div class="ttdeci">Uint16 TXFFINTCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:147</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html">SCIFFCT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:184</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_aa222d51751c0ca83a39fd75de09f45b5"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#aa222d51751c0ca83a39fd75de09f45b5">SCIFFTX_BITS::SCIFFENA</a></div><div class="ttdeci">Uint16 SCIFFENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:151</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_a2bd58567c90a377aa8f7261f7fe35275"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a2bd58567c90a377aa8f7261f7fe35275">SCIRXST_BITS::RXERROR</a></div><div class="ttdeci">Uint16 RXERROR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:97</div></div>
<div class="ttc" id="union_s_c_i_r_x_b_u_f___r_e_g_html_ac138f9553b89709d5c3357d91cb76fa7"><div class="ttname"><a href="union_s_c_i_r_x_b_u_f___r_e_g.html#ac138f9553b89709d5c3357d91cb76fa7">SCIRXBUF_REG::bit</a></div><div class="ttdeci">struct SCIRXBUF_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:119</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_affe11c779bce6ee64d76075a8a9f6a79"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#affe11c779bce6ee64d76075a8a9f6a79">SCIFFRX_BITS::RXFFOVRCLR</a></div><div class="ttdeci">Uint16 RXFFOVRCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:173</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html">SCICTL1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:49</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_a94e41dd6ba5e5be3d63c52db6e9a5fa5"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a94e41dd6ba5e5be3d63c52db6e9a5fa5">SCIRXST_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:90</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html_a23c1a8b8108f23c2f2a5840cb2d0ea53"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html#a23c1a8b8108f23c2f2a5840cb2d0ea53">SCIFFCT_BITS::ABD</a></div><div class="ttdeci">Uint16 ABD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:189</div></div>
<div class="ttc" id="union_s_c_i_c_c_r___r_e_g_html_a50cde7056cb5efec178b0ab523194b93"><div class="ttname"><a href="union_s_c_i_c_c_r___r_e_g.html#a50cde7056cb5efec178b0ab523194b93">SCICCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:41</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_afb52fadf6a85fb81ec45feb5462c6f2c"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#afb52fadf6a85fb81ec45feb5462c6f2c">SCICTL2_BITS::RXBKINTENA</a></div><div class="ttdeci">Uint16 RXBKINTENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:72</div></div>
<div class="ttc" id="union_s_c_i_f_f_t_x___r_e_g_html"><div class="ttname"><a href="union_s_c_i_f_f_t_x___r_e_g.html">SCIFFTX_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:156</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_ad9c5c8dd182d7a3899e4e496c709ebfc"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#ad9c5c8dd182d7a3899e4e496c709ebfc">SCI_REGS::SCIRXEMU</a></div><div class="ttdeci">Uint16 SCIRXEMU</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:207</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_a87de1dbdea0ea037e52471bc82537a4d"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a87de1dbdea0ea037e52471bc82537a4d">SCIFFTX_BITS::TXFFST</a></div><div class="ttdeci">Uint16 TXFFST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:149</div></div>
<div class="ttc" id="struct_s_c_i_p_r_i___b_i_t_s_html_ac5e342523375f1fc1086a9bd7f61ad48"><div class="ttname"><a href="struct_s_c_i_p_r_i___b_i_t_s.html#ac5e342523375f1fc1086a9bd7f61ad48">SCIPRI_BITS::FREE</a></div><div class="ttdeci">Uint16 FREE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:129</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_a8e99a9cfd20fd40b5580bfc22a2b17a4"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a8e99a9cfd20fd40b5580bfc22a2b17a4">SCIFFRX_BITS::RXFFINTCLR</a></div><div class="ttdeci">Uint16 RXFFINTCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:169</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html">SCIFFRX_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:166</div></div>
<div class="ttc" id="union_s_c_i_f_f_r_x___r_e_g_html_a1ad0fa52694365601b2334ddad6d1b2e"><div class="ttname"><a href="union_s_c_i_f_f_r_x___r_e_g.html#a1ad0fa52694365601b2334ddad6d1b2e">SCIFFRX_REG::bit</a></div><div class="ttdeci">struct SCIFFRX_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:180</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_ab1d37fda1bfdb4bacb07228b21f27499"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#ab1d37fda1bfdb4bacb07228b21f27499">SCICTL1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:57</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a04b57420d9dc62d4c35e3e2696ae3e69"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a04b57420d9dc62d4c35e3e2696ae3e69">SCI_REGS::SCICCR</a></div><div class="ttdeci">union SCICCR_REG SCICCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:201</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a1e4af82f9810bbdfa98a24399167499f"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a1e4af82f9810bbdfa98a24399167499f">SCI_REGS::SCIRXST</a></div><div class="ttdeci">union SCIRXST_REG SCIRXST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:206</div></div>
<div class="ttc" id="union_s_c_i_c_t_l2___r_e_g_html_afe3da813662a0c730f4be6822dfa09e9"><div class="ttname"><a href="union_s_c_i_c_t_l2___r_e_g.html#afe3da813662a0c730f4be6822dfa09e9">SCICTL2_REG::bit</a></div><div class="ttdeci">struct SCICTL2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:82</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_abac0120a449878bec0347a7833715e4c"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#abac0120a449878bec0347a7833715e4c">SCI_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:215</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html">SCIRXST_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:89</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_a77dd158aa2881ac1d462c1c7fd2e74af"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#a77dd158aa2881ac1d462c1c7fd2e74af">SCICTL1_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:54</div></div>
<div class="ttc" id="union_s_c_i_r_x_b_u_f___r_e_g_html"><div class="ttname"><a href="union_s_c_i_r_x_b_u_f___r_e_g.html">SCIRXBUF_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:117</div></div>
<div class="ttc" id="union_s_c_i_p_r_i___r_e_g_html_ae92693e512779682a5c9ce21ca033d06"><div class="ttname"><a href="union_s_c_i_p_r_i___r_e_g.html#ae92693e512779682a5c9ce21ca033d06">SCIPRI_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:135</div></div>
<div class="ttc" id="union_s_c_i_f_f_c_t___r_e_g_html_a5d6019f4fd4b79743fc70bd67f938d58"><div class="ttname"><a href="union_s_c_i_f_f_c_t___r_e_g.html#a5d6019f4fd4b79743fc70bd67f938d58">SCIFFCT_REG::bit</a></div><div class="ttdeci">struct SCIFFCT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:194</div></div>
<div class="ttc" id="union_s_c_i_p_r_i___r_e_g_html"><div class="ttname"><a href="union_s_c_i_p_r_i___r_e_g.html">SCIPRI_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:134</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html">SCI_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:200</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_a275dcf6ed62e2493422fea302f0346c4"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#a275dcf6ed62e2493422fea302f0346c4">SCICCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:36</div></div>
<div class="ttc" id="struct_s_c_i_r_x_b_u_f___b_i_t_s_html_af6a12445c5713a479b1d78e5e7389814"><div class="ttname"><a href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#af6a12445c5713a479b1d78e5e7389814">SCIRXBUF_BITS::SCIFFFE</a></div><div class="ttdeci">Uint16 SCIFFFE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:114</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a0508ccf2f96b6c037e871c468ce482a6"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a0508ccf2f96b6c037e871c468ce482a6">SCI_REGS::SCICTL1</a></div><div class="ttdeci">union SCICTL1_REG SCICTL1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:202</div></div>
<div class="ttc" id="struct_s_c_i_p_r_i___b_i_t_s_html_a5c1ce51b9351b53aaad1820b05bfac78"><div class="ttname"><a href="struct_s_c_i_p_r_i___b_i_t_s.html#a5c1ce51b9351b53aaad1820b05bfac78">SCIPRI_BITS::SOFT</a></div><div class="ttdeci">Uint16 SOFT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:130</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a1a5ac923fd73b377afab87292089ed5d"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a1a5ac923fd73b377afab87292089ed5d">SCI_REGS::SCIRXBUF</a></div><div class="ttdeci">union SCIRXBUF_REG SCIRXBUF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:208</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a5691c96c52204e22f1397717184e1762"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a5691c96c52204e22f1397717184e1762">SCI_REGS::SCIPRI</a></div><div class="ttdeci">union SCIPRI_REG SCIPRI</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:216</div></div>
<div class="ttc" id="union_s_c_i_r_x_s_t___r_e_g_html_ad062a1410be1a74863f62fbf56416a0a"><div class="ttname"><a href="union_s_c_i_r_x_s_t___r_e_g.html#ad062a1410be1a74863f62fbf56416a0a">SCIRXST_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:102</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_a1ee5537d604142dc799fdb16024e4df2"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#a1ee5537d604142dc799fdb16024e4df2">SCICCR_BITS::ADDRIDLE_MODE</a></div><div class="ttdeci">Uint16 ADDRIDLE_MODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:31</div></div>
<div class="ttc" id="_d_s_p2833x___sci_8h_html_a127722a23d7d2002a58f342fd887ced1"><div class="ttname"><a href="_d_s_p2833x___sci_8h.html#a127722a23d7d2002a58f342fd887ced1">SciaRegs</a></div><div class="ttdeci">volatile struct SCI_REGS SciaRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:372</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l2___b_i_t_s_html_a238c5945b0b08c11431d0e3579df9f29"><div class="ttname"><a href="struct_s_c_i_c_t_l2___b_i_t_s.html#a238c5945b0b08c11431d0e3579df9f29">SCICTL2_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:76</div></div>
<div class="ttc" id="union_s_c_i_c_c_r___r_e_g_html"><div class="ttname"><a href="union_s_c_i_c_c_r___r_e_g.html">SCICCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:40</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a52203d53359508a3bd26bdece3281269"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a52203d53359508a3bd26bdece3281269">SCI_REGS::SCIHBAUD</a></div><div class="ttdeci">Uint16 SCIHBAUD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:203</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_a073eb89f2348c361ea8411127510f6ee"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a073eb89f2348c361ea8411127510f6ee">SCIRXST_BITS::PE</a></div><div class="ttdeci">Uint16 PE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:92</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_af03d54ce2400814bd1d9916f44ad9e6c"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#af03d54ce2400814bd1d9916f44ad9e6c">SCIFFTX_BITS::TXFIFOXRESET</a></div><div class="ttdeci">Uint16 TXFIFOXRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:150</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a257a51c8ae0fdcb770687842f0092e5e"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a257a51c8ae0fdcb770687842f0092e5e">SCI_REGS::SCIFFTX</a></div><div class="ttdeci">union SCIFFTX_REG SCIFFTX</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:211</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html">SCIFFTX_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:144</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_ae38e80f9a664244eb6ad93296edc8b0f"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#ae38e80f9a664244eb6ad93296edc8b0f">SCIFFRX_BITS::RXFFIENA</a></div><div class="ttdeci">Uint16 RXFFIENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:168</div></div>
<div class="ttc" id="union_s_c_i_f_f_r_x___r_e_g_html_adf2dd00b328fea5e4cf785fc452edcbf"><div class="ttname"><a href="union_s_c_i_f_f_r_x___r_e_g.html#adf2dd00b328fea5e4cf785fc452edcbf">SCIFFRX_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:179</div></div>
<div class="ttc" id="struct_s_c_i_r_x_b_u_f___b_i_t_s_html_ad2631cf7cb2d2416642c781944964633"><div class="ttname"><a href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html#ad2631cf7cb2d2416642c781944964633">SCIRXBUF_BITS::RXDT</a></div><div class="ttdeci">Uint16 RXDT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:111</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_aae121f19b02db2864a6d2b56deea5041"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#aae121f19b02db2864a6d2b56deea5041">SCIFFRX_BITS::RXFFOVF</a></div><div class="ttdeci">Uint16 RXFFOVF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:174</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a3bf86ce470473e0229ea0ce6fdb59526"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a3bf86ce470473e0229ea0ce6fdb59526">SCI_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:209</div></div>
<div class="ttc" id="union_s_c_i_p_r_i___r_e_g_html_abf08bad99c6da8059f652b7fbe8063e4"><div class="ttname"><a href="union_s_c_i_p_r_i___r_e_g.html#abf08bad99c6da8059f652b7fbe8063e4">SCIPRI_REG::bit</a></div><div class="ttdeci">struct SCIPRI_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:136</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_aced19690707a651351d981abb21bf510"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aced19690707a651351d981abb21bf510">SCIRXST_BITS::FE</a></div><div class="ttdeci">Uint16 FE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:94</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_a04926a820c9486f52c09f3d90d9d76f2"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#a04926a820c9486f52c09f3d90d9d76f2">SCI_REGS::SCIFFRX</a></div><div class="ttdeci">union SCIFFRX_REG SCIFFRX</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:212</div></div>
<div class="ttc" id="struct_s_c_i___r_e_g_s_html_ad044f4e55fc52cd387a42ecc9fa6db60"><div class="ttname"><a href="struct_s_c_i___r_e_g_s.html#ad044f4e55fc52cd387a42ecc9fa6db60">SCI_REGS::SCILBAUD</a></div><div class="ttdeci">Uint16 SCILBAUD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:204</div></div>
<div class="ttc" id="struct_s_c_i_f_f_c_t___b_i_t_s_html_ae1972f624fbddcf5e1fe8be0b4161ef9"><div class="ttname"><a href="struct_s_c_i_f_f_c_t___b_i_t_s.html#ae1972f624fbddcf5e1fe8be0b4161ef9">SCIFFCT_BITS::CDC</a></div><div class="ttdeci">Uint16 CDC</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:187</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_a5905dc933eca9a6642fec892cd535c13"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#a5905dc933eca9a6642fec892cd535c13">SCICCR_BITS::SCICHAR</a></div><div class="ttdeci">Uint16 SCICHAR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:30</div></div>
<div class="ttc" id="struct_s_c_i_f_f_r_x___b_i_t_s_html_a7d1d1dbf7c40ada7de65f9a06f8f3f51"><div class="ttname"><a href="struct_s_c_i_f_f_r_x___b_i_t_s.html#a7d1d1dbf7c40ada7de65f9a06f8f3f51">SCIFFRX_BITS::RXFIFORESET</a></div><div class="ttdeci">Uint16 RXFIFORESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:172</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_a92ed676cd52a93dee1baeca8d12a7282"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a92ed676cd52a93dee1baeca8d12a7282">SCIFFTX_BITS::SCIRST</a></div><div class="ttdeci">Uint16 SCIRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:152</div></div>
<div class="ttc" id="struct_s_c_i_f_f_t_x___b_i_t_s_html_a75d59a05ddc31554684e69ffd7bb1a8a"><div class="ttname"><a href="struct_s_c_i_f_f_t_x___b_i_t_s.html#a75d59a05ddc31554684e69ffd7bb1a8a">SCIFFTX_BITS::TXFFIENA</a></div><div class="ttdeci">Uint16 TXFFIENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:146</div></div>
<div class="ttc" id="struct_s_c_i_c_t_l1___b_i_t_s_html_a13bf886b1b621f0e9ae312a24d849c76"><div class="ttname"><a href="struct_s_c_i_c_t_l1___b_i_t_s.html#a13bf886b1b621f0e9ae312a24d849c76">SCICTL1_BITS::RXENA</a></div><div class="ttdeci">Uint16 RXENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:50</div></div>
<div class="ttc" id="struct_s_c_i_c_c_r___b_i_t_s_html_a5b688e83f694986da71fc070f6368791"><div class="ttname"><a href="struct_s_c_i_c_c_r___b_i_t_s.html#a5b688e83f694986da71fc070f6368791">SCICCR_BITS::LOOPBKENA</a></div><div class="ttdeci">Uint16 LOOPBKENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:32</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_s_c_i_r_x_b_u_f___b_i_t_s_html"><div class="ttname"><a href="struct_s_c_i_r_x_b_u_f___b_i_t_s.html">SCIRXBUF_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:110</div></div>
<div class="ttc" id="union_s_c_i_c_t_l1___r_e_g_html"><div class="ttname"><a href="union_s_c_i_c_t_l1___r_e_g.html">SCICTL1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:61</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_aff0f70440e0c71c2de5fc2c937f11b83"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#aff0f70440e0c71c2de5fc2c937f11b83">SCIRXST_BITS::OE</a></div><div class="ttdeci">Uint16 OE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:93</div></div>
<div class="ttc" id="union_s_c_i_c_t_l2___r_e_g_html"><div class="ttname"><a href="union_s_c_i_c_t_l2___r_e_g.html">SCICTL2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:80</div></div>
<div class="ttc" id="struct_s_c_i_r_x_s_t___b_i_t_s_html_a924f49b75a354701a7b1aa0914b727dd"><div class="ttname"><a href="struct_s_c_i_r_x_s_t___b_i_t_s.html#a924f49b75a354701a7b1aa0914b727dd">SCIRXST_BITS::RXWAKE</a></div><div class="ttdeci">Uint16 RXWAKE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:91</div></div>
<div class="ttc" id="union_s_c_i_c_c_r___r_e_g_html_ace4f4ba6e7a13f1a9db20e6605a786bd"><div class="ttname"><a href="union_s_c_i_c_c_r___r_e_g.html#ace4f4ba6e7a13f1a9db20e6605a786bd">SCICCR_REG::bit</a></div><div class="ttdeci">struct SCICCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Sci.h:42</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
