Warning (10268): Verilog HDL information at UART_Tx.v(60): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v Line: 60
Info (10281): Verilog HDL Declaration information at UART_Tx.v(9): object "TX_LAUNCH" differs only in case from object "tx_launch" in the same scope File: C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v Line: 9
