@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":421:0:421:5|Register bit rx_parity_calc (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[1].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[2].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\hdl\sw_debounce.v":41:27:41:29|Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[3].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[3:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v":240:0:240:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":479:4:479:7|ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":479:4:479:7|ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":479:4:479:7|ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":775:0:776:0|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l_2 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":957:0:961:0|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":743:0:743:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl010l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1152:0:1155:0|Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl110l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0OO0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIlO1l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl011l[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO010l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAllO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO111l[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI010l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAlOOO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOOO1l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl1OO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI0O1l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAII11l[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOI10l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOOO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI110l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO110l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":831:0:831:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOl11l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAII10l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO1OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIOO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v":1026:0:1026:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0OO0[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOlO1l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.sDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.sDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.sDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.sDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[2\]\.mstctrl.trnscon.currTransIDReg[4] (in view view:work.caxi4interconnect_AddressController_Z3_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[1\]\.mstctrl.trnscon.currTransIDReg[5] (in view view:work.caxi4interconnect_AddressController_Z3_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[0\]\.mstctrl.trnscon.currTransIDReg[5] (in view view:work.caxi4interconnect_AddressController_Z3_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[0\]\.mstctrl.trnscon.currTransIDReg[4] (in view view:work.caxi4interconnect_AddressController_Z3_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\roundrobinarb.v":161:0:161:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.rrArb.rrArb.grantEnc[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.rrArb.rrArb.grant[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[2\]\.mstctrl.trnscon.currTransIDReg[4] (in view view:work.caxi4interconnect_AddressController_Z20_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[1\]\.mstctrl.trnscon.currTransIDReg[5] (in view view:work.caxi4interconnect_AddressController_Z20_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[0\]\.mstctrl.trnscon.currTransIDReg[5] (in view view:work.caxi4interconnect_AddressController_Z20_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Register bit mstctrlBlk\[0\]\.mstctrl.trnscon.currTransIDReg[4] (in view view:work.caxi4interconnect_AddressController_Z20_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\roundrobinarb.v":161:0:161:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.rrArb.rrArb.grantEnc[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.rrArb.rrArb.grant[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM genblk1\.DPRam.mem[9:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[13:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[59:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[7:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[62:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z61_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z61_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z61_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[49] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[48] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[47] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[46] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[45] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[44] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[43] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[42] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[41] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[30] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[29] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[28] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[27] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[26] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[25] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[24] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[23] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[22] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[21] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[20] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[19] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[11] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[10] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[9] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[49] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[48] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[47] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[46] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[45] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[44] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[43] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[42] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[41] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[30] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[29] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[28] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[27] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[26] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[25] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[24] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[23] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[22] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[21] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[20] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[19] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[11] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[10] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[9] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk4\.wrs.holdDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk4\.wrs.holdDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk4\.wrs.holdDat[38] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk4\.wrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[49] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[48] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[47] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[46] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[45] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[44] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[43] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[42] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[41] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[30] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[29] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[28] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[27] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[26] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[25] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[24] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[23] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[22] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[21] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[20] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[19] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[11] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[10] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[9] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[49] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[48] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[47] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[46] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[45] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[44] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[43] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[42] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[41] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[30] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[29] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[28] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[27] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[26] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[25] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[24] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[23] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[22] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[21] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[20] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[19] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[11] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[10] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[9] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk4\.wrs.sDat[40] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk4\.wrs.sDat[39] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk4\.wrs.sDat[38] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk4\.wrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[50] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[50] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[50] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[50] (in view view:work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[35:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrLenFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[31:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v":321:0:321:5|RAM CAXI4DMAl00OI.CAXI4DMAl100[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v":321:0:321:5|RAM CAXI4DMAl00OI.CAXI4DMAOO10[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1259:0:1259:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAI11OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1187:0:1187:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAO01OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1151:0:1151:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAIl1OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1043:0:1043:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAlI1OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v":2164:0:2164:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAI01II because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIO1II[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dscrptr_src_mux.v":1099:0:1099:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAIll0I because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl10OI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v":1480:0:1480:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAlIOll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAl10OI[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v":1444:0:1444:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAOIOll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAl10OI[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v":469:0:469:5|RAM CAXI4DMAlOI0I.CAXI4DMAIIO0l[9:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v":496:0:496:5|RAM CAXI4DMAlOI0I.CAXI4DMAOlO0l[101:14] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v":438:0:438:5|RAM CAXI4DMAlOI0I.CAXI4DMAlIO0l[165:102] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v":585:0:585:5|Register bit CAXI4DMAl10OI[4] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAllOIl_Z80_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v":1519:0:1519:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAII0ll is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v":1555:0:1555:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAlOl0l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v":1884:0:1884:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAOI00l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v":1483:0:1483:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAOOl0l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":641:0:641:5|Register bit CAXI4DMAl10OI[4] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z81_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":641:0:641:5|Register bit CAXI4DMAl10OI[3] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z81_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":1435:0:1435:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAO0l1l is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":1471:0:1471:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl0l1l is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":1399:0:1399:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAlO0ll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl10OI[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v":1363:0:1363:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAIll1l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|RAM CAXI4DMAI0I0l.CAXI4DMAO110[38:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOlIll_1s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_x_ctrl.v":581:0:581:5|Register bit CAXI4DMAO0I0l[8] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAOlIll_1s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_x_ctrl.v":581:0:581:5|Register bit CAXI4DMAO0I0l[7] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAOlIll_1s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_x_ctrl.v":581:0:581:5|Register bit CAXI4DMAO0I0l[6] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAOlIll_1s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":7409:0:7409:5|Register bit CAXI4DMAlIOl[1] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":7615:0:7615:5|Register bit CAXI4DMAIIlI[1] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":7378:0:7378:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAlI0I[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAlI0I[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":10820:0:10820:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAO11I[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAO11I[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":7651:0:7651:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAOllI[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAOllI[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[4] (in view view:work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[2] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[3] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[2] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[1] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[1] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\core_uart\core_uart_0\rtl\vlog\core\rx_async.v":124:0:124:5|Register bit samples[0] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Register bit APB_IOG_CTRL_SM.csr_reg[1] (in view view:work.IOG_IF_4s_36s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Register bit APB_IOG_CTRL_SM.csr_reg[0] (in view view:work.IOG_IF_4s_36s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Register bit APB_IOG_CTRL_SM.apb_iog_on (in view view:work.IOG_IF_4s_36s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[25] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[24] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[23] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[22] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[21] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[20] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[34] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[33] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[32] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[31] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[30] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[29] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[22] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[24] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[25] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[23] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[21] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[20] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[19] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[31] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[33] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[34] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[32] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[30] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[29] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[28] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Register bit visual_trn_compl_current[0] (in view view:work.TRN_COMPLETE_Z141_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.currTransIDReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[0].mstctrl.trnscon.currTransIDReg[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[0].mstctrl.trnscon.currTransIDReg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":194:0:194:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.currTransIDReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAUSER[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALOCK[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALOCK[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveASIZE[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveACACHE[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveACACHE[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveACACHE[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveACACHE[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAQOS[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAID[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAUSER[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALOCK[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALOCK[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveASIZE[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveACACHE[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveACACHE[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveACACHE[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveACACHE[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAQOS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\derr_slave.v":294:0:294:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.writeID[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.writeID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[77] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[76] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[75] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[74] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[76] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[77] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[75] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[74] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXIOutReg.AWREADY because it is equivalent to instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.holdDat[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[49] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[48] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[47] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[46] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[45] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[44] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[43] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[42] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[41] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[40] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[39] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[48] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[47] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[46] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[45] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[44] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[43] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[42] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[41] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[40] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[39] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[49] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sDat[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[49] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[48] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[47] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[46] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[45] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[43] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[42] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[41] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[40] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[39] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[44] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[49] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[41] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[48] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[47] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[46] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[45] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[44] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[43] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[42] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[40] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[39] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_PenableScheduler.PENABLE because it is equivalent to instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[6] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[18] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[17] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[16] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[15] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[14] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[13] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[12] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[10] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[8] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[7] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[31] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v":1579:0:1579:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[2].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[3].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[8] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[19] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[25] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[24] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[23] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[22] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[21] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[20] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[34] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[33] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[32] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[31] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[30] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[29] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[28] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[25] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[24] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[23] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[22] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[21] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[20] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[34] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[33] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[32] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[31] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[30] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[29] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_MOVE because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.current_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.holdDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.holdDat[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.latARSIZE[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.latARSIZE[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.latARSIZE[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.latARBURST[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":313:1:313:6|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCRd.lastTransLenRd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[6] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[7] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWSIZE[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWSIZE[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWSIZE[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWBURST[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWLEN[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWID[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWID[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWID[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.slvProtConv.genblk1.u_AXILtePC.SlvPCWr.latAWID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[18] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[27] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[19] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[28] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[27] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[18] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[19] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[28] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.sDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.sDat[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[22] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1085:3:1085:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[2].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1085:3:1085:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[3].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1085:3:1085:8|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.dfi_rddata_valid_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[10] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[11] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[3] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[4] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[7] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[8] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[9] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[5] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\sram_axi\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":508:5:508:10|Removing instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_aligned[6] because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddr_sc[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreahblite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[0].mstctrl.trnscon.genblk3[0].openTransVec[0][7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[0].mstctrl.trnscon.genblk3[0].openTransVec[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v":321:1:321:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[2].mstctrl.trnscon.genblk3[0].openTransVec[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[228] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[224]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[197] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[193]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[199] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[195]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[229] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[225]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[230] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[226]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[231] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[227]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[71] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[97] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[132] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[128]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[135] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[131]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[165] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[161]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[196] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[192]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[70] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[66]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[96] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[100]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[98] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[102]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[99] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[103]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[164] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[160]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[198] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[194]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[39] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[36] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[37] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[69] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[38] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":54:8:54:11|Removing instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0_dreg[0] because it is equivalent to instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_dreg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pf_ddr4_ss_ddrphy_blk\pf_ddr4_ss_ddrphy_blk.v":24238:21:24238:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pf_ddr4_ss_ddrphy_blk\pf_ddr4_ss_ddrphy_blk.v":24229:16:24229:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pf_ddr4_ss_ddrphy_blk\lane_3_iod_dqs\pf_ddr4_ss_ddrphy_blk_lane_3_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pf_ddr4_ss_ddrphy_blk\lane_3_iod_dm\pf_ddr4_ss_ddrphy_blk_lane_3_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pcie_init_monitor\pcie_init_monitor_0\pcie_init_monitor_pcie_init_monitor_0_pf_init_monitor.v":66:12:66:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\pcie_init_monitor\pcie_init_monitor_0\pcie_init_monitor_pcie_init_monitor_0_pf_init_monitor.v":44:53:44:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\som3_test_package\se216_som3\se216_som3_mpf100t_sources_w_ddr_w_fmc\component\work\osc_160mhz\osc_160mhz_0\osc_160mhz_osc_160mhz_0_pf_osc.v":15:17:15:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.TX_DQS_2.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.LANE_3_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.TX_DQS_1.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.LANE_2_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREDDR_TIP_INT_Z144_layer0|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (through [get_nets { CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[0] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[1] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[2] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[3] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[4] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[5] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[6] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[7] PCIe_EP_0.PCIex4_0.PCIE_1.WAKEREQ PCIe_EP_0.PCIex4_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (from [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (through [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":55:0:55:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":56:0:56:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":57:0:57:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":58:0:58:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":59:0:59:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":69:0:69:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":70:0:70:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"d:/som3_test_package/se216_som3/se216_som3_mpf100t_sources_w_ddr_w_fmc/designer/top/synthesis.fdc":71:0:71:0|Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
