/* Generated by Yosys 0.41+24 (git sha1 165791769, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os) */

module mult8(a_0, a_1, a_2, a_3, a_4, a_5, a_6, a_7, b_0, b_1, b_2, b_3, b_4, b_5, b_6, b_7, out_0, out_1, out_2, out_3, out_4
, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15);
  wire _0_;
  wire _1_;
  wire _2_;
  input a_0;
  wire a_0;
  input a_1;
  wire a_1;
  input a_2;
  wire a_2;
  input a_3;
  wire a_3;
  input a_4;
  wire a_4;
  input a_5;
  wire a_5;
  input a_6;
  wire a_6;
  input a_7;
  wire a_7;
  input b_0;
  wire b_0;
  input b_1;
  wire b_1;
  input b_2;
  wire b_2;
  input b_3;
  wire b_3;
  input b_4;
  wire b_4;
  input b_5;
  wire b_5;
  input b_6;
  wire b_6;
  input b_7;
  wire b_7;
  output out_0;
  wire out_0;
  output out_1;
  wire out_1;
  output out_10;
  wire out_10;
  output out_11;
  wire out_11;
  output out_12;
  wire out_12;
  output out_13;
  wire out_13;
  output out_14;
  wire out_14;
  output out_15;
  wire out_15;
  output out_2;
  wire out_2;
  output out_3;
  wire out_3;
  output out_4;
  wire out_4;
  output out_5;
  wire out_5;
  output out_6;
  wire out_6;
  output out_7;
  wire out_7;
  output out_8;
  wire out_8;
  output out_9;
  wire out_9;
  assign out_15 = 4'h8 >> { a_7, b_7 };
  assign _0_ = 1'h0;
  assign _1_ = 1'h1;
  assign _2_ = 1'hx;
  assign out_9 = _2_;
  assign out_8 = _2_;
  assign out_7 = _2_;
  assign out_6 = _2_;
  assign out_5 = _2_;
  assign out_4 = _2_;
  assign out_3 = _2_;
  assign out_2 = _2_;
  assign out_14 = _2_;
  assign out_13 = _2_;
  assign out_12 = _2_;
  assign out_11 = _2_;
  assign out_10 = _2_;
  assign out_1 = _2_;
  assign out_0 = _2_;
endmodule
