--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll1_inst/dcm_sp_inst/CLKIN
  Logical resource: pll1_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll1_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll1_inst/dcm_sp_inst/CLKIN
  Logical resource: pll1_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll1_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.385ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: pll1_inst/dcm_sp_inst/CLKFX
  Logical resource: pll1_inst/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: pll1_inst/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll1_inst_clkfx = PERIOD TIMEGRP "pll1_inst_clkfx" 
TS_sys_clk_pin * 1.3         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3167 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.172ns.
--------------------------------------------------------------------------------

Paths for end point vga_g_reg_1 (SLICE_X11Y11.C2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_0 (FF)
  Destination:          vga_g_reg_1 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_0 to vga_g_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_0
    SLICE_X10Y28.D3      net (fanout=18)       1.338   vga_dis_mode<0>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.C2      net (fanout=5)        0.549   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT21
                                                       vga_g_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.297ns logic, 4.484ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_1 (FF)
  Destination:          vga_g_reg_1 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_1 to vga_g_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_1
    SLICE_X10Y28.D4      net (fanout=17)       1.286   vga_dis_mode<1>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.C2      net (fanout=5)        0.549   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT21
                                                       vga_g_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.297ns logic, 4.432ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_3 (FF)
  Destination:          vga_g_reg_1 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.339ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.687 - 0.649)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_3 to vga_g_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.BMUX    Tshcko                0.535   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       vga_dis_mode_3
    SLICE_X10Y28.D2      net (fanout=11)       0.791   vga_dis_mode<3>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.C2      net (fanout=5)        0.549   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT21
                                                       vga_g_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (1.402ns logic, 3.937ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_g_reg_2 (SLICE_X11Y11.D3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_0 (FF)
  Destination:          vga_g_reg_2 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_0 to vga_g_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_0
    SLICE_X10Y28.D3      net (fanout=18)       1.338   vga_dis_mode<0>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.D3      net (fanout=5)        0.410   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT31
                                                       vga_g_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (1.297ns logic, 4.345ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_1 (FF)
  Destination:          vga_g_reg_2 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_1 to vga_g_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_1
    SLICE_X10Y28.D4      net (fanout=17)       1.286   vga_dis_mode<1>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.D3      net (fanout=5)        0.410   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT31
                                                       vga_g_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.297ns logic, 4.293ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_3 (FF)
  Destination:          vga_g_reg_2 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.200ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.687 - 0.649)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_3 to vga_g_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.BMUX    Tshcko                0.535   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       vga_dis_mode_3
    SLICE_X10Y28.D2      net (fanout=11)       0.791   vga_dis_mode<3>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y11.D3      net (fanout=5)        0.410   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y11.CLK     Tas                   0.373   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT31
                                                       vga_g_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.402ns logic, 3.798ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_g_reg_3 (SLICE_X11Y12.A6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_0 (FF)
  Destination:          vga_g_reg_3 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_0 to vga_g_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_0
    SLICE_X10Y28.D3      net (fanout=18)       1.338   vga_dis_mode<0>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y12.A6      net (fanout=5)        0.352   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y12.CLK     Tas                   0.373   vga_g_reg<5>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT41
                                                       vga_g_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.297ns logic, 4.287ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_1 (FF)
  Destination:          vga_g_reg_3 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_1 to vga_g_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.430   vga_dis_mode<1>
                                                       vga_dis_mode_1
    SLICE_X10Y28.D4      net (fanout=17)       1.286   vga_dis_mode<1>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y12.A6      net (fanout=5)        0.352   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y12.CLK     Tas                   0.373   vga_g_reg<5>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT41
                                                       vga_g_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.297ns logic, 4.235ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_dis_mode_3 (FF)
  Destination:          vga_g_reg_3 (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.142ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.689 - 0.649)
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 falling at 7.692ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_dis_mode_3 to vga_g_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.BMUX    Tshcko                0.535   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       vga_dis_mode_3
    SLICE_X10Y28.D2      net (fanout=11)       0.791   vga_dis_mode<3>
    SLICE_X10Y28.D       Tilo                  0.235   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A2      net (fanout=1)        2.597   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT121
    SLICE_X11Y11.A       Tilo                  0.259   vga_g_reg<2>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT122
    SLICE_X11Y12.A6      net (fanout=5)        0.352   Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT12
    SLICE_X11Y12.CLK     Tas                   0.373   vga_g_reg<5>
                                                       Mmux_vga_dis_mode[3]_PWR_1_o_wide_mux_55_OUT41
                                                       vga_g_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (1.402ns logic, 3.740ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll1_inst_clkfx = PERIOD TIMEGRP "pll1_inst_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vsync_r (SLICE_X14Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_r (FF)
  Destination:          vsync_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_r to vsync_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.200   vsync_r
                                                       vsync_r
    SLICE_X14Y11.A6      net (fanout=2)        0.028   vsync_r
    SLICE_X14Y11.CLK     Tah         (-Th)    -0.190   vsync_r
                                                       vsync_r_glue_set
                                                       vsync_r
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point hsync_r (SLICE_X15Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hsync_r (FF)
  Destination:          hsync_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hsync_r to hsync_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.198   hsync_r
                                                       hsync_r
    SLICE_X15Y27.A6      net (fanout=2)        0.028   hsync_r
    SLICE_X15Y27.CLK     Tah         (-Th)    -0.215   hsync_r
                                                       hsync_r_glue_set
                                                       hsync_r
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point vsync_de (SLICE_X15Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_de (FF)
  Destination:          vsync_de (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_OUT1 rising at 0.000ns
  Destination Clock:    CLK_OUT1 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_de to vsync_de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.AQ      Tcko                  0.198   vsync_de
                                                       vsync_de
    SLICE_X15Y11.A6      net (fanout=9)        0.036   vsync_de
    SLICE_X15Y11.CLK     Tah         (-Th)    -0.215   vsync_de
                                                       vsync_de_glue_set
                                                       vsync_de
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll1_inst_clkfx = PERIOD TIMEGRP "pll1_inst_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll1_inst/clkout1_buf/I0
  Logical resource: pll1_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: pll1_inst/clkfx
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: x_cnt<3>/CLK
  Logical resource: x_cnt_0/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: CLK_OUT1
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: x_cnt<3>/CLK
  Logical resource: x_cnt_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: CLK_OUT1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|     15.824ns|            0|            0|            0|         3167|
| TS_pll1_inst_clkfx            |     15.385ns|     12.172ns|          N/A|            0|            0|         3167|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_gclk      |    5.241|         |    6.086|    6.173|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3167 paths, 0 nets, and 568 connections

Design statistics:
   Minimum period:  12.172ns{1}   (Maximum frequency:  82.156MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 26 11:32:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



