/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.18
Hash     : 4dceb7b
Date     : Jul  1 2024
Type     : Engineering
Log Time   : Mon Jul  8 10:44:01 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: cycles[24].Q[0] (dffre clocked by clk)
Endpoint  : cycles[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[24].C[0] (dffre)                                0.890     0.890
cycles[24].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n72__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n72__.out[0] (.names)                        0.218     2.153
$abc$247253$new_new_n73__.in[0] (.names)                         0.890     3.044
$abc$247253$new_new_n73__.out[0] (.names)                        0.218     3.262
$abc$244720$li28_li28.in[1] (.names)                             0.890     4.152
$abc$244720$li28_li28.out[0] (.names)                            0.197     4.349
cycles[28].D[0] (dffre)                                0.890     5.239
data arrival time                                                          5.239

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[28].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.881


#Path 2
Startpoint: cycles[24].Q[0] (dffre clocked by clk)
Endpoint  : cycles[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[24].C[0] (dffre)                                0.890     0.890
cycles[24].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n72__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n72__.out[0] (.names)                        0.218     2.153
$abc$247253$new_new_n73__.in[0] (.names)                         0.890     3.044
$abc$247253$new_new_n73__.out[0] (.names)                        0.218     3.262
$abc$244720$li29_li29.in[1] (.names)                             0.890     4.152
$abc$244720$li29_li29.out[0] (.names)                            0.197     4.349
cycles[29].D[0] (dffre)                                0.890     5.239
data arrival time                                                          5.239

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[29].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.881


#Path 3
Startpoint: cycles[24].Q[0] (dffre clocked by clk)
Endpoint  : cycles[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[24].C[0] (dffre)                                0.890     0.890
cycles[24].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n72__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n72__.out[0] (.names)                        0.218     2.153
$abc$247253$new_new_n73__.in[0] (.names)                         0.890     3.044
$abc$247253$new_new_n73__.out[0] (.names)                        0.218     3.262
$abc$244720$li30_li30.in[1] (.names)                             0.890     4.152
$abc$244720$li30_li30.out[0] (.names)                            0.197     4.349
cycles[30].D[0] (dffre)                                0.890     5.239
data arrival time                                                          5.239

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[30].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.881


#Path 4
Startpoint: cycles[24].Q[0] (dffre clocked by clk)
Endpoint  : cycles[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[24].C[0] (dffre)                                0.890     0.890
cycles[24].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n72__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n72__.out[0] (.names)                        0.218     2.153
$abc$247253$new_new_n73__.in[0] (.names)                         0.890     3.044
$abc$247253$new_new_n73__.out[0] (.names)                        0.218     3.262
$abc$244720$li31_li31.in[1] (.names)                             0.890     4.152
$abc$244720$li31_li31.out[0] (.names)                            0.152     4.304
cycles[31].D[0] (dffre)                                0.890     5.194
data arrival time                                                          5.194

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[31].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.194
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.835


#Path 5
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li21_li21.in[0] (.names)                             0.890     4.061
$abc$244720$li21_li21.out[0] (.names)                            0.218     4.279
cycles[21].D[0] (dffre)                                0.890     5.169
data arrival time                                                          5.169

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[21].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.169
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.811


#Path 6
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li22_li22.in[1] (.names)                             0.890     4.061
$abc$244720$li22_li22.out[0] (.names)                            0.197     4.258
cycles[22].D[0] (dffre)                                0.890     5.148
data arrival time                                                          5.148

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[22].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.789


#Path 7
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li23_li23.in[1] (.names)                             0.890     4.061
$abc$244720$li23_li23.out[0] (.names)                            0.197     4.258
cycles[23].D[0] (dffre)                                0.890     5.148
data arrival time                                                          5.148

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[23].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.789


#Path 8
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li24_li24.in[1] (.names)                             0.890     4.061
$abc$244720$li24_li24.out[0] (.names)                            0.197     4.258
cycles[24].D[0] (dffre)                                0.890     5.148
data arrival time                                                          5.148

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[24].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.789


#Path 9
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li25_li25.in[1] (.names)                             0.890     4.061
$abc$244720$li25_li25.out[0] (.names)                            0.152     4.213
cycles[25].D[0] (dffre)                                0.890     5.103
data arrival time                                                          5.103

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[25].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.744


#Path 10
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li26_li26.in[2] (.names)                             0.890     4.061
$abc$244720$li26_li26.out[0] (.names)                            0.148     4.209
cycles[26].D[0] (dffre)                                0.890     5.099
data arrival time                                                          5.099

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[26].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.740


#Path 11
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$247253$new_new_n71__.in[0] (.names)                         0.890     2.998
$abc$247253$new_new_n71__.out[0] (.names)                        0.173     3.170
$abc$244720$li27_li27.in[2] (.names)                             0.890     4.061
$abc$244720$li27_li27.out[0] (.names)                            0.148     4.209
cycles[27].D[0] (dffre)                                0.890     5.099
data arrival time                                                          5.099

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[27].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.740


#Path 12
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li10_li10.in[1] (.names)                             0.890     2.998
$abc$244720$li10_li10.out[0] (.names)                            0.152     3.150
$abc$244720$li11_li11.in[2] (.names)                             0.890     4.040
$abc$244720$li11_li11.out[0] (.names)                            0.148     4.188
cycles[11].D[0] (dffre)                                0.890     5.078
data arrival time                                                          5.078

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[11].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.719


#Path 13
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : cycles[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[9].C[0] (dffre)                                 0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n69__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n69__.out[0] (.names)                        0.173     2.107
$abc$244720$li12_li12.in[1] (.names)                             0.890     2.998
$abc$244720$li12_li12.out[0] (.names)                            0.197     3.195
$abc$244720$li17_li17.in[5] (.names)                             0.890     4.085
$abc$244720$li17_li17.out[0] (.names)                            0.025     4.110
cycles[17].D[0] (dffre)                                0.890     5.001
data arrival time                                                          5.001

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[17].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -5.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.642


#Path 14
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li06_li06.in[0] (.names)                             0.890     2.998
$abc$244720$li06_li06.out[0] (.names)                            0.218     3.216
cycles[6].D[0] (dffre)                                 0.890     4.107
data arrival time                                                          4.107

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[6].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.748


#Path 15
Startpoint: cycles[15].Q[0] (dffre clocked by clk)
Endpoint  : cycles[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[15].C[0] (dffre)                                0.890     0.890
cycles[15].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n89__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n89__.out[0] (.names)                        0.218     2.153
$abc$244720$li16_li16.in[1] (.names)                             0.890     3.044
$abc$244720$li16_li16.out[0] (.names)                            0.152     3.195
cycles[16].D[0] (dffre)                                0.890     4.086
data arrival time                                                          4.086

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[16].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.727


#Path 16
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li08_li08.in[1] (.names)                             0.890     2.998
$abc$244720$li08_li08.out[0] (.names)                            0.197     3.195
cycles[8].D[0] (dffre)                                 0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[8].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 17
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li09_li09.in[1] (.names)                             0.890     2.998
$abc$244720$li09_li09.out[0] (.names)                            0.197     3.195
cycles[9].D[0] (dffre)                                 0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[9].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 18
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li07_li07.in[1] (.names)                             0.890     2.998
$abc$244720$li07_li07.out[0] (.names)                            0.197     3.195
cycles[7].D[0] (dffre)                                 0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[7].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 19
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : cycles[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[9].C[0] (dffre)                                 0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n69__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n69__.out[0] (.names)                        0.173     2.107
$abc$244720$li12_li12.in[1] (.names)                             0.890     2.998
$abc$244720$li12_li12.out[0] (.names)                            0.197     3.195
cycles[12].D[0] (dffre)                                0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[12].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 20
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : cycles[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[9].C[0] (dffre)                                 0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n69__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n69__.out[0] (.names)                        0.173     2.107
$abc$244720$li13_li13.in[1] (.names)                             0.890     2.998
$abc$244720$li13_li13.out[0] (.names)                            0.197     3.195
cycles[13].D[0] (dffre)                                0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[13].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 21
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$244720$li19_li19.in[1] (.names)                             0.890     2.998
$abc$244720$li19_li19.out[0] (.names)                            0.197     3.195
cycles[19].D[0] (dffre)                                0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[19].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 22
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : cycles[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[9].C[0] (dffre)                                 0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n69__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n69__.out[0] (.names)                        0.173     2.107
$abc$244720$li14_li14.in[1] (.names)                             0.890     2.998
$abc$244720$li14_li14.out[0] (.names)                            0.197     3.195
cycles[14].D[0] (dffre)                                0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[14].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 23
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$244720$li18_li18.in[1] (.names)                             0.890     2.998
$abc$244720$li18_li18.out[0] (.names)                            0.197     3.195
cycles[18].D[0] (dffre)                                0.890     4.085
data arrival time                                                          4.085

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[18].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.726


#Path 24
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : cycles[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[9].C[0] (dffre)                                 0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n69__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n69__.out[0] (.names)                        0.173     2.107
$abc$244720$li15_li15.in[1] (.names)                             0.890     2.998
$abc$244720$li15_li15.out[0] (.names)                            0.152     3.150
cycles[15].D[0] (dffre)                                0.890     4.040
data arrival time                                                          4.040

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[15].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 25
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : cycles[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[17].C[0] (dffre)                                0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.044
$abc$247253$new_new_n70__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n70__.out[0] (.names)                        0.173     2.107
$abc$244720$li20_li20.in[1] (.names)                             0.890     2.998
$abc$244720$li20_li20.out[0] (.names)                            0.152     3.150
cycles[20].D[0] (dffre)                                0.890     4.040
data arrival time                                                          4.040

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[20].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 26
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$247253$new_new_n68__.in[0] (.names)                         0.890     1.935
$abc$247253$new_new_n68__.out[0] (.names)                        0.173     2.107
$abc$244720$li10_li10.in[1] (.names)                             0.890     2.998
$abc$244720$li10_li10.out[0] (.names)                            0.152     3.150
cycles[10].D[0] (dffre)                                0.890     4.040
data arrival time                                                          4.040

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[10].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 27
Startpoint: cycles[3].Q[0] (dffre clocked by clk)
Endpoint  : cycles[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[3].C[0] (dffre)                                 0.890     0.890
cycles[3].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li03_li03.in[0] (.names)                             0.890     1.935
$abc$244720$li03_li03.out[0] (.names)                            0.218     2.153
cycles[3].D[0] (dffre)                                 0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[3].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 28
Startpoint: cycles[0].Q[0] (dffre clocked by clk)
Endpoint  : cycles[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[0].C[0] (dffre)                                 0.890     0.890
cycles[0].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li00_li00.in[0] (.names)                             0.890     1.935
$abc$244720$li00_li00.out[0] (.names)                            0.218     2.153
cycles[0].D[0] (dffre)                                 0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[0].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 29
Startpoint: cycles[1].Q[0] (dffre clocked by clk)
Endpoint  : cycles[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[1].C[0] (dffre)                                 0.890     0.890
cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li01_li01.in[0] (.names)                             0.890     1.935
$abc$244720$li01_li01.out[0] (.names)                            0.218     2.153
cycles[1].D[0] (dffre)                                 0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[1].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 30
Startpoint: cycles[2].Q[0] (dffre clocked by clk)
Endpoint  : cycles[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[2].C[0] (dffre)                                 0.890     0.890
cycles[2].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li02_li02.in[0] (.names)                             0.890     1.935
$abc$244720$li02_li02.out[0] (.names)                            0.218     2.153
cycles[2].D[0] (dffre)                                 0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[2].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 31
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : cycles[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[4].C[0] (dffre)                                 0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li04_li04.in[0] (.names)                             0.890     1.935
$abc$244720$li04_li04.out[0] (.names)                            0.218     2.153
cycles[4].D[0] (dffre)                                 0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[4].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 32
Startpoint: cycles[5].Q[0] (dffre clocked by clk)
Endpoint  : cycles[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
cycles[5].C[0] (dffre)                                 0.890     0.890
cycles[5].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$244720$li05_li05.in[0] (.names)                             0.890     1.935
$abc$244720$li05_li05.out[0] (.names)                            0.173     2.107
cycles[5].D[0] (dffre)                                 0.890     2.998
data arrival time                                                          2.998

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[5].C[0] (dffre)                                 0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -2.998
--------------------------------------------------------------------------------
slack (MET)                                                                0.361


#Path 33
Startpoint: cycles[16].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[16].C[0] (dffre)                                  0.890     0.890
cycles[16].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[16].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 34
Startpoint: cycles[17].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[17].C[0] (dffre)                                  0.890     0.890
cycles[17].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[17].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 35
Startpoint: cycles[18].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[18].C[0] (dffre)                                  0.890     0.890
cycles[18].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[18].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 36
Startpoint: cycles[19].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[19].C[0] (dffre)                                  0.890     0.890
cycles[19].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[19].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 37
Startpoint: cycles[20].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[20].C[0] (dffre)                                  0.890     0.890
cycles[20].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[20].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 38
Startpoint: cycles[21].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[21].C[0] (dffre)                                  0.890     0.890
cycles[21].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[21].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 39
Startpoint: cycles[22].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[22].C[0] (dffre)                                  0.890     0.890
cycles[22].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[22].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 40
Startpoint: cycles[23].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[23].C[0] (dffre)                                  0.890     0.890
cycles[23].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[23].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 41
Startpoint: cycles[24].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[24].C[0] (dffre)                                  0.890     0.890
cycles[24].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[24].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 42
Startpoint: cycles[25].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[25].C[0] (dffre)                                  0.890     0.890
cycles[25].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[25].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 43
Startpoint: cycles[26].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[26].C[0] (dffre)                                  0.890     0.890
cycles[26].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[26].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 44
Startpoint: cycles[27].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[27].C[0] (dffre)                                  0.890     0.890
cycles[27].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[27].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 45
Startpoint: cycles[28].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[28].C[0] (dffre)                                  0.890     0.890
cycles[28].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[28].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 46
Startpoint: cycles[29].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[29].C[0] (dffre)                                  0.890     0.890
cycles[29].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[29].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 47
Startpoint: cycles[30].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[30].C[0] (dffre)                                  0.890     0.890
cycles[30].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[30].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 48
Startpoint: cycles[31].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[31].C[0] (dffre)                                  0.890     0.890
cycles[31].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[31].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 49
Startpoint: cycles[14].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[14].C[0] (dffre)                                  0.890     0.890
cycles[14].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[14].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 50
Startpoint: cycles[15].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[15].C[0] (dffre)                                  0.890     0.890
cycles[15].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[15].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 51
Startpoint: cycles[0].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[0].C[0] (dffre)                                  0.890     0.890
cycles[0].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[0].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 52
Startpoint: cycles[1].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[1].C[0] (dffre)                                  0.890     0.890
cycles[1].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[1].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 53
Startpoint: cycles[2].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[2].C[0] (dffre)                                  0.890     0.890
cycles[2].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[2].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 54
Startpoint: cycles[3].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[3].C[0] (dffre)                                  0.890     0.890
cycles[3].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[3].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 55
Startpoint: cycles[4].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[4].C[0] (dffre)                                  0.890     0.890
cycles[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[4].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 56
Startpoint: cycles[5].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[5].C[0] (dffre)                                  0.890     0.890
cycles[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[5].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 57
Startpoint: cycles[6].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[6].C[0] (dffre)                                  0.890     0.890
cycles[6].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[6].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 58
Startpoint: cycles[8].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[8].C[0] (dffre)                                  0.890     0.890
cycles[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[8].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 59
Startpoint: cycles[9].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[9].C[0] (dffre)                                  0.890     0.890
cycles[9].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[9].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 60
Startpoint: cycles[10].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[10].C[0] (dffre)                                  0.890     0.890
cycles[10].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[10].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 61
Startpoint: cycles[11].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[11].C[0] (dffre)                                  0.890     0.890
cycles[11].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[11].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 62
Startpoint: cycles[12].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[12].C[0] (dffre)                                  0.890     0.890
cycles[12].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[12].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 63
Startpoint: cycles[13].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cycles[13].C[0] (dffre)                                  0.890     0.890
cycles[13].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[13].outpad[0] (.output)                       0.890     1.935
data arrival time                                                            1.935

clock clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -1.935
----------------------------------------------------------------------------------
slack (MET)                                                                  0.465


#Path 64
Startpoint: cycles[7].Q[0] (dffre clocked by clk)
Endpoint  : out:cycles[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                           0.000     0.000
cycles[7].C[0] (dffre)                                  0.890     0.890
cycles[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:cycles[7].outpad[0] (.output)                       0.890     1.935
data arrival time                                                           1.935

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -1.935
---------------------------------------------------------------------------------
slack (MET)                                                                 0.465


#Path 65
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[18].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[18].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[18].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 66
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[19].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[19].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[19].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 67
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[20].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[20].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[20].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 68
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[21].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[21].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[21].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 69
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[22].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[22].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[22].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 70
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[23].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[23].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[23].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 71
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[24].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[24].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[24].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 72
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[25].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[25].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[25].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 73
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[26].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[26].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[26].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 74
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[27].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[27].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[27].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 75
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[28].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[28].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[28].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 76
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[29].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[29].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[29].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 77
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[30].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[30].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[30].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 78
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[31].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[31].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[31].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 79
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[1].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[1].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[1].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 80
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : working.R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
working.R[0] (dffre)                                                                                                                                                                                                                                            0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
working.C[0] (dffre)                                                                                                                                                                                                                                            0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 81
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[17].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[17].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[17].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 82
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[16].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[16].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[16].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 83
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[15].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[15].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[15].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 84
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[14].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[14].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[14].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 85
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[13].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[13].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[13].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 86
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[12].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[12].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[12].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 87
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[11].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[11].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[11].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 88
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[10].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[10].R[0] (dffre)                                                                                                                                                                                                                               0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[10].C[0] (dffre)                                                                                                                                                                                                                               0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 89
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[9].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[9].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[9].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 90
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[8].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[8].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[8].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 91
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[7].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[7].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[7].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 92
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[6].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[6].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[6].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 93
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[5].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[5].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[5].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 94
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[4].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[4].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[4].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 95
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[3].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[3].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[3].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 96
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[2].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[2].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[2].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 97
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : cycles[0].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        0.890     0.990
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.218     1.209
cycles[0].R[0] (dffre)                                                                                                                                                                                                                                0.890     2.099
data arrival time                                                                                                                                                                                                                                                         2.099

clock clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
cycles[0].C[0] (dffre)                                                                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                                                                               0.000     3.390
cell setup time                                                                                                                                                                                                                                                -0.032     3.359
data required time                                                                                                                                                                                                                                                        3.359
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.359
data arrival time                                                                                                                                                                                                                                                        -2.099
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               1.260


#Path 98
Startpoint: working.Q[0] (dffre clocked by clk)
Endpoint  : cycles[14].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.890     0.890
working.Q[0] (dffre) [clock-to-output]                           0.154     1.044
cycles[14].E[0] (dffre)                                0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[14].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (MET)                                                                1.424


#Path 99
Startpoint: working.Q[0] (dffre clocked by clk)
Endpoint  : cycles[15].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.890     0.890
working.Q[0] (dffre) [clock-to-output]                           0.154     1.044
cycles[15].E[0] (dffre)                                0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[15].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (MET)                                                                1.424


#Path 100
Startpoint: working.Q[0] (dffre clocked by clk)
Endpoint  : cycles[13].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.890     0.890
working.Q[0] (dffre) [clock-to-output]                           0.154     1.044
cycles[13].E[0] (dffre)                                0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clk.inpad[0] (.input)                                          0.000     2.500
cycles[13].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (MET)                                                                1.424


#End of timing report
