Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6vlx240t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Sun Jan 31 01:46:24 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                    62 out of 301,440    1%
    Number used as Flip Flops:                  61
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                         85 out of 150,720    1%
    Number used as logic:                       82 out of 150,720    1%
      Number using O6 output only:              11
      Number using O5 output only:              52
      Number using O5 and O6:                   19
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  58,400    0%
    Number used exclusively as route-thrus:      3
      Number with same-slice register load:      1
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    30 out of  37,680    1%
  Number of LUT Flip Flop pairs used:           87
    Number with an unused Flip Flop:            26 out of      87   29%
    Number with an unused LUT:                   2 out of      87    2%
    Number of fully used LUT-FF pairs:          59 out of      87   67%
    Number of unique control sets:               7
    Number of slice register sites lost
      to control set restrictions:              42 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        38 out of     600    6%
    Number of LOCed IOBs:                       38 out of      38  100%
    IOB Flip Flops:                             16
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     416    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 8 out of     720    1%
    Number used as ILOGICE1s:                    8
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 8 out of     720    1%
    Number used as OLOGICE1s:                    8
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               1 out of      36    2%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.59

Peak Memory Usage:  794 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   39 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:368 - The signal <ADC_SPI_CLK_OBUF> is incomplete. The signal is not driven by any source pin in
   the design.
WARNING:PhysDesignRules:368 - The signal <ADC_SPI_CSB_OBUF> is incomplete. The signal is not driven by any source pin in
   the design.
WARNING:PhysDesignRules:368 - The signal <ADC_SPI_SDO_OBUF> is incomplete. The signal is not driven by any source pin in
   the design.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[0].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[0].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[1].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[1].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[2].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[2].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[3].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[3].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[4].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[4].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[5].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[5].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[6].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[6].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration on
   block:<adc_input[7].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration on
   block:<adc_input[7].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset
   value is not configured.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network switches<7> has no load.
INFO:LIT:395 - The above info message is repeated 109 more times for the
   following (max. 5 shown):
   switches<6>,
   switches<5>,
   switches<4>,
   switches<3>,
   switches<2>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
1641 block(s) removed
   2 block(s) optimized away
1762 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6" (LUT6_2) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low
_addr_i<1>" is loadless and has been removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low
_addr_i<0>" is loadless and has been removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i" is
loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i" (SFF)
removed.
   The signal "clock200_BUFG" is loadless and has been removed.
    Loadless block "clock200_BUFG" (CKBUF) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.normal_piperun" is loadless and has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_Pi
peRun_MuxCY_1/MUXCY_L_BUF" (BUF) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_Pi
peRun_MuxCY_1/O" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_Pi
peRun_MuxCY_1" (MUX) removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_witho
ut_dready" is loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_Pi
peRun_without_dready_LUT4" (ROM) removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mba
r_first" is loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mba
r_first" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_
o_MUX_4150_o" is loadless and has been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GN
D_12_o_MUX_4150_o13" (ROM) removed.
             The signal "adc_controller/N78" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GN
D_12_o_MUX_4150_o13_SW0" (ROM) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
(SFF) removed.
                 The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/sync_reset" is
loadless and has been removed.
                  Loadless block "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/sync_reset"
(FF) removed.
                   The signal "adc_controller/U0/ilmb_cntlr/Sl_Rdy_inv" is loadless and has been
removed.
                    Loadless block "adc_controller/U0/ilmb_cntlr/Sl_Rdy_inv1_INV_0" (BUF) removed.
                     The signal "adc_controller/U0/ilmb_cntlr/Sl_Rdy" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/ilmb_cntlr/Sl_Rdy" (SFF) removed.
                       The signal "adc_controller/U0/ilmb_cntlr/lmb_select" is loadless and has been
removed.
                        Loadless block "adc_controller/XST_VCC" (ONE) removed.
                       The signal "adc_controller/U0/ilmb_LMB_Rst" is loadless and has been removed.
                        Loadless block "adc_controller/U0/ilmb/POR_FF_I" (SFF) removed.
                         The signal "adc_controller/N1" is loadless and has been removed.
                          Loadless block "adc_controller/XST_GND" (ZERO) removed.
                         The signal "adc_controller/U0/LMB_Rst" is loadless and has been removed.
                          Loadless block "adc_controller/U0/LMB_Rst" (FF) removed.
                           The signal
"adc_controller/U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o"
is loadless and has been removed.
                            Loadless block
"adc_controller/U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o1"
(ROM) removed.
                             The signal "adc_controller/U0/filter_reset.reset_vec<1>" is loadless and has
been removed.
                              Loadless block "adc_controller/U0/filter_reset.reset_vec_1" (FF) removed.
                               The signal "adc_controller/U0/filter_reset.reset_vec<0>" is loadless and has
been removed.
                                Loadless block "adc_controller/U0/filter_reset.reset_vec_0" (FF) removed.
                             The signal "adc_controller/U0/filter_reset.reset_vec<2>" is loadless and has
been removed.
                              Loadless block "adc_controller/U0/filter_reset.reset_vec_2" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep" is
loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep"
(SFF) removed.
                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_
set" is loadless and has been removed.
                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_
set" (ROM) removed.
                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup"
is loadless and has been removed.
                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup"
(FF) removed.
                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rs
tpot" is loadless and has been removed.
                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rs
tpot" (ROM) removed.
                       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ"
is loadless and has been removed.
                        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ" (SFF)
removed.
                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2-In3" is loadless and has been removed.
                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2-In31" (ROM) removed.
                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd1" is loadless and has been removed.
                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd1" (SFF) removed.
                             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd1-In" is loadless and has been removed.
                              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd1-In1" (ROM) removed.
                               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2" is loadless and has been removed.
                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2" (SFF) removed.
                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2-In" is loadless and has been removed.
                                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e_FSM_FFd2-In1" (ROM) removed.
                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack<1>
" is loadless and has been removed.
                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1"
(SFF) removed.
                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_
glue_set" is loadless and has been removed.
                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_
glue_set" (ROM) removed.
                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_in
str_Address.old_IE_value" is loadless and has been removed.
                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_in
str_Address.old_IE_value" (SFF) removed.
                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt" is
loadless and has been removed.
                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I" (SFF) removed.
                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" is loadless
and has been removed.
                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" (ROM)
removed.
                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid" is
loadless and has been removed.
                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid" (SFF)
removed.
                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot"
is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_in
Hibit_EX_MUX_4104_o1" (ROM) removed.
                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX" is
loadless and has been removed.
*Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX" (FF)
removed.
* The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpo
t" is loadless and has been removed.
*  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpo
t" (ROM) removed.
*   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_
n" is loadless and has been removed.
*    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_
n" (SFF) removed.
*     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_
n_glue_rst" is loadless and has been removed.
*      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_
n_glue_rst" (ROM) removed.
*       The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.jump" is
loadless and has been removed.
*        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY3/MUXCY_L_BUF" (BUF) removed.
*         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY3/O" is loadless and has been removed.
*          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY3" (MUX) removed.
*           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2" is
loadless and has been removed.
*            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY2/MUXCY_L_BUF" (BUF) removed.
*             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY2/O" is loadless and has been removed.
*              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY2" (MUX) removed.
*               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI2" is
loadless and has been removed.
*                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force
_di2_LUT4" (ROM) removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N" is
loadless and has been removed.
*                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
_Val2_FDRSE" (SFF) removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
_Val2_FDRSE_glue_set" is loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
_Val2_FDRSE_glue_set" (ROM) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_n_i"
is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val2_
n_i11" (ROM) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<4>" is
loadless and has been removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<2>" is
loadless and has been removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<5>" is
loadless and has been removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.disable_Interrupts" is
loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_3/MUXCY_L_BUF" (BUF) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_3/O" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_3" (MUX) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II
" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_2/MUXCY_L_BUF" (BUF) removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_2/O" is loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_2" (MUX) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_I"
is loadless and has been removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_1/MUXCY_L_BUF" (BUF) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_1/O" is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.Take_Intr_MUXCY_1" (MUX) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Se
lect" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Se
lect1" (ROM) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Ph
ase" is loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Ph
ase" (SFF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable11" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable111" (ROM) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I" (SFF)
removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[6]_Select_92_o" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[6]_Select_92_o" (ROM) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_114_o<0>1" is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_114_o<0>11" (ROM) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<3>" is
loadless and has been removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<1>" is
loadless and has been removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>" is
loadless and has been removed.
*                                         The signal "adc_controller/N89" is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[6]_Select_92_o_SW1" (ROM) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<6>" is
loadless and has been removed.
*                                           The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>"
is loadless and has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_99_o" is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_99_o<0>1" (ROM) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm" (SFF)
removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_In
tr_Now_AND_112_o" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_In
tr_Now_AND_112_o1" (ROM) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/delay_slot_jump"
is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/delay_slot_jump1
" (ROM) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Se
lect_I" is loadless and has been removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Se
lect_I1" (ROM) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i"
(SFF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_At
omic_AND_167_o" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_At
omic_AND_167_o1" (ROM) removed.
*                                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I" (SFF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" is loadless
and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" (ROM)
removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I" (SFF)
removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_
o_MUX_4393_o" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GN
D_12_o_MUX_4393_o11" (ROM) removed.
*                                             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<2>"
is loadless and has been removed.
*                                             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<1>"
is loadless and has been removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable10" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable101" (ROM) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
(FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_r
stpot1" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_r
stpot1" (ROM) removed.
*                                             The signal "adc_controller/N101" is loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_r
stpot1_SW1" (ROM) removed.
*                                               The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<15>"
is loadless and has been removed.
*                                               The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<1>"
is loadless and has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst
_Values_II<28>" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmu
x_rst_Values_II11" (ROM) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I"
(SFF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_O
F[9]_MUX_4392_o" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_in
str_OF[9]_MUX_4392_o11" (ROM) removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<9>" is
loadless and has been removed.
*                                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.MTSMSR_Write"
is loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_ii1
" (ROM) removed.
*               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry1" is
loadless and has been removed.
*                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY/MUXCY_L_BUF" (BUF) removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY/O" is loadless and has been removed.
*                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY
_JUMP_CARRY" (MUX) removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI1" is
loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force
_di1_LUT3" (ROM) removed.
*                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg" is
loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI"
is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_R
eg_Neg_DI_FDRE" (SFF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI_i
" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg
_DI_i11" (ROM) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_115_o<0>1" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[0]_equal_115_o<0>11" (ROM) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>" is
loadless and has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<8>" is
loadless and has been removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_sl
ot_jump" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_sl
ot_jump1" (ROM) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1" is
loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
_Val1_FDRE" (SFF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1_i" is
loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val1_
i11" (ROM) removed.
*                   The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_zero" is
loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect" (MUX) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N" is
loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_T
est_Equal_N_FDRE" (SFF) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_N
_i" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Eq
ual_N_i11" (ROM) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<5>" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect" (MUX) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<4>" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect" (MUX) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<3>" is loadless and has been removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect" (MUX) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<2>" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect" (MUX) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<1>" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF" (BUF) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect/O" is loadless and has been
removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect" (MUX) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.zero_CI<0>" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Part_Of_Zero_Carry_Start/MUXCY_L_BUF" (BUF) removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Part_Of_Zero_Carry_Start/O" is loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Part_Of_Zero_Carry_Start" (MUX) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Part_Of_Zero_Carry_Start_rt" is loadless and has been removed.
*                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.Part_Of_Zero_Carry_Start_rt" (ROM) removed.
*                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal" is
loadless and has been removed.
**Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_T
est_Equal_FDSE" (SFF) removed.
** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_i
" is loadless and has been removed.
**  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Eq
ual_i11" (ROM) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<0>" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<0>1" (ROM) removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<30>" is
loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<31>" is
loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<1>" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<1>1" (ROM) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<24>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<25>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<26>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<27>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<28>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<29>" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<2>" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<2>1" (ROM) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<18>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<19>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<20>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<21>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<22>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<23>" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<3>" is loadless and has been removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<3>1" (ROM) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<12>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<13>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<14>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<15>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<16>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<17>" is
loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<4>" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<4>1" (ROM) removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<10>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<11>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<6>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<7>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<9>" is
loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<5>" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I
/Using_FPGA.nibble_Zero<5>1" (ROM) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<1>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<2>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<3>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<4>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<5>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF" (FF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_Reg" is loadless and
has been removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump1" is
loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force
_jump1_LUT3" (ROM) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S"
is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_R
eg_Neg_S_FDRE" (SFF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S_i"
is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg
_S_i11" (ROM) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1" is
loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
1_FDRE" (SFF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1_i" is
loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force1_i11"
(ROM) removed.
*               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump2" is
loadless and has been removed.
*                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force
_jump2_LUT4" (ROM) removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2" is
loadless and has been removed.
*                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force
2_FDRE" (SFF) removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2_i" is
loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force2_i11"
(ROM) removed.
*           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_carry3_sel"
is loadless and has been removed.
*            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_jump_carry3
_sel11" (ROM) removed.
*             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid" is
loadless and has been removed.
*              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.of_valid_FDR_I" (SFF) removed.
*               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/of_Valid_early" is loadless and has been removed.
*                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/of_Valid_early1" (ROM) removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.buffer_Addr_S_I<2>" is loadless and has been removed.
*                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I" (XOR) removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Addr_Carry<3>" is loadless and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L/O" is loadless and has been
removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L" (MUX) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady" is
loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean
_iReady_MuxCY/MUXCY_L_BUF" (BUF) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean
_iReady_MuxCY/O" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean
_iReady_MuxCY" (MUX) removed.
*                           The signal "adc_controller/U0/ilmb_Sl_Ready" is loadless and has been removed.
*                            Loadless block "adc_controller/U0/ilmb_cntlr/Sl_Ready_i1" (ROM) removed.
*                             The signal "adc_controller/U0/ilmb_cntlr/lmb_as" is loadless and has been
removed.
*                              Loadless block "adc_controller/U0/ilmb_cntlr/lmb_as" (SFF) removed.
*                               The signal "adc_controller/U0/ilmb_M_AddrStrobe" is loadless and has been
removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I1" (ROM)
removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2"
is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_2/MUXCY_L_BUF" (BUF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_2/O" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_2" (MUX) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry1"
is loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_1/MUXCY_L_BUF" (BUF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_1/O" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_1" (MUX) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/buffer_Full" is
loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Full_I1" (ROM) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>" is
loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].FDS_I" (SFF) removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.buffer_Addr_S_I<1>" is loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_XORCY_I" (XOR) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Addr_Carry<2>" is loadless and has been removed.
*                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
*                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L/O" is loadless and has been
removed.
**Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L" (MUX) removed.
** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Addr_Sum<2>" is loadless and has been removed.
**  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Mxor_buffer_Addr_Sum<2>_xo<0>1" (ROM) removed.
**   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<2>" is
loadless and has been removed.
**    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[2].FDS_I" (SFF) removed.
**     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/reset_Buffer_Addr" is loadless and has been removed.
**      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/reset_Buffer_Addr1" (ROM) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Addr_Sum<1>" is loadless and has been removed.
*                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Mxor_buffer_Addr_Sum<1>_xo<0>1" (ROM) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n" is
loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n1_INV_0"
(BUF) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
(SFF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_mbar_decode"
is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_mbar_decode1"
(ROM) removed.
*                                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<3>"
is loadless and has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss" is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss" (SFF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss_glue_set" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss_glue_set" (ROM) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean
_iReady_MuxCY_rt" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean
_iReady_MuxCY_rt" (ROM) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/buffer_Addr_Sum<3>" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Mxor_buffer_Addr_Sum<3>_xo<0>1" (ROM) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<3>" is
loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[3].FDS_I" (SFF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.buffer_Addr_S_I<3>" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_XORCY_I" (XOR) removed.
*       The signal "adc_controller/N83" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_
n_glue_rst_SW0" (ROM) removed.
*   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_
ce" is loadless and has been removed.
*    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_
ce" (ROM) removed.
*     The signal "adc_controller/N91" is loadless and has been removed.
*      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_
ce_SW0" (ROM) removed.
                                                 The signal "adc_controller/N93" is loadless and has been removed.
*Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_in
Hibit_EX_MUX_4104_o1_SW1" (ROM) removed.
                                                 The signal "adc_controller/U0/dlmb_LMB_Ready" is loadless and has been removed.
*Loadless block "adc_controller/U0/dlmb/Ready_ORing.i1" (ROM) removed.
* The signal "adc_controller/U0/iomodule_0/lmb_reg_read_Q" is loadless and has
been removed.
*  Loadless block "adc_controller/U0/iomodule_0/lmb_reg_read_Q" (FF) removed.
*   The signal "adc_controller/U0/iomodule_0/lmb_reg_read" is loadless and has been
removed.
*    Loadless block "adc_controller/U0/iomodule_0/lmb_reg_read" (FF) removed.
*     The signal
"adc_controller/U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o" is
loadless and has been removed.
*      Loadless block
"adc_controller/U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o1" (ROM)
removed.
*       The signal "adc_controller/U0/dlmb_M_ABus<1>" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
*         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<2>" is loadless and has been removed.
*          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<3>" is loadless and has been removed.
*              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<4>" is loadless and has been removed.
*                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<5>" is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<6>" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<7>" is loadless and has been removed.
*                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<8>" is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<9>" is loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<10>" is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<11>" is loadless and has been removed.
*                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
*                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
*                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
*                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<12>" is loadless and has been removed.
**Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<13>" is loadless and has been removed.
**    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<14>" is loadless and has been removed.
**        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<15>" is loadless and has been removed.
**            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<16>" is loadless and has been removed.
**                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<17>" is loadless and has been removed.
**                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<18>" is loadless and has been removed.
**                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<19>" is loadless and has been removed.
**                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<20>" is loadless and has been removed.
**                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<21>" is loadless and has been removed.
**                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<22>" is loadless and has been removed.
**                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<23>" is loadless and has been removed.
**                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
**                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
**                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
**                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<24>" is loadless and has been removed.
**                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
**                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
*** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
*** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<25>" is loadless and has been removed.
***  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<26>" is loadless and has been removed.
***      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<27>" is loadless and has been removed.
***          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<28>" is loadless and has been removed.
***              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<29>" is loadless and has been removed.
***                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<30>" is loadless and has been removed.
***                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<31>" is loadless and has been removed.
***                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
***                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
***                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX)
removed.
***                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
***                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<32>" is loadless and has been removed.
***                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.CarryIn_MUXCY/MUXCY_L_BUF" (BUF) removed.
***                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.CarryIn_MUXCY/O" is loadless and has been removed.
***                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.CarryIn_MUXCY" (MUX) removed.
***                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.EX_CarryIn_I" is loadless and has been removed.
***                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.MULT_AND_I" (AND) removed.
***                                   The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In" is
loadless and has been removed.
***                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_C
arry_FDRE" (SFF) removed.
***                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_II
" is loadless and has been removed.
***                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_
Carry_MUXCY/MUXCY_L_BUF" (BUF) removed.
***                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_
Carry_MUXCY/O" is loadless and has been removed.
***                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_
Carry_MUXCY" (MUX) removed.
***                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_I"
is loadless and has been removed.
***                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_C
arry_MUXCY/MUXCY_L_BUF" (BUF) removed.
***                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_C
arry_MUXCY/O" is loadless and has been removed.
***                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_C
arry_MUXCY" (MUX) removed.
***                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sub_Carry" is
loadless and has been removed.
***                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MULT_
AND_I" (AND) removed.
***                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II<1>" is
loadless and has been removed.
***                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II21
" (ROM) removed.
***                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II<0>" is
loadless and has been removed.
***                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II11
" (ROM) removed.
***                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry"
is loadless and has been removed.
***                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Corre
ct_Carry_MUXCY/MUXCY_L_BUF" (BUF) removed.
***                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Corre
ct_Carry_MUXCY/O" is loadless and has been removed.
***                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Corre
ct_Carry_MUXCY" (MUX) removed.
***                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/MSR_Carry" is
loadless and has been removed.
****Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_MSR_Carry11
" (ROM) removed.
**** The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.carry" is
loadless and has been removed.
****  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I" (SFF) removed.
****   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" is loadless
and has been removed.
****    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set" (ROM)
removed.
****     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
is loadless and has been removed.
****      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
(SFF) removed.
****       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_gl
ue_set" is loadless and has been removed.
****        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_gl
ue_set" (ROM) removed.
****         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_gl
ue_ce" is loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_gl
ue_ce" (ROM) removed.
****         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0918" is
loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0918" (ROM)
removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[25]_equal_70_o" is loadless and has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[25]_equal_70_o<25>1" (ROM) removed.
****             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<9>"
is loadless and has been removed.
****             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<10>"
is loadless and has been removed.
****           The signal "adc_controller/N12" is loadless and has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0918_SW0"
(ROM) removed.
****     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce" is loadless
and has been removed.
****      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Usi
ng_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce" (ROM)
removed.
****       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Write_Carry" is
loadless and has been removed.
****        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/lwx_swx_Write_Ca
rry_i1" (ROM) removed.
****         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i" is
loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i"
(SFF) removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1"
is loadless and has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I11
" (ROM) removed.
****             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready" is
loadless and has been removed.
****              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready" (SFF)
removed.
****               The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Carry"
is loadless and has been removed.
****                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_reserva
tion_AND_30_o1" (ROM) removed.
****                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I" is
loadless and has been removed.
****                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I" (SFF)
removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_22_o" is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_22_o1" (ROM) removed.
****                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<5>"
is loadless and has been removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_21_o1" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_21_o11" (ROM) removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable3" is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable31" (ROM) removed.
****                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation" is
loadless and has been removed.
****                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation"
(SFF) removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue
_set" is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue
_set" (ROM) removed.
****                     The signal "adc_controller/N105" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue
_set_SW0" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I" is
loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I" (SFF)
removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_21_o" is loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_O
F[21]_AND_21_o2" (ROM) removed.
****               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I_0
" is loadless and has been removed.
****                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I_0
1" (ROM) removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Ex
ception_AND_20_o" is loadless and has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Ex
ception_AND_20_o1" (ROM) removed.
****       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/op1_shift<29>" is loadless and has been removed.
****        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
****         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
****   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst
_Values_II<29>" is loadless and has been removed.
****    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmu
x_rst_Values_II21" (ROM) removed.
****     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry" is
loadless and has been removed.
****      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_C
arry_MUXCY/MUXCY_L_BUF" (BUF) removed.
****       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_C
arry_MUXCY/O" is loadless and has been removed.
****        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_C
arry_MUXCY" (MUX) removed.
****         The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low<1>" is
loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
****         The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Carry" is
loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF" (BUF)
removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/O" is loadless and
has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I" (MUX) removed.
****             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
****              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MULT_AND_I" (AND) removed.
****               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<0>" is
loadless and has been removed.
****                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
****                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
****                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1" (ROM) removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<0>"
is loadless and has been removed.
****                   The signal "adc_controller/N4" is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1_SW0" (ROM)
removed.
****                     The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<0>"
is loadless and has been removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<0>" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_0" (SFF) removed.
****                       The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr" is
loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Imm_Instr1"
(ROM) removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I12" is loadless
and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_In
tr_Now_Early_AND_179_o1" (ROM) removed.
****                   The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2"
is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward2_LUT4" (ROM) removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward2_1" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward2_LUT1" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
(SFF) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
(SFF) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<7>1" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<7>1"
(ROM) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<7>" is
loadless and has been removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward2_2" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward2_LUT2" (ROM) removed.
****                       The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<2>"
is loadless and has been removed.
****                       The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<3>"
is loadless and has been removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<2>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
(SFF) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<8>1" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<8>1"
(ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
(SFF) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<9>1" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<9>1"
(ROM) removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward2_3" is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward2_LUT3" (ROM) removed.
****                       The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<4>"
is loadless and has been removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
(SFF) removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S"
is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_LUT"
(ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid" is
loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid1_IN
V_0" (BUF) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing" (SFF)
removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable26" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable261" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/other_Write" is
loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/other_Write1"
(ROM) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg" (SFF)
removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_s
et" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_s
et" (ROM) removed.
****                             The signal "adc_controller/N99" is loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_s
et_SW0" (ROM) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_GN
D_12_o_MUX_4170_o11" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_GN
D_12_o_MUX_4170_o12" (ROM) removed.
****                                 The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<12>"
is loadless and has been removed.
****                                 The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<13>"
is loadless and has been removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_DIV_result
" is loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_DIV_result
" (SFF) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg1
" (ROM) removed.
****                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<0>"
is loadless and has been removed.
****                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel<1>"
is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
(SFF) removed.
****                       The signal "adc_controller/U0/dlmb_M_ABus<0>" is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.XOR_I" (XOR) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result" is loadless
and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/O" is loadless
and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I" (MUX) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
(SFF) removed.
****                               The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<14>"
is loadless and has been removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.alu_carry<1>" is loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF"
(BUF) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O" is loadless
and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I" (MUX) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/op2_is_1" is loadless and has been removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n1" (ROM)
removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
(SFF) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_O
F[31]_MUX_4230_o" is loadless and has been removed.
****                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_in
str_OF[31]_MUX_4230_o11" (ROM) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/op1_shift<0>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2" (ROM) removed.
****                           The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<0>" is
loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_O
P0_FDRE" (SFF) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I<0>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I11"
(ROM) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.alu_AddSub_1" is loadless
and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5" (ROM)
removed.
****                             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<1>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_O
P1_FDRE" (SFF) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I<1>" is
loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I21"
(ROM) removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<0>" is loadless and has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/msb" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Mmux_msb11" (ROM) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond<0>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0"
(SFF) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond<1>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1"
(SFF) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
is loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
(SFF) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/sext<0>" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/sext<0>21" (ROM) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16" (SFF)
removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_PWR_12_
o_MUX_4239_o" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_PW
R_12_o_MUX_4239_o11" (ROM) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8" (SFF)
removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_PWR_12_
o_MUX_4238_o" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_PW
R_12_o_MUX_4238_o11" (ROM) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<16>" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend" is
loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend"
(SFF) removed.
****                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue
_set" is loadless and has been removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue
_set" (ROM) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper<1>"
is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
(SFF) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper<0>"
is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
(SFF) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic"
(SFF) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take
_Intr_Now_AND_107_o" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take
_Intr_Now_AND_107_o1" (ROM) removed.
****                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend<0>" is loadless and
has been removed.
****                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend<0>1" (ROM) removed.
****                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
is loadless and has been removed.
****                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
(SFF) removed.
****                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_g
lue_set" is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_g
lue_set" (ROM) removed.
****                       The signal "adc_controller/U0/dlmb_LMB_ReadDBus<0>" is loadless and has been
removed.
****                        Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<0>1" (ROM) removed.
****                         The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<31>" is
loadless and has been removed.
****                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].
fdr_i" (SFF) removed.
****                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd" is
loadless and has been removed.
****                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd1" (ROM)
removed.
****                             The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<1>" is loadless and has been
removed.
****                              Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_1" (FF) removed.
****                               The signal "adc_controller/U0/dlmb_M_ABus<25>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                             The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<3>" is loadless and has been
removed.
****                              Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_3" (FF) removed.
****                               The signal "adc_controller/U0/dlmb_M_ABus<27>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                             The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<4>" is loadless and has been
removed.
****                              Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_4" (FF) removed.
****                               The signal "adc_controller/U0/dlmb_M_ABus<28>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                             The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<5>" is loadless and has been
removed.
****                              Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_5" (FF) removed.
****                               The signal "adc_controller/U0/dlmb_M_ABus<29>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                             The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<2>" is loadless and has been
removed.
****                              Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_2" (FF) removed.
****                               The signal "adc_controller/U0/dlmb_M_ABus<26>" is loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
****                         The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<31>" is
loadless and has been removed.
****                          Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_31"
(SFF) removed.
****                           The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_Read_inv"
is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_Read_inv1" (ROM)
removed.
****                         The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<31>" is
loadless and has been removed.
****                          Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_31"
(SFF) removed.
****                           The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv"
is loadless and has been removed.
****                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv1" (ROM)
removed.
****                         The signal "adc_controller/U0/dlmb_Sl_Ready<0>" is loadless and has been
removed.
****                          Loadless block "adc_controller/U0/dlmb_cntlr/Sl_Ready_i1" (ROM) removed.
****                           The signal "adc_controller/U0/dlmb_cntlr/Sl_Rdy" is loadless and has been
removed.
****                            Loadless block "adc_controller/U0/dlmb_cntlr/Sl_Rdy" (SFF) removed.
****                             The signal "adc_controller/U0/dlmb_cntlr/lmb_select" is loadless and has been
removed.
****                              Loadless block
"adc_controller/U0/dlmb_cntlr/lmb_mux_I/one_lmb.pselect_mask_lmb/CS<0>1_INV_0"
(BUF) removed.
****                             The signal "adc_controller/U0/dlmb_LMB_Rst" is loadless and has been removed.
****                              Loadless block "adc_controller/U0/dlmb/POR_FF_I" (SFF) removed.
****                           The signal "adc_controller/U0/dlmb_cntlr/lmb_as" is loadless and has been
removed.
****                            Loadless block "adc_controller/U0/dlmb_cntlr/lmb_as" (SFF) removed.
****                             The signal "adc_controller/U0/dlmb_M_AddrStrobe" is loadless and has been
removed.
****                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/D_AS1" (ROM)
removed.
****                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I" is
loadless and has been removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I" (FF)
removed.
****                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_rstpot"
is loadless and has been removed.
****                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_rstpot"
(ROM) removed.
****                         The signal "adc_controller/U0/dlmb_Sl_Ready<1>" is loadless and has been
removed.
****                          Loadless block "adc_controller/U0/iomodule_0/Sl_Ready1" (ROM) removed.
****                           The signal "adc_controller/U0/iomodule_0/lmb_reg_write" is loadless and has been
removed.
****                            Loadless block "adc_controller/U0/iomodule_0/lmb_reg_write" (FF) removed.
****                             The signal
"adc_controller/U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o" is
loadless and has been removed.
****                              Loadless block
"adc_controller/U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o1" (ROM)
removed.
****                               The signal "adc_controller/U0/dlmb_M_WriteStrobe" is loadless and has been
removed.
****                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_Strobe1"
(ROM) removed.
****                         The signal "adc_controller/U0/dlmb_port_BRAM_Din<0>" is loadless and has been
removed.
****                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel<0>"
is loadless and has been removed.
****                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
(SFF) removed.
****         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_C
arry_MUXCY_rt" is loadless and has been removed.
****          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_C
arry_MUXCY_rt" (ROM) removed.
****           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry
" is loadless and has been removed.
****            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry
" (SFF) removed.
****             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_INV_
44_o" is loadless and has been removed.
****              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_INV_
44_o1_INV_0" (BUF) removed.
***                                                 The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.write_Carry"
is loadless and has been removed.
****Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_S1
" (ROM) removed.
***                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_Se
lect" is loadless and has been removed.
***                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.I_cor
rect_Carry_Select" (ROM) removed.
***                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_ALU_Carry"
is loadless and has been removed.
***                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_ALU_Car
ry11" (ROM) removed.
***                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0915" is
loadless and has been removed.
***                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n09151_INV_0"
(BUF) removed.
***                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.control_carry" is loadless and has been removed.
***                                  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.No_Carry_Decoding.alu_carry_select_LUT" (ROM) removed.
***                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
***                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*** The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
**   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*                 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
*             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/alu_AddSub" is loadless and has been removed.
                                             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupt
s_I" is loadless and has been removed.
                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupt
s_I" (SFF) removed.
                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable28" is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverA
NDClockEnable281" (ROM) removed.
                                             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low<0>" is
loadless and has been removed.
                                              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
                                               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
                                           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst
_Values_II<30>" is loadless and has been removed.
                                            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmu
x_rst_Values_II31" (ROM) removed.
                                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cy
cle" is loadless and has been removed.
                                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cy
cle" (FF) removed.
                                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cy
cle_rstpot1" is loadless and has been removed.
                                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cy
cle_rstpot1" (ROM) removed.
                                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack<0>
" is loadless and has been removed.
                                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0"
(SFF) removed.
                                     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_
glue_set" is loadless and has been removed.
                                      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_
glue_set" (ROM) removed.
                                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0
><0>" is loadless and has been removed.
                                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<1>1" (ROM)
removed.
                                     The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1"
is loadless and has been removed.
                                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1" (SFF)
removed.
                                       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1_glue_set" is
loadless and has been removed.
                                        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1_glue_set"
(ROM) removed.
                                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1_glue_ce" is
loadless and has been removed.
                                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_1_glue_ce"
(ROM) removed.
                                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_a
ck" is loadless and has been removed.
                                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_a
ck" (SFF) removed.
                                             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_stat
e[1]_GND_4453_o_Mux_21_o" is loadless and has been removed.
                                              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast
_state[1]_GND_4453_o_Mux_21_o1" (ROM) removed.
                                               The signal "adc_controller/N2" is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast
_state[1]_GND_4453_o_Mux_21_o1_SW0" (ROM) removed.
                                               The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr<0>"
is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_0" (SFF)
removed.
                                                 The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0236"
is loadless and has been removed.
*Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0236<1>1" (ROM)
removed.
                                               The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr<1>"
is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_1" (SFF)
removed.
                                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0
><1>" is loadless and has been removed.
*Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.mux_
res<0>21" (ROM) removed.
* The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_2"
is loadless and has been removed.
*  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_2" (SFF)
removed.
*   The signal "adc_controller/U0/iomodule_0/intc_write_cier" is loadless and has
been removed.
*    Loadless block "adc_controller/U0/iomodule_0/Mmux_intc_write_cier11" (ROM)
removed.
*     The signal "adc_controller/U0/iomodule_0/lmb_abus_Q<0>" is loadless and has been
removed.
*      Loadless block "adc_controller/U0/iomodule_0/lmb_abus_Q_0" (FF) removed.
*       The signal "adc_controller/U0/dlmb_M_ABus<24>" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
*     The signal "adc_controller/U0/iomodule_0/GND_4402_o_lmb_reg_write_AND_345_o1" is
loadless and has been removed.
*      Loadless block
"adc_controller/U0/iomodule_0/GND_4402_o_lmb_reg_write_AND_345_o11" (ROM)
removed.
*   The signal "adc_controller/U0/iomodule_0/write_data<2>" is loadless and has been
removed.
*    Loadless block "adc_controller/U0/iomodule_0/write_data_2" (FF) removed.
*     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<29>" is
loadless and has been removed.
* The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2"
is loadless and has been removed.
*  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2" (SFF)
removed.
*   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2_glue_set" is
loadless and has been removed.
*    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2_glue_set"
(ROM) removed.
*     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2_glue_ce" is
loadless and has been removed.
*      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_2_glue_ce"
(ROM) removed.
*       The signal "adc_controller/U0/iomodule_0/intc_write_ciar" is loadless and has
been removed.
*        Loadless block "adc_controller/U0/iomodule_0/Mmux_intc_write_ciar11" (ROM)
removed.
*     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata_write" is loadless and has been removed.
*      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata_write" (FF) removed.
*       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit
_Position_GND_4436_o_MUX_4583_o" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_sto
p_Bit_Position_GND_4436_o_MUX_4583_o11" (ROM) removed.
*         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_P
oint" is loadless and has been removed.
*         The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/en_16x_baud" is
loadless and has been removed.
*         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<0>" is loadless and has been removed.
*          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_2"
(SFF) removed.
*           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1" is
loadless and has been removed.
*            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1"
(FF) removed.
*             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_1
18_o_MUX_4561_o" is loadless and has been removed.
*              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_
PWR_118_o_MUX_4561_o11" (ROM) removed.
*         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit
_Position" is loadless and has been removed.
*          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit
_Position" (FF) removed.
*           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit
_Position_rstpot" is loadless and has been removed.
*            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit
_Position_rstpot" (ROM) removed.
*             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<8>" is loadless and has been removed.
*              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[8].Rest_Bits.Others_I" (SFF) removed.
*               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<8>" is loadless and has been removed.
*                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<8>11" (ROM) removed.
*                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<7>" is loadless and has been removed.
*                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[7].Rest_Bits.Others_I" (SFF) removed.
*                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<7>" is loadless and has been removed.
*                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<7>11" (ROM) removed.
*                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<6>" is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[6].Rest_Bits.Others_I" (SFF) removed.
*                       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<6>" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<6>11" (ROM) removed.
*                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<5>" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[5].Rest_Bits.Others_I" (SFF) removed.
*                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<5>" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<5>11" (ROM) removed.
*                             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<4>" is loadless and has been removed.
*                              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[4].Rest_Bits.Others_I" (SFF) removed.
*                               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<4>" is loadless and has been removed.
*                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<4>11" (ROM) removed.
*                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<3>" is loadless and has been removed.
*                                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[3].Rest_Bits.Others_I" (SFF) removed.
*                                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<3>" is loadless and has been removed.
*                                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<3>11" (ROM) removed.
*                                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<2>" is loadless and has been removed.
*                                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[2].Rest_Bits.Others_I" (SFF) removed.
*                                       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<2>" is loadless and has been removed.
*                                        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<2>11" (ROM) removed.
*                                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_d
ata<1>" is loadless and has been removed.
*                                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_
Serial_To_Parallel[1].First_Bit.First_Bit_I" (SFF) removed.
*                                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_t
o_parallel<1>" is loadless and has been removed.
*                                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_ser
ial_to_parallel<1>11" (ROM) removed.
*                                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Star
t_Bit" is loadless and has been removed.
* The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_1"
is loadless and has been removed.
*  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_1" (SFF)
removed.
*   The signal "adc_controller/U0/iomodule_0/write_data<1>" is loadless and has been
removed.
*    Loadless block "adc_controller/U0/iomodule_0/write_data_1" (FF) removed.
*     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<30>" is
loadless and has been removed.
                                               The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_2"
is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_2" (SFF)
removed.
                                                 The signal "adc_controller/U0/iomodule_0/intc_write_cimr" is loadless and has
been removed.
*Loadless block "adc_controller/U0/iomodule_0/Mmux_intc_write_cimr11" (ROM)
removed.
* The signal "adc_controller/U0/iomodule_0/GND_4402_o_lmb_reg_write_AND_333_o1" is
loadless and has been removed.
*  Loadless block
"adc_controller/U0/iomodule_0/GND_4402_o_lmb_reg_write_AND_333_o11" (ROM)
removed.
                                               The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_1"
is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_1" (SFF)
removed.
                                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_
sent" is loadless and has been removed.
                                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_
sent" (FF) removed.
                                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_
sent_rstpot" is loadless and has been removed.
                                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_
sent_rstpot" (ROM) removed.
                                             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<
0>" is loadless and has been removed.
                                              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_
0" (SFF) removed.
                                               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_
Enable" is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I"
(SFF) removed.
                                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16"
is loadless and has been removed.
                                               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt<
0>" is loadless and has been removed.
                                                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
0].XORCY_I" (XOR) removed.
                                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<1
>" is loadless and has been removed.
*Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
* The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
1].Used_MuxCY.MUXCY_L_I/O" is loadless and has been removed.
*  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
1].Used_MuxCY.MUXCY_L_I" (MUX) removed.
*   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<
1>" is loadless and has been removed.
*    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_
1" (SFF) removed.
*     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt<
1>" is loadless and has been removed.
*      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
1].XORCY_I" (XOR) removed.
*       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<2
>" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
*         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
2].Used_MuxCY.MUXCY_L_I/O" is loadless and has been removed.
*          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
2].Used_MuxCY.MUXCY_L_I" (MUX) removed.
*           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel<
2>" is loadless and has been removed.
*            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_
2" (SFF) removed.
*             The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt<
2>" is loadless and has been removed.
*              Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[
2].XORCY_I" (XOR) removed.
*               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<3
>" is loadless and has been removed.
*                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<3
>1_INV_0" (BUF) removed.
*                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataB
its" is loadless and has been removed.
*                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataB
its" (FF) removed.
*                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataB
its_rstpot" is loadless and has been removed.
*                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataB
its_rstpot" (ROM) removed.
*                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start
" is loadless and has been removed.
*                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start
" (FF) removed.
*                       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start
_rstpot" is loadless and has been removed.
*                        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start
_rstpot" (ROM) removed.
*                         The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffe
r_empty_i" is loadless and has been removed.
*                          Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffe
r_empty_i" (SFF) removed.
*                           The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffe
r_empty_i_glue_rst" is loadless and has been removed.
*                            Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffe
r_empty_i_glue_rst" (ROM) removed.
*                             The signal "adc_controller/U0/iomodule_0/uart_tx_write" is loadless and has been
removed.
*                              Loadless block "adc_controller/U0/iomodule_0/Mmux_uart_tx_write11" (ROM)
removed.
*               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt<2>
" is loadless and has been removed.
*                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_C
nt<2>11_INV_0" (BUF) removed.
*       The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt<1>
" is loadless and has been removed.
*        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_C
nt<1>11_INV_0" (BUF) removed.
                                                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt<0>
" is loadless and has been removed.
*Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_C
nt<0>11_INV_0" (BUF) removed.
                                   The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<2>"
is loadless and has been removed.
                                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<2>1" (ROM)
removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i" is
loadless and has been removed.
                        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i" (FF)
removed.
                         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot"
is loadless and has been removed.
                          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot"
(ROM) removed.
                   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
is loadless and has been removed.
                    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
(SFF) removed.
             The signal "adc_controller/N95" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GN
D_12_o_MUX_4150_o13_SW2" (ROM) removed.
               The signal "adc_controller/N79" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GN
D_12_o_MUX_4150_o13_SW1" (ROM) removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_Selec
t" is loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_Pi
peRun_Select_LUT4" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n0242" is
loadless and has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n02421" (ROM)
removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i" is
loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i" (SFF)
removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_O
F[4]_equal_54_o" is loadless and has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_O
F[4]_equal_54_o1" (ROM) removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<16>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<17>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<19>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<20>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<21>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<22>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<23>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<24>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<25>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<27>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<28>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<29>"
is loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<10>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<10>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<10>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<9>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<10>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<10>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<10>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<10>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_10" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<10>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<10>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<21>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<21>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_21"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<21>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_21"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<10>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<11>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<11>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<11>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<11>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<11>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<11>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<11>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_11" (SFF) removed.
                 The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<11>"
is loadless and has been removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<11>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<11>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<20>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<20>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_20"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<20>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_20"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<11>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<12>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<12>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<12>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<12>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<12>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<12>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<12>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_12" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<12>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<12>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<19>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<19>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_19"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<19>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_19"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<12>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<13>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<13>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<13>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<13>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<13>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<13>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<13>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_13" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<13>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<13>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<18>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<18>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_18"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<18>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_18"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<13>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<14>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<14>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<14>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<14>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<14>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<14>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<14>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_14" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<14>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<14>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<17>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<17>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_17"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<17>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_17"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<14>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<15>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<15>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<15>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<15>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<15>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<15>
" is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<15>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_15" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<15>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<15>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<16>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<16>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_16"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<16>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_16"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<15>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<16>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<16>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<16>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/sext<0>1" is loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/sext<0>111" (ROM) removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<16>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N56" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<13>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_13" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f74" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_64" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<1
3>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_1
3" (FF) removed.
                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0301_inv" is
loadless and has been removed.
                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0301_inv1" (ROM)
removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<15>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_15" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<16>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<1
3>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1
3" (FF) removed.
                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0297_inv" is
loadless and has been removed.
                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0297_inv1" (ROM)
removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<1
3>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_1
3" (FF) removed.
                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0305_inv" is
loadless and has been removed.
                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0305_inv1" (ROM)
removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<1
3>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1
3" (FF) removed.
                     The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0309_inv" is
loadless and has been removed.
                      Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0309_inv1" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<16>
" is loadless and has been removed.
             The signal "adc_controller/N55" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
data_Read_Mask<16>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Mmux_data_Read_Mask<16>11" (ROM) removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
is loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
(SFF) removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_g
lue_set" is loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_g
lue_set" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<16>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<17>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<17>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<17>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<17>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N53" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<12>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_12" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f73" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_63" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<1
2>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_1
2" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<14>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_14" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<17>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<1
2>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1
2" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<1
2>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_1
2" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<1
2>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1
2" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<17>
" is loadless and has been removed.
             The signal "adc_controller/N52" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<17>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<18>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<18>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<18>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<18>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<18>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N50" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<11>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_11" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f72" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_62" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<1
1>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_1
1" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<13>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_13" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<18>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<1
1>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1
1" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<1
1>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_1
1" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<1
1>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1
1" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<18>
" is loadless and has been removed.
             The signal "adc_controller/N49" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<18>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<19>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<19>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<19>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<19>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N47" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<10>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_10" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f71" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_61" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<1
0>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_1
0" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<12>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_12" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<19>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<1
0>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1
0" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<1
0>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_1
0" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<1
0>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1
0" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<19>
" is loadless and has been removed.
             The signal "adc_controller/N46" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<19>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<1>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<1>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<1>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<1>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<1>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_1" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<1>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<1>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<30>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<30>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_30"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<30>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_30"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<1>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<20>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<20>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<20>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<20>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<20>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N44" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<9>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_9" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f713" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_613" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<9
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_9
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<11>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_11" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<20>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<9
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_9
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<9
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_9
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<9
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_9
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<20>
" is loadless and has been removed.
             The signal "adc_controller/N43" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<20>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<21>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<21>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<21>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<21>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<21>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N41" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<8>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_8" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f712" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_612" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<8
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_8
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<10>" is loadless and has
been removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_10" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<21>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<8
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_8
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<8
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_8
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<8
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_8
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<21>
" is loadless and has been removed.
             The signal "adc_controller/N40" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<21>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<22>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<22>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<22>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<22>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<22>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<6>"
is loadless and has been removed.
             The signal "adc_controller/N38" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<7>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_7" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f711" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_611" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<7
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_7
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<9>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_9" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<22>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<7
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_7
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<7
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_7
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<7
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_7
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<22>
" is loadless and has been removed.
             The signal "adc_controller/N37" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<22>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<23>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<23>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<23>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<23>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<23>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<7>"
is loadless and has been removed.
             The signal "adc_controller/N35" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<6>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_6" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f710" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_610" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<6
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_6
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<8>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_8" (FF) removed.
                       The signal "adc_controller/U0/dlmb_M_DBus<23>" is loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<6
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_6
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<6
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_6
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<6
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_6
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<23>
" is loadless and has been removed.
             The signal "adc_controller/N34" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<23>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<24>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<24>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<24>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<8>"
is loadless and has been removed.
             The signal "adc_controller/N59" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<5>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_5" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f79" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_69" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<5
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_5
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<7>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_7" (FF) removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<24>" is
loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<5
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_5
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<5
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_5
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<5
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_5
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<24>
" is loadless and has been removed.
             The signal "adc_controller/N58" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<24>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<25>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<25>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<25>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<25>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N62" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<4>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_4" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f78" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_68" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<4
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_4
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<6>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_6" (FF) removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<25>" is
loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<4
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_4
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<4
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_4
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<4
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_4
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<25>
" is loadless and has been removed.
             The signal "adc_controller/N61" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<25>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<26>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<26>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<26>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<26>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N74" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<3>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_3" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f77" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_67" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<3
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_3
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<5>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_5" (FF) removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<26>" is
loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<3
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_3
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<3
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_3
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<3
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_3
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<26>
" is loadless and has been removed.
             The signal "adc_controller/N73" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<26>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<27>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<27>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<27>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<27>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N71" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<2>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_2" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f76" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_66" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<2
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_2
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<4>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_4" (FF) removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<27>" is
loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<2
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_2
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<2
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_2
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<2
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_2
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<27>
" is loadless and has been removed.
             The signal "adc_controller/N70" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<27>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<28>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<28>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<28>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N68" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<1>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_1" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f75" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_65" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<1
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_1
" (FF) removed.
                     The signal "adc_controller/U0/iomodule_0/write_data<3>" is loadless and has been
removed.
                      Loadless block "adc_controller/U0/iomodule_0/write_data_3" (FF) removed.
                       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<28>" is
loadless and has been removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<1
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<1
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_1
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<1
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<28>
" is loadless and has been removed.
             The signal "adc_controller/N67" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<28>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<29>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<29>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<29>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal "adc_controller/N65" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I11_SW1" (ROM)
removed.
               The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i<0>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr
_i_0" (FF) removed.
                 The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_4_f7" is loadless and
has been removed.
                  Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civa
r_read_addr[3]_Using_Fast.civar[15][13]_wide_mux_49_OUT_6" (ROM) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2<0
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_2_0
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3<0
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_0
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1<0
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_1_0
" (FF) removed.
                   The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0<0
>" is loadless and has been removed.
                    Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_0
" (FF) removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<29>
" is loadless and has been removed.
             The signal "adc_controller/N64" is loadless and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I11_SW0" (ROM)
removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<29>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<2>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<2>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<2>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<2>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<2>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<2>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<2>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_2" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<2>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<2>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<29>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<29>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_29"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<29>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_29"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<2>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<30>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/alu_Result<30
>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<30>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<30>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<30>
" is loadless and has been removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<30>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<31>
" is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/alu_Result<31
>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<31>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<31>
" is loadless and has been removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read<31>" is
loadless and has been removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<3>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<3>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<3>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<3>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<3>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<3>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<3>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_3" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<3>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<3>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<28>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<28>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_28"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<28>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_28"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<3>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<4>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<4>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<4>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<4>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<4>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<4>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_4" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<4>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<4>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<27>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<27>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_27"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<27>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_27"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<4>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<5>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<5>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<5>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<5>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<5>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<5>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<5>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_5" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<5>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<5>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<26>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<26>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_26"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<26>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_26"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<5>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<6>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<6>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<6>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<6>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<6>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<6>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<6>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_6" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<6>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<6>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<25>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<25>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_25"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<25>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_25"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<6>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<7>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<7>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<7>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<7>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<7>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<7>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_7" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<7>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<7>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<24>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<24>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_24"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<24>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_24"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<7>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<8>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<8>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<8>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF" (SFF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I" is loadless and has
been removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<8>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<8>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<8>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_8" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<8>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<8>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<23>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<23>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_23"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<23>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_23"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<8>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
 The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<9>"
is loadless and has been removed.
  Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Result_MUXF5" (ROM) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/mul_ALU_Res" is loadless and has
been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Mul_ALU_Mux" (ROM) removed.
     The signal "adc_controller/U0/dlmb_M_ABus<9>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I" (XOR) removed.
   The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/data_Shift_Res" is loadless and
has been removed.
    Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/
Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Data_Shift_Mux" (ROM) removed.
     The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Shift_Logic_Result_basic<9>" is loadless and has been removed.
      Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_Logic_Mux" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/shift_Res" is loadless
and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_LUT" (ROM)
removed.
       The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/logic_Res_i" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_M
odule_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Logic_LUT" (ROM)
removed.
         The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<9>" is
loadless and has been removed.
          Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF" (FF) removed.
           The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I" is loadless and has
been removed.
            Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I12" (ROM)
removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<9>"
is loadless and has been removed.
             The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1" is loadless
and has been removed.
              Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I11" (ROM)
removed.
               The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg<9>" is loadless and has been removed.
                Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Size_17to32.imm_Reg_9" (SFF) removed.
     The signal "adc_controller/U0/dlmb_LMB_ReadDBus<9>" is loadless and has been
removed.
      Loadless block "adc_controller/U0/dlmb/DBus_Oring.Res<9>1" (ROM) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<22>" is
loadless and has been removed.
        Loadless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].
fdr_i" (SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<22>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_22"
(SFF) removed.
       The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<22>" is
loadless and has been removed.
        Loadless block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_22"
(SFF) removed.
       The signal "adc_controller/U0/dlmb_port_BRAM_Din<9>" is loadless and has been
removed.
Loadless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_N
M_BRK_FDRSE" (FF) removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<31>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<30>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<29>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<28>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<27>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<26>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<25>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<24>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<23>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<22>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<21>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<20>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<19>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<18>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<17>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<16>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<15>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<14>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<13>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<12>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<11>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<10>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<9>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<8>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<7>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<6>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<5>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<4>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<3>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<2>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<1>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<0>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<31>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<30>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<29>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<28>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<27>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<26>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<25>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<24>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<23>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<22>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<21>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<20>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<19>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<18>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<17>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<16>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<15>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<14>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<13>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<12>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<11>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<10>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<9>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<8>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<7>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<6>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<5>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<4>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<3>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<2>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<1>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i<0>" is
sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX" is
sourceless and has been removed.
The signal "adc_controller/UART_Interrupt" is sourceless and has been removed.
The signal "adc_controller/U0/dlmb_M_DBus<0>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_31" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<31>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_31" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_31" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<1>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_30" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<30>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_30" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_30" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<2>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_29" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<29>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_29" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_29" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<3>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_28" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<28>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_28" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_28" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<4>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_27" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<27>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_27" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_27" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<5>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_26" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<26>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_26" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_26" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<6>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_25" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<25>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_25" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_25" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<7>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_24" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<24>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_24" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_24" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<8>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_23" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<23>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_23" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_23" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<9>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_22" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<22>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_22" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_22" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<10>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_21" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<21>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_21" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_21" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<11>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_20" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<20>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_20" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_20" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<12>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_19" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<19>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_19" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_19" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<13>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_18" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<18>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_18" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_18" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<14>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_17" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<17>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_17" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_17" (SFF)
removed.
The signal "adc_controller/U0/dlmb_M_DBus<15>" is sourceless and has been
removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_16" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<16>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_16" (SFF)
removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_16" (SFF)
removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<31>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/iomodule_0/write_data_0" (FF) removed.
  The signal "adc_controller/U0/iomodule_0/write_data<0>" is sourceless and has
been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0" (SFF) removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0" (SFF) removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_7" (SFF) removed.
    The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<7>" is sourceless and has been removed.
     Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux
_6711" (ROM) removed.
      The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_67"
is sourceless and has been removed.
       Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_2
" (ROM) removed.
        The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_4567
" is sourceless and has been removed.
         Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUXF6_I"
(ROM) removed.
          The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_Out"
is sourceless and has been removed.
           Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_D
ata" (SFF) removed.
            The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_D
ata" is sourceless and has been removed.
             Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_t
x_Start_AND_367_o1" (ROM) removed.
              The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_t
x_Start_AND_367_o" is sourceless and has been removed.
               Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX"
(SFF) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<1>"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<2>"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<3>"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<4>"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<5>"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.shifts<6>"
is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/gpo1_write" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_2" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_8" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_9" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_10" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_11" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_12" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_13" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_14" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_15" (SFF)
removed.
The signal "adc_controller/U0/iomodule_0/gpo2_write" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_1" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_4" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_5" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_6" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_7" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_9" (SFF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_10" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_11" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_12" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_13" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_14" (SFF)
removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_15" (SFF)
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<15>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<16>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<16>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<14>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<17>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<17>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<13>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<18>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<18>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<12>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<19>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<19>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<11>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<20>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<20>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<10>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<21>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<21>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<9>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<22>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<22>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<8>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<23>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<23>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<7>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<24>_SW0" (ROM) removed.
  The signal "adc_controller/N32" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<24>" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<24>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<6>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<25>_SW0" (ROM) removed.
  The signal "adc_controller/N30" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<25>" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<25>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<5>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<26>_SW0" (ROM) removed.
  The signal "adc_controller/N28" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<26>" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<26>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<4>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<27>_SW0" (ROM) removed.
  The signal "adc_controller/N26" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<27>" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<27>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<3>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<28>_SW0" (ROM) removed.
  The signal "adc_controller/N24" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<28>" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<28>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<2>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<29>" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<29>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<1>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<30>" (ROM) removed.
  The signal "adc_controller/U0/dlmb_LMB_ReadDBus<30>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In<0>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.tmp_or_SW0" (ROM) removed.
  The signal "adc_controller/N18" is sourceless and has been removed.
   Sourceless block "adc_controller/U0/dlmb/DBus_Oring.tmp_or" (ROM) removed.
    The signal "adc_controller/U0/dlmb_LMB_ReadDBus<31>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<15>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<14>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<13>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<12>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<11>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<10>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<9>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<8>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<7>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<6>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<5>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<4>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<2>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<1>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<0>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<15>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<14>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<13>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<12>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<11>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<10>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<9>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<8>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<7>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<6>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<5>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<4>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<3>" is
sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<2>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<29>_SW0" (ROM) removed.
  The signal "adc_controller/N22" is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<1>" is
sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb/DBus_Oring.Res<30>_SW0" (ROM) removed.
  The signal "adc_controller/N20" is sourceless and has been removed.
The signal "adc_controller/U0/iomodule_0/IOModule_Core_I1/intc_cipr<0>" is
sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv"
is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_2" (SFF)
removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR<2>" is
sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_1" (SFF)
removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR<1>" is
sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_0123
" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_45"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_01"
is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_1
" (ROM) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_23"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<0>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux
_0111" (ROM) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<1>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<2>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux
_2311" (ROM) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<3>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<4>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux
_4511" (ROM) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<5>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t<6>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Ed
ge_Detected" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_
rstpot" (ROM) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_
rstpot" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running"
(FF) removed.
    The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running"
is sourceless and has been removed.
     Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_sta
rt_Edge_Detected_GND_4436_o_MUX_4566_o11" (ROM) removed.
      The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Ed
ge_Detected_GND_4436_o_MUX_4566_o" is sourceless and has been removed.
       Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Ed
ge_Detected" (FF) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle"
is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<7>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
7" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
7>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_
Data_inv" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
6" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
6>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
5" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
5>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
4" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
4>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
3" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
3>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
2" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
2>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
1" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
1>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_
0" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<
0>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<6>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<5>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<4>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<3>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<2>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<1>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i<0>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/frame_error" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_6" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status<6>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/frame_error_glue_set" (ROM) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/frame_error_glue_set" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/frame_error" (SFF) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_Read_inv" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_5" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status<5>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_3" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status<3>" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_0" (SFF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status<0>" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/overrun_error" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/overrun_error_glue_set" (ROM) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/overrun_error_glue_set" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/overrun_error" (SFF) removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/TX_Buffer_Empty_INV_250_o" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
exists_i" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
exists_i_rstpot" (ROM) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
exists_i_rstpot" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
exists_i" (FF) removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/error_interrupt_glue_set" (ROM) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/error_interrupt_glue_set" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/error_interrupt" (SFF) removed.
    The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/error_interrupt" is sourceless and has been removed.
     Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Interrupt1" (ROM) removed.
The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<4>"
is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward1_LUT3" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward1_3" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward1_LUT4" (ROM) removed.
    The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1"
is sourceless and has been removed.
The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_I"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<31>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<30>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<29>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<28>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<27>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<26>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<25>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<24>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<23>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<23>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<22>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<22>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<21>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<21>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<20>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<20>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<19>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<19>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<18>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<18>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<17>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<17>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<16>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<16>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<15>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<14>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<14>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<13>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<13>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<12>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<12>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<11>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<11>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<10>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<10>
" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<9>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<9>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<8>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<8>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<7>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<7>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<6>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<6>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<5>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<5>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<4>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<4>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<3>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<3>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<2>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<2>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<1>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<1>"
is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<0>" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<0>"
is sourceless and has been removed.
The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_SPR" is sourceless and
has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<16>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/LO" is sourceless and has
been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<17>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<17>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<18>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<18>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<19>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<19>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<20>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<20>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<21>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<21>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<22>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<22>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<23>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<23>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<24>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<24>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<25>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<25>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<26>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<26>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<27>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<27>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<28>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<28>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I" (ROM) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum" is sourceless and has been
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/XOR_X" (XOR) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_Sum" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux" (ROM) removed.
      The signal "adc_controller/U0/ilmb_M_ABus<29>" is sourceless and has been
removed.
       Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF" (SFF) removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X" (MUX) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X/O" is sourceless and has been
removed.
     Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
      The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Carry<29>" is sourceless and has been removed.
The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr" is
sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.pc_write_I" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Selec
t" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.OpSel1_SPR_MUXCY_1" (MUX) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.OpSel1_SPR_MUXCY_1/O" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using
_Breakable_Pipe.OpSel1_SPR_MUXCY_1/MUXCY_L_BUF" (BUF) removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Selec
t_1" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel
1_SPR_Select_LUT_4" (ROM) removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Selec
t_2_1" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Selec
t_2_2" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss_n" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_3" (MUX) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_3/O" is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_3/MUXCY_L_BUF" (BUF) removed.
    The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetc
h_MuxCY_3/LO" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward1_1" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_f
orward1_2" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_delay" is
sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Write1"
(ROM) removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<0>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<1>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<2>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<3>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<4>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<5>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<6>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<7>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<8>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<9>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<10>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<11>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<12>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<13>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<14>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<15>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<16>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<17>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<18>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<19>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<20>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<21>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<22>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<23>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<24>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<25>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<26>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<27>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<28>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<29>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<30>" is sourceless and has been
removed.
The signal "adc_controller/U0/ilmb_port_BRAM_Din<31>" is sourceless and has been
removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byt
e_selects<0>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byt
e_selects<1>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel
_Write_Mux_MSB<1>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel
_Write_Mux_MSB<0>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel
_LSB<1>" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel
_LSB<0>" is sourceless and has been removed.
The signal "adc_controller/U0/dlmb_M_BE<0>" is sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb_cntlr/lmb_we<0><0>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_port_BRAM_WEN<0>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_M_BE<1>" is sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb_cntlr/lmb_we<1><1>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_port_BRAM_WEN<1>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_M_BE<2>" is sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb_cntlr/lmb_we<2><2>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_port_BRAM_WEN<2>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_M_BE<3>" is sourceless and has been removed.
 Sourceless block "adc_controller/U0/dlmb_cntlr/lmb_we<3><3>1" (ROM) removed.
  The signal "adc_controller/U0/dlmb_port_BRAM_WEN<3>" is sourceless and has been
removed.
The signal "adc_controller/U0/iomodule_0/uart_status_read" is sourceless and has
been removed.
The signal "adc_controller/U0/iomodule_0/uart_rx_read" is sourceless and has
been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame
_Error" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous
_RX_GND_4436_o_MUX_4564_o" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous
_RX" (FF) removed.
  The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous
_RX" is sourceless and has been removed.
The signal
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_i
nv" is sourceless and has been removed.
The signal "adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC" is
sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op1_SPR11" (ROM)
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<23>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<22>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<21>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<20>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<19>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<18>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<17>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<16>" is sourceless and has been
removed.
The signal "adc_controller/N14" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1"
(ROM) removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<31>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<30>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<29>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<28>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<27>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<26>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<25>" is sourceless and has been
removed.
The signal "adc_controller/U0/dlmb_port_BRAM_Din<24>" is sourceless and has been
removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_gl
ue_set" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
(SFF) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
is sourceless and has been removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1" (ROM)
removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_gl
ue_set" (ROM) removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstp
ot1" is sourceless and has been removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I"
(FF) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I" is
sourceless and has been removed.
   Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstp
ot1" (ROM) removed.
The signal "adc_controller/N103" is sourceless and has been removed.
The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/O" is sourceless and has been
removed.
 Sourceless block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
  The signal
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/LO" is sourceless and has been
removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[15].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[11].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1/RAMB
36_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[9].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[8].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[7].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[6].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[5].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[3].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[2].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block
"adc_controller/U0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1/RAMB3
6_EXP" (RAMB36_EXP) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_0"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_10"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_11"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_12"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_13"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_14"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_15"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_3"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_4"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_5"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_6"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_7"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_8"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_9"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_0"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_1"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_10"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_11"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_12"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_13"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_14"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_15"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_2"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_3"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_4"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_5"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_6"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_7"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_8"
(SFF) removed.
Unused block "adc_controller/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_9"
(SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.SRL16E_n/Us
e_unisim.XIL_SRL16E_I1" (SRL16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.SRLC16E_1/U
se_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.The_Rest[1]
.SRLC16E_I/Use_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.The_Rest[2]
.SRLC16E_I/Use_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.The_Rest[3]
.SRLC16E_I/Use_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.The_Rest[4]
.SRLC16E_I/Use_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UA
RT_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/More_Than_Two.The_Rest[5]
.SRLC16E_I/Use_unisim.XIL_SRL16CE_I1" (SRLC16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/TX_Buffer_Empty_INV_250_o1_INV_0" (BUF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1
/UART_Status_Read_inv1" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16
/Use_unisim.XIL_SRL16E_I1" (SRL16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Star
t_Bit_SRL16/Use_unisim.XIL_SRL16E_I1" (SRL16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_pre
vious_RX_GND_4436_o_MUX_4564_o11" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame
_Error1" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_
Data_inv1" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_i
nv1" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle1
" (ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_0" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_1" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_2" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_3" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_4" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_5" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_6" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_
i_7" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SR
L16E/Use_unisim.XIL_SRL16E_I1" (SRL16E) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_0" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_1" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_2" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_3" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_4" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_5" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOu
t_6" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv1"
(ROM) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].
fdr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].f
dr_i" (SFF) removed.
Unused block
"adc_controller/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].f
dr_i" (SFF) removed.
Unused block "adc_controller/U0/iomodule_0/Mmux_gpo1_write11" (ROM) removed.
Unused block "adc_controller/U0/iomodule_0/Mmux_gpo2_write11" (ROM) removed.
Unused block "adc_controller/U0/iomodule_0/uart_rx_read1" (ROM) removed.
Unused block "adc_controller/U0/iomodule_0/uart_status_read1" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.FPGA_LUT6_Target.byte_selects_i_INST" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.FPGA_LUT6_Target.low_addr_i_INST" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.FPGA_LUT6_Target_BE.BYTE_0_1_I" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.FPGA_LUT6_Target_BE.BYTE_2_3_I" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[0].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[2].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[4].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[5].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[6].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/
FPGA_LUT6_Target.GEN_LOOP[7].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MS
B_I/FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_Read
Sel.READ_SEL_I" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1
.GEN4_LOOP[0].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1
.GEN4_LOOP[1].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1
.GEN4_LOOP[2].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1
.GEN4_LOOP[3].BYTESTEER_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Usi
ng_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_Writ
eSel.WRITE_MSB_SEL_I" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Ta
rget.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5" (LUT6_2)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MS
R.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_L
UT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_M
SR.Op1_LUT6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Selec
t_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LU
T6" (LUT6_2) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/U
sing_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
(SRL16E) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File
_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2"
(RAM32X1D) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1_
SW0" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Write1" (ROM)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L" (MUX) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_
I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1" (SRL16E)
removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Write1_SW0"
(ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel
1_SPR_Select_LUT_1" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel
1_SPR_Select_LUT_2" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel
1_SPR_Select_LUT_3" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward1_LUT1" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_F
orward1_LUT2" (ROM) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progre
ss_n1_INV_0" (BUF) removed.
Unused block
"adc_controller/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_delay"
(FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_SPI_CLK                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADC_SPI_CSB                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADC_SPI_SDI                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADC_SPI_SDO                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ML605_FPGA_RESET                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ML605_SystemClock_200MHz_n         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ML605_SystemClock_200MHz_p         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adc_clock_out_n                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| adc_clock_out_p                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| adc_data_in_n<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_n<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_data_in_p<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_data_in_p<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc_dco_in_n                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc_dco_in_p                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| led_C                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_N                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_S                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
