# Reading pref.tcl
# do Decoder2x4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE3/Verilog/2to4Decoder {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/Decoder2x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:38 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/Decoder2x4.v 
# -- Compiling module Decoder2x4
# 
# Top level modules:
# 	Decoder2x4
# End time: 12:44:39 on Sep 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE3/Verilog/2to4Decoder {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/tb_Decoder2x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:39 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/tb_Decoder2x4.v 
# -- Compiling module tb_Decoder2x4
# 
# Top level modules:
# 	tb_Decoder2x4
# End time: 12:44:39 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Decoder2x4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Decoder2x4 
# Start time: 12:44:39 on Sep 23,2023
# Loading work.tb_Decoder2x4
# Loading work.Decoder2x4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 2to4 Decoder Simulation
# Time =                    0 ns 	 Enable = 0 	 A = 00 	 D = 0000
# Time =                   10 ns 	 Enable = 0 	 A = 01 	 D = 0000
# Time =                   20 ns 	 Enable = 0 	 A = 10 	 D = 0000
# Time =                   30 ns 	 Enable = 0 	 A = 11 	 D = 0000
# Time =                   40 ns 	 Enable = 1 	 A = 00 	 D = 0001
# Time =                   50 ns 	 Enable = 1 	 A = 01 	 D = 0010
# Time =                   60 ns 	 Enable = 1 	 A = 10 	 D = 0100
# Time =                   70 ns 	 Enable = 1 	 A = 11 	 D = 1000
# ** Note: $stop    : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/tb_Decoder2x4.v(26)
#    Time: 80 ns  Iteration: 0  Instance: /tb_Decoder2x4
# Break in Module tb_Decoder2x4 at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE3/Verilog/2to4Decoder/tb_Decoder2x4.v line 26
# End time: 12:47:34 on Sep 23,2023, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
