============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Sun Apr  2 11:09:34 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  2.846903s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (46.7%)

RUN-1004 : used memory is 306 MB, reserved memory is 271 MB, peak memory is 306 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(97)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.544279s wall, 2.609375s user + 0.109375s system = 2.718750s CPU (76.7%)

RUN-1004 : used memory is 276 MB, reserved memory is 223 MB, peak memory is 460 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk" in ../rtl/CortexM0_SoC.v(97)
SYN-5014 WARNING: the net's pin: pin "SCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "HCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "FCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "DCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/CortexM0_SoC.v(76)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/Block_RAM.v(31)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(66)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(66)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(28)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(28)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(63)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/CortexM0_SoC.v(85)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 121 instances.
SYN-1015 : Optimize round 1, 1190 better
SYN-1014 : Optimize round 2
SYN-1032 : 21903/240 useful/useless nets, 21562/223 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 393 better
SYN-1014 : Optimize round 3
SYN-1032 : 21895/8 useful/useless nets, 21554/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18027/1986 useful/useless nets, 17869/1988 useful/useless insts
SYN-1017 : Remove 244 const input seq instances
SYN-1002 :     A32qw6_reg
SYN-1002 :     Aa2bx6_reg
SYN-1002 :     Aniax6_reg
SYN-1002 :     Arnpw6_reg
SYN-1002 :     Aujpw6_reg
SYN-1002 :     Auyax6_reg
SYN-1002 :     Avzax6_reg
SYN-1002 :     Aw4bx6_reg
SYN-1002 :     Awupw6_reg
SYN-1002 :     Az3bx6_reg
SYN-1002 :     B3gbx6_reg
SYN-1002 :     Bc3bx6_reg
SYN-1002 :     Bcabx6_reg
SYN-1002 :     Bciax6_reg
SYN-1002 :     Bfjpw6_reg
SYN-1002 :     C10bx6_reg
SYN-1002 :     C14bx6_reg
SYN-1002 :     C1wpw6_reg
SYN-1002 :     C30bx6_reg
SYN-1002 :     C37ax6_reg
SYN-1002 :     C3wpw6_reg
SYN-1002 :     C50bx6_reg
SYN-1002 :     C5gbx6_reg
SYN-1002 :     Cchax6_reg
SYN-1002 :     Cq7bx6_reg
SYN-1002 :     Cwyax6_reg
SYN-1002 :     Cxzax6_reg
SYN-1002 :     Cy4bx6_reg
SYN-1002 :     Czzax6_reg
SYN-1002 :     D12qw6_reg
SYN-1002 :     D70bx6_reg
SYN-1002 :     Daiax6_reg
SYN-1002 :     Drhax6_reg
SYN-1002 :     Dt1bx6_reg
SYN-1002 :     Dv2bx6_reg
SYN-1002 :     Dxvpw6_reg
SYN-1002 :     E05bx6_reg
SYN-1002 :     E34bx6_reg
SYN-1002 :     E90bx6_reg
SYN-1002 :     Eliax6_reg
SYN-1002 :     Elnpw6_reg
SYN-1002 :     Equpw6_reg
SYN-1002 :     Eyyax6_reg
SYN-1002 :     F17ax6_reg
SYN-1002 :     F26bx6_reg
SYN-1002 :     F9vpw6_reg
SYN-1002 :     Fahax6_reg
SYN-1002 :     Fb0bx6_reg
SYN-1002 :     Fc1bx6_reg
SYN-1002 :     Fe2bx6_reg
SYN-1002 :     Fnnpw6_reg
SYN-1002 :     G0zax6_reg
SYN-1002 :     G25bx6_reg
SYN-1002 :     G54bx6_reg
SYN-1002 :     Gd0bx6_reg
SYN-1002 :     Gihbx6_reg
SYN-1002 :     Gz6ax6_reg
SYN-1002 :     H4zax6_reg
SYN-1002 :     Hbgbx6_reg
SYN-1002 :     Hf0bx6_reg
SYN-1002 :     Hg3bx6_reg
SYN-1002 :     Hgrpw6_reg
SYN-1002 :     Hirpw6_reg
SYN-1002 :     Hphax6_reg
SYN-1002 :     I2zax6_reg
SYN-1002 :     I45bx6_reg
SYN-1002 :     I5xax6_reg
SYN-1002 :     I74bx6_reg
SYN-1002 :     I8hax6_reg
SYN-1002 :     I8lax6_reg
SYN-1002 :     Ih0bx6_reg
SYN-1002 :     Ijiax6_reg
SYN-1002 :     Ikhbx6_reg
SYN-1002 :     Irmpw6_reg
SYN-1002 :     J06bx6_reg
SYN-1002 :     J0iax6_reg
SYN-1002 :     J6zax6_reg
SYN-1002 :     Jckax6_reg
SYN-1002 :     Jdgbx6_reg
SYN-1002 :     Jgxpw6_reg
SYN-1002 :     Jj0bx6_reg
SYN-1002 :     Jx1bx6_reg
SYN-1002 :     Jz2bx6_reg
SYN-1002 :     K65bx6_reg
SYN-1002 :     K94bx6_reg
SYN-1002 :     Kl0bx6_reg
SYN-1002 :     Knhax6_reg
SYN-1002 :     Kojpw6_reg
SYN-1002 :     Kqhbx6_reg
SYN-1002 :     L1bbx6_reg
SYN-1002 :     L4lax6_reg
SYN-1002 :     L6hax6_reg
SYN-1002 :     L6lax6_reg
SYN-1002 :     L8zax6_reg
SYN-1002 :     Lerpw6_reg
SYN-1002 :     Lfgbx6_reg
SYN-1002 :     Lg1bx6_reg
SYN-1002 :     Li2bx6_reg
SYN-1002 :     Ln0bx6_reg
SYN-1002 :     Lp7ax6_reg
SYN-1002 :     Lqjpw6_reg
SYN-1002 :     Lr9bx6_reg
SYN-1002 :     M85bx6_reg
SYN-1002 :     Mb4bx6_reg
SYN-1002 :     Mfyax6_reg
SYN-1002 :     Mk3bx6_reg
SYN-1002 :     Mnmpw6_reg
SYN-1002 :     Mp0bx6_reg
SYN-1002 :     Ms5bx6_reg
SYN-1002 :     Muhbx6_reg
SYN-1002 :     Mw5bx6_reg
SYN-1002 :     N4kax6_reg
SYN-1002 :     N5bbx6_reg
SYN-1002 :     Nazax6_reg
SYN-1002 :     Nhgbx6_reg
SYN-1002 :     Nlhax6_reg
SYN-1002 :     Npypw6_reg
SYN-1002 :     Nr0bx6_reg
SYN-1002 :     Nt9bx6_reg
SYN-1002 :     Nv9bx6_reg
SYN-1002 :     Nxabx6_reg
SYN-1002 :     Nyhax6_reg
SYN-1002 :     Nyhpw6_reg
SYN-1002 :     O4hax6_reg
SYN-1002 :     Oa5bx6_reg
SYN-1002 :     Od4bx6_reg
SYN-1002 :     Ohyax6_reg
SYN-1002 :     Ot0bx6_reg
SYN-1002 :     Owhbx6_reg
SYN-1002 :     Oxkpw6_reg
SYN-1002 :     P0kax6_reg
SYN-1002 :     P12bx6_reg
SYN-1002 :     P14qw6_reg
SYN-1002 :     P33bx6_reg
SYN-1002 :     P5vpw6_reg
SYN-1002 :     P7bbx6_reg
SYN-1002 :     Pcrpw6_reg
SYN-1002 :     Pczax6_reg
SYN-1002 :     Pdyax6_reg
SYN-1002 :     Pjgbx6_reg
SYN-1002 :     Pv0bx6_reg
SYN-1002 :     Pz9bx6_reg
SYN-1002 :     Pzkpw6_reg
SYN-1002 :     Qf4bx6_reg
SYN-1002 :     Qhmpw6_reg
SYN-1002 :     Qijpw6_reg
SYN-1002 :     Qjhax6_reg
SYN-1002 :     Qjyax6_reg
SYN-1002 :     Qo3bx6_reg
SYN-1002 :     Qx0bx6_reg
SYN-1002 :     R1abx6_reg
SYN-1002 :     R2hax6_reg
SYN-1002 :     R3vpw6_reg
SYN-1002 :     R9yax6_reg
SYN-1002 :     Rezax6_reg
SYN-1002 :     Rijbx6_reg
SYN-1002 :     Rk1bx6_reg
SYN-1002 :     Rlgbx6_reg
SYN-1002 :     Rm2bx6_reg
SYN-1002 :     Rwhax6_reg
SYN-1002 :     Rwjax6_reg
SYN-1002 :     Rz0bx6_reg
SYN-1002 :     S0kbx6_reg
SYN-1002 :     S3mpw6_reg
SYN-1002 :     S4kbx6_reg
SYN-1002 :     S7mpw6_reg
SYN-1002 :     Sh4bx6_reg
SYN-1002 :     Skjax6_reg
SYN-1002 :     Slyax6_reg
SYN-1002 :     Sn4bx6_reg
SYN-1002 :     Sojax6_reg
SYN-1002 :     Ssjax6_reg
SYN-1002 :     Sz3qw6_reg
SYN-1002 :     T1vpw6_reg
SYN-1002 :     T2kbx6_reg
SYN-1002 :     T3abx6_reg
SYN-1002 :     T8kbx6_reg
SYN-1002 :     Tajax6_reg
SYN-1002 :     Tcipw6_reg
SYN-1002 :     Tgzax6_reg
SYN-1002 :     Thhax6_reg
SYN-1002 :     Tkjbx6_reg
SYN-1002 :     Tl4bx6_reg
SYN-1002 :     Tngbx6_reg
SYN-1002 :     U0hax6_reg
SYN-1002 :     U31bx6_reg
SYN-1002 :     U8jax6_reg
SYN-1002 :     U9ypw6_reg
SYN-1002 :     Ufopw6_reg
SYN-1002 :     Uizax6_reg
SYN-1002 :     Uj4bx6_reg
SYN-1002 :     Unyax6_reg
SYN-1002 :     Up4bx6_reg
SYN-1002 :     Us3bx6_reg
SYN-1002 :     Usipw6_reg
SYN-1002 :     V52bx6_reg
SYN-1002 :     V5abx6_reg
SYN-1002 :     V73bx6_reg
SYN-1002 :     Vbkpw6_reg
SYN-1002 :     Vbspw6_reg
SYN-1002 :     Vkzax6_reg
SYN-1002 :     Vpgbx6_reg
SYN-1002 :     Vuhax6_reg
SYN-1002 :     Vygax6_reg
SYN-1002 :     Vzjpw6_reg
SYN-1002 :     Vzupw6_reg
SYN-1002 :     W4jax6_reg
SYN-1002 :     W5ypw6_reg
SYN-1002 :     Wfhax6_reg
SYN-1002 :     Wfspw6_reg
SYN-1002 :     Wgipw6_reg
SYN-1002 :     Wkipw6_reg
SYN-1002 :     Wmzax6_reg
SYN-1002 :     Wpyax6_reg
SYN-1002 :     Wr4bx6_reg
SYN-1002 :     Wu3bx6_reg
SYN-1002 :     X5ibx6_reg
SYN-1002 :     X5upw6_reg
SYN-1002 :     X7abx6_reg
SYN-1002 :     X7ypw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1002 :     Xfiax6_reg
SYN-1002 :     Xo1bx6_reg
SYN-1002 :     Xozax6_reg
SYN-1002 :     Xq2bx6_reg
SYN-1002 :     Xxupw6_reg
SYN-1002 :     Y0gbx6_reg
SYN-1002 :     Ydopw6_reg
SYN-1002 :     Yqzax6_reg
SYN-1002 :     Yryax6_reg
SYN-1002 :     Yt4bx6_reg
SYN-1002 :     Yvjpw6_reg
SYN-1002 :     Yw3bx6_reg
SYN-1002 :     Yxrpw6_reg
SYN-1002 :     Yzspw6_reg
SYN-1002 :     Z71bx6_reg
SYN-1002 :     Z9abx6_reg
SYN-1002 :     Zdhax6_reg
SYN-1002 :     Zdiax6_reg
SYN-1002 :     Zdtpw6_reg
SYN-1002 :     Zshax6_reg
SYN-1002 :     Zszax6_reg
SYN-1002 :     Ztupw6_reg
SYN-1002 :     T0ipw6_reg
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 702 mux instances.
SYN-1016 : Merged 7544 instances.
SYN-1015 : Optimize round 1, 15791 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 48 inv instances.
SYN-1032 : 834/2141 useful/useless nets, 829/1144 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 8780 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 791/31 useful/useless nets, 787/17 useful/useless insts
SYN-1015 : Optimize round 3, 39 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 793/6 useful/useless nets, 785/6 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  3.071130s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (80.4%)

RUN-1004 : used memory is 360 MB, reserved memory is 309 MB, peak memory is 460 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates              780
  #and                    335
  #nand                     0
  #or                      77
  #nor                      0
  #xor                      4
  #xnor                     0
  #buf                      0
  #not                    294
  #bufif1                   1
  #MX21                    10
  #FADD                     0
  #DFF                     59
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |721    |59     |0      |
|  u_logic |cortexm0ds_logic |720    |59     |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.111467s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (99.8%)

RUN-1004 : used memory is 387 MB, reserved memory is 337 MB, peak memory is 460 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 808/1 useful/useless nets, 801/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 160 (3.86), #lev = 5 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 156 (3.94), #lev = 5 (4.28)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 383.35 sec
SYN-3001 : Mapper mapped 720 instances into 156 LUTs, name keeping = 55%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               156
  #lut4                   107
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      156   out of  19600    0.80%
#reg                       59   out of  19600    0.30%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |156    |0      |59     |0      |0      |
|  u_logic |cortexm0ds_logic |156    |0      |59     |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 59 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  2.056781s wall, 0.562500s user + 0.125000s system = 0.687500s CPU (33.4%)

RUN-1004 : used memory is 395 MB, reserved memory is 341 MB, peak memory is 460 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.191986s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (104.9%)

RUN-1004 : used memory is 394 MB, reserved memory is 341 MB, peak memory is 460 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 234 instances
RUN-1001 : 156 luts, 59 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 133 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 232 instances, 156 luts, 59 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66726.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 232.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 44166.2, overlap = 0
PHY-3002 : Step(2): len = 30156.3, overlap = 0
PHY-3002 : Step(3): len = 20305.6, overlap = 0
PHY-3002 : Step(4): len = 14493.2, overlap = 0
PHY-3002 : Step(5): len = 10946.6, overlap = 0
PHY-3002 : Step(6): len = 9116.4, overlap = 0
PHY-3002 : Step(7): len = 6990.2, overlap = 0
PHY-3002 : Step(8): len = 5715.7, overlap = 0
PHY-3002 : Step(9): len = 4592, overlap = 0
PHY-3002 : Step(10): len = 4066.5, overlap = 0
PHY-3002 : Step(11): len = 4062.8, overlap = 0
PHY-3002 : Step(12): len = 3484, overlap = 0
PHY-3002 : Step(13): len = 3484.8, overlap = 0
PHY-3002 : Step(14): len = 3475.4, overlap = 0
PHY-3002 : Step(15): len = 2910.1, overlap = 0
PHY-3002 : Step(16): len = 2910.1, overlap = 0
PHY-3002 : Step(17): len = 2592, overlap = 0
PHY-3002 : Step(18): len = 2592, overlap = 0
PHY-3002 : Step(19): len = 2521, overlap = 0
PHY-3002 : Step(20): len = 2521, overlap = 0
PHY-3002 : Step(21): len = 2352, overlap = 0
PHY-3002 : Step(22): len = 2352, overlap = 0
PHY-3002 : Step(23): len = 2393.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.225918s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 2211.6, overlap = 4.28125
PHY-3002 : Step(25): len = 2211.6, overlap = 4.28125
PHY-3002 : Step(26): len = 2239.8, overlap = 4.28125
PHY-3002 : Step(27): len = 2239.8, overlap = 4.28125
PHY-3002 : Step(28): len = 2122.9, overlap = 4.28125
PHY-3002 : Step(29): len = 2122.9, overlap = 4.28125
PHY-3002 : Step(30): len = 2133, overlap = 4.28125
PHY-3002 : Step(31): len = 2133, overlap = 4.28125
PHY-3002 : Step(32): len = 2056.9, overlap = 4.28125
PHY-3002 : Step(33): len = 2056.9, overlap = 4.28125
PHY-3002 : Step(34): len = 2085.9, overlap = 4.28125
PHY-3002 : Step(35): len = 2085.9, overlap = 4.28125
PHY-3002 : Step(36): len = 1969.8, overlap = 4.28125
PHY-3002 : Step(37): len = 1969.8, overlap = 4.28125
PHY-3002 : Step(38): len = 1978, overlap = 4.28125
PHY-3002 : Step(39): len = 1978, overlap = 4.28125
PHY-3002 : Step(40): len = 1890.2, overlap = 4.28125
PHY-3002 : Step(41): len = 1890.2, overlap = 4.28125
PHY-3002 : Step(42): len = 1902.3, overlap = 4.28125
PHY-3002 : Step(43): len = 1902.3, overlap = 4.28125
PHY-3002 : Step(44): len = 1856.2, overlap = 4.28125
PHY-3002 : Step(45): len = 1856.2, overlap = 4.28125
PHY-3002 : Step(46): len = 1830.9, overlap = 4.28125
PHY-3002 : Step(47): len = 1830.9, overlap = 4.28125
PHY-3002 : Step(48): len = 1817.8, overlap = 4.28125
PHY-3002 : Step(49): len = 1817.8, overlap = 4.28125
PHY-3002 : Step(50): len = 1801, overlap = 4.25
PHY-3002 : Step(51): len = 1801, overlap = 4.25
PHY-3002 : Step(52): len = 1789.6, overlap = 4.15625
PHY-3002 : Step(53): len = 1789.6, overlap = 4.15625
PHY-3002 : Step(54): len = 1772.9, overlap = 4.25
PHY-3002 : Step(55): len = 1772.9, overlap = 4.25
PHY-3002 : Step(56): len = 1766.2, overlap = 4.25
PHY-3002 : Step(57): len = 1766.2, overlap = 4.25
PHY-3002 : Step(58): len = 1749.2, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.62167e-06
PHY-3002 : Step(59): len = 1736.8, overlap = 11.5313
PHY-3002 : Step(60): len = 1736.8, overlap = 11.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42622e-05
PHY-3002 : Step(61): len = 1947.1, overlap = 10.9375
PHY-3002 : Step(62): len = 1947.1, overlap = 10.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.85244e-05
PHY-3002 : Step(63): len = 2376.9, overlap = 10.6563
PHY-3002 : Step(64): len = 2376.9, overlap = 10.6563
PHY-3002 : Step(65): len = 2232.8, overlap = 10.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.25469e-05
PHY-3002 : Step(66): len = 2975.7, overlap = 7.03125
PHY-3002 : Step(67): len = 2975.7, overlap = 7.03125
PHY-3002 : Step(68): len = 2643.7, overlap = 7.1875
PHY-3002 : Step(69): len = 2631.3, overlap = 7.28125
PHY-3002 : Step(70): len = 2736.1, overlap = 6.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 11.13 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4336, over cnt = 20(0%), over = 36, worst = 3
PHY-1002 : len = 4936, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.5%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.127077s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1018, tnet num: 234, tinst num: 232, tnode num: 1171, tedge num: 1556.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.162410s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (67.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337461s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (60.2%)

OPT-1001 : End physical optimization;  0.343095s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (59.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 156 LUT to BLE ...
SYN-4008 : Packed 156 LUT and 46 SEQ to BLE.
SYN-4003 : Packing 13 remaining SEQ's ...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 101 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 160/179 primitive instances ...
PHY-3001 : End packing;  0.078022s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (120.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 112 instances
RUN-1001 : 46 mslices, 47 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 191 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
PHY-3001 : design contains 110 instances, 93 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2656.4, Over = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.76301e-06
PHY-3002 : Step(71): len = 2477.8, overlap = 12
PHY-3002 : Step(72): len = 2478.2, overlap = 12.5
PHY-3002 : Step(73): len = 2478.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7526e-05
PHY-3002 : Step(74): len = 2576.4, overlap = 10.75
PHY-3002 : Step(75): len = 2609.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.18069e-05
PHY-3002 : Step(76): len = 2822.3, overlap = 9.5
PHY-3002 : Step(77): len = 2873.8, overlap = 9.5
PHY-3002 : Step(78): len = 2886, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016315s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.8%)

PHY-3001 : Trial Legalized: Len = 5503.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000516486
PHY-3002 : Step(79): len = 4631.2, overlap = 0.75
PHY-3002 : Step(80): len = 4170, overlap = 2.75
PHY-3002 : Step(81): len = 3946, overlap = 3.25
PHY-3002 : Step(82): len = 3729.6, overlap = 3.25
PHY-3002 : Step(83): len = 3717.3, overlap = 4
PHY-3002 : Step(84): len = 3700.4, overlap = 4.5
PHY-3002 : Step(85): len = 3638.4, overlap = 3.75
PHY-3002 : Step(86): len = 3594.3, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103297
PHY-3002 : Step(87): len = 3583.2, overlap = 4
PHY-3002 : Step(88): len = 3571.3, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206594
PHY-3002 : Step(89): len = 3576, overlap = 4.25
PHY-3002 : Step(90): len = 3576, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4443.4, Over = 0
PHY-3001 : End spreading;  0.003809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4443.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018563s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.103649s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 994, tnet num: 189, tinst num: 110, tnode num: 1126, tedge num: 1615.
TMR-2508 : Levelizing timing graph completed, there are 11 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.101511s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.237687s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.2%)

OPT-1001 : End physical optimization;  0.243049s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (147.9%)

RUN-1003 : finish command "place" in  2.582838s wall, 2.921875s user + 1.390625s system = 4.312500s CPU (167.0%)

RUN-1004 : used memory is 416 MB, reserved memory is 363 MB, peak memory is 460 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      178   out of  19600    0.91%
#reg                       59   out of  19600    0.30%
#le                       182
  #lut only               123   out of    182   67.58%
  #reg only                 4   out of    182    2.20%
  #lut&reg                 55   out of    182   30.22%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        K15        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         F9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F10        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        D12        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        G14        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT        B14        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         B6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         F4        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         F2        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         R2        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT         R3        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT         J4        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |182   |178    |0      |59     |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 112 instances
RUN-1001 : 46 mslices, 47 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 191 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017293s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (180.7%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.099705s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 19096, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.124764s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (175.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19032, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.011360s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 19096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19096
PHY-1001 : End DR Iter 2; 0.009182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.315255s wall, 5.015625s user + 0.218750s system = 5.234375s CPU (98.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.576401s wall, 5.281250s user + 0.234375s system = 5.515625s CPU (98.9%)

RUN-1004 : used memory is 525 MB, reserved memory is 480 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      178   out of  19600    0.91%
#reg                       59   out of  19600    0.30%
#le                       182
  #lut only               123   out of    182   67.58%
  #reg only                 4   out of    182    2.20%
  #lut&reg                 55   out of    182   30.22%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        K15        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         F9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F10        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        D12        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        G14        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT        B14        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         B6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         F4        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         F2        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         R2        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT         R3        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT         J4        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |182   |178    |0      |59     |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        54   
    #2         2        50   
    #3         3        26   
    #4         4        6    
    #5        5-10      20   
    #6       11-50      16   
  Average     4.33           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.233510s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (98.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 458 MB, peak memory is 914 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 112
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 191, pip num: 1946
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 219 valid insts, and 5855 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.077688s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (272.6%)

RUN-1004 : used memory is 533 MB, reserved memory is 490 MB, peak memory is 914 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(322)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(379)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(97)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.779758s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (107.4%)

RUN-1004 : used memory is 295 MB, reserved memory is 444 MB, peak memory is 914 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk" in ../rtl/CortexM0_SoC.v(97)
SYN-5014 WARNING: the net's pin: pin "SCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "HCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "FCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "DCLK" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/CortexM0_SoC.v(76)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/Block_RAM.v(31)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clkb" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clka" in ../rtl/Block_RAM.v(12)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(66)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(66)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Block_RAM.v(58)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(28)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_Matrix_Key.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(28)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(55)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(34)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_LED.v(63)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_SlaveMUX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/CortexM0_SoC.v(85)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 121 instances.
SYN-1015 : Optimize round 1, 1190 better
SYN-1014 : Optimize round 2
SYN-1032 : 21903/240 useful/useless nets, 21562/223 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 393 better
SYN-1014 : Optimize round 3
SYN-1032 : 21895/8 useful/useless nets, 21554/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18027/1986 useful/useless nets, 17869/1988 useful/useless insts
SYN-1017 : Remove 244 const input seq instances
SYN-1002 :     A32qw6_reg
SYN-1002 :     Aa2bx6_reg
SYN-1002 :     Aniax6_reg
SYN-1002 :     Arnpw6_reg
SYN-1002 :     Aujpw6_reg
SYN-1002 :     Auyax6_reg
SYN-1002 :     Avzax6_reg
SYN-1002 :     Aw4bx6_reg
SYN-1002 :     Awupw6_reg
SYN-1002 :     Az3bx6_reg
SYN-1002 :     B3gbx6_reg
SYN-1002 :     Bc3bx6_reg
SYN-1002 :     Bcabx6_reg
SYN-1002 :     Bciax6_reg
SYN-1002 :     Bfjpw6_reg
SYN-1002 :     C10bx6_reg
SYN-1002 :     C14bx6_reg
SYN-1002 :     C1wpw6_reg
SYN-1002 :     C30bx6_reg
SYN-1002 :     C37ax6_reg
SYN-1002 :     C3wpw6_reg
SYN-1002 :     C50bx6_reg
SYN-1002 :     C5gbx6_reg
SYN-1002 :     Cchax6_reg
SYN-1002 :     Cq7bx6_reg
SYN-1002 :     Cwyax6_reg
SYN-1002 :     Cxzax6_reg
SYN-1002 :     Cy4bx6_reg
SYN-1002 :     Czzax6_reg
SYN-1002 :     D12qw6_reg
SYN-1002 :     D70bx6_reg
SYN-1002 :     Daiax6_reg
SYN-1002 :     Drhax6_reg
SYN-1002 :     Dt1bx6_reg
SYN-1002 :     Dv2bx6_reg
SYN-1002 :     Dxvpw6_reg
SYN-1002 :     E05bx6_reg
SYN-1002 :     E34bx6_reg
SYN-1002 :     E90bx6_reg
SYN-1002 :     Eliax6_reg
SYN-1002 :     Elnpw6_reg
SYN-1002 :     Equpw6_reg
SYN-1002 :     Eyyax6_reg
SYN-1002 :     F17ax6_reg
SYN-1002 :     F26bx6_reg
SYN-1002 :     F9vpw6_reg
SYN-1002 :     Fahax6_reg
SYN-1002 :     Fb0bx6_reg
SYN-1002 :     Fc1bx6_reg
SYN-1002 :     Fe2bx6_reg
SYN-1002 :     Fnnpw6_reg
SYN-1002 :     G0zax6_reg
SYN-1002 :     G25bx6_reg
SYN-1002 :     G54bx6_reg
SYN-1002 :     Gd0bx6_reg
SYN-1002 :     Gihbx6_reg
SYN-1002 :     Gz6ax6_reg
SYN-1002 :     H4zax6_reg
SYN-1002 :     Hbgbx6_reg
SYN-1002 :     Hf0bx6_reg
SYN-1002 :     Hg3bx6_reg
SYN-1002 :     Hgrpw6_reg
SYN-1002 :     Hirpw6_reg
SYN-1002 :     Hphax6_reg
SYN-1002 :     I2zax6_reg
SYN-1002 :     I45bx6_reg
SYN-1002 :     I5xax6_reg
SYN-1002 :     I74bx6_reg
SYN-1002 :     I8hax6_reg
SYN-1002 :     I8lax6_reg
SYN-1002 :     Ih0bx6_reg
SYN-1002 :     Ijiax6_reg
SYN-1002 :     Ikhbx6_reg
SYN-1002 :     Irmpw6_reg
SYN-1002 :     J06bx6_reg
SYN-1002 :     J0iax6_reg
SYN-1002 :     J6zax6_reg
SYN-1002 :     Jckax6_reg
SYN-1002 :     Jdgbx6_reg
SYN-1002 :     Jgxpw6_reg
SYN-1002 :     Jj0bx6_reg
SYN-1002 :     Jx1bx6_reg
SYN-1002 :     Jz2bx6_reg
SYN-1002 :     K65bx6_reg
SYN-1002 :     K94bx6_reg
SYN-1002 :     Kl0bx6_reg
SYN-1002 :     Knhax6_reg
SYN-1002 :     Kojpw6_reg
SYN-1002 :     Kqhbx6_reg
SYN-1002 :     L1bbx6_reg
SYN-1002 :     L4lax6_reg
SYN-1002 :     L6hax6_reg
SYN-1002 :     L6lax6_reg
SYN-1002 :     L8zax6_reg
SYN-1002 :     Lerpw6_reg
SYN-1002 :     Lfgbx6_reg
SYN-1002 :     Lg1bx6_reg
SYN-1002 :     Li2bx6_reg
SYN-1002 :     Ln0bx6_reg
SYN-1002 :     Lp7ax6_reg
SYN-1002 :     Lqjpw6_reg
SYN-1002 :     Lr9bx6_reg
SYN-1002 :     M85bx6_reg
SYN-1002 :     Mb4bx6_reg
SYN-1002 :     Mfyax6_reg
SYN-1002 :     Mk3bx6_reg
SYN-1002 :     Mnmpw6_reg
SYN-1002 :     Mp0bx6_reg
SYN-1002 :     Ms5bx6_reg
SYN-1002 :     Muhbx6_reg
SYN-1002 :     Mw5bx6_reg
SYN-1002 :     N4kax6_reg
SYN-1002 :     N5bbx6_reg
SYN-1002 :     Nazax6_reg
SYN-1002 :     Nhgbx6_reg
SYN-1002 :     Nlhax6_reg
SYN-1002 :     Npypw6_reg
SYN-1002 :     Nr0bx6_reg
SYN-1002 :     Nt9bx6_reg
SYN-1002 :     Nv9bx6_reg
SYN-1002 :     Nxabx6_reg
SYN-1002 :     Nyhax6_reg
SYN-1002 :     Nyhpw6_reg
SYN-1002 :     O4hax6_reg
SYN-1002 :     Oa5bx6_reg
SYN-1002 :     Od4bx6_reg
SYN-1002 :     Ohyax6_reg
SYN-1002 :     Ot0bx6_reg
SYN-1002 :     Owhbx6_reg
SYN-1002 :     Oxkpw6_reg
SYN-1002 :     P0kax6_reg
SYN-1002 :     P12bx6_reg
SYN-1002 :     P14qw6_reg
SYN-1002 :     P33bx6_reg
SYN-1002 :     P5vpw6_reg
SYN-1002 :     P7bbx6_reg
SYN-1002 :     Pcrpw6_reg
SYN-1002 :     Pczax6_reg
SYN-1002 :     Pdyax6_reg
SYN-1002 :     Pjgbx6_reg
SYN-1002 :     Pv0bx6_reg
SYN-1002 :     Pz9bx6_reg
SYN-1002 :     Pzkpw6_reg
SYN-1002 :     Qf4bx6_reg
SYN-1002 :     Qhmpw6_reg
SYN-1002 :     Qijpw6_reg
SYN-1002 :     Qjhax6_reg
SYN-1002 :     Qjyax6_reg
SYN-1002 :     Qo3bx6_reg
SYN-1002 :     Qx0bx6_reg
SYN-1002 :     R1abx6_reg
SYN-1002 :     R2hax6_reg
SYN-1002 :     R3vpw6_reg
SYN-1002 :     R9yax6_reg
SYN-1002 :     Rezax6_reg
SYN-1002 :     Rijbx6_reg
SYN-1002 :     Rk1bx6_reg
SYN-1002 :     Rlgbx6_reg
SYN-1002 :     Rm2bx6_reg
SYN-1002 :     Rwhax6_reg
SYN-1002 :     Rwjax6_reg
SYN-1002 :     Rz0bx6_reg
SYN-1002 :     S0kbx6_reg
SYN-1002 :     S3mpw6_reg
SYN-1002 :     S4kbx6_reg
SYN-1002 :     S7mpw6_reg
SYN-1002 :     Sh4bx6_reg
SYN-1002 :     Skjax6_reg
SYN-1002 :     Slyax6_reg
SYN-1002 :     Sn4bx6_reg
SYN-1002 :     Sojax6_reg
SYN-1002 :     Ssjax6_reg
SYN-1002 :     Sz3qw6_reg
SYN-1002 :     T1vpw6_reg
SYN-1002 :     T2kbx6_reg
SYN-1002 :     T3abx6_reg
SYN-1002 :     T8kbx6_reg
SYN-1002 :     Tajax6_reg
SYN-1002 :     Tcipw6_reg
SYN-1002 :     Tgzax6_reg
SYN-1002 :     Thhax6_reg
SYN-1002 :     Tkjbx6_reg
SYN-1002 :     Tl4bx6_reg
SYN-1002 :     Tngbx6_reg
SYN-1002 :     U0hax6_reg
SYN-1002 :     U31bx6_reg
SYN-1002 :     U8jax6_reg
SYN-1002 :     U9ypw6_reg
SYN-1002 :     Ufopw6_reg
SYN-1002 :     Uizax6_reg
SYN-1002 :     Uj4bx6_reg
SYN-1002 :     Unyax6_reg
SYN-1002 :     Up4bx6_reg
SYN-1002 :     Us3bx6_reg
SYN-1002 :     Usipw6_reg
SYN-1002 :     V52bx6_reg
SYN-1002 :     V5abx6_reg
SYN-1002 :     V73bx6_reg
SYN-1002 :     Vbkpw6_reg
SYN-1002 :     Vbspw6_reg
SYN-1002 :     Vkzax6_reg
SYN-1002 :     Vpgbx6_reg
SYN-1002 :     Vuhax6_reg
SYN-1002 :     Vygax6_reg
SYN-1002 :     Vzjpw6_reg
SYN-1002 :     Vzupw6_reg
SYN-1002 :     W4jax6_reg
SYN-1002 :     W5ypw6_reg
SYN-1002 :     Wfhax6_reg
SYN-1002 :     Wfspw6_reg
SYN-1002 :     Wgipw6_reg
SYN-1002 :     Wkipw6_reg
SYN-1002 :     Wmzax6_reg
SYN-1002 :     Wpyax6_reg
SYN-1002 :     Wr4bx6_reg
SYN-1002 :     Wu3bx6_reg
SYN-1002 :     X5ibx6_reg
SYN-1002 :     X5upw6_reg
SYN-1002 :     X7abx6_reg
SYN-1002 :     X7ypw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1002 :     Xfiax6_reg
SYN-1002 :     Xo1bx6_reg
SYN-1002 :     Xozax6_reg
SYN-1002 :     Xq2bx6_reg
SYN-1002 :     Xxupw6_reg
SYN-1002 :     Y0gbx6_reg
SYN-1002 :     Ydopw6_reg
SYN-1002 :     Yqzax6_reg
SYN-1002 :     Yryax6_reg
SYN-1002 :     Yt4bx6_reg
SYN-1002 :     Yvjpw6_reg
SYN-1002 :     Yw3bx6_reg
SYN-1002 :     Yxrpw6_reg
SYN-1002 :     Yzspw6_reg
SYN-1002 :     Z71bx6_reg
SYN-1002 :     Z9abx6_reg
SYN-1002 :     Zdhax6_reg
SYN-1002 :     Zdiax6_reg
SYN-1002 :     Zdtpw6_reg
SYN-1002 :     Zshax6_reg
SYN-1002 :     Zszax6_reg
SYN-1002 :     Ztupw6_reg
SYN-1002 :     T0ipw6_reg
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 702 mux instances.
SYN-1016 : Merged 7544 instances.
SYN-1015 : Optimize round 1, 15791 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 48 inv instances.
SYN-1032 : 834/2141 useful/useless nets, 829/1144 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 8780 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 791/31 useful/useless nets, 787/17 useful/useless insts
SYN-1015 : Optimize round 3, 39 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 793/6 useful/useless nets, 785/6 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.319532s wall, 2.390625s user + 0.109375s system = 2.500000s CPU (107.8%)

RUN-1004 : used memory is 347 MB, reserved memory is 501 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates              780
  #and                    335
  #nand                     0
  #or                      77
  #nor                      0
  #xor                      4
  #xnor                     0
  #buf                      0
  #not                    294
  #bufif1                   1
  #MX21                    10
  #FADD                     0
  #DFF                     59
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |721    |59     |0      |
|  u_logic |cortexm0ds_logic |720    |59     |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.138764s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (101.5%)

RUN-1004 : used memory is 388 MB, reserved memory is 501 MB, peak memory is 914 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 808/1 useful/useless nets, 801/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 160 (3.86), #lev = 5 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 156 (3.94), #lev = 5 (4.28)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1662.77 sec
SYN-3001 : Mapper mapped 720 instances into 156 LUTs, name keeping = 55%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               156
  #lut4                   107
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      156   out of  19600    0.80%
#reg                       59   out of  19600    0.30%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |156    |0      |59     |0      |0      |
|  u_logic |cortexm0ds_logic |156    |0      |59     |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 59 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.230309s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (110.5%)

RUN-1004 : used memory is 402 MB, reserved memory is 503 MB, peak memory is 914 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 234 instances
RUN-1001 : 156 luts, 59 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 133 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 232 instances, 156 luts, 59 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66726.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 232.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(91): len = 44166.2, overlap = 0
PHY-3002 : Step(92): len = 30156.3, overlap = 0
PHY-3002 : Step(93): len = 20305.6, overlap = 0
PHY-3002 : Step(94): len = 14493.2, overlap = 0
PHY-3002 : Step(95): len = 10946.6, overlap = 0
PHY-3002 : Step(96): len = 9116.4, overlap = 0
PHY-3002 : Step(97): len = 6990.2, overlap = 0
PHY-3002 : Step(98): len = 5715.7, overlap = 0
PHY-3002 : Step(99): len = 4592, overlap = 0
PHY-3002 : Step(100): len = 4066.5, overlap = 0
PHY-3002 : Step(101): len = 4062.8, overlap = 0
PHY-3002 : Step(102): len = 3484, overlap = 0
PHY-3002 : Step(103): len = 3484.8, overlap = 0
PHY-3002 : Step(104): len = 3475.4, overlap = 0
PHY-3002 : Step(105): len = 2910.1, overlap = 0
PHY-3002 : Step(106): len = 2910.1, overlap = 0
PHY-3002 : Step(107): len = 2592, overlap = 0
PHY-3002 : Step(108): len = 2592, overlap = 0
PHY-3002 : Step(109): len = 2521, overlap = 0
PHY-3002 : Step(110): len = 2521, overlap = 0
PHY-3002 : Step(111): len = 2352, overlap = 0
PHY-3002 : Step(112): len = 2352, overlap = 0
PHY-3002 : Step(113): len = 2393.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (326.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(114): len = 2211.6, overlap = 4.28125
PHY-3002 : Step(115): len = 2211.6, overlap = 4.28125
PHY-3002 : Step(116): len = 2239.8, overlap = 4.28125
PHY-3002 : Step(117): len = 2239.8, overlap = 4.28125
PHY-3002 : Step(118): len = 2122.9, overlap = 4.28125
PHY-3002 : Step(119): len = 2122.9, overlap = 4.28125
PHY-3002 : Step(120): len = 2133, overlap = 4.28125
PHY-3002 : Step(121): len = 2133, overlap = 4.28125
PHY-3002 : Step(122): len = 2056.9, overlap = 4.28125
PHY-3002 : Step(123): len = 2056.9, overlap = 4.28125
PHY-3002 : Step(124): len = 2085.9, overlap = 4.28125
PHY-3002 : Step(125): len = 2085.9, overlap = 4.28125
PHY-3002 : Step(126): len = 1969.8, overlap = 4.28125
PHY-3002 : Step(127): len = 1969.8, overlap = 4.28125
PHY-3002 : Step(128): len = 1978, overlap = 4.28125
PHY-3002 : Step(129): len = 1978, overlap = 4.28125
PHY-3002 : Step(130): len = 1890.2, overlap = 4.28125
PHY-3002 : Step(131): len = 1890.2, overlap = 4.28125
PHY-3002 : Step(132): len = 1902.3, overlap = 4.28125
PHY-3002 : Step(133): len = 1902.3, overlap = 4.28125
PHY-3002 : Step(134): len = 1856.2, overlap = 4.28125
PHY-3002 : Step(135): len = 1856.2, overlap = 4.28125
PHY-3002 : Step(136): len = 1830.9, overlap = 4.28125
PHY-3002 : Step(137): len = 1830.9, overlap = 4.28125
PHY-3002 : Step(138): len = 1817.8, overlap = 4.28125
PHY-3002 : Step(139): len = 1817.8, overlap = 4.28125
PHY-3002 : Step(140): len = 1801, overlap = 4.25
PHY-3002 : Step(141): len = 1801, overlap = 4.25
PHY-3002 : Step(142): len = 1789.6, overlap = 4.15625
PHY-3002 : Step(143): len = 1789.6, overlap = 4.15625
PHY-3002 : Step(144): len = 1772.9, overlap = 4.25
PHY-3002 : Step(145): len = 1772.9, overlap = 4.25
PHY-3002 : Step(146): len = 1766.2, overlap = 4.25
PHY-3002 : Step(147): len = 1766.2, overlap = 4.25
PHY-3002 : Step(148): len = 1749.2, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.62167e-06
PHY-3002 : Step(149): len = 1736.8, overlap = 11.5313
PHY-3002 : Step(150): len = 1736.8, overlap = 11.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42622e-05
PHY-3002 : Step(151): len = 1947.1, overlap = 10.9375
PHY-3002 : Step(152): len = 1947.1, overlap = 10.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.85244e-05
PHY-3002 : Step(153): len = 2376.9, overlap = 10.6563
PHY-3002 : Step(154): len = 2376.9, overlap = 10.6563
PHY-3002 : Step(155): len = 2232.8, overlap = 10.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.25469e-05
PHY-3002 : Step(156): len = 2975.7, overlap = 7.03125
PHY-3002 : Step(157): len = 2975.7, overlap = 7.03125
PHY-3002 : Step(158): len = 2643.7, overlap = 7.1875
PHY-3002 : Step(159): len = 2631.3, overlap = 7.28125
PHY-3002 : Step(160): len = 2736.1, overlap = 6.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 11.13 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4336, over cnt = 20(0%), over = 36, worst = 3
PHY-1002 : len = 4936, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023961s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (130.4%)

PHY-1001 : Congestion index: top1 = 5.00, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.098980s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (110.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1018, tnet num: 234, tinst num: 232, tnode num: 1171, tedge num: 1556.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.092857s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (117.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.207392s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (113.0%)

OPT-1001 : End physical optimization;  0.212965s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (110.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 156 LUT to BLE ...
SYN-4008 : Packed 156 LUT and 46 SEQ to BLE.
SYN-4003 : Packing 13 remaining SEQ's ...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 101 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 160/179 primitive instances ...
PHY-3001 : End packing;  0.030488s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (153.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 112 instances
RUN-1001 : 46 mslices, 47 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 191 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
PHY-3001 : design contains 110 instances, 93 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2656.4, Over = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.76301e-06
PHY-3002 : Step(161): len = 2477.8, overlap = 12
PHY-3002 : Step(162): len = 2478.2, overlap = 12.5
PHY-3002 : Step(163): len = 2478.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7526e-05
PHY-3002 : Step(164): len = 2576.4, overlap = 10.75
PHY-3002 : Step(165): len = 2609.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.18069e-05
PHY-3002 : Step(166): len = 2822.3, overlap = 9.5
PHY-3002 : Step(167): len = 2873.8, overlap = 9.5
PHY-3002 : Step(168): len = 2886, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016412s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (190.4%)

PHY-3001 : Trial Legalized: Len = 5503.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000516486
PHY-3002 : Step(169): len = 4631.2, overlap = 0.75
PHY-3002 : Step(170): len = 4170, overlap = 2.75
PHY-3002 : Step(171): len = 3946, overlap = 3.25
PHY-3002 : Step(172): len = 3729.6, overlap = 3.25
PHY-3002 : Step(173): len = 3717.3, overlap = 4
PHY-3002 : Step(174): len = 3700.4, overlap = 4.5
PHY-3002 : Step(175): len = 3638.4, overlap = 3.75
PHY-3002 : Step(176): len = 3594.3, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103297
PHY-3002 : Step(177): len = 3583.2, overlap = 4
PHY-3002 : Step(178): len = 3571.3, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206594
PHY-3002 : Step(179): len = 3576, overlap = 4.25
PHY-3002 : Step(180): len = 3576, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007366s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (212.1%)

PHY-3001 : Legalized: Len = 4443.4, Over = 0
PHY-3001 : End spreading;  0.003169s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4443.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018849s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (165.8%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113153s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (151.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 994, tnet num: 189, tinst num: 110, tnode num: 1126, tedge num: 1615.
TMR-2508 : Levelizing timing graph completed, there are 11 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.100187s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.236090s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (125.7%)

OPT-1001 : End physical optimization;  0.241345s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (123.0%)

RUN-1003 : finish command "place" in  2.167813s wall, 3.515625s user + 1.234375s system = 4.750000s CPU (219.1%)

RUN-1004 : used memory is 415 MB, reserved memory is 506 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      178   out of  19600    0.91%
#reg                       59   out of  19600    0.30%
#le                       182
  #lut only               123   out of    182   67.58%
  #reg only                 4   out of    182    2.20%
  #lut&reg                 55   out of    182   30.22%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        K15        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         F9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F10        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        D12        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        G14        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT        B14        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         B6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         F4        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         F2        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         R2        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT         R3        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT         J4        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |182   |178    |0      |59     |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 112 instances
RUN-1001 : 46 mslices, 47 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 191 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.4%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100264s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (109.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005836s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (267.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 19096, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.116369s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (228.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19032, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.011857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 19096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19096
PHY-1001 : End DR Iter 2; 0.010993s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.418018s wall, 1.406250s user + 0.171875s system = 1.578125s CPU (111.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.616054s wall, 1.578125s user + 0.218750s system = 1.796875s CPU (111.2%)

RUN-1004 : used memory is 494 MB, reserved memory is 501 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      178   out of  19600    0.91%
#reg                       59   out of  19600    0.30%
#le                       182
  #lut only               123   out of    182   67.58%
  #reg only                 4   out of    182    2.20%
  #lut&reg                 55   out of    182   30.22%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        K15        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         F9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F10        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        D12        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        G14        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT        B14        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         B6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         F4        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         F2        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         R2        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT         R3        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT         J4        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |182   |178    |0      |59     |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        54   
    #2         2        50   
    #3         3        26   
    #4         4        6    
    #5        5-10      20   
    #6       11-50      16   
  Average     4.33           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.296349s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (101.2%)

RUN-1004 : used memory is 494 MB, reserved memory is 503 MB, peak memory is 914 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 112
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 191, pip num: 1946
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 219 valid insts, and 5855 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.175207s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (281.9%)

RUN-1004 : used memory is 526 MB, reserved memory is 533 MB, peak memory is 914 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(322)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(379)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.053510s wall, 3.890625s user + 0.265625s system = 4.156250s CPU (136.1%)

RUN-1004 : used memory is 373 MB, reserved memory is 509 MB, peak memory is 914 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 22112/35 useful/useless nets, 21738/81 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     LED_Interface/reg0_b0
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 21908/150 useful/useless nets, 21565/126 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 289 better
SYN-1014 : Optimize round 4
SYN-1032 : 21907/1 useful/useless nets, 21564/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18040/1986 useful/useless nets, 17877/1988 useful/useless insts
SYN-1019 : Optimized 578 mux instances.
SYN-1016 : Merged 4441 instances.
SYN-1015 : Optimize round 1, 11866 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 199 inv instances.
SYN-1032 : 2471/4775 useful/useless nets, 2436/4218 useful/useless insts
SYN-1016 : Merged 314 instances.
SYN-1015 : Optimize round 2, 14289 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 7 inv instances.
SYN-1032 : 1588/48 useful/useless nets, 1554/53 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 3, 578 better
SYN-1014 : Optimize round 4
SYN-1032 : 1576/10 useful/useless nets, 1546/0 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 4, 46 better
SYN-1014 : Optimize round 5
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 1503/28 useful/useless nets, 1494/3 useful/useless insts
SYN-1015 : Optimize round 5, 9 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1032 : 1468/47 useful/useless nets, 1456/45 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.547595s wall, 2.609375s user + 0.281250s system = 2.890625s CPU (113.5%)

RUN-1004 : used memory is 390 MB, reserved memory is 527 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates             1451
  #and                    641
  #nand                     0
  #or                     102
  #nor                      0
  #xor                      7
  #xnor                     0
  #buf                      0
  #not                    509
  #bufif1                   1
  #MX21                    11
  #FADD                     0
  #DFF                    180
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |1271   |180    |0      |
|  u_logic |cortexm0ds_logic |1270   |179    |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.264609s wall, 1.171875s user + 0.125000s system = 1.296875s CPU (102.6%)

RUN-1004 : used memory is 429 MB, reserved memory is 528 MB, peak memory is 914 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 310 (3.57), #lev = 5 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 293 (3.75), #lev = 5 (3.42)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 9133.46 sec
SYN-3001 : Mapper mapped 1270 instances into 293 LUTs, name keeping = 58%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               293
  #lut4                   207
  #lut5                    86
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      293   out of  19600    1.49%
#reg                      180   out of  19600    0.92%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |293    |0      |180    |0      |0      |
|  u_logic |cortexm0ds_logic |293    |0      |179    |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.309429s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (93.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 531 MB, peak memory is 914 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 492 instances
RUN-1001 : 293 luts, 180 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 495 nets
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 127 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 490 instances, 293 luts, 180 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154351
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 490.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 98704.6, overlap = 0
PHY-3002 : Step(182): len = 65319.1, overlap = 0
PHY-3002 : Step(183): len = 42801.5, overlap = 0
PHY-3002 : Step(184): len = 29708.6, overlap = 0
PHY-3002 : Step(185): len = 20933.1, overlap = 0
PHY-3002 : Step(186): len = 15552.4, overlap = 0
PHY-3002 : Step(187): len = 13145.4, overlap = 0
PHY-3002 : Step(188): len = 11574, overlap = 0
PHY-3002 : Step(189): len = 9459.6, overlap = 0.4375
PHY-3002 : Step(190): len = 9255, overlap = 1
PHY-3002 : Step(191): len = 8134, overlap = 1.5625
PHY-3002 : Step(192): len = 6343.8, overlap = 1.46875
PHY-3002 : Step(193): len = 6504.4, overlap = 1.3125
PHY-3002 : Step(194): len = 6165.7, overlap = 0.5
PHY-3002 : Step(195): len = 5784.3, overlap = 2.46875
PHY-3002 : Step(196): len = 5624.7, overlap = 4.78125
PHY-3002 : Step(197): len = 4783.5, overlap = 6.46875
PHY-3002 : Step(198): len = 4871.1, overlap = 7.09375
PHY-3002 : Step(199): len = 4838.3, overlap = 8.71875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (350.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93533e-05
PHY-3002 : Step(200): len = 3777.6, overlap = 15.9688
PHY-3002 : Step(201): len = 3827.2, overlap = 15.6563
PHY-3002 : Step(202): len = 3827.2, overlap = 15.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158707
PHY-3002 : Step(203): len = 3571.8, overlap = 16.2813
PHY-3002 : Step(204): len = 3571.8, overlap = 16.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000317413
PHY-3002 : Step(205): len = 3753.1, overlap = 17.25
PHY-3002 : Step(206): len = 3753.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19828e-06
PHY-3002 : Step(207): len = 3778.2, overlap = 30
PHY-3002 : Step(208): len = 3898.8, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.39656e-06
PHY-3002 : Step(209): len = 4698.3, overlap = 24.9063
PHY-3002 : Step(210): len = 4774.9, overlap = 24.9063
PHY-3002 : Step(211): len = 4444.6, overlap = 24.6563
PHY-3002 : Step(212): len = 4498.4, overlap = 24.6563
PHY-3002 : Step(213): len = 4662.8, overlap = 24.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67931e-05
PHY-3002 : Step(214): len = 4939.4, overlap = 23.5
PHY-3002 : Step(215): len = 5133.8, overlap = 22.9375
PHY-3002 : Step(216): len = 5637.5, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.35862e-05
PHY-3002 : Step(217): len = 5749, overlap = 21.75
PHY-3002 : Step(218): len = 5889.9, overlap = 21.625
PHY-3002 : Step(219): len = 6290.5, overlap = 11.8125
PHY-3002 : Step(220): len = 6433.2, overlap = 11
PHY-3002 : Step(221): len = 6449.7, overlap = 10.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.71725e-05
PHY-3002 : Step(222): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(223): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(224): len = 6507.7, overlap = 11.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(225): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(226): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(227): len = 6714.9, overlap = 11.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250442
PHY-3002 : Step(228): len = 6924, overlap = 11.75
PHY-3002 : Step(229): len = 7008.9, overlap = 11.7188
PHY-3002 : Step(230): len = 7008.9, overlap = 11.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000500885
PHY-3002 : Step(231): len = 7087.9, overlap = 11.25
PHY-3002 : Step(232): len = 7112.6, overlap = 11.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00100177
PHY-3002 : Step(233): len = 7196.9, overlap = 10.75
PHY-3002 : Step(234): len = 7229.8, overlap = 10.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13248, over cnt = 35(0%), over = 43, worst = 2
PHY-1002 : len = 13648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 13784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038886s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.5%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.131480s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (118.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2087, tnet num: 493, tinst num: 490, tnode num: 2566, tedge num: 3177.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.099097s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.262150s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (107.3%)

OPT-1001 : End physical optimization;  0.271775s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4005 : Packed 55 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 295/314 primitive instances ...
PHY-3001 : End packing;  0.051428s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (151.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-3001 : design contains 190 instances, 173 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7383.6, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89883e-05
PHY-3002 : Step(235): len = 6845, overlap = 15.25
PHY-3002 : Step(236): len = 6763, overlap = 15.5
PHY-3002 : Step(237): len = 6688.2, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.79765e-05
PHY-3002 : Step(238): len = 6989.8, overlap = 16.5
PHY-3002 : Step(239): len = 7099.1, overlap = 15.75
PHY-3002 : Step(240): len = 7099.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115953
PHY-3002 : Step(241): len = 7314, overlap = 14.5
PHY-3002 : Step(242): len = 7405.5, overlap = 13.5
PHY-3002 : Step(243): len = 7489.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026517s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (58.9%)

PHY-3001 : Trial Legalized: Len = 10726.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872044
PHY-3002 : Step(244): len = 9456.2, overlap = 1.25
PHY-3002 : Step(245): len = 8928.4, overlap = 3
PHY-3002 : Step(246): len = 8643.2, overlap = 5.75
PHY-3002 : Step(247): len = 8507.5, overlap = 5
PHY-3002 : Step(248): len = 8325.4, overlap = 5.5
PHY-3002 : Step(249): len = 8279, overlap = 6
PHY-3002 : Step(250): len = 8283.2, overlap = 5.25
PHY-3002 : Step(251): len = 8270.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174409
PHY-3002 : Step(252): len = 8254.9, overlap = 6
PHY-3002 : Step(253): len = 8252.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9618.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 9834.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037701s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (165.8%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.124877s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (112.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1901, tnet num: 371, tinst num: 190, tnode num: 2287, tedge num: 3111.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.114163s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.286137s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.8%)

OPT-1001 : End physical optimization;  0.293982s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.0%)

RUN-1003 : finish command "place" in  3.087791s wall, 3.578125s user + 1.500000s system = 5.078125s CPU (164.5%)

RUN-1004 : used memory is 456 MB, reserved memory is 536 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032618s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.110046s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 95% nets.
PHY-1002 : len = 41520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.290151s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (188.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.007249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 41712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41712
PHY-1001 : End DR Iter 3; 0.007254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.758820s wall, 1.671875s user + 0.390625s system = 2.062500s CPU (117.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.975476s wall, 1.890625s user + 0.390625s system = 2.281250s CPU (115.5%)

RUN-1004 : used memory is 543 MB, reserved memory is 543 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       138   
    #2         2        83   
    #3         3        49   
    #4         4        21   
    #5        5-10      35   
    #6       11-50      27   
  Average     3.94           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.309576s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (101.4%)

RUN-1004 : used memory is 543 MB, reserved memory is 544 MB, peak memory is 930 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3845
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 11657 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.349307s wall, 4.640625s user + 0.031250s system = 4.671875s CPU (346.2%)

RUN-1004 : used memory is 569 MB, reserved memory is 567 MB, peak memory is 930 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(322)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(379)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.813659s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (103.8%)

RUN-1004 : used memory is 549 MB, reserved memory is 542 MB, peak memory is 930 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 22112/35 useful/useless nets, 21738/81 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     LED_Interface/reg0_b0
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 21908/150 useful/useless nets, 21565/126 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 289 better
SYN-1014 : Optimize round 4
SYN-1032 : 21907/1 useful/useless nets, 21564/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18041/1986 useful/useless nets, 17878/1988 useful/useless insts
SYN-1019 : Optimized 578 mux instances.
SYN-1016 : Merged 4441 instances.
SYN-1015 : Optimize round 1, 11865 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 199 inv instances.
SYN-1032 : 2471/4777 useful/useless nets, 2436/4219 useful/useless insts
SYN-1016 : Merged 314 instances.
SYN-1015 : Optimize round 2, 14292 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 7 inv instances.
SYN-1032 : 1588/48 useful/useless nets, 1554/53 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 3, 578 better
SYN-1014 : Optimize round 4
SYN-1032 : 1576/10 useful/useless nets, 1546/0 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 4, 46 better
SYN-1014 : Optimize round 5
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 1503/28 useful/useless nets, 1494/3 useful/useless insts
SYN-1015 : Optimize round 5, 9 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1032 : 1468/47 useful/useless nets, 1456/45 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.557621s wall, 2.750000s user + 0.093750s system = 2.843750s CPU (111.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 558 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates             1451
  #and                    641
  #nand                     0
  #or                     102
  #nor                      0
  #xor                      7
  #xnor                     0
  #buf                      0
  #not                    509
  #bufif1                   1
  #MX21                    11
  #FADD                     0
  #DFF                    180
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |1271   |180    |0      |
|  u_logic |cortexm0ds_logic |1270   |179    |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.190693s wall, 1.109375s user + 0.125000s system = 1.234375s CPU (103.7%)

RUN-1004 : used memory is 564 MB, reserved memory is 558 MB, peak memory is 930 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 310 (3.57), #lev = 5 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 293 (3.75), #lev = 5 (3.42)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 9493.08 sec
SYN-3001 : Mapper mapped 1270 instances into 293 LUTs, name keeping = 58%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               293
  #lut4                   207
  #lut5                    86
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      293   out of  19600    1.49%
#reg                      180   out of  19600    0.92%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |293    |0      |180    |0      |0      |
|  u_logic |cortexm0ds_logic |293    |0      |179    |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.268640s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (125.6%)

RUN-1004 : used memory is 567 MB, reserved memory is 561 MB, peak memory is 930 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 492 instances
RUN-1001 : 293 luts, 180 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 495 nets
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 127 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 490 instances, 293 luts, 180 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154351
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 490.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 98704.6, overlap = 0
PHY-3002 : Step(255): len = 65319.1, overlap = 0
PHY-3002 : Step(256): len = 42801.5, overlap = 0
PHY-3002 : Step(257): len = 29708.6, overlap = 0
PHY-3002 : Step(258): len = 20933.1, overlap = 0
PHY-3002 : Step(259): len = 15552.4, overlap = 0
PHY-3002 : Step(260): len = 13145.4, overlap = 0
PHY-3002 : Step(261): len = 11574, overlap = 0
PHY-3002 : Step(262): len = 9459.6, overlap = 0.4375
PHY-3002 : Step(263): len = 9255, overlap = 1
PHY-3002 : Step(264): len = 8134, overlap = 1.5625
PHY-3002 : Step(265): len = 6343.8, overlap = 1.46875
PHY-3002 : Step(266): len = 6504.4, overlap = 1.3125
PHY-3002 : Step(267): len = 6165.7, overlap = 0.5
PHY-3002 : Step(268): len = 5784.3, overlap = 2.46875
PHY-3002 : Step(269): len = 5624.7, overlap = 4.78125
PHY-3002 : Step(270): len = 4783.5, overlap = 6.46875
PHY-3002 : Step(271): len = 4871.1, overlap = 7.09375
PHY-3002 : Step(272): len = 4838.3, overlap = 8.71875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004665s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (334.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93533e-05
PHY-3002 : Step(273): len = 3777.6, overlap = 15.9688
PHY-3002 : Step(274): len = 3827.2, overlap = 15.6563
PHY-3002 : Step(275): len = 3827.2, overlap = 15.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158707
PHY-3002 : Step(276): len = 3571.8, overlap = 16.2813
PHY-3002 : Step(277): len = 3571.8, overlap = 16.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000317413
PHY-3002 : Step(278): len = 3753.1, overlap = 17.25
PHY-3002 : Step(279): len = 3753.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19828e-06
PHY-3002 : Step(280): len = 3778.2, overlap = 30
PHY-3002 : Step(281): len = 3898.8, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.39656e-06
PHY-3002 : Step(282): len = 4698.3, overlap = 24.9063
PHY-3002 : Step(283): len = 4774.9, overlap = 24.9063
PHY-3002 : Step(284): len = 4444.6, overlap = 24.6563
PHY-3002 : Step(285): len = 4498.4, overlap = 24.6563
PHY-3002 : Step(286): len = 4662.8, overlap = 24.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67931e-05
PHY-3002 : Step(287): len = 4939.4, overlap = 23.5
PHY-3002 : Step(288): len = 5133.8, overlap = 22.9375
PHY-3002 : Step(289): len = 5637.5, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.35862e-05
PHY-3002 : Step(290): len = 5749, overlap = 21.75
PHY-3002 : Step(291): len = 5889.9, overlap = 21.625
PHY-3002 : Step(292): len = 6290.5, overlap = 11.8125
PHY-3002 : Step(293): len = 6433.2, overlap = 11
PHY-3002 : Step(294): len = 6449.7, overlap = 10.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.71725e-05
PHY-3002 : Step(295): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(296): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(297): len = 6507.7, overlap = 11.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(298): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(299): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(300): len = 6714.9, overlap = 11.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250442
PHY-3002 : Step(301): len = 6924, overlap = 11.75
PHY-3002 : Step(302): len = 7008.9, overlap = 11.7188
PHY-3002 : Step(303): len = 7008.9, overlap = 11.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000500885
PHY-3002 : Step(304): len = 7087.9, overlap = 11.25
PHY-3002 : Step(305): len = 7112.6, overlap = 11.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00100177
PHY-3002 : Step(306): len = 7196.9, overlap = 10.75
PHY-3002 : Step(307): len = 7229.8, overlap = 10.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13248, over cnt = 35(0%), over = 43, worst = 2
PHY-1002 : len = 13648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 13784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039000s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (160.3%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.116291s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (161.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2087, tnet num: 493, tinst num: 490, tnode num: 2566, tedge num: 3177.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.102536s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (137.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.253661s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (154.0%)

OPT-1001 : End physical optimization;  0.263159s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (160.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4005 : Packed 55 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 295/314 primitive instances ...
PHY-3001 : End packing;  0.059225s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (158.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-3001 : design contains 190 instances, 173 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7383.6, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89883e-05
PHY-3002 : Step(308): len = 6845, overlap = 15.25
PHY-3002 : Step(309): len = 6763, overlap = 15.5
PHY-3002 : Step(310): len = 6688.2, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.79765e-05
PHY-3002 : Step(311): len = 6989.8, overlap = 16.5
PHY-3002 : Step(312): len = 7099.1, overlap = 15.75
PHY-3002 : Step(313): len = 7099.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115953
PHY-3002 : Step(314): len = 7314, overlap = 14.5
PHY-3002 : Step(315): len = 7405.5, overlap = 13.5
PHY-3002 : Step(316): len = 7489.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028523s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (164.3%)

PHY-3001 : Trial Legalized: Len = 10726.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872044
PHY-3002 : Step(317): len = 9456.2, overlap = 1.25
PHY-3002 : Step(318): len = 8928.4, overlap = 3
PHY-3002 : Step(319): len = 8643.2, overlap = 5.75
PHY-3002 : Step(320): len = 8507.5, overlap = 5
PHY-3002 : Step(321): len = 8325.4, overlap = 5.5
PHY-3002 : Step(322): len = 8279, overlap = 6
PHY-3002 : Step(323): len = 8283.2, overlap = 5.25
PHY-3002 : Step(324): len = 8270.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174409
PHY-3002 : Step(325): len = 8254.9, overlap = 6
PHY-3002 : Step(326): len = 8252.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9618.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 9834.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032078s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.4%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.119307s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1901, tnet num: 371, tinst num: 190, tnode num: 2287, tedge num: 3111.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.123434s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.288826s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.4%)

OPT-1001 : End physical optimization;  0.296709s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.1%)

RUN-1003 : finish command "place" in  3.293238s wall, 4.656250s user + 1.593750s system = 6.250000s CPU (189.8%)

RUN-1004 : used memory is 570 MB, reserved memory is 563 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031138s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.105938s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023080s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 95% nets.
PHY-1002 : len = 41520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.302717s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (154.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.007556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 41712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41712
PHY-1001 : End DR Iter 3; 0.007191s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.697825s wall, 1.578125s user + 0.312500s system = 1.890625s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.912001s wall, 1.843750s user + 0.312500s system = 2.156250s CPU (112.8%)

RUN-1004 : used memory is 622 MB, reserved memory is 618 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       138   
    #2         2        83   
    #3         3        49   
    #4         4        21   
    #5        5-10      35   
    #6       11-50      27   
  Average     3.94           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.352640s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (100.5%)

RUN-1004 : used memory is 622 MB, reserved memory is 618 MB, peak memory is 956 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3845
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 11657 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.267709s wall, 4.312500s user + 0.015625s system = 4.328125s CPU (341.4%)

RUN-1004 : used memory is 629 MB, reserved memory is 628 MB, peak memory is 956 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(322)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(379)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.768763s wall, 2.671875s user + 0.140625s system = 2.812500s CPU (101.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 537 MB, peak memory is 956 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 22112/35 useful/useless nets, 21738/81 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     LED_Interface/reg0_b0
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 21908/150 useful/useless nets, 21565/126 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 289 better
SYN-1014 : Optimize round 4
SYN-1032 : 21907/1 useful/useless nets, 21564/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18041/1986 useful/useless nets, 17878/1988 useful/useless insts
SYN-1019 : Optimized 578 mux instances.
SYN-1016 : Merged 4441 instances.
SYN-1015 : Optimize round 1, 11865 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 199 inv instances.
SYN-1032 : 2471/4777 useful/useless nets, 2436/4219 useful/useless insts
SYN-1016 : Merged 314 instances.
SYN-1015 : Optimize round 2, 14292 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 7 inv instances.
SYN-1032 : 1588/48 useful/useless nets, 1554/53 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 3, 578 better
SYN-1014 : Optimize round 4
SYN-1032 : 1576/10 useful/useless nets, 1546/0 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 4, 46 better
SYN-1014 : Optimize round 5
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 1503/28 useful/useless nets, 1494/3 useful/useless insts
SYN-1015 : Optimize round 5, 9 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1032 : 1468/47 useful/useless nets, 1456/45 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.528887s wall, 2.578125s user + 0.156250s system = 2.734375s CPU (108.1%)

RUN-1004 : used memory is 563 MB, reserved memory is 554 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates             1451
  #and                    641
  #nand                     0
  #or                     102
  #nor                      0
  #xor                      7
  #xnor                     0
  #buf                      0
  #not                    509
  #bufif1                   1
  #MX21                    11
  #FADD                     0
  #DFF                    180
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |1271   |180    |0      |
|  u_logic |cortexm0ds_logic |1270   |179    |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.155448s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 564 MB, reserved memory is 555 MB, peak memory is 956 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 310 (3.57), #lev = 5 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 293 (3.75), #lev = 5 (3.42)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 10077.87 sec
SYN-3001 : Mapper mapped 1270 instances into 293 LUTs, name keeping = 58%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               293
  #lut4                   207
  #lut5                    86
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      293   out of  19600    1.49%
#reg                      180   out of  19600    0.92%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |293    |0      |180    |0      |0      |
|  u_logic |cortexm0ds_logic |293    |0      |179    |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  1.030927s wall, 1.078125s user + 0.093750s system = 1.171875s CPU (113.7%)

RUN-1004 : used memory is 569 MB, reserved memory is 559 MB, peak memory is 956 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.237262s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (107.3%)

RUN-1004 : used memory is 569 MB, reserved memory is 559 MB, peak memory is 956 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 492 instances
RUN-1001 : 293 luts, 180 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 495 nets
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 127 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 490 instances, 293 luts, 180 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154351
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 490.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(327): len = 98704.6, overlap = 0
PHY-3002 : Step(328): len = 65319.1, overlap = 0
PHY-3002 : Step(329): len = 42801.5, overlap = 0
PHY-3002 : Step(330): len = 29708.6, overlap = 0
PHY-3002 : Step(331): len = 20933.1, overlap = 0
PHY-3002 : Step(332): len = 15552.4, overlap = 0
PHY-3002 : Step(333): len = 13145.4, overlap = 0
PHY-3002 : Step(334): len = 11574, overlap = 0
PHY-3002 : Step(335): len = 9459.6, overlap = 0.4375
PHY-3002 : Step(336): len = 9255, overlap = 1
PHY-3002 : Step(337): len = 8134, overlap = 1.5625
PHY-3002 : Step(338): len = 6343.8, overlap = 1.46875
PHY-3002 : Step(339): len = 6504.4, overlap = 1.3125
PHY-3002 : Step(340): len = 6165.7, overlap = 0.5
PHY-3002 : Step(341): len = 5784.3, overlap = 2.46875
PHY-3002 : Step(342): len = 5624.7, overlap = 4.78125
PHY-3002 : Step(343): len = 4783.5, overlap = 6.46875
PHY-3002 : Step(344): len = 4871.1, overlap = 7.09375
PHY-3002 : Step(345): len = 4838.3, overlap = 8.71875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93533e-05
PHY-3002 : Step(346): len = 3777.6, overlap = 15.9688
PHY-3002 : Step(347): len = 3827.2, overlap = 15.6563
PHY-3002 : Step(348): len = 3827.2, overlap = 15.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158707
PHY-3002 : Step(349): len = 3571.8, overlap = 16.2813
PHY-3002 : Step(350): len = 3571.8, overlap = 16.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000317413
PHY-3002 : Step(351): len = 3753.1, overlap = 17.25
PHY-3002 : Step(352): len = 3753.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19828e-06
PHY-3002 : Step(353): len = 3778.2, overlap = 30
PHY-3002 : Step(354): len = 3898.8, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.39656e-06
PHY-3002 : Step(355): len = 4698.3, overlap = 24.9063
PHY-3002 : Step(356): len = 4774.9, overlap = 24.9063
PHY-3002 : Step(357): len = 4444.6, overlap = 24.6563
PHY-3002 : Step(358): len = 4498.4, overlap = 24.6563
PHY-3002 : Step(359): len = 4662.8, overlap = 24.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67931e-05
PHY-3002 : Step(360): len = 4939.4, overlap = 23.5
PHY-3002 : Step(361): len = 5133.8, overlap = 22.9375
PHY-3002 : Step(362): len = 5637.5, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.35862e-05
PHY-3002 : Step(363): len = 5749, overlap = 21.75
PHY-3002 : Step(364): len = 5889.9, overlap = 21.625
PHY-3002 : Step(365): len = 6290.5, overlap = 11.8125
PHY-3002 : Step(366): len = 6433.2, overlap = 11
PHY-3002 : Step(367): len = 6449.7, overlap = 10.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.71725e-05
PHY-3002 : Step(368): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(369): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(370): len = 6507.7, overlap = 11.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(371): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(372): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(373): len = 6714.9, overlap = 11.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250442
PHY-3002 : Step(374): len = 6924, overlap = 11.75
PHY-3002 : Step(375): len = 7008.9, overlap = 11.7188
PHY-3002 : Step(376): len = 7008.9, overlap = 11.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000500885
PHY-3002 : Step(377): len = 7087.9, overlap = 11.25
PHY-3002 : Step(378): len = 7112.6, overlap = 11.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00100177
PHY-3002 : Step(379): len = 7196.9, overlap = 10.75
PHY-3002 : Step(380): len = 7229.8, overlap = 10.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13248, over cnt = 35(0%), over = 43, worst = 2
PHY-1002 : len = 13648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 13784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035739s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.2%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105896s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2087, tnet num: 493, tinst num: 490, tnode num: 2566, tedge num: 3177.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.093879s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.229676s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (108.8%)

OPT-1001 : End physical optimization;  0.238589s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4005 : Packed 55 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 295/314 primitive instances ...
PHY-3001 : End packing;  0.056451s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-3001 : design contains 190 instances, 173 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7383.6, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89883e-05
PHY-3002 : Step(381): len = 6845, overlap = 15.25
PHY-3002 : Step(382): len = 6763, overlap = 15.5
PHY-3002 : Step(383): len = 6688.2, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.79765e-05
PHY-3002 : Step(384): len = 6989.8, overlap = 16.5
PHY-3002 : Step(385): len = 7099.1, overlap = 15.75
PHY-3002 : Step(386): len = 7099.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115953
PHY-3002 : Step(387): len = 7314, overlap = 14.5
PHY-3002 : Step(388): len = 7405.5, overlap = 13.5
PHY-3002 : Step(389): len = 7489.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025868s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.8%)

PHY-3001 : Trial Legalized: Len = 10726.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872044
PHY-3002 : Step(390): len = 9456.2, overlap = 1.25
PHY-3002 : Step(391): len = 8928.4, overlap = 3
PHY-3002 : Step(392): len = 8643.2, overlap = 5.75
PHY-3002 : Step(393): len = 8507.5, overlap = 5
PHY-3002 : Step(394): len = 8325.4, overlap = 5.5
PHY-3002 : Step(395): len = 8279, overlap = 6
PHY-3002 : Step(396): len = 8283.2, overlap = 5.25
PHY-3002 : Step(397): len = 8270.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174409
PHY-3002 : Step(398): len = 8254.9, overlap = 6
PHY-3002 : Step(399): len = 8252.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006650s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (469.9%)

PHY-3001 : Legalized: Len = 9618.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 9834.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030377s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (205.8%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107976s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (130.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1901, tnet num: 371, tinst num: 190, tnode num: 2287, tedge num: 3111.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.104241s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (134.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.255522s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (122.3%)

OPT-1001 : End physical optimization;  0.263786s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (118.5%)

RUN-1003 : finish command "place" in  3.029517s wall, 3.375000s user + 1.500000s system = 4.875000s CPU (160.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 563 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030330s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.107102s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 95% nets.
PHY-1002 : len = 41520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.324133s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (178.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.009131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 41712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41712
PHY-1001 : End DR Iter 3; 0.007418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (210.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.600563s wall, 1.718750s user + 0.171875s system = 1.890625s CPU (118.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.814078s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (116.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 630 MB, peak memory is 961 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       138   
    #2         2        83   
    #3         3        49   
    #4         4        21   
    #5        5-10      35   
    #6       11-50      27   
  Average     3.94           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.223140s wall, 1.171875s user + 0.109375s system = 1.281250s CPU (104.8%)

RUN-1004 : used memory is 636 MB, reserved memory is 631 MB, peak memory is 961 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3845
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 11657 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.236983s wall, 4.328125s user + 0.046875s system = 4.375000s CPU (353.7%)

RUN-1004 : used memory is 640 MB, reserved memory is 635 MB, peak memory is 961 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: data object 'SYSRESETREQ' is already declared in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : previous declaration of 'SYSRESETREQ' is from here in ../rtl/CortexM0_SoC.v(69)
HDL-5007 WARNING: second declaration of 'SYSRESETREQ' ignored in ../rtl/CortexM0_SoC.v(72)
HDL-5007 WARNING: data object 'cpuresetn' is already declared in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : previous declaration of 'cpuresetn' is from here in ../rtl/CortexM0_SoC.v(70)
HDL-5007 WARNING: second declaration of 'cpuresetn' ignored in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(94)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(322)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(379)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.809037s wall, 2.843750s user + 0.015625s system = 2.859375s CPU (101.8%)

RUN-1004 : used memory is 639 MB, reserved memory is 644 MB, peak memory is 961 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(94)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(94)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(94)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 22112/35 useful/useless nets, 21738/81 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     LED_Interface/reg0_b0
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 21908/150 useful/useless nets, 21565/126 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 289 better
SYN-1014 : Optimize round 4
SYN-1032 : 21907/1 useful/useless nets, 21564/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18041/1986 useful/useless nets, 17878/1988 useful/useless insts
SYN-1019 : Optimized 578 mux instances.
SYN-1016 : Merged 4441 instances.
SYN-1015 : Optimize round 1, 11865 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 199 inv instances.
SYN-1032 : 2471/4777 useful/useless nets, 2436/4219 useful/useless insts
SYN-1016 : Merged 314 instances.
SYN-1015 : Optimize round 2, 14292 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 7 inv instances.
SYN-1032 : 1588/48 useful/useless nets, 1554/53 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 3, 578 better
SYN-1014 : Optimize round 4
SYN-1032 : 1576/10 useful/useless nets, 1546/0 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 4, 46 better
SYN-1014 : Optimize round 5
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 1503/28 useful/useless nets, 1494/3 useful/useless insts
SYN-1015 : Optimize round 5, 9 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1032 : 1468/47 useful/useless nets, 1456/45 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.520319s wall, 2.515625s user + 0.109375s system = 2.625000s CPU (104.2%)

RUN-1004 : used memory is 643 MB, reserved memory is 645 MB, peak memory is 961 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates             1451
  #and                    641
  #nand                     0
  #or                     102
  #nor                      0
  #xor                      7
  #xnor                     0
  #buf                      0
  #not                    509
  #bufif1                   1
  #MX21                    11
  #FADD                     0
  #DFF                    180
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |1271   |180    |0      |
|  u_logic |cortexm0ds_logic |1270   |179    |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.192536s wall, 1.078125s user + 0.125000s system = 1.203125s CPU (100.9%)

RUN-1004 : used memory is 643 MB, reserved memory is 645 MB, peak memory is 961 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 310 (3.57), #lev = 5 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 293 (3.75), #lev = 5 (3.42)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 10265.22 sec
SYN-3001 : Mapper mapped 1270 instances into 293 LUTs, name keeping = 58%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               293
  #lut4                   207
  #lut5                    86
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      293   out of  19600    1.49%
#reg                      180   out of  19600    0.92%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |293    |0      |180    |0      |0      |
|  u_logic |cortexm0ds_logic |293    |0      |179    |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.261119s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (106.6%)

RUN-1004 : used memory is 644 MB, reserved memory is 646 MB, peak memory is 961 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 492 instances
RUN-1001 : 293 luts, 180 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 495 nets
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 127 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 490 instances, 293 luts, 180 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154351
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 490.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(400): len = 98704.6, overlap = 0
PHY-3002 : Step(401): len = 65319.1, overlap = 0
PHY-3002 : Step(402): len = 42801.5, overlap = 0
PHY-3002 : Step(403): len = 29708.6, overlap = 0
PHY-3002 : Step(404): len = 20933.1, overlap = 0
PHY-3002 : Step(405): len = 15552.4, overlap = 0
PHY-3002 : Step(406): len = 13145.4, overlap = 0
PHY-3002 : Step(407): len = 11574, overlap = 0
PHY-3002 : Step(408): len = 9459.6, overlap = 0.4375
PHY-3002 : Step(409): len = 9255, overlap = 1
PHY-3002 : Step(410): len = 8134, overlap = 1.5625
PHY-3002 : Step(411): len = 6343.8, overlap = 1.46875
PHY-3002 : Step(412): len = 6504.4, overlap = 1.3125
PHY-3002 : Step(413): len = 6165.7, overlap = 0.5
PHY-3002 : Step(414): len = 5784.3, overlap = 2.46875
PHY-3002 : Step(415): len = 5624.7, overlap = 4.78125
PHY-3002 : Step(416): len = 4783.5, overlap = 6.46875
PHY-3002 : Step(417): len = 4871.1, overlap = 7.09375
PHY-3002 : Step(418): len = 4838.3, overlap = 8.71875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004647s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93533e-05
PHY-3002 : Step(419): len = 3777.6, overlap = 15.9688
PHY-3002 : Step(420): len = 3827.2, overlap = 15.6563
PHY-3002 : Step(421): len = 3827.2, overlap = 15.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158707
PHY-3002 : Step(422): len = 3571.8, overlap = 16.2813
PHY-3002 : Step(423): len = 3571.8, overlap = 16.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000317413
PHY-3002 : Step(424): len = 3753.1, overlap = 17.25
PHY-3002 : Step(425): len = 3753.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19828e-06
PHY-3002 : Step(426): len = 3778.2, overlap = 30
PHY-3002 : Step(427): len = 3898.8, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.39656e-06
PHY-3002 : Step(428): len = 4698.3, overlap = 24.9063
PHY-3002 : Step(429): len = 4774.9, overlap = 24.9063
PHY-3002 : Step(430): len = 4444.6, overlap = 24.6563
PHY-3002 : Step(431): len = 4498.4, overlap = 24.6563
PHY-3002 : Step(432): len = 4662.8, overlap = 24.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67931e-05
PHY-3002 : Step(433): len = 4939.4, overlap = 23.5
PHY-3002 : Step(434): len = 5133.8, overlap = 22.9375
PHY-3002 : Step(435): len = 5637.5, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.35862e-05
PHY-3002 : Step(436): len = 5749, overlap = 21.75
PHY-3002 : Step(437): len = 5889.9, overlap = 21.625
PHY-3002 : Step(438): len = 6290.5, overlap = 11.8125
PHY-3002 : Step(439): len = 6433.2, overlap = 11
PHY-3002 : Step(440): len = 6449.7, overlap = 10.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.71725e-05
PHY-3002 : Step(441): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(442): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(443): len = 6507.7, overlap = 11.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(444): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(445): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(446): len = 6714.9, overlap = 11.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250442
PHY-3002 : Step(447): len = 6924, overlap = 11.75
PHY-3002 : Step(448): len = 7008.9, overlap = 11.7188
PHY-3002 : Step(449): len = 7008.9, overlap = 11.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000500885
PHY-3002 : Step(450): len = 7087.9, overlap = 11.25
PHY-3002 : Step(451): len = 7112.6, overlap = 11.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00100177
PHY-3002 : Step(452): len = 7196.9, overlap = 10.75
PHY-3002 : Step(453): len = 7229.8, overlap = 10.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13248, over cnt = 35(0%), over = 43, worst = 2
PHY-1002 : len = 13648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 13784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036959s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (211.4%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.111727s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (153.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2087, tnet num: 493, tinst num: 490, tnode num: 2566, tedge num: 3177.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.086221s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.225674s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (131.6%)

OPT-1001 : End physical optimization;  0.234527s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (126.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4005 : Packed 55 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 295/314 primitive instances ...
PHY-3001 : End packing;  0.054891s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-3001 : design contains 190 instances, 173 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7383.6, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89883e-05
PHY-3002 : Step(454): len = 6845, overlap = 15.25
PHY-3002 : Step(455): len = 6763, overlap = 15.5
PHY-3002 : Step(456): len = 6688.2, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.79765e-05
PHY-3002 : Step(457): len = 6989.8, overlap = 16.5
PHY-3002 : Step(458): len = 7099.1, overlap = 15.75
PHY-3002 : Step(459): len = 7099.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115953
PHY-3002 : Step(460): len = 7314, overlap = 14.5
PHY-3002 : Step(461): len = 7405.5, overlap = 13.5
PHY-3002 : Step(462): len = 7489.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029907s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (261.2%)

PHY-3001 : Trial Legalized: Len = 10726.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872044
PHY-3002 : Step(463): len = 9456.2, overlap = 1.25
PHY-3002 : Step(464): len = 8928.4, overlap = 3
PHY-3002 : Step(465): len = 8643.2, overlap = 5.75
PHY-3002 : Step(466): len = 8507.5, overlap = 5
PHY-3002 : Step(467): len = 8325.4, overlap = 5.5
PHY-3002 : Step(468): len = 8279, overlap = 6
PHY-3002 : Step(469): len = 8283.2, overlap = 5.25
PHY-3002 : Step(470): len = 8270.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174409
PHY-3002 : Step(471): len = 8254.9, overlap = 6
PHY-3002 : Step(472): len = 8252.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (235.7%)

PHY-3001 : Legalized: Len = 9618.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 9834.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029875s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113877s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1901, tnet num: 371, tinst num: 190, tnode num: 2287, tedge num: 3111.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.116202s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.274866s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (102.3%)

OPT-1001 : End physical optimization;  0.282111s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (116.3%)

RUN-1003 : finish command "place" in  3.059996s wall, 3.812500s user + 1.468750s system = 5.281250s CPU (172.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 649 MB, peak memory is 961 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029763s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (210.0%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.108284s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (129.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023376s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 95% nets.
PHY-1002 : len = 41520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.282873s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (127.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014178s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.007245s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 41712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41712
PHY-1001 : End DR Iter 3; 0.007057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.551014s wall, 1.546875s user + 0.125000s system = 1.671875s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.764890s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (108.0%)

RUN-1004 : used memory is 676 MB, reserved memory is 676 MB, peak memory is 1004 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       138   
    #2         2        83   
    #3         3        49   
    #4         4        21   
    #5        5-10      35   
    #6       11-50      27   
  Average     3.94           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.238651s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (97.1%)

RUN-1004 : used memory is 676 MB, reserved memory is 676 MB, peak memory is 1004 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3845
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 11657 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.233212s wall, 4.062500s user + 0.093750s system = 4.156250s CPU (337.0%)

RUN-1004 : used memory is 675 MB, reserved memory is 674 MB, peak memory is 1004 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-5007 WARNING: port 'HREADYOUT' remains unconnected for this instance in ../rtl/AHBlite_Interconnect.v(162)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.768620s wall, 2.796875s user + 0.046875s system = 2.843750s CPU (102.7%)

RUN-1004 : used memory is 656 MB, reserved memory is 666 MB, peak memory is 1004 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[0]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[10]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[11]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[12]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[13]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[14]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[15]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[16]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[17]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[18]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[19]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[1]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[20]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[21]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[22]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[23]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[24]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[25]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[26]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[27]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[28]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[29]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[2]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[30]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[31]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[3]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[4]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[5]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[6]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[7]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[8]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA[9]" in ../rtl/CortexM0_SoC.v(60)
SYN-5014 WARNING: the net's pin: pin "HRDATA[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY" in ../rtl/CortexM0_SoC.v(63)
SYN-5014 WARNING: the net's pin: pin "HREADY" in ../rtl/CortexM0_SoC.v(92)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_Block_RAM.v(67)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(59)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Block_RAM.v(52)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_Matrix_Key.v(36)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(24)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_LED.v(36)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5014 WARNING: the net's pin: pin "sel" in ../rtl/AHBlite_SlaveMUX.v(44)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP" in ../rtl/CortexM0_SoC.v(61)
SYN-5014 WARNING: the net's pin: pin "HRESP" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22174/586 useful/useless nets, 21788/341 useful/useless insts
SYN-1019 : Optimized 12 mux instances.
SYN-1021 : Optimized 28 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1094 better
SYN-1014 : Optimize round 2
SYN-1032 : 22112/35 useful/useless nets, 21738/81 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     LED_Interface/reg0_b0
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 21908/150 useful/useless nets, 21565/126 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 289 better
SYN-1014 : Optimize round 4
SYN-1032 : 21907/1 useful/useless nets, 21564/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 211 inv instances.
SYN-1032 : 18041/1986 useful/useless nets, 17878/1988 useful/useless insts
SYN-1019 : Optimized 578 mux instances.
SYN-1016 : Merged 4441 instances.
SYN-1015 : Optimize round 1, 11865 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 199 inv instances.
SYN-1032 : 2471/4777 useful/useless nets, 2436/4219 useful/useless insts
SYN-1016 : Merged 314 instances.
SYN-1015 : Optimize round 2, 14292 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 7 inv instances.
SYN-1032 : 1588/48 useful/useless nets, 1554/53 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 3, 578 better
SYN-1014 : Optimize round 4
SYN-1032 : 1576/10 useful/useless nets, 1546/0 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 4, 46 better
SYN-1014 : Optimize round 5
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 1503/28 useful/useless nets, 1494/3 useful/useless insts
SYN-1015 : Optimize round 5, 9 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1032 : 1468/47 useful/useless nets, 1456/45 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  2.516320s wall, 2.484375s user + 0.187500s system = 2.671875s CPU (106.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 666 MB, peak memory is 1004 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates             1451
  #and                    641
  #nand                     0
  #or                     102
  #nor                      0
  #xor                      7
  #xnor                     0
  #buf                      0
  #not                    509
  #bufif1                   1
  #MX21                    11
  #FADD                     0
  #DFF                    180
  #LATCH                    0

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |1271   |180    |0      |
|  u_logic |cortexm0ds_logic |1270   |179    |0      |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.173972s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (101.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 666 MB, peak memory is 1004 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 310 (3.57), #lev = 5 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 293 (3.75), #lev = 5 (3.42)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 10703.46 sec
SYN-3001 : Mapper mapped 1270 instances into 293 LUTs, name keeping = 58%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts               293
  #lut4                   207
  #lut5                    86
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      293   out of  19600    1.49%
#reg                      180   out of  19600    0.92%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |293    |0      |180    |0      |0      |
|  u_logic |cortexm0ds_logic |293    |0      |179    |0      |0      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  1.010693s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (109.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 668 MB, peak memory is 1004 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  1.402636s wall, 1.421875s user + 0.125000s system = 1.546875s CPU (110.3%)

RUN-1004 : used memory is 663 MB, reserved memory is 668 MB, peak memory is 1004 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 492 instances
RUN-1001 : 293 luts, 180 seqs, 0 mslices, 0 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 495 nets
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 127 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 490 instances, 293 luts, 180 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154351
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 490.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(473): len = 98704.6, overlap = 0
PHY-3002 : Step(474): len = 65319.1, overlap = 0
PHY-3002 : Step(475): len = 42801.5, overlap = 0
PHY-3002 : Step(476): len = 29708.6, overlap = 0
PHY-3002 : Step(477): len = 20933.1, overlap = 0
PHY-3002 : Step(478): len = 15552.4, overlap = 0
PHY-3002 : Step(479): len = 13145.4, overlap = 0
PHY-3002 : Step(480): len = 11574, overlap = 0
PHY-3002 : Step(481): len = 9459.6, overlap = 0.4375
PHY-3002 : Step(482): len = 9255, overlap = 1
PHY-3002 : Step(483): len = 8134, overlap = 1.5625
PHY-3002 : Step(484): len = 6343.8, overlap = 1.46875
PHY-3002 : Step(485): len = 6504.4, overlap = 1.3125
PHY-3002 : Step(486): len = 6165.7, overlap = 0.5
PHY-3002 : Step(487): len = 5784.3, overlap = 2.46875
PHY-3002 : Step(488): len = 5624.7, overlap = 4.78125
PHY-3002 : Step(489): len = 4783.5, overlap = 6.46875
PHY-3002 : Step(490): len = 4871.1, overlap = 7.09375
PHY-3002 : Step(491): len = 4838.3, overlap = 8.71875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93533e-05
PHY-3002 : Step(492): len = 3777.6, overlap = 15.9688
PHY-3002 : Step(493): len = 3827.2, overlap = 15.6563
PHY-3002 : Step(494): len = 3827.2, overlap = 15.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158707
PHY-3002 : Step(495): len = 3571.8, overlap = 16.2813
PHY-3002 : Step(496): len = 3571.8, overlap = 16.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000317413
PHY-3002 : Step(497): len = 3753.1, overlap = 17.25
PHY-3002 : Step(498): len = 3753.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.19828e-06
PHY-3002 : Step(499): len = 3778.2, overlap = 30
PHY-3002 : Step(500): len = 3898.8, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.39656e-06
PHY-3002 : Step(501): len = 4698.3, overlap = 24.9063
PHY-3002 : Step(502): len = 4774.9, overlap = 24.9063
PHY-3002 : Step(503): len = 4444.6, overlap = 24.6563
PHY-3002 : Step(504): len = 4498.4, overlap = 24.6563
PHY-3002 : Step(505): len = 4662.8, overlap = 24.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67931e-05
PHY-3002 : Step(506): len = 4939.4, overlap = 23.5
PHY-3002 : Step(507): len = 5133.8, overlap = 22.9375
PHY-3002 : Step(508): len = 5637.5, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.35862e-05
PHY-3002 : Step(509): len = 5749, overlap = 21.75
PHY-3002 : Step(510): len = 5889.9, overlap = 21.625
PHY-3002 : Step(511): len = 6290.5, overlap = 11.8125
PHY-3002 : Step(512): len = 6433.2, overlap = 11
PHY-3002 : Step(513): len = 6449.7, overlap = 10.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.71725e-05
PHY-3002 : Step(514): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(515): len = 6642.8, overlap = 11.1563
PHY-3002 : Step(516): len = 6507.7, overlap = 11.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(517): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(518): len = 6904.5, overlap = 11.4375
PHY-3002 : Step(519): len = 6714.9, overlap = 11.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250442
PHY-3002 : Step(520): len = 6924, overlap = 11.75
PHY-3002 : Step(521): len = 7008.9, overlap = 11.7188
PHY-3002 : Step(522): len = 7008.9, overlap = 11.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000500885
PHY-3002 : Step(523): len = 7087.9, overlap = 11.25
PHY-3002 : Step(524): len = 7112.6, overlap = 11.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00100177
PHY-3002 : Step(525): len = 7196.9, overlap = 10.75
PHY-3002 : Step(526): len = 7229.8, overlap = 10.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13248, over cnt = 35(0%), over = 43, worst = 2
PHY-1002 : len = 13648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 13784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038464s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (203.1%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 0.00, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.117102s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (133.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2087, tnet num: 493, tinst num: 490, tnode num: 2566, tedge num: 3177.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.112877s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.267660s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.9%)

OPT-1001 : End physical optimization;  0.278198s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (117.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 57 remaining SEQ's ...
SYN-4005 : Packed 55 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 295/314 primitive instances ...
PHY-3001 : End packing;  0.060566s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-3001 : design contains 190 instances, 173 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7383.6, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89883e-05
PHY-3002 : Step(527): len = 6845, overlap = 15.25
PHY-3002 : Step(528): len = 6763, overlap = 15.5
PHY-3002 : Step(529): len = 6688.2, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.79765e-05
PHY-3002 : Step(530): len = 6989.8, overlap = 16.5
PHY-3002 : Step(531): len = 7099.1, overlap = 15.75
PHY-3002 : Step(532): len = 7099.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115953
PHY-3002 : Step(533): len = 7314, overlap = 14.5
PHY-3002 : Step(534): len = 7405.5, overlap = 13.5
PHY-3002 : Step(535): len = 7489.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030114s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (155.7%)

PHY-3001 : Trial Legalized: Len = 10726.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872044
PHY-3002 : Step(536): len = 9456.2, overlap = 1.25
PHY-3002 : Step(537): len = 8928.4, overlap = 3
PHY-3002 : Step(538): len = 8643.2, overlap = 5.75
PHY-3002 : Step(539): len = 8507.5, overlap = 5
PHY-3002 : Step(540): len = 8325.4, overlap = 5.5
PHY-3002 : Step(541): len = 8279, overlap = 6
PHY-3002 : Step(542): len = 8283.2, overlap = 5.25
PHY-3002 : Step(543): len = 8270.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174409
PHY-3002 : Step(544): len = 8254.9, overlap = 6
PHY-3002 : Step(545): len = 8252.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9618.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007128s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.2%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 9834.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034492s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.121470s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (128.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1901, tnet num: 371, tinst num: 190, tnode num: 2287, tedge num: 3111.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.104503s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (119.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.273460s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (120.0%)

OPT-1001 : End physical optimization;  0.281903s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (116.4%)

RUN-1003 : finish command "place" in  3.426056s wall, 3.796875s user + 1.718750s system = 5.515625s CPU (161.0%)

RUN-1004 : used memory is 667 MB, reserved memory is 671 MB, peak memory is 1004 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 192 instances
RUN-1001 : 86 mslices, 87 lslices, 16 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 155 nets have 2 pins
RUN-1001 : 153 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 18320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 18360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030150s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.108981s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024632s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (190.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 95% nets.
PHY-1002 : len = 41520, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.299525s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (140.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.015018s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (208.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 41696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.008696s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 41712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41712
PHY-1001 : End DR Iter 3; 0.008772s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (356.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.681253s wall, 1.718750s user + 0.218750s system = 1.937500s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.901200s wall, 1.968750s user + 0.218750s system = 2.187500s CPU (115.1%)

RUN-1004 : used memory is 697 MB, reserved memory is 698 MB, peak memory is 1026 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      331   out of  19600    1.69%
#reg                      180   out of  19600    0.92%
#le                       333
  #lut only               153   out of    333   45.95%
  #reg only                 2   out of    333    0.60%
  #lut&reg                178   out of    333   53.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT        J11        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT        E10        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        H15        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         C8        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A3        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT         B1        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         G3        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        M10        LVCMOS25           8            N/A        NONE    
    Row[2]       OUTPUT        T15        LVCMOS25           8            N/A        NONE    
    Row[1]       OUTPUT         M7        LVCMOS25           8            N/A        NONE    
    Row[0]       OUTPUT        K14        LVCMOS25           8            N/A        NONE    
    SWDIO         INOUT        G16        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |333   |331    |0      |180    |0      |0      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       138   
    #2         2        83   
    #3         3        49   
    #4         4        21   
    #5        5-10      35   
    #6       11-50      27   
  Average     3.94           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.258598s wall, 1.203125s user + 0.125000s system = 1.328125s CPU (105.5%)

RUN-1004 : used memory is 697 MB, reserved memory is 698 MB, peak memory is 1026 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3845
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 269 valid insts, and 11657 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  1.364947s wall, 4.625000s user + 0.109375s system = 4.734375s CPU (346.9%)

RUN-1004 : used memory is 698 MB, reserved memory is 699 MB, peak memory is 1026 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.853412s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (104.0%)

RUN-1004 : used memory is 697 MB, reserved memory is 695 MB, peak memory is 1026 MB
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.956017s wall, 3.796875s user + 0.328125s system = 4.125000s CPU (104.3%)

RUN-1004 : used memory is 698 MB, reserved memory is 695 MB, peak memory is 1026 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.766793s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (98.2%)

RUN-1004 : used memory is 702 MB, reserved memory is 698 MB, peak memory is 1026 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.67), #lev = 4 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 189 (3.66), #lev = 4 (2.82)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 191 LUTs, name keeping = 71%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4710 (3.75), #lev = 19 (9.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4823 (3.73), #lev = 15 (8.29)
SYN-3001 : Logic optimization runtime opt =   1.00 sec, map = 11054.71 sec
SYN-3001 : Mapper mapped 18626 instances into 4823 LUTs, name keeping = 34%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5220
  #lut4                  4099
  #lut5                   915
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5220   out of  19600   26.63%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5014   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |4823   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  13.384215s wall, 13.468750s user + 0.156250s system = 13.625000s CPU (101.8%)

RUN-1004 : used memory is 709 MB, reserved memory is 699 MB, peak memory is 1026 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.231764s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (101.5%)

RUN-1004 : used memory is 734 MB, reserved memory is 729 MB, peak memory is 1026 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6544 instances
RUN-1001 : 5012 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6826 nets
RUN-1001 : 3630 nets have 2 pins
RUN-1001 : 2265 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 233 nets have [11 - 20] pins
RUN-1001 : 189 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6542 instances, 5012 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57928e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6542.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(546): len = 1.26522e+06, overlap = 78.75
PHY-3002 : Step(547): len = 972791, overlap = 84.9375
PHY-3002 : Step(548): len = 643858, overlap = 135.313
PHY-3002 : Step(549): len = 543491, overlap = 189.031
PHY-3002 : Step(550): len = 389434, overlap = 226.188
PHY-3002 : Step(551): len = 355001, overlap = 253.938
PHY-3002 : Step(552): len = 289321, overlap = 265
PHY-3002 : Step(553): len = 273778, overlap = 275.906
PHY-3002 : Step(554): len = 249315, overlap = 295.063
PHY-3002 : Step(555): len = 238255, overlap = 307.188
PHY-3002 : Step(556): len = 214915, overlap = 339.969
PHY-3002 : Step(557): len = 192307, overlap = 351.313
PHY-3002 : Step(558): len = 179995, overlap = 364.625
PHY-3002 : Step(559): len = 169559, overlap = 373.563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.4465e-06
PHY-3002 : Step(560): len = 167043, overlap = 368.125
PHY-3002 : Step(561): len = 171132, overlap = 371.063
PHY-3002 : Step(562): len = 172927, overlap = 358.094
PHY-3002 : Step(563): len = 172289, overlap = 349.438
PHY-3002 : Step(564): len = 170223, overlap = 351.813
PHY-3002 : Step(565): len = 170865, overlap = 353.188
PHY-3002 : Step(566): len = 165362, overlap = 348.094
PHY-3002 : Step(567): len = 165890, overlap = 337.969
PHY-3002 : Step(568): len = 165026, overlap = 333.313
PHY-3002 : Step(569): len = 165436, overlap = 335.375
PHY-3002 : Step(570): len = 167789, overlap = 334.844
PHY-3002 : Step(571): len = 165657, overlap = 331.656
PHY-3002 : Step(572): len = 166579, overlap = 328.031
PHY-3002 : Step(573): len = 165278, overlap = 325.656
PHY-3002 : Step(574): len = 165173, overlap = 324.375
PHY-3002 : Step(575): len = 163609, overlap = 322.5
PHY-3002 : Step(576): len = 163354, overlap = 321.031
PHY-3002 : Step(577): len = 162247, overlap = 325.844
PHY-3002 : Step(578): len = 161368, overlap = 324.5
PHY-3002 : Step(579): len = 161192, overlap = 325.656
PHY-3002 : Step(580): len = 159695, overlap = 327.031
PHY-3002 : Step(581): len = 159328, overlap = 323.625
PHY-3002 : Step(582): len = 158840, overlap = 328.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.893e-06
PHY-3002 : Step(583): len = 160347, overlap = 327.625
PHY-3002 : Step(584): len = 161174, overlap = 324.719
PHY-3002 : Step(585): len = 164754, overlap = 304.75
PHY-3002 : Step(586): len = 166526, overlap = 291.625
PHY-3002 : Step(587): len = 168196, overlap = 290.563
PHY-3002 : Step(588): len = 171539, overlap = 285.094
PHY-3002 : Step(589): len = 177219, overlap = 259.188
PHY-3002 : Step(590): len = 183279, overlap = 243.25
PHY-3002 : Step(591): len = 188175, overlap = 228.219
PHY-3002 : Step(592): len = 190448, overlap = 224.469
PHY-3002 : Step(593): len = 193879, overlap = 221.75
PHY-3002 : Step(594): len = 196561, overlap = 219.5
PHY-3002 : Step(595): len = 194606, overlap = 223.656
PHY-3002 : Step(596): len = 194637, overlap = 223.219
PHY-3002 : Step(597): len = 193814, overlap = 228.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.786e-06
PHY-3002 : Step(598): len = 195444, overlap = 225.438
PHY-3002 : Step(599): len = 196088, overlap = 222.75
PHY-3002 : Step(600): len = 198721, overlap = 219.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020332s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 528856, over cnt = 2169(6%), over = 6079, worst = 20
PHY-1002 : len = 540856, over cnt = 2081(5%), over = 5247, worst = 14
PHY-1002 : len = 662680, over cnt = 1689(4%), over = 3499, worst = 11
PHY-1002 : len = 769480, over cnt = 1203(3%), over = 2145, worst = 9
PHY-1002 : len = 902960, over cnt = 712(2%), over = 1300, worst = 9
PHY-1001 : End global iterations;  1.963181s wall, 2.687500s user + 0.000000s system = 2.687500s CPU (136.9%)

PHY-1001 : Congestion index: top1 = 97.50, top5 = 84.38, top10 = 71.25, top15 = 55.63.
PHY-3001 : End congestion estimation;  2.131998s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (133.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.86773e-07
PHY-3002 : Step(601): len = 192961, overlap = 265.219
PHY-3002 : Step(602): len = 190626, overlap = 286.281
PHY-3002 : Step(603): len = 181449, overlap = 305.125
PHY-3002 : Step(604): len = 172868, overlap = 333.781
PHY-3002 : Step(605): len = 155741, overlap = 363.75
PHY-3002 : Step(606): len = 147942, overlap = 385.938
PHY-3002 : Step(607): len = 142403, overlap = 396.844
PHY-3002 : Step(608): len = 142070, overlap = 397.656
PHY-3002 : Step(609): len = 136241, overlap = 399.25
PHY-3002 : Step(610): len = 133793, overlap = 402.656
PHY-3002 : Step(611): len = 133095, overlap = 404.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57355e-06
PHY-3002 : Step(612): len = 135179, overlap = 400.5
PHY-3002 : Step(613): len = 136034, overlap = 400.219
PHY-3002 : Step(614): len = 144873, overlap = 390.313
PHY-3002 : Step(615): len = 146811, overlap = 389
PHY-3002 : Step(616): len = 147172, overlap = 386.438
PHY-3002 : Step(617): len = 148430, overlap = 383.969
PHY-3002 : Step(618): len = 148277, overlap = 379.406
PHY-3002 : Step(619): len = 148657, overlap = 376.563
PHY-3002 : Step(620): len = 149560, overlap = 375.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14709e-06
PHY-3002 : Step(621): len = 154523, overlap = 362.594
PHY-3002 : Step(622): len = 157993, overlap = 359.313
PHY-3002 : Step(623): len = 170233, overlap = 339.625
PHY-3002 : Step(624): len = 177512, overlap = 321.5
PHY-3002 : Step(625): len = 175454, overlap = 315.781
PHY-3002 : Step(626): len = 173167, overlap = 303.594
PHY-3002 : Step(627): len = 173317, overlap = 302.625
PHY-3002 : Step(628): len = 170900, overlap = 301.156
PHY-3002 : Step(629): len = 170665, overlap = 301.313
PHY-3002 : Step(630): len = 171185, overlap = 301.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.29418e-06
PHY-3002 : Step(631): len = 182858, overlap = 283.469
PHY-3002 : Step(632): len = 186867, overlap = 278.344
PHY-3002 : Step(633): len = 199842, overlap = 250.563
PHY-3002 : Step(634): len = 205298, overlap = 238.875
PHY-3002 : Step(635): len = 210379, overlap = 220.313
PHY-3002 : Step(636): len = 211614, overlap = 198.813
PHY-3002 : Step(637): len = 210943, overlap = 191.313
PHY-3002 : Step(638): len = 211461, overlap = 185.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.25884e-05
PHY-3002 : Step(639): len = 222157, overlap = 169.063
PHY-3002 : Step(640): len = 226379, overlap = 163.25
PHY-3002 : Step(641): len = 237362, overlap = 135.969
PHY-3002 : Step(642): len = 242885, overlap = 122.906
PHY-3002 : Step(643): len = 249181, overlap = 98.9063
PHY-3002 : Step(644): len = 252065, overlap = 82.6563
PHY-3002 : Step(645): len = 250518, overlap = 74.5
PHY-3002 : Step(646): len = 250596, overlap = 73.4688
PHY-3002 : Step(647): len = 248802, overlap = 73.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.51767e-05
PHY-3002 : Step(648): len = 269899, overlap = 54.9688
PHY-3002 : Step(649): len = 278205, overlap = 53.1875
PHY-3002 : Step(650): len = 287014, overlap = 44.4063
PHY-3002 : Step(651): len = 291978, overlap = 31.3125
PHY-3002 : Step(652): len = 290017, overlap = 27.7188
PHY-3002 : Step(653): len = 288121, overlap = 31.4688
PHY-3002 : Step(654): len = 286083, overlap = 30.9375
PHY-3002 : Step(655): len = 285783, overlap = 30.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.03535e-05
PHY-3002 : Step(656): len = 300943, overlap = 19.3438
PHY-3002 : Step(657): len = 312245, overlap = 13
PHY-3002 : Step(658): len = 316601, overlap = 10.4375
PHY-3002 : Step(659): len = 318416, overlap = 9.78125
PHY-3002 : Step(660): len = 317089, overlap = 5.6875
PHY-3002 : Step(661): len = 316607, overlap = 6.21875
PHY-3002 : Step(662): len = 316138, overlap = 5.03125
PHY-3002 : Step(663): len = 317168, overlap = 5.0625
PHY-3002 : Step(664): len = 317882, overlap = 5.28125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000100707
PHY-3002 : Step(665): len = 333560, overlap = 2.0625
PHY-3002 : Step(666): len = 340935, overlap = 1.8125
PHY-3002 : Step(667): len = 347784, overlap = 1
PHY-3002 : Step(668): len = 352076, overlap = 2.375
PHY-3002 : Step(669): len = 349823, overlap = 3.25
PHY-3002 : Step(670): len = 349300, overlap = 3.8125
PHY-3002 : Step(671): len = 348356, overlap = 5.8125
PHY-3002 : Step(672): len = 349713, overlap = 5.625
PHY-3002 : Step(673): len = 350005, overlap = 5.34375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000201414
PHY-3002 : Step(674): len = 359670, overlap = 6.28125
PHY-3002 : Step(675): len = 366395, overlap = 6.4375
PHY-3002 : Step(676): len = 370788, overlap = 5.90625
PHY-3002 : Step(677): len = 370797, overlap = 2.125
PHY-3002 : Step(678): len = 370184, overlap = 1.75
PHY-3002 : Step(679): len = 369561, overlap = 3.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000375621
PHY-3002 : Step(680): len = 376913, overlap = 3.1875
PHY-3002 : Step(681): len = 381832, overlap = 2.25
PHY-3002 : Step(682): len = 386032, overlap = 1.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000751241
PHY-3002 : Step(683): len = 390227, overlap = 2.1875
PHY-3002 : Step(684): len = 396541, overlap = 2.25
PHY-3002 : Step(685): len = 409198, overlap = 2.25
PHY-3002 : Step(686): len = 411320, overlap = 3
PHY-3002 : Step(687): len = 411277, overlap = 2.5625
PHY-3002 : Step(688): len = 410899, overlap = 0.75
PHY-3002 : Step(689): len = 409426, overlap = 0.75
PHY-3002 : Step(690): len = 408222, overlap = 0.75
PHY-3002 : Step(691): len = 406326, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.10383e+06, over cnt = 439(1%), over = 640, worst = 7
PHY-1002 : len = 1.10862e+06, over cnt = 264(0%), over = 356, worst = 5
PHY-1002 : len = 1.11127e+06, over cnt = 157(0%), over = 196, worst = 5
PHY-1002 : len = 1.10874e+06, over cnt = 90(0%), over = 106, worst = 3
PHY-1002 : len = 1.09976e+06, over cnt = 50(0%), over = 57, worst = 2
PHY-1001 : End global iterations;  0.426131s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (245.7%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 43.13, top10 = 38.75, top15 = 34.38.
PHY-3001 : End congestion estimation;  0.591173s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (206.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170718
PHY-3002 : Step(692): len = 402268, overlap = 6.25
PHY-3002 : Step(693): len = 399048, overlap = 5.90625
PHY-3002 : Step(694): len = 385448, overlap = 9.1875
PHY-3002 : Step(695): len = 377497, overlap = 6.1875
PHY-3002 : Step(696): len = 366635, overlap = 6
PHY-3002 : Step(697): len = 357094, overlap = 8.5625
PHY-3002 : Step(698): len = 349573, overlap = 9.4375
PHY-3002 : Step(699): len = 344276, overlap = 10.1875
PHY-3002 : Step(700): len = 341786, overlap = 9.0625
PHY-3002 : Step(701): len = 338189, overlap = 7.375
PHY-3002 : Step(702): len = 337064, overlap = 8.25
PHY-3002 : Step(703): len = 334693, overlap = 11.125
PHY-3002 : Step(704): len = 333261, overlap = 13.0625
PHY-3002 : Step(705): len = 333053, overlap = 12.5313
PHY-3002 : Step(706): len = 331662, overlap = 13.25
PHY-3002 : Step(707): len = 331222, overlap = 12.5313
PHY-3002 : Step(708): len = 329334, overlap = 11.6875
PHY-3002 : Step(709): len = 328094, overlap = 10.0938
PHY-3002 : Step(710): len = 327437, overlap = 10.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000341436
PHY-3002 : Step(711): len = 332888, overlap = 5.84375
PHY-3002 : Step(712): len = 338068, overlap = 5.9375
PHY-3002 : Step(713): len = 343680, overlap = 5.8125
PHY-3002 : Step(714): len = 343203, overlap = 5.21875
PHY-3002 : Step(715): len = 343052, overlap = 4.9375
PHY-3002 : Step(716): len = 343227, overlap = 5.21875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 94.91 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 957952, over cnt = 408(1%), over = 551, worst = 4
PHY-1002 : len = 961064, over cnt = 263(0%), over = 343, worst = 3
PHY-1002 : len = 962440, over cnt = 161(0%), over = 211, worst = 3
PHY-1002 : len = 962632, over cnt = 120(0%), over = 159, worst = 3
PHY-1002 : len = 959496, over cnt = 86(0%), over = 114, worst = 3
PHY-1001 : End global iterations;  0.336634s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (283.1%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 47.50, top10 = 41.25, top15 = 38.75.
PHY-1001 : End incremental global routing;  0.492733s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (225.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 31089, tnet num: 6824, tinst num: 6542, tnode num: 35473, tedge num: 50413.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.389267s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.353106s wall, 1.921875s user + 0.062500s system = 1.984375s CPU (146.7%)

OPT-1001 : End physical optimization;  1.420900s wall, 1.984375s user + 0.078125s system = 2.062500s CPU (145.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5012 LUT to BLE ...
SYN-4008 : Packed 5012 LUT and 576 SEQ to BLE.
SYN-4003 : Packing 823 remaining SEQ's ...
SYN-4005 : Packed 822 SEQ with LUT/SLICE
SYN-4006 : 3615 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5013/5146 primitive instances ...
PHY-3001 : End packing;  0.903210s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2926 instances
RUN-1001 : 1433 mslices, 1434 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6403 nets
RUN-1001 : 2917 nets have 2 pins
RUN-1001 : 2461 nets have [3 - 5] pins
RUN-1001 : 575 nets have [6 - 10] pins
RUN-1001 : 252 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2924 instances, 2867 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 356154, Over = 36.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 978944, over cnt = 397(1%), over = 494, worst = 3
PHY-1002 : len = 981272, over cnt = 257(0%), over = 305, worst = 3
PHY-1002 : len = 982800, over cnt = 135(0%), over = 164, worst = 3
PHY-1002 : len = 981496, over cnt = 94(0%), over = 111, worst = 2
PHY-1002 : len = 980776, over cnt = 86(0%), over = 103, worst = 2
PHY-1001 : End global iterations;  0.349474s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (187.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 47.50, top10 = 42.50, top15 = 38.13.
PHY-3001 : End congestion estimation;  0.542571s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (158.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02135e-05
PHY-3002 : Step(717): len = 343519, overlap = 50.5
PHY-3002 : Step(718): len = 334406, overlap = 60.5
PHY-3002 : Step(719): len = 321802, overlap = 73
PHY-3002 : Step(720): len = 313838, overlap = 74.5
PHY-3002 : Step(721): len = 308258, overlap = 82.75
PHY-3002 : Step(722): len = 305260, overlap = 93
PHY-3002 : Step(723): len = 300644, overlap = 94.75
PHY-3002 : Step(724): len = 297724, overlap = 102.5
PHY-3002 : Step(725): len = 295968, overlap = 107.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.0427e-05
PHY-3002 : Step(726): len = 312271, overlap = 77.75
PHY-3002 : Step(727): len = 326421, overlap = 64.25
PHY-3002 : Step(728): len = 325848, overlap = 57.75
PHY-3002 : Step(729): len = 326717, overlap = 51.5
PHY-3002 : Step(730): len = 329020, overlap = 48.25
PHY-3002 : Step(731): len = 331327, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120854
PHY-3002 : Step(732): len = 346171, overlap = 38.75
PHY-3002 : Step(733): len = 362940, overlap = 30.25
PHY-3002 : Step(734): len = 368050, overlap = 33
PHY-3002 : Step(735): len = 371649, overlap = 27.25
PHY-3002 : Step(736): len = 375817, overlap = 23.5
PHY-3002 : Step(737): len = 379157, overlap = 23.75
PHY-3002 : Step(738): len = 382385, overlap = 22.25
PHY-3002 : Step(739): len = 383904, overlap = 19.75
PHY-3002 : Step(740): len = 384653, overlap = 16
PHY-3002 : Step(741): len = 385814, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000239338
PHY-3002 : Step(742): len = 394669, overlap = 17.25
PHY-3002 : Step(743): len = 405525, overlap = 12.25
PHY-3002 : Step(744): len = 409486, overlap = 11.5
PHY-3002 : Step(745): len = 411362, overlap = 10.75
PHY-3002 : Step(746): len = 414199, overlap = 12.75
PHY-3002 : Step(747): len = 416608, overlap = 10
PHY-3002 : Step(748): len = 418131, overlap = 6.75
PHY-3002 : Step(749): len = 420038, overlap = 6
PHY-3002 : Step(750): len = 420758, overlap = 6.5
PHY-3002 : Step(751): len = 420938, overlap = 7
PHY-3002 : Step(752): len = 420587, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000460501
PHY-3002 : Step(753): len = 426414, overlap = 8.5
PHY-3002 : Step(754): len = 433928, overlap = 8
PHY-3002 : Step(755): len = 436770, overlap = 6.75
PHY-3002 : Step(756): len = 438265, overlap = 6.25
PHY-3002 : Step(757): len = 439290, overlap = 7
PHY-3002 : Step(758): len = 439824, overlap = 6.5
PHY-3002 : Step(759): len = 439742, overlap = 6.5
PHY-3002 : Step(760): len = 440612, overlap = 6.25
PHY-3002 : Step(761): len = 442157, overlap = 6.75
PHY-3002 : Step(762): len = 442315, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000921003
PHY-3002 : Step(763): len = 444783, overlap = 7.75
PHY-3002 : Step(764): len = 448770, overlap = 6.5
PHY-3002 : Step(765): len = 450003, overlap = 6.25
PHY-3002 : Step(766): len = 449791, overlap = 5.5
PHY-3002 : Step(767): len = 449727, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.049911s wall, 2.312500s user + 2.062500s system = 4.375000s CPU (143.4%)

PHY-3001 : Trial Legalized: Len = 461255
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28016e+06, over cnt = 183(0%), over = 200, worst = 2
PHY-1002 : len = 1.28117e+06, over cnt = 104(0%), over = 107, worst = 2
PHY-1002 : len = 1.28141e+06, over cnt = 55(0%), over = 55, worst = 1
PHY-1002 : len = 1.28091e+06, over cnt = 32(0%), over = 32, worst = 1
PHY-1002 : len = 1.28081e+06, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End global iterations;  0.395718s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (272.4%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 46.88, top10 = 40.00, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.604828s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (214.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120225
PHY-3002 : Step(768): len = 437365, overlap = 6
PHY-3002 : Step(769): len = 426410, overlap = 10
PHY-3002 : Step(770): len = 419299, overlap = 11.25
PHY-3002 : Step(771): len = 414340, overlap = 12
PHY-3002 : Step(772): len = 411189, overlap = 12.5
PHY-3002 : Step(773): len = 407975, overlap = 12.5
PHY-3002 : Step(774): len = 405793, overlap = 14
PHY-3002 : Step(775): len = 404589, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-3001 : Legalized: Len = 412380, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016274s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.0%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 412474, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.15978e+06, over cnt = 194(0%), over = 219, worst = 3
PHY-1002 : len = 1.16109e+06, over cnt = 100(0%), over = 108, worst = 2
PHY-1002 : len = 1.16162e+06, over cnt = 38(0%), over = 39, worst = 2
PHY-1002 : len = 1.1614e+06, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 1.16134e+06, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  0.362913s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (266.9%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 41.25, top15 = 37.50.
PHY-1001 : End incremental global routing;  0.540170s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (211.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 31034, tnet num: 6401, tinst num: 2924, tnode num: 34826, tedge num: 51925.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.733807s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.041900s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (130.1%)

OPT-1001 : End physical optimization;  2.107217s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (129.8%)

RUN-1003 : finish command "place" in  22.493710s wall, 42.421875s user + 7.468750s system = 49.890625s CPU (221.8%)

RUN-1004 : used memory is 846 MB, reserved memory is 844 MB, peak memory is 1026 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     5544   out of  19600   28.29%
#reg                     1399   out of  19600    7.14%
#le                      5545
  #lut only              4146   out of   5545   74.77%
  #reg only                 1   out of   5545    0.02%
  #lut&reg               1398   out of   5545   25.21%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS25          N/A           N/A        NONE    
    Col[2]        INPUT         P1        LVCMOS25          N/A           N/A        NONE    
    Col[1]        INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    Col[0]        INPUT         F5        LVCMOS25          N/A           N/A        NONE    
     RSTn         INPUT         F7        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT         T8        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT         F6        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        L10        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         H3        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        N12        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         H4        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS25           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS25           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT        R11        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5545  |5470   |74     |1403   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 2926 instances
RUN-1001 : 1433 mslices, 1434 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6403 nets
RUN-1001 : 2917 nets have 2 pins
RUN-1001 : 2461 nets have [3 - 5] pins
RUN-1001 : 575 nets have [6 - 10] pins
RUN-1001 : 252 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.15978e+06, over cnt = 194(0%), over = 219, worst = 3
PHY-1002 : len = 1.16109e+06, over cnt = 100(0%), over = 108, worst = 2
PHY-1002 : len = 1.16142e+06, over cnt = 40(0%), over = 41, worst = 2
PHY-1002 : len = 1.15585e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.1542e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354011s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (269.2%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 41.25, top15 = 37.50.
PHY-1001 : End global routing;  0.717648s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (182.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 69648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.074326s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 69648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.49053e+06, over cnt = 256(0%), over = 256, worst = 1
PHY-1001 : End Routed; 16.681721s wall, 30.468750s user + 0.343750s system = 30.812500s CPU (184.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.48119e+06, over cnt = 100(0%), over = 100, worst = 1
PHY-1001 : End DR Iter 1; 0.668706s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (107.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.48063e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 2; 0.198630s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (133.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.48066e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.091863s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.4805e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.4805e+06
PHY-1001 : End DR Iter 4; 0.081020s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net u_logic/SWCLKTCK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  22.041643s wall, 35.812500s user + 0.531250s system = 36.343750s CPU (164.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  23.131806s wall, 37.453125s user + 0.531250s system = 37.984375s CPU (164.2%)

RUN-1004 : used memory is 911 MB, reserved memory is 911 MB, peak memory is 1251 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     5544   out of  19600   28.29%
#reg                     1399   out of  19600    7.14%
#le                      5545
  #lut only              4146   out of   5545   74.77%
  #reg only                 1   out of   5545    0.02%
  #lut&reg               1398   out of   5545   25.21%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS25          N/A           N/A        NONE    
    Col[2]        INPUT         P1        LVCMOS25          N/A           N/A        NONE    
    Col[1]        INPUT        D16        LVCMOS25          N/A           N/A        NONE    
    Col[0]        INPUT         F5        LVCMOS25          N/A           N/A        NONE    
     RSTn         INPUT         F7        LVCMOS25          N/A           N/A        NONE    
    SWCLK         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
  System_clk      INPUT         F9        LVCMOS25          N/A           N/A        NONE    
    LED[7]       OUTPUT         M1        LVCMOS25           8            N/A        NONE    
    LED[6]       OUTPUT         T8        LVCMOS25           8            N/A        NONE    
    LED[5]       OUTPUT         F6        LVCMOS25           8            N/A        NONE    
    LED[4]       OUTPUT        L10        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         H3        LVCMOS25           8            N/A        NONE    
    LED[2]       OUTPUT         A6        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        N12        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         H4        LVCMOS25           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS25           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS25           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT        R11        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5545  |5470   |74     |1403   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2897  
    #2          2       1534  
    #3          3       500   
    #4          4       427   
    #5        5-10      599   
    #6        11-50     400   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.68            

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.600894s wall, 2.531250s user + 0.078125s system = 2.609375s CPU (100.3%)

RUN-1004 : used memory is 912 MB, reserved memory is 911 MB, peak memory is 1251 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 2926
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6403, pip num: 87037
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2765 valid insts, and 227989 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  11.510573s wall, 82.234375s user + 0.296875s system = 82.531250s CPU (717.0%)

RUN-1004 : used memory is 957 MB, reserved memory is 953 MB, peak memory is 1251 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.971512s wall, 3.000000s user + 0.140625s system = 3.140625s CPU (105.7%)

RUN-1004 : used memory is 768 MB, reserved memory is 794 MB, peak memory is 1251 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-8052 ERROR: Cannot find pin clk in the model CortexM0_SoC.
USR-8168 ERROR: Line: 4, set_pin_assignment	{ clk }	{ LOCATION = R7; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc ../../week1/M0.adc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.699856s wall, 2.734375s user + 0.062500s system = 2.796875s CPU (103.6%)

RUN-1004 : used memory is 819 MB, reserved memory is 849 MB, peak memory is 1251 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin Col[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.912412s wall, 3.843750s user + 0.218750s system = 4.062500s CPU (103.8%)

RUN-1004 : used memory is 823 MB, reserved memory is 850 MB, peak memory is 1251 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.019771s wall, 1.640625s user + 0.125000s system = 1.765625s CPU (87.4%)

RUN-1004 : used memory is 825 MB, reserved memory is 850 MB, peak memory is 1251 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.50), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.05 sec, map = 11214.47 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3628
  #lut5                  1735
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  15.333068s wall, 15.390625s user + 0.125000s system = 15.515625s CPU (101.2%)

RUN-1004 : used memory is 924 MB, reserved memory is 934 MB, peak memory is 1251 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.300378s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (100.5%)

RUN-1004 : used memory is 931 MB, reserved memory is 940 MB, peak memory is 1251 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33476, tnet num: 7170, tinst num: 6888, tnode num: 37860, tedge num: 54495.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.693195s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (103.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71437e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(776): len = 1.51615e+06, overlap = 78.75
PHY-3002 : Step(777): len = 1.32495e+06, overlap = 78.75
PHY-3002 : Step(778): len = 1.21933e+06, overlap = 78.75
PHY-3002 : Step(779): len = 1.13417e+06, overlap = 74.75
PHY-3002 : Step(780): len = 1.11949e+06, overlap = 79.4375
PHY-3002 : Step(781): len = 1.10431e+06, overlap = 79.8125
PHY-3002 : Step(782): len = 1.08873e+06, overlap = 78.2813
PHY-3002 : Step(783): len = 992601, overlap = 101.188
PHY-3002 : Step(784): len = 898508, overlap = 110.531
PHY-3002 : Step(785): len = 878302, overlap = 108
PHY-3002 : Step(786): len = 863618, overlap = 115.063
PHY-3002 : Step(787): len = 850880, overlap = 119.344
PHY-3002 : Step(788): len = 827083, overlap = 127.094
PHY-3002 : Step(789): len = 816245, overlap = 130.938
PHY-3002 : Step(790): len = 808816, overlap = 132.063
PHY-3002 : Step(791): len = 761401, overlap = 156.594
PHY-3002 : Step(792): len = 744123, overlap = 164.563
PHY-3002 : Step(793): len = 733657, overlap = 167.094
PHY-3002 : Step(794): len = 728889, overlap = 167.125
PHY-3002 : Step(795): len = 714181, overlap = 172.688
PHY-3002 : Step(796): len = 706167, overlap = 180.281
PHY-3002 : Step(797): len = 703374, overlap = 181.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10781e-05
PHY-3002 : Step(798): len = 721492, overlap = 173.625
PHY-3002 : Step(799): len = 715753, overlap = 167.875
PHY-3002 : Step(800): len = 711130, overlap = 165.594
PHY-3002 : Step(801): len = 709121, overlap = 160.344
PHY-3002 : Step(802): len = 704247, overlap = 159.906
PHY-3002 : Step(803): len = 701373, overlap = 166.281
PHY-3002 : Step(804): len = 697540, overlap = 162
PHY-3002 : Step(805): len = 694279, overlap = 163.5
PHY-3002 : Step(806): len = 690666, overlap = 162
PHY-3002 : Step(807): len = 687321, overlap = 164.719
PHY-3002 : Step(808): len = 683640, overlap = 162.281
PHY-3002 : Step(809): len = 678906, overlap = 163.031
PHY-3002 : Step(810): len = 675431, overlap = 157
PHY-3002 : Step(811): len = 672479, overlap = 160.5
PHY-3002 : Step(812): len = 664716, overlap = 160.969
PHY-3002 : Step(813): len = 660167, overlap = 162.156
PHY-3002 : Step(814): len = 658465, overlap = 159.938
PHY-3002 : Step(815): len = 642209, overlap = 159.438
PHY-3002 : Step(816): len = 625426, overlap = 160.75
PHY-3002 : Step(817): len = 622460, overlap = 163.406
PHY-3002 : Step(818): len = 620617, overlap = 161.031
PHY-3002 : Step(819): len = 614797, overlap = 165.219
PHY-3002 : Step(820): len = 610899, overlap = 163.906
PHY-3002 : Step(821): len = 606972, overlap = 164.75
PHY-3002 : Step(822): len = 604864, overlap = 167.406
PHY-3002 : Step(823): len = 599808, overlap = 171.5
PHY-3002 : Step(824): len = 596787, overlap = 167.063
PHY-3002 : Step(825): len = 593705, overlap = 169.281
PHY-3002 : Step(826): len = 590750, overlap = 172.656
PHY-3002 : Step(827): len = 586586, overlap = 178.156
PHY-3002 : Step(828): len = 582974, overlap = 174.438
PHY-3002 : Step(829): len = 579721, overlap = 177.813
PHY-3002 : Step(830): len = 575490, overlap = 178.281
PHY-3002 : Step(831): len = 572713, overlap = 178.281
PHY-3002 : Step(832): len = 569757, overlap = 179
PHY-3002 : Step(833): len = 563790, overlap = 170.5
PHY-3002 : Step(834): len = 559738, overlap = 168.813
PHY-3002 : Step(835): len = 557873, overlap = 166.781
PHY-3002 : Step(836): len = 551583, overlap = 168.625
PHY-3002 : Step(837): len = 540944, overlap = 171.563
PHY-3002 : Step(838): len = 538184, overlap = 169.875
PHY-3002 : Step(839): len = 536537, overlap = 163.5
PHY-3002 : Step(840): len = 533413, overlap = 171.094
PHY-3002 : Step(841): len = 532752, overlap = 170.938
PHY-3002 : Step(842): len = 531302, overlap = 168.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.21562e-05
PHY-3002 : Step(843): len = 532557, overlap = 167.875
PHY-3002 : Step(844): len = 536025, overlap = 162.313
PHY-3002 : Step(845): len = 539191, overlap = 154.063
PHY-3002 : Step(846): len = 540814, overlap = 150.875
PHY-3002 : Step(847): len = 541402, overlap = 150.781
PHY-3002 : Step(848): len = 542967, overlap = 152.625
PHY-3002 : Step(849): len = 546097, overlap = 145.875
PHY-3002 : Step(850): len = 547252, overlap = 138.813
PHY-3002 : Step(851): len = 547657, overlap = 131.781
PHY-3002 : Step(852): len = 553085, overlap = 118.719
PHY-3002 : Step(853): len = 554325, overlap = 116.531
PHY-3002 : Step(854): len = 554119, overlap = 118.063
PHY-3002 : Step(855): len = 552800, overlap = 113.813
PHY-3002 : Step(856): len = 552944, overlap = 113.469
PHY-3002 : Step(857): len = 553352, overlap = 115.938
PHY-3002 : Step(858): len = 553911, overlap = 116.938
PHY-3002 : Step(859): len = 553276, overlap = 116.5
PHY-3002 : Step(860): len = 552920, overlap = 110.719
PHY-3002 : Step(861): len = 552505, overlap = 107.781
PHY-3002 : Step(862): len = 552984, overlap = 106.875
PHY-3002 : Step(863): len = 552198, overlap = 107.438
PHY-3002 : Step(864): len = 551688, overlap = 104.594
PHY-3002 : Step(865): len = 550582, overlap = 105.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016396
PHY-3002 : Step(866): len = 552228, overlap = 113.469
PHY-3002 : Step(867): len = 557776, overlap = 98.625
PHY-3002 : Step(868): len = 568343, overlap = 95.0313
PHY-3002 : Step(869): len = 569663, overlap = 91.5625
PHY-3002 : Step(870): len = 570789, overlap = 97.3438
PHY-3002 : Step(871): len = 574023, overlap = 83.75
PHY-3002 : Step(872): len = 577706, overlap = 83.5
PHY-3002 : Step(873): len = 579264, overlap = 85.2188
PHY-3002 : Step(874): len = 580151, overlap = 84.9063
PHY-3002 : Step(875): len = 582435, overlap = 86.3438
PHY-3002 : Step(876): len = 585576, overlap = 79.0625
PHY-3002 : Step(877): len = 586524, overlap = 82.7188
PHY-3002 : Step(878): len = 587239, overlap = 82.2188
PHY-3002 : Step(879): len = 589569, overlap = 78.1875
PHY-3002 : Step(880): len = 593055, overlap = 75.1875
PHY-3002 : Step(881): len = 593394, overlap = 69.5
PHY-3002 : Step(882): len = 593832, overlap = 69
PHY-3002 : Step(883): len = 597467, overlap = 62.375
PHY-3002 : Step(884): len = 599315, overlap = 65.75
PHY-3002 : Step(885): len = 599397, overlap = 67.9688
PHY-3002 : Step(886): len = 599179, overlap = 67.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000300663
PHY-3002 : Step(887): len = 599828, overlap = 62.875
PHY-3002 : Step(888): len = 601864, overlap = 64.4375
PHY-3002 : Step(889): len = 605038, overlap = 66.125
PHY-3002 : Step(890): len = 607310, overlap = 60.9688
PHY-3002 : Step(891): len = 608365, overlap = 62.8125
PHY-3002 : Step(892): len = 610124, overlap = 55.375
PHY-3002 : Step(893): len = 664709, overlap = 52.4688
PHY-3002 : Step(894): len = 666205, overlap = 36.4063
PHY-3002 : Step(895): len = 664532, overlap = 42.5
PHY-3002 : Step(896): len = 663118, overlap = 35.625
PHY-3002 : Step(897): len = 662375, overlap = 40.2188
PHY-3002 : Step(898): len = 660522, overlap = 40.0625
PHY-3002 : Step(899): len = 659056, overlap = 37.2188
PHY-3002 : Step(900): len = 658632, overlap = 34.9688
PHY-3002 : Step(901): len = 657990, overlap = 32.5
PHY-3002 : Step(902): len = 656641, overlap = 34.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000564684
PHY-3002 : Step(903): len = 657080, overlap = 34.7188
PHY-3002 : Step(904): len = 658197, overlap = 34.2813
PHY-3002 : Step(905): len = 661961, overlap = 39.5625
PHY-3002 : Step(906): len = 665367, overlap = 36.9375
PHY-3002 : Step(907): len = 665994, overlap = 36.4688
PHY-3002 : Step(908): len = 666390, overlap = 36.2813
PHY-3002 : Step(909): len = 667237, overlap = 33.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037637s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.53686e+06, over cnt = 934(2%), over = 1289, worst = 11
PHY-1002 : len = 1.54045e+06, over cnt = 726(2%), over = 982, worst = 10
PHY-1002 : len = 1.54374e+06, over cnt = 522(1%), over = 694, worst = 9
PHY-1002 : len = 1.54956e+06, over cnt = 325(0%), over = 459, worst = 9
PHY-1002 : len = 1.5519e+06, over cnt = 243(0%), over = 359, worst = 9
PHY-1001 : End global iterations;  1.054873s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (151.1%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 78.75, top10 = 70.63, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.565287s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (135.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.406565s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7739e-05
PHY-3002 : Step(910): len = 631583, overlap = 34.6563
PHY-3002 : Step(911): len = 597783, overlap = 53.125
PHY-3002 : Step(912): len = 573065, overlap = 61.25
PHY-3002 : Step(913): len = 546177, overlap = 75.125
PHY-3002 : Step(914): len = 523806, overlap = 91.375
PHY-3002 : Step(915): len = 499741, overlap = 108.031
PHY-3002 : Step(916): len = 473313, overlap = 127.188
PHY-3002 : Step(917): len = 459939, overlap = 133.188
PHY-3002 : Step(918): len = 445175, overlap = 141.25
PHY-3002 : Step(919): len = 432862, overlap = 144.938
PHY-3002 : Step(920): len = 420363, overlap = 145.469
PHY-3002 : Step(921): len = 411879, overlap = 148.5
PHY-3002 : Step(922): len = 404788, overlap = 147.563
PHY-3002 : Step(923): len = 399083, overlap = 143.438
PHY-3002 : Step(924): len = 394248, overlap = 144.281
PHY-3002 : Step(925): len = 390936, overlap = 145.25
PHY-3002 : Step(926): len = 388817, overlap = 144.906
PHY-3002 : Step(927): len = 386741, overlap = 145.656
PHY-3002 : Step(928): len = 384825, overlap = 140.625
PHY-3002 : Step(929): len = 382845, overlap = 138.875
PHY-3002 : Step(930): len = 379874, overlap = 134.75
PHY-3002 : Step(931): len = 377282, overlap = 131.656
PHY-3002 : Step(932): len = 375753, overlap = 128.844
PHY-3002 : Step(933): len = 374359, overlap = 127.531
PHY-3002 : Step(934): len = 372656, overlap = 126.625
PHY-3002 : Step(935): len = 371488, overlap = 121.281
PHY-3002 : Step(936): len = 368887, overlap = 123
PHY-3002 : Step(937): len = 366357, overlap = 124.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.5478e-05
PHY-3002 : Step(938): len = 376165, overlap = 102.813
PHY-3002 : Step(939): len = 392853, overlap = 79.25
PHY-3002 : Step(940): len = 397733, overlap = 72.25
PHY-3002 : Step(941): len = 402110, overlap = 69.1875
PHY-3002 : Step(942): len = 405733, overlap = 68.1875
PHY-3002 : Step(943): len = 409091, overlap = 64.625
PHY-3002 : Step(944): len = 412328, overlap = 59.625
PHY-3002 : Step(945): len = 412384, overlap = 57.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190956
PHY-3002 : Step(946): len = 429569, overlap = 35.75
PHY-3002 : Step(947): len = 438863, overlap = 26.25
PHY-3002 : Step(948): len = 446771, overlap = 22.4063
PHY-3002 : Step(949): len = 455818, overlap = 17.2188
PHY-3002 : Step(950): len = 457717, overlap = 15.6875
PHY-3002 : Step(951): len = 459712, overlap = 13.0625
PHY-3002 : Step(952): len = 460594, overlap = 14.6875
PHY-3002 : Step(953): len = 460353, overlap = 15.0938
PHY-3002 : Step(954): len = 459859, overlap = 14.75
PHY-3002 : Step(955): len = 459718, overlap = 14.3438
PHY-3002 : Step(956): len = 459979, overlap = 14.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000381912
PHY-3002 : Step(957): len = 471940, overlap = 10.1875
PHY-3002 : Step(958): len = 479390, overlap = 7.5
PHY-3002 : Step(959): len = 487352, overlap = 4.59375
PHY-3002 : Step(960): len = 491550, overlap = 4.3125
PHY-3002 : Step(961): len = 493921, overlap = 3.0625
PHY-3002 : Step(962): len = 497361, overlap = 2.09375
PHY-3002 : Step(963): len = 496749, overlap = 2.09375
PHY-3002 : Step(964): len = 496657, overlap = 1.9375
PHY-3002 : Step(965): len = 496168, overlap = 2.40625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000763824
PHY-3002 : Step(966): len = 508268, overlap = 1
PHY-3002 : Step(967): len = 519967, overlap = 1.25
PHY-3002 : Step(968): len = 526997, overlap = 0.75
PHY-3002 : Step(969): len = 532576, overlap = 0.875
PHY-3002 : Step(970): len = 536548, overlap = 1.09375
PHY-3002 : Step(971): len = 537772, overlap = 1.375
PHY-3002 : Step(972): len = 538159, overlap = 0.125
PHY-3002 : Step(973): len = 536896, overlap = 0
PHY-3002 : Step(974): len = 535538, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3891e+06, over cnt = 401(1%), over = 520, worst = 4
PHY-1002 : len = 1.39164e+06, over cnt = 253(0%), over = 301, worst = 3
PHY-1002 : len = 1.39191e+06, over cnt = 202(0%), over = 235, worst = 3
PHY-1002 : len = 1.39212e+06, over cnt = 119(0%), over = 134, worst = 2
PHY-1002 : len = 1.39223e+06, over cnt = 93(0%), over = 104, worst = 2
PHY-1001 : End global iterations;  0.874567s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.390635s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (138.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400368s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000731128
PHY-3002 : Step(975): len = 529108, overlap = 10.4375
PHY-3002 : Step(976): len = 518846, overlap = 9.375
PHY-3002 : Step(977): len = 508543, overlap = 8.15625
PHY-3002 : Step(978): len = 499459, overlap = 9
PHY-3002 : Step(979): len = 490538, overlap = 11.8438
PHY-3002 : Step(980): len = 482764, overlap = 11.375
PHY-3002 : Step(981): len = 477289, overlap = 14.5938
PHY-3002 : Step(982): len = 471150, overlap = 12.9688
PHY-3002 : Step(983): len = 466114, overlap = 13.125
PHY-3002 : Step(984): len = 462519, overlap = 12.0938
PHY-3002 : Step(985): len = 459795, overlap = 9.53125
PHY-3002 : Step(986): len = 457489, overlap = 13.375
PHY-3002 : Step(987): len = 455932, overlap = 15.625
PHY-3002 : Step(988): len = 454315, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146226
PHY-3002 : Step(989): len = 462897, overlap = 12.4688
PHY-3002 : Step(990): len = 468799, overlap = 8.65625
PHY-3002 : Step(991): len = 472597, overlap = 11.0313
PHY-3002 : Step(992): len = 475639, overlap = 8.03125
PHY-3002 : Step(993): len = 478325, overlap = 9.90625
PHY-3002 : Step(994): len = 481871, overlap = 9.46875
PHY-3002 : Step(995): len = 483070, overlap = 8.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00292451
PHY-3002 : Step(996): len = 487595, overlap = 8.0625
PHY-3002 : Step(997): len = 491472, overlap = 5.03125
PHY-3002 : Step(998): len = 494394, overlap = 6.78125
PHY-3002 : Step(999): len = 500468, overlap = 3.21875
PHY-3002 : Step(1000): len = 505503, overlap = 6.5625
PHY-3002 : Step(1001): len = 507027, overlap = 3.21875
PHY-3002 : Step(1002): len = 508482, overlap = 5.75
PHY-3002 : Step(1003): len = 512088, overlap = 3.625
PHY-3002 : Step(1004): len = 513239, overlap = 5.0625
PHY-3002 : Step(1005): len = 514050, overlap = 4.84375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00537199
PHY-3002 : Step(1006): len = 516959, overlap = 4.5625
PHY-3002 : Step(1007): len = 520066, overlap = 2.625
PHY-3002 : Step(1008): len = 522048, overlap = 4.3125
PHY-3002 : Step(1009): len = 525474, overlap = 2.46875
PHY-3002 : Step(1010): len = 528487, overlap = 4.46875
PHY-3002 : Step(1011): len = 530181, overlap = 2.53125
PHY-3002 : Step(1012): len = 531746, overlap = 3.875
PHY-3002 : Step(1013): len = 535050, overlap = 2.1875
PHY-3002 : Step(1014): len = 536661, overlap = 3.96875
PHY-3002 : Step(1015): len = 537286, overlap = 3.375
PHY-3002 : Step(1016): len = 538505, overlap = 4.34375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00972542
PHY-3002 : Step(1017): len = 539626, overlap = 2.5625
PHY-3002 : Step(1018): len = 541591, overlap = 4.6875
PHY-3002 : Step(1019): len = 543899, overlap = 3.125
PHY-3002 : Step(1020): len = 546026, overlap = 4.375
PHY-3002 : Step(1021): len = 548137, overlap = 2.75
PHY-3002 : Step(1022): len = 549114, overlap = 3.15625
PHY-3002 : Step(1023): len = 551408, overlap = 2.8125
PHY-3002 : Step(1024): len = 553207, overlap = 4.6875
PHY-3002 : Step(1025): len = 553679, overlap = 2.75
PHY-3002 : Step(1026): len = 554739, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0162416
PHY-3002 : Step(1027): len = 555460, overlap = 2.75
PHY-3002 : Step(1028): len = 557116, overlap = 4.3125
PHY-3002 : Step(1029): len = 559097, overlap = 3.03125
PHY-3002 : Step(1030): len = 559956, overlap = 4.34375
PHY-3002 : Step(1031): len = 561067, overlap = 2.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 64.97 peak overflow 1.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48672e+06, over cnt = 216(0%), over = 263, worst = 4
PHY-1002 : len = 1.4874e+06, over cnt = 142(0%), over = 172, worst = 4
PHY-1002 : len = 1.4872e+06, over cnt = 89(0%), over = 108, worst = 4
PHY-1002 : len = 1.48646e+06, over cnt = 60(0%), over = 73, worst = 4
PHY-1002 : len = 1.48546e+06, over cnt = 50(0%), over = 60, worst = 3
PHY-1001 : End global iterations;  0.921062s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 49.38, top10 = 43.75, top15 = 40.63.
PHY-1001 : End incremental global routing;  1.436189s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (136.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.409575s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.2%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 154 needs to be replaced
PHY-3001 : design contains 7022 instances, 5368 luts, 1522 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 579422
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39068e+06, over cnt = 266(0%), over = 318, worst = 4
PHY-1002 : len = 1.3919e+06, over cnt = 159(0%), over = 190, worst = 4
PHY-1002 : len = 1.3914e+06, over cnt = 109(0%), over = 132, worst = 4
PHY-1002 : len = 1.39048e+06, over cnt = 66(0%), over = 82, worst = 4
PHY-1002 : len = 1.38998e+06, over cnt = 52(0%), over = 62, worst = 3
PHY-1001 : End global iterations;  0.924522s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (175.8%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 48.13, top10 = 43.75, top15 = 39.38.
PHY-3001 : End congestion estimation;  1.881670s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (138.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425305s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1032): len = 578822, overlap = 0
PHY-3002 : Step(1033): len = 578822, overlap = 0
PHY-3002 : Step(1034): len = 578432, overlap = 0
PHY-3002 : Step(1035): len = 578432, overlap = 0
PHY-3002 : Step(1036): len = 578322, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39158e+06, over cnt = 120(0%), over = 135, worst = 3
PHY-1002 : len = 1.39182e+06, over cnt = 75(0%), over = 86, worst = 3
PHY-1002 : len = 1.39143e+06, over cnt = 65(0%), over = 75, worst = 3
PHY-1002 : len = 1.3911e+06, over cnt = 52(0%), over = 60, worst = 3
PHY-1002 : len = 1.39106e+06, over cnt = 48(0%), over = 56, worst = 3
PHY-1001 : End global iterations;  0.529470s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (115.1%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 48.13, top10 = 43.75, top15 = 40.00.
PHY-3001 : End congestion estimation;  0.994032s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (108.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.416912s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00429047
PHY-3002 : Step(1037): len = 578443, overlap = 2.84375
PHY-3002 : Step(1038): len = 578443, overlap = 2.84375
PHY-3001 : Final: Len = 578443, Over = 2.84375
PHY-3001 : End incremental placement;  4.199469s wall, 5.078125s user + 0.234375s system = 5.312500s CPU (126.5%)

OPT-1001 : End high-fanout net optimization;  6.627199s wall, 8.046875s user + 0.265625s system = 8.312500s CPU (125.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39492e+06, over cnt = 249(0%), over = 299, worst = 4
PHY-1002 : len = 1.39582e+06, over cnt = 162(0%), over = 194, worst = 4
PHY-1002 : len = 1.39582e+06, over cnt = 119(0%), over = 142, worst = 4
PHY-1002 : len = 1.39459e+06, over cnt = 70(0%), over = 83, worst = 4
PHY-1002 : len = 1.39437e+06, over cnt = 52(0%), over = 61, worst = 3
PHY-1001 : End global iterations;  0.911397s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (178.3%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 48.75, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  1.430985s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (150.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360936s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.6%)

OPT-1001 : Start: WNS 1153 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1690 TNS 0 NUM_FEPS 0 with 10 cells processed and 12632 slack improved
OPT-1001 : Iter 2: improved WNS 2165 TNS 0 NUM_FEPS 0 with 6 cells processed and 4866 slack improved
OPT-1001 : Iter 3: improved WNS 2453 TNS 0 NUM_FEPS 0 with 15 cells processed and 9466 slack improved
OPT-1001 : Iter 4: improved WNS 2669 TNS 0 NUM_FEPS 0 with 15 cells processed and 12095 slack improved
OPT-1001 : Iter 5: improved WNS 2969 TNS 0 NUM_FEPS 0 with 15 cells processed and 6274 slack improved
OPT-1001 : Iter 6: improved WNS 3113 TNS 0 NUM_FEPS 0 with 18 cells processed and 6950 slack improved
OPT-1001 : End global optimization;  2.920154s wall, 3.656250s user + 0.000000s system = 3.656250s CPU (125.2%)

OPT-1001 : End physical optimization;  9.555397s wall, 11.703125s user + 0.265625s system = 11.968750s CPU (125.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5368 LUT to BLE ...
SYN-4008 : Packed 5368 LUT and 574 SEQ to BLE.
SYN-4003 : Packing 948 remaining SEQ's ...
SYN-4005 : Packed 932 SEQ with LUT/SLICE
SYN-4006 : 3862 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5384/5518 primitive instances ...
PHY-3001 : End packing;  0.989398s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (105.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3338 instances
RUN-1001 : 1639 mslices, 1639 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6909 nets
RUN-1001 : 2656 nets have 2 pins
RUN-1001 : 2974 nets have [3 - 5] pins
RUN-1001 : 726 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3336 instances, 3278 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 611271, Over = 28.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44676e+06, over cnt = 229(0%), over = 256, worst = 2
PHY-1002 : len = 1.44739e+06, over cnt = 136(0%), over = 148, worst = 2
PHY-1002 : len = 1.44713e+06, over cnt = 94(0%), over = 100, worst = 2
PHY-1002 : len = 1.44699e+06, over cnt = 78(0%), over = 84, worst = 2
PHY-1002 : len = 1.44397e+06, over cnt = 59(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  0.901793s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (171.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.63, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  2.346286s wall, 2.984375s user + 0.031250s system = 3.015625s CPU (128.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438757s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000246808
PHY-3002 : Step(1039): len = 591114, overlap = 22.5
PHY-3002 : Step(1040): len = 580709, overlap = 26
PHY-3002 : Step(1041): len = 573349, overlap = 30.5
PHY-3002 : Step(1042): len = 567137, overlap = 29.75
PHY-3002 : Step(1043): len = 561592, overlap = 35.5
PHY-3002 : Step(1044): len = 556353, overlap = 39.5
PHY-3002 : Step(1045): len = 550797, overlap = 40.25
PHY-3002 : Step(1046): len = 545701, overlap = 42.25
PHY-3002 : Step(1047): len = 541372, overlap = 43
PHY-3002 : Step(1048): len = 537851, overlap = 43.75
PHY-3002 : Step(1049): len = 534573, overlap = 46.75
PHY-3002 : Step(1050): len = 531641, overlap = 51
PHY-3002 : Step(1051): len = 528617, overlap = 55
PHY-3002 : Step(1052): len = 526882, overlap = 58
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000493616
PHY-3002 : Step(1053): len = 540400, overlap = 49.25
PHY-3002 : Step(1054): len = 544573, overlap = 46.5
PHY-3002 : Step(1055): len = 548995, overlap = 39.75
PHY-3002 : Step(1056): len = 554250, overlap = 33.5
PHY-3002 : Step(1057): len = 558559, overlap = 35
PHY-3002 : Step(1058): len = 564579, overlap = 27.75
PHY-3002 : Step(1059): len = 567588, overlap = 28.75
PHY-3002 : Step(1060): len = 569340, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000961722
PHY-3002 : Step(1061): len = 580090, overlap = 21.5
PHY-3002 : Step(1062): len = 583653, overlap = 19.75
PHY-3002 : Step(1063): len = 587667, overlap = 19.25
PHY-3002 : Step(1064): len = 592907, overlap = 18.25
PHY-3002 : Step(1065): len = 596642, overlap = 16.75
PHY-3002 : Step(1066): len = 599741, overlap = 15.25
PHY-3002 : Step(1067): len = 603225, overlap = 13
PHY-3002 : Step(1068): len = 606152, overlap = 14.25
PHY-3002 : Step(1069): len = 608176, overlap = 14
PHY-3002 : Step(1070): len = 611820, overlap = 14.25
PHY-3002 : Step(1071): len = 614398, overlap = 15
PHY-3002 : Step(1072): len = 615825, overlap = 14.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00191051
PHY-3002 : Step(1073): len = 623322, overlap = 12.75
PHY-3002 : Step(1074): len = 625639, overlap = 12.75
PHY-3002 : Step(1075): len = 628599, overlap = 10.75
PHY-3002 : Step(1076): len = 631584, overlap = 11.25
PHY-3002 : Step(1077): len = 633780, overlap = 10
PHY-3002 : Step(1078): len = 636864, overlap = 9.25
PHY-3002 : Step(1079): len = 637991, overlap = 9
PHY-3002 : Step(1080): len = 639461, overlap = 8
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00352084
PHY-3002 : Step(1081): len = 642851, overlap = 9.5
PHY-3002 : Step(1082): len = 645669, overlap = 8.75
PHY-3002 : Step(1083): len = 648063, overlap = 7.25
PHY-3002 : Step(1084): len = 649995, overlap = 6.25
PHY-3002 : Step(1085): len = 651545, overlap = 6.5
PHY-3002 : Step(1086): len = 653479, overlap = 5.25
PHY-3002 : Step(1087): len = 654749, overlap = 6.25
PHY-3002 : Step(1088): len = 656019, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00632188
PHY-3002 : Step(1089): len = 659233, overlap = 6.75
PHY-3002 : Step(1090): len = 660808, overlap = 6.25
PHY-3002 : Step(1091): len = 662351, overlap = 6.5
PHY-3002 : Step(1092): len = 664228, overlap = 6.75
PHY-3002 : Step(1093): len = 665367, overlap = 5
PHY-3002 : Step(1094): len = 666452, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.276210s wall, 2.437500s user + 2.296875s system = 4.734375s CPU (144.5%)

PHY-3001 : Trial Legalized: Len = 675422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.58106e+06, over cnt = 250(0%), over = 290, worst = 3
PHY-1002 : len = 1.58187e+06, over cnt = 175(0%), over = 193, worst = 2
PHY-1002 : len = 1.58176e+06, over cnt = 131(0%), over = 142, worst = 2
PHY-1002 : len = 1.58039e+06, over cnt = 84(0%), over = 89, worst = 2
PHY-1002 : len = 1.57754e+06, over cnt = 50(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  0.962607s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (165.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.75, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.582091s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (139.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441497s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000631409
PHY-3002 : Step(1095): len = 649181, overlap = 4.75
PHY-3002 : Step(1096): len = 639344, overlap = 6
PHY-3002 : Step(1097): len = 629733, overlap = 8.5
PHY-3002 : Step(1098): len = 623154, overlap = 9
PHY-3002 : Step(1099): len = 616192, overlap = 11
PHY-3002 : Step(1100): len = 611820, overlap = 13.75
PHY-3002 : Step(1101): len = 608042, overlap = 11.75
PHY-3002 : Step(1102): len = 603792, overlap = 14.5
PHY-3002 : Step(1103): len = 599579, overlap = 16.25
PHY-3002 : Step(1104): len = 598180, overlap = 16
PHY-3002 : Step(1105): len = 596556, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026106s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : Legalized: Len = 602500, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017646s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 602658, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45115e+06, over cnt = 233(0%), over = 274, worst = 3
PHY-1002 : len = 1.45172e+06, over cnt = 135(0%), over = 155, worst = 3
PHY-1002 : len = 1.45089e+06, over cnt = 90(0%), over = 99, worst = 2
PHY-1002 : len = 1.45066e+06, over cnt = 60(0%), over = 65, worst = 2
PHY-1002 : len = 1.44842e+06, over cnt = 38(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  0.914175s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  1.465113s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (150.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423698s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (106.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3312 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3339 instances, 3281 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603555
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44956e+06, over cnt = 232(0%), over = 272, worst = 2
PHY-1002 : len = 1.45018e+06, over cnt = 134(0%), over = 152, worst = 2
PHY-1002 : len = 1.44903e+06, over cnt = 88(0%), over = 99, worst = 2
PHY-1002 : len = 1.4455e+06, over cnt = 48(0%), over = 51, worst = 2
PHY-1002 : len = 1.44338e+06, over cnt = 25(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  0.932063s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (142.5%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 53.13, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.321548s wall, 2.703125s user + 0.031250s system = 2.734375s CPU (117.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431244s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1106): len = 603029, overlap = 0
PHY-3002 : Step(1107): len = 603029, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44362e+06, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 1.4436e+06, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 1.44354e+06, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 1.44341e+06, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 1.44336e+06, over cnt = 19(0%), over = 22, worst = 2
PHY-1001 : End global iterations;  0.537026s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (104.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.025419s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448824s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00108095
PHY-3002 : Step(1108): len = 603075, overlap = 0
PHY-3002 : Step(1109): len = 603075, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 603092, Over = 0
PHY-3001 : End spreading;  0.016632s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.9%)

PHY-3001 : Final: Len = 603092, Over = 0
PHY-3001 : End incremental placement;  4.586418s wall, 5.015625s user + 0.125000s system = 5.140625s CPU (112.1%)

OPT-1001 : End high-fanout net optimization;  7.385766s wall, 8.515625s user + 0.171875s system = 8.687500s CPU (117.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4511e+06, over cnt = 232(0%), over = 273, worst = 3
PHY-1002 : len = 1.45167e+06, over cnt = 134(0%), over = 154, worst = 3
PHY-1002 : len = 1.45084e+06, over cnt = 89(0%), over = 98, worst = 2
PHY-1002 : len = 1.45074e+06, over cnt = 60(0%), over = 65, worst = 2
PHY-1002 : len = 1.44849e+06, over cnt = 38(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  0.904284s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 48.75, top15 = 43.75.
OPT-1001 : End congestion update;  1.456131s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (147.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360756s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.6%)

OPT-1001 : Start: WNS 2114 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3316 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3339 instances, 3281 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 606692, Over = 0
PHY-3001 : End spreading;  0.016517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-3001 : Final: Len = 606692, Over = 0
PHY-3001 : End incremental legalization;  0.172759s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (171.8%)

OPT-1001 : Iter 1: improved WNS 2760 TNS 0 NUM_FEPS 0 with 11 cells processed and 3977 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3316 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3339 instances, 3281 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 607532, Over = 0
PHY-3001 : End spreading;  0.015779s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.0%)

PHY-3001 : Final: Len = 607532, Over = 0
PHY-3001 : End incremental legalization;  0.165833s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (122.5%)

OPT-1001 : Iter 2: improved WNS 3069 TNS 0 NUM_FEPS 0 with 6 cells processed and 2006 slack improved
OPT-1001 : End path based optimization;  3.164976s wall, 4.062500s user + 0.046875s system = 4.109375s CPU (129.8%)

OPT-1001 : End physical optimization;  10.556061s wall, 12.609375s user + 0.218750s system = 12.828125s CPU (121.5%)

RUN-1003 : finish command "place" in  51.408058s wall, 85.843750s user + 10.203125s system = 96.046875s CPU (186.8%)

RUN-1004 : used memory is 1033 MB, reserved memory is 1044 MB, peak memory is 1251 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6177   out of  19600   31.52%
#reg                     1525   out of  19600    7.78%
#le                      6193
  #lut only              4668   out of   6193   75.38%
  #reg only                16   out of   6193    0.26%
  #lut&reg               1509   out of   6193   24.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS33          N/A           N/A        NONE    
    Col[2]        INPUT         N8        LVCMOS33          N/A           N/A        NONE    
    Col[1]        INPUT        F12        LVCMOS33          N/A           N/A        NONE    
    Col[0]        INPUT         B3        LVCMOS33          N/A           N/A        NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        T11        LVCMOS33           8            N/A        NONE    
    LED[6]       OUTPUT         L1        LVCMOS33           8            N/A        NONE    
    LED[5]       OUTPUT        A12        LVCMOS33           8            N/A        NONE    
    LED[4]       OUTPUT        P13        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         M5        LVCMOS33           8            N/A        NONE    
    LED[2]       OUTPUT        H14        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        M13        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         T4        LVCMOS33           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS33           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS33           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6193  |6103   |74     |1529   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3341 instances
RUN-1001 : 1642 mslices, 1639 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6912 nets
RUN-1001 : 2657 nets have 2 pins
RUN-1001 : 2973 nets have [3 - 5] pins
RUN-1001 : 728 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45354e+06, over cnt = 226(0%), over = 265, worst = 2
PHY-1002 : len = 1.45394e+06, over cnt = 146(0%), over = 162, worst = 2
PHY-1002 : len = 1.45337e+06, over cnt = 68(0%), over = 74, worst = 2
PHY-1002 : len = 1.45174e+06, over cnt = 47(0%), over = 49, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.929683s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (147.9%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 46.88, top15 = 43.13.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 35 out of 6912 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 644 to 2
PHY-1001 : End pin swap;  0.354600s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.3%)

PHY-1001 : End global routing;  3.710205s wall, 4.156250s user + 0.015625s system = 4.171875s CPU (112.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 79456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099589s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 88360, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.199337s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 88336, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.014524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 88336, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.006957s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (449.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 88336, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.006656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 88336, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.007525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 88336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005771s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.09978e+06, over cnt = 784(0%), over = 797, worst = 2
PHY-1001 : End Routed; 30.946782s wall, 49.546875s user + 0.500000s system = 50.046875s CPU (161.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2749/6825(40%) critical/total net(s), WNS -4.393ns, TNS -1109.091ns, False end point 600.
PHY-1001 : End update timing;  1.594171s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (101.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.10532e+06, over cnt = 345(0%), over = 355, worst = 2
PHY-1001 : End DR Iter 1; 1.412792s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (132.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.10859e+06, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End DR Iter 2; 1.278235s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (118.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.10916e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.217972s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.1092e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.1092e+06
PHY-1001 : End DR Iter 4; 0.077266s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (141.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  40.212296s wall, 59.390625s user + 0.703125s system = 60.093750s CPU (149.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  44.308248s wall, 63.984375s user + 0.718750s system = 64.703125s CPU (146.0%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1125 MB, peak memory is 1469 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6177   out of  19600   31.52%
#reg                     1525   out of  19600    7.78%
#le                      6193
  #lut only              4668   out of   6193   75.38%
  #reg only                16   out of   6193    0.26%
  #lut&reg               1509   out of   6193   24.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS33          N/A           N/A        NONE    
    Col[2]        INPUT         N8        LVCMOS33          N/A           N/A        NONE    
    Col[1]        INPUT        F12        LVCMOS33          N/A           N/A        NONE    
    Col[0]        INPUT         B3        LVCMOS33          N/A           N/A        NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        T11        LVCMOS33           8            N/A        NONE    
    LED[6]       OUTPUT         L1        LVCMOS33           8            N/A        NONE    
    LED[5]       OUTPUT        A12        LVCMOS33           8            N/A        NONE    
    LED[4]       OUTPUT        P13        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         M5        LVCMOS33           8            N/A        NONE    
    LED[2]       OUTPUT        H14        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        M13        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         T4        LVCMOS33           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS33           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS33           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6193  |6103   |74     |1529   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2637  
    #2         2       1867  
    #3         3       686   
    #4         4       420   
    #5        5-10     773   
    #6       11-50     491   
    #7       51-100     13   
  Average     3.92           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.813772s wall, 2.625000s user + 0.203125s system = 2.828125s CPU (100.5%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1125 MB, peak memory is 1469 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35310, tnet num: 6910, tinst num: 3339, tnode num: 39669, tedge num: 59920.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.299393s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (100.6%)

RUN-1004 : used memory is 1501 MB, reserved memory is 1516 MB, peak memory is 1501 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3341
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6912, pip num: 87261
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2922 valid insts, and 229538 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  12.101766s wall, 86.406250s user + 0.203125s system = 86.609375s CPU (715.7%)

RUN-1004 : used memory is 1597 MB, reserved memory is 1614 MB, peak memory is 1712 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.440956s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (103.0%)

RUN-1004 : used memory is 1701 MB, reserved memory is 1719 MB, peak memory is 1712 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.146659s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1731 MB, reserved memory is 1750 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088277s wall, 1.718750s user + 0.125000s system = 1.843750s CPU (20.3%)

RUN-1004 : used memory is 1689 MB, reserved memory is 1708 MB, peak memory is 1731 MB
GUI-1001 : Download success!
GUI-5004 WARNING: Col[3] has not been assigned location ...
GUI-5004 WARNING: Col[2] has not been assigned location ...
GUI-5004 WARNING: Col[1] has not been assigned location ...
GUI-5004 WARNING: Col[0] has not been assigned location ...
GUI-5004 WARNING: LED[7] has not been assigned location ...
GUI-5004 WARNING: LED[6] has not been assigned location ...
GUI-5004 WARNING: LED[5] has not been assigned location ...
GUI-5004 WARNING: LED[4] has not been assigned location ...
GUI-5004 WARNING: LED[3] has not been assigned location ...
GUI-5004 WARNING: LED[2] has not been assigned location ...
GUI-5004 WARNING: LED[1] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: Row[3] has not been assigned location ...
GUI-5004 WARNING: Row[2] has not been assigned location ...
GUI-5004 WARNING: Row[1] has not been assigned location ...
GUI-5004 WARNING: Row[0] has not been assigned location ...
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.508819s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (104.6%)

RUN-1004 : used memory is 1456 MB, reserved memory is 1744 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.145993s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1468 MB, reserved memory is 1757 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.152593s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (21.2%)

RUN-1004 : used memory is 1426 MB, reserved memory is 1715 MB, peak memory is 1731 MB
GUI-1001 : Download success!
