/*
 * stm32407xx.h
 *
 *  Created on: 16 mei 2021
 *      Author: evers
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

// BASE ADDRESSES of Flash and SRAM Memories
#define FLASH_BASEADDR					0x08000000U   //Base address off flash
#define SRAM1_BASEADDR					0x20000000U   //Base address of SRAM1 with size off 112kB
#define SRAM2_BASEADDR					0x20001C00U   //Base address of SRAM2 with size off 16kB
#define ROM								0x1FFF0000U   //Base address of ROM
#define SRAM 							SRAM1_BASEADDR

//AHBx and APBx Bus Peripheral base addresses
#define PERIPH_BASE						0x40000000U
#define APB1PERIPH_BASE					PERIPH_BASE
#define APB2PERIPH_BASE
#define AHB1PERIPH_BASE										// High speed
#define AHB2PERIPH_BASE

#endif /* INC_STM32F407XX_H_ */
