vlsi.core.technology: "hammer.technology.sky130"

vlsi.core.max_threads: 32

# Technology paths
technology.sky130:
  sky130A: "/tools/commercial/skywater/local/open_pdks-2022.10/share/pdk/sky130A"
  # sram22_sky130_macros: "/tools/commercial/skywater/local/chipyard-tutorial/sram22_sky130_macros"
  sram22_sky130_macros: "/tools/C/rohankumar/stac-top/vlsi/sram22_sky130_macros/"
  # https://github.com/rahulk29/sram22_sky130_macros/tree/dev

  # this key is OPTIONAL, no NDA files will be used if it does not point to a valid path
  sky130_nda: "/tools/commercial/skywater/swtech130/skywater-src-nda"

  # for caravel collateral pulled in by this design
  caravel: /tools/commercial/skywater/local/caravel/v6.0

  lvs_blackbox_srams: true
  sky130_scl: "/tools/C/elamdf/sky130/sky130_scl_9T_0.0.6"
  sky130_cds: "/tools/C/elamdf/sky130/sky130_release_0.0.4/"
# START sky130_scl settings
  stdcell_library: "sky130_scl"
  #stdcell_library: "sky130_fd_sc_hd"
  
technology.core.stackup: "sky130_scl"
vlsi.technology.placement_site: "CoreSite"

# END sky130_scl settings


par.power_straps_mode: generate # Power Straps
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.blockage_spacing_top_layer: met4
par.generate_power_straps_options:
  by_tracks:
    generate_rail_layer: false # sky130_scl has a hook for rails
    strap_layers:
      - met4
      - met5
    pin_layers:
      - met5
    blockage_spacing_met2: 4.0
    track_width: 6
    track_width_met5: 2
    track_spacing: 1
    track_start: 10
    track_start_met5: 1
    power_utilization: 0.1
    power_utilization_met2: 0.05
    power_utilization_met4: 0.15
    power_utilization_met5: 0.5

# SRAM Compiler compiler options
vlsi.core.sram_generator_tool: "hammer.technology.sky130.sram_compiler"

