<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.0.43.3" title="guitar_hero_1154" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="source/impl_1/vga.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top"/>
        </Source>
        <Source name="source/impl_1/patterngen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="pll1/pll1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/one.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/zero.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/DDDD.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/three.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/two.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/four.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/five.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/six.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/seven.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/eight.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/nine.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/end_screen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/keyCompare.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/playAudio.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/game.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="dad.pdc" type="Physical Constraints File" type_short="PDC" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="new.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="start_screen1.sty"/>
</RadiantProject>
